

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2700 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               48e293453df1fbca85f95b4ef3d81d0c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
EExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
xtracting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c94, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log1" from 0x4400200 to 0x8400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log2" from 0x8400200 to 0xc400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log3" from 0xc400200 to 0x10400200 (global memory space)
GPGPU-Sim PTX: Warning NVM_flag was declared previous at mri-gridding.2.sm_70.ptx:20 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmoiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmqiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmuiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmwiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm1iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm2iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmbiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmdiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmgiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm3iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm4iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmiiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm5iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm6iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm5iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm6iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmiiiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm4iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm3iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmgiiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm6iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm5iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmiiiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm4iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm3iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmgiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm2iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm1iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmwiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmuiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmqiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmoiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmdiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmbiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmdiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmbiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm2iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm1iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmwiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmuiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmqiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmoiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404aee, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404948, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047b2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x40463d, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044c8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404353, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041de, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x404069, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ede, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ce5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403aec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c470; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c474; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c478; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c484; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c488; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c4a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x461c4a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x405ec1, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x405d6f, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x405c33, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x405aef, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x40a3f5, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm5iiPjS_S_S_S_ : hostFun 0x0x40a1fd, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm6iiPjS_S_S_S_ : hostFun 0x0x40a005, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmiiiPjS_S_S_S_ : hostFun 0x0x409e0d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm4iiPjS_S_S_S_ : hostFun 0x0x409c15, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm3iiPjS_S_S_S_ : hostFun 0x0x409a1d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmgiiPjS_S_S_S_ : hostFun 0x0x409825, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm6iiPjS_S_ : hostFun 0x0x40963a, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm5iiPjS_S_ : hostFun 0x0x4094a4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmiiiPjS_S_ : hostFun 0x0x40930e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm4iiPjS_S_ : hostFun 0x0x409178, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm3iiPjS_S_ : hostFun 0x0x408fe2, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmgiiPjS_S_ : hostFun 0x0x408e4c, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm2iiPjS_S_S_S_ : hostFun 0x0x408ca9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm1iiPjS_S_S_S_ : hostFun 0x0x408ab1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmwiiPjS_S_S_S_ : hostFun 0x0x4088b9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmuiiPjS_S_S_S_ : hostFun 0x0x4086c1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmqiiPjS_S_S_S_ : hostFun 0x0x4084c9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmoiiPjS_S_S_S_ : hostFun 0x0x4082d1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmdiiPjS_S_S_S_ : hostFun 0x0x4080d9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmbiiPjS_S_S_S_ : hostFun 0x0x407ee1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmdiiPjS_S_ : hostFun 0x0x407cf6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmbiiPjS_S_ : hostFun 0x0x407b60, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm2iiPjS_S_ : hostFun 0x0x4079ca, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm1iiPjS_S_ : hostFun 0x0x407834, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmwiiPjS_S_ : hostFun 0x0x40769e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmuiiPjS_S_ : hostFun 0x0x407508, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmqiiPjS_S_ : hostFun 0x0x407372, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmoiiPjS_S_ : hostFun 0x0x4071dc, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407046, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4a1c580; deviceAddress = NVM_log1; deviceName = NVM_log1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x8a1c580; deviceAddress = NVM_log2; deviceName = NVM_log2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xca1c580; deviceAddress = NVM_log3; deviceName = NVM_log3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x10a1c580; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c470
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c474
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c478
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c484
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c488
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff08fb016c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff08fb0168..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff08fb0160..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff08fb0158..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff08fb0150..

GPGPU-Sim PTX: cudaLaunch for 0x0x407834 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14splitSort_nvm1iiPjS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14splitSort_nvm1iiPjS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14splitSort_nvm1iiPjS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14splitSort_nvm1iiPjS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14splitSort_nvm1iiPjS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14splitSort_nvm1iiPjS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14splitSort_nvm1iiPjS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x87d0 (mri-gridding.4.sm_70.ptx:2313) @%p1 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8800 (mri-gridding.4.sm_70.ptx:2322) shl.b32 %r82, %r3, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8820 (mri-gridding.4.sm_70.ptx:2326) @%p2 bra BB5_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8838 (mri-gridding.4.sm_70.ptx:2332) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8cd8 (mri-gridding.4.sm_70.ptx:2482) @%p3 bra BB5_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dc8 (mri-gridding.4.sm_70.ptx:2519) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8cf0 (mri-gridding.4.sm_70.ptx:2487) @%p4 bra BB5_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8da8 (mri-gridding.4.sm_70.ptx:2513) shl.b32 %r309, %r309, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8dc0 (mri-gridding.4.sm_70.ptx:2516) @%p5 bra BB5_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dc8 (mri-gridding.4.sm_70.ptx:2519) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8dd0 (mri-gridding.4.sm_70.ptx:2520) @%p6 bra BB5_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e08 (mri-gridding.4.sm_70.ptx:2530) mov.u32 %r310, %r86;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8e10 (mri-gridding.4.sm_70.ptx:2531) @%p3 bra BB5_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f10 (mri-gridding.4.sm_70.ptx:2570) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x8e30 (mri-gridding.4.sm_70.ptx:2537) @%p8 bra BB5_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ef8 (mri-gridding.4.sm_70.ptx:2565) shl.b32 %r310, %r310, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x8f08 (mri-gridding.4.sm_70.ptx:2567) @%p9 bra BB5_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f10 (mri-gridding.4.sm_70.ptx:2570) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x9090 (mri-gridding.4.sm_70.ptx:2618) @%p14 bra BB5_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9098 (mri-gridding.4.sm_70.ptx:2620) @%p1 bra BB5_18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x9098 (mri-gridding.4.sm_70.ptx:2620) @%p1 bra BB5_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9160 (mri-gridding.4.sm_70.ptx:2648) @%p2 bra BB5_20;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9160 (mri-gridding.4.sm_70.ptx:2648) @%p2 bra BB5_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9198 (mri-gridding.4.sm_70.ptx:2658) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x91e0 (mri-gridding.4.sm_70.ptx:2667) @%p17 bra BB5_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9200 (mri-gridding.4.sm_70.ptx:2677) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14splitSort_nvm1iiPjS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14splitSort_nvm1iiPjS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z14splitSort_nvm1iiPjS_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z14splitSort_nvm1iiPjS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z14splitSort_nvm1iiPjS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 329706
gpu_sim_insn = 968716602
gpu_ipc =    2938.1226
gpu_tot_sim_cycle = 329706
gpu_tot_sim_insn = 968716602
gpu_tot_ipc =    2938.1226
gpu_tot_issued_cta = 2594
gpu_occupancy = 59.3392% 
gpu_tot_occupancy = 59.3392% 
max_total_param_size = 0
gpu_stall_dramfull = 995167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.6987
partiton_level_parallism_total  =      10.6987
partiton_level_parallism_util =      13.3312
partiton_level_parallism_util_total  =      13.3312
L2_BW  =     387.5480 GB/Sec
L2_BW_total  =     387.5480 GB/Sec
gpu_total_sim_rate=273185
############## bottleneck_stats #############
cycles: core 329706, icnt 329706, l2 329706, dram 247571
gpu_ipc	2938.122
gpu_tot_issued_cta = 2594, average cycles = 127
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 663978 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 605072 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.313	80
L1D data util	0.507	80	0.517	4
L1D tag util	0.179	80	0.189	77
L2 data util	0.244	64	0.246	59
L2 tag util	0.159	64	0.161	53
n_l2_access	 3362963
icnt s2m util	0.000	0	0.000	53	flits per packet: -nan
icnt m2s util	0.000	0	0.000	53	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.389	32	0.399	18

latency_l1_hit:	20020149, num_l1_reqs:	25171
L1 hit latency:	795
latency_l2_hit:	1695592888, num_l2_reqs:	2475442
L2 hit latency:	684
latency_dram:	1481672987, num_dram_reqs:	860781
DRAM latency:	1721

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.859
smem size	0.228
thread slot	0.625
TB slot    	0.156
L1I tag util	0.699	80	0.712	2

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.162	80	0.165	2
sp pipe util	0.000	0	0.000	2
sfu pipe util	0.000	0	0.000	2
ldst mem cycle	0.006	80	0.006	2

smem port	0.713	80

n_reg_bank	16
reg port	0.160	16	0.249	1
L1D tag util	0.179	80	0.189	77
L1D fill util	0.025	80	0.026	2
n_l1d_mshr	4096
L1D mshr util	0.013	80
n_l1d_missq	16
L1D missq util	0.064	80
L1D hit rate	0.005
L1D miss rate	0.706
L1D rsfail rate	0.289
L2 tag util	0.159	64	0.161	53
L2 fill util	0.031	64	0.031	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.108	64	0.116	63
L2 missq util	0.002	64	0.002	37
L2 hit rate	0.744
L2 miss rate	0.256
L2 rsfail rate	0.000

dram activity	0.531	32	0.540	18

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 5311824, load_transaction_bytes 21247296, icnt_m2s_bytes 0
n_gmem_load_insns 41500, n_gmem_load_accesses 663978
n_smem_access_insn 3937692, n_smem_accesses 18796124

tmp_counter/12	0.422

run 0.054, fetch 0.001, sync 0.540, control 0.004, data 0.386, struct 0.015
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 15300
	L1D_cache_core[1]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 19482
	L1D_cache_core[2]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 13873
	L1D_cache_core[3]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 17257
	L1D_cache_core[4]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 14735
	L1D_cache_core[5]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 17064
	L1D_cache_core[6]: Access = 42768, Miss = 42381, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 14777
	L1D_cache_core[7]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 20072
	L1D_cache_core[8]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 12848
	L1D_cache_core[9]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 19132
	L1D_cache_core[10]: Access = 41472, Miss = 40976, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 15401
	L1D_cache_core[11]: Access = 41472, Miss = 41008, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 19607
	L1D_cache_core[12]: Access = 42768, Miss = 42416, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 15294
	L1D_cache_core[13]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 16098
	L1D_cache_core[14]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 15398
	L1D_cache_core[15]: Access = 41472, Miss = 40976, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 20202
	L1D_cache_core[16]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 16562
	L1D_cache_core[17]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 17042
	L1D_cache_core[18]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 11878
	L1D_cache_core[19]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 19396
	L1D_cache_core[20]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 14089
	L1D_cache_core[21]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 16072
	L1D_cache_core[22]: Access = 42768, Miss = 42466, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 15251
	L1D_cache_core[23]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 19228
	L1D_cache_core[24]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 16651
	L1D_cache_core[25]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 18903
	L1D_cache_core[26]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 13969
	L1D_cache_core[27]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 18692
	L1D_cache_core[28]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 17158
	L1D_cache_core[29]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 18809
	L1D_cache_core[30]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 14072
	L1D_cache_core[31]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 20520
	L1D_cache_core[32]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 15306
	L1D_cache_core[33]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 17280
	L1D_cache_core[34]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 13267
	L1D_cache_core[35]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 17662
	L1D_cache_core[36]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 14608
	L1D_cache_core[37]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 20058
	L1D_cache_core[38]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 14828
	L1D_cache_core[39]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 16457
	L1D_cache_core[40]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 16516
	L1D_cache_core[41]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 17112
	L1D_cache_core[42]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 15817
	L1D_cache_core[43]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 19184
	L1D_cache_core[44]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 16639
	L1D_cache_core[45]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 16783
	L1D_cache_core[46]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 14004
	L1D_cache_core[47]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 19367
	L1D_cache_core[48]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 16269
	L1D_cache_core[49]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 19559
	L1D_cache_core[50]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 15054
	L1D_cache_core[51]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 16880
	L1D_cache_core[52]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 16463
	L1D_cache_core[53]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 19094
	L1D_cache_core[54]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 14725
	L1D_cache_core[55]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 19041
	L1D_cache_core[56]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 14632
	L1D_cache_core[57]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 19510
	L1D_cache_core[58]: Access = 42768, Miss = 42510, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 15545
	L1D_cache_core[59]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 19483
	L1D_cache_core[60]: Access = 42338, Miss = 41826, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 17873
	L1D_cache_core[61]: Access = 41472, Miss = 41043, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 19800
	L1D_cache_core[62]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 15330
	L1D_cache_core[63]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 19608
	L1D_cache_core[64]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 17603
	L1D_cache_core[65]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 18717
	L1D_cache_core[66]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 15183
	L1D_cache_core[67]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 17068
	L1D_cache_core[68]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 17444
	L1D_cache_core[69]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 19407
	L1D_cache_core[70]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 15003
	L1D_cache_core[71]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 18948
	L1D_cache_core[72]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 17954
	L1D_cache_core[73]: Access = 41472, Miss = 41024, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 19781
	L1D_cache_core[74]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 13818
	L1D_cache_core[75]: Access = 41472, Miss = 41053, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 19986
	L1D_cache_core[76]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 18068
	L1D_cache_core[77]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 20778
	L1D_cache_core[78]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 15387
	L1D_cache_core[79]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 19628
	L1D_total_cache_accesses = 3361394
	L1D_total_cache_misses = 3336223
	L1D_total_cache_miss_rate = 0.9925
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1363359
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1045110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2672245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 318249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2697416

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1045110
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 318249
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19719, 11746, 10458, 10458, 9170, 9170, 9170, 9170, 19719, 11746, 10458, 10458, 9170, 9170, 9170, 9170, 16902, 10068, 8964, 8964, 7860, 7860, 7860, 7860, 16902, 10068, 8964, 8964, 7860, 7860, 7860, 7860, 16902, 10068, 8964, 8964, 7860, 7860, 7860, 7860, 
gpgpu_n_tot_thrd_icount = 1056108928
gpgpu_n_tot_w_icount = 33003404
gpgpu_n_stall_shd_mem = 19548185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 663978
gpgpu_n_mem_write_global = 2863432
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1327956
gpgpu_n_store_insn = 5355922
gpgpu_n_shmem_insn = 114250136
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3320320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14858432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4460593
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 163422
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38436184	W0_Idle:3899484	W0_Scoreboard:27087980	W1:547334	W2:477296	W3:0	W4:477296	W5:0	W6:0	W7:0	W8:477296	W9:0	W10:29	W11:0	W12:0	W13:0	W14:0	W15:0	W16:498048	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30526105
single_issue_nums: WS0:10705438	WS1:7750872	WS2:7273547	WS3:7273547	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5311824 {8:663978,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 109224768 {8:166016,40:2697416,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26559120 {40:663978,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22907456 {8:2863432,}
maxmflatency = 10397 
max_icnt2mem_latency = 9663 
maxmrqlatency = 3135 
max_icnt2sh_latency = 960 
averagemflatency = 939 
avg_icnt2mem_latency = 525 
avg_mrq_latency = 87 
avg_icnt2sh_latency = 69 
mrq_lat_table:133444 	107568 	55794 	135416 	136136 	238624 	209322 	139302 	82782 	28466 	1982 	214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	527845 	1436980 	868860 	262969 	317863 	80083 	32810 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24314 	5293 	3027 	674018 	686472 	617370 	593076 	341094 	95999 	161805 	253619 	43977 	27346 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	594901 	263721 	328794 	460592 	623249 	649427 	442224 	145758 	18744 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	254 	154 	10 	48 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        67        64        64        64        64        66        64        64        64        68        64        64        67 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        79        64        64        66 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        96        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        78        64        64        68 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        67 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65 
dram[8]:        64        64        64        68        64        64        64        64        64        64        64        64        64        64        64        71 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        91        67        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        99        64        69 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        93        64        72 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        67        64        65 
dram[13]:        64        64        64        64        64        67        64        64        64        64        64        66        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        69        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        66        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        74        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        70        64        64        64        89        64        64        64        64        80        64 
dram[19]:        64        64        64        64        64        66        64        64        64        64        64        64        67        64        64        64 
dram[20]:        64        64        64        64        64        68        64        64        64        64        64        64        80        76        64        64 
dram[21]:        64        64        64        64        64        68        64        64        64        64        64        64        91        72        64        64 
dram[22]:        64        64        64        64        64        72        64        64        64        64        64        64        66        72        68        74 
dram[23]:        64        64        64        64        64        66        64        64        64        64        64        64        65        64        64        68 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        91        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        97        64        64        64 
dram[26]:        64        64        64        64        64        66        64        64        65        67        64        64        93        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        82        74        64        78 
dram[28]:        64        64        64        64        64        64        64        67        71        66        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        65        64        69        64        64        64        64        64        64 
dram[31]:        64        68        64        64        64        64        64        68        65        69        64        65        64        64        73        64 
maximum service time to same row:
dram[0]:     32306     32688     34418     35362     37262     37033     40602     40612     33874     34631     33331     32626     32322     32518     32971     33163 
dram[1]:     32756     32752     32670     34242     37338     36776     41722     41796     33667     34117     33008     32723     32368     32494     32281     33113 
dram[2]:     33009     33107     32667     34377     37107     37268     43245     42670     36435     37010     32814     33037     32463     32796     32421     33121 
dram[3]:     33205     33180     32115     34391     36984     37230     42960     42637     36288     37020     32844     33030     32511     32975     32274     32258 
dram[4]:     32924     32808     32308     34103     37354     37061     40869     40983     33668     34160     32914     32603     32725     32534     32398     32695 
dram[5]:     32609     32717     31981     34334     37213     37013     41006     41239     33597     34065     32735     32168     32589     32278     32290     32653 
dram[6]:     32671     32884     32007     34397     37451     36828     41430     41101     33610     34071     32755     32380     32587     32285     32250     32687 
dram[7]:     32761     32982     32213     34229     37525     36981     41358     40937     33747     34157     33079     32686     32729     32663     32240     32831 
dram[8]:     32424     32638     31939     34268     37136     36358     40216     40486     33025     33659     33115     32622     32479     32380     32025     32711 
dram[9]:     32354     32773     32616     34111     37283     36597     40216     40607     32929     33787     32065     32502     31993     32211     31800     32829 
dram[10]:     32365     33434     32505     34226     36955     36711     40186     40900     32939     33808     32127     32491     32097     32274     31927     32089 
dram[11]:     32416     33334     31875     34208     36915     36865     40208     40748     33085     34026     32217     32574     32198     32241     32010     32905 
dram[12]:     32834     33138     34503     34751     38301     37266     41717     40509     35008     35691     32610     32994     32139     32860     31844     33065 
dram[13]:     32783     33377     32550     34627     38240     37180     40435     39285     33605     34181     32650     32869     32393     32841     31859     33038 
dram[14]:     33518     33630     35337     34671     37942     37451     40952     39488     33696     34343     32667     32817     32447     32798     32013     32240 
dram[15]:     33787     33556     35376     35051     37977     37376     40800     39705     33814     34464     32475     32923     32294     32867     32069     32858 
dram[16]:     33520     33261     35005     34913     37857     37198     40371     39599     33885     34598     32346     32976     32117     32764     31915     32941 
dram[17]:     33918     33086     34265     35145     38007     37082     41842     40750     33650     33025     32975     32898     32603     32485     32914     32908 
dram[18]:     33548     33974     34033     35200     37763     37460     42986     42175     36423     36239     32996     32924     32404     32588     32187     33001 
dram[19]:     33607     33661     33677     35342     37705     37194     42766     41613     37034     36242     33006     32945     32458     32606     32867     33084 
dram[20]:     34052     32885     33699     33970     37777     37186     41477     40017     33655     33096     32867     32575     32666     32392     33110     32030 
dram[21]:     33950     32776     33360     34844     37819     37284     41639     40358     34326     33022     32875     32590     32619     32059     33157     32726 
dram[22]:     33238     32800     33389     35501     37682     36875     41727     40677     34342     33029     32876     32694     32555     32278     33108     32756 
dram[23]:     33195     33031     33442     35853     37914     37334     42127     41069     34493     33117     32871     32749     32574     32402     32362     33045 
dram[24]:     33211     32760     33202     33881     37420     36681     39948     39728     33611     33024     32814     32566     32409     31999     32758     32840 
dram[25]:     32864     32694     34370     34747     37600     36850     39921     39936     33659     32872     32191     33399     32373     32234     31758     32664 
dram[26]:     32779     33217     34063     34841     37755     36930     40321     40153     33699     32892     32134     33432     32292     32246     32518     32772 
dram[27]:     32801     33323     34177     35036     37776     36903     40414     40036     33788     32908     32623     33281     32250     32210     32734     32062 
dram[28]:     33071     32690     34270     34951     37123     36427     41798     42174     35754     34963     32972     32509     32680     32217     33069     32788 
dram[29]:     33195     32756     35105     34976     37318     36360     40556     40821     34375     33431     32977     32591     32742     32181     32376     32821 
dram[30]:     32804     32790     35184     35119     37224     36762     40511     40814     34468     33566     32822     32596     32640     32276     33188     32835 
dram[31]:     32787     32820     35173     35078     37301     36915     40431     41105     34562     33695     32827     33404     32544     32318     33269     32768 
average row accesses per activate:
dram[0]: 22.196262 18.454546 18.679688 19.780487 15.986667 14.046783 16.558620 16.303448 21.846848 21.780703 15.011976 13.917583 15.357575 23.174313 12.121622 12.104348 
dram[1]: 17.984734 19.540983 17.835821 18.134329 16.594406 14.305389 17.553030 15.932886 18.960318 16.691275 17.288733 16.401316 17.075342 18.510948  9.341463 11.910638 
dram[2]: 18.809525 18.221375 18.881889 17.547445 17.289856 14.335329 16.256945 17.151079 18.635658 17.415493 17.013794 17.220690 17.964285 15.838510 11.527426 12.252213 
dram[3]: 18.230770 18.453846 18.539062 17.347826 16.340279 14.101191 16.307692 16.566433 18.500000 18.250000 16.972414 15.909678 14.754491 17.335617 10.622568  9.939068 
dram[4]: 19.686441 18.000000 16.835714 16.978724 14.731250 13.620689 15.639456 15.127389 17.063829 17.397163 17.125874 17.097221 18.712122 13.874317 11.580087 12.906977 
dram[5]: 18.620968 18.738094 16.718309 16.149660 13.641176 14.161676 15.680272 15.025477 17.625000 17.290781 16.659864 16.673470 18.362963 16.631578 10.324428 10.798450 
dram[6]: 18.700787 18.138462 18.496124 17.187050 14.077845 14.756250 15.567568 15.350649 18.259542 18.451128 17.354610 16.530201 20.112000 15.191617 12.828571 11.040000 
dram[7]: 19.385246 19.454546 17.194244 18.511627 14.937107 14.108434 14.967949 15.872483 17.984962 18.223881 17.741007 15.948718 16.666666 16.548388  9.669039 10.825582 
dram[8]: 18.213741 18.587301 17.282608 18.190840 14.911950 14.601227 15.267974 16.482517 18.351145 17.788321 18.007353 15.987097 18.529850 14.138889 11.713675 12.772727 
dram[9]: 17.691729 19.063492 19.232000 18.960630 15.296774 15.132075 14.742138 16.087837 17.576643 18.893129 16.648649 16.959183 17.267124 16.692810  9.517361 11.948718 
dram[10]: 19.016001 18.037594 17.985075 18.198473 15.473684 13.798851 16.408451 17.828358 18.796875 17.942028 15.769231 15.891720 19.250000 18.664234 11.947598 11.361111 
dram[11]: 18.787401 19.178862 16.675861 16.013334 15.649007 14.780488 16.405594 17.187050 17.678833 17.436619 17.690647 16.090322 15.937107 19.561539  9.413195 11.518219 
dram[12]: 19.844263 18.562500 15.821192 16.986013 14.299401 16.142857 17.500000 15.657895 15.940397 15.067073 15.246914 17.267124 16.657894 11.455358 11.261225 10.605947 
dram[13]: 18.612404 19.351999 16.195946 17.474821 13.668571 17.321167 16.702127 16.638889 15.920000 14.878049 15.477987 17.413794 15.635802 14.277778 10.591603 11.280000 
dram[14]: 18.233082 17.835821 16.228188 17.156029 14.260355 16.725351 18.263565 16.626760 15.993378 15.528663 15.681250 19.098484 16.960264 16.758169 11.222672 10.957198 
dram[15]: 17.671534 18.045454 16.326530 20.008265 14.448484 16.720280 17.676691 16.956835 15.608974 16.177631 15.685534 18.128571 15.518072 17.222973 10.972112 11.681818 
dram[16]: 16.811190 19.745901 15.106250 19.133858 13.901163 16.150684 17.669172 16.570423 16.951389 15.073620 15.716981 16.451612 15.297619 14.659091 12.151111  9.077419 
dram[17]: 16.648275 19.943548 17.268116 20.627119 14.371258 19.233871 18.817461 15.818182 20.049181 18.419117 14.917160 18.772058 16.470968 19.809160 10.832685 14.165000 
dram[18]: 18.000000 21.067797 17.306570 18.417910 14.136095 18.401516 18.271318 16.092714 19.181103 17.040817 13.791209 17.516779 16.781458 19.086330  9.144737 11.372549 
dram[19]: 17.460432 19.047619 16.835714 20.483051 14.548193 18.835938 17.574627 18.030075 19.468254 16.793104 13.748634 18.035212 14.687861 20.015503 11.284553 10.633963 
dram[20]: 16.858156 19.658333 16.563381 19.851240 14.095238 18.037594 17.116789 16.716312 17.285715 16.233334 14.313953 17.033558 16.543047 14.614943 10.730769  9.375415 
dram[21]: 16.739437 19.487604 15.809524 20.322035 14.269461 16.836880 16.628571 16.942858 18.928572 16.616438 14.508876 16.277420 17.673611 15.469879 10.528735 12.566372 
dram[22]: 18.859375 19.942148 16.226027 21.675676 14.116959 17.888060 16.574469 17.681482 19.392000 17.597122 14.635294 16.581699 15.937107 13.750000 10.592308 10.706767 
dram[23]: 17.376812 20.601694 17.629629 21.043859 14.660494 18.550388 17.654135 17.445255 18.171642 18.358210 13.872222 17.825174 14.751445 13.656410 11.794871 13.272301 
dram[24]: 17.796993 20.500000 17.419117 20.852175 13.847953 17.669117 17.338346 15.993378 18.196970 16.466217 14.348837 17.400000 16.622517 13.446700 12.052174 10.336996 
dram[25]: 16.986013 20.820513 18.238462 21.451328 14.130177 19.038759 19.146341 16.167786 20.982759 17.768116 13.805555 16.343948 21.090910 15.805882 10.681993 13.407583 
dram[26]: 16.416107 20.601694 18.446154 22.416666 15.068750 18.929688 18.092308 16.880281 21.628319 18.626865 14.792899 16.580645 19.564886 14.584700 10.674330 10.768061 
dram[27]: 17.888889 18.790697 18.614174 20.887932 14.918239 19.876034 17.613636 19.072001 20.546219 18.712122 14.146068 17.895105 16.480770 15.951807 10.825582 12.193966 
dram[28]: 16.424658 23.811882 18.703125 20.074381 13.460674 16.579309 14.435583 18.554688 21.267241 21.675438 13.005181 16.662252 16.548388 14.455556 11.641350 12.450892 
dram[29]: 16.306122 24.333334 19.565575 20.169491 14.612122 17.376812 15.493421 18.267176 21.034483 21.543859 13.516129 16.057325 20.118111 14.000000 11.574380 11.733334 
dram[30]: 17.177305 22.952381 20.879311 20.487179 13.256830 16.441380 15.081761 18.858267 21.241379 20.864407 13.633880 16.993244 17.936171 16.375000 11.668050 11.605691 
dram[31]: 17.274649 22.719625 18.773438 21.630630 12.592592 16.328768 14.585366 19.704918 20.949579 22.089285 12.470297 16.470589 19.968992 16.055555 10.585821 12.847926 
average row locality = 1269050/80183 = 15.826921
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1280      1280      1280      1280      1280      1280      1280      1280      1296      1304      1344      1344      1328      1328      1280      1280 
dram[1]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[2]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[3]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[4]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[5]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[6]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[7]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[8]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[9]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[10]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[11]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[12]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[13]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[14]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[15]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[16]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[17]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[18]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[19]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[20]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[21]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[22]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1325      1280      1280 
dram[23]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[24]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[25]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[26]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[27]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1341      1344      1328      1320      1280      1280 
dram[28]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[29]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[30]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[31]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
total dram reads = 663978
bank skew: 1344/1280 = 1.05
chip skew: 20752/20741 = 1.00
number of total write accesses:
dram[0]:      4380      4624      4444      4612      4472      4488      4484      4336      4516      4716      4652      4756      4824      4792      5644      6016 
dram[1]:      4304      4416      4440      4600      4372      4436      4148      4376      4340      4732      4444      4596      4660      4832      5604      6076 
dram[2]:      4360      4428      4472      4496      4424      4456      4244      4416      4400      4676      4492      4612      4748      4888      5808      5956 
dram[3]:      4360      4476      4372      4456      4292      4356      4208      4356      4404      4712      4468      4488      4544      4812      5800      5972 
dram[4]:      4172      4384      4308      4456      4308      4360      4076      4380      4408      4596      4420      4472      4568      4844      5580      5980 
dram[5]:      4116      4324      4376      4376      4156      4340      4100      4316      4372      4536      4420      4428      4604      4800      5700      6024 
dram[6]:      4380      4312      4424      4436      4284      4324      4096      4336      4352      4600      4412      4476      4744      4836      5656      5920 
dram[7]:      4340      4296      4440      4432      4380      4248      4220      4340      4352      4552      4488      4576      4688      4948      5748      6052 
dram[8]:      4424      4248      4420      4412      4364      4400      4224      4308      4400      4532      4420      4536      4620      4868      5844      6120 
dram[9]:      4292      4488      4496      4512      4364      4504      4256      4404      4416      4684      4480      4596      4772      4904      5844      6064 
dram[10]:      4388      4476      4520      4416      4288      4484      4200      4436      4408      4688      4464      4604      4852      4916      5824      6332 
dram[11]:      4424      4316      4552      4488      4332      4576      4264      4436      4472      4688      4460      4600      4824      4860      5724      6260 
dram[12]:      4564      4384      4436      4596      4432      4372      4260      4400      4412      4668      4504      4708      4816      4952      5916      6292 
dram[13]:      4484      4556      4468      4596      4448      4372      4300      4464      4336      4544      4468      4724      4820      4968      5980      6160 
dram[14]:      4580      4440      4552      4556      4520      4380      4304      4324      4444      4536      4660      4708      4932      4944      5968      6144 
dram[15]:      4564      4408      4480      4564      4416      4444      4284      4308      4524      4620      4600      4776      4992      4884      5896      6188 
dram[16]:      4496      4516      4548      4600      4444      4312      4280      4292      4548      4612      4620      4824      4968      5008      5816      6136 
dram[17]:      4536      4772      4412      4616      4480      4420      4364      4624      4568      4804      4708      4836      4900      5068      6016      6212 
dram[18]:      4600      4824      4364      4752      4436      4596      4308      4600      4528      4804      4664      5064      4824      5300      6000      6480 
dram[19]:      4588      4480      4308      4548      4540      4524      4300      4472      4596      4524      4688      4868      4852      5016      5984      6152 
dram[20]:      4388      4316      4288      4488      4352      4476      4260      4308      4464      4524      4472      4776      4680      4860      6040      6168 
dram[21]:      4388      4312      4176      4472      4412      4376      4192      4368      4324      4488      4432      4716      4868      4960      5872      6240 
dram[22]:      4536      4532      4356      4504      4536      4468      4228      4428      4480      4568      4576      4772      4824      5040      5896      6272 
dram[23]:      4472      4604      4400      4476      4380      4452      4272      4440      4524      4624      4612      4820      4896      5372      5920      6188 
dram[24]:      4348      4556      4356      4472      4352      4492      4104      4540      4392      4532      4496      4716      4728      5316      5968      6168 
dram[25]:      4596      4624      4364      4576      4432      4704      4300      4516      4520      4592      4564      4888      4896      5468      6032      6196 
dram[26]:      4664      4604      4472      4564      4524      4572      4288      4468      4560      4768      4624      4904      4940      5396      6024      6208 
dram[27]:      4540      4576      4336      4572      4368      4500      4180      4416      4564      4664      4708      4860      4972      5312      6052      6196 
dram[28]:      4472      4500      4456      4596      4464      4496      4292      4380      4652      4668      4664      4688      4948      5128      5916      6036 
dram[29]:      4468      4516      4428      4400      4524      4472      4300      4452      4544      4608      4680      4708      4908      5136      6084      6144 
dram[30]:      4568      4520      4568      4468      4584      4416      4472      4460      4640      4632      4604      4684      4804      5200      6128      6300 
dram[31]:      4692      4604      4492      4484      4400      4416      4448      4496      4756      4680      4700      4704      4992      5124      6228      6032 
total dram writes = 2420288
bank skew: 6480/4076 = 1.59
chip skew: 78144/72988 = 1.07
average mf latency per bank:
dram[0]:       1396      1374      1019      1068      1017      1087      1061      1113       994       967       948       911       935       935       862       852
dram[1]:       1346      1372       985      1005      1016      1052      1106      1102       997       985       941       981       914       970       805       845
dram[2]:       1363      1408      1008      1041      1033      1048      1109      1074      1014       991       986      1025       955       994       816       878
dram[3]:       1353      1356       993      1020      1036      1042      1106      1079      1004       987       987      1011       983       959       827       829
dram[4]:       1491      1445      1067      1089      1092      1112      1154      1101      1055      1005      1036       988      1028       954       904       866
dram[5]:       1420      1465      1009      1088      1092      1127      1147      1125      1037      1006       967       982       950       955       826       881
dram[6]:       1362      1441      1003      1055      1091      1137      1169      1142      1044      1028       988       992       944       940       848       880
dram[7]:       1358      1441       991      1045      1051      1111      1106      1092      1044      1013       988       961       974       911       848       866
dram[8]:       1382      1416      1021      1023      1077      1067      1117      1070      1032      1002      1001       952      1010       910       847       820
dram[9]:       1458      1472      1069      1095      1094      1083      1140      1099      1023       967       990       946       977       926       883       898
dram[10]:       1429      1472      1066      1132      1100      1099      1145      1112      1015       981       978       964       956       920       869       856
dram[11]:       1412      1485      1041      1093      1068      1077      1095      1100      1006       993      1017       994      1002       946       869       861
dram[12]:       1422      1468      1125      1092      1109      1100      1183      1116      1080      1015      1022      1020      1001       934       859       859
dram[13]:       1441      1428      1144      1106      1103      1101      1167      1100      1096      1010      1021       996       979       919       865       855
dram[14]:       1453      1476      1143      1130      1099      1119      1177      1159      1088      1024      1017       977       961       922       880       880
dram[15]:       1457      1465      1156      1126      1124      1088      1176      1134      1063       988      1001       948       933       918       882       864
dram[16]:       1433      1398      1114      1081      1085      1107      1144      1139      1006       993       957       936       914       871       872       841
dram[17]:       1452      1408      1126      1102      1112      1108      1144      1096      1056      1018       971      1009       980       944       864       877
dram[18]:       1446      1681      1130      1248      1145      1190      1171      1209      1057      1166       993      1103      1015      1085       878      1011
dram[19]:       1434      1454      1121      1100      1082      1067      1110      1109       990      1057       956      1009       996       964       868       859
dram[20]:       1517      1543      1142      1154      1154      1102      1157      1128      1053      1037       984      1003      1027      1017       871       877
dram[21]:       1474      1499      1154      1156      1137      1133      1184      1097      1091       999       986       956       987       950       864       835
dram[22]:       1455      1453      1125      1137      1136      1124      1217      1136      1105      1049      1001      1009      1023       960       914       854
dram[23]:       1493      1471      1127      1149      1157      1125      1205      1108      1125      1044      1033      1037      1032       961       929       899
dram[24]:       1488      1445      1120      1137      1149      1100      1217      1101      1122      1055      1022      1020      1022       940       880       884
dram[25]:       1517      1522      1211      1186      1159      1113      1175      1170      1058      1077      1002      1008       994       936       932       932
dram[26]:       1505      1531      1180      1172      1134      1119      1163      1149      1032      1027       996      1007       992       941       954       920
dram[27]:       1459      1482      1151      1133      1133      1095      1163      1104      1027       992       961       955       959       919       901       876
dram[28]:       1491      1457      1129      1058      1127      1071      1139      1104      1015      1010       991      1006       976       960       953       887
dram[29]:       1535      1430      1145      1089      1117      1075      1145      1089      1009      1010       949       975       970       916       941       864
dram[30]:       1532      1499      1159      1135      1107      1089      1127      1073      1027      1003      1013      1003      1012       928       938       878
dram[31]:       1678      1466      1267      1137      1196      1096      1200      1107      1095      1014      1083       976      1078       922      1042       895
maximum mf latency per bank:
dram[0]:       7452      7458     10216      9924     10275     10280     10292     10302     10307     10352     10311     10313      8381      8357      8690      8627
dram[1]:       5577      5581      9962      9961     10281     10284     10301     10304     10316     10367     10322     10319      9149      9589      9079      8747
dram[2]:       5987      5641     10102     10103     10124     10128     10160     10204     10140     10143      9732      9771      9721      9602      9784      9483
dram[3]:       6428      6887     10227     10231     10250     10256     10276     10331     10279     10282      9597      9706      9712      9720      9879      9619
dram[4]:       9152      9159     10099     10103     10243     10128     10258     10269     10291     10350     10304     10287      9508      9789      6491      6558
dram[5]:       9026      9030     10276     10275     10295     10296     10323     10353     10306     10359     10328     10312      8708      8867      6709      6711
dram[6]:       7826      7833     10281     10285     10296     10302     10316     10358     10313     10371     10321     10316      8810      9086      7676      7848
dram[7]:       7699      7703      9411      9409     10276     10282     10292     10301     10310     10361     10313     10316      9691      9811      7626      7823
dram[8]:       8621      8628      9283      9287      9595      9312     10020      9690     10155      9946     10151     10134     10057     10188      7212      6959
dram[9]:       8923      8927     10277     10275     10295     10297     10321     10354     10306     10308     10020      9830      7217      7212      8901      8902
dram[10]:       8786      8790     10283     10284     10299     10306     10317     10358     10305     10306     10130      9945      7520      7501      8763      8765
dram[11]:       7964      7968     10282     10283     10298     10305     10315     10359     10304     10305     10231      9947      7814      8178      8090      7617
dram[12]:       7193      7197     10286     10287     10300     10307     10335     10372     10310     10397     10314     10316      9094      8210      9024      8358
dram[13]:       8387      8391      9589     10143     10273     10276     10290     10296     10310     10349     10314     10315      9114      8335      8929      8459
dram[14]:       8255      8259      9702     10161     10276     10281     10293     10303     10308     10353     10312     10314      9017      8432      8991      8551
dram[15]:       7590      7594      9811     10188     10273     10276     10290     10296     10310     10349     10313     10315      9255      8559      9161      8658
dram[16]:       7458      7462      9924     10218     10275     10280     10292     10302     10307     10352     10312     10313      8714      8394      9078      8345
dram[17]:       5577      5581      9962      9961     10281     10284     10301     10304     10316     10367     10322     10319      9092      9626      9039      8532
dram[18]:       5836      6900     10102     10103     10124     10128     10160     10204     10140     10143      9732      9771      9699      9663      9753      9365
dram[19]:       6594      6938     10227     10231     10250     10256     10276     10331     10279     10282      9711      9857      9935      9786     10006      9523
dram[20]:       9152      9159     10099     10103     10243     10128     10258     10269     10291     10350     10304     10287      9388      9767      6563      6985
dram[21]:       9026      9030     10276     10275     10295     10296     10323     10353     10306     10359     10328     10312      8603      9060      6715      6454
dram[22]:       7826      7833     10281     10285     10296     10302     10316     10357     10313     10371     10321     10316      8697      9341      7863      7493
dram[23]:       7699      7703      9411      9409     10276     10282     10292     10301     10310     10361     10313     10316      9564      9879      7971      7644
dram[24]:       8621      8628      9283      9287      9976      9312     10116      9692     10180      9918     10177     10151      9785     10173      7236      7068
dram[25]:       8923      8927     10277     10275     10295     10297     10321     10354     10306     10308     10040      9826      7090      7113      8901      8902
dram[26]:       8786      8790     10283     10284     10299     10306     10317     10358     10305     10306     10102      9906      7780      7274      8763      8765
dram[27]:       7964      7968     10282     10283     10298     10305     10315     10359     10304     10305     10193      9985      7809      8249      8044      7495
dram[28]:       7193      7197     10280     10284     10295     10302     10326     10372     10319     10354     10311     10314      8291      8830      8482      8745
dram[29]:       8387      8391      9589     10175     10274     10276     10292     10296     10308     10344     10309     10312      8432      9046      8539      8970
dram[30]:       8255      8259      9702     10212     10276     10280     10291     10297     10307     10345     10308     10311      8513      8818      8732      8984
dram[31]:       7590      7594      9811     10224     10273     10274     10290     10294     10306     10342     10308     10311      8605      9022      8817      9124
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 1): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=149493 n_act=2401 n_pre=2385 n_ref_event=0 n_req=39683 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=75756 bw_util=0.3898
n_activity=137692 dram_eff=0.7008
bk0: 1280a 222432i bk1: 1280a 220886i bk2: 1280a 220456i bk3: 1280a 218349i bk4: 1280a 220231i bk5: 1280a 219666i bk6: 1280a 221973i bk7: 1280a 222763i bk8: 1296a 223579i bk9: 1304a 222562i bk10: 1344a 221126i bk11: 1344a 219172i bk12: 1328a 220047i bk13: 1328a 220229i bk14: 1280a 214911i bk15: 1280a 212664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939496
Row_Buffer_Locality_read = 0.974017
Row_Buffer_Locality_write = 0.901684
Bank_Level_Parallism = 3.645941
Bank_Level_Parallism_Col = 3.402544
Bank_Level_Parallism_Ready = 1.779762
write_to_read_ratio_blp_rw_average = 0.657681
GrpLevelPara = 2.564079 

BW Util details:
bwutil = 0.389787 
total_CMD = 247571 
util_bw = 96500 
Wasted_Col = 31227 
Wasted_Row = 3864 
Idle = 115980 

BW Util Bottlenecks: 
RCDc_limit = 1999 
RCDWRc_limit = 5992 
WTRc_limit = 21669 
RTWc_limit = 18014 
CCDLc_limit = 27050 
rwq = 0 
CCDLc_limit_alone = 21887 
WTRc_limit_alone = 18056 
RTWc_limit_alone = 16464 

Commands details: 
total_CMD = 247571 
n_nop = 149493 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 75756 
n_act = 2401 
n_pre = 2385 
n_ref = 0 
n_req = 39683 
total_req = 96500 

Dual Bus Interface Util: 
issued_total_row = 4786 
issued_total_col = 96500 
Row_Bus_Util =  0.019332 
CoL_Bus_Util = 0.389787 
Either_Row_CoL_Bus_Util = 0.396161 
Issued_on_Two_Bus_Simul_Util = 0.012958 
issued_two_Eff = 0.032709 
queue_avg = 10.303012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.303
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 2): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=150786 n_act=2486 n_pre=2470 n_ref_event=0 n_req=39346 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74376 bw_util=0.3842
n_activity=137282 dram_eff=0.6929
bk0: 1280a 223693i bk1: 1280a 222896i bk2: 1280a 220419i bk3: 1280a 221702i bk4: 1280a 221914i bk5: 1280a 220886i bk6: 1280a 225408i bk7: 1280a 221969i bk8: 1304a 223727i bk9: 1304a 220562i bk10: 1344a 223506i bk11: 1344a 221834i bk12: 1328a 222505i bk13: 1328a 221171i bk14: 1280a 214402i bk15: 1280a 212941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936817
Row_Buffer_Locality_read = 0.973159
Row_Buffer_Locality_write = 0.896257
Bank_Level_Parallism = 3.528673
Bank_Level_Parallism_Col = 3.266642
Bank_Level_Parallism_Ready = 1.725286
write_to_read_ratio_blp_rw_average = 0.657682
GrpLevelPara = 2.509325 

BW Util details:
bwutil = 0.384245 
total_CMD = 247571 
util_bw = 95128 
Wasted_Col = 31521 
Wasted_Row = 3980 
Idle = 116942 

BW Util Bottlenecks: 
RCDc_limit = 2212 
RCDWRc_limit = 6185 
WTRc_limit = 21164 
RTWc_limit = 17988 
CCDLc_limit = 26774 
rwq = 0 
CCDLc_limit_alone = 22060 
WTRc_limit_alone = 17887 
RTWc_limit_alone = 16551 

Commands details: 
total_CMD = 247571 
n_nop = 150786 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74376 
n_act = 2486 
n_pre = 2470 
n_ref = 0 
n_req = 39346 
total_req = 95128 

Dual Bus Interface Util: 
issued_total_row = 4956 
issued_total_col = 95128 
Row_Bus_Util =  0.020018 
CoL_Bus_Util = 0.384245 
Either_Row_CoL_Bus_Util = 0.390938 
Issued_on_Two_Bus_Simul_Util = 0.013325 
issued_two_Eff = 0.034086 
queue_avg = 9.417573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.41757
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=150312 n_act=2434 n_pre=2418 n_ref_event=0 n_req=39471 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74876 bw_util=0.3863
n_activity=136501 dram_eff=0.7006
bk0: 1280a 223616i bk1: 1280a 221940i bk2: 1280a 218237i bk3: 1280a 220296i bk4: 1280a 222464i bk5: 1280a 218090i bk6: 1280a 224615i bk7: 1280a 221404i bk8: 1304a 223194i bk9: 1304a 219781i bk10: 1344a 221493i bk11: 1344a 220303i bk12: 1328a 221565i bk13: 1328a 219639i bk14: 1280a 213484i bk15: 1280a 212770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938334
Row_Buffer_Locality_read = 0.974027
Row_Buffer_Locality_write = 0.898766
Bank_Level_Parallism = 3.667066
Bank_Level_Parallism_Col = 3.413976
Bank_Level_Parallism_Ready = 1.760970
write_to_read_ratio_blp_rw_average = 0.652620
GrpLevelPara = 2.570967 

BW Util details:
bwutil = 0.386265 
total_CMD = 247571 
util_bw = 95628 
Wasted_Col = 30692 
Wasted_Row = 3952 
Idle = 117299 

BW Util Bottlenecks: 
RCDc_limit = 2004 
RCDWRc_limit = 6029 
WTRc_limit = 22241 
RTWc_limit = 18414 
CCDLc_limit = 26585 
rwq = 0 
CCDLc_limit_alone = 21604 
WTRc_limit_alone = 18711 
RTWc_limit_alone = 16963 

Commands details: 
total_CMD = 247571 
n_nop = 150312 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74876 
n_act = 2434 
n_pre = 2418 
n_ref = 0 
n_req = 39471 
total_req = 95628 

Dual Bus Interface Util: 
issued_total_row = 4852 
issued_total_col = 95628 
Row_Bus_Util =  0.019598 
CoL_Bus_Util = 0.386265 
Either_Row_CoL_Bus_Util = 0.392853 
Issued_on_Two_Bus_Simul_Util = 0.013010 
issued_two_Eff = 0.033118 
queue_avg = 10.151545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1515
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 2): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=151062 n_act=2539 n_pre=2523 n_ref_event=0 n_req=39271 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74076 bw_util=0.383
n_activity=136622 dram_eff=0.6941
bk0: 1280a 222974i bk1: 1280a 221497i bk2: 1280a 221018i bk3: 1280a 221369i bk4: 1280a 222723i bk5: 1280a 221556i bk6: 1280a 225035i bk7: 1280a 221503i bk8: 1304a 222840i bk9: 1304a 220937i bk10: 1344a 223472i bk11: 1344a 222049i bk12: 1328a 222430i bk13: 1328a 220942i bk14: 1280a 214339i bk15: 1280a 212493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935347
Row_Buffer_Locality_read = 0.972581
Row_Buffer_Locality_write = 0.893623
Bank_Level_Parallism = 3.556496
Bank_Level_Parallism_Col = 3.295283
Bank_Level_Parallism_Ready = 1.736175
write_to_read_ratio_blp_rw_average = 0.665651
GrpLevelPara = 2.541010 

BW Util details:
bwutil = 0.383034 
total_CMD = 247571 
util_bw = 94828 
Wasted_Col = 31053 
Wasted_Row = 4368 
Idle = 117322 

BW Util Bottlenecks: 
RCDc_limit = 2247 
RCDWRc_limit = 6447 
WTRc_limit = 21099 
RTWc_limit = 17884 
CCDLc_limit = 26303 
rwq = 0 
CCDLc_limit_alone = 21325 
WTRc_limit_alone = 17619 
RTWc_limit_alone = 16386 

Commands details: 
total_CMD = 247571 
n_nop = 151062 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74076 
n_act = 2539 
n_pre = 2523 
n_ref = 0 
n_req = 39271 
total_req = 94828 

Dual Bus Interface Util: 
issued_total_row = 5062 
issued_total_col = 94828 
Row_Bus_Util =  0.020447 
CoL_Bus_Util = 0.383034 
Either_Row_CoL_Bus_Util = 0.389824 
Issued_on_Two_Bus_Simul_Util = 0.013657 
issued_two_Eff = 0.035033 
queue_avg = 9.560493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.56049
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=151821 n_act=2499 n_pre=2483 n_ref_event=0 n_req=39080 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=73312 bw_util=0.3799
n_activity=135507 dram_eff=0.6942
bk0: 1280a 223776i bk1: 1280a 223526i bk2: 1280a 221435i bk3: 1280a 221058i bk4: 1280a 222808i bk5: 1280a 219900i bk6: 1280a 224927i bk7: 1280a 223235i bk8: 1304a 223086i bk9: 1304a 221504i bk10: 1344a 222160i bk11: 1344a 223522i bk12: 1328a 223320i bk13: 1328a 218912i bk14: 1280a 215318i bk15: 1280a 214455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936054
Row_Buffer_Locality_read = 0.970557
Row_Buffer_Locality_write = 0.896988
Bank_Level_Parallism = 3.528621
Bank_Level_Parallism_Col = 3.258295
Bank_Level_Parallism_Ready = 1.726633
write_to_read_ratio_blp_rw_average = 0.653068
GrpLevelPara = 2.522347 

BW Util details:
bwutil = 0.379948 
total_CMD = 247571 
util_bw = 94064 
Wasted_Col = 31784 
Wasted_Row = 3742 
Idle = 117981 

BW Util Bottlenecks: 
RCDc_limit = 2667 
RCDWRc_limit = 6255 
WTRc_limit = 21735 
RTWc_limit = 18569 
CCDLc_limit = 27450 
rwq = 0 
CCDLc_limit_alone = 22056 
WTRc_limit_alone = 17971 
RTWc_limit_alone = 16939 

Commands details: 
total_CMD = 247571 
n_nop = 151821 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 73312 
n_act = 2499 
n_pre = 2483 
n_ref = 0 
n_req = 39080 
total_req = 94064 

Dual Bus Interface Util: 
issued_total_row = 4982 
issued_total_col = 94064 
Row_Bus_Util =  0.020124 
CoL_Bus_Util = 0.379948 
Either_Row_CoL_Bus_Util = 0.386758 
Issued_on_Two_Bus_Simul_Util = 0.013313 
issued_two_Eff = 0.034423 
queue_avg = 10.093840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.0938
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 3): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=152055 n_act=2558 n_pre=2542 n_ref_event=0 n_req=38999 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=72988 bw_util=0.3786
n_activity=137275 dram_eff=0.6829
bk0: 1280a 224591i bk1: 1280a 222657i bk2: 1280a 221843i bk3: 1280a 221843i bk4: 1280a 221959i bk5: 1280a 220648i bk6: 1280a 224941i bk7: 1280a 223443i bk8: 1304a 223918i bk9: 1304a 222335i bk10: 1344a 223095i bk11: 1344a 223242i bk12: 1328a 224378i bk13: 1328a 220784i bk14: 1280a 216110i bk15: 1280a 212174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934409
Row_Buffer_Locality_read = 0.968774
Row_Buffer_Locality_write = 0.895325
Bank_Level_Parallism = 3.453318
Bank_Level_Parallism_Col = 3.183843
Bank_Level_Parallism_Ready = 1.706465
write_to_read_ratio_blp_rw_average = 0.655303
GrpLevelPara = 2.480733 

BW Util details:
bwutil = 0.378639 
total_CMD = 247571 
util_bw = 93740 
Wasted_Col = 33152 
Wasted_Row = 4047 
Idle = 116632 

BW Util Bottlenecks: 
RCDc_limit = 3024 
RCDWRc_limit = 6501 
WTRc_limit = 20464 
RTWc_limit = 20248 
CCDLc_limit = 27757 
rwq = 0 
CCDLc_limit_alone = 22676 
WTRc_limit_alone = 17153 
RTWc_limit_alone = 18478 

Commands details: 
total_CMD = 247571 
n_nop = 152055 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 72988 
n_act = 2558 
n_pre = 2542 
n_ref = 0 
n_req = 38999 
total_req = 93740 

Dual Bus Interface Util: 
issued_total_row = 5100 
issued_total_col = 93740 
Row_Bus_Util =  0.020600 
CoL_Bus_Util = 0.378639 
Either_Row_CoL_Bus_Util = 0.385813 
Issued_on_Two_Bus_Simul_Util = 0.013426 
issued_two_Eff = 0.034800 
queue_avg = 9.488837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.48884
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=151638 n_act=2460 n_pre=2444 n_ref_event=0 n_req=39149 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=73588 bw_util=0.3811
n_activity=135884 dram_eff=0.6943
bk0: 1280a 223282i bk1: 1280a 223639i bk2: 1280a 221558i bk3: 1280a 219999i bk4: 1280a 221747i bk5: 1280a 218521i bk6: 1280a 224858i bk7: 1280a 222698i bk8: 1304a 223315i bk9: 1304a 222384i bk10: 1344a 221866i bk11: 1344a 221634i bk12: 1328a 222014i bk13: 1328a 218977i bk14: 1280a 216380i bk15: 1280a 211653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937163
Row_Buffer_Locality_read = 0.970798
Row_Buffer_Locality_write = 0.899223
Bank_Level_Parallism = 3.598714
Bank_Level_Parallism_Col = 3.338315
Bank_Level_Parallism_Ready = 1.745612
write_to_read_ratio_blp_rw_average = 0.649396
GrpLevelPara = 2.553483 

BW Util details:
bwutil = 0.381062 
total_CMD = 247571 
util_bw = 94340 
Wasted_Col = 31249 
Wasted_Row = 3835 
Idle = 118147 

BW Util Bottlenecks: 
RCDc_limit = 2446 
RCDWRc_limit = 5817 
WTRc_limit = 21809 
RTWc_limit = 19386 
CCDLc_limit = 26941 
rwq = 0 
CCDLc_limit_alone = 21656 
WTRc_limit_alone = 18185 
RTWc_limit_alone = 17725 

Commands details: 
total_CMD = 247571 
n_nop = 151638 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 73588 
n_act = 2460 
n_pre = 2444 
n_ref = 0 
n_req = 39149 
total_req = 94340 

Dual Bus Interface Util: 
issued_total_row = 4904 
issued_total_col = 94340 
Row_Bus_Util =  0.019808 
CoL_Bus_Util = 0.381062 
Either_Row_CoL_Bus_Util = 0.387497 
Issued_on_Two_Bus_Simul_Util = 0.013374 
issued_two_Eff = 0.034514 
queue_avg = 10.094720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.0947
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 1): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=150977 n_act=2547 n_pre=2531 n_ref_event=0 n_req=39277 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74100 bw_util=0.3831
n_activity=137770 dram_eff=0.6885
bk0: 1280a 222975i bk1: 1280a 223773i bk2: 1280a 220334i bk3: 1280a 221104i bk4: 1280a 222458i bk5: 1280a 218721i bk6: 1280a 225280i bk7: 1280a 223413i bk8: 1304a 222793i bk9: 1304a 222470i bk10: 1344a 223414i bk11: 1344a 222584i bk12: 1328a 224053i bk13: 1328a 219962i bk14: 1280a 213376i bk15: 1280a 211984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935153
Row_Buffer_Locality_read = 0.970943
Row_Buffer_Locality_write = 0.895061
Bank_Level_Parallism = 3.520031
Bank_Level_Parallism_Col = 3.255056
Bank_Level_Parallism_Ready = 1.707924
write_to_read_ratio_blp_rw_average = 0.656513
GrpLevelPara = 2.526573 

BW Util details:
bwutil = 0.383130 
total_CMD = 247571 
util_bw = 94852 
Wasted_Col = 32172 
Wasted_Row = 4145 
Idle = 116402 

BW Util Bottlenecks: 
RCDc_limit = 2560 
RCDWRc_limit = 6605 
WTRc_limit = 21293 
RTWc_limit = 20218 
CCDLc_limit = 27060 
rwq = 0 
CCDLc_limit_alone = 21803 
WTRc_limit_alone = 17793 
RTWc_limit_alone = 18461 

Commands details: 
total_CMD = 247571 
n_nop = 150977 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74100 
n_act = 2547 
n_pre = 2531 
n_ref = 0 
n_req = 39277 
total_req = 94852 

Dual Bus Interface Util: 
issued_total_row = 5078 
issued_total_col = 94852 
Row_Bus_Util =  0.020511 
CoL_Bus_Util = 0.383130 
Either_Row_CoL_Bus_Util = 0.390167 
Issued_on_Two_Bus_Simul_Util = 0.013475 
issued_two_Eff = 0.034536 
queue_avg = 9.971543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.97154
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 2): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=151070 n_act=2471 n_pre=2455 n_ref_event=0 n_req=39287 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74140 bw_util=0.3833
n_activity=135697 dram_eff=0.6993
bk0: 1280a 223244i bk1: 1280a 222965i bk2: 1280a 221521i bk3: 1280a 220811i bk4: 1280a 222249i bk5: 1280a 219831i bk6: 1280a 224668i bk7: 1280a 223311i bk8: 1304a 223571i bk9: 1304a 221064i bk10: 1344a 222957i bk11: 1344a 220900i bk12: 1328a 223696i bk13: 1328a 218452i bk14: 1280a 213492i bk15: 1280a 213274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937104
Row_Buffer_Locality_read = 0.971810
Row_Buffer_Locality_write = 0.898247
Bank_Level_Parallism = 3.586980
Bank_Level_Parallism_Col = 3.317577
Bank_Level_Parallism_Ready = 1.725425
write_to_read_ratio_blp_rw_average = 0.647759
GrpLevelPara = 2.562871 

BW Util details:
bwutil = 0.383292 
total_CMD = 247571 
util_bw = 94892 
Wasted_Col = 30914 
Wasted_Row = 3667 
Idle = 118098 

BW Util Bottlenecks: 
RCDc_limit = 2351 
RCDWRc_limit = 6082 
WTRc_limit = 21841 
RTWc_limit = 18204 
CCDLc_limit = 26171 
rwq = 0 
CCDLc_limit_alone = 21139 
WTRc_limit_alone = 18200 
RTWc_limit_alone = 16813 

Commands details: 
total_CMD = 247571 
n_nop = 151070 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74140 
n_act = 2471 
n_pre = 2455 
n_ref = 0 
n_req = 39287 
total_req = 94892 

Dual Bus Interface Util: 
issued_total_row = 4926 
issued_total_col = 94892 
Row_Bus_Util =  0.019897 
CoL_Bus_Util = 0.383292 
Either_Row_CoL_Bus_Util = 0.389791 
Issued_on_Two_Bus_Simul_Util = 0.013398 
issued_two_Eff = 0.034373 
queue_avg = 10.225221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2252
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=150080 n_act=2516 n_pre=2500 n_ref_event=0 n_req=39521 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=75076 bw_util=0.3871
n_activity=137686 dram_eff=0.696
bk0: 1280a 224732i bk1: 1280a 223660i bk2: 1280a 220590i bk3: 1280a 221278i bk4: 1280a 222077i bk5: 1280a 219447i bk6: 1280a 223060i bk7: 1280a 222480i bk8: 1304a 222626i bk9: 1304a 222106i bk10: 1344a 221732i bk11: 1344a 221487i bk12: 1328a 221529i bk13: 1328a 220102i bk14: 1280a 212952i bk15: 1280a 211762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936338
Row_Buffer_Locality_read = 0.973063
Row_Buffer_Locality_write = 0.895732
Bank_Level_Parallism = 3.572145
Bank_Level_Parallism_Col = 3.316284
Bank_Level_Parallism_Ready = 1.760769
write_to_read_ratio_blp_rw_average = 0.657682
GrpLevelPara = 2.544836 

BW Util details:
bwutil = 0.387073 
total_CMD = 247571 
util_bw = 95828 
Wasted_Col = 31211 
Wasted_Row = 4265 
Idle = 116267 

BW Util Bottlenecks: 
RCDc_limit = 2136 
RCDWRc_limit = 6296 
WTRc_limit = 20907 
RTWc_limit = 18387 
CCDLc_limit = 26517 
rwq = 0 
CCDLc_limit_alone = 21777 
WTRc_limit_alone = 17646 
RTWc_limit_alone = 16908 

Commands details: 
total_CMD = 247571 
n_nop = 150080 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 75076 
n_act = 2516 
n_pre = 2500 
n_ref = 0 
n_req = 39521 
total_req = 95828 

Dual Bus Interface Util: 
issued_total_row = 5016 
issued_total_col = 95828 
Row_Bus_Util =  0.020261 
CoL_Bus_Util = 0.387073 
Either_Row_CoL_Bus_Util = 0.393790 
Issued_on_Two_Bus_Simul_Util = 0.013544 
issued_two_Eff = 0.034393 
queue_avg = 9.788634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.78863
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 2): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=150000 n_act=2454 n_pre=2438 n_ref_event=0 n_req=39576 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=75296 bw_util=0.388
n_activity=135854 dram_eff=0.707
bk0: 1280a 222835i bk1: 1280a 220311i bk2: 1280a 217760i bk3: 1280a 219677i bk4: 1280a 222442i bk5: 1280a 219503i bk6: 1280a 223717i bk7: 1280a 222587i bk8: 1304a 223449i bk9: 1304a 220675i bk10: 1344a 223120i bk11: 1344a 223099i bk12: 1328a 221664i bk13: 1328a 220569i bk14: 1280a 215040i bk15: 1280a 212871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937993
Row_Buffer_Locality_read = 0.973786
Row_Buffer_Locality_write = 0.898534
Bank_Level_Parallism = 3.638724
Bank_Level_Parallism_Col = 3.365064
Bank_Level_Parallism_Ready = 1.753446
write_to_read_ratio_blp_rw_average = 0.656840
GrpLevelPara = 2.557498 

BW Util details:
bwutil = 0.387961 
total_CMD = 247571 
util_bw = 96048 
Wasted_Col = 30194 
Wasted_Row = 3307 
Idle = 118022 

BW Util Bottlenecks: 
RCDc_limit = 1995 
RCDWRc_limit = 5929 
WTRc_limit = 21331 
RTWc_limit = 18843 
CCDLc_limit = 26342 
rwq = 0 
CCDLc_limit_alone = 21155 
WTRc_limit_alone = 17588 
RTWc_limit_alone = 17399 

Commands details: 
total_CMD = 247571 
n_nop = 150000 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 75296 
n_act = 2454 
n_pre = 2438 
n_ref = 0 
n_req = 39576 
total_req = 96048 

Dual Bus Interface Util: 
issued_total_row = 4892 
issued_total_col = 96048 
Row_Bus_Util =  0.019760 
CoL_Bus_Util = 0.387961 
Either_Row_CoL_Bus_Util = 0.394113 
Issued_on_Two_Bus_Simul_Util = 0.013608 
issued_two_Eff = 0.034529 
queue_avg = 10.097446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.0974
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=149912 n_act=2539 n_pre=2523 n_ref_event=0 n_req=39571 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=75276 bw_util=0.3879
n_activity=137497 dram_eff=0.6984
bk0: 1280a 223017i bk1: 1280a 223719i bk2: 1280a 220960i bk3: 1280a 219691i bk4: 1280a 221887i bk5: 1280a 218493i bk6: 1280a 224807i bk7: 1280a 222165i bk8: 1304a 222555i bk9: 1304a 220845i bk10: 1344a 221614i bk11: 1344a 221881i bk12: 1328a 220942i bk13: 1328a 220552i bk14: 1280a 214819i bk15: 1280a 211427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935837
Row_Buffer_Locality_read = 0.972485
Row_Buffer_Locality_write = 0.895425
Bank_Level_Parallism = 3.591109
Bank_Level_Parallism_Col = 3.331531
Bank_Level_Parallism_Ready = 1.753124
write_to_read_ratio_blp_rw_average = 0.670503
GrpLevelPara = 2.557035 

BW Util details:
bwutil = 0.387881 
total_CMD = 247571 
util_bw = 96028 
Wasted_Col = 30964 
Wasted_Row = 4258 
Idle = 116321 

BW Util Bottlenecks: 
RCDc_limit = 2168 
RCDWRc_limit = 6458 
WTRc_limit = 20823 
RTWc_limit = 18980 
CCDLc_limit = 26538 
rwq = 0 
CCDLc_limit_alone = 21488 
WTRc_limit_alone = 17448 
RTWc_limit_alone = 17305 

Commands details: 
total_CMD = 247571 
n_nop = 149912 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 75276 
n_act = 2539 
n_pre = 2523 
n_ref = 0 
n_req = 39571 
total_req = 96028 

Dual Bus Interface Util: 
issued_total_row = 5062 
issued_total_col = 96028 
Row_Bus_Util =  0.020447 
CoL_Bus_Util = 0.387881 
Either_Row_CoL_Bus_Util = 0.394469 
Issued_on_Two_Bus_Simul_Util = 0.013859 
issued_two_Eff = 0.035132 
queue_avg = 9.995141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.99514
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 8): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=149272 n_act=2657 n_pre=2641 n_ref_event=0 n_req=39680 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=75712 bw_util=0.3896
n_activity=138833 dram_eff=0.6948
bk0: 1280a 222072i bk1: 1280a 221797i bk2: 1280a 220726i bk3: 1280a 219157i bk4: 1280a 220190i bk5: 1280a 219518i bk6: 1280a 223945i bk7: 1280a 221415i bk8: 1304a 222233i bk9: 1304a 220839i bk10: 1344a 222736i bk11: 1344a 222650i bk12: 1328a 222953i bk13: 1328a 217784i bk14: 1280a 216027i bk15: 1280a 209613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933039
Row_Buffer_Locality_read = 0.972629
Row_Buffer_Locality_write = 0.889634
Bank_Level_Parallism = 3.597170
Bank_Level_Parallism_Col = 3.326550
Bank_Level_Parallism_Ready = 1.753856
write_to_read_ratio_blp_rw_average = 0.665786
GrpLevelPara = 2.555439 

BW Util details:
bwutil = 0.389642 
total_CMD = 247571 
util_bw = 96464 
Wasted_Col = 31710 
Wasted_Row = 4475 
Idle = 114922 

BW Util Bottlenecks: 
RCDc_limit = 2251 
RCDWRc_limit = 7022 
WTRc_limit = 20276 
RTWc_limit = 20352 
CCDLc_limit = 26380 
rwq = 0 
CCDLc_limit_alone = 21295 
WTRc_limit_alone = 16932 
RTWc_limit_alone = 18611 

Commands details: 
total_CMD = 247571 
n_nop = 149272 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 75712 
n_act = 2657 
n_pre = 2641 
n_ref = 0 
n_req = 39680 
total_req = 96464 

Dual Bus Interface Util: 
issued_total_row = 5298 
issued_total_col = 96464 
Row_Bus_Util =  0.021400 
CoL_Bus_Util = 0.389642 
Either_Row_CoL_Bus_Util = 0.397054 
Issued_on_Two_Bus_Simul_Util = 0.013988 
issued_two_Eff = 0.035229 
queue_avg = 10.084594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.0846
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 6): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=149339 n_act=2610 n_pre=2594 n_ref_event=0 n_req=39674 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=75688 bw_util=0.3895
n_activity=138286 dram_eff=0.6974
bk0: 1280a 224079i bk1: 1280a 221039i bk2: 1280a 218589i bk3: 1280a 218981i bk4: 1280a 220089i bk5: 1280a 219237i bk6: 1280a 223693i bk7: 1280a 221160i bk8: 1304a 221461i bk9: 1304a 220509i bk10: 1344a 223410i bk11: 1344a 221792i bk12: 1328a 221788i bk13: 1328a 219171i bk14: 1280a 213575i bk15: 1280a 212917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934214
Row_Buffer_Locality_read = 0.972870
Row_Buffer_Locality_write = 0.891819
Bank_Level_Parallism = 3.625115
Bank_Level_Parallism_Col = 3.356260
Bank_Level_Parallism_Ready = 1.740035
write_to_read_ratio_blp_rw_average = 0.660419
GrpLevelPara = 2.556906 

BW Util details:
bwutil = 0.389545 
total_CMD = 247571 
util_bw = 96440 
Wasted_Col = 31373 
Wasted_Row = 4409 
Idle = 115349 

BW Util Bottlenecks: 
RCDc_limit = 2269 
RCDWRc_limit = 6699 
WTRc_limit = 21155 
RTWc_limit = 18057 
CCDLc_limit = 26637 
rwq = 0 
CCDLc_limit_alone = 21675 
WTRc_limit_alone = 17705 
RTWc_limit_alone = 16545 

Commands details: 
total_CMD = 247571 
n_nop = 149339 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 75688 
n_act = 2610 
n_pre = 2594 
n_ref = 0 
n_req = 39674 
total_req = 96440 

Dual Bus Interface Util: 
issued_total_row = 5204 
issued_total_col = 96440 
Row_Bus_Util =  0.021020 
CoL_Bus_Util = 0.389545 
Either_Row_CoL_Bus_Util = 0.396783 
Issued_on_Two_Bus_Simul_Util = 0.013782 
issued_two_Eff = 0.034734 
queue_avg = 10.177537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1775
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 8): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=149161 n_act=2547 n_pre=2531 n_ref_event=0 n_req=39750 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=75992 bw_util=0.3908
n_activity=137611 dram_eff=0.703
bk0: 1280a 222868i bk1: 1280a 220066i bk2: 1280a 218822i bk3: 1280a 219867i bk4: 1280a 221569i bk5: 1280a 219138i bk6: 1280a 222528i bk7: 1280a 219941i bk8: 1304a 222192i bk9: 1304a 220114i bk10: 1344a 222131i bk11: 1344a 221655i bk12: 1328a 220597i bk13: 1328a 219104i bk14: 1280a 213121i bk15: 1280a 211867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935925
Row_Buffer_Locality_read = 0.974653
Row_Buffer_Locality_write = 0.893620
Bank_Level_Parallism = 3.690428
Bank_Level_Parallism_Col = 3.416371
Bank_Level_Parallism_Ready = 1.755602
write_to_read_ratio_blp_rw_average = 0.659030
GrpLevelPara = 2.589735 

BW Util details:
bwutil = 0.390773 
total_CMD = 247571 
util_bw = 96744 
Wasted_Col = 30930 
Wasted_Row = 3830 
Idle = 116067 

BW Util Bottlenecks: 
RCDc_limit = 1995 
RCDWRc_limit = 6610 
WTRc_limit = 21581 
RTWc_limit = 19965 
CCDLc_limit = 26491 
rwq = 0 
CCDLc_limit_alone = 21223 
WTRc_limit_alone = 18078 
RTWc_limit_alone = 18200 

Commands details: 
total_CMD = 247571 
n_nop = 149161 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 75992 
n_act = 2547 
n_pre = 2531 
n_ref = 0 
n_req = 39750 
total_req = 96744 

Dual Bus Interface Util: 
issued_total_row = 5078 
issued_total_col = 96744 
Row_Bus_Util =  0.020511 
CoL_Bus_Util = 0.390773 
Either_Row_CoL_Bus_Util = 0.397502 
Issued_on_Two_Bus_Simul_Util = 0.013782 
issued_two_Eff = 0.034671 
queue_avg = 10.257344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2573
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 6): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=149200 n_act=2531 n_pre=2515 n_ref_event=0 n_req=39739 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=75948 bw_util=0.3906
n_activity=137667 dram_eff=0.7024
bk0: 1280a 222998i bk1: 1280a 221098i bk2: 1280a 218209i bk3: 1280a 219495i bk4: 1280a 221178i bk5: 1280a 219739i bk6: 1280a 222200i bk7: 1280a 221495i bk8: 1304a 221220i bk9: 1304a 220397i bk10: 1344a 221675i bk11: 1344a 221175i bk12: 1328a 220019i bk13: 1328a 218830i bk14: 1280a 213220i bk15: 1280a 211898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936309
Row_Buffer_Locality_read = 0.974942
Row_Buffer_Locality_write = 0.894085
Bank_Level_Parallism = 3.694746
Bank_Level_Parallism_Col = 3.429801
Bank_Level_Parallism_Ready = 1.743650
write_to_read_ratio_blp_rw_average = 0.656170
GrpLevelPara = 2.600264 

BW Util details:
bwutil = 0.390595 
total_CMD = 247571 
util_bw = 96700 
Wasted_Col = 30828 
Wasted_Row = 4018 
Idle = 116025 

BW Util Bottlenecks: 
RCDc_limit = 1901 
RCDWRc_limit = 6645 
WTRc_limit = 22077 
RTWc_limit = 19454 
CCDLc_limit = 26464 
rwq = 0 
CCDLc_limit_alone = 21092 
WTRc_limit_alone = 18488 
RTWc_limit_alone = 17671 

Commands details: 
total_CMD = 247571 
n_nop = 149200 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 75948 
n_act = 2531 
n_pre = 2515 
n_ref = 0 
n_req = 39739 
total_req = 96700 

Dual Bus Interface Util: 
issued_total_row = 5046 
issued_total_col = 96700 
Row_Bus_Util =  0.020382 
CoL_Bus_Util = 0.390595 
Either_Row_CoL_Bus_Util = 0.397345 
Issued_on_Two_Bus_Simul_Util = 0.013632 
issued_two_Eff = 0.034309 
queue_avg = 10.636573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.6366
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 8): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=149020 n_act=2645 n_pre=2629 n_ref_event=0 n_req=39757 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=76020 bw_util=0.3909
n_activity=138219 dram_eff=0.7001
bk0: 1280a 221779i bk1: 1280a 221481i bk2: 1280a 218434i bk3: 1280a 219631i bk4: 1280a 221780i bk5: 1280a 220665i bk6: 1280a 223137i bk7: 1280a 221329i bk8: 1304a 223204i bk9: 1304a 221020i bk10: 1344a 221356i bk11: 1344a 221649i bk12: 1328a 221006i bk13: 1328a 218470i bk14: 1280a 214807i bk15: 1280a 208962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933471
Row_Buffer_Locality_read = 0.973207
Row_Buffer_Locality_write = 0.890082
Bank_Level_Parallism = 3.653400
Bank_Level_Parallism_Col = 3.374330
Bank_Level_Parallism_Ready = 1.741526
write_to_read_ratio_blp_rw_average = 0.664015
GrpLevelPara = 2.566782 

BW Util details:
bwutil = 0.390886 
total_CMD = 247571 
util_bw = 96772 
Wasted_Col = 31096 
Wasted_Row = 4114 
Idle = 115589 

BW Util Bottlenecks: 
RCDc_limit = 2059 
RCDWRc_limit = 7114 
WTRc_limit = 20580 
RTWc_limit = 19114 
CCDLc_limit = 25935 
rwq = 0 
CCDLc_limit_alone = 21024 
WTRc_limit_alone = 17301 
RTWc_limit_alone = 17482 

Commands details: 
total_CMD = 247571 
n_nop = 149020 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 76020 
n_act = 2645 
n_pre = 2629 
n_ref = 0 
n_req = 39757 
total_req = 96772 

Dual Bus Interface Util: 
issued_total_row = 5274 
issued_total_col = 96772 
Row_Bus_Util =  0.021303 
CoL_Bus_Util = 0.390886 
Either_Row_CoL_Bus_Util = 0.398072 
Issued_on_Two_Bus_Simul_Util = 0.014117 
issued_two_Eff = 0.035464 
queue_avg = 10.005260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.0053
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 10): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=147969 n_act=2402 n_pre=2386 n_ref_event=0 n_req=40086 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=77336 bw_util=0.3962
n_activity=138575 dram_eff=0.7078
bk0: 1280a 221541i bk1: 1280a 219734i bk2: 1280a 218263i bk3: 1280a 217037i bk4: 1280a 218931i bk5: 1280a 217913i bk6: 1280a 221559i bk7: 1280a 219612i bk8: 1304a 222002i bk9: 1304a 220021i bk10: 1344a 221440i bk11: 1344a 220885i bk12: 1328a 220215i bk13: 1328a 218713i bk14: 1280a 212305i bk15: 1280a 212856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940079
Row_Buffer_Locality_read = 0.973063
Row_Buffer_Locality_write = 0.904676
Bank_Level_Parallism = 3.760814
Bank_Level_Parallism_Col = 3.526157
Bank_Level_Parallism_Ready = 1.838900
write_to_read_ratio_blp_rw_average = 0.657763
GrpLevelPara = 2.614050 

BW Util details:
bwutil = 0.396201 
total_CMD = 247571 
util_bw = 98088 
Wasted_Col = 30454 
Wasted_Row = 3928 
Idle = 115101 

BW Util Bottlenecks: 
RCDc_limit = 2013 
RCDWRc_limit = 5795 
WTRc_limit = 21997 
RTWc_limit = 19155 
CCDLc_limit = 26484 
rwq = 0 
CCDLc_limit_alone = 21238 
WTRc_limit_alone = 18387 
RTWc_limit_alone = 17519 

Commands details: 
total_CMD = 247571 
n_nop = 147969 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 77336 
n_act = 2402 
n_pre = 2386 
n_ref = 0 
n_req = 40086 
total_req = 98088 

Dual Bus Interface Util: 
issued_total_row = 4788 
issued_total_col = 98088 
Row_Bus_Util =  0.019340 
CoL_Bus_Util = 0.396201 
Either_Row_CoL_Bus_Util = 0.402317 
Issued_on_Two_Bus_Simul_Util = 0.013224 
issued_two_Eff = 0.032871 
queue_avg = 11.310723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3107
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 12): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=147094 n_act=2559 n_pre=2543 n_ref_event=0 n_req=40288 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=78144 bw_util=0.3995
n_activity=139824 dram_eff=0.7073
bk0: 1280a 220768i bk1: 1280a 219237i bk2: 1280a 219982i bk3: 1280a 216705i bk4: 1280a 220803i bk5: 1280a 217446i bk6: 1280a 222187i bk7: 1280a 219682i bk8: 1304a 222452i bk9: 1304a 218832i bk10: 1344a 221493i bk11: 1344a 220355i bk12: 1328a 219487i bk13: 1328a 218381i bk14: 1280a 212217i bk15: 1280a 210075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936482
Row_Buffer_Locality_read = 0.972870
Row_Buffer_Locality_write = 0.897830
Bank_Level_Parallism = 3.746493
Bank_Level_Parallism_Col = 3.485464
Bank_Level_Parallism_Ready = 1.786614
write_to_read_ratio_blp_rw_average = 0.658477
GrpLevelPara = 2.603967 

BW Util details:
bwutil = 0.399465 
total_CMD = 247571 
util_bw = 98896 
Wasted_Col = 30857 
Wasted_Row = 4058 
Idle = 113760 

BW Util Bottlenecks: 
RCDc_limit = 1987 
RCDWRc_limit = 6409 
WTRc_limit = 23271 
RTWc_limit = 19077 
CCDLc_limit = 26750 
rwq = 0 
CCDLc_limit_alone = 21276 
WTRc_limit_alone = 19240 
RTWc_limit_alone = 17634 

Commands details: 
total_CMD = 247571 
n_nop = 147094 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 78144 
n_act = 2559 
n_pre = 2543 
n_ref = 0 
n_req = 40288 
total_req = 98896 

Dual Bus Interface Util: 
issued_total_row = 5102 
issued_total_col = 98896 
Row_Bus_Util =  0.020608 
CoL_Bus_Util = 0.399465 
Either_Row_CoL_Bus_Util = 0.405851 
Issued_on_Two_Bus_Simul_Util = 0.014222 
issued_two_Eff = 0.035043 
queue_avg = 11.145611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1456
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 9): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=148767 n_act=2493 n_pre=2477 n_ref_event=0 n_req=39862 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=76440 bw_util=0.3926
n_activity=137315 dram_eff=0.7078
bk0: 1280a 221280i bk1: 1280a 220059i bk2: 1280a 218988i bk3: 1280a 218275i bk4: 1280a 221289i bk5: 1280a 218078i bk6: 1280a 223233i bk7: 1280a 220825i bk8: 1304a 222102i bk9: 1304a 219534i bk10: 1344a 221533i bk11: 1344a 218582i bk12: 1328a 218459i bk13: 1328a 218025i bk14: 1280a 213336i bk15: 1280a 210953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937459
Row_Buffer_Locality_read = 0.975039
Row_Buffer_Locality_write = 0.896651
Bank_Level_Parallism = 3.781416
Bank_Level_Parallism_Col = 3.524139
Bank_Level_Parallism_Ready = 1.797134
write_to_read_ratio_blp_rw_average = 0.656957
GrpLevelPara = 2.641814 

BW Util details:
bwutil = 0.392582 
total_CMD = 247571 
util_bw = 97192 
Wasted_Col = 30140 
Wasted_Row = 3954 
Idle = 116285 

BW Util Bottlenecks: 
RCDc_limit = 2004 
RCDWRc_limit = 6192 
WTRc_limit = 22805 
RTWc_limit = 19690 
CCDLc_limit = 26097 
rwq = 0 
CCDLc_limit_alone = 20551 
WTRc_limit_alone = 18912 
RTWc_limit_alone = 18037 

Commands details: 
total_CMD = 247571 
n_nop = 148767 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 76440 
n_act = 2493 
n_pre = 2477 
n_ref = 0 
n_req = 39862 
total_req = 97192 

Dual Bus Interface Util: 
issued_total_row = 4970 
issued_total_col = 97192 
Row_Bus_Util =  0.020075 
CoL_Bus_Util = 0.392582 
Either_Row_CoL_Bus_Util = 0.399094 
Issued_on_Two_Bus_Simul_Util = 0.013564 
issued_two_Eff = 0.033986 
queue_avg = 10.744421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.7444
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 12): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=150218 n_act=2600 n_pre=2584 n_ref_event=0 n_req=39467 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74860 bw_util=0.3862
n_activity=138850 dram_eff=0.6886
bk0: 1280a 222767i bk1: 1280a 222680i bk2: 1280a 221225i bk3: 1280a 220532i bk4: 1280a 222708i bk5: 1280a 221196i bk6: 1280a 224470i bk7: 1280a 222333i bk8: 1304a 224427i bk9: 1304a 222028i bk10: 1344a 223122i bk11: 1344a 222606i bk12: 1328a 223116i bk13: 1328a 219309i bk14: 1280a 214981i bk15: 1280a 211457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934122
Row_Buffer_Locality_read = 0.969593
Row_Buffer_Locality_write = 0.894790
Bank_Level_Parallism = 3.482728
Bank_Level_Parallism_Col = 3.211109
Bank_Level_Parallism_Ready = 1.705079
write_to_read_ratio_blp_rw_average = 0.654821
GrpLevelPara = 2.501264 

BW Util details:
bwutil = 0.386200 
total_CMD = 247571 
util_bw = 95612 
Wasted_Col = 32800 
Wasted_Row = 4141 
Idle = 115018 

BW Util Bottlenecks: 
RCDc_limit = 2628 
RCDWRc_limit = 6702 
WTRc_limit = 21588 
RTWc_limit = 18779 
CCDLc_limit = 28128 
rwq = 0 
CCDLc_limit_alone = 22664 
WTRc_limit_alone = 17710 
RTWc_limit_alone = 17193 

Commands details: 
total_CMD = 247571 
n_nop = 150218 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74860 
n_act = 2600 
n_pre = 2584 
n_ref = 0 
n_req = 39467 
total_req = 95612 

Dual Bus Interface Util: 
issued_total_row = 5184 
issued_total_col = 95612 
Row_Bus_Util =  0.020939 
CoL_Bus_Util = 0.386200 
Either_Row_CoL_Bus_Util = 0.393233 
Issued_on_Two_Bus_Simul_Util = 0.013907 
issued_two_Eff = 0.035366 
queue_avg = 9.999127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.99913
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 8): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=150511 n_act=2509 n_pre=2493 n_ref_event=0 n_req=39401 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74596 bw_util=0.3851
n_activity=137864 dram_eff=0.6916
bk0: 1280a 223077i bk1: 1280a 221409i bk2: 1280a 220409i bk3: 1280a 218080i bk4: 1280a 222469i bk5: 1280a 219782i bk6: 1280a 223781i bk7: 1280a 223161i bk8: 1304a 224585i bk9: 1304a 222180i bk10: 1344a 223645i bk11: 1344a 221496i bk12: 1328a 221367i bk13: 1328a 219497i bk14: 1280a 214089i bk15: 1280a 213444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936321
Row_Buffer_Locality_read = 0.970750
Row_Buffer_Locality_write = 0.898011
Bank_Level_Parallism = 3.554599
Bank_Level_Parallism_Col = 3.284378
Bank_Level_Parallism_Ready = 1.722815
write_to_read_ratio_blp_rw_average = 0.654153
GrpLevelPara = 2.525199 

BW Util details:
bwutil = 0.385134 
total_CMD = 247571 
util_bw = 95348 
Wasted_Col = 32681 
Wasted_Row = 3650 
Idle = 115892 

BW Util Bottlenecks: 
RCDc_limit = 2617 
RCDWRc_limit = 6240 
WTRc_limit = 21217 
RTWc_limit = 20683 
CCDLc_limit = 27815 
rwq = 0 
CCDLc_limit_alone = 22457 
WTRc_limit_alone = 17711 
RTWc_limit_alone = 18831 

Commands details: 
total_CMD = 247571 
n_nop = 150511 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74596 
n_act = 2509 
n_pre = 2493 
n_ref = 0 
n_req = 39401 
total_req = 95348 

Dual Bus Interface Util: 
issued_total_row = 5002 
issued_total_col = 95348 
Row_Bus_Util =  0.020204 
CoL_Bus_Util = 0.385134 
Either_Row_CoL_Bus_Util = 0.392049 
Issued_on_Two_Bus_Simul_Util = 0.013289 
issued_two_Eff = 0.033897 
queue_avg = 10.312626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.3126
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 10): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=149103 n_act=2547 n_pre=2531 n_ref_event=0 n_req=39753 n_rd=20749 n_rd_L2_A=0 n_write=0 n_wr_bk=76016 bw_util=0.3909
n_activity=139377 dram_eff=0.6943
bk0: 1280a 223261i bk1: 1280a 219738i bk2: 1280a 219207i bk3: 1280a 219204i bk4: 1280a 220274i bk5: 1280a 219998i bk6: 1280a 223888i bk7: 1280a 222416i bk8: 1304a 221904i bk9: 1304a 220926i bk10: 1344a 222490i bk11: 1344a 221263i bk12: 1328a 221172i bk13: 1325a 218819i bk14: 1280a 213773i bk15: 1280a 210882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935929
Row_Buffer_Locality_read = 0.972673
Row_Buffer_Locality_write = 0.895811
Bank_Level_Parallism = 3.615601
Bank_Level_Parallism_Col = 3.348792
Bank_Level_Parallism_Ready = 1.739338
write_to_read_ratio_blp_rw_average = 0.654694
GrpLevelPara = 2.560986 

BW Util details:
bwutil = 0.390858 
total_CMD = 247571 
util_bw = 96765 
Wasted_Col = 32653 
Wasted_Row = 3803 
Idle = 114350 

BW Util Bottlenecks: 
RCDc_limit = 2377 
RCDWRc_limit = 6419 
WTRc_limit = 22744 
RTWc_limit = 20113 
CCDLc_limit = 28084 
rwq = 0 
CCDLc_limit_alone = 22573 
WTRc_limit_alone = 18892 
RTWc_limit_alone = 18454 

Commands details: 
total_CMD = 247571 
n_nop = 149103 
Read = 20749 
Write = 0 
L2_Alloc = 0 
L2_WB = 76016 
n_act = 2547 
n_pre = 2531 
n_ref = 0 
n_req = 39753 
total_req = 96765 

Dual Bus Interface Util: 
issued_total_row = 5078 
issued_total_col = 96765 
Row_Bus_Util =  0.020511 
CoL_Bus_Util = 0.390858 
Either_Row_CoL_Bus_Util = 0.397736 
Issued_on_Two_Bus_Simul_Util = 0.013632 
issued_two_Eff = 0.034275 
queue_avg = 10.633883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.6339
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 6): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=148783 n_act=2472 n_pre=2456 n_ref_event=0 n_req=39857 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=76452 bw_util=0.3926
n_activity=137931 dram_eff=0.7047
bk0: 1280a 222099i bk1: 1280a 220324i bk2: 1280a 219451i bk3: 1280a 218653i bk4: 1280a 220702i bk5: 1280a 218611i bk6: 1280a 224206i bk7: 1280a 222249i bk8: 1304a 221620i bk9: 1304a 220547i bk10: 1344a 221400i bk11: 1344a 220934i bk12: 1328a 219633i bk13: 1320a 216603i bk14: 1280a 213984i bk15: 1280a 212143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937978
Row_Buffer_Locality_read = 0.974209
Row_Buffer_Locality_write = 0.898655
Bank_Level_Parallism = 3.692775
Bank_Level_Parallism_Col = 3.431954
Bank_Level_Parallism_Ready = 1.790084
write_to_read_ratio_blp_rw_average = 0.655968
GrpLevelPara = 2.614866 

BW Util details:
bwutil = 0.392598 
total_CMD = 247571 
util_bw = 97196 
Wasted_Col = 31132 
Wasted_Row = 3777 
Idle = 115466 

BW Util Bottlenecks: 
RCDc_limit = 2075 
RCDWRc_limit = 6017 
WTRc_limit = 21592 
RTWc_limit = 20371 
CCDLc_limit = 26134 
rwq = 0 
CCDLc_limit_alone = 21105 
WTRc_limit_alone = 18176 
RTWc_limit_alone = 18758 

Commands details: 
total_CMD = 247571 
n_nop = 148783 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 76452 
n_act = 2472 
n_pre = 2456 
n_ref = 0 
n_req = 39857 
total_req = 97196 

Dual Bus Interface Util: 
issued_total_row = 4928 
issued_total_col = 97196 
Row_Bus_Util =  0.019905 
CoL_Bus_Util = 0.392598 
Either_Row_CoL_Bus_Util = 0.399029 
Issued_on_Two_Bus_Simul_Util = 0.013475 
issued_two_Eff = 0.033769 
queue_avg = 11.014687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0147
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 6): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=149677 n_act=2541 n_pre=2525 n_ref_event=0 n_req=39628 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=75536 bw_util=0.3889
n_activity=137933 dram_eff=0.698
bk0: 1280a 222830i bk1: 1280a 221749i bk2: 1280a 221279i bk3: 1280a 220949i bk4: 1280a 221751i bk5: 1280a 219915i bk6: 1280a 222167i bk7: 1280a 220909i bk8: 1304a 223306i bk9: 1304a 220318i bk10: 1344a 221626i bk11: 1344a 220597i bk12: 1328a 221116i bk13: 1320a 216958i bk14: 1280a 213128i bk15: 1280a 212752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935879
Row_Buffer_Locality_read = 0.973583
Row_Buffer_Locality_write = 0.894461
Bank_Level_Parallism = 3.640971
Bank_Level_Parallism_Col = 3.370116
Bank_Level_Parallism_Ready = 1.733164
write_to_read_ratio_blp_rw_average = 0.661030
GrpLevelPara = 2.573775 

BW Util details:
bwutil = 0.388899 
total_CMD = 247571 
util_bw = 96280 
Wasted_Col = 31422 
Wasted_Row = 3970 
Idle = 115899 

BW Util Bottlenecks: 
RCDc_limit = 2136 
RCDWRc_limit = 6560 
WTRc_limit = 21830 
RTWc_limit = 19435 
CCDLc_limit = 27310 
rwq = 0 
CCDLc_limit_alone = 21809 
WTRc_limit_alone = 18055 
RTWc_limit_alone = 17709 

Commands details: 
total_CMD = 247571 
n_nop = 149677 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 75536 
n_act = 2541 
n_pre = 2525 
n_ref = 0 
n_req = 39628 
total_req = 96280 

Dual Bus Interface Util: 
issued_total_row = 5066 
issued_total_col = 96280 
Row_Bus_Util =  0.020463 
CoL_Bus_Util = 0.388899 
Either_Row_CoL_Bus_Util = 0.395418 
Issued_on_Two_Bus_Simul_Util = 0.013943 
issued_two_Eff = 0.035263 
queue_avg = 10.548800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5488
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 10): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=148025 n_act=2427 n_pre=2411 n_ref_event=0 n_req=40061 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=77268 bw_util=0.3959
n_activity=137999 dram_eff=0.7102
bk0: 1280a 220405i bk1: 1280a 219254i bk2: 1280a 220319i bk3: 1280a 219292i bk4: 1280a 219383i bk5: 1280a 217202i bk6: 1280a 222308i bk7: 1280a 220228i bk8: 1304a 221936i bk9: 1304a 220451i bk10: 1344a 220702i bk11: 1344a 220804i bk12: 1328a 221263i bk13: 1320a 215230i bk14: 1280a 212878i bk15: 1280a 211953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939417
Row_Buffer_Locality_read = 0.974740
Row_Buffer_Locality_write = 0.901486
Bank_Level_Parallism = 3.781560
Bank_Level_Parallism_Col = 3.526047
Bank_Level_Parallism_Ready = 1.848406
write_to_read_ratio_blp_rw_average = 0.658633
GrpLevelPara = 2.621896 

BW Util details:
bwutil = 0.395894 
total_CMD = 247571 
util_bw = 98012 
Wasted_Col = 29961 
Wasted_Row = 3610 
Idle = 115988 

BW Util Bottlenecks: 
RCDc_limit = 1814 
RCDWRc_limit = 5892 
WTRc_limit = 21034 
RTWc_limit = 19089 
CCDLc_limit = 26114 
rwq = 0 
CCDLc_limit_alone = 21109 
WTRc_limit_alone = 17647 
RTWc_limit_alone = 17471 

Commands details: 
total_CMD = 247571 
n_nop = 148025 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 77268 
n_act = 2427 
n_pre = 2411 
n_ref = 0 
n_req = 40061 
total_req = 98012 

Dual Bus Interface Util: 
issued_total_row = 4838 
issued_total_col = 98012 
Row_Bus_Util =  0.019542 
CoL_Bus_Util = 0.395894 
Either_Row_CoL_Bus_Util = 0.402091 
Issued_on_Two_Bus_Simul_Util = 0.013346 
issued_two_Eff = 0.033191 
queue_avg = 11.161982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.162
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 8): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=147708 n_act=2474 n_pre=2458 n_ref_event=0 n_req=40139 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=77580 bw_util=0.3972
n_activity=138834 dram_eff=0.7082
bk0: 1280a 220083i bk1: 1280a 218912i bk2: 1280a 219681i bk3: 1280a 219413i bk4: 1280a 219603i bk5: 1280a 218387i bk6: 1280a 222418i bk7: 1280a 221005i bk8: 1304a 222589i bk9: 1304a 218807i bk10: 1344a 220970i bk11: 1344a 219636i bk12: 1328a 221040i bk13: 1320a 215716i bk14: 1280a 211609i bk15: 1280a 209558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938364
Row_Buffer_Locality_read = 0.974113
Row_Buffer_Locality_write = 0.900129
Bank_Level_Parallism = 3.781225
Bank_Level_Parallism_Col = 3.533481
Bank_Level_Parallism_Ready = 1.827865
write_to_read_ratio_blp_rw_average = 0.660770
GrpLevelPara = 2.611035 

BW Util details:
bwutil = 0.397155 
total_CMD = 247571 
util_bw = 98324 
Wasted_Col = 30350 
Wasted_Row = 4047 
Idle = 114850 

BW Util Bottlenecks: 
RCDc_limit = 2006 
RCDWRc_limit = 6062 
WTRc_limit = 21678 
RTWc_limit = 19916 
CCDLc_limit = 26371 
rwq = 0 
CCDLc_limit_alone = 21201 
WTRc_limit_alone = 18180 
RTWc_limit_alone = 18244 

Commands details: 
total_CMD = 247571 
n_nop = 147708 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 77580 
n_act = 2474 
n_pre = 2458 
n_ref = 0 
n_req = 40139 
total_req = 98324 

Dual Bus Interface Util: 
issued_total_row = 4932 
issued_total_col = 98324 
Row_Bus_Util =  0.019922 
CoL_Bus_Util = 0.397155 
Either_Row_CoL_Bus_Util = 0.403371 
Issued_on_Two_Bus_Simul_Util = 0.013705 
issued_two_Eff = 0.033977 
queue_avg = 11.417428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4174
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 10): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=148493 n_act=2428 n_pre=2412 n_ref_event=0 n_req=39945 n_rd=20741 n_rd_L2_A=0 n_write=0 n_wr_bk=76816 bw_util=0.3941
n_activity=137513 dram_eff=0.7094
bk0: 1280a 222061i bk1: 1280a 219244i bk2: 1280a 220288i bk3: 1280a 220157i bk4: 1280a 221842i bk5: 1280a 219467i bk6: 1280a 223641i bk7: 1280a 221188i bk8: 1304a 222888i bk9: 1304a 221304i bk10: 1341a 221490i bk11: 1344a 220600i bk12: 1328a 221074i bk13: 1320a 216541i bk14: 1280a 211310i bk15: 1280a 213536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939216
Row_Buffer_Locality_read = 0.974254
Row_Buffer_Locality_write = 0.901375
Bank_Level_Parallism = 3.687760
Bank_Level_Parallism_Col = 3.437492
Bank_Level_Parallism_Ready = 1.820823
write_to_read_ratio_blp_rw_average = 0.667020
GrpLevelPara = 2.609987 

BW Util details:
bwutil = 0.394057 
total_CMD = 247571 
util_bw = 97557 
Wasted_Col = 29843 
Wasted_Row = 3967 
Idle = 116204 

BW Util Bottlenecks: 
RCDc_limit = 1867 
RCDWRc_limit = 5983 
WTRc_limit = 20891 
RTWc_limit = 18107 
CCDLc_limit = 26052 
rwq = 0 
CCDLc_limit_alone = 20878 
WTRc_limit_alone = 17188 
RTWc_limit_alone = 16636 

Commands details: 
total_CMD = 247571 
n_nop = 148493 
Read = 20741 
Write = 0 
L2_Alloc = 0 
L2_WB = 76816 
n_act = 2428 
n_pre = 2412 
n_ref = 0 
n_req = 39945 
total_req = 97557 

Dual Bus Interface Util: 
issued_total_row = 4840 
issued_total_col = 97557 
Row_Bus_Util =  0.019550 
CoL_Bus_Util = 0.394057 
Either_Row_CoL_Bus_Util = 0.400200 
Issued_on_Two_Bus_Simul_Util = 0.013406 
issued_two_Eff = 0.033499 
queue_avg = 10.823473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8235
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 2): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=148889 n_act=2480 n_pre=2464 n_ref_event=0 n_req=39833 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=76356 bw_util=0.3922
n_activity=137984 dram_eff=0.7037
bk0: 1280a 221915i bk1: 1280a 220695i bk2: 1280a 220847i bk3: 1280a 219622i bk4: 1280a 219630i bk5: 1280a 218851i bk6: 1280a 222109i bk7: 1280a 221442i bk8: 1304a 222460i bk9: 1304a 220445i bk10: 1344a 220101i bk11: 1344a 221219i bk12: 1328a 220178i bk13: 1320a 217671i bk14: 1280a 212824i bk15: 1280a 211917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937740
Row_Buffer_Locality_read = 0.972763
Row_Buffer_Locality_write = 0.899680
Bank_Level_Parallism = 3.705966
Bank_Level_Parallism_Col = 3.451311
Bank_Level_Parallism_Ready = 1.791473
write_to_read_ratio_blp_rw_average = 0.659293
GrpLevelPara = 2.579510 

BW Util details:
bwutil = 0.392211 
total_CMD = 247571 
util_bw = 97100 
Wasted_Col = 30932 
Wasted_Row = 3929 
Idle = 115610 

BW Util Bottlenecks: 
RCDc_limit = 2188 
RCDWRc_limit = 5771 
WTRc_limit = 21043 
RTWc_limit = 19838 
CCDLc_limit = 26644 
rwq = 0 
CCDLc_limit_alone = 21701 
WTRc_limit_alone = 17682 
RTWc_limit_alone = 18256 

Commands details: 
total_CMD = 247571 
n_nop = 148889 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 76356 
n_act = 2480 
n_pre = 2464 
n_ref = 0 
n_req = 39833 
total_req = 97100 

Dual Bus Interface Util: 
issued_total_row = 4944 
issued_total_col = 97100 
Row_Bus_Util =  0.019970 
CoL_Bus_Util = 0.392211 
Either_Row_CoL_Bus_Util = 0.398601 
Issued_on_Two_Bus_Simul_Util = 0.013580 
issued_two_Eff = 0.034069 
queue_avg = 10.643743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.6437
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 4): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=148959 n_act=2440 n_pre=2424 n_ref_event=0 n_req=39837 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=76372 bw_util=0.3923
n_activity=137580 dram_eff=0.7059
bk0: 1280a 220477i bk1: 1280a 221070i bk2: 1280a 221606i bk3: 1280a 220560i bk4: 1280a 220909i bk5: 1280a 219916i bk6: 1280a 223255i bk7: 1280a 222216i bk8: 1304a 224285i bk9: 1304a 221458i bk10: 1344a 221218i bk11: 1344a 219928i bk12: 1328a 221441i bk13: 1320a 218123i bk14: 1280a 213109i bk15: 1280a 211528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938750
Row_Buffer_Locality_read = 0.972763
Row_Buffer_Locality_write = 0.901796
Bank_Level_Parallism = 3.649371
Bank_Level_Parallism_Col = 3.386813
Bank_Level_Parallism_Ready = 1.802690
write_to_read_ratio_blp_rw_average = 0.661755
GrpLevelPara = 2.576427 

BW Util details:
bwutil = 0.392275 
total_CMD = 247571 
util_bw = 97116 
Wasted_Col = 30893 
Wasted_Row = 3486 
Idle = 116076 

BW Util Bottlenecks: 
RCDc_limit = 2145 
RCDWRc_limit = 5737 
WTRc_limit = 21290 
RTWc_limit = 19864 
CCDLc_limit = 27242 
rwq = 0 
CCDLc_limit_alone = 21772 
WTRc_limit_alone = 17713 
RTWc_limit_alone = 17971 

Commands details: 
total_CMD = 247571 
n_nop = 148959 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 76372 
n_act = 2440 
n_pre = 2424 
n_ref = 0 
n_req = 39837 
total_req = 97116 

Dual Bus Interface Util: 
issued_total_row = 4864 
issued_total_col = 97116 
Row_Bus_Util =  0.019647 
CoL_Bus_Util = 0.392275 
Either_Row_CoL_Bus_Util = 0.398318 
Issued_on_Two_Bus_Simul_Util = 0.013604 
issued_two_Eff = 0.034154 
queue_avg = 10.251443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2514
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 3): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=148280 n_act=2446 n_pre=2430 n_ref_event=0 n_req=40006 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=77048 bw_util=0.395
n_activity=137153 dram_eff=0.713
bk0: 1280a 222243i bk1: 1280a 219714i bk2: 1280a 219878i bk3: 1280a 219416i bk4: 1280a 220034i bk5: 1280a 218910i bk6: 1280a 222452i bk7: 1280a 220898i bk8: 1304a 223135i bk9: 1304a 221002i bk10: 1344a 220922i bk11: 1344a 218389i bk12: 1328a 220669i bk13: 1320a 218088i bk14: 1280a 212670i bk15: 1280a 209752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938859
Row_Buffer_Locality_read = 0.974017
Row_Buffer_Locality_write = 0.900997
Bank_Level_Parallism = 3.760718
Bank_Level_Parallism_Col = 3.512103
Bank_Level_Parallism_Ready = 1.834956
write_to_read_ratio_blp_rw_average = 0.658641
GrpLevelPara = 2.614766 

BW Util details:
bwutil = 0.395006 
total_CMD = 247571 
util_bw = 97792 
Wasted_Col = 29368 
Wasted_Row = 3924 
Idle = 116487 

BW Util Bottlenecks: 
RCDc_limit = 2021 
RCDWRc_limit = 5696 
WTRc_limit = 21089 
RTWc_limit = 18159 
CCDLc_limit = 25275 
rwq = 0 
CCDLc_limit_alone = 20526 
WTRc_limit_alone = 17828 
RTWc_limit_alone = 16671 

Commands details: 
total_CMD = 247571 
n_nop = 148280 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 77048 
n_act = 2446 
n_pre = 2430 
n_ref = 0 
n_req = 40006 
total_req = 97792 

Dual Bus Interface Util: 
issued_total_row = 4876 
issued_total_col = 97792 
Row_Bus_Util =  0.019695 
CoL_Bus_Util = 0.395006 
Either_Row_CoL_Bus_Util = 0.401061 
Issued_on_Two_Bus_Simul_Util = 0.013641 
issued_two_Eff = 0.034011 
queue_avg = 10.722876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.7229
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 7): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247571 n_nop=148006 n_act=2471 n_pre=2455 n_ref_event=0 n_req=40056 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=77248 bw_util=0.3958
n_activity=138828 dram_eff=0.7059
bk0: 1280a 221820i bk1: 1280a 220521i bk2: 1280a 220022i bk3: 1280a 217485i bk4: 1280a 220752i bk5: 1280a 218347i bk6: 1280a 221398i bk7: 1280a 220021i bk8: 1304a 222464i bk9: 1304a 219428i bk10: 1344a 220654i bk11: 1344a 219848i bk12: 1328a 220750i bk13: 1320a 216748i bk14: 1280a 210433i bk15: 1280a 211953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938311
Row_Buffer_Locality_read = 0.974113
Row_Buffer_Locality_write = 0.899855
Bank_Level_Parallism = 3.753646
Bank_Level_Parallism_Col = 3.501105
Bank_Level_Parallism_Ready = 1.813505
write_to_read_ratio_blp_rw_average = 0.659252
GrpLevelPara = 2.610317 

BW Util details:
bwutil = 0.395814 
total_CMD = 247571 
util_bw = 97992 
Wasted_Col = 30798 
Wasted_Row = 4027 
Idle = 114754 

BW Util Bottlenecks: 
RCDc_limit = 1920 
RCDWRc_limit = 5985 
WTRc_limit = 22908 
RTWc_limit = 20064 
CCDLc_limit = 26833 
rwq = 0 
CCDLc_limit_alone = 21530 
WTRc_limit_alone = 19292 
RTWc_limit_alone = 18377 

Commands details: 
total_CMD = 247571 
n_nop = 148006 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 77248 
n_act = 2471 
n_pre = 2455 
n_ref = 0 
n_req = 40056 
total_req = 97992 

Dual Bus Interface Util: 
issued_total_row = 4926 
issued_total_col = 97992 
Row_Bus_Util =  0.019897 
CoL_Bus_Util = 0.395814 
Either_Row_CoL_Bus_Util = 0.402167 
Issued_on_Two_Bus_Simul_Util = 0.013544 
issued_two_Eff = 0.033676 
queue_avg = 10.941944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9419

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52480, Miss = 13385, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 52520, Miss = 13618, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 52520, Miss = 13363, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 52520, Miss = 13227, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 52520, Miss = 13266, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 52520, Miss = 13397, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 52520, Miss = 13542, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 52520, Miss = 13514, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 52520, Miss = 13462, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 52520, Miss = 13442, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 52520, Miss = 13504, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 52520, Miss = 13521, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 52520, Miss = 13365, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 52520, Miss = 13511, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 52520, Miss = 13449, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 52520, Miss = 13509, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 52520, Miss = 13492, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 52520, Miss = 13493, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 20
L2_cache_bank[18]: Access = 52520, Miss = 13194, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 52520, Miss = 13170, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 52520, Miss = 13380, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 52520, Miss = 13326, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 52520, Miss = 13440, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 52520, Miss = 13419, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 52520, Miss = 13462, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 54
L2_cache_bank[25]: Access = 52520, Miss = 13260, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 52520, Miss = 13567, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 52520, Miss = 13319, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 52520, Miss = 13627, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 52520, Miss = 13454, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 52520, Miss = 13465, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 52520, Miss = 13449, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 52520, Miss = 13395, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 12
L2_cache_bank[33]: Access = 52520, Miss = 13427, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 52520, Miss = 13477, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 52520, Miss = 13351, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 52520, Miss = 13570, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 52520, Miss = 13385, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 286
L2_cache_bank[38]: Access = 52520, Miss = 13666, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 52520, Miss = 13502, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 52520, Miss = 13643, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 52520, Miss = 13687, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 60
L2_cache_bank[42]: Access = 52520, Miss = 13591, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 52520, Miss = 13811, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 52520, Miss = 13632, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 52505, Miss = 13736, Miss_rate = 0.262, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 52520, Miss = 13598, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 52544, Miss = 13623, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 307
L2_cache_bank[48]: Access = 52520, Miss = 13711, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 52544, Miss = 13544, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52520, Miss = 13309, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[51]: Access = 52544, Miss = 13258, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 356
L2_cache_bank[52]: Access = 52520, Miss = 13244, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[53]: Access = 52544, Miss = 13323, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 376
L2_cache_bank[54]: Access = 52505, Miss = 13481, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 52544, Miss = 13491, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 52520, Miss = 13429, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 52544, Miss = 13138, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 52520, Miss = 13561, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 80
L2_cache_bank[59]: Access = 52544, Miss = 13027, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 4
L2_cache_bank[60]: Access = 52520, Miss = 13523, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 52544, Miss = 13171, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 52520, Miss = 13626, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 52512, Miss = 13259, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3361394
L2_total_cache_misses = 860781
L2_total_cache_miss_rate = 0.2561
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 1569
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 165996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 497982
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2500613
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25918
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 170885
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2697416
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1569
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=3527410
icnt_total_pkts_simt_to_mem=3527410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3527410
Req_Network_cycles = 329706
Req_Network_injected_packets_per_cycle =      10.6987 
Req_Network_conflicts_per_cycle =       8.7905
Req_Network_conflicts_per_cycle_util =      10.9471
Req_Bank_Level_Parallism =      13.3233
Req_Network_in_buffer_full_per_cycle =       4.4540
Req_Network_in_buffer_avg_util =      53.0379
Req_Network_out_buffer_full_per_cycle =       0.1704
Req_Network_out_buffer_avg_util =      15.6243

Reply_Network_injected_packets_num = 3527410
Reply_Network_cycles = 329706
Reply_Network_injected_packets_per_cycle =       10.6987
Reply_Network_conflicts_per_cycle =       22.5053
Reply_Network_conflicts_per_cycle_util =      28.1589
Reply_Bank_Level_Parallism =      13.3862
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      11.2242
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1337
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 6 sec (3546 sec)
gpgpu_simulation_rate = 273185 (inst/sec)
gpgpu_simulation_rate = 92 (cycle/sec)
gpgpu_silicon_slowdown = 12304347x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff08fb013c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff08fb0138..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff08fb0130..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff08fb0128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff08fb0120..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff08fb0118..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff08fb01d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x408ab1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z19splitRearrange_nvm1iiPjS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xcb08 (mri-gridding.4.sm_70.ptx:5141) @%p1 bra BB15_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb58 (mri-gridding.4.sm_70.ptx:5154) mov.u32 %r101, -1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xcb80 (mri-gridding.4.sm_70.ptx:5159) @%p2 bra BB15_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcbc0 (mri-gridding.4.sm_70.ptx:5170) add.s32 %r60, %r39, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xccd0 (mri-gridding.4.sm_70.ptx:5204) @%p3 bra BB15_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd20 (mri-gridding.4.sm_70.ptx:5219) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xccf8 (mri-gridding.4.sm_70.ptx:5211) @%p4 bra BB15_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd20 (mri-gridding.4.sm_70.ptx:5219) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcd18 (mri-gridding.4.sm_70.ptx:5216) @%p5 bra BB15_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd20 (mri-gridding.4.sm_70.ptx:5219) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xcd78 (mri-gridding.4.sm_70.ptx:5230) @%p2 bra BB15_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xce90 (mri-gridding.4.sm_70.ptx:5272) membar.gl;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xce70 (mri-gridding.4.sm_70.ptx:5262) @%p10 bra BB15_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xce90 (mri-gridding.4.sm_70.ptx:5272) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19splitRearrange_nvm1iiPjS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19splitRearrange_nvm1iiPjS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z19splitRearrange_nvm1iiPjS_S_S_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z19splitRearrange_nvm1iiPjS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z19splitRearrange_nvm1iiPjS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 656273
gpu_sim_insn = 2777653076
gpu_ipc =    4232.4658
gpu_tot_sim_cycle = 985979
gpu_tot_sim_insn = 3746369678
gpu_tot_ipc =    3799.6445
gpu_tot_issued_cta = 5188
gpu_occupancy = 92.9878% 
gpu_tot_occupancy = 81.7882% 
max_total_param_size = 0
gpu_stall_dramfull = 1968033
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.4898
partiton_level_parallism_total  =       7.2316
partiton_level_parallism_util =       6.1093
partiton_level_parallism_util_total  =       8.3460
L2_BW  =     198.8624 GB/Sec
L2_BW_total  =     261.9579 GB/Sec
gpu_total_sim_rate=305078
############## bottleneck_stats #############
cycles: core 656273, icnt 656273, l2 656273, dram 492784
gpu_ipc	4232.466
gpu_tot_issued_cta = 5188, average cycles = 126
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 669166 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 75961 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.519	80
L1D data util	0.262	80	0.268	58
L1D tag util	0.071	80	0.078	40
L2 data util	0.071	64	0.089	21
L2 tag util	0.095	64	0.175	19
n_l2_access	 3980649
icnt s2m util	0.000	0	0.000	19	flits per packet: -nan
icnt m2s util	0.000	0	0.000	19	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.062	32	0.100	10

latency_l2_hit:	147346833, num_l2_reqs:	289196
L2 hit latency:	509
latency_dram:	2007604494, num_dram_reqs:	3147594
DRAM latency:	637

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.339
thread slot	1.000
TB slot    	0.250
L1I tag util	1.152	80	1.173	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.235	80	0.240	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.003	80	0.003	0

smem port	0.832	80

n_reg_bank	16
reg port	0.237	16	0.617	12
L1D tag util	0.071	80	0.078	40
L1D fill util	0.013	80	0.014	0
n_l1d_mshr	4096
L1D mshr util	0.004	80
n_l1d_missq	16
L1D missq util	0.012	80
L1D hit rate	0.000
L1D miss rate	0.920
L1D rsfail rate	0.080
L2 tag util	0.095	64	0.175	19
L2 fill util	0.016	64	0.016	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.034	64	0.044	18
L2 missq util	0.001	64	0.001	19
L2 hit rate	0.073
L2 miss rate	0.791
L2 rsfail rate	0.137

dram activity	0.118	32	0.195	10

load trans eff	0.243
load trans sz	32.000
load_useful_bytes 5477840, load_transaction_bytes 22575424, icnt_m2s_bytes 0
n_gmem_load_insns 44094, n_gmem_load_accesses 705482
n_smem_access_insn 11975056, n_smem_accesses 43657936

tmp_counter/12	0.222

run 0.069, fetch 0.001, sync 0.453, control 0.007, data 0.468, struct 0.001
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 85168, Miss = 84912, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 16955
	L1D_cache_core[1]: Access = 85264, Miss = 85008, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22603
	L1D_cache_core[2]: Access = 86592, Miss = 86080, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 15521
	L1D_cache_core[3]: Access = 84000, Miss = 83616, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 21931
	L1D_cache_core[4]: Access = 85280, Miss = 85024, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 17688
	L1D_cache_core[5]: Access = 85232, Miss = 84848, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 18507
	L1D_cache_core[6]: Access = 85136, Miss = 84749, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 19986
	L1D_cache_core[7]: Access = 83760, Miss = 83504, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 23400
	L1D_cache_core[8]: Access = 86400, Miss = 86144, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 14269
	L1D_cache_core[9]: Access = 83920, Miss = 83664, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 24841
	L1D_cache_core[10]: Access = 85312, Miss = 84816, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 17100
	L1D_cache_core[11]: Access = 85168, Miss = 84704, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 22156
	L1D_cache_core[12]: Access = 85152, Miss = 84800, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 22513
	L1D_cache_core[13]: Access = 83952, Miss = 83696, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 18323
	L1D_cache_core[14]: Access = 85056, Miss = 84800, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21063
	L1D_cache_core[15]: Access = 85344, Miss = 84848, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 21766
	L1D_cache_core[16]: Access = 85120, Miss = 84864, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 18200
	L1D_cache_core[17]: Access = 85104, Miss = 84848, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 20323
	L1D_cache_core[18]: Access = 86480, Miss = 86224, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 13575
	L1D_cache_core[19]: Access = 83856, Miss = 83472, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 26977
	L1D_cache_core[20]: Access = 86624, Miss = 86368, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 15723
	L1D_cache_core[21]: Access = 85472, Miss = 85216, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 19022
	L1D_cache_core[22]: Access = 86512, Miss = 86210, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 17295
	L1D_cache_core[23]: Access = 83840, Miss = 83584, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 23689
	L1D_cache_core[24]: Access = 83792, Miss = 83536, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22044
	L1D_cache_core[25]: Access = 83984, Miss = 83600, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 24055
	L1D_cache_core[26]: Access = 83936, Miss = 83680, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 20469
	L1D_cache_core[27]: Access = 85248, Miss = 84992, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21689
	L1D_cache_core[28]: Access = 85056, Miss = 84800, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 20714
	L1D_cache_core[29]: Access = 83856, Miss = 83600, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 25819
	L1D_cache_core[30]: Access = 85232, Miss = 84976, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 19100
	L1D_cache_core[31]: Access = 83824, Miss = 83440, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 25901
	L1D_cache_core[32]: Access = 84976, Miss = 84720, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 17033
	L1D_cache_core[33]: Access = 85024, Miss = 84768, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 19407
	L1D_cache_core[34]: Access = 85184, Miss = 84928, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 18577
	L1D_cache_core[35]: Access = 83936, Miss = 83552, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 24788
	L1D_cache_core[36]: Access = 85248, Miss = 84864, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 23284
	L1D_cache_core[37]: Access = 84048, Miss = 83664, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 26556
	L1D_cache_core[38]: Access = 86480, Miss = 86224, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 16481
	L1D_cache_core[39]: Access = 83984, Miss = 83728, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 18817
	L1D_cache_core[40]: Access = 83920, Miss = 83664, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 25241
	L1D_cache_core[41]: Access = 84048, Miss = 83792, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 19857
	L1D_cache_core[42]: Access = 85152, Miss = 84896, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 20990
	L1D_cache_core[43]: Access = 85120, Miss = 84864, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21332
	L1D_cache_core[44]: Access = 86512, Miss = 86128, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 18789
	L1D_cache_core[45]: Access = 85184, Miss = 84928, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 19493
	L1D_cache_core[46]: Access = 85056, Miss = 84800, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 18533
	L1D_cache_core[47]: Access = 83872, Miss = 83488, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 23247
	L1D_cache_core[48]: Access = 85360, Miss = 84976, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 21044
	L1D_cache_core[49]: Access = 83808, Miss = 83552, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 25431
	L1D_cache_core[50]: Access = 85120, Miss = 84864, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22154
	L1D_cache_core[51]: Access = 86432, Miss = 86176, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 19152
	L1D_cache_core[52]: Access = 85152, Miss = 84896, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 18195
	L1D_cache_core[53]: Access = 83920, Miss = 83536, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 21852
	L1D_cache_core[54]: Access = 84832, Miss = 84448, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 19591
	L1D_cache_core[55]: Access = 85200, Miss = 84944, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 20550
	L1D_cache_core[56]: Access = 85184, Miss = 84800, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 20258
	L1D_cache_core[57]: Access = 83936, Miss = 83424, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 22107
	L1D_cache_core[58]: Access = 86752, Miss = 86494, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 17562
	L1D_cache_core[59]: Access = 85184, Miss = 84928, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21665
	L1D_cache_core[60]: Access = 84834, Miss = 84322, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 21646
	L1D_cache_core[61]: Access = 84064, Miss = 83635, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 26467
	L1D_cache_core[62]: Access = 85136, Miss = 84880, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 20406
	L1D_cache_core[63]: Access = 83920, Miss = 83664, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22071
	L1D_cache_core[64]: Access = 85008, Miss = 84752, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 19078
	L1D_cache_core[65]: Access = 83824, Miss = 83568, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 25592
	L1D_cache_core[66]: Access = 86336, Miss = 86080, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 17742
	L1D_cache_core[67]: Access = 86576, Miss = 86320, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 18035
	L1D_cache_core[68]: Access = 85120, Miss = 84736, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 19099
	L1D_cache_core[69]: Access = 83760, Miss = 83504, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 23673
	L1D_cache_core[70]: Access = 85008, Miss = 84752, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 23017
	L1D_cache_core[71]: Access = 86368, Miss = 86112, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21090
	L1D_cache_core[72]: Access = 84854, Miss = 84470, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 19703
	L1D_cache_core[73]: Access = 85152, Miss = 84704, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 21832
	L1D_cache_core[74]: Access = 86512, Miss = 86256, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 15638
	L1D_cache_core[75]: Access = 85168, Miss = 84749, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 21630
	L1D_cache_core[76]: Access = 83808, Miss = 83424, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 24977
	L1D_cache_core[77]: Access = 85248, Miss = 84992, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22951
	L1D_cache_core[78]: Access = 84976, Miss = 84720, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22597
	L1D_cache_core[79]: Access = 85216, Miss = 84704, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 20881
	L1D_total_cache_accesses = 6798184
	L1D_total_cache_misses = 6773013
	L1D_total_cache_miss_rate = 0.9963
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1663328
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1369460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1246042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5403553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 417286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5428724

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1246042
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 417286
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
25894, 23621, 28093, 33853, 38325, 44085, 49845, 55605, 24659, 21246, 24566, 29174, 32494, 37102, 41710, 46318, 21842, 19568, 23072, 27680, 31184, 35792, 40400, 45008, 21842, 19568, 23072, 27680, 31184, 35792, 40400, 45008, 21842, 19568, 23072, 27680, 31184, 35792, 40400, 45008, 4940, 9500, 14108, 18716, 23324, 27932, 32540, 37148, 4940, 9500, 14108, 18716, 23324, 27932, 32540, 37148, 4940, 9500, 14108, 18716, 23324, 27932, 32540, 37148, 
gpgpu_n_tot_thrd_icount = 4546343360
gpgpu_n_tot_w_icount = 142073230
gpgpu_n_stall_shd_mem = 54892973
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1369460
gpgpu_n_mem_write_global = 5760756
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2697416
gpgpu_n_store_insn = 10670340
gpgpu_n_shmem_insn = 456226378
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7968768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 46541312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7956363
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326844
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:79440210	W0_Idle:12644814	W0_Scoreboard:73578970	W1:1302188	W2:1224368	W3:747072	W4:1224368	W5:747072	W6:747072	W7:747072	W8:1224368	W9:747072	W10:752084	W11:747072	W12:747072	W13:747072	W14:747072	W15:747072	W16:1268466	W17:747072	W18:747072	W19:747072	W20:747072	W21:747072	W22:747072	W23:747072	W24:747072	W25:747072	W26:747072	W27:747072	W28:747072	W29:747072	W30:747072	W31:747072	W32:116400588
single_issue_nums: WS0:29034642	WS1:32024732	WS2:37518640	WS3:43495216	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10955680 {8:1369460,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 219805216 {8:332032,40:5428724,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54778400 {40:1369460,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 46086048 {8:5760756,}
maxmflatency = 10397 
max_icnt2mem_latency = 9663 
maxmrqlatency = 3135 
max_icnt2sh_latency = 960 
averagemflatency = 781 
avg_icnt2mem_latency = 429 
avg_mrq_latency = 66 
avg_icnt2sh_latency = 37 
mrq_lat_table:250053 	184190 	149764 	243052 	243466 	392371 	268205 	165101 	87223 	28556 	1982 	214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2216410 	2275622 	1433040 	539060 	504676 	128502 	32906 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	72043 	15737 	12987 	2338046 	1228225 	889335 	820603 	585733 	325012 	348002 	385775 	81360 	27358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3266984 	614407 	577387 	641612 	721095 	689949 	452572 	147138 	19072 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	606 	677 	338 	55 	109 	14 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       291        64        64       172        64        64        64        64        66        64        64        64        68        64        64        67 
dram[1]:       306        64        64       154        64        64        64        64        64        64        64        64        79        64        64        66 
dram[2]:       279        64        64       100        64        64        64        64        64        64        64        64        96        64        64        64 
dram[3]:       225        64        64       161        64        64        64        64        64        64        64        64        78        64        64        68 
dram[4]:       222        64        64       261        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:       177        64        64       276        64        64        64        64        65        64        64        64        90        64        64        64 
dram[6]:       134        64        64       150        64        64        64        64        64        64        64        64        94        64        64        67 
dram[7]:        86        64        64       284        64        64        64        64        64        64        64        64        95        64        64        65 
dram[8]:       267        64        64       262        64        64        64        64        64        64        64        64        64        64        64        71 
dram[9]:       279        64        64       368        64        64        64        64        64        64        64        64        64        91        67        64 
dram[10]:       302        64        64       369        64        64        64        64        64        64        64        64        64        99        64        69 
dram[11]:       276        64        64       179        64        64        64        64        64        64        64        64        64        93        64        72 
dram[12]:       314        64        64        64        64        64        64        64        64        64        64        64        64        67        64        65 
dram[13]:       289        64        64        64        64        67        64        64        64        64        64        66        64        74        64        64 
dram[14]:       355        64        64        64        64        64        64        64        64        64        64        64        64        97        69        64 
dram[15]:       332        64        64        64        64        64        64        64        64        64        64        64        64        94        66        64 
dram[16]:       158        64        64        64        64        64        64        64        64        64        64        64        64        70        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        74        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        70        64        64        64        89        64        64        64        64        80        64 
dram[19]:        64        64        64        64        64        66        64        64        64        64        64        64        67        64        64        64 
dram[20]:        64        64        64        64        64        68        64        64        64        64        64        64        80        76        64        64 
dram[21]:        64        64        64        64        64        68        64        64        64        64        64        64        91        72        64        64 
dram[22]:        64        64        64        64        64        72        64        64        64        64        64        64        66        72        81        74 
dram[23]:        64        64        64        64        64        66        64        64        64        64        64        64        65        64        64        68 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        91        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        97        64        64        64 
dram[26]:        64        64        64        64        64        66        64        64        65        67        64        64        93        64        64        64 
dram[27]:        64        64       273        64        64        64        64        64        64        64        64        64        82        74        64        78 
dram[28]:        64        64       288        64        64        64        64        67        71        66        64        64        70        64        64        64 
dram[29]:        64        64       250        64        64        64        64        64        64        64        64        64        94        64        64        64 
dram[30]:        64        64       174        64        64        64        64        65        64        69        64        64        81        64        64        67 
dram[31]:        64        68       210        64        64        64        64        68        65        69        64        65        68        64        73        82 
maximum service time to same row:
dram[0]:    112232    113101    115809    112382    115243    115701    117023    116988    121080    119789    112646    122496    126378    127846    119547    128601 
dram[1]:    111293    130753    113452    112222    114846    114302    115935    117370    119796    119199    122146    122156    111912    127722    124513    112260 
dram[2]:    111419    130839    113320    112468    114546    114071    115970    122890    120291    119575    122248    122270    117922    128144    129829    117858 
dram[3]:    112254    112986    114898    112398    115219    115970    116728    121530    122231    120379    122603    122706    124547    128426    129841    112599 
dram[4]:    112396    130747    115970    112317    115882    114745    116715    117027    122114    119491    122781    121853    126154    126924    130459    118547 
dram[5]:    112256    131127    116104    112489    115992    114991    117359    117602    121919    119880    122462    122320    126106    127551    112971    124480 
dram[6]:    112397    112908    114713    112403    115291    114733    116902    118231    121292    120212    123172    122400    126001    127683    118958    129089 
dram[7]:    112243    113391    115103    112322    114684    114573    116378    117768    121487    119865    123328    122482    125776    127582    122737    112244 
dram[8]:    112067    113811    114785    112693    114765    115223    116020    119275    121317    120542    122517    122829    125632    127917    127868    115403 
dram[9]:    112420    113393    114336    112459    114968    115782    117227    120412    121570    120505    123224    123316    126407    113890    129763    122873 
dram[10]:    112455    113100    114320    112641    115117    116600    117757    122258    121730    122344    123660    124385    126981    116174    130828    129444 
dram[11]:    111974    131232    114905    112719    115536    115995    117617    121900    121914    121278    122786    123341    126365    121696    113019    129432 
dram[12]:    111174    111956    112149    112466    115570    115622    120382    121567    122375    120996    124291    125395    126892    126029    114219    129641 
dram[13]:    111192    112176    112321    112031    115223    115300    120672    121715    122405    120958    124196    125460    126740    126569    119767    111663 
dram[14]:    111923    112947    115579    114570    116263    115689    118009    121011    121939    120711    122510    122399    126272    124497    125824    113691 
dram[15]:    111923    113429    116013    115361    115854    115681    118087    120998    122201    121097    122289    122714    126227    124806    127772    119639 
dram[16]:    112165    113285    115660    115216    115550    115676    118310    120843    121913    121258    122424    122989    126435    124391    113116    125367 
dram[17]:    129049    129527    112460    111550    114580    114399    116336    120559    119981    120426    121451    122275    124897    124141    118956    128078 
dram[18]:    129642    129920    113824    114123    114994    114772    119542    120588    120557    120893    123108    122927    111612    121318    123675    128483 
dram[19]:    130381    112329    113681    114494    114497    115456    120571    121245    121516    121421    123541    123356    118572    124631    128654    129329 
dram[20]:    129883    112380    114987    114448    114162    114846    117791    120503    121211    120427    122685    122639    124800    124265    128030    112637 
dram[21]:    130216    130302    115348    114833    114268    114449    117952    120381    121598    120186    122959    122203    126755    124160    128265    118381 
dram[22]:    130283    112626    114672    114267    114996    114797    117588    120933    121377    120767    122660    122998    126375    124423    112914    122120 
dram[23]:    112673    112331    114948    114095    114672    114281    117333    120590    121442    120341    122288    122012    126229    123919    116174    128100 
dram[24]:    129984    112514    114197    114524    114269    115070    117310    121362    121324    121058    121931    122895    125972    124449    121582    112530 
dram[25]:    129948    113223    113410    114157    113919    115770    117105    121859    120848    121451    121874    123699    125913    125045    127583    115751 
dram[26]:    131289    113227    113597    114239    115008    116119    120773    121917    122065    122184    123746    124126    126306    113178    129451    121766 
dram[27]:    131204    112507    112738    114904    115005    115837    120667    120745    121847    121342    123860    123354    126100    114568    130076    126855 
dram[28]:    111288    111337    111583    113265    115022    116659    121097    119929    120824    121653    123749    125263    127300    119748     98652    129544 
dram[29]:    111321    111573    111560    113605    114902    116696    120386    120321    120758    121563    123782    125352    127178    125028    112606    129924 
dram[30]:    129832    131069    112488    115246    114501    114877    117165    121471    119774    120784    122473    123131    127163    126060    119465    112381 
dram[31]:    130807    131299    112273    116004    115334    115845    116744    122261    119397    121147    122251    123260    127165    126504    125497    113725 
average row accesses per activate:
dram[0]: 23.429718 22.658537 23.993464 23.906977 21.383720 18.785715 20.337017 20.357542 26.204226 25.938356 18.613527 17.949074 18.379147 25.629139 14.207747 14.185567 
dram[1]: 20.654930 23.792208 22.108435 18.255474 22.139395 18.815384 22.622641 20.644068 23.825806 21.297752 20.988951 20.301588 21.677965 21.926554 11.638728 14.091837 
dram[2]: 21.003746 22.496933 22.426828 19.809956 22.353659 19.036270 21.175438 22.072289 23.174999 21.706896 20.825136 21.104395 22.306358 19.867348 13.632107 14.331011 
dram[3]: 21.870131 21.389534 20.994253 16.140673 19.744566 17.628019 19.524324 20.160221 21.194286 21.634285 19.120604 18.585365 17.309092 19.770409 12.089021 11.505587 
dram[4]: 22.251045 21.011494 21.778442 17.595375 19.142105 17.136150 19.451086 19.136126 21.079546 20.530054 21.308989 20.684782 20.841530 16.179167 13.906574 14.010204 
dram[5]: 20.876034 22.475309 21.880239 17.826817 17.816832 18.409090 19.069149 19.052357 21.899408 22.011765 19.858639 20.294117 22.356726 19.963917 12.464616 12.987421 
dram[6]: 18.257353 23.171974 23.500000 17.224489 17.712194 19.062828 19.692308 19.804348 21.614035 22.502995 21.662857 20.578379 23.381819 19.024509 15.471265 12.745341 
dram[7]: 20.166666 24.226667 21.588236 19.921686 19.338625 18.574360 19.228724 20.593220 21.741177 22.841463 22.023121 19.958334 19.414141 20.259068 11.669540 12.312500 
dram[8]: 20.108625 23.673203 21.184971 21.376270 19.317461 19.062500 19.132275 21.023121 21.310345 22.401197 21.798851 19.803108 21.272223 17.597284 13.437500 15.050725 
dram[9]: 19.352201 23.452229 21.928572 23.374640 18.819588 19.400000 18.973822 20.567415 20.284153 23.042683 20.923077 20.518717 20.779570 19.887754 11.347222 14.178082 
dram[10]: 21.186047 19.994566 20.054348 24.458715 18.251257 16.215858 19.202127 19.412699 20.726257 18.620689 18.466019 16.764193 19.923077 19.702021 13.421053 13.071428 
dram[11]: 24.053061 20.443821 19.463158 16.926470 18.586735 17.638096 19.084211 19.725807 19.206186 20.106382 19.304569 18.363636 17.008772 21.475138 11.079235 12.693939 
dram[12]: 22.616161 20.424582 18.073891 19.521053 17.140186 19.430851 19.594595 18.118813 18.280788 17.396313 17.336363 19.619289 18.306604 13.216216 13.115016 11.789326 
dram[13]: 22.075342 21.505814 18.570707 20.379122 16.690908 20.522472 19.543011 19.347368 18.646465 17.495327 18.470873 19.639593 18.140186 15.918699 12.332335 12.656535 
dram[14]: 23.582317 21.588236 20.892654 21.887573 18.923077 21.250000 23.458065 21.292398 21.130682 19.288660 19.860825 22.735294 20.259068 20.471205 13.150160 12.806154 
dram[15]: 23.987341 22.466257 21.271677 25.349316 19.386244 21.219654 22.836477 21.909639 20.657459 20.790054 20.094240 22.056818 18.087557 20.286459 12.306306 13.675410 
dram[16]: 17.883495 22.913044 19.983784 23.187500 18.729591 20.438202 22.830189 21.245613 22.159763 19.588541 19.809278 20.603174 18.313084 17.614349 14.062069 10.942105 
dram[17]: 20.296703 23.024540 21.296511 24.274509 19.067358 25.102739 24.340000 20.644444 24.509804 23.512346 19.334999 22.280001 20.531578 23.884848 13.063292 15.882130 
dram[18]: 21.695906 24.940397 20.511236 21.664740 18.624365 23.181250 23.464516 21.079546 23.974360 21.519773 18.103287 21.736263 20.648935 22.857143 11.032085 12.978593 
dram[19]: 20.368132 20.909090 20.205555 22.680981 17.266356 21.212645 20.194445 21.635294 21.843023 19.273195 17.318386 20.563158 16.478813 20.783070 12.755418 12.689024 
dram[20]: 21.639053 23.326923 21.619047 24.384106 18.331657 22.432926 21.449703 20.902298 21.905882 20.102150 18.396135 20.881720 19.723078 17.207964 13.041010 11.174263 
dram[21]: 21.767857 23.320513 20.953489 24.684565 18.688776 20.528090 21.476191 21.609467 24.269737 19.631578 18.250000 19.639593 20.930107 18.204651 12.787500 14.578397 
dram[22]: 22.802469 23.980520 20.971264 26.710144 18.469999 21.757397 20.206703 22.359756 23.745222 21.929825 18.161137 20.764706 19.217821 17.614349 12.654321 12.476191 
dram[23]: 21.763313 23.941935 22.453987 25.027210 19.545454 23.100630 22.121952 22.242424 22.798780 22.812120 17.380091 21.284153 17.727272 17.051064 14.250000 15.003597 
dram[24]: 22.793751 24.019480 21.464706 25.901409 18.612246 22.734568 20.970760 20.642458 22.597561 20.783333 18.066351 21.735954 19.099010 16.036144 14.492958 12.110465 
dram[25]: 21.073864 24.447369 21.862276 25.722221 18.248756 23.645569 21.508875 20.494444 23.509434 21.837210 17.256756 20.481676 23.493977 18.576036 12.918750 16.174419 
dram[26]: 19.305700 22.766870 21.137932 24.348684 18.363184 21.039772 19.632433 19.251308 21.540230 20.430107 17.402716 19.196079 21.377048 16.116467 11.766382 12.318584 
dram[27]: 19.972973 20.808989 21.371748 23.436708 17.728155 21.300577 19.278074 21.302326 21.923977 20.736263 16.714285 19.525000 18.227907 18.228310 12.423424 13.599348 
dram[28]: 18.958763 24.243422 19.856165 21.817648 16.633484 19.595745 17.985149 20.767046 22.313610 23.593750 15.477912 19.505051 17.931192 15.784000 13.066879 13.375404 
dram[29]: 19.051813 25.267124 19.689047 22.453987 17.745192 20.779661 18.451777 21.231215 22.829268 22.787878 16.278481 18.955883 21.782124 15.482353 13.552288 13.729373 
dram[30]: 20.915255 26.739130 24.037914 26.264286 17.157408 21.057470 19.056995 23.259493 25.632652 25.275167 17.773148 20.758064 21.642458 19.527094 13.807309 13.722222 
dram[31]: 21.331429 26.133802 23.051283 26.673914 16.788990 21.426901 18.927835 24.078432 25.145695 26.794327 16.508547 19.825642 23.775757 19.529703 12.369823 15.018182 
average row locality = 2014177/105843 = 19.029856
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2560      2560      2560      2560      2560      2560      2560      2560      2592      2608      2688      2688      2672      2672      2624      2624 
dram[1]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[2]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[3]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[4]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[5]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[6]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[7]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[8]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[9]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[10]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[11]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[12]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[13]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[14]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[15]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[16]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[17]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[18]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[19]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[20]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[21]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[22]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2666      2624      2624 
dram[23]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[24]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[25]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[26]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[27]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2682      2688      2672      2664      2624      2624 
dram[28]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[29]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[30]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[31]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2620 
total dram reads = 1333144
bank skew: 2688/2560 = 1.05
chip skew: 41664/41648 = 1.00
number of total write accesses:
dram[0]:     13096      4624      4444     10320      4472      4488      4484      4336      4516      4716      4660      4756      4824      4792      5644      6016 
dram[1]:     13224      4416      4440      9768      4372      4436      4148      4376      4340      4732      4444      4596      4660      4836      5612      6076 
dram[2]:     12192      4428      4472      7272      4424      4456      4244      4416      4400      4676      4492      4612      4748      4888      5808      5956 
dram[3]:      9968      4476      4372     10872      4292      4356      4208      4356      4404      4712      4468      4488      4544      4812      5800      5980 
dram[4]:     11032      4384      4308     14112      4308      4360      4076      4380      4408      4596      4420      4472      4568      4844      5580      5980 
dram[5]:      9968      4324      4376     15288      4156      4340      4100      4316      4372      4536      4420      4428      4604      4804      5708      6024 
dram[6]:      9624      4312      4424     10016      4284      4324      4096      4336      4352      4600      4412      4476      4744      4836      5656      5920 
dram[7]:      7184      4296      4440     16216      4380      4248      4220      4340      4352      4552      4488      4576      4688      4952      5748      6052 
dram[8]:     14936      4248      4420     14984      4364      4400      4224      4308      4400      4532      4420      4536      4628      4868      5844      6120 
dram[9]:     14376      4488      4496     22204      4364      4504      4256      4404      4416      4684      4480      4596      4772      4904      5844      6064 
dram[10]:     15268      4476      4520     21752      4288      4484      4200      4436      4408      4688      4464      4604      4852      4916      5824      6340 
dram[11]:     13332      4316      4552     12780      4332      4576      4264      4436      4472      4688      4460      4600      4824      4860      5724      6260 
dram[12]:     16628      4384      4436      4596      4432      4372      4260      4400      4412      4668      4504      4708      4836      4960      5924      6292 
dram[13]:     15544      4556      4468      4596      4448      4372      4300      4464      4336      4544      4468      4724      4840      4976      5980      6160 
dram[14]:     20700      4440      4552      4556      4520      4380      4304      4324      4444      4536      4660      4708      4952      4952      5968      6152 
dram[15]:     20080      4408      4480      4564      4416      4444      4284      4308      4524      4620      4600      4776      5012      4892      5896      6188 
dram[16]:     11864      4516      4548      4600      4444      4312      4280      4292      4548      4612      4620      4824      4988      5024      5816      6136 
dram[17]:      4536      4772      4412      4616      4480      4420      4364      4624      4568      4804      4716      4844      4916      5076      6016      6212 
dram[18]:      4600      4824      4364      4752      4436      4596      4308      4600      4528      4804      4672      5072      4840      5311      6008      6480 
dram[19]:      4588      4480      4308      4548      4540      4524      4300      4472      4596      4524      4696      4876      4868      5024      5984      6152 
dram[20]:      4388      4316      4288      4488      4352      4476      4260      4308      4464      4524      4480      4784      4696      4868      6040      6176 
dram[21]:      4388      4312      4176      4472      4412      4376      4192      4368      4324      4488      4432      4724      4884      4968      5872      6240 
dram[22]:      4536      4532      4356      4504      4536      4468      4228      4428      4480      4568      4576      4780      4840      5048      5904      6272 
dram[23]:      4472      4604      4400      4476      4380      4452      4272      4440      4524      4624      4612      4828      4912      5372      5920      6188 
dram[24]:      4348      4556      4356      4472      4352      4492      4104      4540      4392      4532      4496      4724      4744      5316      5968      6168 
dram[25]:      4596      4624      4364      4576      4432      4704      4300      4516      4520      4592      4572      4896      4912      5468      6040      6196 
dram[26]:      4664      4604      4472      4564      4524      4572      4288      4468      4560      4768      4632      4912      4960      5396      6024      6208 
dram[27]:      4540      4576     12756      4572      4368      4500      4180      4416      4564      4664      4716      4868      4988      5312      6052      6204 
dram[28]:      4472      4500     12952      4596      4464      4496      4292      4380      4652      4668      4664      4696      4948      5128      5916      6036 
dram[29]:      4468      4516     12048      4400      4524      4472      4300      4452      4544      4608      4680      4716      4908      5136      6092      6144 
dram[30]:      4568      4520     10048      4468      4584      4416      4472      4460      4640      4632      4604      4692      4808      5200      6128      6300 
dram[31]:      4692      4604     11336      4484      4400      4416      4448      4496      4756      4680      4700      4712      5004      5124      6228      6040 
total dram writes = 2724131
bank skew: 22204/4076 = 5.45
chip skew: 103520/74628 = 1.39
average mf latency per bank:
dram[0]:       2997      1602      1054      3520      1077      1153      1137      1172      1063      1038      1027       996      1028      1029       986       999
dram[1]:       3256      1581      1026      3481      1060      1100      1156      1138      1051      1025      1010      1034       997      1014       905       947
dram[2]:       2861      1604      1041      4042      1056      1075      1151      1126      1057      1030      1033      1062      1017      1036       893       972
dram[3]:       3058      1635      1040      3437      1089      1125      1185      1174      1089      1079      1079      1088      1071      1075       952       985
dram[4]:       3379      1737      1097      2839      1146      1212      1225      1190      1136      1103      1139      1085      1128      1083      1049      1039
dram[5]:       3573      1739      1069      2719      1158      1211      1214      1212      1108      1104      1087      1081      1066      1087       974      1053
dram[6]:       3341      1665      1047      3512      1145      1199      1235      1204      1112      1105      1076      1069      1027      1060       980      1009
dram[7]:       3915      1695      1032      2612      1125      1190      1178      1163      1102      1084      1077      1040      1057      1018       994       979
dram[8]:       2470      1663      1084      2640      1154      1153      1198      1140      1099      1081      1101      1032      1111      1023      1005       954
dram[9]:       2593      1824      1144      3083      1170      1199      1221      1222      1104      1095      1084      1053      1077      1071      1026      1079
dram[10]:       2595      1822      1094      3115      1154      1217      1228      1239      1109      1109      1100      1077      1072      1098      1019      1010
dram[11]:       2888      1683      1070       970      1123      1139      1172      1173      1071      1065      1108      1050      1092      1039      1008       956
dram[12]:       2448      1618      1138      1082      1166      1165      1197      1129      1103      1067      1065      1044      1045       985       966       929
dram[13]:       2502      1583      1141      1091      1164      1166      1198      1110      1118      1055      1050      1019      1028       960       962       928
dram[14]:       2709      1682      1198      1147      1190      1188      1263      1223      1177      1102      1123      1064      1074       999      1026      1007
dram[15]:       2786      1662      1212      1131      1229      1150      1267      1198      1151      1067      1112      1032      1058       980      1045       975
dram[16]:       1127      1594      1132      1088      1141      1160      1184      1195      1060      1064      1036      1016       999       934       982       948
dram[17]:       1592      1549      1105      1083      1073      1079      1135      1097      1037      1001       977      1017       997       952       903       921
dram[18]:       1587      1769      1107      1199      1103      1145      1161      1185      1040      1127       995      1093      1021      1068       910      1027
dram[19]:       1606      1609      1105      1067      1107      1078      1132      1122      1030      1077       997      1041      1056       992       959       945
dram[20]:       1673      1695      1115      1119      1151      1109      1157      1145      1070      1060      1009      1037      1067      1045       949       962
dram[21]:       1631      1670      1116      1134      1134      1143      1175      1128      1096      1039      1006      1008      1017      1002       936       947
dram[22]:       1593      1611      1078      1107      1124      1128      1190      1152      1097      1065      1005      1040      1028       997       951       951
dram[23]:       1644      1635      1095      1131      1152      1138      1197      1141      1122      1074      1042      1073      1046      1018      1003       995
dram[24]:       1651      1597      1094      1108      1150      1102      1213      1120      1125      1070      1040      1044      1043       986       966       950
dram[25]:       1688      1645      1180      1128      1174      1104      1188      1163      1085      1077      1036      1025      1042       976      1025       994
dram[26]:       1659      1654      1141      1118      1145      1122      1175      1150      1059      1041      1025      1029      1027       978      1030       986
dram[27]:       1653      1640      3584      1115      1166      1124      1207      1139      1073      1033      1018      1013      1023       995       995       958
dram[28]:       1656      1610      3885      1048      1172      1095      1165      1123      1037      1026      1028      1034      1010      1021      1020       958
dram[29]:       1684      1585      3484      1071      1155      1104      1172      1119      1056      1031      1005      1009      1008       984      1022       940
dram[30]:       1707      1664      3545      1120      1139      1114      1187      1130      1089      1053      1055      1061      1063      1002      1044       966
dram[31]:       1845      1616      3473      1117      1228      1110      1247      1156      1150      1055      1143      1041      1152       992      1159       974
maximum mf latency per bank:
dram[0]:       7969      7967     10216      9924     10275     10280     10292     10302     10307     10352     10311     10313      8381      8357      8690      8627
dram[1]:       7973      8023      9962      9961     10281     10284     10301     10304     10316     10367     10322     10319      9149      9589      9079      8747
dram[2]:       7958      8181     10102     10103     10124     10128     10160     10204     10140     10143      9732      9771      9721      9602      9784      9483
dram[3]:       7967      7993     10227     10231     10250     10256     10276     10331     10279     10282      9597      9706      9712      9720      9879      9619
dram[4]:       9152      9159     10099     10103     10243     10128     10258     10269     10291     10350     10304     10287      9508      9789      6491      6558
dram[5]:       9026      9030     10276     10275     10295     10296     10323     10353     10306     10359     10328     10312      8708      8867      6709      6711
dram[6]:       8063      8011     10281     10285     10296     10302     10316     10358     10313     10371     10321     10316      8810      9086      7676      7848
dram[7]:       8016      7975      9411      9409     10276     10282     10292     10301     10310     10361     10313     10316      9691      9811      7626      7823
dram[8]:       8621      8628      9283      9287      9595      9312     10020      9690     10155      9946     10151     10134     10057     10188      7212      7406
dram[9]:       8923      8927     10277     10275     10295     10297     10321     10354     10306     10308     10020      9830      7217      7212      8901      8902
dram[10]:       8786      9197     10283     10284     10299     10306     10317     10358     10305     10306     10130      9945      7520      8554      8763      8765
dram[11]:       8099      7968     10282     10283     10298     10305     10315     10359     10304     10305     10231      9947      7814      8178      8090      7617
dram[12]:       8535      7712     10286     10287     10300     10307     10335     10372     10310     10397     10314     10316      9094      8210      9024      8358
dram[13]:       8387      8391      9589     10143     10273     10276     10290     10296     10310     10349     10314     10315      9114      8335      8929      8459
dram[14]:       8515      8259      9702     10161     10276     10281     10293     10303     10308     10353     10312     10314      9017      8432      8991      8551
dram[15]:       8850      7713      9811     10188     10273     10276     10290     10296     10310     10349     10313     10315      9255      8559      9161      8658
dram[16]:       8003      7711      9924     10218     10275     10280     10292     10302     10307     10352     10312     10313      8714      8394      9078      8345
dram[17]:       7948      7716      9962      9961     10281     10284     10301     10304     10316     10367     10322     10319      9092      9626      9039      8532
dram[18]:       7955      7714     10102     10103     10124     10128     10160     10204     10140     10143      9732      9771      9699      9663      9753      9365
dram[19]:       7966      7711     10227     10231     10250     10256     10276     10331     10279     10282      9711      9857      9935      9786     10006      9523
dram[20]:       9152      9159     10099     10103     10243     10128     10258     10269     10291     10350     10304     10287      9388      9767      6563      6985
dram[21]:       9026      9030     10276     10275     10295     10296     10323     10353     10306     10359     10328     10312      8603      9060      6715      6716
dram[22]:       7983      7833     10281     10285     10296     10302     10316     10357     10313     10371     10321     10316      8697      9341      7863      7493
dram[23]:       7971      7714      9411      9409     10276     10282     10292     10301     10310     10361     10313     10316      9564      9879      7971      7644
dram[24]:       8621      8628      9283      9287      9976      9312     10116      9692     10180      9918     10177     10151      9785     10173      7236      7068
dram[25]:       8923      8927     10277     10275     10295     10297     10321     10354     10306     10308     10040      9826      7090      7113      8901      8902
dram[26]:       8786      8790     10283     10284     10299     10306     10317     10358     10305     10306     10102      9906      7780      7274      8763      8765
dram[27]:       7979      7968     10282     10283     10298     10305     10315     10359     10304     10305     10193      9985      7809      8249      8044      7495
dram[28]:       7972      7730     10280     10284     10295     10302     10326     10372     10319     10354     10311     10314      8291      8830      8482      8745
dram[29]:       8387      8391      9589     10175     10274     10276     10292     10296     10308     10344     10309     10312      8432      9046      8539      8970
dram[30]:       8255      8259      9702     10212     10276     10280     10291     10297     10307     10345     10308     10311      8513      8818      8732      8984
dram[31]:       7965      7711      9811     10224     10273     10274     10290     10294     10306     10342     10308     10311      8605      9022      8817      9124
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=606239 n_act=3157 n_pre=3141 n_ref_event=0 n_req=64195 n_rd=41648 n_rd_L2_A=0 n_write=0 n_wr_bk=90188 bw_util=0.1781
n_activity=220278 dram_eff=0.5985
bk0: 2560a 691766i bk1: 2560a 710117i bk2: 2560a 710088i bk3: 2560a 694970i bk4: 2560a 709869i bk5: 2560a 709127i bk6: 2560a 711336i bk7: 2560a 712099i bk8: 2592a 712759i bk9: 2608a 711734i bk10: 2688a 710063i bk11: 2688a 708405i bk12: 2672a 709144i bk13: 2672a 709002i bk14: 2624a 703038i bk15: 2624a 700826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950822
Row_Buffer_Locality_read = 0.971259
Row_Buffer_Locality_write = 0.913070
Bank_Level_Parallism = 3.018286
Bank_Level_Parallism_Col = 2.831714
Bank_Level_Parallism_Ready = 1.658682
write_to_read_ratio_blp_rw_average = 0.577005
GrpLevelPara = 2.212016 

BW Util details:
bwutil = 0.178071 
total_CMD = 740355 
util_bw = 131836 
Wasted_Col = 58526 
Wasted_Row = 6946 
Idle = 543047 

BW Util Bottlenecks: 
RCDc_limit = 5969 
RCDWRc_limit = 6666 
WTRc_limit = 29189 
RTWc_limit = 21542 
CCDLc_limit = 47917 
rwq = 0 
CCDLc_limit_alone = 41719 
WTRc_limit_alone = 24747 
RTWc_limit_alone = 19786 

Commands details: 
total_CMD = 740355 
n_nop = 606239 
Read = 41648 
Write = 0 
L2_Alloc = 0 
L2_WB = 90188 
n_act = 3157 
n_pre = 3141 
n_ref = 0 
n_req = 64195 
total_req = 131836 

Dual Bus Interface Util: 
issued_total_row = 6298 
issued_total_col = 131836 
Row_Bus_Util =  0.008507 
CoL_Bus_Util = 0.178071 
Either_Row_CoL_Bus_Util = 0.181151 
Issued_on_Two_Bus_Simul_Util = 0.005427 
issued_two_Eff = 0.029959 
queue_avg = 4.217931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21793
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=607761 n_act=3271 n_pre=3255 n_ref_event=0 n_req=63783 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=88476 bw_util=0.1758
n_activity=219262 dram_eff=0.5935
bk0: 2560a 691704i bk1: 2560a 711693i bk2: 2560a 709596i bk3: 2560a 698243i bk4: 2560a 711267i bk5: 2560a 710140i bk6: 2560a 715008i bk7: 2560a 711597i bk8: 2608a 713228i bk9: 2608a 709898i bk10: 2688a 712556i bk11: 2688a 710824i bk12: 2672a 711736i bk13: 2672a 710120i bk14: 2624a 702597i bk15: 2624a 701126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948717
Row_Buffer_Locality_read = 0.970886
Row_Buffer_Locality_write = 0.906958
Bank_Level_Parallism = 2.944310
Bank_Level_Parallism_Col = 2.740150
Bank_Level_Parallism_Ready = 1.617842
write_to_read_ratio_blp_rw_average = 0.576694
GrpLevelPara = 2.169334 

BW Util details:
bwutil = 0.175781 
total_CMD = 740355 
util_bw = 130140 
Wasted_Col = 59210 
Wasted_Row = 7005 
Idle = 544000 

BW Util Bottlenecks: 
RCDc_limit = 6060 
RCDWRc_limit = 7155 
WTRc_limit = 29446 
RTWc_limit = 22037 
CCDLc_limit = 47621 
rwq = 0 
CCDLc_limit_alone = 41639 
WTRc_limit_alone = 25132 
RTWc_limit_alone = 20369 

Commands details: 
total_CMD = 740355 
n_nop = 607761 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 88476 
n_act = 3271 
n_pre = 3255 
n_ref = 0 
n_req = 63783 
total_req = 130140 

Dual Bus Interface Util: 
issued_total_row = 6526 
issued_total_col = 130140 
Row_Bus_Util =  0.008815 
CoL_Bus_Util = 0.175781 
Either_Row_CoL_Bus_Util = 0.179095 
Issued_on_Two_Bus_Simul_Util = 0.005500 
issued_two_Eff = 0.030710 
queue_avg = 3.771542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.77154
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=610815 n_act=3163 n_pre=3147 n_ref_event=0 n_req=63035 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=85484 bw_util=0.1717
n_activity=210624 dram_eff=0.6037
bk0: 2560a 694706i bk1: 2560a 711058i bk2: 2560a 707313i bk3: 2560a 703752i bk4: 2560a 712154i bk5: 2560a 707910i bk6: 2560a 714425i bk7: 2560a 711335i bk8: 2608a 712775i bk9: 2608a 709460i bk10: 2688a 710965i bk11: 2688a 709590i bk12: 2672a 711123i bk13: 2672a 709014i bk14: 2624a 702105i bk15: 2624a 701055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949822
Row_Buffer_Locality_read = 0.971798
Row_Buffer_Locality_write = 0.906977
Bank_Level_Parallism = 3.078326
Bank_Level_Parallism_Col = 2.876769
Bank_Level_Parallism_Ready = 1.653608
write_to_read_ratio_blp_rw_average = 0.563756
GrpLevelPara = 2.237016 

BW Util details:
bwutil = 0.171739 
total_CMD = 740355 
util_bw = 127148 
Wasted_Col = 54500 
Wasted_Row = 6758 
Idle = 551949 

BW Util Bottlenecks: 
RCDc_limit = 5749 
RCDWRc_limit = 6749 
WTRc_limit = 28734 
RTWc_limit = 20810 
CCDLc_limit = 44403 
rwq = 0 
CCDLc_limit_alone = 38462 
WTRc_limit_alone = 24397 
RTWc_limit_alone = 19206 

Commands details: 
total_CMD = 740355 
n_nop = 610815 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 85484 
n_act = 3163 
n_pre = 3147 
n_ref = 0 
n_req = 63035 
total_req = 127148 

Dual Bus Interface Util: 
issued_total_row = 6310 
issued_total_col = 127148 
Row_Bus_Util =  0.008523 
CoL_Bus_Util = 0.171739 
Either_Row_CoL_Bus_Util = 0.174970 
Issued_on_Two_Bus_Simul_Util = 0.005292 
issued_two_Eff = 0.030245 
queue_avg = 3.967467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.96747
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=609782 n_act=3526 n_pre=3510 n_ref_event=0 n_req=63191 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=86108 bw_util=0.1726
n_activity=217627 dram_eff=0.5871
bk0: 2560a 699620i bk1: 2560a 710617i bk2: 2560a 710037i bk3: 2560a 694679i bk4: 2560a 712290i bk5: 2560a 711079i bk6: 2560a 714069i bk7: 2560a 710710i bk8: 2608a 711829i bk9: 2608a 710132i bk10: 2688a 712561i bk11: 2688a 711175i bk12: 2672a 711387i bk13: 2672a 709869i bk14: 2624a 702275i bk15: 2624a 700601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944201
Row_Buffer_Locality_read = 0.965534
Row_Buffer_Locality_write = 0.902913
Bank_Level_Parallism = 2.969105
Bank_Level_Parallism_Col = 2.761432
Bank_Level_Parallism_Ready = 1.625113
write_to_read_ratio_blp_rw_average = 0.570830
GrpLevelPara = 2.205747 

BW Util details:
bwutil = 0.172582 
total_CMD = 740355 
util_bw = 127772 
Wasted_Col = 57890 
Wasted_Row = 8316 
Idle = 546377 

BW Util Bottlenecks: 
RCDc_limit = 7823 
RCDWRc_limit = 7379 
WTRc_limit = 28191 
RTWc_limit = 21336 
CCDLc_limit = 44238 
rwq = 0 
CCDLc_limit_alone = 38408 
WTRc_limit_alone = 24024 
RTWc_limit_alone = 19673 

Commands details: 
total_CMD = 740355 
n_nop = 609782 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 86108 
n_act = 3526 
n_pre = 3510 
n_ref = 0 
n_req = 63191 
total_req = 127772 

Dual Bus Interface Util: 
issued_total_row = 7036 
issued_total_col = 127772 
Row_Bus_Util =  0.009504 
CoL_Bus_Util = 0.172582 
Either_Row_CoL_Bus_Util = 0.176365 
Issued_on_Two_Bus_Simul_Util = 0.005720 
issued_two_Eff = 0.032434 
queue_avg = 3.980318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.98032
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=606292 n_act=3431 n_pre=3415 n_ref_event=0 n_req=64121 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=89828 bw_util=0.1776
n_activity=220097 dram_eff=0.5974
bk0: 2560a 696282i bk1: 2560a 712220i bk2: 2560a 710826i bk3: 2560a 687258i bk4: 2560a 712215i bk5: 2560a 708816i bk6: 2560a 713990i bk7: 2560a 712329i bk8: 2608a 712192i bk9: 2608a 710122i bk10: 2688a 711110i bk11: 2688a 712013i bk12: 2672a 711816i bk13: 2672a 707141i bk14: 2624a 703210i bk15: 2624a 702140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946492
Row_Buffer_Locality_read = 0.966518
Row_Buffer_Locality_write = 0.909338
Bank_Level_Parallism = 2.948962
Bank_Level_Parallism_Col = 2.729523
Bank_Level_Parallism_Ready = 1.606782
write_to_read_ratio_blp_rw_average = 0.584283
GrpLevelPara = 2.190429 

BW Util details:
bwutil = 0.177607 
total_CMD = 740355 
util_bw = 131492 
Wasted_Col = 60391 
Wasted_Row = 6872 
Idle = 541600 

BW Util Bottlenecks: 
RCDc_limit = 6975 
RCDWRc_limit = 7278 
WTRc_limit = 31362 
RTWc_limit = 23163 
CCDLc_limit = 48203 
rwq = 0 
CCDLc_limit_alone = 41452 
WTRc_limit_alone = 26500 
RTWc_limit_alone = 21274 

Commands details: 
total_CMD = 740355 
n_nop = 606292 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 89828 
n_act = 3431 
n_pre = 3415 
n_ref = 0 
n_req = 64121 
total_req = 131492 

Dual Bus Interface Util: 
issued_total_row = 6846 
issued_total_col = 131492 
Row_Bus_Util =  0.009247 
CoL_Bus_Util = 0.177607 
Either_Row_CoL_Bus_Util = 0.181079 
Issued_on_Two_Bus_Simul_Util = 0.005774 
issued_two_Eff = 0.031888 
queue_avg = 4.126995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.12699
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=606270 n_act=3433 n_pre=3417 n_ref_event=0 n_req=64105 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=89764 bw_util=0.1775
n_activity=224783 dram_eff=0.5847
bk0: 2560a 699131i bk1: 2560a 711500i bk2: 2560a 711410i bk3: 2560a 684786i bk4: 2560a 711215i bk5: 2560a 710113i bk6: 2560a 713951i bk7: 2560a 712547i bk8: 2608a 712754i bk9: 2608a 711419i bk10: 2688a 711696i bk11: 2688a 711923i bk12: 2672a 713325i bk13: 2672a 709295i bk14: 2624a 704195i bk15: 2624a 700260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946447
Row_Buffer_Locality_read = 0.967070
Row_Buffer_Locality_write = 0.908159
Bank_Level_Parallism = 2.873196
Bank_Level_Parallism_Col = 2.665786
Bank_Level_Parallism_Ready = 1.600580
write_to_read_ratio_blp_rw_average = 0.589341
GrpLevelPara = 2.146537 

BW Util details:
bwutil = 0.177520 
total_CMD = 740355 
util_bw = 131428 
Wasted_Col = 62991 
Wasted_Row = 7539 
Idle = 538397 

BW Util Bottlenecks: 
RCDc_limit = 7223 
RCDWRc_limit = 7573 
WTRc_limit = 29193 
RTWc_limit = 25437 
CCDLc_limit = 49290 
rwq = 0 
CCDLc_limit_alone = 42809 
WTRc_limit_alone = 24735 
RTWc_limit_alone = 23414 

Commands details: 
total_CMD = 740355 
n_nop = 606270 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 89764 
n_act = 3433 
n_pre = 3417 
n_ref = 0 
n_req = 64105 
total_req = 131428 

Dual Bus Interface Util: 
issued_total_row = 6850 
issued_total_col = 131428 
Row_Bus_Util =  0.009252 
CoL_Bus_Util = 0.177520 
Either_Row_CoL_Bus_Util = 0.181109 
Issued_on_Two_Bus_Simul_Util = 0.005663 
issued_two_Eff = 0.031271 
queue_avg = 3.967410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.96741
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=611768 n_act=3291 n_pre=3275 n_ref_event=0 n_req=62767 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=84412 bw_util=0.1703
n_activity=212529 dram_eff=0.5932
bk0: 2560a 699239i bk1: 2560a 713145i bk2: 2560a 711421i bk3: 2560a 695433i bk4: 2560a 711431i bk5: 2560a 708137i bk6: 2560a 714584i bk7: 2560a 712330i bk8: 2608a 712860i bk9: 2608a 712070i bk10: 2688a 711555i bk11: 2688a 710933i bk12: 2672a 711119i bk13: 2672a 707869i bk14: 2624a 705060i bk15: 2624a 699630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947568
Row_Buffer_Locality_read = 0.968702
Row_Buffer_Locality_write = 0.905843
Bank_Level_Parallism = 3.032606
Bank_Level_Parallism_Col = 2.829724
Bank_Level_Parallism_Ready = 1.643969
write_to_read_ratio_blp_rw_average = 0.565474
GrpLevelPara = 2.236994 

BW Util details:
bwutil = 0.170291 
total_CMD = 740355 
util_bw = 126076 
Wasted_Col = 55087 
Wasted_Row = 7332 
Idle = 551860 

BW Util Bottlenecks: 
RCDc_limit = 6608 
RCDWRc_limit = 6820 
WTRc_limit = 27894 
RTWc_limit = 23157 
CCDLc_limit = 42987 
rwq = 0 
CCDLc_limit_alone = 36870 
WTRc_limit_alone = 23637 
RTWc_limit_alone = 21297 

Commands details: 
total_CMD = 740355 
n_nop = 611768 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 84412 
n_act = 3291 
n_pre = 3275 
n_ref = 0 
n_req = 62767 
total_req = 126076 

Dual Bus Interface Util: 
issued_total_row = 6566 
issued_total_col = 126076 
Row_Bus_Util =  0.008869 
CoL_Bus_Util = 0.170291 
Either_Row_CoL_Bus_Util = 0.173683 
Issued_on_Two_Bus_Simul_Util = 0.005477 
issued_two_Eff = 0.031535 
queue_avg = 4.074949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07495
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=607391 n_act=3391 n_pre=3375 n_ref_event=0 n_req=63847 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=88732 bw_util=0.1761
n_activity=222122 dram_eff=0.587
bk0: 2560a 705874i bk1: 2560a 712884i bk2: 2560a 709722i bk3: 2560a 683897i bk4: 2560a 712104i bk5: 2560a 708079i bk6: 2560a 714658i bk7: 2560a 712557i bk8: 2608a 712064i bk9: 2608a 711762i bk10: 2688a 712831i bk11: 2688a 711663i bk12: 2672a 712930i bk13: 2672a 708447i bk14: 2624a 701557i bk15: 2624a 699800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946889
Row_Buffer_Locality_read = 0.968390
Row_Buffer_Locality_write = 0.906505
Bank_Level_Parallism = 2.921257
Bank_Level_Parallism_Col = 2.714080
Bank_Level_Parallism_Ready = 1.595302
write_to_read_ratio_blp_rw_average = 0.577484
GrpLevelPara = 2.179978 

BW Util details:
bwutil = 0.176126 
total_CMD = 740355 
util_bw = 130396 
Wasted_Col = 60280 
Wasted_Row = 7423 
Idle = 542256 

BW Util Bottlenecks: 
RCDc_limit = 6672 
RCDWRc_limit = 7524 
WTRc_limit = 30105 
RTWc_limit = 23149 
CCDLc_limit = 48384 
rwq = 0 
CCDLc_limit_alone = 41919 
WTRc_limit_alone = 25551 
RTWc_limit_alone = 21238 

Commands details: 
total_CMD = 740355 
n_nop = 607391 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 88732 
n_act = 3391 
n_pre = 3375 
n_ref = 0 
n_req = 63847 
total_req = 130396 

Dual Bus Interface Util: 
issued_total_row = 6766 
issued_total_col = 130396 
Row_Bus_Util =  0.009139 
CoL_Bus_Util = 0.176126 
Either_Row_CoL_Bus_Util = 0.179595 
Issued_on_Two_Bus_Simul_Util = 0.005670 
issued_two_Eff = 0.031572 
queue_avg = 4.118651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.11865
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=600990 n_act=3366 n_pre=3350 n_ref_event=0 n_req=65472 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=95232 bw_util=0.1849
n_activity=232137 dram_eff=0.5897
bk0: 2560a 687938i bk1: 2560a 712183i bk2: 2560a 710748i bk3: 2560a 686203i bk4: 2560a 711761i bk5: 2560a 709132i bk6: 2560a 713788i bk7: 2560a 712093i bk8: 2608a 712662i bk9: 2608a 710048i bk10: 2688a 711967i bk11: 2688a 709692i bk12: 2672a 712333i bk13: 2672a 706851i bk14: 2624a 701320i bk15: 2624a 701397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948589
Row_Buffer_Locality_read = 0.968294
Row_Buffer_Locality_write = 0.914105
Bank_Level_Parallism = 2.888902
Bank_Level_Parallism_Col = 2.685461
Bank_Level_Parallism_Ready = 1.589952
write_to_read_ratio_blp_rw_average = 0.594323
GrpLevelPara = 2.156898 

BW Util details:
bwutil = 0.184906 
total_CMD = 740355 
util_bw = 136896 
Wasted_Col = 64141 
Wasted_Row = 7013 
Idle = 532305 

BW Util Bottlenecks: 
RCDc_limit = 6736 
RCDWRc_limit = 7196 
WTRc_limit = 30747 
RTWc_limit = 23423 
CCDLc_limit = 51206 
rwq = 0 
CCDLc_limit_alone = 44728 
WTRc_limit_alone = 25970 
RTWc_limit_alone = 21722 

Commands details: 
total_CMD = 740355 
n_nop = 600990 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 95232 
n_act = 3366 
n_pre = 3350 
n_ref = 0 
n_req = 65472 
total_req = 136896 

Dual Bus Interface Util: 
issued_total_row = 6716 
issued_total_col = 136896 
Row_Bus_Util =  0.009071 
CoL_Bus_Util = 0.184906 
Either_Row_CoL_Bus_Util = 0.188241 
Issued_on_Two_Bus_Simul_Util = 0.005736 
issued_two_Eff = 0.030474 
queue_avg = 4.231062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.23106
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 8): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=593190 n_act=3493 n_pre=3477 n_ref_event=0 n_req=67377 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=102852 bw_util=0.1952
n_activity=249402 dram_eff=0.5795
bk0: 2560a 688930i bk1: 2560a 712465i bk2: 2560a 708846i bk3: 2560a 672016i bk4: 2560a 711182i bk5: 2560a 708282i bk6: 2560a 712072i bk7: 2560a 711125i bk8: 2608a 711239i bk9: 2608a 710858i bk10: 2688a 710501i bk11: 2688a 709707i bk12: 2672a 710429i bk13: 2672a 708263i bk14: 2624a 700511i bk15: 2624a 699816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948157
Row_Buffer_Locality_read = 0.967670
Row_Buffer_Locality_write = 0.916540
Bank_Level_Parallism = 2.796721
Bank_Level_Parallism_Col = 2.610156
Bank_Level_Parallism_Ready = 1.584793
write_to_read_ratio_blp_rw_average = 0.616632
GrpLevelPara = 2.106330 

BW Util details:
bwutil = 0.195198 
total_CMD = 740355 
util_bw = 144516 
Wasted_Col = 71532 
Wasted_Row = 8077 
Idle = 516230 

BW Util Bottlenecks: 
RCDc_limit = 7096 
RCDWRc_limit = 7659 
WTRc_limit = 33454 
RTWc_limit = 25378 
CCDLc_limit = 56012 
rwq = 0 
CCDLc_limit_alone = 49508 
WTRc_limit_alone = 28663 
RTWc_limit_alone = 23665 

Commands details: 
total_CMD = 740355 
n_nop = 593190 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 102852 
n_act = 3493 
n_pre = 3477 
n_ref = 0 
n_req = 67377 
total_req = 144516 

Dual Bus Interface Util: 
issued_total_row = 6970 
issued_total_col = 144516 
Row_Bus_Util =  0.009414 
CoL_Bus_Util = 0.195198 
Either_Row_CoL_Bus_Util = 0.198776 
Issued_on_Two_Bus_Simul_Util = 0.005836 
issued_two_Eff = 0.029362 
queue_avg = 4.096381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09638
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 7): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=592369 n_act=3635 n_pre=3619 n_ref_event=0 n_req=67544 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=103520 bw_util=0.1961
n_activity=253150 dram_eff=0.5735
bk0: 2560a 687481i bk1: 2560a 708729i bk2: 2560a 706413i bk3: 2560a 671714i bk4: 2560a 711495i bk5: 2560a 707951i bk6: 2560a 712548i bk7: 2560a 710790i bk8: 2608a 712346i bk9: 2608a 708832i bk10: 2688a 711895i bk11: 2688a 710864i bk12: 2672a 709938i bk13: 2672a 708726i bk14: 2624a 702788i bk15: 2624a 700830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946183
Row_Buffer_Locality_read = 0.962630
Row_Buffer_Locality_write = 0.919706
Bank_Level_Parallism = 2.788887
Bank_Level_Parallism_Col = 2.598701
Bank_Level_Parallism_Ready = 1.575876
write_to_read_ratio_blp_rw_average = 0.611608
GrpLevelPara = 2.080943 

BW Util details:
bwutil = 0.196101 
total_CMD = 740355 
util_bw = 145184 
Wasted_Col = 72492 
Wasted_Row = 8179 
Idle = 514500 

BW Util Bottlenecks: 
RCDc_limit = 9239 
RCDWRc_limit = 7217 
WTRc_limit = 32102 
RTWc_limit = 25054 
CCDLc_limit = 56488 
rwq = 0 
CCDLc_limit_alone = 49730 
WTRc_limit_alone = 27065 
RTWc_limit_alone = 23333 

Commands details: 
total_CMD = 740355 
n_nop = 592369 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 103520 
n_act = 3635 
n_pre = 3619 
n_ref = 0 
n_req = 67544 
total_req = 145184 

Dual Bus Interface Util: 
issued_total_row = 7254 
issued_total_col = 145184 
Row_Bus_Util =  0.009798 
CoL_Bus_Util = 0.196101 
Either_Row_CoL_Bus_Util = 0.199885 
Issued_on_Two_Bus_Simul_Util = 0.006013 
issued_two_Eff = 0.030084 
queue_avg = 4.248478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.24848
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 3): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=603339 n_act=3628 n_pre=3612 n_ref_event=0 n_req=64783 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=92476 bw_util=0.1812
n_activity=232992 dram_eff=0.5757
bk0: 2560a 693011i bk1: 2560a 712361i bk2: 2560a 710197i bk3: 2560a 689309i bk4: 2560a 711233i bk5: 2560a 707727i bk6: 2560a 713904i bk7: 2560a 711174i bk8: 2608a 711311i bk9: 2608a 710054i bk10: 2688a 710648i bk11: 2688a 710671i bk12: 2672a 709607i bk13: 2672a 709177i bk14: 2624a 702947i bk15: 2624a 699436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943998
Row_Buffer_Locality_read = 0.963230
Row_Buffer_Locality_write = 0.909339
Bank_Level_Parallism = 2.896235
Bank_Level_Parallism_Col = 2.699915
Bank_Level_Parallism_Ready = 1.617586
write_to_read_ratio_blp_rw_average = 0.592237
GrpLevelPara = 2.155677 

BW Util details:
bwutil = 0.181183 
total_CMD = 740355 
util_bw = 134140 
Wasted_Col = 63562 
Wasted_Row = 8668 
Idle = 533985 

BW Util Bottlenecks: 
RCDc_limit = 8812 
RCDWRc_limit = 7463 
WTRc_limit = 28111 
RTWc_limit = 23715 
CCDLc_limit = 48588 
rwq = 0 
CCDLc_limit_alone = 42502 
WTRc_limit_alone = 23910 
RTWc_limit_alone = 21830 

Commands details: 
total_CMD = 740355 
n_nop = 603339 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 92476 
n_act = 3628 
n_pre = 3612 
n_ref = 0 
n_req = 64783 
total_req = 134140 

Dual Bus Interface Util: 
issued_total_row = 7240 
issued_total_col = 134140 
Row_Bus_Util =  0.009779 
CoL_Bus_Util = 0.181183 
Either_Row_CoL_Bus_Util = 0.185068 
Issued_on_Two_Bus_Simul_Util = 0.005894 
issued_two_Eff = 0.031850 
queue_avg = 4.162026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16203
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=607920 n_act=3672 n_pre=3656 n_ref_event=0 n_req=63617 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=87812 bw_util=0.1749
n_activity=221203 dram_eff=0.5853
bk0: 2560a 685434i bk1: 2560a 710801i bk2: 2560a 709566i bk3: 2560a 708301i bk4: 2560a 709492i bk5: 2560a 708760i bk6: 2560a 713320i bk7: 2560a 710700i bk8: 2608a 711700i bk9: 2608a 710124i bk10: 2688a 711854i bk11: 2688a 712017i bk12: 2672a 711558i bk13: 2672a 706179i bk14: 2624a 704586i bk15: 2624a 697541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942280
Row_Buffer_Locality_read = 0.963806
Row_Buffer_Locality_write = 0.901426
Bank_Level_Parallism = 2.963162
Bank_Level_Parallism_Col = 2.748175
Bank_Level_Parallism_Ready = 1.622973
write_to_read_ratio_blp_rw_average = 0.567682
GrpLevelPara = 2.191327 

BW Util details:
bwutil = 0.174884 
total_CMD = 740355 
util_bw = 129476 
Wasted_Col = 60395 
Wasted_Row = 8351 
Idle = 542133 

BW Util Bottlenecks: 
RCDc_limit = 8942 
RCDWRc_limit = 7615 
WTRc_limit = 27938 
RTWc_limit = 22778 
CCDLc_limit = 46779 
rwq = 0 
CCDLc_limit_alone = 40789 
WTRc_limit_alone = 23766 
RTWc_limit_alone = 20960 

Commands details: 
total_CMD = 740355 
n_nop = 607920 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 87812 
n_act = 3672 
n_pre = 3656 
n_ref = 0 
n_req = 63617 
total_req = 129476 

Dual Bus Interface Util: 
issued_total_row = 7328 
issued_total_col = 129476 
Row_Bus_Util =  0.009898 
CoL_Bus_Util = 0.174884 
Either_Row_CoL_Bus_Util = 0.178880 
Issued_on_Two_Bus_Simul_Util = 0.005901 
issued_two_Eff = 0.032990 
queue_avg = 4.046852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04685
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=609115 n_act=3556 n_pre=3540 n_ref_event=0 n_req=63358 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=86776 bw_util=0.1735
n_activity=217471 dram_eff=0.5906
bk0: 2560a 690324i bk1: 2560a 710176i bk2: 2560a 707611i bk3: 2560a 708188i bk4: 2560a 709503i bk5: 2560a 708340i bk6: 2560a 713086i bk7: 2560a 710534i bk8: 2608a 710993i bk9: 2608a 709843i bk10: 2688a 712723i bk11: 2688a 710819i bk12: 2672a 710665i bk13: 2672a 707727i bk14: 2624a 702045i bk15: 2624a 700987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943874
Row_Buffer_Locality_read = 0.965462
Row_Buffer_Locality_write = 0.902415
Bank_Level_Parallism = 3.010923
Bank_Level_Parallism_Col = 2.803831
Bank_Level_Parallism_Ready = 1.630512
write_to_read_ratio_blp_rw_average = 0.561490
GrpLevelPara = 2.211483 

BW Util details:
bwutil = 0.173484 
total_CMD = 740355 
util_bw = 128440 
Wasted_Col = 57656 
Wasted_Row = 8354 
Idle = 545905 

BW Util Bottlenecks: 
RCDc_limit = 8302 
RCDWRc_limit = 7239 
WTRc_limit = 27975 
RTWc_limit = 19613 
CCDLc_limit = 46027 
rwq = 0 
CCDLc_limit_alone = 40222 
WTRc_limit_alone = 23772 
RTWc_limit_alone = 18011 

Commands details: 
total_CMD = 740355 
n_nop = 609115 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 86776 
n_act = 3556 
n_pre = 3540 
n_ref = 0 
n_req = 63358 
total_req = 128440 

Dual Bus Interface Util: 
issued_total_row = 7096 
issued_total_col = 128440 
Row_Bus_Util =  0.009585 
CoL_Bus_Util = 0.173484 
Either_Row_CoL_Bus_Util = 0.177266 
Issued_on_Two_Bus_Simul_Util = 0.005803 
issued_two_Eff = 0.032734 
queue_avg = 4.042541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04254
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 6): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=604210 n_act=3293 n_pre=3277 n_ref_event=0 n_req=64701 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=92148 bw_util=0.1807
n_activity=224101 dram_eff=0.5971
bk0: 2560a 677416i bk1: 2560a 709028i bk2: 2560a 707954i bk3: 2560a 709130i bk4: 2560a 711142i bk5: 2560a 708112i bk6: 2560a 711886i bk7: 2560a 708749i bk8: 2608a 711382i bk9: 2608a 708894i bk10: 2688a 711199i bk11: 2688a 710426i bk12: 2672a 709451i bk13: 2672a 707515i bk14: 2624a 701175i bk15: 2624a 699824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949104
Row_Buffer_Locality_read = 0.971630
Row_Buffer_Locality_write = 0.908365
Bank_Level_Parallism = 3.022704
Bank_Level_Parallism_Col = 2.810077
Bank_Level_Parallism_Ready = 1.637596
write_to_read_ratio_blp_rw_average = 0.587038
GrpLevelPara = 2.217636 

BW Util details:
bwutil = 0.180740 
total_CMD = 740355 
util_bw = 133812 
Wasted_Col = 60642 
Wasted_Row = 6392 
Idle = 539509 

BW Util Bottlenecks: 
RCDc_limit = 5680 
RCDWRc_limit = 7244 
WTRc_limit = 31672 
RTWc_limit = 23346 
CCDLc_limit = 48963 
rwq = 0 
CCDLc_limit_alone = 42413 
WTRc_limit_alone = 27071 
RTWc_limit_alone = 21397 

Commands details: 
total_CMD = 740355 
n_nop = 604210 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 92148 
n_act = 3293 
n_pre = 3277 
n_ref = 0 
n_req = 64701 
total_req = 133812 

Dual Bus Interface Util: 
issued_total_row = 6570 
issued_total_col = 133812 
Row_Bus_Util =  0.008874 
CoL_Bus_Util = 0.180740 
Either_Row_CoL_Bus_Util = 0.183892 
Issued_on_Two_Bus_Simul_Util = 0.005723 
issued_two_Eff = 0.031121 
queue_avg = 4.208773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20877
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 6): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=604860 n_act=3261 n_pre=3245 n_ref_event=0 n_req=64537 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=91492 bw_util=0.1799
n_activity=224019 dram_eff=0.5944
bk0: 2560a 678760i bk1: 2560a 710309i bk2: 2560a 707252i bk3: 2560a 708720i bk4: 2560a 710733i bk5: 2560a 708780i bk6: 2560a 711530i bk7: 2560a 710227i bk8: 2608a 710445i bk9: 2608a 709506i bk10: 2688a 710589i bk11: 2688a 709882i bk12: 2672a 708825i bk13: 2672a 707241i bk14: 2624a 700772i bk15: 2624a 699852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949471
Row_Buffer_Locality_read = 0.971990
Row_Buffer_Locality_write = 0.908451
Bank_Level_Parallism = 3.025514
Bank_Level_Parallism_Col = 2.821275
Bank_Level_Parallism_Ready = 1.629390
write_to_read_ratio_blp_rw_average = 0.580881
GrpLevelPara = 2.212247 

BW Util details:
bwutil = 0.179854 
total_CMD = 740355 
util_bw = 133156 
Wasted_Col = 60626 
Wasted_Row = 6777 
Idle = 539796 

BW Util Bottlenecks: 
RCDc_limit = 5691 
RCDWRc_limit = 7162 
WTRc_limit = 31621 
RTWc_limit = 22880 
CCDLc_limit = 50122 
rwq = 0 
CCDLc_limit_alone = 43448 
WTRc_limit_alone = 26966 
RTWc_limit_alone = 20861 

Commands details: 
total_CMD = 740355 
n_nop = 604860 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 91492 
n_act = 3261 
n_pre = 3245 
n_ref = 0 
n_req = 64537 
total_req = 133156 

Dual Bus Interface Util: 
issued_total_row = 6506 
issued_total_col = 133156 
Row_Bus_Util =  0.008788 
CoL_Bus_Util = 0.179854 
Either_Row_CoL_Bus_Util = 0.183014 
Issued_on_Two_Bus_Simul_Util = 0.005628 
issued_two_Eff = 0.030754 
queue_avg = 4.343914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.34391
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 3): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=612716 n_act=3370 n_pre=3354 n_ref_event=0 n_req=62520 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=83424 bw_util=0.169
n_activity=207228 dram_eff=0.6036
bk0: 2560a 694059i bk1: 2560a 710456i bk2: 2560a 708114i bk3: 2560a 708863i bk4: 2560a 711735i bk5: 2560a 710381i bk6: 2560a 712878i bk7: 2560a 710908i bk8: 2608a 712877i bk9: 2608a 710777i bk10: 2688a 710956i bk11: 2688a 711137i bk12: 2672a 710160i bk13: 2672a 707188i bk14: 2624a 703262i bk15: 2624a 697291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946097
Row_Buffer_Locality_read = 0.971150
Row_Buffer_Locality_write = 0.896049
Bank_Level_Parallism = 3.142963
Bank_Level_Parallism_Col = 2.918631
Bank_Level_Parallism_Ready = 1.668401
write_to_read_ratio_blp_rw_average = 0.558876
GrpLevelPara = 2.275885 

BW Util details:
bwutil = 0.168957 
total_CMD = 740355 
util_bw = 125088 
Wasted_Col = 51558 
Wasted_Row = 6989 
Idle = 556720 

BW Util Bottlenecks: 
RCDc_limit = 5780 
RCDWRc_limit = 7634 
WTRc_limit = 25962 
RTWc_limit = 21056 
CCDLc_limit = 40351 
rwq = 0 
CCDLc_limit_alone = 34831 
WTRc_limit_alone = 22184 
RTWc_limit_alone = 19314 

Commands details: 
total_CMD = 740355 
n_nop = 612716 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 83424 
n_act = 3370 
n_pre = 3354 
n_ref = 0 
n_req = 62520 
total_req = 125088 

Dual Bus Interface Util: 
issued_total_row = 6724 
issued_total_col = 125088 
Row_Bus_Util =  0.009082 
CoL_Bus_Util = 0.168957 
Either_Row_CoL_Bus_Util = 0.172402 
Issued_on_Two_Bus_Simul_Util = 0.005636 
issued_two_Eff = 0.032694 
queue_avg = 4.026731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02673
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=619211 n_act=2963 n_pre=2947 n_ref_event=0 n_req=61008 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=77376 bw_util=0.1608
n_activity=196319 dram_eff=0.6064
bk0: 2560a 711502i bk1: 2560a 709442i bk2: 2560a 708113i bk3: 2560a 707127i bk4: 2560a 709656i bk5: 2560a 708674i bk6: 2560a 712176i bk7: 2560a 710228i bk8: 2608a 712606i bk9: 2608a 710622i bk10: 2688a 711967i bk11: 2688a 710869i bk12: 2672a 710533i bk13: 2672a 708913i bk14: 2624a 701806i bk15: 2624a 702172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951433
Row_Buffer_Locality_read = 0.973118
Row_Buffer_Locality_write = 0.904725
Bank_Level_Parallism = 3.278343
Bank_Level_Parallism_Col = 3.097621
Bank_Level_Parallism_Ready = 1.759157
write_to_read_ratio_blp_rw_average = 0.516764
GrpLevelPara = 2.340914 

BW Util details:
bwutil = 0.160788 
total_CMD = 740355 
util_bw = 119040 
Wasted_Col = 44880 
Wasted_Row = 6984 
Idle = 569451 

BW Util Bottlenecks: 
RCDc_limit = 5598 
RCDWRc_limit = 5795 
WTRc_limit = 21997 
RTWc_limit = 19155 
CCDLc_limit = 38338 
rwq = 0 
CCDLc_limit_alone = 33092 
WTRc_limit_alone = 18387 
RTWc_limit_alone = 17519 

Commands details: 
total_CMD = 740355 
n_nop = 619211 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 77376 
n_act = 2963 
n_pre = 2947 
n_ref = 0 
n_req = 61008 
total_req = 119040 

Dual Bus Interface Util: 
issued_total_row = 5910 
issued_total_col = 119040 
Row_Bus_Util =  0.007983 
CoL_Bus_Util = 0.160788 
Either_Row_CoL_Bus_Util = 0.163630 
Issued_on_Two_Bus_Simul_Util = 0.005141 
issued_two_Eff = 0.031417 
queue_avg = 4.133339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.13334
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=618227 n_act=3153 n_pre=3137 n_ref_event=0 n_req=61213 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=78195 bw_util=0.1619
n_activity=197976 dram_eff=0.6054
bk0: 2560a 710812i bk1: 2560a 709106i bk2: 2560a 709935i bk3: 2560a 706548i bk4: 2560a 711189i bk5: 2560a 707833i bk6: 2560a 712733i bk7: 2560a 710167i bk8: 2608a 713079i bk9: 2608a 709241i bk10: 2688a 711932i bk11: 2688a 710574i bk12: 2672a 709683i bk13: 2672a 708477i bk14: 2624a 701516i bk15: 2624a 699039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948491
Row_Buffer_Locality_read = 0.972254
Row_Buffer_Locality_write = 0.897846
Bank_Level_Parallism = 3.261163
Bank_Level_Parallism_Col = 3.067608
Bank_Level_Parallism_Ready = 1.721348
write_to_read_ratio_blp_rw_average = 0.517343
GrpLevelPara = 2.333620 

BW Util details:
bwutil = 0.161894 
total_CMD = 740355 
util_bw = 119859 
Wasted_Col = 45724 
Wasted_Row = 7677 
Idle = 567095 

BW Util Bottlenecks: 
RCDc_limit = 6143 
RCDWRc_limit = 6411 
WTRc_limit = 23271 
RTWc_limit = 19110 
CCDLc_limit = 38410 
rwq = 0 
CCDLc_limit_alone = 32928 
WTRc_limit_alone = 19240 
RTWc_limit_alone = 17659 

Commands details: 
total_CMD = 740355 
n_nop = 618227 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 78195 
n_act = 3153 
n_pre = 3137 
n_ref = 0 
n_req = 61213 
total_req = 119859 

Dual Bus Interface Util: 
issued_total_row = 6290 
issued_total_col = 119859 
Row_Bus_Util =  0.008496 
CoL_Bus_Util = 0.161894 
Either_Row_CoL_Bus_Util = 0.164959 
Issued_on_Two_Bus_Simul_Util = 0.005431 
issued_two_Eff = 0.032924 
queue_avg = 4.130828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.13083
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=619579 n_act=3294 n_pre=3278 n_ref_event=0 n_req=60784 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=76480 bw_util=0.1596
n_activity=200480 dram_eff=0.5893
bk0: 2560a 711134i bk1: 2560a 709490i bk2: 2560a 709025i bk3: 2560a 708070i bk4: 2560a 711401i bk5: 2560a 708223i bk6: 2560a 713350i bk7: 2560a 710906i bk8: 2608a 712231i bk9: 2608a 709389i bk10: 2688a 711752i bk11: 2688a 708116i bk12: 2672a 707940i bk13: 2672a 707122i bk14: 2624a 702307i bk15: 2624a 700030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945808
Row_Buffer_Locality_read = 0.968366
Row_Buffer_Locality_write = 0.896653
Bank_Level_Parallism = 3.235713
Bank_Level_Parallism_Col = 3.068558
Bank_Level_Parallism_Ready = 1.733021
write_to_read_ratio_blp_rw_average = 0.507232
GrpLevelPara = 2.347262 

BW Util details:
bwutil = 0.159578 
total_CMD = 740355 
util_bw = 118144 
Wasted_Col = 47376 
Wasted_Row = 9396 
Idle = 565439 

BW Util Bottlenecks: 
RCDc_limit = 8220 
RCDWRc_limit = 6200 
WTRc_limit = 22805 
RTWc_limit = 19739 
CCDLc_limit = 37945 
rwq = 0 
CCDLc_limit_alone = 32399 
WTRc_limit_alone = 18912 
RTWc_limit_alone = 18086 

Commands details: 
total_CMD = 740355 
n_nop = 619579 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 76480 
n_act = 3294 
n_pre = 3278 
n_ref = 0 
n_req = 60784 
total_req = 118144 

Dual Bus Interface Util: 
issued_total_row = 6572 
issued_total_col = 118144 
Row_Bus_Util =  0.008877 
CoL_Bus_Util = 0.159578 
Either_Row_CoL_Bus_Util = 0.163133 
Issued_on_Two_Bus_Simul_Util = 0.005322 
issued_two_Eff = 0.032622 
queue_avg = 4.207209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20721
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=621388 n_act=3210 n_pre=3194 n_ref_event=0 n_req=60391 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=74908 bw_util=0.1575
n_activity=195334 dram_eff=0.5968
bk0: 2560a 712930i bk1: 2560a 712543i bk2: 2560a 711247i bk3: 2560a 710743i bk4: 2560a 713091i bk5: 2560a 711653i bk6: 2560a 714813i bk7: 2560a 712584i bk8: 2608a 714852i bk9: 2608a 712301i bk10: 2688a 713406i bk11: 2688a 712664i bk12: 2672a 712915i bk13: 2672a 708952i bk14: 2624a 704370i bk15: 2624a 700402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946846
Row_Buffer_Locality_read = 0.970214
Row_Buffer_Locality_write = 0.894858
Bank_Level_Parallism = 3.077024
Bank_Level_Parallism_Col = 2.862809
Bank_Level_Parallism_Ready = 1.659429
write_to_read_ratio_blp_rw_average = 0.514552
GrpLevelPara = 2.265184 

BW Util details:
bwutil = 0.157454 
total_CMD = 740355 
util_bw = 116572 
Wasted_Col = 47195 
Wasted_Row = 7374 
Idle = 569214 

BW Util Bottlenecks: 
RCDc_limit = 6713 
RCDWRc_limit = 6702 
WTRc_limit = 21588 
RTWc_limit = 18779 
CCDLc_limit = 39116 
rwq = 0 
CCDLc_limit_alone = 33652 
WTRc_limit_alone = 17710 
RTWc_limit_alone = 17193 

Commands details: 
total_CMD = 740355 
n_nop = 621388 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 74908 
n_act = 3210 
n_pre = 3194 
n_ref = 0 
n_req = 60391 
total_req = 116572 

Dual Bus Interface Util: 
issued_total_row = 6404 
issued_total_col = 116572 
Row_Bus_Util =  0.008650 
CoL_Bus_Util = 0.157454 
Either_Row_CoL_Bus_Util = 0.160689 
Issued_on_Two_Bus_Simul_Util = 0.005415 
issued_two_Eff = 0.033698 
queue_avg = 3.873342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.87334
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=621733 n_act=3111 n_pre=3095 n_ref_event=0 n_req=60321 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=74628 bw_util=0.1571
n_activity=196937 dram_eff=0.5905
bk0: 2560a 713110i bk1: 2560a 711513i bk2: 2560a 710537i bk3: 2560a 708358i bk4: 2560a 712821i bk5: 2560a 710072i bk6: 2560a 714091i bk7: 2560a 713466i bk8: 2608a 715021i bk9: 2608a 712068i bk10: 2688a 713706i bk11: 2688a 711297i bk12: 2672a 710957i bk13: 2672a 709059i bk14: 2624a 703272i bk15: 2624a 702821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948426
Row_Buffer_Locality_read = 0.970982
Row_Buffer_Locality_write = 0.898054
Bank_Level_Parallism = 3.124254
Bank_Level_Parallism_Col = 2.910157
Bank_Level_Parallism_Ready = 1.673348
write_to_read_ratio_blp_rw_average = 0.511586
GrpLevelPara = 2.271002 

BW Util details:
bwutil = 0.157076 
total_CMD = 740355 
util_bw = 116292 
Wasted_Col = 47718 
Wasted_Row = 6857 
Idle = 569488 

BW Util Bottlenecks: 
RCDc_limit = 6397 
RCDWRc_limit = 6240 
WTRc_limit = 21217 
RTWc_limit = 20683 
CCDLc_limit = 39802 
rwq = 0 
CCDLc_limit_alone = 34444 
WTRc_limit_alone = 17711 
RTWc_limit_alone = 18831 

Commands details: 
total_CMD = 740355 
n_nop = 621733 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 74628 
n_act = 3111 
n_pre = 3095 
n_ref = 0 
n_req = 60321 
total_req = 116292 

Dual Bus Interface Util: 
issued_total_row = 6206 
issued_total_col = 116292 
Row_Bus_Util =  0.008382 
CoL_Bus_Util = 0.157076 
Either_Row_CoL_Bus_Util = 0.160223 
Issued_on_Two_Bus_Simul_Util = 0.005235 
issued_two_Eff = 0.032675 
queue_avg = 3.967691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.96769
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=620290 n_act=3151 n_pre=3135 n_ref_event=0 n_req=60672 n_rd=41658 n_rd_L2_A=0 n_write=0 n_wr_bk=76056 bw_util=0.159
n_activity=196681 dram_eff=0.5985
bk0: 2560a 713154i bk1: 2560a 710062i bk2: 2560a 709430i bk3: 2560a 709651i bk4: 2560a 710602i bk5: 2560a 710200i bk6: 2560a 714025i bk7: 2560a 712874i bk8: 2608a 712176i bk9: 2608a 711297i bk10: 2688a 712375i bk11: 2688a 711506i bk12: 2672a 710963i bk13: 2666a 708904i bk14: 2624a 702918i bk15: 2624a 700004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948065
Row_Buffer_Locality_read = 0.971890
Row_Buffer_Locality_write = 0.895866
Bank_Level_Parallism = 3.179490
Bank_Level_Parallism_Col = 2.970550
Bank_Level_Parallism_Ready = 1.685942
write_to_read_ratio_blp_rw_average = 0.514934
GrpLevelPara = 2.309344 

BW Util details:
bwutil = 0.158997 
total_CMD = 740355 
util_bw = 117714 
Wasted_Col = 47158 
Wasted_Row = 6920 
Idle = 568563 

BW Util Bottlenecks: 
RCDc_limit = 6298 
RCDWRc_limit = 6419 
WTRc_limit = 22744 
RTWc_limit = 20113 
CCDLc_limit = 39452 
rwq = 0 
CCDLc_limit_alone = 33941 
WTRc_limit_alone = 18892 
RTWc_limit_alone = 18454 

Commands details: 
total_CMD = 740355 
n_nop = 620290 
Read = 41658 
Write = 0 
L2_Alloc = 0 
L2_WB = 76056 
n_act = 3151 
n_pre = 3135 
n_ref = 0 
n_req = 60672 
total_req = 117714 

Dual Bus Interface Util: 
issued_total_row = 6286 
issued_total_col = 117714 
Row_Bus_Util =  0.008491 
CoL_Bus_Util = 0.158997 
Either_Row_CoL_Bus_Util = 0.162172 
Issued_on_Two_Bus_Simul_Util = 0.005315 
issued_two_Eff = 0.032774 
queue_avg = 4.070658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07066
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=619986 n_act=3063 n_pre=3047 n_ref_event=0 n_req=60775 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=76476 bw_util=0.1596
n_activity=197646 dram_eff=0.5977
bk0: 2560a 712143i bk1: 2560a 710428i bk2: 2560a 709728i bk3: 2560a 708867i bk4: 2560a 711081i bk5: 2560a 709057i bk6: 2560a 714611i bk7: 2560a 712751i bk8: 2608a 711937i bk9: 2608a 710877i bk10: 2688a 711328i bk11: 2688a 710940i bk12: 2672a 709425i bk13: 2664a 706309i bk14: 2624a 703458i bk15: 2624a 701461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949601
Row_Buffer_Locality_read = 0.972969
Row_Buffer_Locality_write = 0.898687
Bank_Level_Parallism = 3.215318
Bank_Level_Parallism_Col = 3.019014
Bank_Level_Parallism_Ready = 1.723623
write_to_read_ratio_blp_rw_average = 0.512708
GrpLevelPara = 2.336841 

BW Util details:
bwutil = 0.159561 
total_CMD = 740355 
util_bw = 118132 
Wasted_Col = 46332 
Wasted_Row = 7231 
Idle = 568660 

BW Util Bottlenecks: 
RCDc_limit = 6016 
RCDWRc_limit = 6017 
WTRc_limit = 21592 
RTWc_limit = 20371 
CCDLc_limit = 38328 
rwq = 0 
CCDLc_limit_alone = 33299 
WTRc_limit_alone = 18176 
RTWc_limit_alone = 18758 

Commands details: 
total_CMD = 740355 
n_nop = 619986 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 76476 
n_act = 3063 
n_pre = 3047 
n_ref = 0 
n_req = 60775 
total_req = 118132 

Dual Bus Interface Util: 
issued_total_row = 6110 
issued_total_col = 118132 
Row_Bus_Util =  0.008253 
CoL_Bus_Util = 0.159561 
Either_Row_CoL_Bus_Util = 0.162583 
Issued_on_Two_Bus_Simul_Util = 0.005231 
issued_two_Eff = 0.032176 
queue_avg = 4.203719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20372
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=620837 n_act=3146 n_pre=3130 n_ref_event=0 n_req=60546 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=75560 bw_util=0.1583
n_activity=197404 dram_eff=0.5938
bk0: 2560a 713198i bk1: 2560a 711577i bk2: 2560a 711416i bk3: 2560a 710989i bk4: 2560a 712235i bk5: 2560a 710354i bk6: 2560a 712316i bk7: 2560a 711216i bk8: 2608a 713711i bk9: 2608a 710535i bk10: 2688a 711647i bk11: 2688a 710722i bk12: 2672a 710838i bk13: 2664a 706492i bk14: 2624a 702621i bk15: 2624a 701888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948040
Row_Buffer_Locality_read = 0.972321
Row_Buffer_Locality_write = 0.894494
Bank_Level_Parallism = 3.176184
Bank_Level_Parallism_Col = 2.974450
Bank_Level_Parallism_Ready = 1.683311
write_to_read_ratio_blp_rw_average = 0.516320
GrpLevelPara = 2.309384 

BW Util details:
bwutil = 0.158324 
total_CMD = 740355 
util_bw = 117216 
Wasted_Col = 46584 
Wasted_Row = 7623 
Idle = 568932 

BW Util Bottlenecks: 
RCDc_limit = 6275 
RCDWRc_limit = 6560 
WTRc_limit = 21830 
RTWc_limit = 19435 
CCDLc_limit = 39029 
rwq = 0 
CCDLc_limit_alone = 33528 
WTRc_limit_alone = 18055 
RTWc_limit_alone = 17709 

Commands details: 
total_CMD = 740355 
n_nop = 620837 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 75560 
n_act = 3146 
n_pre = 3130 
n_ref = 0 
n_req = 60546 
total_req = 117216 

Dual Bus Interface Util: 
issued_total_row = 6276 
issued_total_col = 117216 
Row_Bus_Util =  0.008477 
CoL_Bus_Util = 0.158324 
Either_Row_CoL_Bus_Util = 0.161433 
Issued_on_Two_Bus_Simul_Util = 0.005368 
issued_two_Eff = 0.033250 
queue_avg = 4.032370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03237
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=619142 n_act=3052 n_pre=3036 n_ref_event=0 n_req=60983 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=77308 bw_util=0.1607
n_activity=197885 dram_eff=0.6012
bk0: 2560a 710712i bk1: 2560a 709195i bk2: 2560a 710641i bk3: 2560a 709329i bk4: 2560a 709704i bk5: 2560a 707594i bk6: 2560a 712351i bk7: 2560a 710552i bk8: 2608a 711954i bk9: 2608a 710536i bk10: 2688a 710561i bk11: 2688a 710990i bk12: 2672a 711129i bk13: 2664a 704845i bk14: 2624a 702208i bk15: 2624a 701497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949953
Row_Buffer_Locality_read = 0.972417
Row_Buffer_Locality_write = 0.901537
Bank_Level_Parallism = 3.282356
Bank_Level_Parallism_Col = 3.092402
Bank_Level_Parallism_Ready = 1.773688
write_to_read_ratio_blp_rw_average = 0.514456
GrpLevelPara = 2.344237 

BW Util details:
bwutil = 0.160685 
total_CMD = 740355 
util_bw = 118964 
Wasted_Col = 45216 
Wasted_Row = 7302 
Idle = 568873 

BW Util Bottlenecks: 
RCDc_limit = 6086 
RCDWRc_limit = 5892 
WTRc_limit = 21034 
RTWc_limit = 19089 
CCDLc_limit = 37822 
rwq = 0 
CCDLc_limit_alone = 32817 
WTRc_limit_alone = 17647 
RTWc_limit_alone = 17471 

Commands details: 
total_CMD = 740355 
n_nop = 619142 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 77308 
n_act = 3052 
n_pre = 3036 
n_ref = 0 
n_req = 60983 
total_req = 118964 

Dual Bus Interface Util: 
issued_total_row = 6088 
issued_total_col = 118964 
Row_Bus_Util =  0.008223 
CoL_Bus_Util = 0.160685 
Either_Row_CoL_Bus_Util = 0.163723 
Issued_on_Two_Bus_Simul_Util = 0.005185 
issued_two_Eff = 0.031672 
queue_avg = 4.220160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22016
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=618330 n_act=3342 n_pre=3326 n_ref_event=0 n_req=61060 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=77616 bw_util=0.1611
n_activity=203559 dram_eff=0.5859
bk0: 2560a 710097i bk1: 2560a 708439i bk2: 2560a 709633i bk3: 2560a 709052i bk4: 2560a 709755i bk5: 2560a 708144i bk6: 2560a 712155i bk7: 2560a 710800i bk8: 2608a 712292i bk9: 2608a 708527i bk10: 2688a 710748i bk11: 2688a 709362i bk12: 2672a 710792i bk13: 2664a 704918i bk14: 2624a 700201i bk15: 2624a 698443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945267
Row_Buffer_Locality_read = 0.966295
Row_Buffer_Locality_write = 0.900124
Bank_Level_Parallism = 3.217000
Bank_Level_Parallism_Col = 3.070085
Bank_Level_Parallism_Ready = 1.762618
write_to_read_ratio_blp_rw_average = 0.508286
GrpLevelPara = 2.320968 

BW Util details:
bwutil = 0.161101 
total_CMD = 740355 
util_bw = 119272 
Wasted_Col = 48576 
Wasted_Row = 10387 
Idle = 562120 

BW Util Bottlenecks: 
RCDc_limit = 9268 
RCDWRc_limit = 6071 
WTRc_limit = 21692 
RTWc_limit = 19922 
CCDLc_limit = 38204 
rwq = 0 
CCDLc_limit_alone = 33034 
WTRc_limit_alone = 18194 
RTWc_limit_alone = 18250 

Commands details: 
total_CMD = 740355 
n_nop = 618330 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 77616 
n_act = 3342 
n_pre = 3326 
n_ref = 0 
n_req = 61060 
total_req = 119272 

Dual Bus Interface Util: 
issued_total_row = 6668 
issued_total_col = 119272 
Row_Bus_Util =  0.009006 
CoL_Bus_Util = 0.161101 
Either_Row_CoL_Bus_Util = 0.164820 
Issued_on_Two_Bus_Simul_Util = 0.005288 
issued_two_Eff = 0.032084 
queue_avg = 4.432614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43261
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=610879 n_act=3386 n_pre=3370 n_ref_event=0 n_req=62969 n_rd=41650 n_rd_L2_A=0 n_write=0 n_wr_bk=85276 bw_util=0.1714
n_activity=211936 dram_eff=0.5989
bk0: 2560a 711281i bk1: 2560a 708126i bk2: 2560a 690923i bk3: 2560a 709563i bk4: 2560a 711344i bk5: 2560a 708635i bk6: 2560a 712754i bk7: 2560a 710426i bk8: 2608a 712109i bk9: 2608a 710558i bk10: 2682a 710666i bk11: 2688a 709496i bk12: 2672a 710102i bk13: 2664a 705254i bk14: 2624a 699580i bk15: 2624a 701601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946227
Row_Buffer_Locality_read = 0.965618
Row_Buffer_Locality_write = 0.908345
Bank_Level_Parallism = 3.086498
Bank_Level_Parallism_Col = 2.898003
Bank_Level_Parallism_Ready = 1.711903
write_to_read_ratio_blp_rw_average = 0.554484
GrpLevelPara = 2.274112 

BW Util details:
bwutil = 0.171439 
total_CMD = 740355 
util_bw = 126926 
Wasted_Col = 54622 
Wasted_Row = 8386 
Idle = 550421 

BW Util Bottlenecks: 
RCDc_limit = 8267 
RCDWRc_limit = 6390 
WTRc_limit = 26747 
RTWc_limit = 19940 
CCDLc_limit = 43341 
rwq = 0 
CCDLc_limit_alone = 37414 
WTRc_limit_alone = 22332 
RTWc_limit_alone = 18428 

Commands details: 
total_CMD = 740355 
n_nop = 610879 
Read = 41650 
Write = 0 
L2_Alloc = 0 
L2_WB = 85276 
n_act = 3386 
n_pre = 3370 
n_ref = 0 
n_req = 62969 
total_req = 126926 

Dual Bus Interface Util: 
issued_total_row = 6756 
issued_total_col = 126926 
Row_Bus_Util =  0.009125 
CoL_Bus_Util = 0.171439 
Either_Row_CoL_Bus_Util = 0.174884 
Issued_on_Two_Bus_Simul_Util = 0.005681 
issued_two_Eff = 0.032485 
queue_avg = 4.428719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.42872
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=611090 n_act=3462 n_pre=3446 n_ref_event=0 n_req=62871 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=84860 bw_util=0.1709
n_activity=212162 dram_eff=0.5963
bk0: 2560a 710867i bk1: 2560a 709393i bk2: 2560a 690954i bk3: 2560a 708838i bk4: 2560a 708955i bk5: 2560a 708348i bk6: 2560a 711689i bk7: 2560a 710877i bk8: 2608a 711904i bk9: 2608a 709845i bk10: 2688a 708995i bk11: 2688a 710106i bk12: 2672a 708896i bk13: 2664a 706284i bk14: 2624a 701102i bk15: 2624a 699595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944935
Row_Buffer_Locality_read = 0.964543
Row_Buffer_Locality_write = 0.906434
Bank_Level_Parallism = 3.100511
Bank_Level_Parallism_Col = 2.908420
Bank_Level_Parallism_Ready = 1.686609
write_to_read_ratio_blp_rw_average = 0.548056
GrpLevelPara = 2.248718 

BW Util details:
bwutil = 0.170886 
total_CMD = 740355 
util_bw = 126516 
Wasted_Col = 56032 
Wasted_Row = 8357 
Idle = 549450 

BW Util Bottlenecks: 
RCDc_limit = 8752 
RCDWRc_limit = 6266 
WTRc_limit = 27466 
RTWc_limit = 21678 
CCDLc_limit = 44080 
rwq = 0 
CCDLc_limit_alone = 38239 
WTRc_limit_alone = 23299 
RTWc_limit_alone = 20004 

Commands details: 
total_CMD = 740355 
n_nop = 611090 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 84860 
n_act = 3462 
n_pre = 3446 
n_ref = 0 
n_req = 62871 
total_req = 126516 

Dual Bus Interface Util: 
issued_total_row = 6908 
issued_total_col = 126516 
Row_Bus_Util =  0.009331 
CoL_Bus_Util = 0.170886 
Either_Row_CoL_Bus_Util = 0.174599 
Issued_on_Two_Bus_Simul_Util = 0.005618 
issued_two_Eff = 0.032174 
queue_avg = 4.225674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22567
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=612167 n_act=3353 n_pre=3337 n_ref_event=0 n_req=62658 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=84008 bw_util=0.1697
n_activity=209710 dram_eff=0.5992
bk0: 2560a 709664i bk1: 2560a 710393i bk2: 2560a 693007i bk3: 2560a 709996i bk4: 2560a 710276i bk5: 2560a 709624i bk6: 2560a 712779i bk7: 2560a 711891i bk8: 2608a 713870i bk9: 2608a 711086i bk10: 2688a 710371i bk11: 2688a 709148i bk12: 2672a 710326i bk13: 2664a 706702i bk14: 2624a 701833i bk15: 2624a 699911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946487
Row_Buffer_Locality_read = 0.966151
Row_Buffer_Locality_write = 0.907485
Bank_Level_Parallism = 3.075871
Bank_Level_Parallism_Col = 2.872664
Bank_Level_Parallism_Ready = 1.693182
write_to_read_ratio_blp_rw_average = 0.550011
GrpLevelPara = 2.251480 

BW Util details:
bwutil = 0.169735 
total_CMD = 740355 
util_bw = 125664 
Wasted_Col = 54694 
Wasted_Row = 7381 
Idle = 552616 

BW Util Bottlenecks: 
RCDc_limit = 7953 
RCDWRc_limit = 6197 
WTRc_limit = 26873 
RTWc_limit = 22019 
CCDLc_limit = 43684 
rwq = 0 
CCDLc_limit_alone = 37366 
WTRc_limit_alone = 22562 
RTWc_limit_alone = 20012 

Commands details: 
total_CMD = 740355 
n_nop = 612167 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 84008 
n_act = 3353 
n_pre = 3337 
n_ref = 0 
n_req = 62658 
total_req = 125664 

Dual Bus Interface Util: 
issued_total_row = 6690 
issued_total_col = 125664 
Row_Bus_Util =  0.009036 
CoL_Bus_Util = 0.169735 
Either_Row_CoL_Bus_Util = 0.173144 
Issued_on_Two_Bus_Simul_Util = 0.005627 
issued_two_Eff = 0.032499 
queue_avg = 4.044664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04466
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=614001 n_act=3094 n_pre=3078 n_ref_event=0 n_req=62291 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=82540 bw_util=0.1678
n_activity=203095 dram_eff=0.6115
bk0: 2560a 711835i bk1: 2560a 709331i bk2: 2560a 697298i bk3: 2560a 709621i bk4: 2560a 709850i bk5: 2560a 708680i bk6: 2560a 711840i bk7: 2560a 710365i bk8: 2608a 712700i bk9: 2608a 710471i bk10: 2688a 710375i bk11: 2688a 707866i bk12: 2672a 710029i bk13: 2664a 707292i bk14: 2624a 701417i bk15: 2624a 698397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950330
Row_Buffer_Locality_read = 0.972489
Row_Buffer_Locality_write = 0.905597
Bank_Level_Parallism = 3.223447
Bank_Level_Parallism_Col = 3.034549
Bank_Level_Parallism_Ready = 1.748277
write_to_read_ratio_blp_rw_average = 0.541421
GrpLevelPara = 2.325288 

BW Util details:
bwutil = 0.167752 
total_CMD = 740355 
util_bw = 124196 
Wasted_Col = 48776 
Wasted_Row = 7147 
Idle = 560236 

BW Util Bottlenecks: 
RCDc_limit = 5760 
RCDWRc_limit = 5977 
WTRc_limit = 25931 
RTWc_limit = 19430 
CCDLc_limit = 40034 
rwq = 0 
CCDLc_limit_alone = 34552 
WTRc_limit_alone = 22007 
RTWc_limit_alone = 17872 

Commands details: 
total_CMD = 740355 
n_nop = 614001 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 82540 
n_act = 3094 
n_pre = 3078 
n_ref = 0 
n_req = 62291 
total_req = 124196 

Dual Bus Interface Util: 
issued_total_row = 6172 
issued_total_col = 124196 
Row_Bus_Util =  0.008337 
CoL_Bus_Util = 0.167752 
Either_Row_CoL_Bus_Util = 0.170667 
Issued_on_Two_Bus_Simul_Util = 0.005422 
issued_two_Eff = 0.031768 
queue_avg = 4.227271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22727
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740355 n_nop=612338 n_act=3126 n_pre=3110 n_ref_event=0 n_req=62682 n_rd=41652 n_rd_L2_A=0 n_write=0 n_wr_bk=84120 bw_util=0.1699
n_activity=208661 dram_eff=0.6028
bk0: 2560a 711386i bk1: 2560a 709736i bk2: 2560a 694493i bk3: 2560a 707145i bk4: 2560a 710640i bk5: 2560a 708246i bk6: 2560a 711384i bk7: 2560a 709559i bk8: 2608a 711835i bk9: 2608a 708908i bk10: 2688a 710095i bk11: 2688a 708880i bk12: 2672a 710015i bk13: 2664a 705688i bk14: 2624a 698807i bk15: 2620a 700453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950129
Row_Buffer_Locality_read = 0.972534
Row_Buffer_Locality_write = 0.905754
Bank_Level_Parallism = 3.193124
Bank_Level_Parallism_Col = 2.997312
Bank_Level_Parallism_Ready = 1.727141
write_to_read_ratio_blp_rw_average = 0.549210
GrpLevelPara = 2.293704 

BW Util details:
bwutil = 0.169881 
total_CMD = 740355 
util_bw = 125772 
Wasted_Col = 52227 
Wasted_Row = 7115 
Idle = 555241 

BW Util Bottlenecks: 
RCDc_limit = 5756 
RCDWRc_limit = 6341 
WTRc_limit = 27675 
RTWc_limit = 21709 
CCDLc_limit = 43338 
rwq = 0 
CCDLc_limit_alone = 37385 
WTRc_limit_alone = 23496 
RTWc_limit_alone = 19935 

Commands details: 
total_CMD = 740355 
n_nop = 612338 
Read = 41652 
Write = 0 
L2_Alloc = 0 
L2_WB = 84120 
n_act = 3126 
n_pre = 3110 
n_ref = 0 
n_req = 62682 
total_req = 125772 

Dual Bus Interface Util: 
issued_total_row = 6236 
issued_total_col = 125772 
Row_Bus_Util =  0.008423 
CoL_Bus_Util = 0.169881 
Either_Row_CoL_Bus_Util = 0.172913 
Issued_on_Two_Bus_Simul_Util = 0.005391 
issued_two_Eff = 0.031176 
queue_avg = 4.333709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.33371

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136224, Miss = 89100, Miss_rate = 0.654, Pending_hits = 184, Reservation_fails = 11937
L2_cache_bank[1]: Access = 146544, Miss = 101653, Miss_rate = 0.694, Pending_hits = 159, Reservation_fails = 8321
L2_cache_bank[2]: Access = 146544, Miss = 98309, Miss_rate = 0.671, Pending_hits = 196, Reservation_fails = 13109
L2_cache_bank[3]: Access = 151257, Miss = 107950, Miss_rate = 0.714, Pending_hits = 171, Reservation_fails = 13323
L2_cache_bank[4]: Access = 151257, Miss = 105309, Miss_rate = 0.696, Pending_hits = 179, Reservation_fails = 10348
L2_cache_bank[5]: Access = 146544, Miss = 104225, Miss_rate = 0.711, Pending_hits = 156, Reservation_fails = 9108
L2_cache_bank[6]: Access = 146544, Miss = 101669, Miss_rate = 0.694, Pending_hits = 175, Reservation_fails = 12135
L2_cache_bank[7]: Access = 151257, Miss = 105909, Miss_rate = 0.700, Pending_hits = 184, Reservation_fails = 14405
L2_cache_bank[8]: Access = 151257, Miss = 105939, Miss_rate = 0.700, Pending_hits = 185, Reservation_fails = 14374
L2_cache_bank[9]: Access = 146544, Miss = 97741, Miss_rate = 0.667, Pending_hits = 175, Reservation_fails = 11523
L2_cache_bank[10]: Access = 146544, Miss = 101438, Miss_rate = 0.692, Pending_hits = 193, Reservation_fails = 14064
L2_cache_bank[11]: Access = 151250, Miss = 102699, Miss_rate = 0.679, Pending_hits = 179, Reservation_fails = 13595
L2_cache_bank[12]: Access = 151257, Miss = 107983, Miss_rate = 0.714, Pending_hits = 193, Reservation_fails = 11623
L2_cache_bank[13]: Access = 146512, Miss = 101610, Miss_rate = 0.694, Pending_hits = 171, Reservation_fails = 10294
L2_cache_bank[14]: Access = 146544, Miss = 104188, Miss_rate = 0.711, Pending_hits = 195, Reservation_fails = 12105
L2_cache_bank[15]: Access = 151222, Miss = 101380, Miss_rate = 0.670, Pending_hits = 188, Reservation_fails = 12031
L2_cache_bank[16]: Access = 151257, Miss = 102730, Miss_rate = 0.679, Pending_hits = 167, Reservation_fails = 9538
L2_cache_bank[17]: Access = 146512, Miss = 96797, Miss_rate = 0.661, Pending_hits = 188, Reservation_fails = 13903
L2_cache_bank[18]: Access = 146544, Miss = 97048, Miss_rate = 0.662, Pending_hits = 197, Reservation_fails = 11203
L2_cache_bank[19]: Access = 151222, Miss = 95253, Miss_rate = 0.630, Pending_hits = 186, Reservation_fails = 16183
L2_cache_bank[20]: Access = 151250, Miss = 102580, Miss_rate = 0.678, Pending_hits = 194, Reservation_fails = 14126
L2_cache_bank[21]: Access = 146512, Miss = 90342, Miss_rate = 0.617, Pending_hits = 199, Reservation_fails = 17113
L2_cache_bank[22]: Access = 146512, Miss = 98391, Miss_rate = 0.672, Pending_hits = 187, Reservation_fails = 13078
L2_cache_bank[23]: Access = 78516, Miss = 35188, Miss_rate = 0.448, Pending_hits = 190, Reservation_fails = 12420
L2_cache_bank[24]: Access = 151222, Miss = 101072, Miss_rate = 0.668, Pending_hits = 189, Reservation_fails = 11271
L2_cache_bank[25]: Access = 63536, Miss = 23716, Miss_rate = 0.373, Pending_hits = 172, Reservation_fails = 9546
L2_cache_bank[26]: Access = 146512, Miss = 96418, Miss_rate = 0.658, Pending_hits = 187, Reservation_fails = 9421
L2_cache_bank[27]: Access = 63536, Miss = 23775, Miss_rate = 0.374, Pending_hits = 180, Reservation_fails = 9154
L2_cache_bank[28]: Access = 151222, Miss = 97424, Miss_rate = 0.644, Pending_hits = 179, Reservation_fails = 11379
L2_cache_bank[29]: Access = 63536, Miss = 23910, Miss_rate = 0.376, Pending_hits = 197, Reservation_fails = 17685
L2_cache_bank[30]: Access = 146512, Miss = 92298, Miss_rate = 0.630, Pending_hits = 179, Reservation_fails = 11914
L2_cache_bank[31]: Access = 63536, Miss = 23905, Miss_rate = 0.376, Pending_hits = 199, Reservation_fails = 15194
L2_cache_bank[32]: Access = 78516, Miss = 35583, Miss_rate = 0.453, Pending_hits = 180, Reservation_fails = 14610
L2_cache_bank[33]: Access = 63536, Miss = 23883, Miss_rate = 0.376, Pending_hits = 189, Reservation_fails = 9918
L2_cache_bank[34]: Access = 63536, Miss = 23933, Miss_rate = 0.377, Pending_hits = 152, Reservation_fails = 1063
L2_cache_bank[35]: Access = 63536, Miss = 23807, Miss_rate = 0.375, Pending_hits = 135, Reservation_fails = 1943
L2_cache_bank[36]: Access = 63536, Miss = 24026, Miss_rate = 0.378, Pending_hits = 139, Reservation_fails = 1309
L2_cache_bank[37]: Access = 63536, Miss = 23841, Miss_rate = 0.375, Pending_hits = 147, Reservation_fails = 1227
L2_cache_bank[38]: Access = 63536, Miss = 24122, Miss_rate = 0.380, Pending_hits = 128, Reservation_fails = 1167
L2_cache_bank[39]: Access = 63536, Miss = 23958, Miss_rate = 0.377, Pending_hits = 140, Reservation_fails = 2150
L2_cache_bank[40]: Access = 63536, Miss = 24099, Miss_rate = 0.379, Pending_hits = 143, Reservation_fails = 1248
L2_cache_bank[41]: Access = 63536, Miss = 24143, Miss_rate = 0.380, Pending_hits = 135, Reservation_fails = 1880
L2_cache_bank[42]: Access = 63536, Miss = 24047, Miss_rate = 0.378, Pending_hits = 141, Reservation_fails = 1958
L2_cache_bank[43]: Access = 63536, Miss = 24267, Miss_rate = 0.382, Pending_hits = 137, Reservation_fails = 2317
L2_cache_bank[44]: Access = 63536, Miss = 24088, Miss_rate = 0.379, Pending_hits = 147, Reservation_fails = 1603
L2_cache_bank[45]: Access = 63518, Miss = 24189, Miss_rate = 0.381, Pending_hits = 138, Reservation_fails = 1588
L2_cache_bank[46]: Access = 63536, Miss = 24054, Miss_rate = 0.379, Pending_hits = 135, Reservation_fails = 1902
L2_cache_bank[47]: Access = 63616, Miss = 24079, Miss_rate = 0.379, Pending_hits = 159, Reservation_fails = 2504
L2_cache_bank[48]: Access = 63536, Miss = 24167, Miss_rate = 0.380, Pending_hits = 140, Reservation_fails = 944
L2_cache_bank[49]: Access = 63616, Miss = 24000, Miss_rate = 0.377, Pending_hits = 154, Reservation_fails = 1478
L2_cache_bank[50]: Access = 63536, Miss = 23765, Miss_rate = 0.374, Pending_hits = 136, Reservation_fails = 2060
L2_cache_bank[51]: Access = 63616, Miss = 23714, Miss_rate = 0.373, Pending_hits = 149, Reservation_fails = 2062
L2_cache_bank[52]: Access = 63536, Miss = 23700, Miss_rate = 0.373, Pending_hits = 149, Reservation_fails = 2010
L2_cache_bank[53]: Access = 63616, Miss = 23779, Miss_rate = 0.374, Pending_hits = 153, Reservation_fails = 2238
L2_cache_bank[54]: Access = 136254, Miss = 89427, Miss_rate = 0.656, Pending_hits = 186, Reservation_fails = 8541
L2_cache_bank[55]: Access = 63616, Miss = 23947, Miss_rate = 0.376, Pending_hits = 184, Reservation_fails = 8995
L2_cache_bank[56]: Access = 146544, Miss = 98790, Miss_rate = 0.674, Pending_hits = 177, Reservation_fails = 8431
L2_cache_bank[57]: Access = 63616, Miss = 23594, Miss_rate = 0.371, Pending_hits = 188, Reservation_fails = 10975
L2_cache_bank[58]: Access = 151257, Miss = 105763, Miss_rate = 0.699, Pending_hits = 177, Reservation_fails = 9450
L2_cache_bank[59]: Access = 63616, Miss = 23483, Miss_rate = 0.369, Pending_hits = 189, Reservation_fails = 11781
L2_cache_bank[60]: Access = 146544, Miss = 101793, Miss_rate = 0.695, Pending_hits = 165, Reservation_fails = 6853
L2_cache_bank[61]: Access = 63616, Miss = 23627, Miss_rate = 0.371, Pending_hits = 176, Reservation_fails = 5259
L2_cache_bank[62]: Access = 151257, Miss = 106173, Miss_rate = 0.702, Pending_hits = 169, Reservation_fails = 9952
L2_cache_bank[63]: Access = 63552, Miss = 23711, Miss_rate = 0.373, Pending_hits = 164, Reservation_fails = 10589
L2_total_cache_accesses = 6798184
L2_total_cache_misses = 3997501
L2_total_cache_miss_rate = 0.5880
L2_total_cache_pending_hits = 10874
L2_total_cache_reservation_fails = 545428
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25442
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 333289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 545428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 999855
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2764367
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2638373
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5428724
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 23280
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 522148
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=7130216
icnt_total_pkts_simt_to_mem=7130216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7130216
Req_Network_cycles = 985979
Req_Network_injected_packets_per_cycle =       7.2316 
Req_Network_conflicts_per_cycle =       8.7614
Req_Network_conflicts_per_cycle_util =      10.1288
Req_Bank_Level_Parallism =       8.3602
Req_Network_in_buffer_full_per_cycle =       1.8206
Req_Network_in_buffer_avg_util =      28.7797
Req_Network_out_buffer_full_per_cycle =       0.0853
Req_Network_out_buffer_avg_util =       9.2068

Reply_Network_injected_packets_num = 7130216
Reply_Network_cycles = 985979
Reply_Network_injected_packets_per_cycle =        7.2316
Reply_Network_conflicts_per_cycle =        8.8719
Reply_Network_conflicts_per_cycle_util =      10.2195
Reply_Bank_Level_Parallism =       8.3301
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.0253
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0904
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 24 min, 40 sec (12280 sec)
gpgpu_simulation_rate = 305078 (inst/sec)
gpgpu_simulation_rate = 80 (cycle/sec)
gpgpu_silicon_slowdown = 14150000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
