2-2-2-3-2-input OR-OR-OR-AND-AND-OR-OR-AND-Invert gate
.cell OOOAAOOAI22232
.origin OOOAAOAI22231
.inputs E1 E D2 D1 D C1 C B1 B A1 A 
.outputs Y 
pmos E1 N9 vdd vdd g 2 6 2
pmos E N8 N9 vdd g 1 6 1
pmos D2 N5 vdd vdd g 3 5 3
pmos D1 N5 vdd vdd g 3 4 3
pmos D N5 vdd vdd g 3 3 3
pmos C1 N4 N5 vdd g 2 3 2
pmos C N3 N4 vdd g 1 3 1
pmos B1 N2 N5 vdd g 2 2 2
pmos B N1 N2 vdd g 1 2 1
pmos A1 N N5 vdd g 2 1 2
pmos A Y N vdd g 1 1 1
nmos E1 N8 gnd gnd 1 4 6 -4
nmos E N8 gnd gnd 1 4 5 -4
nmos D2 N7 N8 gnd 1 3 5 -3
nmos D1 N6 N7 gnd 1 2 5 -2
nmos D N5 N6 gnd 1 1 5 -1
nmos C1 N3 N8 gnd 1 3 4 -3
nmos C N3 N8 gnd 1 3 3 -3
nmos B1 N1 N3 gnd 1 2 3 -2
nmos B N1 N3 gnd 1 2 2 -2
nmos A1 Y N1 gnd 1 1 2 -1
nmos A Y N1 gnd 1 1 1 -1
.end