// Seed: 1821790526
module module_0 #(
    parameter id_7 = 32'd68,
    parameter id_8 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  module_2(); defparam id_7.id_8 = 1;
endmodule
module module_1;
  wand id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
  assign id_1 = 1;
endmodule
module module_2;
  logic [7:0] id_1;
  integer id_2 (
      .id_0(1),
      .id_1(),
      .id_2(id_1),
      .id_3(1),
      .id_4(id_1),
      .id_5(id_1),
      .id_6(1),
      .id_7(1)
  );
  assign id_1 = id_1[1<1];
endmodule
