
Starting:    C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
Hostname:    DESKTOP-95FBL6H
Date:        Tue Feb  9 18:10:41 2021
Version:     O-2018.09M-SP1-1

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log sccb_desgin_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

auto_infer_blackbox is not supported in current product.
log file: "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\synthesis\sccb_desgin.srr"
Running: synthesis in foreground

Running sccb_desgin_syn|synthesis

Running Flow: compile (Compile) on sccb_desgin_syn|synthesis
# Tue Feb  9 18:10:41 2021

Running Flow: compile_flow (Compile Process) on sccb_desgin_syn|synthesis
# Tue Feb  9 18:10:41 2021

Running: compiler (Compile Input) on sccb_desgin_syn|synthesis
# Tue Feb  9 18:10:41 2021
Copied C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\synthesis\synwork\sccb_desgin_comp.srs to C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\synthesis\sccb_desgin.srs

compiler completed
# Tue Feb  9 18:10:43 2021

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on sccb_desgin_syn|synthesis
# Tue Feb  9 18:10:43 2021

multi_srs_gen completed
# Tue Feb  9 18:10:43 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\synthesis\synwork\sccb_desgin_mult.srs to C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\synthesis\sccb_desgin.srs
Complete: Compile Process on sccb_desgin_syn|synthesis

Running: premap (Premap) on sccb_desgin_syn|synthesis
# Tue Feb  9 18:10:43 2021

premap completed with warnings
# Tue Feb  9 18:10:44 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on sccb_desgin_syn|synthesis

Running Flow: map (Map) on sccb_desgin_syn|synthesis
# Tue Feb  9 18:10:44 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on sccb_desgin_syn|synthesis
# Tue Feb  9 18:10:44 2021
Copied C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\synthesis\synwork\sccb_desgin_m.srm to C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\synthesis\sccb_desgin.srm

fpga_mapper completed with warnings
# Tue Feb  9 18:10:45 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on sccb_desgin_syn|synthesis
Complete: Logic Synthesis on sccb_desgin_syn|synthesis
TCL script complete: "sccb_desgin_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
