// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xiquantize.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XIquantize_CfgInitialize(XIquantize *InstancePtr, XIquantize_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Bus_ctrl_BaseAddress = ConfigPtr->Bus_ctrl_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XIquantize_Start(XIquantize *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIquantize_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_AP_CTRL) & 0x80;
    XIquantize_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XIquantize_IsDone(XIquantize *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIquantize_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XIquantize_IsIdle(XIquantize *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIquantize_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XIquantize_IsReady(XIquantize *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIquantize_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XIquantize_EnableAutoRestart(XIquantize *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIquantize_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_AP_CTRL, 0x80);
}

void XIquantize_DisableAutoRestart(XIquantize *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIquantize_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_AP_CTRL, 0);
}

void XIquantize_Set_matrix(XIquantize *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIquantize_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_MATRIX_DATA, Data);
}

u32 XIquantize_Get_matrix(XIquantize *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIquantize_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_MATRIX_DATA);
    return Data;
}

void XIquantize_Set_qmatrix(XIquantize *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIquantize_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_QMATRIX_DATA, Data);
}

u32 XIquantize_Get_qmatrix(XIquantize *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIquantize_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_QMATRIX_DATA);
    return Data;
}

void XIquantize_InterruptGlobalEnable(XIquantize *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIquantize_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_GIE, 1);
}

void XIquantize_InterruptGlobalDisable(XIquantize *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIquantize_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_GIE, 0);
}

void XIquantize_InterruptEnable(XIquantize *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XIquantize_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_IER);
    XIquantize_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_IER, Register | Mask);
}

void XIquantize_InterruptDisable(XIquantize *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XIquantize_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_IER);
    XIquantize_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_IER, Register & (~Mask));
}

void XIquantize_InterruptClear(XIquantize *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIquantize_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_ISR, Mask);
}

u32 XIquantize_InterruptGetEnabled(XIquantize *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XIquantize_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_IER);
}

u32 XIquantize_InterruptGetStatus(XIquantize *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XIquantize_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XIQUANTIZE_BUS_CTRL_ADDR_ISR);
}

