Analysis & Synthesis report for Edge_detection_project
Tue Oct 18 19:04:17 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Edge_detection_project|camera_interface:m0|sccb_state_q
 11. State Machine - |Edge_detection_project|camera_interface:m0|state_q
 12. State Machine - |Edge_detection_project|camera_interface:m0|i2c_top:m0|state_q
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated
 19. Parameter Settings for User Entity Instance: pll:comb_109|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: camera_interface:m0|i2c_top:m0
 21. Parameter Settings for Inferred Entity Instance: Buffer:comb_111|altsyncram:data_a_rtl_0
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 27. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 28. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 29. altpll Parameter Settings by Entity Instance
 30. altsyncram Parameter Settings by Entity Instance
 31. lpm_mult Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "Buffer:comb_111"
 33. Port Connectivity Checks: "camera_interface:m0|i2c_top:m0"
 34. Port Connectivity Checks: "Camera:comb_110"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 18 19:04:17 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Edge_detection_project                      ;
; Top-level Entity Name              ; Edge_detection_project                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 860                                         ;
;     Total combinational functions  ; 801                                         ;
;     Dedicated logic registers      ; 257                                         ;
; Total registers                    ; 257                                         ;
; Total pins                         ; 83                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                      ;
+------------------------------------------------------------------+------------------------+------------------------+
; Option                                                           ; Setting                ; Default Value          ;
+------------------------------------------------------------------+------------------------+------------------------+
; Device                                                           ; EP4CE115F29C7          ;                        ;
; Top-level entity name                                            ; Edge_detection_project ; Edge_detection_project ;
; Family name                                                      ; Cyclone IV E           ; Cyclone V              ;
; Use smart compilation                                            ; Off                    ; Off                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                     ; On                     ;
; Enable compact report table                                      ; Off                    ; Off                    ;
; Restructure Multiplexers                                         ; Auto                   ; Auto                   ;
; Create Debugging Nodes for IP Cores                              ; Off                    ; Off                    ;
; Preserve fewer node names                                        ; On                     ; On                     ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                 ; Enable                 ;
; Verilog Version                                                  ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                     ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                         ; Auto                   ; Auto                   ;
; Safe State Machine                                               ; Off                    ; Off                    ;
; Extract Verilog State Machines                                   ; On                     ; On                     ;
; Extract VHDL State Machines                                      ; On                     ; On                     ;
; Ignore Verilog initial constructs                                ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                       ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                   ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                     ; On                     ;
; Infer RAMs from Raw Logic                                        ; On                     ; On                     ;
; Parallel Synthesis                                               ; On                     ; On                     ;
; DSP Block Balancing                                              ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                               ; On                     ; On                     ;
; Power-Up Don't Care                                              ; On                     ; On                     ;
; Remove Redundant Logic Cells                                     ; Off                    ; Off                    ;
; Remove Duplicate Registers                                       ; On                     ; On                     ;
; Ignore CARRY Buffers                                             ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                           ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                            ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                        ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                             ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                              ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                   ; Off                    ; Off                    ;
; Optimization Technique                                           ; Balanced               ; Balanced               ;
; Carry Chain Length                                               ; 70                     ; 70                     ;
; Auto Carry Chains                                                ; On                     ; On                     ;
; Auto Open-Drain Pins                                             ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                    ; Off                    ;
; Auto ROM Replacement                                             ; On                     ; On                     ;
; Auto RAM Replacement                                             ; On                     ; On                     ;
; Auto DSP Block Replacement                                       ; On                     ; On                     ;
; Auto Shift Register Replacement                                  ; Auto                   ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                    ; On                     ; On                     ;
; Strict RAM Replacement                                           ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                           ; Off                    ; Off                    ;
; Auto RAM Block Balancing                                         ; On                     ; On                     ;
; Auto RAM to Logic Cell Conversion                                ; Off                    ; Off                    ;
; Auto Resource Sharing                                            ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                               ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                               ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                    ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing              ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                          ; On                     ; On                     ;
; Report Parameter Settings                                        ; On                     ; On                     ;
; Report Source Assignments                                        ; On                     ; On                     ;
; Report Connectivity Checks                                       ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                               ; Off                    ; Off                    ;
; Synchronization Register Chain Length                            ; 2                      ; 2                      ;
; Power Optimization During Synthesis                              ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                  ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                   ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                    ; 100                    ;
; Clock MUX Protection                                             ; On                     ; On                     ;
; Auto Gated Clock Conversion                                      ; Off                    ; Off                    ;
; Block Design Naming                                              ; Auto                   ; Auto                   ;
; SDC constraint protection                                        ; Off                    ; Off                    ;
; Synthesis Effort                                                 ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                     ; On                     ;
; Pre-Mapping Resynthesis Optimization                             ; Off                    ; Off                    ;
; Analysis & Synthesis Message Level                               ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                      ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                           ; On                     ; On                     ;
+------------------------------------------------------------------+------------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; Seg7.v                           ; yes             ; User Verilog HDL File        ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/Seg7.v                     ;         ;
; camera_interface.v               ; yes             ; User Verilog HDL File        ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v         ;         ;
; i2c_top.v                        ; yes             ; User Verilog HDL File        ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/i2c_top.v                  ;         ;
; main.v                           ; yes             ; User Verilog HDL File        ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v                     ;         ;
; Buffer.v                         ; yes             ; User Verilog HDL File        ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/Buffer.v                   ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/pll.v                      ;         ;
; VGA.v                            ; yes             ; User Verilog HDL File        ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/VGA.v                      ;         ;
; Camera.v                         ; yes             ; User Verilog HDL File        ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/Camera.v                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                             ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                         ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                        ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                      ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                      ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/pll_altpll.v            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                             ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                           ;         ;
; db/altsyncram_2cd1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf     ;         ;
; db/decode_lsa.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/decode_lsa.tdf          ;         ;
; db/decode_e8a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/decode_e8a.tdf          ;         ;
; db/mux_kob.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/mux_kob.tdf             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                         ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                        ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                    ;         ;
; db/lpm_divide_nhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/lpm_divide_nhm.tdf      ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/sign_div_unsign_fkh.tdf ;         ;
; db/alt_u_div_i4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/alt_u_div_i4f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_khm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/lpm_divide_khm.tdf      ;         ;
; db/sign_div_unsign_ckh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/sign_div_unsign_ckh.tdf ;         ;
; db/alt_u_div_c4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/alt_u_div_c4f.tdf       ;         ;
; db/lpm_divide_n9m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/lpm_divide_n9m.tdf      ;         ;
; db/lpm_divide_4bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/lpm_divide_4bm.tdf      ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/sign_div_unsign_plh.tdf ;         ;
; db/alt_u_div_67f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/alt_u_div_67f.tdf       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                           ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                        ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                           ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                           ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                           ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf                                           ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc                                            ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc                                           ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc                                            ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc                                           ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc                                         ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                       ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                     ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                                            ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf                                           ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                        ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc                                            ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc                                           ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                ;         ;
; db/add_sub_lgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/add_sub_lgh.tdf         ;         ;
; db/add_sub_pgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/add_sub_pgh.tdf         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf                                           ;         ;
; db/lpm_divide_dcm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/lpm_divide_dcm.tdf      ;         ;
; db/sign_div_unsign_2nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/sign_div_unsign_2nh.tdf ;         ;
; db/alt_u_div_o9f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/alt_u_div_o9f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 860                                                                             ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 801                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 304                                                                             ;
;     -- 3 input functions                    ; 162                                                                             ;
;     -- <=2 input functions                  ; 335                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 572                                                                             ;
;     -- arithmetic mode                      ; 229                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 257                                                                             ;
;     -- Dedicated logic registers            ; 257                                                                             ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 83                                                                              ;
; Total memory bits                           ; 131072                                                                          ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; pll:comb_109|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 120                                                                             ;
; Total fan-out                               ; 3511                                                                            ;
; Average fan-out                             ; 2.83                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Entity Name            ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |Edge_detection_project                        ; 801 (131)           ; 257 (116)                 ; 131072      ; 0            ; 0       ; 0         ; 83   ; 0            ; |Edge_detection_project                                                                                                                        ; Edge_detection_project ; work         ;
;    |Buffer:comb_111|                           ; 2 (1)               ; 1 (1)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|Buffer:comb_111                                                                                                        ; Buffer                 ; work         ;
;       |altsyncram:data_a_rtl_0|                ; 1 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|Buffer:comb_111|altsyncram:data_a_rtl_0                                                                                ; altsyncram             ; work         ;
;          |altsyncram_2cd1:auto_generated|      ; 1 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated                                                 ; altsyncram_2cd1        ; work         ;
;             |decode_lsa:decode2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|decode_lsa:decode2                              ; decode_lsa             ; work         ;
;    |Camera:comb_110|                           ; 5 (5)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|Camera:comb_110                                                                                                        ; Camera                 ; work         ;
;    |Seg7:Seg100|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|Seg7:Seg100                                                                                                            ; Seg7                   ; work         ;
;    |Seg7:Seg10|                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|Seg7:Seg10                                                                                                             ; Seg7                   ; work         ;
;    |Seg7:Seg1|                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|Seg7:Seg1                                                                                                              ; Seg7                   ; work         ;
;    |VGA:comb_112|                              ; 59 (59)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|VGA:comb_112                                                                                                           ; VGA                    ; work         ;
;    |camera_interface:m0|                       ; 277 (189)           ; 79 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|camera_interface:m0                                                                                                    ; camera_interface       ; work         ;
;       |i2c_top:m0|                             ; 88 (88)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|camera_interface:m0|i2c_top:m0                                                                                         ; i2c_top                ; work         ;
;    |lpm_divide:Div0|                           ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Div0                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_khm:auto_generated|          ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Div0|lpm_divide_khm:auto_generated                                                                          ; lpm_divide_khm         ; work         ;
;          |sign_div_unsign_ckh:divider|         ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ckh:divider                                              ; sign_div_unsign_ckh    ; work         ;
;             |alt_u_div_c4f:divider|            ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                        ; alt_u_div_c4f          ; work         ;
;    |lpm_divide:Div1|                           ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Div1                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_nhm:auto_generated|          ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Div1|lpm_divide_nhm:auto_generated                                                                          ; lpm_divide_nhm         ; work         ;
;          |sign_div_unsign_fkh:divider|         ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Div1|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider                                              ; sign_div_unsign_fkh    ; work         ;
;             |alt_u_div_i4f:divider|            ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Div1|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                        ; alt_u_div_i4f          ; work         ;
;    |lpm_divide:Mod0|                           ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Mod0                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_n9m:auto_generated|          ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Mod0|lpm_divide_n9m:auto_generated                                                                          ; lpm_divide_n9m         ; work         ;
;          |sign_div_unsign_ckh:divider|         ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Mod0|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                              ; sign_div_unsign_ckh    ; work         ;
;             |alt_u_div_c4f:divider|            ; 72 (72)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Mod0|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                        ; alt_u_div_c4f          ; work         ;
;    |lpm_divide:Mod1|                           ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Mod1                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_n9m:auto_generated|          ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Mod1|lpm_divide_n9m:auto_generated                                                                          ; lpm_divide_n9m         ; work         ;
;          |sign_div_unsign_ckh:divider|         ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Mod1|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                              ; sign_div_unsign_ckh    ; work         ;
;             |alt_u_div_c4f:divider|            ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Mod1|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                        ; alt_u_div_c4f          ; work         ;
;    |lpm_divide:Mod2|                           ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Mod2                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_4bm:auto_generated|          ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Mod2|lpm_divide_4bm:auto_generated                                                                          ; lpm_divide_4bm         ; work         ;
;          |sign_div_unsign_plh:divider|         ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                                              ; sign_div_unsign_plh    ; work         ;
;             |alt_u_div_67f:divider|            ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                        ; alt_u_div_67f          ; work         ;
;    |lpm_divide:Mod3|                           ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Mod3                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_dcm:auto_generated|          ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Mod3|lpm_divide_dcm:auto_generated                                                                          ; lpm_divide_dcm         ; work         ;
;          |sign_div_unsign_2nh:divider|         ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Mod3|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider                                              ; sign_div_unsign_2nh    ; work         ;
;             |alt_u_div_o9f:divider|            ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_divide:Mod3|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                        ; alt_u_div_o9f          ; work         ;
;    |lpm_mult:Mult0|                            ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_mult:Mult0                                                                                                         ; lpm_mult               ; work         ;
;       |multcore:mult_core|                     ; 35 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore               ; work         ;
;          |mpar_add:padder|                     ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add               ; work         ;
;             |lpm_add_sub:adder[0]|             ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub            ; work         ;
;                |add_sub_lgh:auto_generated|    ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                      ; add_sub_lgh            ; work         ;
;             |mpar_add:sub_par_add|             ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add               ; work         ;
;                |lpm_add_sub:adder[0]|          ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub            ; work         ;
;                   |add_sub_pgh:auto_generated| ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated ; add_sub_pgh            ; work         ;
;    |pll:comb_109|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|pll:comb_109                                                                                                           ; pll                    ; work         ;
;       |altpll:altpll_component|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|pll:comb_109|altpll:altpll_component                                                                                   ; altpll                 ; work         ;
;          |pll_altpll:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Edge_detection_project|pll:comb_109|altpll:altpll_component|pll_altpll:auto_generated                                                         ; pll_altpll             ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                        ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 22500        ; 16           ; 22500        ; 16           ; 360000 ; None ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |Edge_detection_project|pll:comb_109 ; pll.v           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Edge_detection_project|camera_interface:m0|sccb_state_q                                                                                  ;
+---------------------------+------------------------+---------------------------+------------------------+------------------------+------------------------+
; Name                      ; sccb_state_q.sccb_data ; sccb_state_q.sccb_address ; sccb_state_q.sccb_idle ; sccb_state_q.wait_init ; sccb_state_q.sccb_stop ;
+---------------------------+------------------------+---------------------------+------------------------+------------------------+------------------------+
; sccb_state_q.wait_init    ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ;
; sccb_state_q.sccb_idle    ; 0                      ; 0                         ; 1                      ; 1                      ; 0                      ;
; sccb_state_q.sccb_address ; 0                      ; 1                         ; 0                      ; 1                      ; 0                      ;
; sccb_state_q.sccb_data    ; 1                      ; 0                         ; 0                      ; 1                      ; 0                      ;
; sccb_state_q.sccb_stop    ; 0                      ; 0                         ; 0                      ; 1                      ; 1                      ;
+---------------------------+------------------------+---------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Edge_detection_project|camera_interface:m0|state_q                                                                                               ;
+-----------------------+--------------------+---------------+---------------------+--------------------+-----------------------+--------------------+--------------+
; Name                  ; state_q.digest_end ; state_q.delay ; state_q.digest_loop ; state_q.write_data ; state_q.write_address ; state_q.start_sccb ; state_q.idle ;
+-----------------------+--------------------+---------------+---------------------+--------------------+-----------------------+--------------------+--------------+
; state_q.idle          ; 0                  ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 0            ;
; state_q.start_sccb    ; 0                  ; 0             ; 0                   ; 0                  ; 0                     ; 1                  ; 1            ;
; state_q.write_address ; 0                  ; 0             ; 0                   ; 0                  ; 1                     ; 0                  ; 1            ;
; state_q.write_data    ; 0                  ; 0             ; 0                   ; 1                  ; 0                     ; 0                  ; 1            ;
; state_q.digest_loop   ; 0                  ; 0             ; 1                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.delay         ; 0                  ; 1             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.digest_end    ; 1                  ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
+-----------------------+--------------------+---------------+---------------------+--------------------+-----------------------+--------------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Edge_detection_project|camera_interface:m0|i2c_top:m0|state_q                                                                                                          ;
+---------------------+----------------+--------------------+--------------+--------------------+---------------------+----------------+------------------+--------------+----------------+
; Name                ; state_q.stop_1 ; state_q.ack_master ; state_q.read ; state_q.renew_data ; state_q.ack_servant ; state_q.packet ; state_q.starting ; state_q.idle ; state_q.stop_2 ;
+---------------------+----------------+--------------------+--------------+--------------------+---------------------+----------------+------------------+--------------+----------------+
; state_q.idle        ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 0            ; 0              ;
; state_q.starting    ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 1                ; 1            ; 0              ;
; state_q.packet      ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 1              ; 0                ; 1            ; 0              ;
; state_q.ack_servant ; 0              ; 0                  ; 0            ; 0                  ; 1                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.renew_data  ; 0              ; 0                  ; 0            ; 1                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.read        ; 0              ; 0                  ; 1            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.ack_master  ; 0              ; 1                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.stop_1      ; 1              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.stop_2      ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 1              ;
+---------------------+----------------+--------------------+--------------+--------------------+---------------------+----------------+------------------+--------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                    ;
+-------------------------------------------------------------------------------------------+-------------------------------------------+
; Register name                                                                             ; Reason for Removal                        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------+
; pixel_VGA_B[0]                                                                            ; Stuck at GND due to stuck port data_in    ;
; pixel_VGA_G[0]                                                                            ; Stuck at GND due to stuck port data_in    ;
; pixel_VGA_R[0]                                                                            ; Stuck at GND due to stuck port data_in    ;
; VGA:comb_112|red_r[0]                                                                     ; Stuck at GND due to stuck port data_in    ;
; VGA:comb_112|green_r[0]                                                                   ; Stuck at GND due to stuck port data_in    ;
; VGA:comb_112|blue_r[0]                                                                    ; Stuck at GND due to stuck port data_in    ;
; VGA:comb_112|blue_r[2]                                                                    ; Merged with VGA:comb_112|blue_r[1]        ;
; VGA:comb_112|green_r[1]                                                                   ; Merged with VGA:comb_112|blue_r[1]        ;
; VGA:comb_112|red_r[1,2]                                                                   ; Merged with VGA:comb_112|blue_r[1]        ;
; pixel_VGA_B[2]                                                                            ; Merged with pixel_VGA_B[1]                ;
; pixel_VGA_G[1]                                                                            ; Merged with pixel_VGA_B[1]                ;
; pixel_VGA_R[1,2]                                                                          ; Merged with pixel_VGA_B[1]                ;
; camera_interface:m0|addr_q[1..7]                                                          ; Merged with camera_interface:m0|addr_q[0] ;
; camera_interface:m0|data_q[0..7]                                                          ; Merged with camera_interface:m0|addr_q[0] ;
; camera_interface:m0|addr_q[0]                                                             ; Stuck at GND due to stuck port data_in    ;
; camera_interface:m0|sccb_state_q~4                                                        ; Lost fanout                               ;
; camera_interface:m0|sccb_state_q~5                                                        ; Lost fanout                               ;
; camera_interface:m0|state_q~4                                                             ; Lost fanout                               ;
; camera_interface:m0|state_q~5                                                             ; Lost fanout                               ;
; camera_interface:m0|state_q~6                                                             ; Lost fanout                               ;
; camera_interface:m0|state_q~7                                                             ; Lost fanout                               ;
; camera_interface:m0|i2c_top:m0|state_q~4                                                  ; Lost fanout                               ;
; camera_interface:m0|i2c_top:m0|state_q~5                                                  ; Lost fanout                               ;
; camera_interface:m0|i2c_top:m0|state_q~6                                                  ; Lost fanout                               ;
; camera_interface:m0|sccb_state_q.sccb_address                                             ; Stuck at GND due to stuck port data_in    ;
; camera_interface:m0|sccb_state_q.sccb_data                                                ; Stuck at GND due to stuck port data_in    ;
; camera_interface:m0|sccb_state_q.sccb_stop                                                ; Stuck at GND due to stuck port data_in    ;
; camera_interface:m0|sccb_state_q.wait_init                                                ; Lost fanout                               ;
; camera_interface:m0|sccb_state_q.sccb_idle                                                ; Lost fanout                               ;
; camera_interface:m0|delay_q[27]                                                           ; Lost fanout                               ;
; Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|address_reg_b[0,1] ; Stuck at GND due to stuck port data_in    ;
; Total Number of Removed Registers = 47                                                    ;                                           ;
+-------------------------------------------------------------------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                             ;
+-----------------------------------------------+---------------------------+---------------------------------------------+
; Register name                                 ; Reason for Removal        ; Registers Removed due to This Register      ;
+-----------------------------------------------+---------------------------+---------------------------------------------+
; camera_interface:m0|sccb_state_q~5            ; Lost Fanouts              ; camera_interface:m0|sccb_state_q.wait_init, ;
;                                               ;                           ; camera_interface:m0|sccb_state_q.sccb_idle  ;
; pixel_VGA_B[0]                                ; Stuck at GND              ; VGA:comb_112|blue_r[0]                      ;
;                                               ; due to stuck port data_in ;                                             ;
; pixel_VGA_G[0]                                ; Stuck at GND              ; VGA:comb_112|green_r[0]                     ;
;                                               ; due to stuck port data_in ;                                             ;
; pixel_VGA_R[0]                                ; Stuck at GND              ; VGA:comb_112|red_r[0]                       ;
;                                               ; due to stuck port data_in ;                                             ;
; camera_interface:m0|sccb_state_q.sccb_address ; Stuck at GND              ; camera_interface:m0|sccb_state_q.sccb_stop  ;
;                                               ; due to stuck port data_in ;                                             ;
+-----------------------------------------------+---------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 257   ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 115   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 118   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                         ;
+--------------------------------+------------------------------+------+
; Register Name                  ; Megafunction                 ; Type ;
+--------------------------------+------------------------------+------+
; Buffer:comb_111|d_out_a[0..15] ; Buffer:comb_111|data_a_rtl_0 ; RAM  ;
+--------------------------------+------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |Edge_detection_project|camera_interface:m0|delay_q[13]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Edge_detection_project|pixel_VGA_G[7]                              ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Edge_detection_project|camera_interface:m0|i2c_top:m0|wr_data_q[6] ;
; 12:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; Yes        ; |Edge_detection_project|camera_interface:m0|i2c_top:m0|idx_q[3]     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Edge_detection_project|camera_interface:m0|i2c_top:m0|wr_data_q[7] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |Edge_detection_project|camera_interface:m0|Selector28              ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |Edge_detection_project|camera_interface:m0|Selector6               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |Edge_detection_project|camera_interface:m0|i2c_top:m0|Selector19   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:comb_109|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_interface:m0|i2c_top:m0 ;
+----------------+--------+---------------------------------------------------+
; Parameter Name ; Value  ; Type                                              ;
+----------------+--------+---------------------------------------------------+
; freq           ; 100000 ; Signed Integer                                    ;
+----------------+--------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Buffer:comb_111|altsyncram:data_a_rtl_0 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 16                   ; Untyped                      ;
; WIDTHAD_A                          ; 15                   ; Untyped                      ;
; NUMWORDS_A                         ; 22500                ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 16                   ; Untyped                      ;
; WIDTHAD_B                          ; 15                   ; Untyped                      ;
; NUMWORDS_B                         ; 22500                ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_2cd1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_khm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 9              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 17           ; Untyped             ;
; LPM_WIDTHR                                     ; 17           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_dcm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:comb_109|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                    ;
+-------------------------------------------+-----------------------------------------+
; Name                                      ; Value                                   ;
+-------------------------------------------+-----------------------------------------+
; Number of entity instances                ; 1                                       ;
; Entity Instance                           ; Buffer:comb_111|altsyncram:data_a_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                               ;
;     -- WIDTH_A                            ; 16                                      ;
;     -- NUMWORDS_A                         ; 22500                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 16                                      ;
;     -- NUMWORDS_B                         ; 22500                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ;
+-------------------------------------------+-----------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9              ;
;     -- LPM_WIDTHB                     ; 8              ;
;     -- LPM_WIDTHP                     ; 17             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Buffer:comb_111"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; r_addr_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; d_in_b   ; Input  ; Info     ; Stuck at GND                                                                        ;
; w_addr_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; w_en_b   ; Input  ; Info     ; Stuck at GND                                                                        ;
; d_out_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; err_w_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|i2c_top:m0"                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rd_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Camera:comb_110"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; f_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 83                          ;
; cycloneiii_ff         ; 257                         ;
;     CLR               ; 46                          ;
;     CLR SCLR          ; 27                          ;
;     ENA               ; 76                          ;
;     ENA CLR           ; 42                          ;
;     plain             ; 66                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 805                         ;
;     arith             ; 229                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 134                         ;
;         3 data inputs ; 94                          ;
;     normal            ; 576                         ;
;         0 data inputs ; 25                          ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 154                         ;
;         3 data inputs ; 68                          ;
;         4 data inputs ; 304                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 17.30                       ;
; Average LUT depth     ; 6.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Oct 18 19:04:03 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Edge_detection_project -c Edge_detection_project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file seg7.v
    Info (12023): Found entity 1: Seg7 File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/Seg7.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file camera_interface.v
    Info (12023): Found entity 1: camera_interface File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file i2c_top.v
    Info (12023): Found entity 1: i2c_top File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/i2c_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file dcm24.v
    Info (12023): Found entity 1: dcm24 File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/dcm24.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at main.v(180): ignored dangling comma in List of Port Connections File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 180
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: Edge_detection_project File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffer.v
    Info (12023): Found entity 1: Buffer File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/Buffer.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga.v
    Info (12023): Found entity 1: VGA File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/VGA.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file core_sobel.v
    Info (12023): Found entity 1: core_sobel File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/core_sobel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file camera.v
    Info (12023): Found entity 1: Camera File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/Camera.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at camera_interface.v(328): created implicit net for "cmos_pwdn" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 328
Warning (10236): Verilog HDL Implicit Net warning at camera_interface.v(329): created implicit net for "cmos_rst_n" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 329
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(123): instance has no name File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 123
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(134): instance has no name File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 134
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(163): instance has no name File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 163
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(180): instance has no name File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 180
Info (12127): Elaborating entity "Edge_detection_project" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at main.v(37): object "gray_value" assigned a value but never read File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at main.v(69): object "i_sobel" assigned a value but never read File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 69
Warning (10036): Verilog HDL or VHDL warning at main.v(70): object "j_sobel" assigned a value but never read File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 70
Warning (10036): Verilog HDL or VHDL warning at main.v(71): object "counter_sobel" assigned a value but never read File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 71
Warning (10036): Verilog HDL or VHDL warning at main.v(72): object "target_sobel_addr" assigned a value but never read File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 72
Warning (10230): Verilog HDL assignment warning at main.v(114): truncated value with size 32 to match size of target (4) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 114
Warning (10230): Verilog HDL assignment warning at main.v(115): truncated value with size 32 to match size of target (4) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 115
Warning (10230): Verilog HDL assignment warning at main.v(116): truncated value with size 32 to match size of target (4) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 116
Warning (10230): Verilog HDL assignment warning at main.v(204): truncated value with size 32 to match size of target (15) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 204
Warning (10230): Verilog HDL assignment warning at main.v(208): truncated value with size 32 to match size of target (9) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 208
Warning (10230): Verilog HDL assignment warning at main.v(209): truncated value with size 32 to match size of target (10) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 209
Warning (10230): Verilog HDL assignment warning at main.v(227): truncated value with size 32 to match size of target (15) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 227
Warning (10034): Output port "ledt[3]" at main.v(22) has no driver File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 22
Info (12128): Elaborating entity "Seg7" for hierarchy "Seg7:Seg100" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 118
Info (12128): Elaborating entity "pll" for hierarchy "pll:comb_109" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 123
Info (12128): Elaborating entity "altpll" for hierarchy "pll:comb_109|altpll:altpll_component" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:comb_109|altpll:altpll_component" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:comb_109|altpll:altpll_component" with the following parameter: File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/pll.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:comb_109|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Camera" for hierarchy "Camera:comb_110" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 134
Info (12128): Elaborating entity "camera_interface" for hierarchy "camera_interface:m0" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 146
Warning (10036): Verilog HDL or VHDL warning at camera_interface.v(328): object "cmos_pwdn" assigned a value but never read File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 328
Warning (10036): Verilog HDL or VHDL warning at camera_interface.v(329): object "cmos_rst_n" assigned a value but never read File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 329
Warning (10036): Verilog HDL or VHDL warning at camera_interface.v(50): object "pixel_d" assigned a value but never read File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 50
Warning (10036): Verilog HDL or VHDL warning at camera_interface.v(51): object "wr_en" assigned a value but never read File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 51
Warning (10858): Verilog HDL warning at camera_interface.v(53): object key0_tick used but never assigned File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 53
Warning (10858): Verilog HDL warning at camera_interface.v(53): object key1_tick used but never assigned File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 53
Warning (10858): Verilog HDL warning at camera_interface.v(53): object key2_tick used but never assigned File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 53
Warning (10858): Verilog HDL warning at camera_interface.v(53): object key3_tick used but never assigned File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 53
Warning (10240): Verilog HDL Always Construct warning at camera_interface.v(147): inferring latch(es) for variable "pixel_q", which holds its previous value in one or more paths through the always construct File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 147
Warning (10230): Verilog HDL assignment warning at camera_interface.v(272): truncated value with size 32 to match size of target (8) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 272
Warning (10230): Verilog HDL assignment warning at camera_interface.v(282): truncated value with size 32 to match size of target (8) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 282
Warning (10230): Verilog HDL assignment warning at camera_interface.v(292): truncated value with size 32 to match size of target (8) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 292
Warning (10230): Verilog HDL assignment warning at camera_interface.v(301): truncated value with size 32 to match size of target (8) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 301
Warning (10030): Net "message.data_a" at camera_interface.v(48) has no driver or initial value, using a default initial value '0' File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 48
Warning (10030): Net "message.waddr_a" at camera_interface.v(48) has no driver or initial value, using a default initial value '0' File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 48
Warning (10030): Net "message.we_a" at camera_interface.v(48) has no driver or initial value, using a default initial value '0' File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 48
Warning (10030): Net "key0_tick" at camera_interface.v(53) has no driver or initial value, using a default initial value '0' File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 53
Warning (10030): Net "key1_tick" at camera_interface.v(53) has no driver or initial value, using a default initial value '0' File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 53
Warning (10030): Net "key2_tick" at camera_interface.v(53) has no driver or initial value, using a default initial value '0' File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 53
Warning (10030): Net "key3_tick" at camera_interface.v(53) has no driver or initial value, using a default initial value '0' File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 53
Info (12128): Elaborating entity "i2c_top" for hierarchy "camera_interface:m0|i2c_top:m0" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/camera_interface.v Line: 346
Warning (10230): Verilog HDL assignment warning at i2c_top.v(92): truncated value with size 32 to match size of target (7) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/i2c_top.v Line: 92
Warning (10230): Verilog HDL assignment warning at i2c_top.v(120): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/i2c_top.v Line: 120
Warning (10230): Verilog HDL assignment warning at i2c_top.v(132): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/i2c_top.v Line: 132
Warning (10230): Verilog HDL assignment warning at i2c_top.v(133): truncated value with size 32 to match size of target (4) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/i2c_top.v Line: 133
Warning (10230): Verilog HDL assignment warning at i2c_top.v(164): truncated value with size 32 to match size of target (4) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/i2c_top.v Line: 164
Warning (10230): Verilog HDL assignment warning at i2c_top.v(204): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/i2c_top.v Line: 204
Warning (10230): Verilog HDL assignment warning at i2c_top.v(205): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/i2c_top.v Line: 205
Info (12128): Elaborating entity "Buffer" for hierarchy "Buffer:comb_111" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 163
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:comb_112" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 180
Warning (276027): Inferred dual-clock RAM node "Buffer:comb_111|data_a_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (251) in the Memory Initialization File "C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/Edge_detection_project.ram0_camera_interface_13f3216d.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/Edge_detection_project.ram0_camera_interface_13f3216d.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Buffer:comb_111|data_a_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 22500
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 22500
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 116
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 115
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 115
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 114
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 208
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 204
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 209
Info (12130): Elaborated megafunction instantiation "Buffer:comb_111|altsyncram:data_a_rtl_0"
Info (12133): Instantiated megafunction "Buffer:comb_111|altsyncram:data_a_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "22500"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "22500"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2cd1.tdf
    Info (12023): Found entity 1: altsyncram_2cd1 File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/decode_lsa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/decode_e8a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kob.tdf
    Info (12023): Found entity 1: mux_kob File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/mux_kob.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 116
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 116
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf
    Info (12023): Found entity 1: lpm_divide_nhm File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/lpm_divide_nhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/alt_u_div_i4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 115
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 115
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_khm.tdf
    Info (12023): Found entity 1: lpm_divide_khm File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/lpm_divide_khm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/sign_div_unsign_ckh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf
    Info (12023): Found entity 1: alt_u_div_c4f File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/alt_u_div_c4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 115
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 115
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf
    Info (12023): Found entity 1: lpm_divide_n9m File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/lpm_divide_n9m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod2" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 208
Info (12133): Instantiated megafunction "lpm_divide:Mod2" with the following parameter: File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 208
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf
    Info (12023): Found entity 1: lpm_divide_4bm File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/lpm_divide_4bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/alt_u_div_67f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 204
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 204
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/add_sub_lgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf
    Info (12023): Found entity 1: add_sub_pgh File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/add_sub_pgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod3" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 209
Info (12133): Instantiated megafunction "lpm_divide:Mod3" with the following parameter: File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 209
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dcm.tdf
    Info (12023): Found entity 1: lpm_divide_dcm File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/lpm_divide_dcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2nh File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/sign_div_unsign_2nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf
    Info (12023): Found entity 1: alt_u_div_o9f File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/alt_u_div_o9f.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a16" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 530
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a17" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 560
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a18" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 590
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a19" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 620
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a20" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 650
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a21" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 680
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a22" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 710
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a23" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 740
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a24" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 770
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a25" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 800
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a26" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 830
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a27" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 860
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a28" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 890
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a29" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 920
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a30" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 950
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a31" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 980
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a32" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 1010
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a33" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 1040
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a34" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 1070
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a35" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 1100
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a36" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 1130
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a37" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 1160
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a38" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 1190
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a39" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 1220
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a40" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 1250
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a41" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 1280
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a42" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 1310
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a43" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 1340
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a44" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 1370
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a45" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 1400
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a46" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 1430
        Warning (14320): Synthesized away node "Buffer:comb_111|altsyncram:data_a_rtl_0|altsyncram_2cd1:auto_generated|ram_block1a47" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/altsyncram_2cd1.tdf Line: 1460
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led_err[1]" is stuck at GND File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 6
    Warning (13410): Pin "VGA_red[0]" is stuck at GND File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 9
    Warning (13410): Pin "VGA_green[0]" is stuck at GND File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 9
    Warning (13410): Pin "VGA_blue[0]" is stuck at GND File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 9
    Warning (13410): Pin "ledt[3]" is stuck at GND File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/main.v Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_8_result_int[0]~0" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/alt_u_div_c4f.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_6_result_int[0]~10" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/alt_u_div_c4f.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_7_result_int[0]~10" File: C:/Users/IDEA/Desktop/Real-time-edge-detection-on-FPGA-master/OV7670_camera_module/db/alt_u_div_c4f.tdf Line: 62
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 961 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 861 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings
    Info: Peak virtual memory: 4817 megabytes
    Info: Processing ended: Tue Oct 18 19:04:17 2022
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:25


