#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Wed Sep 25 16:59:54 2024
# Process ID: 63139
# Current directory: /home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.runs/base_auto_us_0_synth_1
# Command line: vivado -log base_auto_us_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_auto_us_0.tcl
# Log file: /home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.runs/base_auto_us_0_synth_1/base_auto_us_0.vds
# Journal file: /home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.runs/base_auto_us_0_synth_1/vivado.jou
# Running On: GRAMS-NSOC, OS: Linux, CPU Frequency: 3787.985 MHz, CPU Physical cores: 4, Host memory: 16721 MB
#-----------------------------------------------------------
source base_auto_us_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1331.336 ; gain = 0.023 ; free physical = 5717 ; free virtual = 10002
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mohr0901/Documents/PMC/E_HLS_STREAM_EXPLORATION/FIFO/output/export'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: base_auto_us_0
Command: synth_design -top base_auto_us_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 63357
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2047.699 ; gain = 376.801 ; free physical = 2323 ; free virtual = 6609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_0' [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_us_0/synth/base_auto_us_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_28_top' [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_28_axi_upsizer' [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_28_w_upsizer' [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_28_w_upsizer' (0#1) [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_28_a_upsizer' [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (0#1) [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_28_a_upsizer' (0#1) [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice' [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice' [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice' (0#1) [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized0' [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized0' (0#1) [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized1' [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized1' (0#1) [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized2' [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized2' (0#1) [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized3' [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized3' (0#1) [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice' (0#1) [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_28_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_28_axi_register_slice' has 93 connections declared, but only 92 given [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_28_axi_upsizer' (0#1) [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_28_top' (0#1) [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_0' (0#1) [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_us_0/synth/base_auto_us_0.v:53]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_28_axi_upsizer does not have driver. [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7176]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_28_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_28_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_28_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_id_ready in module axi_dwidth_converter_v2_1_28_a_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AID[0] in module axi_dwidth_converter_v2_1_28_a_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rready in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rready in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aresetn in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aclk in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_arready in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[63] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[62] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[61] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[60] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[59] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[58] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[57] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[56] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[55] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[54] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[53] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[52] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[51] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[50] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[49] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[48] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[47] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[46] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[45] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[44] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[43] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[42] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[41] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[40] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[39] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[38] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[37] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[36] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[35] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[34] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[33] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[32] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[31] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[30] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[29] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[28] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[27] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[26] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[25] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[24] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[23] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[22] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[21] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[20] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[19] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[18] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[17] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[16] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[15] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[14] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[13] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[12] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[11] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[10] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[9] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[8] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[7] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[6] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[5] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[4] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[3] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[2] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[1] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[0] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rresp[1] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rresp[0] in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rvalid in module axi_dwidth_converter_v2_1_28_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_dwidth_converter_v2_1_28_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2242.512 ; gain = 571.613 ; free physical = 1752 ; free virtual = 6039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2251.418 ; gain = 580.520 ; free physical = 1706 ; free virtual = 5993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2251.418 ; gain = 580.520 ; free physical = 1706 ; free virtual = 5993
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2251.418 ; gain = 0.000 ; free physical = 1682 ; free virtual = 5970
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.runs/base_auto_us_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.runs/base_auto_us_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.168 ; gain = 0.000 ; free physical = 1342 ; free virtual = 5630
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2359.168 ; gain = 0.000 ; free physical = 1334 ; free virtual = 5622
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2359.168 ; gain = 688.270 ; free physical = 961 ; free virtual = 5250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2359.168 ; gain = 688.270 ; free physical = 961 ; free virtual = 5250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.runs/base_auto_us_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2359.168 ; gain = 688.270 ; free physical = 961 ; free virtual = 5250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2359.168 ; gain = 688.270 ; free physical = 959 ; free virtual = 5249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               55 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input   38 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 19    
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 6     
	   8 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2359.168 ; gain = 688.270 ; free physical = 909 ; free virtual = 5200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2359.168 ; gain = 688.270 ; free physical = 1466 ; free virtual = 5757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2359.168 ; gain = 688.270 ; free physical = 2728 ; free virtual = 7019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2359.168 ; gain = 688.270 ; free physical = 2717 ; free virtual = 7008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2359.168 ; gain = 688.270 ; free physical = 2374 ; free virtual = 6664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2359.168 ; gain = 688.270 ; free physical = 2374 ; free virtual = 6664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2359.168 ; gain = 688.270 ; free physical = 2350 ; free virtual = 6640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2359.168 ; gain = 688.270 ; free physical = 2350 ; free virtual = 6640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2359.168 ; gain = 688.270 ; free physical = 2334 ; free virtual = 6624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2359.168 ; gain = 688.270 ; free physical = 2334 ; free virtual = 6624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     3|
|2     |LUT2    |    14|
|3     |LUT3    |    24|
|4     |LUT4    |    15|
|5     |LUT5    |   107|
|6     |LUT6    |    68|
|7     |SRLC32E |    25|
|8     |FDRE    |   253|
|9     |FDSE    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2359.168 ; gain = 688.270 ; free physical = 2334 ; free virtual = 6624
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 136 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2359.168 ; gain = 580.520 ; free physical = 2312 ; free virtual = 6603
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2359.168 ; gain = 688.270 ; free physical = 2312 ; free virtual = 6603
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2359.168 ; gain = 0.000 ; free physical = 2454 ; free virtual = 6745
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.168 ; gain = 0.000 ; free physical = 3731 ; free virtual = 8021
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e89028bb
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2359.168 ; gain = 1027.832 ; free physical = 3731 ; free virtual = 8021
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1751.598; main = 1494.963; forked = 298.064
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3292.633; main = 2359.172; forked = 965.477
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.runs/base_auto_us_0_synth_1/base_auto_us_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_auto_us_0, cache-ID = ac951edede830da7
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/H_ARDUINO_RNI/Pynq_Z2/base/myproj/project_1.runs/base_auto_us_0_synth_1/base_auto_us_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_auto_us_0_utilization_synth.rpt -pb base_auto_us_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 25 17:00:53 2024...
