# 32-Bit ALU using gpdk90 Library on Cadence Virtuoso

This repository contains the design and implementation of a **32-bit Arithmetic Logic Unit (ALU)** built using the **gpdk90 CMOS library** in **Cadence Virtuoso**.  
The ALU supports arithmetic, logical, and shift operations, with operation selection controlled through an **8√ó1 multiplexer**.

---

## üöÄ Features

- 32-bit ALU designed at transistor level  
- Built using **gpdk90 (90 nm)** CMOS technology  
- Arithmetic operations:  
  - Addition  
  - Addition with carry  
  - Subtraction  
  - Subtraction with borrow  
- Logical operations:  
  - AND  
  - OR  
  - NOT  
- Shift operations:  
  - Left shift  
  - Right shift  
- Operation selection through **8√ó1 MUX**  
- Hierarchical design: 1-bit ‚Üí 2-bit ‚Üí 4-bit ‚Üí 8-bit ‚Üí 16-bit ‚Üí 32-bit  
- Verified through transient simulations in Cadence

---

## üìò Project Overview

An Arithmetic Logic Unit (ALU) is a core part of a CPU, responsible for computations and data operations.  
This project implements a **32-bit ALU** by designing:

- Basic logic gates in CMOS  
- Full adders and subtractors  
- Shift logic  
- A multiplexer for operation selection  
- A scalable hierarchical ALU structure  

The entire design was implemented and tested within **Cadence Virtuoso** using **gpdk90**.


---

## üõ† Tools & Technologies

| Tool / Tech | Purpose |
|-------------|---------|
| Cadence Virtuoso | Schematic design, simulation, verification |
| gpdk90 (90 nm) | CMOS transistor library |
| CMOS Logic Design | Gates, adders, subtractors |
| Hierarchical Design | Scaling ALU from 1-bit to 32-bit |

---

## üß© System Architecture

### Basic Logic Gates

#### AND Gate  
![AND Gate](images/AND.jpg)

#### NOT Gate  
![NOT Gate](images/INV.jpg)

#### OR Gate  
![OR Gate](images/OR.jpg)

---

### Arithmetic Circuits

#### XOR Gate  
![XOR Gate](images/XOR.jpg)

#### Full Adder  
![Full Adder](images/FullAdder.jpg)

#### Full Subtractor  
![Full Subtractor](images/FullSub.jpg)

---

### Shift Unit

#### D Flip-Flop  
![D Flip-Flop](images/D-FlipFlop.jpg)

---

### Multiplexers

#### 2√ó1 Multiplexer  
![2x1 MUX](images/2X1MUX.jpg)

#### 8√ó1 Multiplexer  
![8x1 MUX](images/8X1MUX.jpg)

---

### Hierarchical ALU Design

#### 1-Bit ALU  
![1-bit ALU](images/1-bit.jpg)

#### 2-Bit ALU  
![2-bit ALU](images/2-bit.jpg)

#### 4-Bit ALU  
![4-bit ALU](images/4-bit.jpg)

#### 16-Bit ALU  
![16-bit ALU](images/16-bit.jpg)

#### 32-Bit ALU (Final)  
![32-bit ALU](images/32-bit.jpg)

---

## üî∑ 32-Bit Symbol View

A clean symbol view was created to integrate the ALU at higher hierarchy levels.

### 32-Bit ALU Symbol  
![32bit Symbol](images/32-bit-symbol.png)

---

## üìä Results & Discussion

- All arithmetic, logical, and shift operations were validated through transient simulations.  
- The 8√ó1 multiplexer reliably handled operation selection.  
- Scaling from 1-bit to 32-bit maintained correctness and stable carry propagation.  
- Output waveforms matched the expected behaviour.

---

## ‚úîÔ∏è Layout Verification

### üü© DRC Results (Design Rule Check)

- Technology: **gpdk90 90 nm**
- All layout rules satisfied  
- No spacing, width, enclosure, or density violations  

**DRC Status:**  
-Total Errors: 0
-Status: PASS

![DRC Result](images/DRC.png)

---

### üü¶ LVS Results (Layout vs. Schematic)

- Layout matches schematic  
- No missing devices  
- No shorts or opens  
- No parameter mismatches  

**LVS Status:**  
-Netlist Comparison: MATCH
-Device Count: MATCH
-Status: PASS

![LVS Result](images/LVS.png)

---

## üìö References

1. Manur, M. S. *Design of 32-bit Low Power ALU Using Cadence.* GIJET, 2017.  
2. Shohail, K. I., et al. *Design Steps Simulation and Analysis of a 1-bit ALU in Cadence at 90 nm CMOS Node.* IOSR-JVSP, 2023.
