

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_244_19'
================================================================
* Date:           Mon May 13 18:48:10 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.573 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  32.000 ns|  32.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_244_19  |        2|        2|         2|          1|          1|     2|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.57>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arr_9_I_1 = alloca i32 1"   --->   Operation 6 'alloca' 'arr_9_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_9_I_1_3 = alloca i32 1"   --->   Operation 7 'alloca' 'arr_9_I_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arr_9_Q_1 = alloca i32 1"   --->   Operation 8 'alloca' 'arr_9_Q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arr_9_Q_1_3 = alloca i32 1"   --->   Operation 9 'alloca' 'arr_9_Q_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arr_8_Q_3_0279_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %arr_8_Q_3_0279_reload"   --->   Operation 10 'read' 'arr_8_Q_3_0279_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arr_8_Q_1_0277_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %arr_8_Q_1_0277_reload"   --->   Operation 11 'read' 'arr_8_Q_1_0277_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_8_Q_2_0278_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %arr_8_Q_2_0278_reload"   --->   Operation 12 'read' 'arr_8_Q_2_0278_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arr_8_Q_0_0_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %arr_8_Q_0_0_reload"   --->   Operation 13 'read' 'arr_8_Q_0_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_8_I_3_0276_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %arr_8_I_3_0276_reload"   --->   Operation 14 'read' 'arr_8_I_3_0276_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arr_8_I_1_0274_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %arr_8_I_1_0274_reload"   --->   Operation 15 'read' 'arr_8_I_1_0274_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_8_I_2_0275_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %arr_8_I_2_0275_reload"   --->   Operation 16 'read' 'arr_8_I_2_0275_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arr_8_I_0_0_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %arr_8_I_0_0_reload"   --->   Operation 17 'read' 'arr_8_I_0_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 0, i24 %arr_9_Q_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 0, i24 %arr_9_I_1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body732"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_5 = load i3 %i" [receiver.cpp:245]   --->   Operation 22 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i_5, i32 2" [receiver.cpp:244]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln244 = br i1 %tmp, void %for.body732.split, void %_ZN13ap_fixed_baseILi25ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i481_ifconv.exitStub" [receiver.cpp:244]   --->   Operation 25 'br' 'br_ln244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arr_9_I_1_3_load_1 = load i24 %arr_9_I_1_3" [receiver.cpp:245]   --->   Operation 26 'load' 'arr_9_I_1_3_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arr_9_Q_1_3_load_1 = load i24 %arr_9_Q_1_3" [receiver.cpp:246]   --->   Operation 27 'load' 'arr_9_Q_1_3_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = trunc i3 %i_5" [receiver.cpp:245]   --->   Operation 28 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.56ns)   --->   "%icmp_ln245 = icmp_eq  i2 %empty, i2 0" [receiver.cpp:245]   --->   Operation 29 'icmp' 'icmp_ln245' <Predicate = (!tmp)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node arr_9_I_0)   --->   "%select_ln245 = select i1 %icmp_ln245, i24 %arr_8_I_0_0_reload_read, i24 %arr_8_I_2_0275_reload_read" [receiver.cpp:245]   --->   Operation 30 'select' 'select_ln245' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln245_1)   --->   "%or_ln245 = or i2 %empty, i2 1" [receiver.cpp:245]   --->   Operation 31 'or' 'or_ln245' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.56ns) (out node of the LUT)   --->   "%icmp_ln245_1 = icmp_eq  i2 %or_ln245, i2 1" [receiver.cpp:245]   --->   Operation 32 'icmp' 'icmp_ln245_1' <Predicate = (!tmp)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node arr_9_I_0)   --->   "%select_ln245_1 = select i1 %icmp_ln245_1, i24 %arr_8_I_1_0274_reload_read, i24 %arr_8_I_3_0276_reload_read" [receiver.cpp:245]   --->   Operation 33 'select' 'select_ln245_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.31ns) (out node of the LUT)   --->   "%arr_9_I_0 = add i24 %select_ln245_1, i24 %select_ln245" [receiver.cpp:245]   --->   Operation 34 'add' 'arr_9_I_0' <Predicate = (!tmp)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i_5, i32 1" [receiver.cpp:245]   --->   Operation 35 'bitselect' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.69ns)   --->   "%arr_9_I_1_5 = select i1 %tmp_1, i24 %arr_9_I_0, i24 %arr_9_I_1_3_load_1" [receiver.cpp:245]   --->   Operation 36 'select' 'arr_9_I_1_5' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node arr_9_Q_0)   --->   "%select_ln246 = select i1 %icmp_ln245, i24 %arr_8_Q_0_0_reload_read, i24 %arr_8_Q_2_0278_reload_read" [receiver.cpp:246]   --->   Operation 37 'select' 'select_ln246' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node arr_9_Q_0)   --->   "%select_ln246_1 = select i1 %icmp_ln245_1, i24 %arr_8_Q_1_0277_reload_read, i24 %arr_8_Q_3_0279_reload_read" [receiver.cpp:246]   --->   Operation 38 'select' 'select_ln246_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.31ns) (out node of the LUT)   --->   "%arr_9_Q_0 = add i24 %select_ln246_1, i24 %select_ln246" [receiver.cpp:246]   --->   Operation 39 'add' 'arr_9_Q_0' <Predicate = (!tmp)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.69ns)   --->   "%arr_9_Q_1_5 = select i1 %tmp_1, i24 %arr_9_Q_0, i24 %arr_9_Q_1_3_load_1" [receiver.cpp:246]   --->   Operation 40 'select' 'arr_9_Q_1_5' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.65ns)   --->   "%add_ln244 = add i3 %i_5, i3 2" [receiver.cpp:244]   --->   Operation 41 'add' 'add_ln244' <Predicate = (!tmp)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln244 = store i24 %arr_9_Q_1_5, i24 %arr_9_Q_1_3" [receiver.cpp:244]   --->   Operation 42 'store' 'store_ln244' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln244 = store i24 %arr_9_I_1_5, i24 %arr_9_I_1_3" [receiver.cpp:244]   --->   Operation 43 'store' 'store_ln244' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln244 = store i3 %add_ln244, i3 %i" [receiver.cpp:244]   --->   Operation 44 'store' 'store_ln244' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arr_9_I_1_load = load i24 %arr_9_I_1"   --->   Operation 54 'load' 'arr_9_I_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arr_9_I_1_3_load = load i24 %arr_9_I_1_3"   --->   Operation 55 'load' 'arr_9_I_1_3_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arr_9_Q_1_load = load i24 %arr_9_Q_1"   --->   Operation 56 'load' 'arr_9_Q_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arr_9_Q_1_3_load = load i24 %arr_9_Q_1_3"   --->   Operation 57 'load' 'arr_9_Q_1_3_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_Q_1_0281_out, i24 %arr_9_Q_1_3_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_Q_0_0_out, i24 %arr_9_Q_1_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_I_1_0280_out, i24 %arr_9_I_1_3_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_I_0_0_out, i24 %arr_9_I_1_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%arr_9_I_1_load_1 = load i24 %arr_9_I_1" [receiver.cpp:245]   --->   Operation 45 'load' 'arr_9_I_1_load_1' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%arr_9_Q_1_load_1 = load i24 %arr_9_Q_1" [receiver.cpp:246]   --->   Operation 46 'load' 'arr_9_Q_1_load_1' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln244 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [receiver.cpp:244]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln244 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [receiver.cpp:244]   --->   Operation 48 'specloopname' 'specloopname_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.69ns)   --->   "%arr_9_I_1_6 = select i1 %tmp_1, i24 %arr_9_I_1_load_1, i24 %arr_9_I_0" [receiver.cpp:245]   --->   Operation 49 'select' 'arr_9_I_1_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.69ns)   --->   "%arr_9_Q_1_6 = select i1 %tmp_1, i24 %arr_9_Q_1_load_1, i24 %arr_9_Q_0" [receiver.cpp:246]   --->   Operation 50 'select' 'arr_9_Q_1_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln244 = store i24 %arr_9_Q_1_6, i24 %arr_9_Q_1" [receiver.cpp:244]   --->   Operation 51 'store' 'store_ln244' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln244 = store i24 %arr_9_I_1_6, i24 %arr_9_I_1" [receiver.cpp:244]   --->   Operation 52 'store' 'store_ln244' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln244 = br void %for.body732" [receiver.cpp:244]   --->   Operation 53 'br' 'br_ln244' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_8_I_0_0_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_8_I_2_0275_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_8_I_1_0274_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_8_I_3_0276_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_8_Q_0_0_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_8_Q_2_0278_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_8_Q_1_0277_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_8_Q_3_0279_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_9_Q_1_0281_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_9_Q_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_9_I_1_0280_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_9_I_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca           ) [ 010]
arr_9_I_1                  (alloca           ) [ 011]
arr_9_I_1_3                (alloca           ) [ 010]
arr_9_Q_1                  (alloca           ) [ 011]
arr_9_Q_1_3                (alloca           ) [ 010]
arr_8_Q_3_0279_reload_read (read             ) [ 000]
arr_8_Q_1_0277_reload_read (read             ) [ 000]
arr_8_Q_2_0278_reload_read (read             ) [ 000]
arr_8_Q_0_0_reload_read    (read             ) [ 000]
arr_8_I_3_0276_reload_read (read             ) [ 000]
arr_8_I_1_0274_reload_read (read             ) [ 000]
arr_8_I_2_0275_reload_read (read             ) [ 000]
arr_8_I_0_0_reload_read    (read             ) [ 000]
store_ln0                  (store            ) [ 000]
store_ln0                  (store            ) [ 000]
store_ln0                  (store            ) [ 000]
br_ln0                     (br               ) [ 000]
i_5                        (load             ) [ 000]
specpipeline_ln0           (specpipeline     ) [ 000]
tmp                        (bitselect        ) [ 010]
br_ln244                   (br               ) [ 000]
arr_9_I_1_3_load_1         (load             ) [ 000]
arr_9_Q_1_3_load_1         (load             ) [ 000]
empty                      (trunc            ) [ 000]
icmp_ln245                 (icmp             ) [ 000]
select_ln245               (select           ) [ 000]
or_ln245                   (or               ) [ 000]
icmp_ln245_1               (icmp             ) [ 000]
select_ln245_1             (select           ) [ 000]
arr_9_I_0                  (add              ) [ 011]
tmp_1                      (bitselect        ) [ 011]
arr_9_I_1_5                (select           ) [ 000]
select_ln246               (select           ) [ 000]
select_ln246_1             (select           ) [ 000]
arr_9_Q_0                  (add              ) [ 011]
arr_9_Q_1_5                (select           ) [ 000]
add_ln244                  (add              ) [ 000]
store_ln244                (store            ) [ 000]
store_ln244                (store            ) [ 000]
store_ln244                (store            ) [ 000]
arr_9_I_1_load_1           (load             ) [ 000]
arr_9_Q_1_load_1           (load             ) [ 000]
speclooptripcount_ln244    (speclooptripcount) [ 000]
specloopname_ln244         (specloopname     ) [ 000]
arr_9_I_1_6                (select           ) [ 000]
arr_9_Q_1_6                (select           ) [ 000]
store_ln244                (store            ) [ 000]
store_ln244                (store            ) [ 000]
br_ln244                   (br               ) [ 000]
arr_9_I_1_load             (load             ) [ 000]
arr_9_I_1_3_load           (load             ) [ 000]
arr_9_Q_1_load             (load             ) [ 000]
arr_9_Q_1_3_load           (load             ) [ 000]
write_ln0                  (write            ) [ 000]
write_ln0                  (write            ) [ 000]
write_ln0                  (write            ) [ 000]
write_ln0                  (write            ) [ 000]
ret_ln0                    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_8_I_0_0_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_I_0_0_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_8_I_2_0275_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_I_2_0275_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_8_I_1_0274_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_I_1_0274_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_8_I_3_0276_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_I_3_0276_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr_8_Q_0_0_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_Q_0_0_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr_8_Q_2_0278_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_Q_2_0278_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arr_8_Q_1_0277_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_Q_1_0277_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arr_8_Q_3_0279_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_Q_3_0279_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arr_9_Q_1_0281_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9_Q_1_0281_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arr_9_Q_0_0_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9_Q_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arr_9_I_1_0280_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9_I_1_0280_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arr_9_I_0_0_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9_I_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="arr_9_I_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_9_I_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="arr_9_I_1_3_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_9_I_1_3/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="arr_9_Q_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_9_Q_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="arr_9_Q_1_3_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_9_Q_1_3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="arr_8_Q_3_0279_reload_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="24" slack="0"/>
<pin id="82" dir="0" index="1" bw="24" slack="0"/>
<pin id="83" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_8_Q_3_0279_reload_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="arr_8_Q_1_0277_reload_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="24" slack="0"/>
<pin id="88" dir="0" index="1" bw="24" slack="0"/>
<pin id="89" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_8_Q_1_0277_reload_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="arr_8_Q_2_0278_reload_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="24" slack="0"/>
<pin id="94" dir="0" index="1" bw="24" slack="0"/>
<pin id="95" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_8_Q_2_0278_reload_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="arr_8_Q_0_0_reload_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="24" slack="0"/>
<pin id="100" dir="0" index="1" bw="24" slack="0"/>
<pin id="101" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_8_Q_0_0_reload_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arr_8_I_3_0276_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="24" slack="0"/>
<pin id="106" dir="0" index="1" bw="24" slack="0"/>
<pin id="107" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_8_I_3_0276_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="arr_8_I_1_0274_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="0"/>
<pin id="112" dir="0" index="1" bw="24" slack="0"/>
<pin id="113" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_8_I_1_0274_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="arr_8_I_2_0275_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="24" slack="0"/>
<pin id="118" dir="0" index="1" bw="24" slack="0"/>
<pin id="119" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_8_I_2_0275_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="arr_8_I_0_0_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="24" slack="0"/>
<pin id="124" dir="0" index="1" bw="24" slack="0"/>
<pin id="125" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_8_I_0_0_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln0_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="24" slack="0"/>
<pin id="131" dir="0" index="2" bw="24" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln0_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="24" slack="0"/>
<pin id="138" dir="0" index="2" bw="24" slack="0"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln0_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="24" slack="0"/>
<pin id="145" dir="0" index="2" bw="24" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln0_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="24" slack="0"/>
<pin id="152" dir="0" index="2" bw="24" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="24" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln0_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="3" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_5_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="3" slack="0"/>
<pin id="177" dir="0" index="2" bw="3" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="arr_9_I_1_3_load_1_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="0"/>
<pin id="184" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_9_I_1_3_load_1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="arr_9_Q_1_3_load_1_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="24" slack="0"/>
<pin id="187" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_9_Q_1_3_load_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="empty_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln245_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln245/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln245_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="24" slack="0"/>
<pin id="201" dir="0" index="2" bw="24" slack="0"/>
<pin id="202" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln245/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="or_ln245_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln245/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln245_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln245_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="select_ln245_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="24" slack="0"/>
<pin id="221" dir="0" index="2" bw="24" slack="0"/>
<pin id="222" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln245_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="arr_9_I_0_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="24" slack="0"/>
<pin id="228" dir="0" index="1" bw="24" slack="0"/>
<pin id="229" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_9_I_0/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="3" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="arr_9_I_1_5_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="24" slack="0"/>
<pin id="243" dir="0" index="2" bw="24" slack="0"/>
<pin id="244" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arr_9_I_1_5/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln246_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="24" slack="0"/>
<pin id="251" dir="0" index="2" bw="24" slack="0"/>
<pin id="252" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln246/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="select_ln246_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="24" slack="0"/>
<pin id="259" dir="0" index="2" bw="24" slack="0"/>
<pin id="260" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln246_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="arr_9_Q_0_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="24" slack="0"/>
<pin id="266" dir="0" index="1" bw="24" slack="0"/>
<pin id="267" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_9_Q_0/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="arr_9_Q_1_5_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="24" slack="0"/>
<pin id="273" dir="0" index="2" bw="24" slack="0"/>
<pin id="274" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arr_9_Q_1_5/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln244_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln244_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="24" slack="0"/>
<pin id="286" dir="0" index="1" bw="24" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln244_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="24" slack="0"/>
<pin id="291" dir="0" index="1" bw="24" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln244_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="arr_9_I_1_load_1_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="24" slack="1"/>
<pin id="301" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_9_I_1_load_1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="arr_9_Q_1_load_1_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="24" slack="1"/>
<pin id="304" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_9_Q_1_load_1/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="arr_9_I_1_6_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="0" index="1" bw="24" slack="0"/>
<pin id="308" dir="0" index="2" bw="24" slack="1"/>
<pin id="309" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arr_9_I_1_6/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="arr_9_Q_1_6_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="24" slack="0"/>
<pin id="314" dir="0" index="2" bw="24" slack="1"/>
<pin id="315" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arr_9_Q_1_6/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln244_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="24" slack="0"/>
<pin id="319" dir="0" index="1" bw="24" slack="1"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln244_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="24" slack="0"/>
<pin id="324" dir="0" index="1" bw="24" slack="1"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="arr_9_I_1_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="24" slack="0"/>
<pin id="329" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_9_I_1_load/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="arr_9_I_1_3_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="24" slack="0"/>
<pin id="333" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_9_I_1_3_load/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="arr_9_Q_1_load_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="24" slack="0"/>
<pin id="337" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_9_Q_1_load/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="arr_9_Q_1_3_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="24" slack="0"/>
<pin id="341" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_9_Q_1_3_load/1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="350" class="1005" name="arr_9_I_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="24" slack="0"/>
<pin id="352" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="arr_9_I_1 "/>
</bind>
</comp>

<comp id="358" class="1005" name="arr_9_I_1_3_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="24" slack="0"/>
<pin id="360" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="arr_9_I_1_3 "/>
</bind>
</comp>

<comp id="365" class="1005" name="arr_9_Q_1_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="24" slack="0"/>
<pin id="367" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="arr_9_Q_1 "/>
</bind>
</comp>

<comp id="373" class="1005" name="arr_9_Q_1_3_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="24" slack="0"/>
<pin id="375" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="arr_9_Q_1_3 "/>
</bind>
</comp>

<comp id="383" class="1005" name="arr_9_I_0_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="24" slack="1"/>
<pin id="385" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_9_I_0 "/>
</bind>
</comp>

<comp id="388" class="1005" name="tmp_1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="394" class="1005" name="arr_9_Q_0_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="24" slack="1"/>
<pin id="396" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_9_Q_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="58" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="58" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="58" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="171" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="191"><net_src comp="171" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="122" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="116" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="188" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="110" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="104" pin="2"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="198" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="171" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="226" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="182" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="192" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="98" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="92" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="212" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="86" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="80" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="256" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="248" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="232" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="264" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="185" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="171" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="270" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="240" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="278" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="310"><net_src comp="299" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="302" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="305" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="342"><net_src comp="339" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="346"><net_src comp="60" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="353"><net_src comp="64" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="357"><net_src comp="350" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="361"><net_src comp="68" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="368"><net_src comp="72" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="376"><net_src comp="76" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="386"><net_src comp="226" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="391"><net_src comp="232" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="397"><net_src comp="264" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="311" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_9_Q_1_0281_out | {1 }
	Port: arr_9_Q_0_0_out | {1 }
	Port: arr_9_I_1_0280_out | {1 }
	Port: arr_9_I_0_0_out | {1 }
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_244_19 : arr_8_I_0_0_reload | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_244_19 : arr_8_I_2_0275_reload | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_244_19 : arr_8_I_1_0274_reload | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_244_19 : arr_8_I_3_0276_reload | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_244_19 : arr_8_Q_0_0_reload | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_244_19 : arr_8_Q_2_0278_reload | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_244_19 : arr_8_Q_1_0277_reload | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_244_19 : arr_8_Q_3_0279_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_5 : 1
		tmp : 2
		br_ln244 : 3
		arr_9_I_1_3_load_1 : 1
		arr_9_Q_1_3_load_1 : 1
		empty : 2
		icmp_ln245 : 3
		select_ln245 : 4
		or_ln245 : 3
		icmp_ln245_1 : 3
		select_ln245_1 : 4
		arr_9_I_0 : 5
		tmp_1 : 2
		arr_9_I_1_5 : 6
		select_ln246 : 4
		select_ln246_1 : 4
		arr_9_Q_0 : 5
		arr_9_Q_1_5 : 6
		add_ln244 : 2
		store_ln244 : 7
		store_ln244 : 7
		store_ln244 : 3
		arr_9_I_1_load : 1
		arr_9_I_1_3_load : 1
		arr_9_Q_1_load : 1
		arr_9_Q_1_3_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		arr_9_I_1_6 : 1
		arr_9_Q_1_6 : 1
		store_ln244 : 2
		store_ln244 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|          |           select_ln245_fu_198          |    0    |    24   |
|          |          select_ln245_1_fu_218         |    0    |    24   |
|          |           arr_9_I_1_5_fu_240           |    0    |    24   |
|  select  |           select_ln246_fu_248          |    0    |    24   |
|          |          select_ln246_1_fu_256         |    0    |    24   |
|          |           arr_9_Q_1_5_fu_270           |    0    |    24   |
|          |           arr_9_I_1_6_fu_305           |    0    |    24   |
|          |           arr_9_Q_1_6_fu_311           |    0    |    24   |
|----------|----------------------------------------|---------|---------|
|          |            arr_9_I_0_fu_226            |    0    |    31   |
|    add   |            arr_9_Q_0_fu_264            |    0    |    31   |
|          |            add_ln244_fu_278            |    0    |    11   |
|----------|----------------------------------------|---------|---------|
|   icmp   |            icmp_ln245_fu_192           |    0    |    10   |
|          |           icmp_ln245_1_fu_212          |    0    |    10   |
|----------|----------------------------------------|---------|---------|
|          |  arr_8_Q_3_0279_reload_read_read_fu_80 |    0    |    0    |
|          |  arr_8_Q_1_0277_reload_read_read_fu_86 |    0    |    0    |
|          |  arr_8_Q_2_0278_reload_read_read_fu_92 |    0    |    0    |
|   read   |   arr_8_Q_0_0_reload_read_read_fu_98   |    0    |    0    |
|          | arr_8_I_3_0276_reload_read_read_fu_104 |    0    |    0    |
|          | arr_8_I_1_0274_reload_read_read_fu_110 |    0    |    0    |
|          | arr_8_I_2_0275_reload_read_read_fu_116 |    0    |    0    |
|          |   arr_8_I_0_0_reload_read_read_fu_122  |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |         write_ln0_write_fu_128         |    0    |    0    |
|   write  |         write_ln0_write_fu_135         |    0    |    0    |
|          |         write_ln0_write_fu_142         |    0    |    0    |
|          |         write_ln0_write_fu_149         |    0    |    0    |
|----------|----------------------------------------|---------|---------|
| bitselect|               tmp_fu_174               |    0    |    0    |
|          |              tmp_1_fu_232              |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   trunc  |              empty_fu_188              |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|    or    |             or_ln245_fu_206            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |   285   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| arr_9_I_0_reg_383 |   24   |
|arr_9_I_1_3_reg_358|   24   |
| arr_9_I_1_reg_350 |   24   |
| arr_9_Q_0_reg_394 |   24   |
|arr_9_Q_1_3_reg_373|   24   |
| arr_9_Q_1_reg_365 |   24   |
|     i_reg_343     |    3   |
|   tmp_1_reg_388   |    1   |
+-------------------+--------+
|       Total       |   148  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   285  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   148  |    -   |
+-----------+--------+--------+
|   Total   |   148  |   285  |
+-----------+--------+--------+
