# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../" \
"tb_lfsr_func_synth.v" \

sv xil_defaultlib  --include "../../../../../" \
"../../../../../fault_generator_model_2.srcs/sim_1/imports/fault_generator_model_2/tb_lfsr.sv" \

# Do not sort compile order
nosort
