
miracode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000190a0  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000898  08019260  08019260  00029260  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019af8  08019af8  00030354  2**0
                  CONTENTS
  4 .ARM          00000008  08019af8  08019af8  00029af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019b00  08019b00  00030354  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019b00  08019b00  00029b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08019b04  08019b04  00029b04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000354  20000000  08019b08  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002c20  20000354  08019e5c  00030354  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  20002f74  08019e5c  00032f74  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030354  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004633b  00000000  00000000  00030384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006586  00000000  00000000  000766bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003428  00000000  00000000  0007cc48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000031c8  00000000  00000000  00080070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00035081  00000000  00000000  00083238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003a9ef  00000000  00000000  000b82b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001290f2  00000000  00000000  000f2ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0021bd9a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000f440  00000000  00000000  0021bdec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  0022b22c  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  0022b2f8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000354 	.word	0x20000354
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08019248 	.word	0x08019248

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000358 	.word	0x20000358
 80001fc:	08019248 	.word	0x08019248

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c8c:	f000 b974 	b.w	8000f78 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	4604      	mov	r4, r0
 8000cb0:	468e      	mov	lr, r1
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d14d      	bne.n	8000d52 <__udivmoddi4+0xaa>
 8000cb6:	428a      	cmp	r2, r1
 8000cb8:	4694      	mov	ip, r2
 8000cba:	d969      	bls.n	8000d90 <__udivmoddi4+0xe8>
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	b152      	cbz	r2, 8000cd8 <__udivmoddi4+0x30>
 8000cc2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cc6:	f1c2 0120 	rsb	r1, r2, #32
 8000cca:	fa20 f101 	lsr.w	r1, r0, r1
 8000cce:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cd6:	4094      	lsls	r4, r2
 8000cd8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cdc:	0c21      	lsrs	r1, r4, #16
 8000cde:	fbbe f6f8 	udiv	r6, lr, r8
 8000ce2:	fa1f f78c 	uxth.w	r7, ip
 8000ce6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cee:	fb06 f107 	mul.w	r1, r6, r7
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x64>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cfe:	f080 811f 	bcs.w	8000f40 <__udivmoddi4+0x298>
 8000d02:	4299      	cmp	r1, r3
 8000d04:	f240 811c 	bls.w	8000f40 <__udivmoddi4+0x298>
 8000d08:	3e02      	subs	r6, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1a5b      	subs	r3, r3, r1
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d14:	fb08 3310 	mls	r3, r8, r0, r3
 8000d18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d1c:	fb00 f707 	mul.w	r7, r0, r7
 8000d20:	42a7      	cmp	r7, r4
 8000d22:	d90a      	bls.n	8000d3a <__udivmoddi4+0x92>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d2c:	f080 810a 	bcs.w	8000f44 <__udivmoddi4+0x29c>
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	f240 8107 	bls.w	8000f44 <__udivmoddi4+0x29c>
 8000d36:	4464      	add	r4, ip
 8000d38:	3802      	subs	r0, #2
 8000d3a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d3e:	1be4      	subs	r4, r4, r7
 8000d40:	2600      	movs	r6, #0
 8000d42:	b11d      	cbz	r5, 8000d4c <__udivmoddi4+0xa4>
 8000d44:	40d4      	lsrs	r4, r2
 8000d46:	2300      	movs	r3, #0
 8000d48:	e9c5 4300 	strd	r4, r3, [r5]
 8000d4c:	4631      	mov	r1, r6
 8000d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d909      	bls.n	8000d6a <__udivmoddi4+0xc2>
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	f000 80ef 	beq.w	8000f3a <__udivmoddi4+0x292>
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d62:	4630      	mov	r0, r6
 8000d64:	4631      	mov	r1, r6
 8000d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6a:	fab3 f683 	clz	r6, r3
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	d14a      	bne.n	8000e08 <__udivmoddi4+0x160>
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d302      	bcc.n	8000d7c <__udivmoddi4+0xd4>
 8000d76:	4282      	cmp	r2, r0
 8000d78:	f200 80f9 	bhi.w	8000f6e <__udivmoddi4+0x2c6>
 8000d7c:	1a84      	subs	r4, r0, r2
 8000d7e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d82:	2001      	movs	r0, #1
 8000d84:	469e      	mov	lr, r3
 8000d86:	2d00      	cmp	r5, #0
 8000d88:	d0e0      	beq.n	8000d4c <__udivmoddi4+0xa4>
 8000d8a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d8e:	e7dd      	b.n	8000d4c <__udivmoddi4+0xa4>
 8000d90:	b902      	cbnz	r2, 8000d94 <__udivmoddi4+0xec>
 8000d92:	deff      	udf	#255	; 0xff
 8000d94:	fab2 f282 	clz	r2, r2
 8000d98:	2a00      	cmp	r2, #0
 8000d9a:	f040 8092 	bne.w	8000ec2 <__udivmoddi4+0x21a>
 8000d9e:	eba1 010c 	sub.w	r1, r1, ip
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f fe8c 	uxth.w	lr, ip
 8000daa:	2601      	movs	r6, #1
 8000dac:	0c20      	lsrs	r0, r4, #16
 8000dae:	fbb1 f3f7 	udiv	r3, r1, r7
 8000db2:	fb07 1113 	mls	r1, r7, r3, r1
 8000db6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dba:	fb0e f003 	mul.w	r0, lr, r3
 8000dbe:	4288      	cmp	r0, r1
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x12c>
 8000dc2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x12a>
 8000dcc:	4288      	cmp	r0, r1
 8000dce:	f200 80cb 	bhi.w	8000f68 <__udivmoddi4+0x2c0>
 8000dd2:	4643      	mov	r3, r8
 8000dd4:	1a09      	subs	r1, r1, r0
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ddc:	fb07 1110 	mls	r1, r7, r0, r1
 8000de0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000de4:	fb0e fe00 	mul.w	lr, lr, r0
 8000de8:	45a6      	cmp	lr, r4
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x156>
 8000dec:	eb1c 0404 	adds.w	r4, ip, r4
 8000df0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000df4:	d202      	bcs.n	8000dfc <__udivmoddi4+0x154>
 8000df6:	45a6      	cmp	lr, r4
 8000df8:	f200 80bb 	bhi.w	8000f72 <__udivmoddi4+0x2ca>
 8000dfc:	4608      	mov	r0, r1
 8000dfe:	eba4 040e 	sub.w	r4, r4, lr
 8000e02:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e06:	e79c      	b.n	8000d42 <__udivmoddi4+0x9a>
 8000e08:	f1c6 0720 	rsb	r7, r6, #32
 8000e0c:	40b3      	lsls	r3, r6
 8000e0e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e12:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e16:	fa20 f407 	lsr.w	r4, r0, r7
 8000e1a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e1e:	431c      	orrs	r4, r3
 8000e20:	40f9      	lsrs	r1, r7
 8000e22:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e26:	fa00 f306 	lsl.w	r3, r0, r6
 8000e2a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e2e:	0c20      	lsrs	r0, r4, #16
 8000e30:	fa1f fe8c 	uxth.w	lr, ip
 8000e34:	fb09 1118 	mls	r1, r9, r8, r1
 8000e38:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e3c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e40:	4288      	cmp	r0, r1
 8000e42:	fa02 f206 	lsl.w	r2, r2, r6
 8000e46:	d90b      	bls.n	8000e60 <__udivmoddi4+0x1b8>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e50:	f080 8088 	bcs.w	8000f64 <__udivmoddi4+0x2bc>
 8000e54:	4288      	cmp	r0, r1
 8000e56:	f240 8085 	bls.w	8000f64 <__udivmoddi4+0x2bc>
 8000e5a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e5e:	4461      	add	r1, ip
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e68:	fb09 1110 	mls	r1, r9, r0, r1
 8000e6c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e70:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e74:	458e      	cmp	lr, r1
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x1e2>
 8000e78:	eb1c 0101 	adds.w	r1, ip, r1
 8000e7c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e80:	d26c      	bcs.n	8000f5c <__udivmoddi4+0x2b4>
 8000e82:	458e      	cmp	lr, r1
 8000e84:	d96a      	bls.n	8000f5c <__udivmoddi4+0x2b4>
 8000e86:	3802      	subs	r0, #2
 8000e88:	4461      	add	r1, ip
 8000e8a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e8e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e92:	eba1 010e 	sub.w	r1, r1, lr
 8000e96:	42a1      	cmp	r1, r4
 8000e98:	46c8      	mov	r8, r9
 8000e9a:	46a6      	mov	lr, r4
 8000e9c:	d356      	bcc.n	8000f4c <__udivmoddi4+0x2a4>
 8000e9e:	d053      	beq.n	8000f48 <__udivmoddi4+0x2a0>
 8000ea0:	b15d      	cbz	r5, 8000eba <__udivmoddi4+0x212>
 8000ea2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ea6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eaa:	fa01 f707 	lsl.w	r7, r1, r7
 8000eae:	fa22 f306 	lsr.w	r3, r2, r6
 8000eb2:	40f1      	lsrs	r1, r6
 8000eb4:	431f      	orrs	r7, r3
 8000eb6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eba:	2600      	movs	r6, #0
 8000ebc:	4631      	mov	r1, r6
 8000ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec2:	f1c2 0320 	rsb	r3, r2, #32
 8000ec6:	40d8      	lsrs	r0, r3
 8000ec8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ecc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ed0:	4091      	lsls	r1, r2
 8000ed2:	4301      	orrs	r1, r0
 8000ed4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ed8:	fa1f fe8c 	uxth.w	lr, ip
 8000edc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ee0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ee4:	0c0b      	lsrs	r3, r1, #16
 8000ee6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eea:	fb00 f60e 	mul.w	r6, r0, lr
 8000eee:	429e      	cmp	r6, r3
 8000ef0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ef4:	d908      	bls.n	8000f08 <__udivmoddi4+0x260>
 8000ef6:	eb1c 0303 	adds.w	r3, ip, r3
 8000efa:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000efe:	d22f      	bcs.n	8000f60 <__udivmoddi4+0x2b8>
 8000f00:	429e      	cmp	r6, r3
 8000f02:	d92d      	bls.n	8000f60 <__udivmoddi4+0x2b8>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4463      	add	r3, ip
 8000f08:	1b9b      	subs	r3, r3, r6
 8000f0a:	b289      	uxth	r1, r1
 8000f0c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f10:	fb07 3316 	mls	r3, r7, r6, r3
 8000f14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f18:	fb06 f30e 	mul.w	r3, r6, lr
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x28a>
 8000f20:	eb1c 0101 	adds.w	r1, ip, r1
 8000f24:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f28:	d216      	bcs.n	8000f58 <__udivmoddi4+0x2b0>
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	d914      	bls.n	8000f58 <__udivmoddi4+0x2b0>
 8000f2e:	3e02      	subs	r6, #2
 8000f30:	4461      	add	r1, ip
 8000f32:	1ac9      	subs	r1, r1, r3
 8000f34:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f38:	e738      	b.n	8000dac <__udivmoddi4+0x104>
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e705      	b.n	8000d4c <__udivmoddi4+0xa4>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e3      	b.n	8000d0c <__udivmoddi4+0x64>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6f8      	b.n	8000d3a <__udivmoddi4+0x92>
 8000f48:	454b      	cmp	r3, r9
 8000f4a:	d2a9      	bcs.n	8000ea0 <__udivmoddi4+0x1f8>
 8000f4c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f50:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7a3      	b.n	8000ea0 <__udivmoddi4+0x1f8>
 8000f58:	4646      	mov	r6, r8
 8000f5a:	e7ea      	b.n	8000f32 <__udivmoddi4+0x28a>
 8000f5c:	4620      	mov	r0, r4
 8000f5e:	e794      	b.n	8000e8a <__udivmoddi4+0x1e2>
 8000f60:	4640      	mov	r0, r8
 8000f62:	e7d1      	b.n	8000f08 <__udivmoddi4+0x260>
 8000f64:	46d0      	mov	r8, sl
 8000f66:	e77b      	b.n	8000e60 <__udivmoddi4+0x1b8>
 8000f68:	3b02      	subs	r3, #2
 8000f6a:	4461      	add	r1, ip
 8000f6c:	e732      	b.n	8000dd4 <__udivmoddi4+0x12c>
 8000f6e:	4630      	mov	r0, r6
 8000f70:	e709      	b.n	8000d86 <__udivmoddi4+0xde>
 8000f72:	4464      	add	r4, ip
 8000f74:	3802      	subs	r0, #2
 8000f76:	e742      	b.n	8000dfe <__udivmoddi4+0x156>

08000f78 <__aeabi_idiv0>:
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop

08000f7c <bmp3_init>:
 *  @brief This API is the entry point.
 *  It performs the selection of I2C/SPI read mechanism according to the
 *  selected interface and reads the chip-id and calibration data of the sensor.
 */
int8_t bmp3_init(struct bmp3_dev *dev)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t chip_id = 0;
 8000f84:	2300      	movs	r3, #0
 8000f86:	73bb      	strb	r3, [r7, #14]

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f001 fbd6 	bl	800273a <null_ptr_check>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	73fb      	strb	r3, [r7, #15]

    /* Proceed if null check is fine */
    if (rslt == BMP3_OK)
 8000f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d131      	bne.n	8000ffe <bmp3_init+0x82>
    {
        /* Read mechanism according to selected interface */
        if (dev->intf != BMP3_I2C_INTF)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	7a1b      	ldrb	r3, [r3, #8]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d003      	beq.n	8000faa <bmp3_init+0x2e>
        {
            /* If SPI interface is selected, read extra byte */
            dev->dummy_byte = 1;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	729a      	strb	r2, [r3, #10]
 8000fa8:	e002      	b.n	8000fb0 <bmp3_init+0x34>
        }
        else
        {
            /* If I2C interface is selected, no need to read
             * extra byte */
            dev->dummy_byte = 0;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2200      	movs	r2, #0
 8000fae:	729a      	strb	r2, [r3, #10]

	/* Read the chip-id of bmp3 sensor */
        //rslt = bmp3_get_regs(BMP3_REG_CHIP_ID, &chip_id, 1, dev);
	
        /* Read the chip-id of bmp3 sensor */
        rslt = bmp3_get_regs(BMP3_REG_CHIP_ID, &chip_id, 1, dev);
 8000fb0:	f107 010e 	add.w	r1, r7, #14
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	2000      	movs	r0, #0
 8000fba:	f000 f826 	bl	800100a <bmp3_get_regs>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	73fb      	strb	r3, [r7, #15]

        /* Proceed if everything is fine until now */
        if (rslt == BMP3_OK)
 8000fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d119      	bne.n	8000ffe <bmp3_init+0x82>
        {
            /* Check for chip id validity */
            if ((chip_id == BMP3_CHIP_ID) || (chip_id == BMP390_CHIP_ID))
 8000fca:	7bbb      	ldrb	r3, [r7, #14]
 8000fcc:	2b50      	cmp	r3, #80	; 0x50
 8000fce:	d002      	beq.n	8000fd6 <bmp3_init+0x5a>
 8000fd0:	7bbb      	ldrb	r3, [r7, #14]
 8000fd2:	2b60      	cmp	r3, #96	; 0x60
 8000fd4:	d111      	bne.n	8000ffa <bmp3_init+0x7e>
            {
                dev->chip_id = chip_id;
 8000fd6:	7bba      	ldrb	r2, [r7, #14]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	701a      	strb	r2, [r3, #0]

                /* Reset the sensor */
                rslt = bmp3_soft_reset(dev);
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f000 f9ae 	bl	800133e <bmp3_soft_reset>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMP3_OK)
 8000fe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d107      	bne.n	8000ffe <bmp3_init+0x82>
                {
                    /* Read the calibration data */
                    rslt = get_calib_data(dev);
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f000 fb4e 	bl	8001690 <get_calib_data>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMP3_OK)
 8000ff8:	e001      	b.n	8000ffe <bmp3_init+0x82>
                }
            }
            else
            {
                rslt = BMP3_E_DEV_NOT_FOUND;
 8000ffa:	23f9      	movs	r3, #249	; 0xf9
 8000ffc:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8000ffe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <bmp3_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bmp3_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp3_dev *dev)
{
 800100a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800100e:	b08b      	sub	sp, #44	; 0x2c
 8001010:	af00      	add	r7, sp, #0
 8001012:	60b9      	str	r1, [r7, #8]
 8001014:	607a      	str	r2, [r7, #4]
 8001016:	603b      	str	r3, [r7, #0]
 8001018:	4603      	mov	r3, r0
 800101a:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint32_t idx;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800101c:	6838      	ldr	r0, [r7, #0]
 800101e:	f001 fb8c 	bl	800273a <null_ptr_check>
 8001022:	4603      	mov	r3, r0
 8001024:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    /* Proceed if null check is fine */
    if ((rslt == BMP3_OK) && (reg_data != NULL))
 8001028:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800102c:	2b00      	cmp	r3, #0
 800102e:	d172      	bne.n	8001116 <bmp3_get_regs+0x10c>
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d06f      	beq.n	8001116 <bmp3_get_regs+0x10c>
    {
 8001036:	466b      	mov	r3, sp
 8001038:	461e      	mov	r6, r3
        uint32_t temp_len = len + dev->dummy_byte;
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	7a9b      	ldrb	r3, [r3, #10]
 800103e:	461a      	mov	r2, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4413      	add	r3, r2
 8001044:	61fb      	str	r3, [r7, #28]
        uint8_t temp_buff[len + dev->dummy_byte];
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	7a9b      	ldrb	r3, [r3, #10]
 800104a:	461a      	mov	r2, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	18d1      	adds	r1, r2, r3
 8001050:	460b      	mov	r3, r1
 8001052:	3b01      	subs	r3, #1
 8001054:	61bb      	str	r3, [r7, #24]
 8001056:	2300      	movs	r3, #0
 8001058:	4688      	mov	r8, r1
 800105a:	4699      	mov	r9, r3
 800105c:	f04f 0200 	mov.w	r2, #0
 8001060:	f04f 0300 	mov.w	r3, #0
 8001064:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001068:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800106c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001070:	2300      	movs	r3, #0
 8001072:	460c      	mov	r4, r1
 8001074:	461d      	mov	r5, r3
 8001076:	f04f 0200 	mov.w	r2, #0
 800107a:	f04f 0300 	mov.w	r3, #0
 800107e:	00eb      	lsls	r3, r5, #3
 8001080:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001084:	00e2      	lsls	r2, r4, #3
 8001086:	1dcb      	adds	r3, r1, #7
 8001088:	08db      	lsrs	r3, r3, #3
 800108a:	00db      	lsls	r3, r3, #3
 800108c:	ebad 0d03 	sub.w	sp, sp, r3
 8001090:	466b      	mov	r3, sp
 8001092:	3300      	adds	r3, #0
 8001094:	617b      	str	r3, [r7, #20]

        /* If interface selected is SPI */
        if (dev->intf != BMP3_I2C_INTF)
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	7a1b      	ldrb	r3, [r3, #8]
 800109a:	2b01      	cmp	r3, #1
 800109c:	d025      	beq.n	80010ea <bmp3_get_regs+0xe0>
        {
            reg_addr = reg_addr | 0x80;
 800109e:	7bfb      	ldrb	r3, [r7, #15]
 80010a0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010a4:	73fb      	strb	r3, [r7, #15]

            /* Read the data from the register */
            dev->intf_rslt = dev->read(reg_addr, temp_buff, temp_len, dev->intf_ptr);
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	68dc      	ldr	r4, [r3, #12]
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	7bf8      	ldrb	r0, [r7, #15]
 80010b0:	69fa      	ldr	r2, [r7, #28]
 80010b2:	6979      	ldr	r1, [r7, #20]
 80010b4:	47a0      	blx	r4
 80010b6:	4603      	mov	r3, r0
 80010b8:	461a      	mov	r2, r3
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	725a      	strb	r2, [r3, #9]
            for (idx = 0; idx < len; idx++)
 80010be:	2300      	movs	r3, #0
 80010c0:	627b      	str	r3, [r7, #36]	; 0x24
 80010c2:	e00d      	b.n	80010e0 <bmp3_get_regs+0xd6>
            {
                reg_data[idx] = temp_buff[idx + dev->dummy_byte];
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	7a9b      	ldrb	r3, [r3, #10]
 80010c8:	461a      	mov	r2, r3
 80010ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010cc:	441a      	add	r2, r3
 80010ce:	68b9      	ldr	r1, [r7, #8]
 80010d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d2:	440b      	add	r3, r1
 80010d4:	6979      	ldr	r1, [r7, #20]
 80010d6:	5c8a      	ldrb	r2, [r1, r2]
 80010d8:	701a      	strb	r2, [r3, #0]
            for (idx = 0; idx < len; idx++)
 80010da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010dc:	3301      	adds	r3, #1
 80010de:	627b      	str	r3, [r7, #36]	; 0x24
 80010e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d3ed      	bcc.n	80010c4 <bmp3_get_regs+0xba>
 80010e8:	e00b      	b.n	8001102 <bmp3_get_regs+0xf8>
            }
        }
        else
        {
            /* Read the data using I2C */
            dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	68dc      	ldr	r4, [r3, #12]
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	7bf8      	ldrb	r0, [r7, #15]
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	68b9      	ldr	r1, [r7, #8]
 80010f8:	47a0      	blx	r4
 80010fa:	4603      	mov	r3, r0
 80010fc:	461a      	mov	r2, r3
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	725a      	strb	r2, [r3, #9]
        }

        /* Check for communication error */
        if (dev->intf_rslt != BMP3_INTF_RET_SUCCESS)
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d002      	beq.n	8001112 <bmp3_get_regs+0x108>
        {
            rslt = BMP3_E_COMM_FAIL;
 800110c:	23fe      	movs	r3, #254	; 0xfe
 800110e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001112:	46b5      	mov	sp, r6
    {
 8001114:	e002      	b.n	800111c <bmp3_get_regs+0x112>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001116:	23ff      	movs	r3, #255	; 0xff
 8001118:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    }

    return rslt;
 800111c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
}
 8001120:	4618      	mov	r0, r3
 8001122:	372c      	adds	r7, #44	; 0x2c
 8001124:	46bd      	mov	sp, r7
 8001126:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800112a <bmp3_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bmp3_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp3_dev *dev)
{
 800112a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800112e:	b089      	sub	sp, #36	; 0x24
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	607a      	str	r2, [r7, #4]
 8001138:	603b      	str	r3, [r7, #0]
 800113a:	466b      	mov	r3, sp
 800113c:	461e      	mov	r6, r3
    int8_t rslt;
    uint8_t temp_buff[len * 2];
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	0059      	lsls	r1, r3, #1
 8001142:	460b      	mov	r3, r1
 8001144:	3b01      	subs	r3, #1
 8001146:	617b      	str	r3, [r7, #20]
 8001148:	2300      	movs	r3, #0
 800114a:	4688      	mov	r8, r1
 800114c:	4699      	mov	r9, r3
 800114e:	f04f 0200 	mov.w	r2, #0
 8001152:	f04f 0300 	mov.w	r3, #0
 8001156:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800115a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800115e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001162:	2300      	movs	r3, #0
 8001164:	460c      	mov	r4, r1
 8001166:	461d      	mov	r5, r3
 8001168:	f04f 0200 	mov.w	r2, #0
 800116c:	f04f 0300 	mov.w	r3, #0
 8001170:	00eb      	lsls	r3, r5, #3
 8001172:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001176:	00e2      	lsls	r2, r4, #3
 8001178:	1dcb      	adds	r3, r1, #7
 800117a:	08db      	lsrs	r3, r3, #3
 800117c:	00db      	lsls	r3, r3, #3
 800117e:	ebad 0d03 	sub.w	sp, sp, r3
 8001182:	466b      	mov	r3, sp
 8001184:	3300      	adds	r3, #0
 8001186:	613b      	str	r3, [r7, #16]
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 8001188:	6838      	ldr	r0, [r7, #0]
 800118a:	f001 fad6 	bl	800273a <null_ptr_check>
 800118e:	4603      	mov	r3, r0
 8001190:	76fb      	strb	r3, [r7, #27]

    /* Check for arguments validity */
    if ((rslt == BMP3_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8001192:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d14c      	bne.n	8001234 <bmp3_set_regs+0x10a>
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d049      	beq.n	8001234 <bmp3_set_regs+0x10a>
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d046      	beq.n	8001234 <bmp3_set_regs+0x10a>
    {
        if (len != 0)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d040      	beq.n	800122e <bmp3_set_regs+0x104>
        {
            temp_buff[0] = reg_data[0];
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	781a      	ldrb	r2, [r3, #0]
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	701a      	strb	r2, [r3, #0]

            /* If interface selected is SPI */
            if (dev->intf == BMP3_SPI_INTF)
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	7a1b      	ldrb	r3, [r3, #8]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d114      	bne.n	80011e6 <bmp3_set_regs+0xbc>
            {
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80011bc:	2300      	movs	r3, #0
 80011be:	76bb      	strb	r3, [r7, #26]
 80011c0:	e00d      	b.n	80011de <bmp3_set_regs+0xb4>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80011c2:	7ebb      	ldrb	r3, [r7, #26]
 80011c4:	68fa      	ldr	r2, [r7, #12]
 80011c6:	4413      	add	r3, r2
 80011c8:	781a      	ldrb	r2, [r3, #0]
 80011ca:	7ebb      	ldrb	r3, [r7, #26]
 80011cc:	68f9      	ldr	r1, [r7, #12]
 80011ce:	440b      	add	r3, r1
 80011d0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80011d4:	b2d2      	uxtb	r2, r2
 80011d6:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80011d8:	7ebb      	ldrb	r3, [r7, #26]
 80011da:	3301      	adds	r3, #1
 80011dc:	76bb      	strb	r3, [r7, #26]
 80011de:	7ebb      	ldrb	r3, [r7, #26]
 80011e0:	687a      	ldr	r2, [r7, #4]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d8ed      	bhi.n	80011c2 <bmp3_set_regs+0x98>
                }
            }

            /* Burst write mode */
            if (len > 1)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d909      	bls.n	8001200 <bmp3_set_regs+0xd6>
            {
                /* Interleave register address w.r.t data for
                 * burst write*/
                interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	68ba      	ldr	r2, [r7, #8]
 80011f0:	6939      	ldr	r1, [r7, #16]
 80011f2:	68f8      	ldr	r0, [r7, #12]
 80011f4:	f000 fa71 	bl	80016da <interleave_reg_addr>
                temp_len = len * 2;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	61fb      	str	r3, [r7, #28]
 80011fe:	e001      	b.n	8001204 <bmp3_set_regs+0xda>
            }
            else
            {
                temp_len = len;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	61fb      	str	r3, [r7, #28]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	691c      	ldr	r4, [r3, #16]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	7818      	ldrb	r0, [r3, #0]
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	69fa      	ldr	r2, [r7, #28]
 8001212:	6939      	ldr	r1, [r7, #16]
 8001214:	47a0      	blx	r4
 8001216:	4603      	mov	r3, r0
 8001218:	461a      	mov	r2, r3
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	725a      	strb	r2, [r3, #9]

            /* Check for communication error */
            if (dev->intf_rslt != BMP3_INTF_RET_SUCCESS)
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d008      	beq.n	800123a <bmp3_set_regs+0x110>
            {
                rslt = BMP3_E_COMM_FAIL;
 8001228:	23fe      	movs	r3, #254	; 0xfe
 800122a:	76fb      	strb	r3, [r7, #27]
        if (len != 0)
 800122c:	e005      	b.n	800123a <bmp3_set_regs+0x110>
            }
        }
        else
        {
            rslt = BMP3_E_INVALID_LEN;
 800122e:	23fa      	movs	r3, #250	; 0xfa
 8001230:	76fb      	strb	r3, [r7, #27]
        if (len != 0)
 8001232:	e002      	b.n	800123a <bmp3_set_regs+0x110>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001234:	23ff      	movs	r3, #255	; 0xff
 8001236:	76fb      	strb	r3, [r7, #27]
 8001238:	e000      	b.n	800123c <bmp3_set_regs+0x112>
        if (len != 0)
 800123a:	bf00      	nop
    }

    return rslt;
 800123c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001240:	46b5      	mov	sp, r6
}
 8001242:	4618      	mov	r0, r3
 8001244:	3724      	adds	r7, #36	; 0x24
 8001246:	46bd      	mov	sp, r7
 8001248:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800124c <bmp3_set_sensor_settings>:
 * @brief This API sets the power control(pressure enable and
 * temperature enable), over sampling, ODR and filter
 * settings in the sensor.
 */
int8_t bmp3_set_sensor_settings(uint32_t desired_settings, struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af00      	add	r7, sp, #0
 8001252:	60f8      	str	r0, [r7, #12]
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP3_OK;
 8001258:	2300      	movs	r3, #0
 800125a:	75fb      	strb	r3, [r7, #23]

    if (settings != NULL)
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d03a      	beq.n	80012d8 <bmp3_set_sensor_settings+0x8c>
    {

        if (are_settings_changed(BMP3_POWER_CNTL, desired_settings))
 8001262:	68f9      	ldr	r1, [r7, #12]
 8001264:	2006      	movs	r0, #6
 8001266:	f001 fa50 	bl	800270a <are_settings_changed>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d006      	beq.n	800127e <bmp3_set_sensor_settings+0x32>
        {
            /* Set the power control settings */
            rslt = set_pwr_ctrl_settings(desired_settings, settings, dev);
 8001270:	687a      	ldr	r2, [r7, #4]
 8001272:	68b9      	ldr	r1, [r7, #8]
 8001274:	68f8      	ldr	r0, [r7, #12]
 8001276:	f000 fa96 	bl	80017a6 <set_pwr_ctrl_settings>
 800127a:	4603      	mov	r3, r0
 800127c:	75fb      	strb	r3, [r7, #23]
        }

        if (are_settings_changed(BMP3_ODR_FILTER, desired_settings))
 800127e:	68f9      	ldr	r1, [r7, #12]
 8001280:	20f0      	movs	r0, #240	; 0xf0
 8001282:	f001 fa42 	bl	800270a <are_settings_changed>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d006      	beq.n	800129a <bmp3_set_sensor_settings+0x4e>
        {
            /* Set the over sampling, ODR and filter settings */
            rslt = set_odr_filter_settings(desired_settings, settings, dev);
 800128c:	687a      	ldr	r2, [r7, #4]
 800128e:	68b9      	ldr	r1, [r7, #8]
 8001290:	68f8      	ldr	r0, [r7, #12]
 8001292:	f000 fad7 	bl	8001844 <set_odr_filter_settings>
 8001296:	4603      	mov	r3, r0
 8001298:	75fb      	strb	r3, [r7, #23]
        }

        if (are_settings_changed(BMP3_INT_CTRL, desired_settings))
 800129a:	68f9      	ldr	r1, [r7, #12]
 800129c:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 80012a0:	f001 fa33 	bl	800270a <are_settings_changed>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d006      	beq.n	80012b8 <bmp3_set_sensor_settings+0x6c>
        {
            /* Set the interrupt control settings */
            rslt = set_int_ctrl_settings(desired_settings, settings, dev);
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	68b9      	ldr	r1, [r7, #8]
 80012ae:	68f8      	ldr	r0, [r7, #12]
 80012b0:	f000 fb36 	bl	8001920 <set_int_ctrl_settings>
 80012b4:	4603      	mov	r3, r0
 80012b6:	75fb      	strb	r3, [r7, #23]
        }

        if (are_settings_changed(BMP3_ADV_SETT, desired_settings))
 80012b8:	68f9      	ldr	r1, [r7, #12]
 80012ba:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 80012be:	f001 fa24 	bl	800270a <are_settings_changed>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d009      	beq.n	80012dc <bmp3_set_sensor_settings+0x90>
        {
            /* Set the advance settings */
            rslt = set_advance_settings(desired_settings, settings, dev);
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	68b9      	ldr	r1, [r7, #8]
 80012cc:	68f8      	ldr	r0, [r7, #12]
 80012ce:	f000 fba1 	bl	8001a14 <set_advance_settings>
 80012d2:	4603      	mov	r3, r0
 80012d4:	75fb      	strb	r3, [r7, #23]
 80012d6:	e001      	b.n	80012dc <bmp3_set_sensor_settings+0x90>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 80012d8:	23ff      	movs	r3, #255	; 0xff
 80012da:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80012dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3718      	adds	r7, #24
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <bmp3_get_status>:
 * @brief This API gets the command ready, data ready for pressure and
 * temperature and interrupt (fifo watermark, fifo full, data ready) and
 * error status from the sensor.
 */
int8_t bmp3_get_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (status != NULL)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d01a      	beq.n	800132e <bmp3_get_status+0x46>
    {
        rslt = get_sensor_status(status, dev);
 80012f8:	6839      	ldr	r1, [r7, #0]
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f001 fa41 	bl	8002782 <get_sensor_status>
 8001300:	4603      	mov	r3, r0
 8001302:	73fb      	strb	r3, [r7, #15]

        /* Proceed further if the earlier operation is fine */
        if (rslt == BMP3_OK)
 8001304:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d112      	bne.n	8001332 <bmp3_get_status+0x4a>
        {
            rslt = get_int_status(status, dev);
 800130c:	6839      	ldr	r1, [r7, #0]
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f001 fa7a 	bl	8002808 <get_int_status>
 8001314:	4603      	mov	r3, r0
 8001316:	73fb      	strb	r3, [r7, #15]

            /* Proceed further if the earlier operation is fine */
            if (rslt == BMP3_OK)
 8001318:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d108      	bne.n	8001332 <bmp3_get_status+0x4a>
            {
                /* Get the error status */
                rslt = get_err_status(status, dev);
 8001320:	6839      	ldr	r1, [r7, #0]
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f001 fa9e 	bl	8002864 <get_err_status>
 8001328:	4603      	mov	r3, r0
 800132a:	73fb      	strb	r3, [r7, #15]
 800132c:	e001      	b.n	8001332 <bmp3_get_status+0x4a>
            }
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 800132e:	23ff      	movs	r3, #255	; 0xff
 8001330:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001332:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001336:	4618      	mov	r0, r3
 8001338:	3710      	adds	r7, #16
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <bmp3_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bmp3_soft_reset(struct bmp3_dev *dev)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b084      	sub	sp, #16
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_CMD;
 8001346:	237e      	movs	r3, #126	; 0x7e
 8001348:	73bb      	strb	r3, [r7, #14]

    /* 0xB6 is the soft reset command */
    uint8_t soft_rst_cmd = BMP3_SOFT_RESET;
 800134a:	23b6      	movs	r3, #182	; 0xb6
 800134c:	737b      	strb	r3, [r7, #13]
    uint8_t cmd_rdy_status;
    uint8_t cmd_err_status;

    /* Check for command ready status */
    rslt = bmp3_get_regs(BMP3_REG_SENS_STATUS, &cmd_rdy_status, 1, dev);
 800134e:	f107 010c 	add.w	r1, r7, #12
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2201      	movs	r2, #1
 8001356:	2003      	movs	r0, #3
 8001358:	f7ff fe57 	bl	800100a <bmp3_get_regs>
 800135c:	4603      	mov	r3, r0
 800135e:	73fb      	strb	r3, [r7, #15]

    /* Device is ready to accept new command */
    if ((cmd_rdy_status & BMP3_CMD_RDY) && (rslt == BMP3_OK))
 8001360:	7b3b      	ldrb	r3, [r7, #12]
 8001362:	f003 0310 	and.w	r3, r3, #16
 8001366:	2b00      	cmp	r3, #0
 8001368:	d02d      	beq.n	80013c6 <bmp3_soft_reset+0x88>
 800136a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d129      	bne.n	80013c6 <bmp3_soft_reset+0x88>
    {
        /* Write the soft reset command in the sensor */
        rslt = bmp3_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8001372:	f107 010d 	add.w	r1, r7, #13
 8001376:	f107 000e 	add.w	r0, r7, #14
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2201      	movs	r2, #1
 800137e:	f7ff fed4 	bl	800112a <bmp3_set_regs>
 8001382:	4603      	mov	r3, r0
 8001384:	73fb      	strb	r3, [r7, #15]

        /* Proceed if everything is fine until now */
        if (rslt == BMP3_OK)
 8001386:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d11b      	bne.n	80013c6 <bmp3_soft_reset+0x88>
        {
            /* Wait for 2 ms */
            dev->delay_us(2000, dev->intf_ptr);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	695b      	ldr	r3, [r3, #20]
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	6852      	ldr	r2, [r2, #4]
 8001396:	4611      	mov	r1, r2
 8001398:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800139c:	4798      	blx	r3

            /* Read for command error status */
            rslt = bmp3_get_regs(BMP3_REG_ERR, &cmd_err_status, 1, dev);
 800139e:	f107 010b 	add.w	r1, r7, #11
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2201      	movs	r2, #1
 80013a6:	2002      	movs	r0, #2
 80013a8:	f7ff fe2f 	bl	800100a <bmp3_get_regs>
 80013ac:	4603      	mov	r3, r0
 80013ae:	73fb      	strb	r3, [r7, #15]

            /* check for command error status */
            if ((cmd_err_status & BMP3_REG_CMD) || (rslt != BMP3_OK))
 80013b0:	7afb      	ldrb	r3, [r7, #11]
 80013b2:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d103      	bne.n	80013c2 <bmp3_soft_reset+0x84>
 80013ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <bmp3_soft_reset+0x88>
            {
                /* Command not written hence return
                 * error */
                rslt = BMP3_E_CMD_EXEC_FAILED;
 80013c2:	23fc      	movs	r3, #252	; 0xfc
 80013c4:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 80013c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <bmp3_set_op_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bmp3_set_op_mode(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b084      	sub	sp, #16
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
 80013da:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t last_set_mode;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 80013dc:	6838      	ldr	r0, [r7, #0]
 80013de:	f001 f9ac 	bl	800273a <null_ptr_check>
 80013e2:	4603      	mov	r3, r0
 80013e4:	73fb      	strb	r3, [r7, #15]

    if ((rslt == BMP3_OK) && (settings != NULL))
 80013e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d139      	bne.n	8001462 <bmp3_set_op_mode+0x90>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d036      	beq.n	8001462 <bmp3_set_op_mode+0x90>
    {
        uint8_t curr_mode = settings->op_mode;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	73bb      	strb	r3, [r7, #14]

        rslt = bmp3_get_op_mode(&last_set_mode, dev);
 80013fa:	f107 030d 	add.w	r3, r7, #13
 80013fe:	6839      	ldr	r1, [r7, #0]
 8001400:	4618      	mov	r0, r3
 8001402:	f000 f838 	bl	8001476 <bmp3_get_op_mode>
 8001406:	4603      	mov	r3, r0
 8001408:	73fb      	strb	r3, [r7, #15]

        /* If the sensor is not in sleep mode put the device to sleep
         * mode */
        if ((last_set_mode != BMP3_MODE_SLEEP) && (rslt == BMP3_OK))
 800140a:	7b7b      	ldrb	r3, [r7, #13]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d010      	beq.n	8001432 <bmp3_set_op_mode+0x60>
 8001410:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d10c      	bne.n	8001432 <bmp3_set_op_mode+0x60>
        {
            /* Device should be put to sleep before transiting to
             * forced mode or normal mode */
            rslt = put_device_to_sleep(dev);
 8001418:	6838      	ldr	r0, [r7, #0]
 800141a:	f000 f8f7 	bl	800160c <put_device_to_sleep>
 800141e:	4603      	mov	r3, r0
 8001420:	73fb      	strb	r3, [r7, #15]

            /* Give some time for device to go into sleep mode */
            dev->delay_us(5000, dev->intf_ptr);
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	683a      	ldr	r2, [r7, #0]
 8001428:	6852      	ldr	r2, [r2, #4]
 800142a:	4611      	mov	r1, r2
 800142c:	f241 3088 	movw	r0, #5000	; 0x1388
 8001430:	4798      	blx	r3
        }

        /* Set the power mode */
        if (rslt == BMP3_OK)
 8001432:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d116      	bne.n	8001468 <bmp3_set_op_mode+0x96>
        {
            if (curr_mode == BMP3_MODE_NORMAL)
 800143a:	7bbb      	ldrb	r3, [r7, #14]
 800143c:	2b03      	cmp	r3, #3
 800143e:	d106      	bne.n	800144e <bmp3_set_op_mode+0x7c>
            {
                /* Set normal mode and validate
                 * necessary settings */
                rslt = set_normal_mode(settings, dev);
 8001440:	6839      	ldr	r1, [r7, #0]
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f000 f879 	bl	800153a <set_normal_mode>
 8001448:	4603      	mov	r3, r0
 800144a:	73fb      	strb	r3, [r7, #15]
    {
 800144c:	e00c      	b.n	8001468 <bmp3_set_op_mode+0x96>
            }
            else if (curr_mode == BMP3_MODE_FORCED)
 800144e:	7bbb      	ldrb	r3, [r7, #14]
 8001450:	2b01      	cmp	r3, #1
 8001452:	d109      	bne.n	8001468 <bmp3_set_op_mode+0x96>
            {
                /* Set forced mode */
                rslt = write_power_mode(settings, dev);
 8001454:	6839      	ldr	r1, [r7, #0]
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f000 f8a2 	bl	80015a0 <write_power_mode>
 800145c:	4603      	mov	r3, r0
 800145e:	73fb      	strb	r3, [r7, #15]
    {
 8001460:	e002      	b.n	8001468 <bmp3_set_op_mode+0x96>
            }
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001462:	23ff      	movs	r3, #255	; 0xff
 8001464:	73fb      	strb	r3, [r7, #15]
 8001466:	e000      	b.n	800146a <bmp3_set_op_mode+0x98>
    {
 8001468:	bf00      	nop
    }

    return rslt;
 800146a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800146e:	4618      	mov	r0, r3
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}

08001476 <bmp3_get_op_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bmp3_get_op_mode(uint8_t *op_mode, struct bmp3_dev *dev)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	b084      	sub	sp, #16
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
 800147e:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (op_mode != NULL)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d011      	beq.n	80014aa <bmp3_get_op_mode+0x34>
    {
        /* Read the power mode register */
        rslt = bmp3_get_regs(BMP3_REG_PWR_CTRL, op_mode, 1, dev);
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	2201      	movs	r2, #1
 800148a:	6879      	ldr	r1, [r7, #4]
 800148c:	201b      	movs	r0, #27
 800148e:	f7ff fdbc 	bl	800100a <bmp3_get_regs>
 8001492:	4603      	mov	r3, r0
 8001494:	73fb      	strb	r3, [r7, #15]

        /* Assign the power mode in the device structure */
        *op_mode = BMP3_GET_BITS(*op_mode, BMP3_OP_MODE);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	111b      	asrs	r3, r3, #4
 800149c:	b2db      	uxtb	r3, r3
 800149e:	f003 0303 	and.w	r3, r3, #3
 80014a2:	b2da      	uxtb	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	701a      	strb	r2, [r3, #0]
 80014a8:	e001      	b.n	80014ae <bmp3_get_op_mode+0x38>
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 80014aa:	23ff      	movs	r3, #255	; 0xff
 80014ac:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80014ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <bmp3_get_sensor_data>:
 * @brief This API reads the pressure, temperature or both data from the
 * sensor, compensates the data and store it in the bmp3_data structure
 * instance passed by the user.
 */
int8_t bmp3_get_sensor_data(uint8_t sensor_comp, struct bmp3_data *comp_data, struct bmp3_dev *dev)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b08a      	sub	sp, #40	; 0x28
 80014be:	af00      	add	r7, sp, #0
 80014c0:	4603      	mov	r3, r0
 80014c2:	60b9      	str	r1, [r7, #8]
 80014c4:	607a      	str	r2, [r7, #4]
 80014c6:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Array to store the pressure and temperature data read from
     * the sensor */
    uint8_t reg_data[BMP3_LEN_P_T_DATA] = { 0 };
 80014c8:	2300      	movs	r3, #0
 80014ca:	623b      	str	r3, [r7, #32]
 80014cc:	2300      	movs	r3, #0
 80014ce:	84bb      	strh	r3, [r7, #36]	; 0x24
    struct bmp3_uncomp_data uncomp_data = { 0 };
 80014d0:	f107 0310 	add.w	r3, r7, #16
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
 80014dc:	60da      	str	r2, [r3, #12]

    if (comp_data != NULL)
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d021      	beq.n	8001528 <bmp3_get_sensor_data+0x6e>
    {
        /* Read the pressure and temperature data from the sensor */
        rslt = bmp3_get_regs(BMP3_REG_DATA, reg_data, BMP3_LEN_P_T_DATA, dev);
 80014e4:	f107 0120 	add.w	r1, r7, #32
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2206      	movs	r2, #6
 80014ec:	2004      	movs	r0, #4
 80014ee:	f7ff fd8c 	bl	800100a <bmp3_get_regs>
 80014f2:	4603      	mov	r3, r0
 80014f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if (rslt == BMP3_OK)
 80014f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d116      	bne.n	800152e <bmp3_get_sensor_data+0x74>
        {
            /* Parse the read data from the sensor */
            parse_sensor_data(reg_data, &uncomp_data);
 8001500:	f107 0210 	add.w	r2, r7, #16
 8001504:	f107 0320 	add.w	r3, r7, #32
 8001508:	4611      	mov	r1, r2
 800150a:	4618      	mov	r0, r3
 800150c:	f000 fc70 	bl	8001df0 <parse_sensor_data>

            /* Compensate the pressure/temperature/both data read
             * from the sensor */
            rslt = compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	3318      	adds	r3, #24
 8001514:	f107 0110 	add.w	r1, r7, #16
 8001518:	7bf8      	ldrb	r0, [r7, #15]
 800151a:	68ba      	ldr	r2, [r7, #8]
 800151c:	f000 fca3 	bl	8001e66 <compensate_data>
 8001520:	4603      	mov	r3, r0
 8001522:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001526:	e002      	b.n	800152e <bmp3_get_sensor_data+0x74>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001528:	23ff      	movs	r3, #255	; 0xff
 800152a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return rslt;
 800152e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001532:	4618      	mov	r0, r3
 8001534:	3728      	adds	r7, #40	; 0x28
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <set_normal_mode>:

/*!
 * @brief This internal API sets the normal mode in the sensor.
 */
static int8_t set_normal_mode(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 800153a:	b580      	push	{r7, lr}
 800153c:	b084      	sub	sp, #16
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
 8001542:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t conf_err_status;

    rslt = validate_normal_mode_settings(settings, dev);
 8001544:	6839      	ldr	r1, [r7, #0]
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	f000 f888 	bl	800165c <validate_normal_mode_settings>
 800154c:	4603      	mov	r3, r0
 800154e:	73fb      	strb	r3, [r7, #15]

    /* If OSR and ODR settings are proper then write the power mode */
    if (rslt == BMP3_OK)
 8001550:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d11d      	bne.n	8001594 <set_normal_mode+0x5a>
    {
        rslt = write_power_mode(settings, dev);
 8001558:	6839      	ldr	r1, [r7, #0]
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f000 f820 	bl	80015a0 <write_power_mode>
 8001560:	4603      	mov	r3, r0
 8001562:	73fb      	strb	r3, [r7, #15]

        /* check for configuration error */
        if (rslt == BMP3_OK)
 8001564:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d113      	bne.n	8001594 <set_normal_mode+0x5a>
        {
            /* Read the configuration error status */
            rslt = bmp3_get_regs(BMP3_REG_ERR, &conf_err_status, 1, dev);
 800156c:	f107 010e 	add.w	r1, r7, #14
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	2201      	movs	r2, #1
 8001574:	2002      	movs	r0, #2
 8001576:	f7ff fd48 	bl	800100a <bmp3_get_regs>
 800157a:	4603      	mov	r3, r0
 800157c:	73fb      	strb	r3, [r7, #15]

            /* Check if conf. error flag is set */
            if (rslt == BMP3_OK)
 800157e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d106      	bne.n	8001594 <set_normal_mode+0x5a>
            {
                if (conf_err_status & BMP3_ERR_CONF)
 8001586:	7bbb      	ldrb	r3, [r7, #14]
 8001588:	f003 0304 	and.w	r3, r3, #4
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <set_normal_mode+0x5a>
                {
                    /* OSR and ODR configuration is not proper */
                    rslt = BMP3_E_CONFIGURATION_ERR;
 8001590:	23fb      	movs	r3, #251	; 0xfb
 8001592:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8001594:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3710      	adds	r7, #16
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <write_power_mode>:

/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(const struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 80015aa:	231b      	movs	r3, #27
 80015ac:	737b      	strb	r3, [r7, #13]
    uint8_t op_mode = settings->op_mode;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	73bb      	strb	r3, [r7, #14]

    /* Temporary variable to store the value read from op-mode register */
    uint8_t op_mode_reg_val;

    /* Read the power mode register */
    rslt = bmp3_get_regs(reg_addr, &op_mode_reg_val, 1, dev);
 80015b4:	7b78      	ldrb	r0, [r7, #13]
 80015b6:	f107 010c 	add.w	r1, r7, #12
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	2201      	movs	r2, #1
 80015be:	f7ff fd24 	bl	800100a <bmp3_get_regs>
 80015c2:	4603      	mov	r3, r0
 80015c4:	73fb      	strb	r3, [r7, #15]

    /* Set the power mode */
    if (rslt == BMP3_OK)
 80015c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d118      	bne.n	8001600 <write_power_mode+0x60>
    {
        op_mode_reg_val = BMP3_SET_BITS(op_mode_reg_val, BMP3_OP_MODE, op_mode);
 80015ce:	7b3b      	ldrb	r3, [r7, #12]
 80015d0:	b25b      	sxtb	r3, r3
 80015d2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80015d6:	b25a      	sxtb	r2, r3
 80015d8:	7bbb      	ldrb	r3, [r7, #14]
 80015da:	011b      	lsls	r3, r3, #4
 80015dc:	b25b      	sxtb	r3, r3
 80015de:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80015e2:	b25b      	sxtb	r3, r3
 80015e4:	4313      	orrs	r3, r2
 80015e6:	b25b      	sxtb	r3, r3
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	733b      	strb	r3, [r7, #12]

        /* Write the power mode in the register */
        rslt = bmp3_set_regs(&reg_addr, &op_mode_reg_val, 1, dev);
 80015ec:	f107 010c 	add.w	r1, r7, #12
 80015f0:	f107 000d 	add.w	r0, r7, #13
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	2201      	movs	r2, #1
 80015f8:	f7ff fd97 	bl	800112a <bmp3_set_regs>
 80015fc:	4603      	mov	r3, r0
 80015fe:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001600:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001604:	4618      	mov	r0, r3
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(struct bmp3_dev *dev)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 8001614:	231b      	movs	r3, #27
 8001616:	73bb      	strb	r3, [r7, #14]

    /* Temporary variable to store the value read from op-mode register */
    uint8_t op_mode_reg_val;

    rslt = bmp3_get_regs(BMP3_REG_PWR_CTRL, &op_mode_reg_val, 1, dev);
 8001618:	f107 010d 	add.w	r1, r7, #13
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2201      	movs	r2, #1
 8001620:	201b      	movs	r0, #27
 8001622:	f7ff fcf2 	bl	800100a <bmp3_get_regs>
 8001626:	4603      	mov	r3, r0
 8001628:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 800162a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d10e      	bne.n	8001650 <put_device_to_sleep+0x44>
    {
        /* Set the power mode */
        op_mode_reg_val = op_mode_reg_val & (~(BMP3_OP_MODE_MSK));
 8001632:	7b7b      	ldrb	r3, [r7, #13]
 8001634:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001638:	b2db      	uxtb	r3, r3
 800163a:	737b      	strb	r3, [r7, #13]

        /* Write the power mode in the register */
        rslt = bmp3_set_regs(&reg_addr, &op_mode_reg_val, 1, dev);
 800163c:	f107 010d 	add.w	r1, r7, #13
 8001640:	f107 000e 	add.w	r0, r7, #14
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2201      	movs	r2, #1
 8001648:	f7ff fd6f 	bl	800112a <bmp3_set_regs>
 800164c:	4603      	mov	r3, r0
 800164e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001650:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001654:	4618      	mov	r0, r3
 8001656:	3710      	adds	r7, #16
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <validate_normal_mode_settings>:

/*!
 * @brief This internal API validate the normal mode settings of the sensor.
 */
static int8_t validate_normal_mode_settings(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    rslt = get_odr_filter_settings(settings, dev);
 8001666:	6839      	ldr	r1, [r7, #0]
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f000 fa26 	bl	8001aba <get_odr_filter_settings>
 800166e:	4603      	mov	r3, r0
 8001670:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8001672:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d104      	bne.n	8001684 <validate_normal_mode_settings+0x28>
    {
        rslt = validate_osr_and_odr_settings(settings);
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f000 fa3a 	bl	8001af4 <validate_osr_and_odr_settings>
 8001680:	4603      	mov	r3, r0
 8001682:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001684:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3710      	adds	r7, #16
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it then compensates it and store in the device structure.
 */
static int8_t get_calib_data(struct bmp3_dev *dev)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b088      	sub	sp, #32
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_CALIB_DATA;
 8001698:	2331      	movs	r3, #49	; 0x31
 800169a:	77fb      	strb	r3, [r7, #31]

    /* Array to store calibration data */
    uint8_t calib_data[BMP3_LEN_CALIB_DATA] = { 0 };
 800169c:	2300      	movs	r3, #0
 800169e:	60bb      	str	r3, [r7, #8]
 80016a0:	f107 030c 	add.w	r3, r7, #12
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	741a      	strb	r2, [r3, #16]

    /* Read the calibration data from the sensor */
    rslt = bmp3_get_regs(reg_addr, calib_data, BMP3_LEN_CALIB_DATA, dev);
 80016b0:	f107 0108 	add.w	r1, r7, #8
 80016b4:	7ff8      	ldrb	r0, [r7, #31]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2215      	movs	r2, #21
 80016ba:	f7ff fca6 	bl	800100a <bmp3_get_regs>
 80016be:	4603      	mov	r3, r0
 80016c0:	77bb      	strb	r3, [r7, #30]

    /* Parse calibration data and store it in device structure */
    parse_calib_data(calib_data, dev);
 80016c2:	f107 0308 	add.w	r3, r7, #8
 80016c6:	6879      	ldr	r1, [r7, #4]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f000 fc3f 	bl	8001f4c <parse_calib_data>

    return rslt;
 80016ce:	f997 301e 	ldrsb.w	r3, [r7, #30]
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3720      	adds	r7, #32
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 80016da:	b480      	push	{r7}
 80016dc:	b087      	sub	sp, #28
 80016de:	af00      	add	r7, sp, #0
 80016e0:	60f8      	str	r0, [r7, #12]
 80016e2:	60b9      	str	r1, [r7, #8]
 80016e4:	607a      	str	r2, [r7, #4]
 80016e6:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 80016e8:	2301      	movs	r3, #1
 80016ea:	617b      	str	r3, [r7, #20]
 80016ec:	e015      	b.n	800171a <interleave_reg_addr+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 80016ee:	68fa      	ldr	r2, [r7, #12]
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	441a      	add	r2, r3
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	3b01      	subs	r3, #1
 80016fa:	68b9      	ldr	r1, [r7, #8]
 80016fc:	440b      	add	r3, r1
 80016fe:	7812      	ldrb	r2, [r2, #0]
 8001700:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	441a      	add	r2, r3
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	005b      	lsls	r3, r3, #1
 800170c:	68b9      	ldr	r1, [r7, #8]
 800170e:	440b      	add	r3, r1
 8001710:	7812      	ldrb	r2, [r2, #0]
 8001712:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	3301      	adds	r3, #1
 8001718:	617b      	str	r3, [r7, #20]
 800171a:	697a      	ldr	r2, [r7, #20]
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	429a      	cmp	r2, r3
 8001720:	d3e5      	bcc.n	80016ee <interleave_reg_addr+0x14>
    }
}
 8001722:	bf00      	nop
 8001724:	bf00      	nop
 8001726:	371c      	adds	r7, #28
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <parse_odr_filter_settings>:
/*!
 * @brief This internal API parse the over sampling, ODR and filter
 * settings and store in the device structure.
 */
static void  parse_odr_filter_settings(const uint8_t *reg_data, struct bmp3_odr_filter_settings *settings)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
    uint8_t index = 0;
 800173a:	2300      	movs	r3, #0
 800173c:	73fb      	strb	r3, [r7, #15]

    /* ODR and filter settings index starts from one (0x1C register) */
    settings->press_os = BMP3_GET_BITS_POS_0(reg_data[index], BMP3_PRESS_OS);
 800173e:	7bfb      	ldrb	r3, [r7, #15]
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	4413      	add	r3, r2
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	f003 0307 	and.w	r3, r3, #7
 800174a:	b2da      	uxtb	r2, r3
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	701a      	strb	r2, [r3, #0]
    settings->temp_os = BMP3_GET_BITS(reg_data[index], BMP3_TEMP_OS);
 8001750:	7bfb      	ldrb	r3, [r7, #15]
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	4413      	add	r3, r2
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	10db      	asrs	r3, r3, #3
 800175a:	b2db      	uxtb	r3, r3
 800175c:	f003 0307 	and.w	r3, r3, #7
 8001760:	b2da      	uxtb	r2, r3
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	705a      	strb	r2, [r3, #1]

    /* Move index to 0x1D register */
    index++;
 8001766:	7bfb      	ldrb	r3, [r7, #15]
 8001768:	3301      	adds	r3, #1
 800176a:	73fb      	strb	r3, [r7, #15]
    settings->odr = BMP3_GET_BITS_POS_0(reg_data[index], BMP3_ODR);
 800176c:	7bfb      	ldrb	r3, [r7, #15]
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	4413      	add	r3, r2
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	f003 031f 	and.w	r3, r3, #31
 8001778:	b2da      	uxtb	r2, r3
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	70da      	strb	r2, [r3, #3]

    /* Move index to 0x1F register */
    index = index + 2;
 800177e:	7bfb      	ldrb	r3, [r7, #15]
 8001780:	3302      	adds	r3, #2
 8001782:	73fb      	strb	r3, [r7, #15]
    settings->iir_filter = BMP3_GET_BITS(reg_data[index], BMP3_IIR_FILTER);
 8001784:	7bfb      	ldrb	r3, [r7, #15]
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	4413      	add	r3, r2
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	105b      	asrs	r3, r3, #1
 800178e:	b2db      	uxtb	r3, r3
 8001790:	f003 0307 	and.w	r3, r3, #7
 8001794:	b2da      	uxtb	r2, r3
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	709a      	strb	r2, [r3, #2]
}
 800179a:	bf00      	nop
 800179c:	3714      	adds	r7, #20
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <set_pwr_ctrl_settings>:
 * settings of the sensor.
 */
static int8_t set_pwr_ctrl_settings(uint32_t desired_settings,
                                    const struct bmp3_settings *settings,
                                    struct bmp3_dev *dev)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b086      	sub	sp, #24
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	60f8      	str	r0, [r7, #12]
 80017ae:	60b9      	str	r1, [r7, #8]
 80017b0:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 80017b2:	231b      	movs	r3, #27
 80017b4:	75bb      	strb	r3, [r7, #22]
    uint8_t reg_data;

    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 80017b6:	7db8      	ldrb	r0, [r7, #22]
 80017b8:	f107 0115 	add.w	r1, r7, #21
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2201      	movs	r2, #1
 80017c0:	f7ff fc23 	bl	800100a <bmp3_get_regs>
 80017c4:	4603      	mov	r3, r0
 80017c6:	75fb      	strb	r3, [r7, #23]

    if (rslt == BMP3_OK)
 80017c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d132      	bne.n	8001836 <set_pwr_ctrl_settings+0x90>
    {
        if (desired_settings & BMP3_SEL_PRESS_EN)
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d00e      	beq.n	80017f8 <set_pwr_ctrl_settings+0x52>
        {
            /* Set the pressure enable settings in the
             * register variable */
            reg_data = BMP3_SET_BITS_POS_0(reg_data, BMP3_PRESS_EN, settings->press_en);
 80017da:	7d7b      	ldrb	r3, [r7, #21]
 80017dc:	b25b      	sxtb	r3, r3
 80017de:	f023 0301 	bic.w	r3, r3, #1
 80017e2:	b25a      	sxtb	r2, r3
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	785b      	ldrb	r3, [r3, #1]
 80017e8:	b25b      	sxtb	r3, r3
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	b25b      	sxtb	r3, r3
 80017f0:	4313      	orrs	r3, r2
 80017f2:	b25b      	sxtb	r3, r3
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	757b      	strb	r3, [r7, #21]
        }

        if (desired_settings & BMP3_SEL_TEMP_EN)
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f003 0304 	and.w	r3, r3, #4
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d00f      	beq.n	8001822 <set_pwr_ctrl_settings+0x7c>
        {
            /* Set the temperature enable settings in the
             * register variable */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_TEMP_EN, settings->temp_en);
 8001802:	7d7b      	ldrb	r3, [r7, #21]
 8001804:	b25b      	sxtb	r3, r3
 8001806:	f023 0302 	bic.w	r3, r3, #2
 800180a:	b25a      	sxtb	r2, r3
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	789b      	ldrb	r3, [r3, #2]
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	b25b      	sxtb	r3, r3
 8001814:	f003 0302 	and.w	r3, r3, #2
 8001818:	b25b      	sxtb	r3, r3
 800181a:	4313      	orrs	r3, r2
 800181c:	b25b      	sxtb	r3, r3
 800181e:	b2db      	uxtb	r3, r3
 8001820:	757b      	strb	r3, [r7, #21]
        }

        /* Write the power control settings in the register */
        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 8001822:	f107 0115 	add.w	r1, r7, #21
 8001826:	f107 0016 	add.w	r0, r7, #22
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2201      	movs	r2, #1
 800182e:	f7ff fc7c 	bl	800112a <bmp3_set_regs>
 8001832:	4603      	mov	r3, r0
 8001834:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001836:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800183a:	4618      	mov	r0, r3
 800183c:	3718      	adds	r7, #24
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
	...

08001844 <set_odr_filter_settings>:
/*!
 * @brief This internal API sets the over sampling, ODR and filter settings
 * of the sensor based on the settings selected by the user.
 */
static int8_t set_odr_filter_settings(uint32_t desired_settings, struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b08a      	sub	sp, #40	; 0x28
 8001848:	af02      	add	r7, sp, #8
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* No of registers to be configured is 3*/
    uint8_t reg_addr[3] = { 0 };
 8001850:	4b32      	ldr	r3, [pc, #200]	; (800191c <set_odr_filter_settings+0xd8>)
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	83bb      	strh	r3, [r7, #28]
 8001856:	2300      	movs	r3, #0
 8001858:	77bb      	strb	r3, [r7, #30]

    /* No of register data to be read is 4 */
    uint8_t reg_data[4];
    uint8_t len = 0;
 800185a:	2300      	movs	r3, #0
 800185c:	75fb      	strb	r3, [r7, #23]

    rslt = bmp3_get_regs(BMP3_REG_OSR, reg_data, 4, dev);
 800185e:	f107 0118 	add.w	r1, r7, #24
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2204      	movs	r2, #4
 8001866:	201c      	movs	r0, #28
 8001868:	f7ff fbcf 	bl	800100a <bmp3_get_regs>
 800186c:	4603      	mov	r3, r0
 800186e:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMP3_OK)
 8001870:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d14a      	bne.n	800190e <set_odr_filter_settings+0xca>
    {
        if (are_settings_changed((BMP3_SEL_PRESS_OS | BMP3_SEL_TEMP_OS), desired_settings))
 8001878:	68f9      	ldr	r1, [r7, #12]
 800187a:	2030      	movs	r0, #48	; 0x30
 800187c:	f000 ff45 	bl	800270a <are_settings_changed>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d00b      	beq.n	800189e <set_odr_filter_settings+0x5a>
        {
            /* Fill the over sampling register address and
            * register data to be written in the sensor */
            fill_osr_data(desired_settings, reg_addr, reg_data, &len, settings);
 8001886:	f107 0017 	add.w	r0, r7, #23
 800188a:	f107 0218 	add.w	r2, r7, #24
 800188e:	f107 011c 	add.w	r1, r7, #28
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	4603      	mov	r3, r0
 8001898:	68f8      	ldr	r0, [r7, #12]
 800189a:	f000 f9e1 	bl	8001c60 <fill_osr_data>
        }

        if (are_settings_changed(BMP3_SEL_ODR, desired_settings))
 800189e:	68f9      	ldr	r1, [r7, #12]
 80018a0:	2080      	movs	r0, #128	; 0x80
 80018a2:	f000 ff32 	bl	800270a <are_settings_changed>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d008      	beq.n	80018be <set_odr_filter_settings+0x7a>
        {
            /* Fill the output data rate register address and
             * register data to be written in the sensor */
            fill_odr_data(reg_addr, reg_data, &len, settings);
 80018ac:	f107 0217 	add.w	r2, r7, #23
 80018b0:	f107 0118 	add.w	r1, r7, #24
 80018b4:	f107 001c 	add.w	r0, r7, #28
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	f000 fa29 	bl	8001d10 <fill_odr_data>
        }

        if (are_settings_changed(BMP3_SEL_IIR_FILTER, desired_settings))
 80018be:	68f9      	ldr	r1, [r7, #12]
 80018c0:	2040      	movs	r0, #64	; 0x40
 80018c2:	f000 ff22 	bl	800270a <are_settings_changed>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d008      	beq.n	80018de <set_odr_filter_settings+0x9a>
        {
            /* Fill the iir filter register address and
             * register data to be written in the sensor */
            fill_filter_data(reg_addr, reg_data, &len, settings);
 80018cc:	f107 0217 	add.w	r2, r7, #23
 80018d0:	f107 0118 	add.w	r1, r7, #24
 80018d4:	f107 001c 	add.w	r0, r7, #28
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	f000 fa53 	bl	8001d84 <fill_filter_data>
        }

        if (settings->op_mode == BMP3_MODE_NORMAL)
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	2b03      	cmp	r3, #3
 80018e4:	d104      	bne.n	80018f0 <set_odr_filter_settings+0xac>
        {
            /* For normal mode, OSR and ODR settings should
             * be proper */
            rslt = validate_osr_and_odr_settings(settings);
 80018e6:	68b8      	ldr	r0, [r7, #8]
 80018e8:	f000 f904 	bl	8001af4 <validate_osr_and_odr_settings>
 80018ec:	4603      	mov	r3, r0
 80018ee:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMP3_OK)
 80018f0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d10a      	bne.n	800190e <set_odr_filter_settings+0xca>
        {
            /* Burst write the over sampling, ODR and filter
             * settings in the register */
            rslt = bmp3_set_regs(reg_addr, reg_data, len, dev);
 80018f8:	7dfb      	ldrb	r3, [r7, #23]
 80018fa:	461a      	mov	r2, r3
 80018fc:	f107 0118 	add.w	r1, r7, #24
 8001900:	f107 001c 	add.w	r0, r7, #28
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f7ff fc10 	bl	800112a <bmp3_set_regs>
 800190a:	4603      	mov	r3, r0
 800190c:	77fb      	strb	r3, [r7, #31]
        }
    }

    return rslt;
 800190e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001912:	4618      	mov	r0, r3
 8001914:	3720      	adds	r7, #32
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	08019260 	.word	0x08019260

08001920 <set_int_ctrl_settings>:
 * selected by the user.
 */
static int8_t set_int_ctrl_settings(uint32_t desired_settings,
                                    const struct bmp3_settings *settings,
                                    struct bmp3_dev *dev)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t reg_data;
    uint8_t reg_addr;
    struct bmp3_int_ctrl_settings int_settings;

    reg_addr = BMP3_REG_INT_CTRL;
 800192c:	2319      	movs	r3, #25
 800192e:	757b      	strb	r3, [r7, #21]
    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8001930:	7d78      	ldrb	r0, [r7, #21]
 8001932:	f107 0116 	add.w	r1, r7, #22
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2201      	movs	r2, #1
 800193a:	f7ff fb66 	bl	800100a <bmp3_get_regs>
 800193e:	4603      	mov	r3, r0
 8001940:	75fb      	strb	r3, [r7, #23]

    if (rslt == BMP3_OK)
 8001942:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d15e      	bne.n	8001a08 <set_int_ctrl_settings+0xe8>
    {
        int_settings = settings->int_settings;
 800194a:	68ba      	ldr	r2, [r7, #8]
 800194c:	f107 0310 	add.w	r3, r7, #16
 8001950:	3207      	adds	r2, #7
 8001952:	6810      	ldr	r0, [r2, #0]
 8001954:	6018      	str	r0, [r3, #0]

        if (desired_settings & BMP3_SEL_OUTPUT_MODE)
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800195c:	2b00      	cmp	r3, #0
 800195e:	d00d      	beq.n	800197c <set_int_ctrl_settings+0x5c>
        {
            /* Set the interrupt output mode bits */
            reg_data = BMP3_SET_BITS_POS_0(reg_data, BMP3_INT_OUTPUT_MODE, int_settings.output_mode);
 8001960:	7dbb      	ldrb	r3, [r7, #22]
 8001962:	b25b      	sxtb	r3, r3
 8001964:	f023 0301 	bic.w	r3, r3, #1
 8001968:	b25a      	sxtb	r2, r3
 800196a:	7c3b      	ldrb	r3, [r7, #16]
 800196c:	b25b      	sxtb	r3, r3
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	b25b      	sxtb	r3, r3
 8001974:	4313      	orrs	r3, r2
 8001976:	b25b      	sxtb	r3, r3
 8001978:	b2db      	uxtb	r3, r3
 800197a:	75bb      	strb	r3, [r7, #22]
        }

        if (desired_settings & BMP3_SEL_LEVEL)
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001982:	2b00      	cmp	r3, #0
 8001984:	d00e      	beq.n	80019a4 <set_int_ctrl_settings+0x84>
        {
            /* Set the interrupt level bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_LEVEL, int_settings.level);
 8001986:	7dbb      	ldrb	r3, [r7, #22]
 8001988:	b25b      	sxtb	r3, r3
 800198a:	f023 0302 	bic.w	r3, r3, #2
 800198e:	b25a      	sxtb	r2, r3
 8001990:	7c7b      	ldrb	r3, [r7, #17]
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	b25b      	sxtb	r3, r3
 8001996:	f003 0302 	and.w	r3, r3, #2
 800199a:	b25b      	sxtb	r3, r3
 800199c:	4313      	orrs	r3, r2
 800199e:	b25b      	sxtb	r3, r3
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	75bb      	strb	r3, [r7, #22]
        }

        if (desired_settings & BMP3_SEL_LATCH)
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d00e      	beq.n	80019cc <set_int_ctrl_settings+0xac>
        {
            /* Set the interrupt latch bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_LATCH, int_settings.latch);
 80019ae:	7dbb      	ldrb	r3, [r7, #22]
 80019b0:	b25b      	sxtb	r3, r3
 80019b2:	f023 0304 	bic.w	r3, r3, #4
 80019b6:	b25a      	sxtb	r2, r3
 80019b8:	7cbb      	ldrb	r3, [r7, #18]
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	b25b      	sxtb	r3, r3
 80019be:	f003 0304 	and.w	r3, r3, #4
 80019c2:	b25b      	sxtb	r3, r3
 80019c4:	4313      	orrs	r3, r2
 80019c6:	b25b      	sxtb	r3, r3
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	75bb      	strb	r3, [r7, #22]
        }

        if (desired_settings & BMP3_SEL_DRDY_EN)
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	f003 0308 	and.w	r3, r3, #8
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d00e      	beq.n	80019f4 <set_int_ctrl_settings+0xd4>
        {
            /* Set the interrupt data ready bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_DRDY_EN, int_settings.drdy_en);
 80019d6:	7dbb      	ldrb	r3, [r7, #22]
 80019d8:	b25b      	sxtb	r3, r3
 80019da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80019de:	b25a      	sxtb	r2, r3
 80019e0:	7cfb      	ldrb	r3, [r7, #19]
 80019e2:	019b      	lsls	r3, r3, #6
 80019e4:	b25b      	sxtb	r3, r3
 80019e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019ea:	b25b      	sxtb	r3, r3
 80019ec:	4313      	orrs	r3, r2
 80019ee:	b25b      	sxtb	r3, r3
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	75bb      	strb	r3, [r7, #22]
        }

        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 80019f4:	f107 0116 	add.w	r1, r7, #22
 80019f8:	f107 0015 	add.w	r0, r7, #21
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2201      	movs	r2, #1
 8001a00:	f7ff fb93 	bl	800112a <bmp3_set_regs>
 8001a04:	4603      	mov	r3, r0
 8001a06:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001a08:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3718      	adds	r7, #24
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <set_advance_settings>:
 * @brief This internal API sets the advance (i2c_wdt_en, i2c_wdt_sel)
 * settings of the sensor based on the settings selected by the user.
 */
static int8_t set_advance_settings(uint32_t desired_settings, const struct bmp3_settings *settings,
                                   struct bmp3_dev *dev)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr;
    uint8_t reg_data;
    struct bmp3_adv_settings adv_settings = settings->adv_settings;
 8001a20:	68ba      	ldr	r2, [r7, #8]
 8001a22:	f107 0310 	add.w	r3, r7, #16
 8001a26:	320b      	adds	r2, #11
 8001a28:	8812      	ldrh	r2, [r2, #0]
 8001a2a:	801a      	strh	r2, [r3, #0]

    reg_addr = BMP3_REG_IF_CONF;
 8001a2c:	231a      	movs	r3, #26
 8001a2e:	75bb      	strb	r3, [r7, #22]
    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8001a30:	7db8      	ldrb	r0, [r7, #22]
 8001a32:	f107 0115 	add.w	r1, r7, #21
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2201      	movs	r2, #1
 8001a3a:	f7ff fae6 	bl	800100a <bmp3_get_regs>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	75fb      	strb	r3, [r7, #23]

    if (rslt == BMP3_OK)
 8001a42:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d131      	bne.n	8001aae <set_advance_settings+0x9a>
    {
        if (desired_settings & BMP3_SEL_I2C_WDT_EN)
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d00e      	beq.n	8001a72 <set_advance_settings+0x5e>
        {
            /* Set the i2c watch dog enable bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_I2C_WDT_EN, adv_settings.i2c_wdt_en);
 8001a54:	7d7b      	ldrb	r3, [r7, #21]
 8001a56:	b25b      	sxtb	r3, r3
 8001a58:	f023 0302 	bic.w	r3, r3, #2
 8001a5c:	b25a      	sxtb	r2, r3
 8001a5e:	7c3b      	ldrb	r3, [r7, #16]
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	b25b      	sxtb	r3, r3
 8001a64:	f003 0302 	and.w	r3, r3, #2
 8001a68:	b25b      	sxtb	r3, r3
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	b25b      	sxtb	r3, r3
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	757b      	strb	r3, [r7, #21]
        }

        if (desired_settings & BMP3_SEL_I2C_WDT)
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d00e      	beq.n	8001a9a <set_advance_settings+0x86>
        {
            /* Set the i2c watch dog select bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_I2C_WDT_SEL, adv_settings.i2c_wdt_sel);
 8001a7c:	7d7b      	ldrb	r3, [r7, #21]
 8001a7e:	b25b      	sxtb	r3, r3
 8001a80:	f023 0304 	bic.w	r3, r3, #4
 8001a84:	b25a      	sxtb	r2, r3
 8001a86:	7c7b      	ldrb	r3, [r7, #17]
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	b25b      	sxtb	r3, r3
 8001a8c:	f003 0304 	and.w	r3, r3, #4
 8001a90:	b25b      	sxtb	r3, r3
 8001a92:	4313      	orrs	r3, r2
 8001a94:	b25b      	sxtb	r3, r3
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	757b      	strb	r3, [r7, #21]
        }

        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 8001a9a:	f107 0115 	add.w	r1, r7, #21
 8001a9e:	f107 0016 	add.w	r0, r7, #22
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	f7ff fb40 	bl	800112a <bmp3_set_regs>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001aae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3718      	adds	r7, #24
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <get_odr_filter_settings>:
/*!
 * @brief This internal API gets the over sampling, ODR and filter settings
 * of the sensor.
 */
static int8_t get_odr_filter_settings(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b084      	sub	sp, #16
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
 8001ac2:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data[4];

    /* Read data beginning from 0x1C register */
    rslt = bmp3_get_regs(BMP3_REG_OSR, reg_data, 4, dev);
 8001ac4:	f107 0108 	add.w	r1, r7, #8
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	2204      	movs	r2, #4
 8001acc:	201c      	movs	r0, #28
 8001ace:	f7ff fa9c 	bl	800100a <bmp3_get_regs>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	73fb      	strb	r3, [r7, #15]

    /* Parse the read data and store it in dev structure */
    parse_odr_filter_settings(reg_data, &settings->odr_filter);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	1cda      	adds	r2, r3, #3
 8001ada:	f107 0308 	add.w	r3, r7, #8
 8001ade:	4611      	mov	r1, r2
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff fe25 	bl	8001730 <parse_odr_filter_settings>

    return rslt;
 8001ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3710      	adds	r7, #16
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <validate_osr_and_odr_settings>:
/*!
 * @brief This internal API validate the over sampling, ODR settings of the
 * sensor.
 */
static int8_t validate_osr_and_odr_settings(const struct bmp3_settings *settings)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b098      	sub	sp, #96	; 0x60
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    /* According to BMP388 datasheet at Section 3.9.2. "Measurement rate in
     * forced mode and normal mode" there is also the constant of 234us also to
     * be considered in the sum. */
    uint32_t meas_t = 234;
 8001afc:	23ea      	movs	r3, #234	; 0xea
 8001afe:	65bb      	str	r3, [r7, #88]	; 0x58
    uint32_t meas_t_p = 0;
 8001b00:	2300      	movs	r3, #0
 8001b02:	65fb      	str	r3, [r7, #92]	; 0x5c

    /* Sampling period corresponding to ODR in microseconds  */
    uint32_t odr[18] = {
 8001b04:	4a1a      	ldr	r2, [pc, #104]	; (8001b70 <validate_osr_and_odr_settings+0x7c>)
 8001b06:	f107 030c 	add.w	r3, r7, #12
 8001b0a:	4611      	mov	r1, r2
 8001b0c:	2248      	movs	r2, #72	; 0x48
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f014 fc4a 	bl	80163a8 <memcpy>
        5000, 10000, 20000, 40000, 80000, 160000, 320000, 640000, 1280000, 2560000, 5120000, 10240000, 20480000,
        40960000, 81920000, 163840000, 327680000, 655360000
    };

    if (settings->press_en)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	785b      	ldrb	r3, [r3, #1]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d006      	beq.n	8001b2a <validate_osr_and_odr_settings+0x36>
    {
        /* Calculate the pressure measurement duration */
        meas_t_p += calculate_press_meas_time(settings);
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f000 f83f 	bl	8001ba0 <calculate_press_meas_time>
 8001b22:	4602      	mov	r2, r0
 8001b24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b26:	4413      	add	r3, r2
 8001b28:	65fb      	str	r3, [r7, #92]	; 0x5c
    }

    if (settings->temp_en)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	789b      	ldrb	r3, [r3, #2]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d006      	beq.n	8001b40 <validate_osr_and_odr_settings+0x4c>
    {
        /* Calculate the temperature measurement duration */
        meas_t_p += calculate_temp_meas_time(settings);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f000 f864 	bl	8001c00 <calculate_temp_meas_time>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b3c:	4413      	add	r3, r2
 8001b3e:	65fb      	str	r3, [r7, #92]	; 0x5c
    }

    /* Constant 234us added to the summation of temperature and pressure measurement duration */
    meas_t += meas_t_p;
 8001b40:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001b42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b44:	4413      	add	r3, r2
 8001b46:	65bb      	str	r3, [r7, #88]	; 0x58

    rslt = verify_meas_time_and_odr_duration(meas_t, odr[settings->odr_filter.odr]);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	799b      	ldrb	r3, [r3, #6]
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	3360      	adds	r3, #96	; 0x60
 8001b50:	443b      	add	r3, r7
 8001b52:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001b56:	4619      	mov	r1, r3
 8001b58:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001b5a:	f000 f80b 	bl	8001b74 <verify_meas_time_and_odr_duration>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    return rslt;
 8001b64:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3760      	adds	r7, #96	; 0x60
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	08019264 	.word	0x08019264

08001b74 <verify_meas_time_and_odr_duration>:
/*!
 * @brief This internal API checks whether the measurement time and ODR duration
 * of the sensor are proper.
 */
static int8_t verify_meas_time_and_odr_duration(uint32_t meas_t, uint32_t odr_duration)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (meas_t < odr_duration)
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d202      	bcs.n	8001b8c <verify_meas_time_and_odr_duration+0x18>
    {
        /* If measurement duration is less than ODR duration
         * then OSR and ODR settings are fine */
        rslt = BMP3_OK;
 8001b86:	2300      	movs	r3, #0
 8001b88:	73fb      	strb	r3, [r7, #15]
 8001b8a:	e001      	b.n	8001b90 <verify_meas_time_and_odr_duration+0x1c>
    }
    else
    {
        /* OSR and ODR settings are not proper */
        rslt = BMP3_E_INVALID_ODR_OSR_SETTINGS;
 8001b8c:	23fd      	movs	r3, #253	; 0xfd
 8001b8e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001b90:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3714      	adds	r7, #20
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <calculate_press_meas_time>:
/*!
 * @brief This internal API calculates the pressure measurement duration of the
 * sensor.
 */
static uint32_t calculate_press_meas_time(const struct bmp3_settings *settings)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b088      	sub	sp, #32
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
    uint32_t press_meas_t;
    struct bmp3_odr_filter_settings odr_filter = settings->odr_filter;
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	f107 030c 	add.w	r3, r7, #12
 8001bae:	3203      	adds	r2, #3
 8001bb0:	6810      	ldr	r0, [r2, #0]
 8001bb2:	6018      	str	r0, [r3, #0]

#ifdef BMP3_FLOAT_COMPENSATION
    double base = 2.0;
 8001bb4:	f04f 0200 	mov.w	r2, #0
 8001bb8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001bbc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    float partial_out;
#else
    uint8_t base = 2;
    uint32_t partial_out;
#endif /* BMP3_FLOAT_COMPENSATION */
    partial_out = pow_bmp3(base, odr_filter.press_os);
 8001bc0:	7b3b      	ldrb	r3, [r7, #12]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	ed97 0b06 	vldr	d0, [r7, #24]
 8001bc8:	f000 fd7a 	bl	80026c0 <pow_bmp3>
 8001bcc:	ed87 0a05 	vstr	s0, [r7, #20]
    press_meas_t = (uint32_t)(BMP3_SETTLE_TIME_PRESS + partial_out * BMP3_ADC_CONV_TIME);
 8001bd0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bd4:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001bf8 <calculate_press_meas_time+0x58>
 8001bd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bdc:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001bfc <calculate_press_meas_time+0x5c>
 8001be0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001be4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001be8:	ee17 3a90 	vmov	r3, s15
 8001bec:	613b      	str	r3, [r7, #16]

    /* Output in microseconds */
    return press_meas_t;
 8001bee:	693b      	ldr	r3, [r7, #16]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3720      	adds	r7, #32
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	44fa0000 	.word	0x44fa0000
 8001bfc:	43c40000 	.word	0x43c40000

08001c00 <calculate_temp_meas_time>:
/*!
 * @brief This internal API calculates the temperature measurement duration of
 * the sensor.
 */
static uint32_t calculate_temp_meas_time(const struct bmp3_settings *settings)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b088      	sub	sp, #32
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
    uint32_t temp_meas_t;
    struct bmp3_odr_filter_settings odr_filter = settings->odr_filter;
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	f107 030c 	add.w	r3, r7, #12
 8001c0e:	3203      	adds	r2, #3
 8001c10:	6810      	ldr	r0, [r2, #0]
 8001c12:	6018      	str	r0, [r3, #0]

#ifdef BMP3_FLOAT_COMPENSATION
    double base = 2.0;
 8001c14:	f04f 0200 	mov.w	r2, #0
 8001c18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c1c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    float partial_out;
#else
    uint8_t base = 2;
    uint32_t partial_out;
#endif /* BMP3_FLOAT_COMPENSATION */
    partial_out = pow_bmp3(base, odr_filter.temp_os);
 8001c20:	7b7b      	ldrb	r3, [r7, #13]
 8001c22:	4618      	mov	r0, r3
 8001c24:	ed97 0b06 	vldr	d0, [r7, #24]
 8001c28:	f000 fd4a 	bl	80026c0 <pow_bmp3>
 8001c2c:	ed87 0a05 	vstr	s0, [r7, #20]
    temp_meas_t = (uint32_t)(BMP3_SETTLE_TIME_TEMP + partial_out * BMP3_ADC_CONV_TIME);
 8001c30:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c34:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001c58 <calculate_temp_meas_time+0x58>
 8001c38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c3c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001c5c <calculate_temp_meas_time+0x5c>
 8001c40:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c48:	ee17 3a90 	vmov	r3, s15
 8001c4c:	613b      	str	r3, [r7, #16]

    /* Output in uint32_t */
    return temp_meas_t;
 8001c4e:	693b      	ldr	r3, [r7, #16]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3720      	adds	r7, #32
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	44fa0000 	.word	0x44fa0000
 8001c5c:	439c8000 	.word	0x439c8000

08001c60 <fill_osr_data>:
static void fill_osr_data(uint32_t desired_settings,
                          uint8_t *addr,
                          uint8_t *reg_data,
                          uint8_t *len,
                          const struct bmp3_settings *settings)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b087      	sub	sp, #28
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	60b9      	str	r1, [r7, #8]
 8001c6a:	607a      	str	r2, [r7, #4]
 8001c6c:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings osr_settings = settings->odr_filter;
 8001c6e:	6a3a      	ldr	r2, [r7, #32]
 8001c70:	f107 0314 	add.w	r3, r7, #20
 8001c74:	3203      	adds	r2, #3
 8001c76:	6810      	ldr	r0, [r2, #0]
 8001c78:	6018      	str	r0, [r3, #0]

    if (desired_settings & (BMP3_SEL_PRESS_OS | BMP3_SEL_TEMP_OS))
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d03f      	beq.n	8001d04 <fill_osr_data+0xa4>
    {
        /* Pressure over sampling settings check */
        if (desired_settings & BMP3_SEL_PRESS_OS)
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f003 0310 	and.w	r3, r3, #16
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d013      	beq.n	8001cb6 <fill_osr_data+0x56>
        {
            /* Set the pressure over sampling settings in the
             * register variable */
            reg_data[*len] = BMP3_SET_BITS_POS_0(reg_data[0], BMP3_PRESS_OS, osr_settings.press_os);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	b25b      	sxtb	r3, r3
 8001c94:	f023 0307 	bic.w	r3, r3, #7
 8001c98:	b25a      	sxtb	r2, r3
 8001c9a:	7d3b      	ldrb	r3, [r7, #20]
 8001c9c:	b25b      	sxtb	r3, r3
 8001c9e:	f003 0307 	and.w	r3, r3, #7
 8001ca2:	b25b      	sxtb	r3, r3
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	b25a      	sxtb	r2, r3
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	4619      	mov	r1, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	440b      	add	r3, r1
 8001cb2:	b2d2      	uxtb	r2, r2
 8001cb4:	701a      	strb	r2, [r3, #0]
        }

        /* Temperature over sampling settings check */
        if (desired_settings & BMP3_SEL_TEMP_OS)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f003 0320 	and.w	r3, r3, #32
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d014      	beq.n	8001cea <fill_osr_data+0x8a>
        {
            /* Set the temperature over sampling settings in the
             * register variable */
            reg_data[*len] = BMP3_SET_BITS(reg_data[0], BMP3_TEMP_OS, osr_settings.temp_os);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	b25b      	sxtb	r3, r3
 8001cc6:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8001cca:	b25a      	sxtb	r2, r3
 8001ccc:	7d7b      	ldrb	r3, [r7, #21]
 8001cce:	00db      	lsls	r3, r3, #3
 8001cd0:	b25b      	sxtb	r3, r3
 8001cd2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001cd6:	b25b      	sxtb	r3, r3
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	b25a      	sxtb	r2, r3
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	440b      	add	r3, r1
 8001ce6:	b2d2      	uxtb	r2, r2
 8001ce8:	701a      	strb	r2, [r3, #0]
        }

        /* 0x1C is the register address of over sampling register */
        addr[*len] = BMP3_REG_OSR;
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	461a      	mov	r2, r3
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	221c      	movs	r2, #28
 8001cf6:	701a      	strb	r2, [r3, #0]
        (*len)++;
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	b2da      	uxtb	r2, r3
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	701a      	strb	r2, [r3, #0]
    }
}
 8001d04:	bf00      	nop
 8001d06:	371c      	adds	r7, #28
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <fill_odr_data>:
/*!
 * @brief This internal API fills the register address and register data of
 * the ODR settings for burst write operation.
 */
static void fill_odr_data(uint8_t *addr, uint8_t *reg_data, uint8_t *len, struct bmp3_settings *settings)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b087      	sub	sp, #28
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	607a      	str	r2, [r7, #4]
 8001d1c:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings *osr_settings = &settings->odr_filter;
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	3303      	adds	r3, #3
 8001d22:	617b      	str	r3, [r7, #20]

    /* Limit the ODR to 0.001525879 Hz*/
    if (osr_settings->odr > BMP3_ODR_0_001_HZ)
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	78db      	ldrb	r3, [r3, #3]
 8001d28:	2b11      	cmp	r3, #17
 8001d2a:	d902      	bls.n	8001d32 <fill_odr_data+0x22>
    {
        osr_settings->odr = BMP3_ODR_0_001_HZ;
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	2211      	movs	r2, #17
 8001d30:	70da      	strb	r2, [r3, #3]
    }

    /* Set the ODR settings in the register variable */
    reg_data[*len] = BMP3_SET_BITS_POS_0(reg_data[1], BMP3_ODR, osr_settings->odr);
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	3301      	adds	r3, #1
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	b25b      	sxtb	r3, r3
 8001d3a:	f023 031f 	bic.w	r3, r3, #31
 8001d3e:	b25a      	sxtb	r2, r3
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	78db      	ldrb	r3, [r3, #3]
 8001d44:	b25b      	sxtb	r3, r3
 8001d46:	f003 031f 	and.w	r3, r3, #31
 8001d4a:	b25b      	sxtb	r3, r3
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	b25a      	sxtb	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	4619      	mov	r1, r3
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	440b      	add	r3, r1
 8001d5a:	b2d2      	uxtb	r2, r2
 8001d5c:	701a      	strb	r2, [r3, #0]

    /* 0x1D is the register address of output data rate register */
    addr[*len] = BMP3_REG_ODR;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	461a      	mov	r2, r3
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	4413      	add	r3, r2
 8001d68:	221d      	movs	r2, #29
 8001d6a:	701a      	strb	r2, [r3, #0]
    (*len)++;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	3301      	adds	r3, #1
 8001d72:	b2da      	uxtb	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	701a      	strb	r2, [r3, #0]
}
 8001d78:	bf00      	nop
 8001d7a:	371c      	adds	r7, #28
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <fill_filter_data>:
/*!
 * @brief This internal API fills the register address and register data of
 * the filter settings for burst write operation.
 */
static void fill_filter_data(uint8_t *addr, uint8_t *reg_data, uint8_t *len, const struct bmp3_settings *settings)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b087      	sub	sp, #28
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
 8001d90:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings osr_settings = settings->odr_filter;
 8001d92:	683a      	ldr	r2, [r7, #0]
 8001d94:	f107 0314 	add.w	r3, r7, #20
 8001d98:	3203      	adds	r2, #3
 8001d9a:	6810      	ldr	r0, [r2, #0]
 8001d9c:	6018      	str	r0, [r3, #0]

    /* Set the iir settings in the register variable */
    reg_data[*len] = BMP3_SET_BITS(reg_data[3], BMP3_IIR_FILTER, osr_settings.iir_filter);
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	3303      	adds	r3, #3
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	b25b      	sxtb	r3, r3
 8001da6:	f023 030e 	bic.w	r3, r3, #14
 8001daa:	b25a      	sxtb	r2, r3
 8001dac:	7dbb      	ldrb	r3, [r7, #22]
 8001dae:	005b      	lsls	r3, r3, #1
 8001db0:	b25b      	sxtb	r3, r3
 8001db2:	f003 030e 	and.w	r3, r3, #14
 8001db6:	b25b      	sxtb	r3, r3
 8001db8:	4313      	orrs	r3, r2
 8001dba:	b25a      	sxtb	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	440b      	add	r3, r1
 8001dc6:	b2d2      	uxtb	r2, r2
 8001dc8:	701a      	strb	r2, [r3, #0]

    /* 0x1F is the register address of iir filter register */
    addr[*len] = BMP3_REG_CONFIG;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	461a      	mov	r2, r3
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	221f      	movs	r2, #31
 8001dd6:	701a      	strb	r2, [r3, #0]
    (*len)++;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	b2da      	uxtb	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	701a      	strb	r2, [r3, #0]
}
 8001de4:	bf00      	nop
 8001de6:	371c      	adds	r7, #28
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure or temperature or
 *  both the data and store it in the bmp3_uncomp_data structure instance.
 */
static void parse_sensor_data(const uint8_t *reg_data, struct bmp3_uncomp_data *uncomp_data)
{
 8001df0:	b4b0      	push	{r4, r5, r7}
 8001df2:	b087      	sub	sp, #28
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_xlsb = (uint32_t)reg_data[0];
 8001dfa:	6879      	ldr	r1, [r7, #4]
 8001dfc:	7809      	ldrb	r1, [r1, #0]
 8001dfe:	6179      	str	r1, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 8;
 8001e00:	6879      	ldr	r1, [r7, #4]
 8001e02:	3101      	adds	r1, #1
 8001e04:	7809      	ldrb	r1, [r1, #0]
 8001e06:	0209      	lsls	r1, r1, #8
 8001e08:	6139      	str	r1, [r7, #16]
    data_msb = (uint32_t)reg_data[2] << 16;
 8001e0a:	6879      	ldr	r1, [r7, #4]
 8001e0c:	3102      	adds	r1, #2
 8001e0e:	7809      	ldrb	r1, [r1, #0]
 8001e10:	0409      	lsls	r1, r1, #16
 8001e12:	60f9      	str	r1, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001e14:	68f8      	ldr	r0, [r7, #12]
 8001e16:	6939      	ldr	r1, [r7, #16]
 8001e18:	4308      	orrs	r0, r1
 8001e1a:	6979      	ldr	r1, [r7, #20]
 8001e1c:	4301      	orrs	r1, r0
 8001e1e:	2000      	movs	r0, #0
 8001e20:	460c      	mov	r4, r1
 8001e22:	4605      	mov	r5, r0
 8001e24:	6839      	ldr	r1, [r7, #0]
 8001e26:	e9c1 4500 	strd	r4, r5, [r1]

    /* Store the parsed register values for temperature data */
    data_xlsb = (uint32_t)reg_data[3];
 8001e2a:	6879      	ldr	r1, [r7, #4]
 8001e2c:	3103      	adds	r1, #3
 8001e2e:	7809      	ldrb	r1, [r1, #0]
 8001e30:	6179      	str	r1, [r7, #20]
    data_lsb = (uint32_t)reg_data[4] << 8;
 8001e32:	6879      	ldr	r1, [r7, #4]
 8001e34:	3104      	adds	r1, #4
 8001e36:	7809      	ldrb	r1, [r1, #0]
 8001e38:	0209      	lsls	r1, r1, #8
 8001e3a:	6139      	str	r1, [r7, #16]
    data_msb = (uint32_t)reg_data[5] << 16;
 8001e3c:	6879      	ldr	r1, [r7, #4]
 8001e3e:	3105      	adds	r1, #5
 8001e40:	7809      	ldrb	r1, [r1, #0]
 8001e42:	0409      	lsls	r1, r1, #16
 8001e44:	60f9      	str	r1, [r7, #12]
    uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8001e46:	68f8      	ldr	r0, [r7, #12]
 8001e48:	6939      	ldr	r1, [r7, #16]
 8001e4a:	4308      	orrs	r0, r1
 8001e4c:	6979      	ldr	r1, [r7, #20]
 8001e4e:	4301      	orrs	r1, r0
 8001e50:	2000      	movs	r0, #0
 8001e52:	460a      	mov	r2, r1
 8001e54:	4603      	mov	r3, r0
 8001e56:	6839      	ldr	r1, [r7, #0]
 8001e58:	e9c1 2302 	strd	r2, r3, [r1, #8]
}
 8001e5c:	bf00      	nop
 8001e5e:	371c      	adds	r7, #28
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bcb0      	pop	{r4, r5, r7}
 8001e64:	4770      	bx	lr

08001e66 <compensate_data>:
 */
static int8_t compensate_data(uint8_t sensor_comp,
                              const struct bmp3_uncomp_data *uncomp_data,
                              struct bmp3_data *comp_data,
                              struct bmp3_calib_data *calib_data)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b086      	sub	sp, #24
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
 8001e70:	603b      	str	r3, [r7, #0]
 8001e72:	4603      	mov	r3, r0
 8001e74:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BMP3_OK;
 8001e76:	2300      	movs	r3, #0
 8001e78:	75fb      	strb	r3, [r7, #23]

    if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL))
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d05a      	beq.n	8001f36 <compensate_data+0xd0>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d057      	beq.n	8001f36 <compensate_data+0xd0>
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d054      	beq.n	8001f36 <compensate_data+0xd0>
    {
        /* If pressure and temperature component is selected */
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001e8c:	7bfb      	ldrb	r3, [r7, #15]
 8001e8e:	2b03      	cmp	r3, #3
 8001e90:	d115      	bne.n	8001ebe <compensate_data+0x58>
             * Compensated temperature updated in calib structure,
             * is needed for pressure calculation
             */

            /* Compensate pressure and temperature data */
            rslt = compensate_temperature(&comp_data->temperature, uncomp_data, calib_data);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	68b9      	ldr	r1, [r7, #8]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f000 fa1f 	bl	80022dc <compensate_temperature>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP3_OK)
 8001ea2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d148      	bne.n	8001f3c <compensate_data+0xd6>
            {
                rslt = compensate_pressure(&comp_data->pressure, uncomp_data, calib_data);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	3308      	adds	r3, #8
 8001eae:	683a      	ldr	r2, [r7, #0]
 8001eb0:	68b9      	ldr	r1, [r7, #8]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f000 fa8c 	bl	80023d0 <compensate_pressure>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	75fb      	strb	r3, [r7, #23]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001ebc:	e03e      	b.n	8001f3c <compensate_data+0xd6>
            }
        }
        else if (sensor_comp == BMP3_PRESS)
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d116      	bne.n	8001ef2 <compensate_data+0x8c>
             * Compensated temperature updated in calib structure,
             * is needed for pressure calculation.
             * As only pressure is enabled in 'sensor_comp', after calculating
             * compensated temperature, assign it to zero.
             */
            (void)compensate_temperature(&comp_data->temperature, uncomp_data, calib_data);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	683a      	ldr	r2, [r7, #0]
 8001ec8:	68b9      	ldr	r1, [r7, #8]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f000 fa06 	bl	80022dc <compensate_temperature>
            comp_data->temperature = 0;
 8001ed0:	6879      	ldr	r1, [r7, #4]
 8001ed2:	f04f 0200 	mov.w	r2, #0
 8001ed6:	f04f 0300 	mov.w	r3, #0
 8001eda:	e9c1 2300 	strd	r2, r3, [r1]

            /* Compensate the pressure data */
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, calib_data);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	3308      	adds	r3, #8
 8001ee2:	683a      	ldr	r2, [r7, #0]
 8001ee4:	68b9      	ldr	r1, [r7, #8]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f000 fa72 	bl	80023d0 <compensate_pressure>
 8001eec:	4603      	mov	r3, r0
 8001eee:	75fb      	strb	r3, [r7, #23]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001ef0:	e024      	b.n	8001f3c <compensate_data+0xd6>
        }
        else if (sensor_comp == BMP3_TEMP)
 8001ef2:	7bfb      	ldrb	r3, [r7, #15]
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d10f      	bne.n	8001f18 <compensate_data+0xb2>
        {
            /* Compensate the temperature data */
            rslt = compensate_temperature(&comp_data->temperature, uncomp_data, calib_data);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	683a      	ldr	r2, [r7, #0]
 8001efc:	68b9      	ldr	r1, [r7, #8]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f000 f9ec 	bl	80022dc <compensate_temperature>
 8001f04:	4603      	mov	r3, r0
 8001f06:	75fb      	strb	r3, [r7, #23]

            /*
             * As only temperature is enabled in 'sensor_comp'
             * make compensated pressure as zero
             */
            comp_data->pressure = 0;
 8001f08:	6879      	ldr	r1, [r7, #4]
 8001f0a:	f04f 0200 	mov.w	r2, #0
 8001f0e:	f04f 0300 	mov.w	r3, #0
 8001f12:	e9c1 2302 	strd	r2, r3, [r1, #8]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001f16:	e011      	b.n	8001f3c <compensate_data+0xd6>
        }
        else
        {
            comp_data->pressure = 0;
 8001f18:	6879      	ldr	r1, [r7, #4]
 8001f1a:	f04f 0200 	mov.w	r2, #0
 8001f1e:	f04f 0300 	mov.w	r3, #0
 8001f22:	e9c1 2302 	strd	r2, r3, [r1, #8]
            comp_data->temperature = 0;
 8001f26:	6879      	ldr	r1, [r7, #4]
 8001f28:	f04f 0200 	mov.w	r2, #0
 8001f2c:	f04f 0300 	mov.w	r3, #0
 8001f30:	e9c1 2300 	strd	r2, r3, [r1]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001f34:	e002      	b.n	8001f3c <compensate_data+0xd6>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001f36:	23ff      	movs	r3, #255	; 0xff
 8001f38:	75fb      	strb	r3, [r7, #23]
 8001f3a:	e000      	b.n	8001f3e <compensate_data+0xd8>
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001f3c:	bf00      	nop
    }

    return rslt;
 8001f3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3718      	adds	r7, #24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
	...

08001f4c <parse_calib_data>:
/*!
 *  @brief This internal API is used to parse the calibration data, compensates
 *  it and store it in device structure
 */
static void parse_calib_data(const uint8_t *reg_data, struct bmp3_dev *dev)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
    /* Temporary variable to store the aligned trim data */
    struct bmp3_reg_calib_data *reg_calib_data = &dev->calib_data.reg_calib_data;
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	3390      	adds	r3, #144	; 0x90
 8001f5a:	617b      	str	r3, [r7, #20]
    struct bmp3_quantized_calib_data *quantized_calib_data = &dev->calib_data.quantized_calib_data;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	3318      	adds	r3, #24
 8001f60:	613b      	str	r3, [r7, #16]

    /* Temporary variable */
    double temp_var;

    /* 1 / 2^8 */
    temp_var = 0.00390625f;
 8001f62:	f04f 0200 	mov.w	r2, #0
 8001f66:	4ba4      	ldr	r3, [pc, #656]	; (80021f8 <parse_calib_data+0x2ac>)
 8001f68:	e9c7 2302 	strd	r2, r3, [r7, #8]
    reg_calib_data->par_t1 = BMP3_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	021b      	lsls	r3, r3, #8
 8001f74:	b21a      	sxth	r2, r3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	b21b      	sxth	r3, r3
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	b21b      	sxth	r3, r3
 8001f80:	b29a      	uxth	r2, r3
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	801a      	strh	r2, [r3, #0]
    quantized_calib_data->par_t1 = ((double)reg_calib_data->par_t1 / temp_var);
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	881b      	ldrh	r3, [r3, #0]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7fe fad2 	bl	8000534 <__aeabi_ui2d>
 8001f90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f94:	f7fe fc72 	bl	800087c <__aeabi_ddiv>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	6939      	ldr	r1, [r7, #16]
 8001f9e:	e9c1 2300 	strd	r2, r3, [r1]
    reg_calib_data->par_t2 = BMP3_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	3303      	adds	r3, #3
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	021b      	lsls	r3, r3, #8
 8001faa:	b21a      	sxth	r2, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	3302      	adds	r3, #2
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	b21b      	sxth	r3, r3
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	b21b      	sxth	r3, r3
 8001fb8:	b29a      	uxth	r2, r3
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	805a      	strh	r2, [r3, #2]
    temp_var = 1073741824.0f;
 8001fbe:	f04f 0200 	mov.w	r2, #0
 8001fc2:	4b8e      	ldr	r3, [pc, #568]	; (80021fc <parse_calib_data+0x2b0>)
 8001fc4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_t2 = ((double)reg_calib_data->par_t2 / temp_var);
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	885b      	ldrh	r3, [r3, #2]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7fe fab1 	bl	8000534 <__aeabi_ui2d>
 8001fd2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fd6:	f7fe fc51 	bl	800087c <__aeabi_ddiv>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	460b      	mov	r3, r1
 8001fde:	6939      	ldr	r1, [r7, #16]
 8001fe0:	e9c1 2302 	strd	r2, r3, [r1, #8]
    reg_calib_data->par_t3 = (int8_t)reg_data[4];
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	3304      	adds	r3, #4
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	b25a      	sxtb	r2, r3
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	711a      	strb	r2, [r3, #4]
    temp_var = 281474976710656.0f;
 8001ff0:	f04f 0200 	mov.w	r2, #0
 8001ff4:	4b82      	ldr	r3, [pc, #520]	; (8002200 <parse_calib_data+0x2b4>)
 8001ff6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_t3 = ((double)reg_calib_data->par_t3 / temp_var);
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8002000:	4618      	mov	r0, r3
 8002002:	f7fe faa7 	bl	8000554 <__aeabi_i2d>
 8002006:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800200a:	f7fe fc37 	bl	800087c <__aeabi_ddiv>
 800200e:	4602      	mov	r2, r0
 8002010:	460b      	mov	r3, r1
 8002012:	6939      	ldr	r1, [r7, #16]
 8002014:	e9c1 2304 	strd	r2, r3, [r1, #16]
    reg_calib_data->par_p1 = (int16_t)BMP3_CONCAT_BYTES(reg_data[6], reg_data[5]);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	3306      	adds	r3, #6
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	021b      	lsls	r3, r3, #8
 8002020:	b21a      	sxth	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	3305      	adds	r3, #5
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	b21b      	sxth	r3, r3
 800202a:	4313      	orrs	r3, r2
 800202c:	b21a      	sxth	r2, r3
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	80da      	strh	r2, [r3, #6]
    temp_var = 1048576.0f;
 8002032:	f04f 0200 	mov.w	r2, #0
 8002036:	4b73      	ldr	r3, [pc, #460]	; (8002204 <parse_calib_data+0x2b8>)
 8002038:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p1 = ((double)(reg_calib_data->par_p1 - (16384)) / temp_var);
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002042:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8002046:	4618      	mov	r0, r3
 8002048:	f7fe fa84 	bl	8000554 <__aeabi_i2d>
 800204c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002050:	f7fe fc14 	bl	800087c <__aeabi_ddiv>
 8002054:	4602      	mov	r2, r0
 8002056:	460b      	mov	r3, r1
 8002058:	6939      	ldr	r1, [r7, #16]
 800205a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    reg_calib_data->par_p2 = (int16_t)BMP3_CONCAT_BYTES(reg_data[8], reg_data[7]);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	3308      	adds	r3, #8
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	021b      	lsls	r3, r3, #8
 8002066:	b21a      	sxth	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3307      	adds	r3, #7
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	b21b      	sxth	r3, r3
 8002070:	4313      	orrs	r3, r2
 8002072:	b21a      	sxth	r2, r3
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	811a      	strh	r2, [r3, #8]
    temp_var = 536870912.0f;
 8002078:	f04f 0200 	mov.w	r2, #0
 800207c:	4b62      	ldr	r3, [pc, #392]	; (8002208 <parse_calib_data+0x2bc>)
 800207e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p2 = ((double)(reg_calib_data->par_p2 - (16384)) / temp_var);
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002088:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800208c:	4618      	mov	r0, r3
 800208e:	f7fe fa61 	bl	8000554 <__aeabi_i2d>
 8002092:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002096:	f7fe fbf1 	bl	800087c <__aeabi_ddiv>
 800209a:	4602      	mov	r2, r0
 800209c:	460b      	mov	r3, r1
 800209e:	6939      	ldr	r1, [r7, #16]
 80020a0:	e9c1 2308 	strd	r2, r3, [r1, #32]
    reg_calib_data->par_p3 = (int8_t)reg_data[9];
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	3309      	adds	r3, #9
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	b25a      	sxtb	r2, r3
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	729a      	strb	r2, [r3, #10]
    temp_var = 4294967296.0f;
 80020b0:	f04f 0200 	mov.w	r2, #0
 80020b4:	4b55      	ldr	r3, [pc, #340]	; (800220c <parse_calib_data+0x2c0>)
 80020b6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p3 = ((double)reg_calib_data->par_p3 / temp_var);
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7fe fa47 	bl	8000554 <__aeabi_i2d>
 80020c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80020ca:	f7fe fbd7 	bl	800087c <__aeabi_ddiv>
 80020ce:	4602      	mov	r2, r0
 80020d0:	460b      	mov	r3, r1
 80020d2:	6939      	ldr	r1, [r7, #16]
 80020d4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    reg_calib_data->par_p4 = (int8_t)reg_data[10];
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	330a      	adds	r3, #10
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	b25a      	sxtb	r2, r3
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	72da      	strb	r2, [r3, #11]
    temp_var = 137438953472.0f;
 80020e4:	f04f 0200 	mov.w	r2, #0
 80020e8:	4b49      	ldr	r3, [pc, #292]	; (8002210 <parse_calib_data+0x2c4>)
 80020ea:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p4 = ((double)reg_calib_data->par_p4 / temp_var);
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7fe fa2d 	bl	8000554 <__aeabi_i2d>
 80020fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80020fe:	f7fe fbbd 	bl	800087c <__aeabi_ddiv>
 8002102:	4602      	mov	r2, r0
 8002104:	460b      	mov	r3, r1
 8002106:	6939      	ldr	r1, [r7, #16]
 8002108:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    reg_calib_data->par_p5 = BMP3_CONCAT_BYTES(reg_data[12], reg_data[11]);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	330c      	adds	r3, #12
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	021b      	lsls	r3, r3, #8
 8002114:	b21a      	sxth	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	330b      	adds	r3, #11
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	b21b      	sxth	r3, r3
 800211e:	4313      	orrs	r3, r2
 8002120:	b21b      	sxth	r3, r3
 8002122:	b29a      	uxth	r2, r3
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	819a      	strh	r2, [r3, #12]

    /* 1 / 2^3 */
    temp_var = 0.125f;
 8002128:	f04f 0200 	mov.w	r2, #0
 800212c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8002130:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p5 = ((double)reg_calib_data->par_p5 / temp_var);
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	899b      	ldrh	r3, [r3, #12]
 8002138:	4618      	mov	r0, r3
 800213a:	f7fe f9fb 	bl	8000534 <__aeabi_ui2d>
 800213e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002142:	f7fe fb9b 	bl	800087c <__aeabi_ddiv>
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	6939      	ldr	r1, [r7, #16]
 800214c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    reg_calib_data->par_p6 = BMP3_CONCAT_BYTES(reg_data[14], reg_data[13]);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	330e      	adds	r3, #14
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	021b      	lsls	r3, r3, #8
 8002158:	b21a      	sxth	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	330d      	adds	r3, #13
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	b21b      	sxth	r3, r3
 8002162:	4313      	orrs	r3, r2
 8002164:	b21b      	sxth	r3, r3
 8002166:	b29a      	uxth	r2, r3
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	81da      	strh	r2, [r3, #14]
    temp_var = 64.0f;
 800216c:	f04f 0200 	mov.w	r2, #0
 8002170:	4b28      	ldr	r3, [pc, #160]	; (8002214 <parse_calib_data+0x2c8>)
 8002172:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p6 = ((double)reg_calib_data->par_p6 / temp_var);
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	89db      	ldrh	r3, [r3, #14]
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe f9da 	bl	8000534 <__aeabi_ui2d>
 8002180:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002184:	f7fe fb7a 	bl	800087c <__aeabi_ddiv>
 8002188:	4602      	mov	r2, r0
 800218a:	460b      	mov	r3, r1
 800218c:	6939      	ldr	r1, [r7, #16]
 800218e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
    reg_calib_data->par_p7 = (int8_t)reg_data[15];
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	330f      	adds	r3, #15
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	b25a      	sxtb	r2, r3
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	741a      	strb	r2, [r3, #16]
    temp_var = 256.0f;
 800219e:	f04f 0200 	mov.w	r2, #0
 80021a2:	4b1d      	ldr	r3, [pc, #116]	; (8002218 <parse_calib_data+0x2cc>)
 80021a4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p7 = ((double)reg_calib_data->par_p7 / temp_var);
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7fe f9d0 	bl	8000554 <__aeabi_i2d>
 80021b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021b8:	f7fe fb60 	bl	800087c <__aeabi_ddiv>
 80021bc:	4602      	mov	r2, r0
 80021be:	460b      	mov	r3, r1
 80021c0:	6939      	ldr	r1, [r7, #16]
 80021c2:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
    reg_calib_data->par_p8 = (int8_t)reg_data[16];
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	3310      	adds	r3, #16
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	b25a      	sxtb	r2, r3
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	745a      	strb	r2, [r3, #17]
    temp_var = 32768.0f;
 80021d2:	f04f 0200 	mov.w	r2, #0
 80021d6:	4b11      	ldr	r3, [pc, #68]	; (800221c <parse_calib_data+0x2d0>)
 80021d8:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p8 = ((double)reg_calib_data->par_p8 / temp_var);
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	f993 3011 	ldrsb.w	r3, [r3, #17]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7fe f9b6 	bl	8000554 <__aeabi_i2d>
 80021e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021ec:	f7fe fb46 	bl	800087c <__aeabi_ddiv>
 80021f0:	4602      	mov	r2, r0
 80021f2:	460b      	mov	r3, r1
 80021f4:	6939      	ldr	r1, [r7, #16]
 80021f6:	e013      	b.n	8002220 <parse_calib_data+0x2d4>
 80021f8:	3f700000 	.word	0x3f700000
 80021fc:	41d00000 	.word	0x41d00000
 8002200:	42f00000 	.word	0x42f00000
 8002204:	41300000 	.word	0x41300000
 8002208:	41c00000 	.word	0x41c00000
 800220c:	41f00000 	.word	0x41f00000
 8002210:	42400000 	.word	0x42400000
 8002214:	40500000 	.word	0x40500000
 8002218:	40700000 	.word	0x40700000
 800221c:	40e00000 	.word	0x40e00000
 8002220:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
    reg_calib_data->par_p9 = (int16_t)BMP3_CONCAT_BYTES(reg_data[18], reg_data[17]);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	3312      	adds	r3, #18
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	021b      	lsls	r3, r3, #8
 800222c:	b21a      	sxth	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	3311      	adds	r3, #17
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	b21b      	sxth	r3, r3
 8002236:	4313      	orrs	r3, r2
 8002238:	b21a      	sxth	r2, r3
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	825a      	strh	r2, [r3, #18]
    temp_var = 281474976710656.0f;
 800223e:	f04f 0200 	mov.w	r2, #0
 8002242:	4b25      	ldr	r3, [pc, #148]	; (80022d8 <parse_calib_data+0x38c>)
 8002244:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p9 = ((double)reg_calib_data->par_p9 / temp_var);
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800224e:	4618      	mov	r0, r3
 8002250:	f7fe f980 	bl	8000554 <__aeabi_i2d>
 8002254:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002258:	f7fe fb10 	bl	800087c <__aeabi_ddiv>
 800225c:	4602      	mov	r2, r0
 800225e:	460b      	mov	r3, r1
 8002260:	6939      	ldr	r1, [r7, #16]
 8002262:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
    reg_calib_data->par_p10 = (int8_t)reg_data[19];
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	3313      	adds	r3, #19
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	b25a      	sxtb	r2, r3
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	751a      	strb	r2, [r3, #20]
    temp_var = 281474976710656.0f;
 8002272:	f04f 0200 	mov.w	r2, #0
 8002276:	4b18      	ldr	r3, [pc, #96]	; (80022d8 <parse_calib_data+0x38c>)
 8002278:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p10 = ((double)reg_calib_data->par_p10 / temp_var);
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8002282:	4618      	mov	r0, r3
 8002284:	f7fe f966 	bl	8000554 <__aeabi_i2d>
 8002288:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800228c:	f7fe faf6 	bl	800087c <__aeabi_ddiv>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	6939      	ldr	r1, [r7, #16]
 8002296:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
    reg_calib_data->par_p11 = (int8_t)reg_data[20];
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	3314      	adds	r3, #20
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	b25a      	sxtb	r2, r3
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	755a      	strb	r2, [r3, #21]
    temp_var = 36893488147419103232.0f;
 80022a6:	f04f 0200 	mov.w	r2, #0
 80022aa:	f04f 4388 	mov.w	r3, #1140850688	; 0x44000000
 80022ae:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p11 = ((double)reg_calib_data->par_p11 / temp_var);
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7fe f94b 	bl	8000554 <__aeabi_i2d>
 80022be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022c2:	f7fe fadb 	bl	800087c <__aeabi_ddiv>
 80022c6:	4602      	mov	r2, r0
 80022c8:	460b      	mov	r3, r1
 80022ca:	6939      	ldr	r1, [r7, #16]
 80022cc:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
}
 80022d0:	bf00      	nop
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	42f00000 	.word	0x42f00000

080022dc <compensate_temperature>:
 * For e.g. Returns temperature 24.26 deg Celsius
 */
static int8_t compensate_temperature(double *temperature,
                                     const struct bmp3_uncomp_data *uncomp_data,
                                     struct bmp3_calib_data *calib_data)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08c      	sub	sp, #48	; 0x30
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	60b9      	str	r1, [r7, #8]
 80022e6:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP3_OK;
 80022e8:	2300      	movs	r3, #0
 80022ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int64_t uncomp_temp = uncomp_data->temperature;
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80022f4:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double partial_data1;
    double partial_data2;

    partial_data1 = (double)(uncomp_temp - calib_data->quantized_calib_data.par_t1);
 80022f8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80022fc:	f7fe f966 	bl	80005cc <__aeabi_l2d>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002306:	f7fd ffd7 	bl	80002b8 <__aeabi_dsub>
 800230a:	4602      	mov	r2, r0
 800230c:	460b      	mov	r3, r1
 800230e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    partial_data2 = (double)(partial_data1 * calib_data->quantized_calib_data.par_t2);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002318:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800231c:	f7fe f984 	bl	8000628 <__aeabi_dmul>
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	e9c7 2304 	strd	r2, r3, [r7, #16]

    /* Update the compensated temperature in calib structure since this is
     * needed for pressure calculation */
    calib_data->quantized_calib_data.t_lin = partial_data2 + (partial_data1 * partial_data1) *
 8002328:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800232c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002330:	f7fe f97a 	bl	8000628 <__aeabi_dmul>
 8002334:	4602      	mov	r2, r0
 8002336:	460b      	mov	r3, r1
 8002338:	4610      	mov	r0, r2
 800233a:	4619      	mov	r1, r3
                                             calib_data->quantized_calib_data.par_t3;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
    calib_data->quantized_calib_data.t_lin = partial_data2 + (partial_data1 * partial_data1) *
 8002342:	f7fe f971 	bl	8000628 <__aeabi_dmul>
 8002346:	4602      	mov	r2, r0
 8002348:	460b      	mov	r3, r1
 800234a:	4610      	mov	r0, r2
 800234c:	4619      	mov	r1, r3
 800234e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002352:	f7fd ffb3 	bl	80002bc <__adddf3>
 8002356:	4602      	mov	r2, r0
 8002358:	460b      	mov	r3, r1
 800235a:	6879      	ldr	r1, [r7, #4]
 800235c:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70

    /* Returns compensated temperature */
    if (calib_data->quantized_calib_data.t_lin < BMP3_MIN_TEMP_DOUBLE)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 8002366:	f04f 0200 	mov.w	r2, #0
 800236a:	4b17      	ldr	r3, [pc, #92]	; (80023c8 <compensate_temperature+0xec>)
 800236c:	f7fe fbce 	bl	8000b0c <__aeabi_dcmplt>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d008      	beq.n	8002388 <compensate_temperature+0xac>
    {
        calib_data->quantized_calib_data.t_lin = BMP3_MIN_TEMP_DOUBLE;
 8002376:	6879      	ldr	r1, [r7, #4]
 8002378:	f04f 0200 	mov.w	r2, #0
 800237c:	4b12      	ldr	r3, [pc, #72]	; (80023c8 <compensate_temperature+0xec>)
 800237e:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
        rslt = BMP3_W_MIN_TEMP;
 8002382:	2303      	movs	r3, #3
 8002384:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if (calib_data->quantized_calib_data.t_lin > BMP3_MAX_TEMP_DOUBLE)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 800238e:	f04f 0200 	mov.w	r2, #0
 8002392:	4b0e      	ldr	r3, [pc, #56]	; (80023cc <compensate_temperature+0xf0>)
 8002394:	f7fe fbd8 	bl	8000b48 <__aeabi_dcmpgt>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d008      	beq.n	80023b0 <compensate_temperature+0xd4>
    {
        calib_data->quantized_calib_data.t_lin = BMP3_MAX_TEMP_DOUBLE;
 800239e:	6879      	ldr	r1, [r7, #4]
 80023a0:	f04f 0200 	mov.w	r2, #0
 80023a4:	4b09      	ldr	r3, [pc, #36]	; (80023cc <compensate_temperature+0xf0>)
 80023a6:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
        rslt = BMP3_W_MAX_TEMP;
 80023aa:	2304      	movs	r3, #4
 80023ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    (*temperature) = calib_data->quantized_calib_data.t_lin;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80023b6:	68f9      	ldr	r1, [r7, #12]
 80023b8:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 80023bc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3730      	adds	r7, #48	; 0x30
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	c0440000 	.word	0xc0440000
 80023cc:	40554000 	.word	0x40554000

080023d0 <compensate_pressure>:
 * For e.g. returns pressure in Pascal p = 95305.295
 */
static int8_t compensate_pressure(double *pressure,
                                  const struct bmp3_uncomp_data *uncomp_data,
                                  const struct bmp3_calib_data *calib_data)
{
 80023d0:	b5b0      	push	{r4, r5, r7, lr}
 80023d2:	b096      	sub	sp, #88	; 0x58
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP3_OK;
 80023dc:	2300      	movs	r3, #0
 80023de:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    const struct bmp3_quantized_calib_data *quantized_calib_data = &calib_data->quantized_calib_data;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	647b      	str	r3, [r7, #68]	; 0x44
    double partial_data3;
    double partial_data4;
    double partial_out1;
    double partial_out2;

    partial_data1 = quantized_calib_data->par_p6 * quantized_calib_data->t_lin;
 80023e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023e8:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80023ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023ee:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80023f2:	f7fe f919 	bl	8000628 <__aeabi_dmul>
 80023f6:	4602      	mov	r2, r0
 80023f8:	460b      	mov	r3, r1
 80023fa:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    partial_data2 = quantized_calib_data->par_p7 * pow_bmp3(quantized_calib_data->t_lin, 2);
 80023fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002400:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	; 0x48
 8002404:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002406:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 800240a:	2002      	movs	r0, #2
 800240c:	eeb0 0a47 	vmov.f32	s0, s14
 8002410:	eef0 0a67 	vmov.f32	s1, s15
 8002414:	f000 f954 	bl	80026c0 <pow_bmp3>
 8002418:	ee10 3a10 	vmov	r3, s0
 800241c:	4618      	mov	r0, r3
 800241e:	f7fe f8ab 	bl	8000578 <__aeabi_f2d>
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	4620      	mov	r0, r4
 8002428:	4629      	mov	r1, r5
 800242a:	f7fe f8fd 	bl	8000628 <__aeabi_dmul>
 800242e:	4602      	mov	r2, r0
 8002430:	460b      	mov	r3, r1
 8002432:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    partial_data3 = quantized_calib_data->par_p8 * pow_bmp3(quantized_calib_data->t_lin, 3);
 8002436:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002438:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 800243c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800243e:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 8002442:	2003      	movs	r0, #3
 8002444:	eeb0 0a47 	vmov.f32	s0, s14
 8002448:	eef0 0a67 	vmov.f32	s1, s15
 800244c:	f000 f938 	bl	80026c0 <pow_bmp3>
 8002450:	ee10 3a10 	vmov	r3, s0
 8002454:	4618      	mov	r0, r3
 8002456:	f7fe f88f 	bl	8000578 <__aeabi_f2d>
 800245a:	4602      	mov	r2, r0
 800245c:	460b      	mov	r3, r1
 800245e:	4620      	mov	r0, r4
 8002460:	4629      	mov	r1, r5
 8002462:	f7fe f8e1 	bl	8000628 <__aeabi_dmul>
 8002466:	4602      	mov	r2, r0
 8002468:	460b      	mov	r3, r1
 800246a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    partial_out1 = quantized_calib_data->par_p5 + partial_data1 + partial_data2 + partial_data3;
 800246e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002470:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002474:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002478:	f7fd ff20 	bl	80002bc <__adddf3>
 800247c:	4602      	mov	r2, r0
 800247e:	460b      	mov	r3, r1
 8002480:	4610      	mov	r0, r2
 8002482:	4619      	mov	r1, r3
 8002484:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002488:	f7fd ff18 	bl	80002bc <__adddf3>
 800248c:	4602      	mov	r2, r0
 800248e:	460b      	mov	r3, r1
 8002490:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002494:	f7fd ff12 	bl	80002bc <__adddf3>
 8002498:	4602      	mov	r2, r0
 800249a:	460b      	mov	r3, r1
 800249c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    partial_data1 = quantized_calib_data->par_p2 * quantized_calib_data->t_lin;
 80024a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024a2:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80024a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024a8:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80024ac:	f7fe f8bc 	bl	8000628 <__aeabi_dmul>
 80024b0:	4602      	mov	r2, r0
 80024b2:	460b      	mov	r3, r1
 80024b4:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    partial_data2 = quantized_calib_data->par_p3 * pow_bmp3(quantized_calib_data->t_lin, 2);
 80024b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024ba:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80024be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024c0:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 80024c4:	2002      	movs	r0, #2
 80024c6:	eeb0 0a47 	vmov.f32	s0, s14
 80024ca:	eef0 0a67 	vmov.f32	s1, s15
 80024ce:	f000 f8f7 	bl	80026c0 <pow_bmp3>
 80024d2:	ee10 3a10 	vmov	r3, s0
 80024d6:	4618      	mov	r0, r3
 80024d8:	f7fe f84e 	bl	8000578 <__aeabi_f2d>
 80024dc:	4602      	mov	r2, r0
 80024de:	460b      	mov	r3, r1
 80024e0:	4620      	mov	r0, r4
 80024e2:	4629      	mov	r1, r5
 80024e4:	f7fe f8a0 	bl	8000628 <__aeabi_dmul>
 80024e8:	4602      	mov	r2, r0
 80024ea:	460b      	mov	r3, r1
 80024ec:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    partial_data3 = quantized_calib_data->par_p4 * pow_bmp3(quantized_calib_data->t_lin, 3);
 80024f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024f2:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 80024f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024f8:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 80024fc:	2003      	movs	r0, #3
 80024fe:	eeb0 0a47 	vmov.f32	s0, s14
 8002502:	eef0 0a67 	vmov.f32	s1, s15
 8002506:	f000 f8db 	bl	80026c0 <pow_bmp3>
 800250a:	ee10 3a10 	vmov	r3, s0
 800250e:	4618      	mov	r0, r3
 8002510:	f7fe f832 	bl	8000578 <__aeabi_f2d>
 8002514:	4602      	mov	r2, r0
 8002516:	460b      	mov	r3, r1
 8002518:	4620      	mov	r0, r4
 800251a:	4629      	mov	r1, r5
 800251c:	f7fe f884 	bl	8000628 <__aeabi_dmul>
 8002520:	4602      	mov	r2, r0
 8002522:	460b      	mov	r3, r1
 8002524:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    partial_out2 = uncomp_data->pressure *
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800252e:	4610      	mov	r0, r2
 8002530:	4619      	mov	r1, r3
 8002532:	f7fe f843 	bl	80005bc <__aeabi_ul2d>
 8002536:	4604      	mov	r4, r0
 8002538:	460d      	mov	r5, r1
                   (quantized_calib_data->par_p1 + partial_data1 + partial_data2 + partial_data3);
 800253a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800253c:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8002540:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002544:	f7fd feba 	bl	80002bc <__adddf3>
 8002548:	4602      	mov	r2, r0
 800254a:	460b      	mov	r3, r1
 800254c:	4610      	mov	r0, r2
 800254e:	4619      	mov	r1, r3
 8002550:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002554:	f7fd feb2 	bl	80002bc <__adddf3>
 8002558:	4602      	mov	r2, r0
 800255a:	460b      	mov	r3, r1
 800255c:	4610      	mov	r0, r2
 800255e:	4619      	mov	r1, r3
 8002560:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002564:	f7fd feaa 	bl	80002bc <__adddf3>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
    partial_out2 = uncomp_data->pressure *
 800256c:	4620      	mov	r0, r4
 800256e:	4629      	mov	r1, r5
 8002570:	f7fe f85a 	bl	8000628 <__aeabi_dmul>
 8002574:	4602      	mov	r2, r0
 8002576:	460b      	mov	r3, r1
 8002578:	e9c7 2306 	strd	r2, r3, [r7, #24]
    partial_data1 = pow_bmp3((double)uncomp_data->pressure, 2);
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002582:	4610      	mov	r0, r2
 8002584:	4619      	mov	r1, r3
 8002586:	f7fe f819 	bl	80005bc <__aeabi_ul2d>
 800258a:	4602      	mov	r2, r0
 800258c:	460b      	mov	r3, r1
 800258e:	2002      	movs	r0, #2
 8002590:	ec43 2b10 	vmov	d0, r2, r3
 8002594:	f000 f894 	bl	80026c0 <pow_bmp3>
 8002598:	ee10 3a10 	vmov	r3, s0
 800259c:	4618      	mov	r0, r3
 800259e:	f7fd ffeb 	bl	8000578 <__aeabi_f2d>
 80025a2:	4602      	mov	r2, r0
 80025a4:	460b      	mov	r3, r1
 80025a6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    partial_data2 = quantized_calib_data->par_p9 + quantized_calib_data->par_p10 * quantized_calib_data->t_lin;
 80025aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025ac:	e9d3 4516 	ldrd	r4, r5, [r3, #88]	; 0x58
 80025b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025b2:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 80025b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025b8:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80025bc:	f7fe f834 	bl	8000628 <__aeabi_dmul>
 80025c0:	4602      	mov	r2, r0
 80025c2:	460b      	mov	r3, r1
 80025c4:	4620      	mov	r0, r4
 80025c6:	4629      	mov	r1, r5
 80025c8:	f7fd fe78 	bl	80002bc <__adddf3>
 80025cc:	4602      	mov	r2, r0
 80025ce:	460b      	mov	r3, r1
 80025d0:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    partial_data3 = partial_data1 * partial_data2;
 80025d4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80025d8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80025dc:	f7fe f824 	bl	8000628 <__aeabi_dmul>
 80025e0:	4602      	mov	r2, r0
 80025e2:	460b      	mov	r3, r1
 80025e4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    partial_data4 = partial_data3 + pow_bmp3((double)uncomp_data->pressure, 3) * quantized_calib_data->par_p11;
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ee:	4610      	mov	r0, r2
 80025f0:	4619      	mov	r1, r3
 80025f2:	f7fd ffe3 	bl	80005bc <__aeabi_ul2d>
 80025f6:	4602      	mov	r2, r0
 80025f8:	460b      	mov	r3, r1
 80025fa:	2003      	movs	r0, #3
 80025fc:	ec43 2b10 	vmov	d0, r2, r3
 8002600:	f000 f85e 	bl	80026c0 <pow_bmp3>
 8002604:	ee10 3a10 	vmov	r3, s0
 8002608:	4618      	mov	r0, r3
 800260a:	f7fd ffb5 	bl	8000578 <__aeabi_f2d>
 800260e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002610:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002614:	f7fe f808 	bl	8000628 <__aeabi_dmul>
 8002618:	4602      	mov	r2, r0
 800261a:	460b      	mov	r3, r1
 800261c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002620:	f7fd fe4c 	bl	80002bc <__adddf3>
 8002624:	4602      	mov	r2, r0
 8002626:	460b      	mov	r3, r1
 8002628:	e9c7 2304 	strd	r2, r3, [r7, #16]
    comp_press = partial_out1 + partial_out2 + partial_data4;
 800262c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002630:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002634:	f7fd fe42 	bl	80002bc <__adddf3>
 8002638:	4602      	mov	r2, r0
 800263a:	460b      	mov	r3, r1
 800263c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002640:	f7fd fe3c 	bl	80002bc <__adddf3>
 8002644:	4602      	mov	r2, r0
 8002646:	460b      	mov	r3, r1
 8002648:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

    if (comp_press < BMP3_MIN_PRES_DOUBLE)
 800264c:	a318      	add	r3, pc, #96	; (adr r3, 80026b0 <compensate_pressure+0x2e0>)
 800264e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002652:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002656:	f7fe fa59 	bl	8000b0c <__aeabi_dcmplt>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d007      	beq.n	8002670 <compensate_pressure+0x2a0>
    {
        comp_press = BMP3_MIN_PRES_DOUBLE;
 8002660:	a313      	add	r3, pc, #76	; (adr r3, 80026b0 <compensate_pressure+0x2e0>)
 8002662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002666:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
        rslt = BMP3_W_MIN_PRES;
 800266a:	2305      	movs	r3, #5
 800266c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    if (comp_press > BMP3_MAX_PRES_DOUBLE)
 8002670:	a311      	add	r3, pc, #68	; (adr r3, 80026b8 <compensate_pressure+0x2e8>)
 8002672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002676:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800267a:	f7fe fa65 	bl	8000b48 <__aeabi_dcmpgt>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d007      	beq.n	8002694 <compensate_pressure+0x2c4>
    {
        comp_press = BMP3_MAX_PRES_DOUBLE;
 8002684:	a30c      	add	r3, pc, #48	; (adr r3, 80026b8 <compensate_pressure+0x2e8>)
 8002686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800268a:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
        rslt = BMP3_W_MAX_PRES;
 800268e:	2306      	movs	r3, #6
 8002690:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    (*pressure) = comp_press;
 8002694:	68f9      	ldr	r1, [r7, #12]
 8002696:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800269a:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 800269e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3758      	adds	r7, #88	; 0x58
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bdb0      	pop	{r4, r5, r7, pc}
 80026aa:	bf00      	nop
 80026ac:	f3af 8000 	nop.w
 80026b0:	00000000 	.word	0x00000000
 80026b4:	40dd4c00 	.word	0x40dd4c00
 80026b8:	00000000 	.word	0x00000000
 80026bc:	40fe8480 	.word	0x40fe8480

080026c0 <pow_bmp3>:
/*!
 * @brief This internal API is used to calculate the power functionality for
 *  floating point values.
 */
static float pow_bmp3(double base, uint8_t power)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b086      	sub	sp, #24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	ed87 0b02 	vstr	d0, [r7, #8]
 80026ca:	4603      	mov	r3, r0
 80026cc:	71fb      	strb	r3, [r7, #7]
    float pow_output = 1;
 80026ce:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80026d2:	617b      	str	r3, [r7, #20]

    while (power != 0)
 80026d4:	e00e      	b.n	80026f4 <pow_bmp3+0x34>
    {
        pow_output = (float) base * pow_output;
 80026d6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80026da:	f7fe fa7d 	bl	8000bd8 <__aeabi_d2f>
 80026de:	ee07 0a10 	vmov	s14, r0
 80026e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80026e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026ea:	edc7 7a05 	vstr	s15, [r7, #20]
        power--;
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	3b01      	subs	r3, #1
 80026f2:	71fb      	strb	r3, [r7, #7]
    while (power != 0)
 80026f4:	79fb      	ldrb	r3, [r7, #7]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1ed      	bne.n	80026d6 <pow_bmp3+0x16>
    }

    return pow_output;
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	ee07 3a90 	vmov	s15, r3
}
 8002700:	eeb0 0a67 	vmov.f32	s0, s15
 8002704:	3718      	adds	r7, #24
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint32_t sub_settings, uint32_t desired_settings)
{
 800270a:	b480      	push	{r7}
 800270c:	b085      	sub	sp, #20
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
 8002712:	6039      	str	r1, [r7, #0]
    uint8_t settings_changed = FALSE;
 8002714:	2300      	movs	r3, #0
 8002716:	73fb      	strb	r3, [r7, #15]

    if (sub_settings & desired_settings)
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	4013      	ands	r3, r2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d002      	beq.n	8002728 <are_settings_changed+0x1e>
    {
        /* User wants to modify this particular settings */
        settings_changed = TRUE;
 8002722:	2301      	movs	r3, #1
 8002724:	73fb      	strb	r3, [r7, #15]
 8002726:	e001      	b.n	800272c <are_settings_changed+0x22>
    }
    else
    {
        /* User don't want to modify this particular settings */
        settings_changed = FALSE;
 8002728:	2300      	movs	r3, #0
 800272a:	73fb      	strb	r3, [r7, #15]
    }

    return settings_changed;
 800272c:	7bfb      	ldrb	r3, [r7, #15]
}
 800272e:	4618      	mov	r0, r3
 8002730:	3714      	adds	r7, #20
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr

0800273a <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmp3_dev *dev)
{
 800273a:	b480      	push	{r7}
 800273c:	b085      	sub	sp, #20
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d00f      	beq.n	8002768 <null_ptr_check+0x2e>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00b      	beq.n	8002768 <null_ptr_check+0x2e>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	691b      	ldr	r3, [r3, #16]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d007      	beq.n	8002768 <null_ptr_check+0x2e>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	695b      	ldr	r3, [r3, #20]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d003      	beq.n	8002768 <null_ptr_check+0x2e>
        (dev->intf_ptr == NULL))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	685b      	ldr	r3, [r3, #4]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 8002764:	2b00      	cmp	r3, #0
 8002766:	d102      	bne.n	800276e <null_ptr_check+0x34>
    {
        /* Device structure pointer is not valid */
        rslt = BMP3_E_NULL_PTR;
 8002768:	23ff      	movs	r3, #255	; 0xff
 800276a:	73fb      	strb	r3, [r7, #15]
 800276c:	e001      	b.n	8002772 <null_ptr_check+0x38>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMP3_OK;
 800276e:	2300      	movs	r3, #0
 8002770:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002772:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002776:	4618      	mov	r0, r3
 8002778:	3714      	adds	r7, #20
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr

08002782 <get_sensor_status>:
/*!
 * @brief This API gets the command ready, data ready for pressure and
 * temperature, power on reset status from the sensor.
 */
static int8_t get_sensor_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b084      	sub	sp, #16
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
 800278a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_addr;
    uint8_t reg_data;

    reg_addr = BMP3_REG_SENS_STATUS;
 800278c:	2303      	movs	r3, #3
 800278e:	73bb      	strb	r3, [r7, #14]
    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8002790:	f107 010d 	add.w	r1, r7, #13
 8002794:	7bb8      	ldrb	r0, [r7, #14]
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	2201      	movs	r2, #1
 800279a:	f7fe fc36 	bl	800100a <bmp3_get_regs>
 800279e:	4603      	mov	r3, r0
 80027a0:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 80027a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d128      	bne.n	80027fc <get_sensor_status+0x7a>
    {
        status->sensor.cmd_rdy = BMP3_GET_BITS(reg_data, BMP3_STATUS_CMD_RDY);
 80027aa:	7b7b      	ldrb	r3, [r7, #13]
 80027ac:	111b      	asrs	r3, r3, #4
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	b2da      	uxtb	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	70da      	strb	r2, [r3, #3]
        status->sensor.drdy_press = BMP3_GET_BITS(reg_data, BMP3_STATUS_DRDY_PRESS);
 80027ba:	7b7b      	ldrb	r3, [r7, #13]
 80027bc:	115b      	asrs	r3, r3, #5
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	f003 0301 	and.w	r3, r3, #1
 80027c4:	b2da      	uxtb	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	711a      	strb	r2, [r3, #4]
        status->sensor.drdy_temp = BMP3_GET_BITS(reg_data, BMP3_STATUS_DRDY_TEMP);
 80027ca:	7b7b      	ldrb	r3, [r7, #13]
 80027cc:	119b      	asrs	r3, r3, #6
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	f003 0301 	and.w	r3, r3, #1
 80027d4:	b2da      	uxtb	r2, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	715a      	strb	r2, [r3, #5]
        reg_addr = BMP3_REG_EVENT;
 80027da:	2310      	movs	r3, #16
 80027dc:	73bb      	strb	r3, [r7, #14]
        rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 80027de:	f107 010d 	add.w	r1, r7, #13
 80027e2:	7bb8      	ldrb	r0, [r7, #14]
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f7fe fc0f 	bl	800100a <bmp3_get_regs>
 80027ec:	4603      	mov	r3, r0
 80027ee:	73fb      	strb	r3, [r7, #15]
        status->pwr_on_rst = reg_data & 0x01;
 80027f0:	7b7b      	ldrb	r3, [r7, #13]
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	b2da      	uxtb	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	725a      	strb	r2, [r3, #9]
    }

    return rslt;
 80027fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002800:	4618      	mov	r0, r3
 8002802:	3710      	adds	r7, #16
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <get_int_status>:
/*!
 * @brief This API gets the interrupt (fifo watermark, fifo full, data ready)
 * status from the sensor.
 */
static int8_t get_int_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data;

    rslt = bmp3_get_regs(BMP3_REG_INT_STATUS, &reg_data, 1, dev);
 8002812:	f107 010e 	add.w	r1, r7, #14
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	2201      	movs	r2, #1
 800281a:	2011      	movs	r0, #17
 800281c:	f7fe fbf5 	bl	800100a <bmp3_get_regs>
 8002820:	4603      	mov	r3, r0
 8002822:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8002824:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d115      	bne.n	8002858 <get_int_status+0x50>
    {
        status->intr.fifo_wm = BMP3_GET_BITS_POS_0(reg_data, BMP3_INT_STATUS_FWTM);
 800282c:	7bbb      	ldrb	r3, [r7, #14]
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	b2da      	uxtb	r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	701a      	strb	r2, [r3, #0]
        status->intr.fifo_full = BMP3_GET_BITS(reg_data, BMP3_INT_STATUS_FFULL);
 8002838:	7bbb      	ldrb	r3, [r7, #14]
 800283a:	105b      	asrs	r3, r3, #1
 800283c:	b2db      	uxtb	r3, r3
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	b2da      	uxtb	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	705a      	strb	r2, [r3, #1]
        status->intr.drdy = BMP3_GET_BITS(reg_data, BMP3_INT_STATUS_DRDY);
 8002848:	7bbb      	ldrb	r3, [r7, #14]
 800284a:	10db      	asrs	r3, r3, #3
 800284c:	b2db      	uxtb	r3, r3
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	b2da      	uxtb	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	709a      	strb	r2, [r3, #2]
    }

    return rslt;
 8002858:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <get_err_status>:
/*!
 * @brief This API gets the fatal, command and configuration error
 * from the sensor.
 */
static int8_t get_err_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data;

    rslt = bmp3_get_regs(BMP3_REG_ERR, &reg_data, 1, dev);
 800286e:	f107 010e 	add.w	r1, r7, #14
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	2201      	movs	r2, #1
 8002876:	2002      	movs	r0, #2
 8002878:	f7fe fbc7 	bl	800100a <bmp3_get_regs>
 800287c:	4603      	mov	r3, r0
 800287e:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8002880:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d115      	bne.n	80028b4 <get_err_status+0x50>
    {
        status->err.cmd = BMP3_GET_BITS_POS_0(reg_data, BMP3_ERR_FATAL);
 8002888:	7bbb      	ldrb	r3, [r7, #14]
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	b2da      	uxtb	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	71da      	strb	r2, [r3, #7]
        status->err.conf = BMP3_GET_BITS(reg_data, BMP3_ERR_CMD);
 8002894:	7bbb      	ldrb	r3, [r7, #14]
 8002896:	105b      	asrs	r3, r3, #1
 8002898:	b2db      	uxtb	r3, r3
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	b2da      	uxtb	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	721a      	strb	r2, [r3, #8]
        status->err.fatal = BMP3_GET_BITS(reg_data, BMP3_ERR_CONF);
 80028a4:	7bbb      	ldrb	r3, [r7, #14]
 80028a6:	109b      	asrs	r3, r3, #2
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	b2da      	uxtb	r2, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	719a      	strb	r2, [r3, #6]
    }

    return rslt;
 80028b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3710      	adds	r7, #16
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}

080028c0 <bmp3_check_rslt>:
extern volatile uint8_t int2_flag;

static uint8_t dev_addr = 0;

void bmp3_check_rslt(const char api_name[], int8_t rslt)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	460b      	mov	r3, r1
 80028ca:	70fb      	strb	r3, [r7, #3]
    switch (rslt)
 80028cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028d0:	3307      	adds	r3, #7
 80028d2:	2b09      	cmp	r3, #9
 80028d4:	d839      	bhi.n	800294a <bmp3_check_rslt+0x8a>
 80028d6:	a201      	add	r2, pc, #4	; (adr r2, 80028dc <bmp3_check_rslt+0x1c>)
 80028d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028dc:	08002923 	.word	0x08002923
 80028e0:	08002919 	.word	0x08002919
 80028e4:	0800292d 	.word	0x0800292d
 80028e8:	0800294b 	.word	0x0800294b
 80028ec:	0800294b 	.word	0x0800294b
 80028f0:	0800290f 	.word	0x0800290f
 80028f4:	08002905 	.word	0x08002905
 80028f8:	08002955 	.word	0x08002955
 80028fc:	08002937 	.word	0x08002937
 8002900:	08002941 	.word	0x08002941

            // Do nothing
            break;
        case BMP3_E_NULL_PTR:
            //PDEBUG("API [%s] Error [%d] : Null pointer\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR1\n", 7);
 8002904:	2107      	movs	r1, #7
 8002906:	4816      	ldr	r0, [pc, #88]	; (8002960 <bmp3_check_rslt+0xa0>)
 8002908:	f012 fff6 	bl	80158f8 <CDC_Transmit_FS>
            break;
 800290c:	e023      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_E_COMM_FAIL:
        	//PDEBUG("API [%s] Error [%d] : Communication failure\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR2\n", 6);
 800290e:	2106      	movs	r1, #6
 8002910:	4814      	ldr	r0, [pc, #80]	; (8002964 <bmp3_check_rslt+0xa4>)
 8002912:	f012 fff1 	bl	80158f8 <CDC_Transmit_FS>
        	break;
 8002916:	e01e      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_E_INVALID_LEN:
        	//PDEBUG("API [%s] Error [%d] : Incorrect length parameter\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR3\n", 6);
 8002918:	2106      	movs	r1, #6
 800291a:	4813      	ldr	r0, [pc, #76]	; (8002968 <bmp3_check_rslt+0xa8>)
 800291c:	f012 ffec 	bl	80158f8 <CDC_Transmit_FS>
        	break;
 8002920:	e019      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_E_DEV_NOT_FOUND:
        	//PDEBUG("API [%s] Error [%d] : Device not found\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR4\n", 6);
 8002922:	2106      	movs	r1, #6
 8002924:	4811      	ldr	r0, [pc, #68]	; (800296c <bmp3_check_rslt+0xac>)
 8002926:	f012 ffe7 	bl	80158f8 <CDC_Transmit_FS>
        	break;
 800292a:	e014      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_E_CONFIGURATION_ERR:
        	//PDEBUG("API [%s] Error [%d] : Configuration Error\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR5\n", 6);
 800292c:	2106      	movs	r1, #6
 800292e:	4810      	ldr	r0, [pc, #64]	; (8002970 <bmp3_check_rslt+0xb0>)
 8002930:	f012 ffe2 	bl	80158f8 <CDC_Transmit_FS>
        	break;
 8002934:	e00f      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_W_SENSOR_NOT_ENABLED:
        	//PDEBUG("API [%s] Error [%d] : Warning when Sensor not enabled\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR6\n", 6);
 8002936:	2106      	movs	r1, #6
 8002938:	480e      	ldr	r0, [pc, #56]	; (8002974 <bmp3_check_rslt+0xb4>)
 800293a:	f012 ffdd 	bl	80158f8 <CDC_Transmit_FS>
        	break;
 800293e:	e00a      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_W_INVALID_FIFO_REQ_FRAME_CNT:
        	//PDEBUG("API [%s] Error [%d] : Warning when Fifo watermark level is not in limit\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR7\n", 6);
 8002940:	2106      	movs	r1, #6
 8002942:	480d      	ldr	r0, [pc, #52]	; (8002978 <bmp3_check_rslt+0xb8>)
 8002944:	f012 ffd8 	bl	80158f8 <CDC_Transmit_FS>
        	break;
 8002948:	e005      	b.n	8002956 <bmp3_check_rslt+0x96>
        default:
        	//PDEBUG("API [%s] Error [%d] : Unknown error code\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR8\n", 6);
 800294a:	2106      	movs	r1, #6
 800294c:	480b      	ldr	r0, [pc, #44]	; (800297c <bmp3_check_rslt+0xbc>)
 800294e:	f012 ffd3 	bl	80158f8 <CDC_Transmit_FS>
        	break;
 8002952:	e000      	b.n	8002956 <bmp3_check_rslt+0x96>
            break;
 8002954:	bf00      	nop
    }
}
 8002956:	bf00      	nop
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	080192ac 	.word	0x080192ac
 8002964:	080192b4 	.word	0x080192b4
 8002968:	080192bc 	.word	0x080192bc
 800296c:	080192c4 	.word	0x080192c4
 8002970:	080192cc 	.word	0x080192cc
 8002974:	080192d4 	.word	0x080192d4
 8002978:	080192dc 	.word	0x080192dc
 800297c:	080192e4 	.word	0x080192e4

08002980 <bmp3_interface_init>:

BMP3_INTF_RET_TYPE bmp3_interface_init(struct bmp3_dev *bmp3, uint8_t intf)
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	460b      	mov	r3, r1
 800298a:	70fb      	strb	r3, [r7, #3]
	int8_t rslt = BMP3_OK;
 800298c:	2300      	movs	r3, #0
 800298e:	73fb      	strb	r3, [r7, #15]

	if(bmp3 != NULL)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d015      	beq.n	80029c2 <bmp3_interface_init+0x42>
	{
		/* Bus configuration : I2C */
		if (intf == BMP3_I2C_INTF)
 8002996:	78fb      	ldrb	r3, [r7, #3]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d10b      	bne.n	80029b4 <bmp3_interface_init+0x34>
		{
			//PDEBUG("I2C Interface\n");
			dev_addr = BMP3_ADDR_I2C_SEC;
 800299c:	4b0e      	ldr	r3, [pc, #56]	; (80029d8 <bmp3_interface_init+0x58>)
 800299e:	2277      	movs	r2, #119	; 0x77
 80029a0:	701a      	strb	r2, [r3, #0]
			bmp3->read = SensorAPI_I2Cx_Read;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a0d      	ldr	r2, [pc, #52]	; (80029dc <bmp3_interface_init+0x5c>)
 80029a6:	60da      	str	r2, [r3, #12]
			bmp3->write = SensorAPI_I2Cx_Write;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	4a0d      	ldr	r2, [pc, #52]	; (80029e0 <bmp3_interface_init+0x60>)
 80029ac:	611a      	str	r2, [r3, #16]
			bmp3->intf = BMP3_I2C_INTF;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2201      	movs	r2, #1
 80029b2:	721a      	strb	r2, [r3, #8]
			bmp3->read = SensorAPI_SPIx_Read;
			bmp3->write = SensorAPI_SPIx_Write;
			bmp3->intf = BMP3_SPI_INTF;
		}*/

		bmp3->delay_us = bmp3_delay_us;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a0b      	ldr	r2, [pc, #44]	; (80029e4 <bmp3_interface_init+0x64>)
 80029b8:	615a      	str	r2, [r3, #20]
		bmp3->intf_ptr = &dev_addr;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a06      	ldr	r2, [pc, #24]	; (80029d8 <bmp3_interface_init+0x58>)
 80029be:	605a      	str	r2, [r3, #4]
 80029c0:	e001      	b.n	80029c6 <bmp3_interface_init+0x46>
	}
	else
	{
		rslt = BMP3_E_NULL_PTR;
 80029c2:	23ff      	movs	r3, #255	; 0xff
 80029c4:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80029c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3714      	adds	r7, #20
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	20000370 	.word	0x20000370
 80029dc:	08002a21 	.word	0x08002a21
 80029e0:	08002a75 	.word	0x08002a75
 80029e4:	080029e9 	.word	0x080029e9

080029e8 <bmp3_delay_us>:
		}
	}
}

void bmp3_delay_us(uint32_t period, void *intf_ptr)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
	uint32_t i;

	while(period--)
 80029f2:	e008      	b.n	8002a06 <bmp3_delay_us+0x1e>
	{
		for(i = 0; i < 84; i++)
 80029f4:	2300      	movs	r3, #0
 80029f6:	60fb      	str	r3, [r7, #12]
 80029f8:	e002      	b.n	8002a00 <bmp3_delay_us+0x18>
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	3301      	adds	r3, #1
 80029fe:	60fb      	str	r3, [r7, #12]
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2b53      	cmp	r3, #83	; 0x53
 8002a04:	d9f9      	bls.n	80029fa <bmp3_delay_us+0x12>
	while(period--)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	1e5a      	subs	r2, r3, #1
 8002a0a:	607a      	str	r2, [r7, #4]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1f1      	bne.n	80029f4 <bmp3_delay_us+0xc>
		{
			;
		}
	}
}
 8002a10:	bf00      	nop
 8002a12:	bf00      	nop
 8002a14:	3714      	adds	r7, #20
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
	...

08002a20 <SensorAPI_I2Cx_Read>:
* Input          : I2C1 or I2C2, slave_address7, subaddress, Write Number
* Output         : None
* Return         : number of bytes transmitted
*******************************************************************************/
int8_t SensorAPI_I2Cx_Read(uint8_t subaddress, uint8_t *pBuffer, uint16_t ReadNumbr, void *intf_ptr)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b088      	sub	sp, #32
 8002a24:	af02      	add	r7, sp, #8
 8002a26:	60b9      	str	r1, [r7, #8]
 8002a28:	607b      	str	r3, [r7, #4]
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	73fb      	strb	r3, [r7, #15]
 8002a2e:	4613      	mov	r3, r2
 8002a30:	81bb      	strh	r3, [r7, #12]
	uint8_t dev_addr = *(uint8_t*)intf_ptr;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	75fb      	strb	r3, [r7, #23]
	uint16_t DevAddress = dev_addr << 1;
 8002a38:	7dfb      	ldrb	r3, [r7, #23]
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	005b      	lsls	r3, r3, #1
 8002a3e:	82bb      	strh	r3, [r7, #20]

	// send register address
	HAL_I2C_Master_Transmit(&I2C_HANDLE, DevAddress, &subaddress, 1, BUS_TIMEOUT);
 8002a40:	f107 020f 	add.w	r2, r7, #15
 8002a44:	8ab9      	ldrh	r1, [r7, #20]
 8002a46:	f241 3388 	movw	r3, #5000	; 0x1388
 8002a4a:	9300      	str	r3, [sp, #0]
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	4808      	ldr	r0, [pc, #32]	; (8002a70 <SensorAPI_I2Cx_Read+0x50>)
 8002a50:	f003 fa52 	bl	8005ef8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&I2C_HANDLE, DevAddress, pBuffer, ReadNumbr, BUS_TIMEOUT);
 8002a54:	89bb      	ldrh	r3, [r7, #12]
 8002a56:	8ab9      	ldrh	r1, [r7, #20]
 8002a58:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a5c:	9200      	str	r2, [sp, #0]
 8002a5e:	68ba      	ldr	r2, [r7, #8]
 8002a60:	4803      	ldr	r0, [pc, #12]	; (8002a70 <SensorAPI_I2Cx_Read+0x50>)
 8002a62:	f003 fb3d 	bl	80060e0 <HAL_I2C_Master_Receive>
	return 0;
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3718      	adds	r7, #24
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	20000574 	.word	0x20000574

08002a74 <SensorAPI_I2Cx_Write>:

int8_t SensorAPI_I2Cx_Write(uint8_t subaddress, uint8_t *pBuffer, uint16_t WriteNumbr, void *intf_ptr)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b088      	sub	sp, #32
 8002a78:	af02      	add	r7, sp, #8
 8002a7a:	60b9      	str	r1, [r7, #8]
 8002a7c:	607b      	str	r3, [r7, #4]
 8002a7e:	4603      	mov	r3, r0
 8002a80:	73fb      	strb	r3, [r7, #15]
 8002a82:	4613      	mov	r3, r2
 8002a84:	81bb      	strh	r3, [r7, #12]
	uint8_t dev_addr = *(uint8_t*)intf_ptr;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	75fb      	strb	r3, [r7, #23]
	uint16_t DevAddress = dev_addr << 1;
 8002a8c:	7dfb      	ldrb	r3, [r7, #23]
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	82bb      	strh	r3, [r7, #20]

	GTXBuffer[0] = subaddress;
 8002a94:	4a0c      	ldr	r2, [pc, #48]	; (8002ac8 <SensorAPI_I2Cx_Write+0x54>)
 8002a96:	7bfb      	ldrb	r3, [r7, #15]
 8002a98:	7013      	strb	r3, [r2, #0]
	memcpy(&GTXBuffer[1], pBuffer, WriteNumbr);
 8002a9a:	89bb      	ldrh	r3, [r7, #12]
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	68b9      	ldr	r1, [r7, #8]
 8002aa0:	480a      	ldr	r0, [pc, #40]	; (8002acc <SensorAPI_I2Cx_Write+0x58>)
 8002aa2:	f013 fc81 	bl	80163a8 <memcpy>

	// send register address
	HAL_I2C_Master_Transmit(&I2C_HANDLE, DevAddress, GTXBuffer, WriteNumbr+1, BUS_TIMEOUT);
 8002aa6:	89bb      	ldrh	r3, [r7, #12]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	8ab9      	ldrh	r1, [r7, #20]
 8002aae:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ab2:	9200      	str	r2, [sp, #0]
 8002ab4:	4a04      	ldr	r2, [pc, #16]	; (8002ac8 <SensorAPI_I2Cx_Write+0x54>)
 8002ab6:	4806      	ldr	r0, [pc, #24]	; (8002ad0 <SensorAPI_I2Cx_Write+0x5c>)
 8002ab8:	f003 fa1e 	bl	8005ef8 <HAL_I2C_Master_Transmit>
	return 0;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3718      	adds	r7, #24
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	20000374 	.word	0x20000374
 8002acc:	20000375 	.word	0x20000375
 8002ad0:	20000574 	.word	0x20000574

08002ad4 <BSP_I2C2_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C2_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 8002ada:	2300      	movs	r3, #0
 8002adc:	607b      	str	r3, [r7, #4]

  hi2c2.Instance  = I2C2;
 8002ade:	4b19      	ldr	r3, [pc, #100]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002ae0:	4a19      	ldr	r2, [pc, #100]	; (8002b48 <BSP_I2C2_Init+0x74>)
 8002ae2:	601a      	str	r2, [r3, #0]

  if(I2C2InitCounter++ == 0)
 8002ae4:	4b19      	ldr	r3, [pc, #100]	; (8002b4c <BSP_I2C2_Init+0x78>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	1c5a      	adds	r2, r3, #1
 8002aea:	4918      	ldr	r1, [pc, #96]	; (8002b4c <BSP_I2C2_Init+0x78>)
 8002aec:	600a      	str	r2, [r1, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d122      	bne.n	8002b38 <BSP_I2C2_Init+0x64>
  {
    if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_RESET)
 8002af2:	4814      	ldr	r0, [pc, #80]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002af4:	f003 ff1f 	bl	8006936 <HAL_I2C_GetState>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d11c      	bne.n	8002b38 <BSP_I2C2_Init+0x64>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C2_MspInit(&hi2c2);
 8002afe:	4811      	ldr	r0, [pc, #68]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002b00:	f000 f8fe 	bl	8002d00 <I2C2_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d116      	bne.n	8002b38 <BSP_I2C2_Init+0x64>
      {
        /* Init the I2C */
        if(MX_I2C2_Init(&hi2c2) != HAL_OK)
 8002b0a:	480e      	ldr	r0, [pc, #56]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002b0c:	f000 f8b4 	bl	8002c78 <MX_I2C2_Init>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d003      	beq.n	8002b1e <BSP_I2C2_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8002b16:	f06f 0307 	mvn.w	r3, #7
 8002b1a:	607b      	str	r3, [r7, #4]
 8002b1c:	e00c      	b.n	8002b38 <BSP_I2C2_Init+0x64>
        }
        else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002b1e:	2100      	movs	r1, #0
 8002b20:	4808      	ldr	r0, [pc, #32]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002b22:	f004 fa43 	bl	8006fac <HAL_I2CEx_ConfigAnalogFilter>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d003      	beq.n	8002b34 <BSP_I2C2_Init+0x60>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8002b2c:	f06f 0307 	mvn.w	r3, #7
 8002b30:	607b      	str	r3, [r7, #4]
 8002b32:	e001      	b.n	8002b38 <BSP_I2C2_Init+0x64>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 8002b34:	2300      	movs	r3, #0
 8002b36:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 8002b38:	687b      	ldr	r3, [r7, #4]
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3708      	adds	r7, #8
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	20000574 	.word	0x20000574
 8002b48:	40005800 	.word	0x40005800
 8002b4c:	200005c8 	.word	0x200005c8

08002b50 <BSP_I2C2_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C2_DeInit(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8002b56:	2300      	movs	r3, #0
 8002b58:	607b      	str	r3, [r7, #4]

  if (I2C2InitCounter > 0)
 8002b5a:	4b0f      	ldr	r3, [pc, #60]	; (8002b98 <BSP_I2C2_DeInit+0x48>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d014      	beq.n	8002b8c <BSP_I2C2_DeInit+0x3c>
  {
    if (--I2C2InitCounter == 0)
 8002b62:	4b0d      	ldr	r3, [pc, #52]	; (8002b98 <BSP_I2C2_DeInit+0x48>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	3b01      	subs	r3, #1
 8002b68:	4a0b      	ldr	r2, [pc, #44]	; (8002b98 <BSP_I2C2_DeInit+0x48>)
 8002b6a:	6013      	str	r3, [r2, #0]
 8002b6c:	4b0a      	ldr	r3, [pc, #40]	; (8002b98 <BSP_I2C2_DeInit+0x48>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d10b      	bne.n	8002b8c <BSP_I2C2_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C2_MspDeInit(&hi2c2);
 8002b74:	4809      	ldr	r0, [pc, #36]	; (8002b9c <BSP_I2C2_DeInit+0x4c>)
 8002b76:	f000 f923 	bl	8002dc0 <I2C2_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c2) != HAL_OK)
 8002b7a:	4808      	ldr	r0, [pc, #32]	; (8002b9c <BSP_I2C2_DeInit+0x4c>)
 8002b7c:	f003 f98d 	bl	8005e9a <HAL_I2C_DeInit>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d002      	beq.n	8002b8c <BSP_I2C2_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 8002b86:	f06f 0307 	mvn.w	r3, #7
 8002b8a:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 8002b8c:	687b      	ldr	r3, [r7, #4]
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3708      	adds	r7, #8
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	200005c8 	.word	0x200005c8
 8002b9c:	20000574 	.word	0x20000574

08002ba0 <BSP_I2C2_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b08a      	sub	sp, #40	; 0x28
 8002ba4:	af04      	add	r7, sp, #16
 8002ba6:	60ba      	str	r2, [r7, #8]
 8002ba8:	461a      	mov	r2, r3
 8002baa:	4603      	mov	r3, r0
 8002bac:	81fb      	strh	r3, [r7, #14]
 8002bae:	460b      	mov	r3, r1
 8002bb0:	81bb      	strh	r3, [r7, #12]
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c2, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8002bba:	89ba      	ldrh	r2, [r7, #12]
 8002bbc:	89f9      	ldrh	r1, [r7, #14]
 8002bbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bc2:	9302      	str	r3, [sp, #8]
 8002bc4:	88fb      	ldrh	r3, [r7, #6]
 8002bc6:	9301      	str	r3, [sp, #4]
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	9300      	str	r3, [sp, #0]
 8002bcc:	2301      	movs	r3, #1
 8002bce:	480c      	ldr	r0, [pc, #48]	; (8002c00 <BSP_I2C2_WriteReg+0x60>)
 8002bd0:	f003 fb7c 	bl	80062cc <HAL_I2C_Mem_Write>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00c      	beq.n	8002bf4 <BSP_I2C2_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8002bda:	4809      	ldr	r0, [pc, #36]	; (8002c00 <BSP_I2C2_WriteReg+0x60>)
 8002bdc:	f003 feb9 	bl	8006952 <HAL_I2C_GetError>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d103      	bne.n	8002bee <BSP_I2C2_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002be6:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8002bea:	617b      	str	r3, [r7, #20]
 8002bec:	e002      	b.n	8002bf4 <BSP_I2C2_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8002bee:	f06f 0303 	mvn.w	r3, #3
 8002bf2:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8002bf4:	697b      	ldr	r3, [r7, #20]
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3718      	adds	r7, #24
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	20000574 	.word	0x20000574

08002c04 <BSP_I2C2_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b08a      	sub	sp, #40	; 0x28
 8002c08:	af04      	add	r7, sp, #16
 8002c0a:	60ba      	str	r2, [r7, #8]
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4603      	mov	r3, r0
 8002c10:	81fb      	strh	r3, [r7, #14]
 8002c12:	460b      	mov	r3, r1
 8002c14:	81bb      	strh	r3, [r7, #12]
 8002c16:	4613      	mov	r3, r2
 8002c18:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c2, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8002c1e:	89ba      	ldrh	r2, [r7, #12]
 8002c20:	89f9      	ldrh	r1, [r7, #14]
 8002c22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c26:	9302      	str	r3, [sp, #8]
 8002c28:	88fb      	ldrh	r3, [r7, #6]
 8002c2a:	9301      	str	r3, [sp, #4]
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	2301      	movs	r3, #1
 8002c32:	480c      	ldr	r0, [pc, #48]	; (8002c64 <BSP_I2C2_ReadReg+0x60>)
 8002c34:	f003 fc5e 	bl	80064f4 <HAL_I2C_Mem_Read>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00c      	beq.n	8002c58 <BSP_I2C2_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8002c3e:	4809      	ldr	r0, [pc, #36]	; (8002c64 <BSP_I2C2_ReadReg+0x60>)
 8002c40:	f003 fe87 	bl	8006952 <HAL_I2C_GetError>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b04      	cmp	r3, #4
 8002c48:	d103      	bne.n	8002c52 <BSP_I2C2_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002c4a:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8002c4e:	617b      	str	r3, [r7, #20]
 8002c50:	e002      	b.n	8002c58 <BSP_I2C2_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002c52:	f06f 0303 	mvn.w	r3, #3
 8002c56:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8002c58:	697b      	ldr	r3, [r7, #20]
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3718      	adds	r7, #24
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	20000574 	.word	0x20000574

08002c68 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8002c6c:	f002 fbbc 	bl	80053e8 <HAL_GetTick>
 8002c70:	4603      	mov	r3, r0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	bd80      	pop	{r7, pc}
	...

08002c78 <MX_I2C2_Init>:

/* I2C2 init function */

__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef* hi2c)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002c80:	2300      	movs	r3, #0
 8002c82:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C2;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	4a1c      	ldr	r2, [pc, #112]	; (8002cf8 <MX_I2C2_Init+0x80>)
 8002c88:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x307075B1;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a1b      	ldr	r2, [pc, #108]	; (8002cfc <MX_I2C2_Init+0x84>)
 8002c8e:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f003 f85e 	bl	8005d7c <HAL_I2C_Init>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <MX_I2C2_Init+0x52>
  {
    ret = HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002cca:	2100      	movs	r1, #0
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f004 f96d 	bl	8006fac <HAL_I2CEx_ConfigAnalogFilter>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <MX_I2C2_Init+0x64>
  {
    ret = HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 8002cdc:	2100      	movs	r1, #0
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f004 f9af 	bl	8007042 <HAL_I2CEx_ConfigDigitalFilter>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <MX_I2C2_Init+0x76>
  {
    ret = HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3710      	adds	r7, #16
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40005800 	.word	0x40005800
 8002cfc:	307075b1 	.word	0x307075b1

08002d00 <I2C2_MspInit>:

static void I2C2_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b0ae      	sub	sp, #184	; 0xb8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d08:	f107 0310 	add.w	r3, r7, #16
 8002d0c:	2294      	movs	r2, #148	; 0x94
 8002d0e:	2100      	movs	r1, #0
 8002d10:	4618      	mov	r0, r3
 8002d12:	f013 fb57 	bl	80163c4 <memset>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002d16:	2380      	movs	r3, #128	; 0x80
 8002d18:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	66bb      	str	r3, [r7, #104]	; 0x68
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8002d1e:	f107 0310 	add.w	r3, r7, #16
 8002d22:	4618      	mov	r0, r3
 8002d24:	f006 fb7c 	bl	8009420 <HAL_RCCEx_PeriphCLKConfig>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d28:	4b23      	ldr	r3, [pc, #140]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d2c:	4a22      	ldr	r2, [pc, #136]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d2e:	f043 0302 	orr.w	r3, r3, #2
 8002d32:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d34:	4b20      	ldr	r3, [pc, #128]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	60fb      	str	r3, [r7, #12]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C2_SCL_GPIO_PIN;
 8002d40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d44:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d48:	2312      	movs	r3, #18
 8002d4a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d54:	2303      	movs	r3, #3
 8002d56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = BUS_I2C2_SCL_GPIO_AF;
 8002d5a:	2304      	movs	r3, #4
 8002d5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &GPIO_InitStruct);
 8002d60:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002d64:	4619      	mov	r1, r3
 8002d66:	4815      	ldr	r0, [pc, #84]	; (8002dbc <I2C2_MspInit+0xbc>)
 8002d68:	f002 fd3a 	bl	80057e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C2_SDA_GPIO_PIN;
 8002d6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002d70:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d74:	2312      	movs	r3, #18
 8002d76:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d80:	2303      	movs	r3, #3
 8002d82:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = BUS_I2C2_SDA_GPIO_AF;
 8002d86:	2304      	movs	r3, #4
 8002d88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &GPIO_InitStruct);
 8002d8c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002d90:	4619      	mov	r1, r3
 8002d92:	480a      	ldr	r0, [pc, #40]	; (8002dbc <I2C2_MspInit+0xbc>)
 8002d94:	f002 fd24 	bl	80057e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002d98:	4b07      	ldr	r3, [pc, #28]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d9c:	4a06      	ldr	r2, [pc, #24]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d9e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002da2:	6593      	str	r3, [r2, #88]	; 0x58
 8002da4:	4b04      	ldr	r3, [pc, #16]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002da6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002da8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dac:	60bb      	str	r3, [r7, #8]
 8002dae:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
}
 8002db0:	bf00      	nop
 8002db2:	37b8      	adds	r7, #184	; 0xb8
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	48000400 	.word	0x48000400

08002dc0 <I2C2_MspDeInit>:

static void I2C2_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8002dc8:	4b09      	ldr	r3, [pc, #36]	; (8002df0 <I2C2_MspDeInit+0x30>)
 8002dca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dcc:	4a08      	ldr	r2, [pc, #32]	; (8002df0 <I2C2_MspDeInit+0x30>)
 8002dce:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002dd2:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C2_SCL_GPIO_PORT, BUS_I2C2_SCL_GPIO_PIN);
 8002dd4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002dd8:	4806      	ldr	r0, [pc, #24]	; (8002df4 <I2C2_MspDeInit+0x34>)
 8002dda:	f002 fe93 	bl	8005b04 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C2_SDA_GPIO_PORT, BUS_I2C2_SDA_GPIO_PIN);
 8002dde:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002de2:	4804      	ldr	r0, [pc, #16]	; (8002df4 <I2C2_MspDeInit+0x34>)
 8002de4:	f002 fe8e 	bl	8005b04 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
}
 8002de8:	bf00      	nop
 8002dea:	3708      	adds	r7, #8
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	40021000 	.word	0x40021000
 8002df4:	48000400 	.word	0x48000400

08002df8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002df8:	b5b0      	push	{r4, r5, r7, lr}
 8002dfa:	f6ad 7d08 	subw	sp, sp, #3848	; 0xf08
 8002dfe:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	FRESULT res; /* FatFs function common result code */
	UINT byteswritten, bytesread; /* File write/read counts */
	uint8_t wtext[50] = "STM32 FATFS works great!"; /* File write buffer. */
 8002e00:	4bcb      	ldr	r3, [pc, #812]	; (8003130 <main+0x338>)
 8002e02:	f507 6465 	add.w	r4, r7, #3664	; 0xe50
 8002e06:	461d      	mov	r5, r3
 8002e08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e0c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002e10:	c403      	stmia	r4!, {r0, r1}
 8002e12:	7022      	strb	r2, [r4, #0]
 8002e14:	f607 6369 	addw	r3, r7, #3689	; 0xe69
 8002e18:	2200      	movs	r2, #0
 8002e1a:	601a      	str	r2, [r3, #0]
 8002e1c:	605a      	str	r2, [r3, #4]
 8002e1e:	609a      	str	r2, [r3, #8]
 8002e20:	60da      	str	r2, [r3, #12]
 8002e22:	611a      	str	r2, [r3, #16]
 8002e24:	615a      	str	r2, [r3, #20]
 8002e26:	761a      	strb	r2, [r3, #24]
	uint8_t UART2_RxBuffer[272];

	// For USB Transmission
	USBD_HandleTypeDef hUsbDeviceFS;
	uint8_t USB_Tx_STATUS;
	uint8_t *data = "Hello!\n";
 8002e28:	4bc2      	ldr	r3, [pc, #776]	; (8003134 <main+0x33c>)
 8002e2a:	f8c7 3ef0 	str.w	r3, [r7, #3824]	; 0xef0

	uint8_t USB_TxBuffer_FS;
	uint32_t USB_TxBuffer_Length = 1000;
 8002e2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e32:	f8c7 3eec 	str.w	r3, [r7, #3820]	; 0xeec
	GPS myData;

	int8_t rslt;
	uint16_t settings_sel;
	struct bmp3_dev dev;
	struct bmp3_data bmpdata = { 0 };
 8002e36:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002e3a:	f6a3 5388 	subw	r3, r3, #3464	; 0xd88
 8002e3e:	461a      	mov	r2, r3
 8002e40:	2300      	movs	r3, #0
 8002e42:	6013      	str	r3, [r2, #0]
 8002e44:	6053      	str	r3, [r2, #4]
 8002e46:	6093      	str	r3, [r2, #8]
 8002e48:	60d3      	str	r3, [r2, #12]
	struct bmp3_settings settings = { 0 };
 8002e4a:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002e4e:	f6a3 5398 	subw	r3, r3, #3480	; 0xd98
 8002e52:	2200      	movs	r2, #0
 8002e54:	601a      	str	r2, [r3, #0]
 8002e56:	605a      	str	r2, [r3, #4]
 8002e58:	609a      	str	r2, [r3, #8]
 8002e5a:	731a      	strb	r2, [r3, #12]
	struct bmp3_status status = { { 0 } };
 8002e5c:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002e60:	f6a3 53a4 	subw	r3, r3, #3492	; 0xda4
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	811a      	strh	r2, [r3, #8]
	uint8_t TempBuffer[25] = {0};
 8002e6c:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002e70:	f5a3 635c 	sub.w	r3, r3, #3520	; 0xdc0
 8002e74:	2200      	movs	r2, #0
 8002e76:	601a      	str	r2, [r3, #0]
 8002e78:	3304      	adds	r3, #4
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	601a      	str	r2, [r3, #0]
 8002e7e:	605a      	str	r2, [r3, #4]
 8002e80:	609a      	str	r2, [r3, #8]
 8002e82:	60da      	str	r2, [r3, #12]
 8002e84:	611a      	str	r2, [r3, #16]
 8002e86:	751a      	strb	r2, [r3, #20]
	uint8_t PresBuffer[25] = {0};
 8002e88:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002e8c:	f6a3 53dc 	subw	r3, r3, #3548	; 0xddc
 8002e90:	2200      	movs	r2, #0
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	3304      	adds	r3, #4
 8002e96:	2200      	movs	r2, #0
 8002e98:	601a      	str	r2, [r3, #0]
 8002e9a:	605a      	str	r2, [r3, #4]
 8002e9c:	609a      	str	r2, [r3, #8]
 8002e9e:	60da      	str	r2, [r3, #12]
 8002ea0:	611a      	str	r2, [r3, #16]
 8002ea2:	751a      	strb	r2, [r3, #20]

	//test
	HAL_StatusTypeDef i2c2status;
	uint8_t hello[7] = "Hello!\n";
 8002ea4:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002ea8:	f6a3 53e4 	subw	r3, r3, #3556	; 0xde4
 8002eac:	4aa2      	ldr	r2, [pc, #648]	; (8003138 <main+0x340>)
 8002eae:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002eb2:	6018      	str	r0, [r3, #0]
 8002eb4:	3304      	adds	r3, #4
 8002eb6:	8019      	strh	r1, [r3, #0]
 8002eb8:	3302      	adds	r3, #2
 8002eba:	0c0a      	lsrs	r2, r1, #16
 8002ebc:	701a      	strb	r2, [r3, #0]
	uint8_t Buffer[25] = {0};
 8002ebe:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002ec2:	f5a3 6360 	sub.w	r3, r3, #3584	; 0xe00
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	601a      	str	r2, [r3, #0]
 8002eca:	3304      	adds	r3, #4
 8002ecc:	2200      	movs	r2, #0
 8002ece:	601a      	str	r2, [r3, #0]
 8002ed0:	605a      	str	r2, [r3, #4]
 8002ed2:	609a      	str	r2, [r3, #8]
 8002ed4:	60da      	str	r2, [r3, #12]
 8002ed6:	611a      	str	r2, [r3, #16]
 8002ed8:	751a      	strb	r2, [r3, #20]
	uint8_t Space[] = " - ";
 8002eda:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002ede:	f6a3 6304 	subw	r3, r3, #3588	; 0xe04
 8002ee2:	4a96      	ldr	r2, [pc, #600]	; (800313c <main+0x344>)
 8002ee4:	601a      	str	r2, [r3, #0]
	// LSM6DSO_Object_t
	LSM6DSO_Object_t AccObj;

	// Acceleration data for LSM
	volatile LSM6DSO_Axes_t Acceleration;
	volatile uint8_t AccelerationBuffer[40] = {0};
 8002ee6:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002eea:	f5a3 6367 	sub.w	r3, r3, #3696	; 0xe70
 8002eee:	2200      	movs	r2, #0
 8002ef0:	601a      	str	r2, [r3, #0]
 8002ef2:	3304      	adds	r3, #4
 8002ef4:	2224      	movs	r2, #36	; 0x24
 8002ef6:	2100      	movs	r1, #0
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f013 fa63 	bl	80163c4 <memset>
	volatile LSM6DSO_Axes_t AngularVelocity;
	volatile uint8_t AngularVelocityBuffer[40] = {0};
 8002efe:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002f02:	f6a3 63a4 	subw	r3, r3, #3748	; 0xea4
 8002f06:	2200      	movs	r2, #0
 8002f08:	601a      	str	r2, [r3, #0]
 8002f0a:	3304      	adds	r3, #4
 8002f0c:	2224      	movs	r2, #36	; 0x24
 8002f0e:	2100      	movs	r1, #0
 8002f10:	4618      	mov	r0, r3
 8002f12:	f013 fa57 	bl	80163c4 <memset>
	int32_t AccError;
	int32_t AVError;
	uint8_t GyroErrBuff[25] = {0};
 8002f16:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002f1a:	f5a3 636c 	sub.w	r3, r3, #3776	; 0xec0
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]
 8002f22:	3304      	adds	r3, #4
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	605a      	str	r2, [r3, #4]
 8002f2a:	609a      	str	r2, [r3, #8]
 8002f2c:	60da      	str	r2, [r3, #12]
 8002f2e:	611a      	str	r2, [r3, #16]
 8002f30:	751a      	strb	r2, [r3, #20]

	int32_t errcode;
	double SystemTime;
	SystemTime = 0;
 8002f32:	f04f 0200 	mov.w	r2, #0
 8002f36:	f04f 0300 	mov.w	r3, #0
 8002f3a:	f607 61f8 	addw	r1, r7, #3832	; 0xef8
 8002f3e:	e9c1 2300 	strd	r2, r3, [r1]
	uint8_t SystemTimeBuffer[25] = {0};
 8002f42:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002f46:	f6a3 63dc 	subw	r3, r3, #3804	; 0xedc
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	601a      	str	r2, [r3, #0]
 8002f4e:	3304      	adds	r3, #4
 8002f50:	2200      	movs	r2, #0
 8002f52:	601a      	str	r2, [r3, #0]
 8002f54:	605a      	str	r2, [r3, #4]
 8002f56:	609a      	str	r2, [r3, #8]
 8002f58:	60da      	str	r2, [r3, #12]
 8002f5a:	611a      	str	r2, [r3, #16]
 8002f5c:	751a      	strb	r2, [r3, #20]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f5e:	f002 f9db 	bl	8005318 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f62:	f000 fc41 	bl	80037e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f66:	f000 fe59 	bl	8003c1c <MX_GPIO_Init>
  MX_I2C1_Init();
 8002f6a:	f000 fca3 	bl	80038b4 <MX_I2C1_Init>
  MX_SDMMC1_SD_Init();
 8002f6e:	f000 fce1 	bl	8003934 <MX_SDMMC1_SD_Init>
  MX_SPI1_Init();
 8002f72:	f000 fd01 	bl	8003978 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002f76:	f000 fdb3 	bl	8003ae0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002f7a:	f000 fdff 	bl	8003b7c <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8002f7e:	f00d fea1 	bl	8010cc4 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8002f82:	f012 fbfb 	bl	801577c <MX_USB_DEVICE_Init>
  MX_TIM17_Init();
 8002f86:	f000 fd35 	bl	80039f4 <MX_TIM17_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8002f8a:	f000 fc7f 	bl	800388c <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_MspInit();
 8002f8e:	f000 ff1f 	bl	8003dd0 <HAL_MspInit>
  BSP_I2C2_Init();
 8002f92:	f7ff fd9f 	bl	8002ad4 <BSP_I2C2_Init>
  HAL_UART_MspInit(&huart1);
 8002f96:	486a      	ldr	r0, [pc, #424]	; (8003140 <main+0x348>)
 8002f98:	f001 f8a4 	bl	80040e4 <HAL_UART_MspInit>
  HAL_UART_MspInit(&huart2);
 8002f9c:	4869      	ldr	r0, [pc, #420]	; (8003144 <main+0x34c>)
 8002f9e:	f001 f8a1 	bl	80040e4 <HAL_UART_MspInit>

	LSM6DSO_IO_t IO;
	IO.Init = BSP_I2C2_Init;
 8002fa2:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002fa6:	f6a3 63fc 	subw	r3, r3, #3836	; 0xefc
 8002faa:	4a67      	ldr	r2, [pc, #412]	; (8003148 <main+0x350>)
 8002fac:	601a      	str	r2, [r3, #0]
	IO.DeInit = BSP_I2C2_DeInit;
 8002fae:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002fb2:	f6a3 63fc 	subw	r3, r3, #3836	; 0xefc
 8002fb6:	4a65      	ldr	r2, [pc, #404]	; (800314c <main+0x354>)
 8002fb8:	605a      	str	r2, [r3, #4]
	IO.BusType = 0;
 8002fba:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002fbe:	f6a3 63fc 	subw	r3, r3, #3836	; 0xefc
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	609a      	str	r2, [r3, #8]
	IO.Address = LSM6DSO_I2C_ADD_L;
 8002fc6:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002fca:	f6a3 63fc 	subw	r3, r3, #3836	; 0xefc
 8002fce:	22d5      	movs	r2, #213	; 0xd5
 8002fd0:	731a      	strb	r2, [r3, #12]
	IO.WriteReg = BSP_I2C2_WriteReg;
 8002fd2:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002fd6:	f6a3 63fc 	subw	r3, r3, #3836	; 0xefc
 8002fda:	4a5d      	ldr	r2, [pc, #372]	; (8003150 <main+0x358>)
 8002fdc:	611a      	str	r2, [r3, #16]
	IO.ReadReg = BSP_I2C2_ReadReg;
 8002fde:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002fe2:	f6a3 63fc 	subw	r3, r3, #3836	; 0xefc
 8002fe6:	4a5b      	ldr	r2, [pc, #364]	; (8003154 <main+0x35c>)
 8002fe8:	615a      	str	r2, [r3, #20]
	IO.GetTick = BSP_GetTick;
 8002fea:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002fee:	f6a3 63fc 	subw	r3, r3, #3836	; 0xefc
 8002ff2:	4a59      	ldr	r2, [pc, #356]	; (8003158 <main+0x360>)
 8002ff4:	619a      	str	r2, [r3, #24]
	IO.Delay = HAL_Delay;
 8002ff6:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8002ffa:	f6a3 63fc 	subw	r3, r3, #3836	; 0xefc
 8002ffe:	4a57      	ldr	r2, [pc, #348]	; (800315c <main+0x364>)
 8003000:	61da      	str	r2, [r3, #28]
  // Setting up LSM6DSO
  LSM6DSO_RegisterBusIO(&AccObj, &IO);
 8003002:	1d3a      	adds	r2, r7, #4
 8003004:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003008:	4611      	mov	r1, r2
 800300a:	4618      	mov	r0, r3
 800300c:	f001 f9fa 	bl	8004404 <LSM6DSO_RegisterBusIO>
  errcode = LSM6DSO_Init(&AccObj);
 8003010:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003014:	4618      	mov	r0, r3
 8003016:	f001 fa5f 	bl	80044d8 <LSM6DSO_Init>
 800301a:	f8c7 0ee8 	str.w	r0, [r7, #3816]	; 0xee8

  if (errcode == 0) {while (CDC_Transmit_FS ("GYRO OK!\n", 9) == USBD_BUSY);}
 800301e:	f8d7 3ee8 	ldr.w	r3, [r7, #3816]	; 0xee8
 8003022:	2b00      	cmp	r3, #0
 8003024:	d108      	bne.n	8003038 <main+0x240>
 8003026:	bf00      	nop
 8003028:	2109      	movs	r1, #9
 800302a:	484d      	ldr	r0, [pc, #308]	; (8003160 <main+0x368>)
 800302c:	f012 fc64 	bl	80158f8 <CDC_Transmit_FS>
 8003030:	4603      	mov	r3, r0
 8003032:	2b01      	cmp	r3, #1
 8003034:	d0f8      	beq.n	8003028 <main+0x230>
 8003036:	e007      	b.n	8003048 <main+0x250>
  else {while (CDC_Transmit_FS ("GYRO NOT OK!\n", 13) == USBD_BUSY);}
 8003038:	bf00      	nop
 800303a:	210d      	movs	r1, #13
 800303c:	4849      	ldr	r0, [pc, #292]	; (8003164 <main+0x36c>)
 800303e:	f012 fc5b 	bl	80158f8 <CDC_Transmit_FS>
 8003042:	4603      	mov	r3, r0
 8003044:	2b01      	cmp	r3, #1
 8003046:	d0f8      	beq.n	800303a <main+0x242>

	// Enabling translational and angular acceleration measurements
	LSM6DSO_ACC_Enable(&AccObj);
 8003048:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800304c:	4618      	mov	r0, r3
 800304e:	f001 fab8 	bl	80045c2 <LSM6DSO_ACC_Enable>
	LSM6DSO_GYRO_Enable(&AccObj);
 8003052:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003056:	4618      	mov	r0, r3
 8003058:	f001 fb75 	bl	8004746 <LSM6DSO_GYRO_Enable>

	/* Interface reference is given as a parameter
	 *         For I2C : BMP3_I2C_INTF
	 *         For SPI : BMP3_SPI_INTF
	 */
	rslt = bmp3_interface_init(&dev, BMP3_I2C_INTF);
 800305c:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8003060:	2101      	movs	r1, #1
 8003062:	4618      	mov	r0, r3
 8003064:	f7ff fc8c 	bl	8002980 <bmp3_interface_init>
 8003068:	4603      	mov	r3, r0
 800306a:	f887 3ee7 	strb.w	r3, [r7, #3815]	; 0xee7
	bmp3_check_rslt("bmp3_interface_init", rslt);
 800306e:	f997 3ee7 	ldrsb.w	r3, [r7, #3815]	; 0xee7
 8003072:	4619      	mov	r1, r3
 8003074:	483c      	ldr	r0, [pc, #240]	; (8003168 <main+0x370>)
 8003076:	f7ff fc23 	bl	80028c0 <bmp3_check_rslt>

	rslt = bmp3_init(&dev);
 800307a:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800307e:	4618      	mov	r0, r3
 8003080:	f7fd ff7c 	bl	8000f7c <bmp3_init>
 8003084:	4603      	mov	r3, r0
 8003086:	f887 3ee7 	strb.w	r3, [r7, #3815]	; 0xee7
	bmp3_check_rslt("bmp3_init", rslt);
 800308a:	f997 3ee7 	ldrsb.w	r3, [r7, #3815]	; 0xee7
 800308e:	4619      	mov	r1, r3
 8003090:	4836      	ldr	r0, [pc, #216]	; (800316c <main+0x374>)
 8003092:	f7ff fc15 	bl	80028c0 <bmp3_check_rslt>

	settings.int_settings.drdy_en = BMP3_DISABLE;
 8003096:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 800309a:	f6a3 5398 	subw	r3, r3, #3480	; 0xd98
 800309e:	2200      	movs	r2, #0
 80030a0:	729a      	strb	r2, [r3, #10]
	settings.int_settings.latch = BMP3_ENABLE;
 80030a2:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 80030a6:	f6a3 5398 	subw	r3, r3, #3480	; 0xd98
 80030aa:	2201      	movs	r2, #1
 80030ac:	725a      	strb	r2, [r3, #9]
	settings.press_en = BMP3_ENABLE;
 80030ae:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 80030b2:	f6a3 5398 	subw	r3, r3, #3480	; 0xd98
 80030b6:	2201      	movs	r2, #1
 80030b8:	705a      	strb	r2, [r3, #1]
	settings.temp_en = BMP3_ENABLE;
 80030ba:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 80030be:	f6a3 5398 	subw	r3, r3, #3480	; 0xd98
 80030c2:	2201      	movs	r2, #1
 80030c4:	709a      	strb	r2, [r3, #2]

	settings.odr_filter.press_os = BMP3_OVERSAMPLING_4X;
 80030c6:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 80030ca:	f6a3 5398 	subw	r3, r3, #3480	; 0xd98
 80030ce:	2202      	movs	r2, #2
 80030d0:	70da      	strb	r2, [r3, #3]
	settings.odr_filter.temp_os = BMP3_NO_OVERSAMPLING;
 80030d2:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 80030d6:	f6a3 5398 	subw	r3, r3, #3480	; 0xd98
 80030da:	2200      	movs	r2, #0
 80030dc:	711a      	strb	r2, [r3, #4]
	settings.odr_filter.odr = BMP3_ODR_100_HZ;
 80030de:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 80030e2:	f6a3 5398 	subw	r3, r3, #3480	; 0xd98
 80030e6:	2201      	movs	r2, #1
 80030e8:	719a      	strb	r2, [r3, #6]

	settings_sel = BMP3_SEL_PRESS_EN | BMP3_SEL_TEMP_EN | BMP3_SEL_PRESS_OS | BMP3_SEL_TEMP_OS | BMP3_SEL_ODR |
 80030ea:	23be      	movs	r3, #190	; 0xbe
 80030ec:	f8a7 3ee4 	strh.w	r3, [r7, #3812]	; 0xee4
				   BMP3_SEL_DRDY_EN;

	rslt = bmp3_set_sensor_settings(settings_sel, &settings, &dev);
 80030f0:	f8b7 3ee4 	ldrh.w	r3, [r7, #3812]	; 0xee4
 80030f4:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 80030f8:	f507 71b4 	add.w	r1, r7, #360	; 0x168
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7fe f8a5 	bl	800124c <bmp3_set_sensor_settings>
 8003102:	4603      	mov	r3, r0
 8003104:	f887 3ee7 	strb.w	r3, [r7, #3815]	; 0xee7
	bmp3_check_rslt("bmp3_set_sensor_settings", rslt);
 8003108:	f997 3ee7 	ldrsb.w	r3, [r7, #3815]	; 0xee7
 800310c:	4619      	mov	r1, r3
 800310e:	4818      	ldr	r0, [pc, #96]	; (8003170 <main+0x378>)
 8003110:	f7ff fbd6 	bl	80028c0 <bmp3_check_rslt>

	if (rslt == 0) {while (CDC_Transmit_FS ("BMP OK!\n", 8) == USBD_BUSY);}
 8003114:	f997 3ee7 	ldrsb.w	r3, [r7, #3815]	; 0xee7
 8003118:	2b00      	cmp	r3, #0
 800311a:	d12d      	bne.n	8003178 <main+0x380>
 800311c:	bf00      	nop
 800311e:	2108      	movs	r1, #8
 8003120:	4814      	ldr	r0, [pc, #80]	; (8003174 <main+0x37c>)
 8003122:	f012 fbe9 	bl	80158f8 <CDC_Transmit_FS>
 8003126:	4603      	mov	r3, r0
 8003128:	2b01      	cmp	r3, #1
 800312a:	d0f8      	beq.n	800311e <main+0x326>
 800312c:	e02c      	b.n	8003188 <main+0x390>
 800312e:	bf00      	nop
 8003130:	08019510 	.word	0x08019510
 8003134:	0801938c 	.word	0x0801938c
 8003138:	08019544 	.word	0x08019544
 800313c:	00202d20 	.word	0x00202d20
 8003140:	20000750 	.word	0x20000750
 8003144:	200007e0 	.word	0x200007e0
 8003148:	08002ad5 	.word	0x08002ad5
 800314c:	08002b51 	.word	0x08002b51
 8003150:	08002ba1 	.word	0x08002ba1
 8003154:	08002c05 	.word	0x08002c05
 8003158:	08002c69 	.word	0x08002c69
 800315c:	08005401 	.word	0x08005401
 8003160:	08019394 	.word	0x08019394
 8003164:	080193a0 	.word	0x080193a0
 8003168:	080193b0 	.word	0x080193b0
 800316c:	080193c4 	.word	0x080193c4
 8003170:	080193d0 	.word	0x080193d0
 8003174:	080193ec 	.word	0x080193ec
	else {while (CDC_Transmit_FS ("BMP NOT OK!\n", 12) == USBD_BUSY);}
 8003178:	bf00      	nop
 800317a:	210c      	movs	r1, #12
 800317c:	4891      	ldr	r0, [pc, #580]	; (80033c4 <main+0x5cc>)
 800317e:	f012 fbbb 	bl	80158f8 <CDC_Transmit_FS>
 8003182:	4603      	mov	r3, r0
 8003184:	2b01      	cmp	r3, #1
 8003186:	d0f8      	beq.n	800317a <main+0x382>
	bmp3_check_rslt("bmp3_set_op_mode", rslt);*/

	volatile unsigned tmp;

	// Setting the buffer for UART2 data reading
	gps_rxBuffer = gps_rxBuffer1;
 8003188:	4b8f      	ldr	r3, [pc, #572]	; (80033c8 <main+0x5d0>)
 800318a:	4a90      	ldr	r2, [pc, #576]	; (80033cc <main+0x5d4>)
 800318c:	601a      	str	r2, [r3, #0]
	ATOMIC_SET_BIT(huart2.Instance->CR1, USART_CR1_UE);
 800318e:	4b90      	ldr	r3, [pc, #576]	; (80033d0 <main+0x5d8>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f8c7 3eb8 	str.w	r3, [r7, #3768]	; 0xeb8
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003196:	f8d7 3eb8 	ldr.w	r3, [r7, #3768]	; 0xeb8
 800319a:	e853 3f00 	ldrex	r3, [r3]
 800319e:	f8c7 3eb4 	str.w	r3, [r7, #3764]	; 0xeb4
   return(result);
 80031a2:	f8d7 3eb4 	ldr.w	r3, [r7, #3764]	; 0xeb4
 80031a6:	f043 0301 	orr.w	r3, r3, #1
 80031aa:	f8c7 3ee0 	str.w	r3, [r7, #3808]	; 0xee0
 80031ae:	4b88      	ldr	r3, [pc, #544]	; (80033d0 <main+0x5d8>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	461a      	mov	r2, r3
 80031b4:	f8d7 3ee0 	ldr.w	r3, [r7, #3808]	; 0xee0
 80031b8:	f8c7 3ec4 	str.w	r3, [r7, #3780]	; 0xec4
 80031bc:	f8c7 2ec0 	str.w	r2, [r7, #3776]	; 0xec0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031c0:	f8d7 1ec0 	ldr.w	r1, [r7, #3776]	; 0xec0
 80031c4:	f8d7 2ec4 	ldr.w	r2, [r7, #3780]	; 0xec4
 80031c8:	e841 2300 	strex	r3, r2, [r1]
 80031cc:	f8c7 3ebc 	str.w	r3, [r7, #3772]	; 0xebc
   return(result);
 80031d0:	f8d7 3ebc 	ldr.w	r3, [r7, #3772]	; 0xebc
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d1da      	bne.n	800318e <main+0x396>
	ATOMIC_SET_BIT(huart2.Instance->CR1, USART_CR1_RE);
 80031d8:	4b7d      	ldr	r3, [pc, #500]	; (80033d0 <main+0x5d8>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f8c7 3ea4 	str.w	r3, [r7, #3748]	; 0xea4
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031e0:	f8d7 3ea4 	ldr.w	r3, [r7, #3748]	; 0xea4
 80031e4:	e853 3f00 	ldrex	r3, [r3]
 80031e8:	f8c7 3ea0 	str.w	r3, [r7, #3744]	; 0xea0
   return(result);
 80031ec:	f8d7 3ea0 	ldr.w	r3, [r7, #3744]	; 0xea0
 80031f0:	f043 0304 	orr.w	r3, r3, #4
 80031f4:	f8c7 3edc 	str.w	r3, [r7, #3804]	; 0xedc
 80031f8:	4b75      	ldr	r3, [pc, #468]	; (80033d0 <main+0x5d8>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	461a      	mov	r2, r3
 80031fe:	f8d7 3edc 	ldr.w	r3, [r7, #3804]	; 0xedc
 8003202:	f8c7 3eb0 	str.w	r3, [r7, #3760]	; 0xeb0
 8003206:	f8c7 2eac 	str.w	r2, [r7, #3756]	; 0xeac
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800320a:	f8d7 1eac 	ldr.w	r1, [r7, #3756]	; 0xeac
 800320e:	f8d7 2eb0 	ldr.w	r2, [r7, #3760]	; 0xeb0
 8003212:	e841 2300 	strex	r3, r2, [r1]
 8003216:	f8c7 3ea8 	str.w	r3, [r7, #3752]	; 0xea8
   return(result);
 800321a:	f8d7 3ea8 	ldr.w	r3, [r7, #3752]	; 0xea8
 800321e:	2b00      	cmp	r3, #0
 8003220:	d1da      	bne.n	80031d8 <main+0x3e0>
	ATOMIC_SET_BIT(huart2.Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003222:	4b6b      	ldr	r3, [pc, #428]	; (80033d0 <main+0x5d8>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f8c7 3e90 	str.w	r3, [r7, #3728]	; 0xe90
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800322a:	f8d7 3e90 	ldr.w	r3, [r7, #3728]	; 0xe90
 800322e:	e853 3f00 	ldrex	r3, [r3]
 8003232:	f8c7 3e8c 	str.w	r3, [r7, #3724]	; 0xe8c
   return(result);
 8003236:	f8d7 3e8c 	ldr.w	r3, [r7, #3724]	; 0xe8c
 800323a:	f043 0320 	orr.w	r3, r3, #32
 800323e:	f8c7 3ed8 	str.w	r3, [r7, #3800]	; 0xed8
 8003242:	4b63      	ldr	r3, [pc, #396]	; (80033d0 <main+0x5d8>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	461a      	mov	r2, r3
 8003248:	f8d7 3ed8 	ldr.w	r3, [r7, #3800]	; 0xed8
 800324c:	f8c7 3e9c 	str.w	r3, [r7, #3740]	; 0xe9c
 8003250:	f8c7 2e98 	str.w	r2, [r7, #3736]	; 0xe98
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003254:	f8d7 1e98 	ldr.w	r1, [r7, #3736]	; 0xe98
 8003258:	f8d7 2e9c 	ldr.w	r2, [r7, #3740]	; 0xe9c
 800325c:	e841 2300 	strex	r3, r2, [r1]
 8003260:	f8c7 3e94 	str.w	r3, [r7, #3732]	; 0xe94
   return(result);
 8003264:	f8d7 3e94 	ldr.w	r3, [r7, #3732]	; 0xe94
 8003268:	2b00      	cmp	r3, #0
 800326a:	d1da      	bne.n	8003222 <main+0x42a>



	// If not FR_OK, mounting failed, else it was successful
	if(f_mount(&SDFatFS, (TCHAR const*)SDPath, 0) != FR_OK)
 800326c:	2200      	movs	r2, #0
 800326e:	4959      	ldr	r1, [pc, #356]	; (80033d4 <main+0x5dc>)
 8003270:	4859      	ldr	r0, [pc, #356]	; (80033d8 <main+0x5e0>)
 8003272:	f011 f89b 	bl	80143ac <f_mount>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d008      	beq.n	800328e <main+0x496>
		{
		while (CDC_Transmit_FS ("Mount failed!\n", 14) == USBD_BUSY);
 800327c:	bf00      	nop
 800327e:	210e      	movs	r1, #14
 8003280:	4856      	ldr	r0, [pc, #344]	; (80033dc <main+0x5e4>)
 8003282:	f012 fb39 	bl	80158f8 <CDC_Transmit_FS>
 8003286:	4603      	mov	r3, r0
 8003288:	2b01      	cmp	r3, #1
 800328a:	d0f8      	beq.n	800327e <main+0x486>
 800328c:	e062      	b.n	8003354 <main+0x55c>
		}
	// here f_mount == FR_OK -> mounting was a success
	else
		{
		// f_mkfs
		if(f_mkfs((TCHAR const*)SDPath, FM_ANY, 0, rtext, sizeof(rtext)) != FR_OK)
 800328e:	f507 63ca 	add.w	r3, r7, #1616	; 0x650
 8003292:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003296:	9200      	str	r2, [sp, #0]
 8003298:	2200      	movs	r2, #0
 800329a:	2107      	movs	r1, #7
 800329c:	484d      	ldr	r0, [pc, #308]	; (80033d4 <main+0x5dc>)
 800329e:	f011 fde5 	bl	8014e6c <f_mkfs>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d00b      	beq.n	80032c0 <main+0x4c8>
			{
			while (CDC_Transmit_FS ("MKFS failed!\n", 13) == USBD_BUSY);
 80032a8:	bf00      	nop
 80032aa:	210d      	movs	r1, #13
 80032ac:	484c      	ldr	r0, [pc, #304]	; (80033e0 <main+0x5e8>)
 80032ae:	f012 fb23 	bl	80158f8 <CDC_Transmit_FS>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d0f8      	beq.n	80032aa <main+0x4b2>
			hsd1.Init.ClockDiv = 0;
 80032b8:	4b4a      	ldr	r3, [pc, #296]	; (80033e4 <main+0x5ec>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	615a      	str	r2, [r3, #20]
 80032be:	e049      	b.n	8003354 <main+0x55c>
			}
		else
			{
			hsd1.Init.ClockDiv = 0;
 80032c0:	4b48      	ldr	r3, [pc, #288]	; (80033e4 <main+0x5ec>)
 80032c2:	2200      	movs	r2, #0
 80032c4:	615a      	str	r2, [r3, #20]
			// Open file for writing (Create)
			if(f_open(&SDFile, "STM32.TXT", FA_CREATE_ALWAYS | FA_WRITE) != FR_OK)
 80032c6:	220a      	movs	r2, #10
 80032c8:	4947      	ldr	r1, [pc, #284]	; (80033e8 <main+0x5f0>)
 80032ca:	4848      	ldr	r0, [pc, #288]	; (80033ec <main+0x5f4>)
 80032cc:	f011 f8b4 	bl	8014438 <f_open>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d008      	beq.n	80032e8 <main+0x4f0>
				{
				while (CDC_Transmit_FS ("Open file failed!\n", 18) == USBD_BUSY);
 80032d6:	bf00      	nop
 80032d8:	2112      	movs	r1, #18
 80032da:	4845      	ldr	r0, [pc, #276]	; (80033f0 <main+0x5f8>)
 80032dc:	f012 fb0c 	bl	80158f8 <CDC_Transmit_FS>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d0f8      	beq.n	80032d8 <main+0x4e0>
 80032e6:	e035      	b.n	8003354 <main+0x55c>
				}
			else
				{

				// Write to the text file
				res = f_write(&SDFile, wtext, strlen((char *)wtext), (void *)&byteswritten);
 80032e8:	f507 6365 	add.w	r3, r7, #3664	; 0xe50
 80032ec:	4618      	mov	r0, r3
 80032ee:	f7fc ff87 	bl	8000200 <strlen>
 80032f2:	4602      	mov	r2, r0
 80032f4:	f607 6388 	addw	r3, r7, #3720	; 0xe88
 80032f8:	f507 6165 	add.w	r1, r7, #3664	; 0xe50
 80032fc:	483b      	ldr	r0, [pc, #236]	; (80033ec <main+0x5f4>)
 80032fe:	f011 fb98 	bl	8014a32 <f_write>
 8003302:	4603      	mov	r3, r0
 8003304:	f887 3ed7 	strb.w	r3, [r7, #3799]	; 0xed7
				f_read(&SDFile, &rtext, 100, &bytesread);
 8003308:	f607 6384 	addw	r3, r7, #3716	; 0xe84
 800330c:	f507 61ca 	add.w	r1, r7, #1616	; 0x650
 8003310:	2264      	movs	r2, #100	; 0x64
 8003312:	4836      	ldr	r0, [pc, #216]	; (80033ec <main+0x5f4>)
 8003314:	f011 fa4e 	bl	80147b4 <f_read>

				usberr = CDC_Transmit_FS(rtext,  sizeof(rtext));
 8003318:	f507 63ca 	add.w	r3, r7, #1616	; 0x650
 800331c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003320:	4618      	mov	r0, r3
 8003322:	f012 fae9 	bl	80158f8 <CDC_Transmit_FS>
 8003326:	4603      	mov	r3, r0
 8003328:	f887 3ed6 	strb.w	r3, [r7, #3798]	; 0xed6
				if((byteswritten == 0) || (res != FR_OK))
 800332c:	f8d7 3e88 	ldr.w	r3, [r7, #3720]	; 0xe88
 8003330:	2b00      	cmp	r3, #0
 8003332:	d003      	beq.n	800333c <main+0x544>
 8003334:	f897 3ed7 	ldrb.w	r3, [r7, #3799]	; 0xed7
 8003338:	2b00      	cmp	r3, #0
 800333a:	d008      	beq.n	800334e <main+0x556>
					{
					while (CDC_Transmit_FS ("Read/Write failed!\n", 19) == USBD_BUSY);
 800333c:	bf00      	nop
 800333e:	2113      	movs	r1, #19
 8003340:	482c      	ldr	r0, [pc, #176]	; (80033f4 <main+0x5fc>)
 8003342:	f012 fad9 	bl	80158f8 <CDC_Transmit_FS>
 8003346:	4603      	mov	r3, r0
 8003348:	2b01      	cmp	r3, #1
 800334a:	d0f8      	beq.n	800333e <main+0x546>
				if((byteswritten == 0) || (res != FR_OK))
 800334c:	e002      	b.n	8003354 <main+0x55c>
					}
				else
					{
					f_close(&SDFile);
 800334e:	4827      	ldr	r0, [pc, #156]	; (80033ec <main+0x5f4>)
 8003350:	f011 fd62 	bl	8014e18 <f_close>
					}

      			}
      		}
      	}
      	f_mount(&SDFatFS, (TCHAR const*)NULL, 0);
 8003354:	2200      	movs	r2, #0
 8003356:	2100      	movs	r1, #0
 8003358:	481f      	ldr	r0, [pc, #124]	; (80033d8 <main+0x5e0>)
 800335a:	f011 f827 	bl	80143ac <f_mount>



	HAL_TIM_Base_Start_IT(&htim17);
 800335e:	4826      	ldr	r0, [pc, #152]	; (80033f8 <main+0x600>)
 8003360:	f009 fae4 	bl	800c92c <HAL_TIM_Base_Start_IT>
	tick = 0;
 8003364:	4b25      	ldr	r3, [pc, #148]	; (80033fc <main+0x604>)
 8003366:	2200      	movs	r2, #0
 8003368:	701a      	strb	r2, [r3, #0]
	tickGPS = 0;
 800336a:	4b25      	ldr	r3, [pc, #148]	; (8003400 <main+0x608>)
 800336c:	2200      	movs	r2, #0
 800336e:	701a      	strb	r2, [r3, #0]


	//-[ I2C Bus Scanning ]-
	uint8_t i = 0, ret;
 8003370:	2300      	movs	r3, #0
 8003372:	f887 3ef7 	strb.w	r3, [r7, #3831]	; 0xef7
	for(i = 1; i < 128; i++)
 8003376:	2301      	movs	r3, #1
 8003378:	f887 3ef7 	strb.w	r3, [r7, #3831]	; 0xef7
 800337c:	e066      	b.n	800344c <main+0x654>
		{
		ret = HAL_I2C_IsDeviceReady(&hi2c2, (uint16_t)(i<<1), 3, 5);
 800337e:	f897 3ef7 	ldrb.w	r3, [r7, #3831]	; 0xef7
 8003382:	b29b      	uxth	r3, r3
 8003384:	005b      	lsls	r3, r3, #1
 8003386:	b299      	uxth	r1, r3
 8003388:	2305      	movs	r3, #5
 800338a:	2203      	movs	r2, #3
 800338c:	481d      	ldr	r0, [pc, #116]	; (8003404 <main+0x60c>)
 800338e:	f003 f9cb 	bl	8006728 <HAL_I2C_IsDeviceReady>
 8003392:	4603      	mov	r3, r0
 8003394:	f887 3ecb 	strb.w	r3, [r7, #3787]	; 0xecb
		if (ret != HAL_OK) // No ACK Received At That Address
 8003398:	f897 3ecb 	ldrb.w	r3, [r7, #3787]	; 0xecb
 800339c:	2b00      	cmp	r3, #0
 800339e:	d033      	beq.n	8003408 <main+0x610>
			{
			while (CDC_Transmit_FS (Space, strlen(Space)) == USBD_BUSY);
 80033a0:	bf00      	nop
 80033a2:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7fc ff2a 	bl	8000200 <strlen>
 80033ac:	4603      	mov	r3, r0
 80033ae:	b29a      	uxth	r2, r3
 80033b0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80033b4:	4611      	mov	r1, r2
 80033b6:	4618      	mov	r0, r3
 80033b8:	f012 fa9e 	bl	80158f8 <CDC_Transmit_FS>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d0ef      	beq.n	80033a2 <main+0x5aa>
 80033c2:	e03e      	b.n	8003442 <main+0x64a>
 80033c4:	080193f8 	.word	0x080193f8
 80033c8:	20000eb0 	.word	0x20000eb0
 80033cc:	20000870 	.word	0x20000870
 80033d0:	200007e0 	.word	0x200007e0
 80033d4:	20000ec8 	.word	0x20000ec8
 80033d8:	20000ecc 	.word	0x20000ecc
 80033dc:	08019408 	.word	0x08019408
 80033e0:	08019418 	.word	0x08019418
 80033e4:	20000620 	.word	0x20000620
 80033e8:	08019428 	.word	0x08019428
 80033ec:	200010fc 	.word	0x200010fc
 80033f0:	08019434 	.word	0x08019434
 80033f4:	08019448 	.word	0x08019448
 80033f8:	20000704 	.word	0x20000704
 80033fc:	20000ebc 	.word	0x20000ebc
 8003400:	20000ebd 	.word	0x20000ebd
 8003404:	20000574 	.word	0x20000574
			}
		else if(ret == HAL_OK)
 8003408:	f897 3ecb 	ldrb.w	r3, [r7, #3787]	; 0xecb
 800340c:	2b00      	cmp	r3, #0
 800340e:	d118      	bne.n	8003442 <main+0x64a>
			{
			sprintf(Buffer, "0x%X", i);
 8003410:	f897 2ef7 	ldrb.w	r2, [r7, #3831]	; 0xef7
 8003414:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003418:	49ce      	ldr	r1, [pc, #824]	; (8003754 <main+0x95c>)
 800341a:	4618      	mov	r0, r3
 800341c:	f013 fd4c 	bl	8016eb8 <siprintf>
			while (CDC_Transmit_FS (Buffer, strlen(Buffer)) == USBD_BUSY);
 8003420:	bf00      	nop
 8003422:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003426:	4618      	mov	r0, r3
 8003428:	f7fc feea 	bl	8000200 <strlen>
 800342c:	4603      	mov	r3, r0
 800342e:	b29a      	uxth	r2, r3
 8003430:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003434:	4611      	mov	r1, r2
 8003436:	4618      	mov	r0, r3
 8003438:	f012 fa5e 	bl	80158f8 <CDC_Transmit_FS>
 800343c:	4603      	mov	r3, r0
 800343e:	2b01      	cmp	r3, #1
 8003440:	d0ef      	beq.n	8003422 <main+0x62a>
	for(i = 1; i < 128; i++)
 8003442:	f897 3ef7 	ldrb.w	r3, [r7, #3831]	; 0xef7
 8003446:	3301      	adds	r3, #1
 8003448:	f887 3ef7 	strb.w	r3, [r7, #3831]	; 0xef7
 800344c:	f997 3ef7 	ldrsb.w	r3, [r7, #3831]	; 0xef7
 8003450:	2b00      	cmp	r3, #0
 8003452:	da94      	bge.n	800337e <main+0x586>
			}
		}
	while (CDC_Transmit_FS ("\n", 1) == USBD_BUSY);
 8003454:	bf00      	nop
 8003456:	2101      	movs	r1, #1
 8003458:	48bf      	ldr	r0, [pc, #764]	; (8003758 <main+0x960>)
 800345a:	f012 fa4d 	bl	80158f8 <CDC_Transmit_FS>
 800345e:	4603      	mov	r3, r0
 8003460:	2b01      	cmp	r3, #1
 8003462:	d0f8      	beq.n	8003456 <main+0x65e>
	while (1)
		{


		/* Read temperature and pressure data iteratively based on data ready interrupt */
		if (tick == 0)
 8003464:	4bbd      	ldr	r3, [pc, #756]	; (800375c <main+0x964>)
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	b2db      	uxtb	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	f040 8155 	bne.w	800371a <main+0x922>
			{
			tick = 10;
 8003470:	4bba      	ldr	r3, [pc, #744]	; (800375c <main+0x964>)
 8003472:	220a      	movs	r2, #10
 8003474:	701a      	strb	r2, [r3, #0]

			sprintf(SystemTimeBuffer, "\ntime: %.0f s \n", SystemTime);
 8003476:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800347a:	f607 63f8 	addw	r3, r7, #3832	; 0xef8
 800347e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003482:	49b7      	ldr	r1, [pc, #732]	; (8003760 <main+0x968>)
 8003484:	f013 fd18 	bl	8016eb8 <siprintf>
			while (CDC_Transmit_FS (SystemTimeBuffer, strlen(SystemTimeBuffer)) == USBD_BUSY);
 8003488:	bf00      	nop
 800348a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800348e:	4618      	mov	r0, r3
 8003490:	f7fc feb6 	bl	8000200 <strlen>
 8003494:	4603      	mov	r3, r0
 8003496:	b29a      	uxth	r2, r3
 8003498:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800349c:	4611      	mov	r1, r2
 800349e:	4618      	mov	r0, r3
 80034a0:	f012 fa2a 	bl	80158f8 <CDC_Transmit_FS>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d0ef      	beq.n	800348a <main+0x692>
			SystemTime++;
 80034aa:	f04f 0200 	mov.w	r2, #0
 80034ae:	4bad      	ldr	r3, [pc, #692]	; (8003764 <main+0x96c>)
 80034b0:	f607 61f8 	addw	r1, r7, #3832	; 0xef8
 80034b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80034b8:	f7fc ff00 	bl	80002bc <__adddf3>
 80034bc:	4602      	mov	r2, r0
 80034be:	460b      	mov	r3, r1
 80034c0:	f607 61f8 	addw	r1, r7, #3832	; 0xef8
 80034c4:	e9c1 2300 	strd	r2, r3, [r1]


			HAL_GPIO_TogglePin (LED1_GPIO_Port, LED1_Pin);
 80034c8:	2110      	movs	r1, #16
 80034ca:	48a7      	ldr	r0, [pc, #668]	; (8003768 <main+0x970>)
 80034cc:	f002 fc3c 	bl	8005d48 <HAL_GPIO_TogglePin>

			settings.op_mode = BMP3_MODE_FORCED;
 80034d0:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 80034d4:	f6a3 5398 	subw	r3, r3, #3480	; 0xd98
 80034d8:	2201      	movs	r2, #1
 80034da:	701a      	strb	r2, [r3, #0]
			rslt = bmp3_set_op_mode(&settings, &dev);
 80034dc:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 80034e0:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80034e4:	4611      	mov	r1, r2
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7fd ff73 	bl	80013d2 <bmp3_set_op_mode>
 80034ec:	4603      	mov	r3, r0
 80034ee:	f887 3ee7 	strb.w	r3, [r7, #3815]	; 0xee7
			bmp3_check_rslt("bmp3_set_op_mode", rslt);
 80034f2:	f997 3ee7 	ldrsb.w	r3, [r7, #3815]	; 0xee7
 80034f6:	4619      	mov	r1, r3
 80034f8:	489c      	ldr	r0, [pc, #624]	; (800376c <main+0x974>)
 80034fa:	f7ff f9e1 	bl	80028c0 <bmp3_check_rslt>
			* First parameter indicates the type of data to be read
			* BMP3_PRESS_TEMP : To read pressure and temperature data
			* BMP3_TEMP       : To read only temperature data
			* BMP3_PRESS      : To read only pressure data
			*/
			rslt = bmp3_get_sensor_data(BMP3_PRESS_TEMP, &bmpdata, &dev);
 80034fe:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 8003502:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8003506:	4619      	mov	r1, r3
 8003508:	2003      	movs	r0, #3
 800350a:	f7fd ffd6 	bl	80014ba <bmp3_get_sensor_data>
 800350e:	4603      	mov	r3, r0
 8003510:	f887 3ee7 	strb.w	r3, [r7, #3815]	; 0xee7
			bmp3_check_rslt("bmp3_get_sensor_data", rslt);
 8003514:	f997 3ee7 	ldrsb.w	r3, [r7, #3815]	; 0xee7
 8003518:	4619      	mov	r1, r3
 800351a:	4895      	ldr	r0, [pc, #596]	; (8003770 <main+0x978>)
 800351c:	f7ff f9d0 	bl	80028c0 <bmp3_check_rslt>

			// NOTE : Read status register again to clear data ready interrupt status
			rslt = bmp3_get_status(&status, &dev);
 8003520:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 8003524:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 8003528:	4611      	mov	r1, r2
 800352a:	4618      	mov	r0, r3
 800352c:	f7fd fedc 	bl	80012e8 <bmp3_get_status>
 8003530:	4603      	mov	r3, r0
 8003532:	f887 3ee7 	strb.w	r3, [r7, #3815]	; 0xee7
			bmp3_check_rslt("bmp3_get_status", rslt);
 8003536:	f997 3ee7 	ldrsb.w	r3, [r7, #3815]	; 0xee7
 800353a:	4619      	mov	r1, r3
 800353c:	488d      	ldr	r0, [pc, #564]	; (8003774 <main+0x97c>)
 800353e:	f7ff f9bf 	bl	80028c0 <bmp3_check_rslt>

			while (CDC_Transmit_FS ("\n", 1) == USBD_BUSY);
 8003542:	bf00      	nop
 8003544:	2101      	movs	r1, #1
 8003546:	4884      	ldr	r0, [pc, #528]	; (8003758 <main+0x960>)
 8003548:	f012 f9d6 	bl	80158f8 <CDC_Transmit_FS>
 800354c:	4603      	mov	r3, r0
 800354e:	2b01      	cmp	r3, #1
 8003550:	d0f8      	beq.n	8003544 <main+0x74c>
			while (CDC_Transmit_FS ("BMP390 START\n", 13) == USBD_BUSY);
 8003552:	bf00      	nop
 8003554:	210d      	movs	r1, #13
 8003556:	4888      	ldr	r0, [pc, #544]	; (8003778 <main+0x980>)
 8003558:	f012 f9ce 	bl	80158f8 <CDC_Transmit_FS>
 800355c:	4603      	mov	r3, r0
 800355e:	2b01      	cmp	r3, #1
 8003560:	d0f8      	beq.n	8003554 <main+0x75c>
			sprintf(TempBuffer, "%.2f\n", bmpdata.temperature);
 8003562:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8003566:	f6a3 5388 	subw	r3, r3, #3464	; 0xd88
 800356a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800356e:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 8003572:	4982      	ldr	r1, [pc, #520]	; (800377c <main+0x984>)
 8003574:	f013 fca0 	bl	8016eb8 <siprintf>
			sprintf(PresBuffer, "%.2f\n", bmpdata.pressure);
 8003578:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 800357c:	f6a3 5388 	subw	r3, r3, #3464	; 0xd88
 8003580:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003584:	f507 7092 	add.w	r0, r7, #292	; 0x124
 8003588:	497c      	ldr	r1, [pc, #496]	; (800377c <main+0x984>)
 800358a:	f013 fc95 	bl	8016eb8 <siprintf>
			while (CDC_Transmit_FS (TempBuffer, strlen(TempBuffer)) == USBD_BUSY);
 800358e:	bf00      	nop
 8003590:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8003594:	4618      	mov	r0, r3
 8003596:	f7fc fe33 	bl	8000200 <strlen>
 800359a:	4603      	mov	r3, r0
 800359c:	b29a      	uxth	r2, r3
 800359e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80035a2:	4611      	mov	r1, r2
 80035a4:	4618      	mov	r0, r3
 80035a6:	f012 f9a7 	bl	80158f8 <CDC_Transmit_FS>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d0ef      	beq.n	8003590 <main+0x798>
			while (CDC_Transmit_FS (PresBuffer, strlen(PresBuffer)) == USBD_BUSY);
 80035b0:	bf00      	nop
 80035b2:	f507 7392 	add.w	r3, r7, #292	; 0x124
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7fc fe22 	bl	8000200 <strlen>
 80035bc:	4603      	mov	r3, r0
 80035be:	b29a      	uxth	r2, r3
 80035c0:	f507 7392 	add.w	r3, r7, #292	; 0x124
 80035c4:	4611      	mov	r1, r2
 80035c6:	4618      	mov	r0, r3
 80035c8:	f012 f996 	bl	80158f8 <CDC_Transmit_FS>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d0ef      	beq.n	80035b2 <main+0x7ba>
			while (CDC_Transmit_FS ("BMP390 END\n", 11) == USBD_BUSY);
 80035d2:	bf00      	nop
 80035d4:	210b      	movs	r1, #11
 80035d6:	486a      	ldr	r0, [pc, #424]	; (8003780 <main+0x988>)
 80035d8:	f012 f98e 	bl	80158f8 <CDC_Transmit_FS>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d0f8      	beq.n	80035d4 <main+0x7dc>
			while (CDC_Transmit_FS ("\n", 1) == USBD_BUSY);
 80035e2:	bf00      	nop
 80035e4:	2101      	movs	r1, #1
 80035e6:	485c      	ldr	r0, [pc, #368]	; (8003758 <main+0x960>)
 80035e8:	f012 f986 	bl	80158f8 <CDC_Transmit_FS>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d0f8      	beq.n	80035e4 <main+0x7ec>

			//Read gyro data
			AccError = LSM6DSO_ACC_GetAxes (&AccObj, &Acceleration);
 80035f2:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80035f6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80035fa:	4611      	mov	r1, r2
 80035fc:	4618      	mov	r0, r3
 80035fe:	f001 f84b 	bl	8004698 <LSM6DSO_ACC_GetAxes>
 8003602:	f8c7 0ed0 	str.w	r0, [r7, #3792]	; 0xed0
			AVError = LSM6DSO_GYRO_GetAxes (&AccObj, &AngularVelocity);
 8003606:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800360a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800360e:	4611      	mov	r1, r2
 8003610:	4618      	mov	r0, r3
 8003612:	f001 f90f 	bl	8004834 <LSM6DSO_GYRO_GetAxes>
 8003616:	f8c7 0ecc 	str.w	r0, [r7, #3788]	; 0xecc

			sprintf(GyroErrBuff, "%"PRId32"   %"PRId32"\n", AccError, AVError);
 800361a:	f107 0040 	add.w	r0, r7, #64	; 0x40
 800361e:	f8d7 3ecc 	ldr.w	r3, [r7, #3788]	; 0xecc
 8003622:	f8d7 2ed0 	ldr.w	r2, [r7, #3792]	; 0xed0
 8003626:	4957      	ldr	r1, [pc, #348]	; (8003784 <main+0x98c>)
 8003628:	f013 fc46 	bl	8016eb8 <siprintf>

			while (CDC_Transmit_FS (GyroErrBuff, strlen(GyroErrBuff)) == USBD_BUSY);
 800362c:	bf00      	nop
 800362e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003632:	4618      	mov	r0, r3
 8003634:	f7fc fde4 	bl	8000200 <strlen>
 8003638:	4603      	mov	r3, r0
 800363a:	b29a      	uxth	r2, r3
 800363c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003640:	4611      	mov	r1, r2
 8003642:	4618      	mov	r0, r3
 8003644:	f012 f958 	bl	80158f8 <CDC_Transmit_FS>
 8003648:	4603      	mov	r3, r0
 800364a:	2b01      	cmp	r3, #1
 800364c:	d0ef      	beq.n	800362e <main+0x836>
			while (CDC_Transmit_FS ("GYRO START\n", 11) == USBD_BUSY);
 800364e:	bf00      	nop
 8003650:	210b      	movs	r1, #11
 8003652:	484d      	ldr	r0, [pc, #308]	; (8003788 <main+0x990>)
 8003654:	f012 f950 	bl	80158f8 <CDC_Transmit_FS>
 8003658:	4603      	mov	r3, r0
 800365a:	2b01      	cmp	r3, #1
 800365c:	d0f8      	beq.n	8003650 <main+0x858>

			sprintf(AccelerationBuffer, "%"PRId32"   %"PRId32"   %"PRId32"\n", Acceleration.x, Acceleration.y, Acceleration.z);
 800365e:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8003662:	f6a3 6348 	subw	r3, r3, #3656	; 0xe48
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 800366c:	f6a3 6348 	subw	r3, r3, #3656	; 0xe48
 8003670:	6859      	ldr	r1, [r3, #4]
 8003672:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 8003676:	f6a3 6348 	subw	r3, r3, #3656	; 0xe48
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	f107 0090 	add.w	r0, r7, #144	; 0x90
 8003680:	9300      	str	r3, [sp, #0]
 8003682:	460b      	mov	r3, r1
 8003684:	4941      	ldr	r1, [pc, #260]	; (800378c <main+0x994>)
 8003686:	f013 fc17 	bl	8016eb8 <siprintf>
			while (CDC_Transmit_FS (AccelerationBuffer, strlen(AccelerationBuffer)) == USBD_BUSY);
 800368a:	bf00      	nop
 800368c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003690:	4618      	mov	r0, r3
 8003692:	f7fc fdb5 	bl	8000200 <strlen>
 8003696:	4603      	mov	r3, r0
 8003698:	b29a      	uxth	r2, r3
 800369a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800369e:	4611      	mov	r1, r2
 80036a0:	4618      	mov	r0, r3
 80036a2:	f012 f929 	bl	80158f8 <CDC_Transmit_FS>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d0ef      	beq.n	800368c <main+0x894>

			sprintf(AngularVelocityBuffer, "%"PRId32"   %"PRId32"   %"PRId32"\n", AngularVelocity.x, AngularVelocity.y, AngularVelocity.z);
 80036ac:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 80036b0:	f6a3 637c 	subw	r3, r3, #3708	; 0xe7c
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 80036ba:	f6a3 637c 	subw	r3, r3, #3708	; 0xe7c
 80036be:	6859      	ldr	r1, [r3, #4]
 80036c0:	f507 6370 	add.w	r3, r7, #3840	; 0xf00
 80036c4:	f6a3 637c 	subw	r3, r3, #3708	; 0xe7c
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 80036ce:	9300      	str	r3, [sp, #0]
 80036d0:	460b      	mov	r3, r1
 80036d2:	492e      	ldr	r1, [pc, #184]	; (800378c <main+0x994>)
 80036d4:	f013 fbf0 	bl	8016eb8 <siprintf>
			while (CDC_Transmit_FS (AngularVelocityBuffer, strlen(AngularVelocityBuffer)) == USBD_BUSY);
 80036d8:	bf00      	nop
 80036da:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80036de:	4618      	mov	r0, r3
 80036e0:	f7fc fd8e 	bl	8000200 <strlen>
 80036e4:	4603      	mov	r3, r0
 80036e6:	b29a      	uxth	r2, r3
 80036e8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80036ec:	4611      	mov	r1, r2
 80036ee:	4618      	mov	r0, r3
 80036f0:	f012 f902 	bl	80158f8 <CDC_Transmit_FS>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d0ef      	beq.n	80036da <main+0x8e2>

			while (CDC_Transmit_FS ("GYRO END\n", 9) == USBD_BUSY);
 80036fa:	bf00      	nop
 80036fc:	2109      	movs	r1, #9
 80036fe:	4824      	ldr	r0, [pc, #144]	; (8003790 <main+0x998>)
 8003700:	f012 f8fa 	bl	80158f8 <CDC_Transmit_FS>
 8003704:	4603      	mov	r3, r0
 8003706:	2b01      	cmp	r3, #1
 8003708:	d0f8      	beq.n	80036fc <main+0x904>
			while (CDC_Transmit_FS ("\n", 1) == USBD_BUSY);
 800370a:	bf00      	nop
 800370c:	2101      	movs	r1, #1
 800370e:	4812      	ldr	r0, [pc, #72]	; (8003758 <main+0x960>)
 8003710:	f012 f8f2 	bl	80158f8 <CDC_Transmit_FS>
 8003714:	4603      	mov	r3, r0
 8003716:	2b01      	cmp	r3, #1
 8003718:	d0f8      	beq.n	800370c <main+0x914>

			}
		// GPS
		if (gps_data_ready)
 800371a:	4b1e      	ldr	r3, [pc, #120]	; (8003794 <main+0x99c>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2b00      	cmp	r3, #0
 8003720:	f43f aea0 	beq.w	8003464 <main+0x66c>
			{
			HAL_GPIO_TogglePin (LED0_GPIO_Port, LED0_Pin);
 8003724:	2108      	movs	r1, #8
 8003726:	4810      	ldr	r0, [pc, #64]	; (8003768 <main+0x970>)
 8003728:	f002 fb0e 	bl	8005d48 <HAL_GPIO_TogglePin>
			//while (CDC_Transmit_FS ("GPS START\n", 10) == USBD_BUSY);

			if (gps_rxBuffer == gps_rxBuffer1)
 800372c:	4b1a      	ldr	r3, [pc, #104]	; (8003798 <main+0x9a0>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a1a      	ldr	r2, [pc, #104]	; (800379c <main+0x9a4>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d137      	bne.n	80037a6 <main+0x9ae>
				{

				while (CDC_Transmit_FS (gps_rxBuffer2, strlen(gps_rxBuffer2)) == USBD_BUSY);
 8003736:	bf00      	nop
 8003738:	4819      	ldr	r0, [pc, #100]	; (80037a0 <main+0x9a8>)
 800373a:	f7fc fd61 	bl	8000200 <strlen>
 800373e:	4603      	mov	r3, r0
 8003740:	b29b      	uxth	r3, r3
 8003742:	4619      	mov	r1, r3
 8003744:	4816      	ldr	r0, [pc, #88]	; (80037a0 <main+0x9a8>)
 8003746:	f012 f8d7 	bl	80158f8 <CDC_Transmit_FS>
 800374a:	4603      	mov	r3, r0
 800374c:	2b01      	cmp	r3, #1
 800374e:	d0f3      	beq.n	8003738 <main+0x940>
 8003750:	e028      	b.n	80037a4 <main+0x9ac>
 8003752:	bf00      	nop
 8003754:	0801945c 	.word	0x0801945c
 8003758:	08019464 	.word	0x08019464
 800375c:	20000ebc 	.word	0x20000ebc
 8003760:	08019468 	.word	0x08019468
 8003764:	3ff00000 	.word	0x3ff00000
 8003768:	48000c00 	.word	0x48000c00
 800376c:	08019478 	.word	0x08019478
 8003770:	0801948c 	.word	0x0801948c
 8003774:	080194a4 	.word	0x080194a4
 8003778:	080194b4 	.word	0x080194b4
 800377c:	080194c4 	.word	0x080194c4
 8003780:	080194cc 	.word	0x080194cc
 8003784:	080194d8 	.word	0x080194d8
 8003788:	080194e4 	.word	0x080194e4
 800378c:	080194f0 	.word	0x080194f0
 8003790:	08019504 	.word	0x08019504
 8003794:	20000eb8 	.word	0x20000eb8
 8003798:	20000eb0 	.word	0x20000eb0
 800379c:	20000870 	.word	0x20000870
 80037a0:	20000b90 	.word	0x20000b90
 80037a4:	e00c      	b.n	80037c0 <main+0x9c8>
				}
			else
				{
				while (CDC_Transmit_FS (gps_rxBuffer1, strlen(gps_rxBuffer1)) == USBD_BUSY);
 80037a6:	bf00      	nop
 80037a8:	480c      	ldr	r0, [pc, #48]	; (80037dc <main+0x9e4>)
 80037aa:	f7fc fd29 	bl	8000200 <strlen>
 80037ae:	4603      	mov	r3, r0
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	4619      	mov	r1, r3
 80037b4:	4809      	ldr	r0, [pc, #36]	; (80037dc <main+0x9e4>)
 80037b6:	f012 f89f 	bl	80158f8 <CDC_Transmit_FS>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d0f3      	beq.n	80037a8 <main+0x9b0>

				}

			gps_data_ready ^= 1;
 80037c0:	4b07      	ldr	r3, [pc, #28]	; (80037e0 <main+0x9e8>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f083 0301 	eor.w	r3, r3, #1
 80037c8:	4a05      	ldr	r2, [pc, #20]	; (80037e0 <main+0x9e8>)
 80037ca:	6013      	str	r3, [r2, #0]
			gps_send_ready |= 1;
 80037cc:	4b05      	ldr	r3, [pc, #20]	; (80037e4 <main+0x9ec>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f043 0301 	orr.w	r3, r3, #1
 80037d4:	4a03      	ldr	r2, [pc, #12]	; (80037e4 <main+0x9ec>)
 80037d6:	6013      	str	r3, [r2, #0]
		if (tick == 0)
 80037d8:	e644      	b.n	8003464 <main+0x66c>
 80037da:	bf00      	nop
 80037dc:	20000870 	.word	0x20000870
 80037e0:	20000eb8 	.word	0x20000eb8
 80037e4:	20000000 	.word	0x20000000

080037e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b096      	sub	sp, #88	; 0x58
 80037ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037ee:	f107 0314 	add.w	r3, r7, #20
 80037f2:	2244      	movs	r2, #68	; 0x44
 80037f4:	2100      	movs	r1, #0
 80037f6:	4618      	mov	r0, r3
 80037f8:	f012 fde4 	bl	80163c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80037fc:	463b      	mov	r3, r7
 80037fe:	2200      	movs	r2, #0
 8003800:	601a      	str	r2, [r3, #0]
 8003802:	605a      	str	r2, [r3, #4]
 8003804:	609a      	str	r2, [r3, #8]
 8003806:	60da      	str	r2, [r3, #12]
 8003808:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800380a:	2000      	movs	r0, #0
 800380c:	f004 fe50 	bl	80084b0 <HAL_PWREx_ControlVoltageScaling>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d001      	beq.n	800381a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8003816:	f000 fad1 	bl	8003dbc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800381a:	2321      	movs	r3, #33	; 0x21
 800381c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800381e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003822:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003824:	2301      	movs	r3, #1
 8003826:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003828:	2302      	movs	r3, #2
 800382a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800382c:	2303      	movs	r3, #3
 800382e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003830:	2301      	movs	r3, #1
 8003832:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 8003834:	231e      	movs	r3, #30
 8003836:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003838:	2302      	movs	r3, #2
 800383a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800383c:	2302      	movs	r3, #2
 800383e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003840:	2302      	movs	r3, #2
 8003842:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003844:	f107 0314 	add.w	r3, r7, #20
 8003848:	4618      	mov	r0, r3
 800384a:	f004 fee5 	bl	8008618 <HAL_RCC_OscConfig>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d001      	beq.n	8003858 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8003854:	f000 fab2 	bl	8003dbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003858:	230f      	movs	r3, #15
 800385a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800385c:	2303      	movs	r3, #3
 800385e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003860:	2300      	movs	r3, #0
 8003862:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003864:	2300      	movs	r3, #0
 8003866:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003868:	2300      	movs	r3, #0
 800386a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800386c:	463b      	mov	r3, r7
 800386e:	2105      	movs	r1, #5
 8003870:	4618      	mov	r0, r3
 8003872:	f005 faeb 	bl	8008e4c <HAL_RCC_ClockConfig>
 8003876:	4603      	mov	r3, r0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d001      	beq.n	8003880 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800387c:	f000 fa9e 	bl	8003dbc <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8003880:	f005 fce2 	bl	8009248 <HAL_RCC_EnableCSS>
}
 8003884:	bf00      	nop
 8003886:	3758      	adds	r7, #88	; 0x58
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}

0800388c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	af00      	add	r7, sp, #0
  /* TIM1_TRG_COM_TIM17_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8003890:	2200      	movs	r2, #0
 8003892:	2100      	movs	r1, #0
 8003894:	201a      	movs	r0, #26
 8003896:	f001 feb2 	bl	80055fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800389a:	201a      	movs	r0, #26
 800389c:	f001 fecb 	bl	8005636 <HAL_NVIC_EnableIRQ>
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80038a0:	2200      	movs	r2, #0
 80038a2:	2100      	movs	r1, #0
 80038a4:	2026      	movs	r0, #38	; 0x26
 80038a6:	f001 feaa 	bl	80055fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80038aa:	2026      	movs	r0, #38	; 0x26
 80038ac:	f001 fec3 	bl	8005636 <HAL_NVIC_EnableIRQ>
}
 80038b0:	bf00      	nop
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80038b8:	4b1b      	ldr	r3, [pc, #108]	; (8003928 <MX_I2C1_Init+0x74>)
 80038ba:	4a1c      	ldr	r2, [pc, #112]	; (800392c <MX_I2C1_Init+0x78>)
 80038bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80038be:	4b1a      	ldr	r3, [pc, #104]	; (8003928 <MX_I2C1_Init+0x74>)
 80038c0:	4a1b      	ldr	r2, [pc, #108]	; (8003930 <MX_I2C1_Init+0x7c>)
 80038c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80038c4:	4b18      	ldr	r3, [pc, #96]	; (8003928 <MX_I2C1_Init+0x74>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80038ca:	4b17      	ldr	r3, [pc, #92]	; (8003928 <MX_I2C1_Init+0x74>)
 80038cc:	2201      	movs	r2, #1
 80038ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80038d0:	4b15      	ldr	r3, [pc, #84]	; (8003928 <MX_I2C1_Init+0x74>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80038d6:	4b14      	ldr	r3, [pc, #80]	; (8003928 <MX_I2C1_Init+0x74>)
 80038d8:	2200      	movs	r2, #0
 80038da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80038dc:	4b12      	ldr	r3, [pc, #72]	; (8003928 <MX_I2C1_Init+0x74>)
 80038de:	2200      	movs	r2, #0
 80038e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80038e2:	4b11      	ldr	r3, [pc, #68]	; (8003928 <MX_I2C1_Init+0x74>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80038e8:	4b0f      	ldr	r3, [pc, #60]	; (8003928 <MX_I2C1_Init+0x74>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80038ee:	480e      	ldr	r0, [pc, #56]	; (8003928 <MX_I2C1_Init+0x74>)
 80038f0:	f002 fa44 	bl	8005d7c <HAL_I2C_Init>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d001      	beq.n	80038fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80038fa:	f000 fa5f 	bl	8003dbc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80038fe:	2100      	movs	r1, #0
 8003900:	4809      	ldr	r0, [pc, #36]	; (8003928 <MX_I2C1_Init+0x74>)
 8003902:	f003 fb53 	bl	8006fac <HAL_I2CEx_ConfigAnalogFilter>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d001      	beq.n	8003910 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800390c:	f000 fa56 	bl	8003dbc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003910:	2100      	movs	r1, #0
 8003912:	4805      	ldr	r0, [pc, #20]	; (8003928 <MX_I2C1_Init+0x74>)
 8003914:	f003 fb95 	bl	8007042 <HAL_I2CEx_ConfigDigitalFilter>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800391e:	f000 fa4d 	bl	8003dbc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003922:	bf00      	nop
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	200005cc 	.word	0x200005cc
 800392c:	40005400 	.word	0x40005400
 8003930:	307075b1 	.word	0x307075b1

08003934 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8003934:	b480      	push	{r7}
 8003936:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8003938:	4b0d      	ldr	r3, [pc, #52]	; (8003970 <MX_SDMMC1_SD_Init+0x3c>)
 800393a:	4a0e      	ldr	r2, [pc, #56]	; (8003974 <MX_SDMMC1_SD_Init+0x40>)
 800393c:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800393e:	4b0c      	ldr	r3, [pc, #48]	; (8003970 <MX_SDMMC1_SD_Init+0x3c>)
 8003940:	2200      	movs	r2, #0
 8003942:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8003944:	4b0a      	ldr	r3, [pc, #40]	; (8003970 <MX_SDMMC1_SD_Init+0x3c>)
 8003946:	2200      	movs	r2, #0
 8003948:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 800394a:	4b09      	ldr	r3, [pc, #36]	; (8003970 <MX_SDMMC1_SD_Init+0x3c>)
 800394c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003950:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8003952:	4b07      	ldr	r3, [pc, #28]	; (8003970 <MX_SDMMC1_SD_Init+0x3c>)
 8003954:	2200      	movs	r2, #0
 8003956:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 8003958:	4b05      	ldr	r3, [pc, #20]	; (8003970 <MX_SDMMC1_SD_Init+0x3c>)
 800395a:	2200      	movs	r2, #0
 800395c:	615a      	str	r2, [r3, #20]
  hsd1.Init.Transceiver = SDMMC_TRANSCEIVER_DISABLE;
 800395e:	4b04      	ldr	r3, [pc, #16]	; (8003970 <MX_SDMMC1_SD_Init+0x3c>)
 8003960:	2200      	movs	r2, #0
 8003962:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8003964:	bf00      	nop
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	20000620 	.word	0x20000620
 8003974:	50062400 	.word	0x50062400

08003978 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800397c:	4b1b      	ldr	r3, [pc, #108]	; (80039ec <MX_SPI1_Init+0x74>)
 800397e:	4a1c      	ldr	r2, [pc, #112]	; (80039f0 <MX_SPI1_Init+0x78>)
 8003980:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003982:	4b1a      	ldr	r3, [pc, #104]	; (80039ec <MX_SPI1_Init+0x74>)
 8003984:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003988:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800398a:	4b18      	ldr	r3, [pc, #96]	; (80039ec <MX_SPI1_Init+0x74>)
 800398c:	2200      	movs	r2, #0
 800398e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8003990:	4b16      	ldr	r3, [pc, #88]	; (80039ec <MX_SPI1_Init+0x74>)
 8003992:	f44f 7240 	mov.w	r2, #768	; 0x300
 8003996:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003998:	4b14      	ldr	r3, [pc, #80]	; (80039ec <MX_SPI1_Init+0x74>)
 800399a:	2200      	movs	r2, #0
 800399c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800399e:	4b13      	ldr	r3, [pc, #76]	; (80039ec <MX_SPI1_Init+0x74>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80039a4:	4b11      	ldr	r3, [pc, #68]	; (80039ec <MX_SPI1_Init+0x74>)
 80039a6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80039aa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80039ac:	4b0f      	ldr	r3, [pc, #60]	; (80039ec <MX_SPI1_Init+0x74>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80039b2:	4b0e      	ldr	r3, [pc, #56]	; (80039ec <MX_SPI1_Init+0x74>)
 80039b4:	2200      	movs	r2, #0
 80039b6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80039b8:	4b0c      	ldr	r3, [pc, #48]	; (80039ec <MX_SPI1_Init+0x74>)
 80039ba:	2200      	movs	r2, #0
 80039bc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039be:	4b0b      	ldr	r3, [pc, #44]	; (80039ec <MX_SPI1_Init+0x74>)
 80039c0:	2200      	movs	r2, #0
 80039c2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80039c4:	4b09      	ldr	r3, [pc, #36]	; (80039ec <MX_SPI1_Init+0x74>)
 80039c6:	2207      	movs	r2, #7
 80039c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80039ca:	4b08      	ldr	r3, [pc, #32]	; (80039ec <MX_SPI1_Init+0x74>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80039d0:	4b06      	ldr	r3, [pc, #24]	; (80039ec <MX_SPI1_Init+0x74>)
 80039d2:	2208      	movs	r2, #8
 80039d4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80039d6:	4805      	ldr	r0, [pc, #20]	; (80039ec <MX_SPI1_Init+0x74>)
 80039d8:	f008 fead 	bl	800c736 <HAL_SPI_Init>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d001      	beq.n	80039e6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80039e2:	f000 f9eb 	bl	8003dbc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80039e6:	bf00      	nop
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	200006a0 	.word	0x200006a0
 80039f0:	40013000 	.word	0x40013000

080039f4 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b092      	sub	sp, #72	; 0x48
 80039f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80039fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039fe:	2200      	movs	r2, #0
 8003a00:	601a      	str	r2, [r3, #0]
 8003a02:	605a      	str	r2, [r3, #4]
 8003a04:	609a      	str	r2, [r3, #8]
 8003a06:	60da      	str	r2, [r3, #12]
 8003a08:	611a      	str	r2, [r3, #16]
 8003a0a:	615a      	str	r2, [r3, #20]
 8003a0c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003a0e:	463b      	mov	r3, r7
 8003a10:	222c      	movs	r2, #44	; 0x2c
 8003a12:	2100      	movs	r1, #0
 8003a14:	4618      	mov	r0, r3
 8003a16:	f012 fcd5 	bl	80163c4 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8003a1a:	4b2f      	ldr	r3, [pc, #188]	; (8003ad8 <MX_TIM17_Init+0xe4>)
 8003a1c:	4a2f      	ldr	r2, [pc, #188]	; (8003adc <MX_TIM17_Init+0xe8>)
 8003a1e:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 999;
 8003a20:	4b2d      	ldr	r3, [pc, #180]	; (8003ad8 <MX_TIM17_Init+0xe4>)
 8003a22:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003a26:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a28:	4b2b      	ldr	r3, [pc, #172]	; (8003ad8 <MX_TIM17_Init+0xe4>)
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 11999;
 8003a2e:	4b2a      	ldr	r3, [pc, #168]	; (8003ad8 <MX_TIM17_Init+0xe4>)
 8003a30:	f642 62df 	movw	r2, #11999	; 0x2edf
 8003a34:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a36:	4b28      	ldr	r3, [pc, #160]	; (8003ad8 <MX_TIM17_Init+0xe4>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8003a3c:	4b26      	ldr	r3, [pc, #152]	; (8003ad8 <MX_TIM17_Init+0xe4>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003a42:	4b25      	ldr	r3, [pc, #148]	; (8003ad8 <MX_TIM17_Init+0xe4>)
 8003a44:	2280      	movs	r2, #128	; 0x80
 8003a46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8003a48:	4823      	ldr	r0, [pc, #140]	; (8003ad8 <MX_TIM17_Init+0xe4>)
 8003a4a:	f008 ff17 	bl	800c87c <HAL_TIM_Base_Init>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d001      	beq.n	8003a58 <MX_TIM17_Init+0x64>
  {
    Error_Handler();
 8003a54:	f000 f9b2 	bl	8003dbc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim17) != HAL_OK)
 8003a58:	481f      	ldr	r0, [pc, #124]	; (8003ad8 <MX_TIM17_Init+0xe4>)
 8003a5a:	f008 ffd7 	bl	800ca0c <HAL_TIM_OC_Init>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d001      	beq.n	8003a68 <MX_TIM17_Init+0x74>
  {
    Error_Handler();
 8003a64:	f000 f9aa 	bl	8003dbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a70:	2300      	movs	r3, #0
 8003a72:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003a74:	2300      	movs	r3, #0
 8003a76:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003a80:	2300      	movs	r3, #0
 8003a82:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003a84:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a88:	2200      	movs	r2, #0
 8003a8a:	4619      	mov	r1, r3
 8003a8c:	4812      	ldr	r0, [pc, #72]	; (8003ad8 <MX_TIM17_Init+0xe4>)
 8003a8e:	f009 f93d 	bl	800cd0c <HAL_TIM_OC_ConfigChannel>
 8003a92:	4603      	mov	r3, r0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d001      	beq.n	8003a9c <MX_TIM17_Init+0xa8>
  {
    Error_Handler();
 8003a98:	f000 f990 	bl	8003dbc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003aac:	2300      	movs	r3, #0
 8003aae:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003ab0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ab4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8003aba:	463b      	mov	r3, r7
 8003abc:	4619      	mov	r1, r3
 8003abe:	4806      	ldr	r0, [pc, #24]	; (8003ad8 <MX_TIM17_Init+0xe4>)
 8003ac0:	f009 fd40 	bl	800d544 <HAL_TIMEx_ConfigBreakDeadTime>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <MX_TIM17_Init+0xda>
  {
    Error_Handler();
 8003aca:	f000 f977 	bl	8003dbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8003ace:	bf00      	nop
 8003ad0:	3748      	adds	r7, #72	; 0x48
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	20000704 	.word	0x20000704
 8003adc:	40014800 	.word	0x40014800

08003ae0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003ae4:	4b22      	ldr	r3, [pc, #136]	; (8003b70 <MX_USART1_UART_Init+0x90>)
 8003ae6:	4a23      	ldr	r2, [pc, #140]	; (8003b74 <MX_USART1_UART_Init+0x94>)
 8003ae8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115000;
 8003aea:	4b21      	ldr	r3, [pc, #132]	; (8003b70 <MX_USART1_UART_Init+0x90>)
 8003aec:	4a22      	ldr	r2, [pc, #136]	; (8003b78 <MX_USART1_UART_Init+0x98>)
 8003aee:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003af0:	4b1f      	ldr	r3, [pc, #124]	; (8003b70 <MX_USART1_UART_Init+0x90>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003af6:	4b1e      	ldr	r3, [pc, #120]	; (8003b70 <MX_USART1_UART_Init+0x90>)
 8003af8:	2200      	movs	r2, #0
 8003afa:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003afc:	4b1c      	ldr	r3, [pc, #112]	; (8003b70 <MX_USART1_UART_Init+0x90>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003b02:	4b1b      	ldr	r3, [pc, #108]	; (8003b70 <MX_USART1_UART_Init+0x90>)
 8003b04:	220c      	movs	r2, #12
 8003b06:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b08:	4b19      	ldr	r3, [pc, #100]	; (8003b70 <MX_USART1_UART_Init+0x90>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b0e:	4b18      	ldr	r3, [pc, #96]	; (8003b70 <MX_USART1_UART_Init+0x90>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003b14:	4b16      	ldr	r3, [pc, #88]	; (8003b70 <MX_USART1_UART_Init+0x90>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003b1a:	4b15      	ldr	r3, [pc, #84]	; (8003b70 <MX_USART1_UART_Init+0x90>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003b20:	4b13      	ldr	r3, [pc, #76]	; (8003b70 <MX_USART1_UART_Init+0x90>)
 8003b22:	2200      	movs	r2, #0
 8003b24:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003b26:	4812      	ldr	r0, [pc, #72]	; (8003b70 <MX_USART1_UART_Init+0x90>)
 8003b28:	f009 fda8 	bl	800d67c <HAL_UART_Init>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 8003b32:	f000 f943 	bl	8003dbc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003b36:	2100      	movs	r1, #0
 8003b38:	480d      	ldr	r0, [pc, #52]	; (8003b70 <MX_USART1_UART_Init+0x90>)
 8003b3a:	f00a fed6 	bl	800e8ea <HAL_UARTEx_SetTxFifoThreshold>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <MX_USART1_UART_Init+0x68>
  {
    Error_Handler();
 8003b44:	f000 f93a 	bl	8003dbc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003b48:	2100      	movs	r1, #0
 8003b4a:	4809      	ldr	r0, [pc, #36]	; (8003b70 <MX_USART1_UART_Init+0x90>)
 8003b4c:	f00a ff0b 	bl	800e966 <HAL_UARTEx_SetRxFifoThreshold>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d001      	beq.n	8003b5a <MX_USART1_UART_Init+0x7a>
  {
    Error_Handler();
 8003b56:	f000 f931 	bl	8003dbc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003b5a:	4805      	ldr	r0, [pc, #20]	; (8003b70 <MX_USART1_UART_Init+0x90>)
 8003b5c:	f00a fe8c 	bl	800e878 <HAL_UARTEx_DisableFifoMode>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d001      	beq.n	8003b6a <MX_USART1_UART_Init+0x8a>
  {
    Error_Handler();
 8003b66:	f000 f929 	bl	8003dbc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003b6a:	bf00      	nop
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	20000750 	.word	0x20000750
 8003b74:	40013800 	.word	0x40013800
 8003b78:	0001c138 	.word	0x0001c138

08003b7c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003b80:	4b24      	ldr	r3, [pc, #144]	; (8003c14 <MX_USART2_UART_Init+0x98>)
 8003b82:	4a25      	ldr	r2, [pc, #148]	; (8003c18 <MX_USART2_UART_Init+0x9c>)
 8003b84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003b86:	4b23      	ldr	r3, [pc, #140]	; (8003c14 <MX_USART2_UART_Init+0x98>)
 8003b88:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003b8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003b8e:	4b21      	ldr	r3, [pc, #132]	; (8003c14 <MX_USART2_UART_Init+0x98>)
 8003b90:	2200      	movs	r2, #0
 8003b92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003b94:	4b1f      	ldr	r3, [pc, #124]	; (8003c14 <MX_USART2_UART_Init+0x98>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003b9a:	4b1e      	ldr	r3, [pc, #120]	; (8003c14 <MX_USART2_UART_Init+0x98>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003ba0:	4b1c      	ldr	r3, [pc, #112]	; (8003c14 <MX_USART2_UART_Init+0x98>)
 8003ba2:	220c      	movs	r2, #12
 8003ba4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ba6:	4b1b      	ldr	r3, [pc, #108]	; (8003c14 <MX_USART2_UART_Init+0x98>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003bac:	4b19      	ldr	r3, [pc, #100]	; (8003c14 <MX_USART2_UART_Init+0x98>)
 8003bae:	2200      	movs	r2, #0
 8003bb0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003bb2:	4b18      	ldr	r3, [pc, #96]	; (8003c14 <MX_USART2_UART_Init+0x98>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003bb8:	4b16      	ldr	r3, [pc, #88]	; (8003c14 <MX_USART2_UART_Init+0x98>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8003bbe:	4b15      	ldr	r3, [pc, #84]	; (8003c14 <MX_USART2_UART_Init+0x98>)
 8003bc0:	2210      	movs	r2, #16
 8003bc2:	629a      	str	r2, [r3, #40]	; 0x28
  huart2.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8003bc4:	4b13      	ldr	r3, [pc, #76]	; (8003c14 <MX_USART2_UART_Init+0x98>)
 8003bc6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003bca:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003bcc:	4811      	ldr	r0, [pc, #68]	; (8003c14 <MX_USART2_UART_Init+0x98>)
 8003bce:	f009 fd55 	bl	800d67c <HAL_UART_Init>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d001      	beq.n	8003bdc <MX_USART2_UART_Init+0x60>
  {
    Error_Handler();
 8003bd8:	f000 f8f0 	bl	8003dbc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003bdc:	2100      	movs	r1, #0
 8003bde:	480d      	ldr	r0, [pc, #52]	; (8003c14 <MX_USART2_UART_Init+0x98>)
 8003be0:	f00a fe83 	bl	800e8ea <HAL_UARTEx_SetTxFifoThreshold>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d001      	beq.n	8003bee <MX_USART2_UART_Init+0x72>
  {
    Error_Handler();
 8003bea:	f000 f8e7 	bl	8003dbc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003bee:	2100      	movs	r1, #0
 8003bf0:	4808      	ldr	r0, [pc, #32]	; (8003c14 <MX_USART2_UART_Init+0x98>)
 8003bf2:	f00a feb8 	bl	800e966 <HAL_UARTEx_SetRxFifoThreshold>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d001      	beq.n	8003c00 <MX_USART2_UART_Init+0x84>
  {
    Error_Handler();
 8003bfc:	f000 f8de 	bl	8003dbc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003c00:	4804      	ldr	r0, [pc, #16]	; (8003c14 <MX_USART2_UART_Init+0x98>)
 8003c02:	f00a fe39 	bl	800e878 <HAL_UARTEx_DisableFifoMode>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d001      	beq.n	8003c10 <MX_USART2_UART_Init+0x94>
  {
    Error_Handler();
 8003c0c:	f000 f8d6 	bl	8003dbc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003c10:	bf00      	nop
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	200007e0 	.word	0x200007e0
 8003c18:	40004400 	.word	0x40004400

08003c1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b08c      	sub	sp, #48	; 0x30
 8003c20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c22:	f107 031c 	add.w	r3, r7, #28
 8003c26:	2200      	movs	r2, #0
 8003c28:	601a      	str	r2, [r3, #0]
 8003c2a:	605a      	str	r2, [r3, #4]
 8003c2c:	609a      	str	r2, [r3, #8]
 8003c2e:	60da      	str	r2, [r3, #12]
 8003c30:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c32:	4b5d      	ldr	r3, [pc, #372]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003c34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c36:	4a5c      	ldr	r2, [pc, #368]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003c38:	f043 0310 	orr.w	r3, r3, #16
 8003c3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c3e:	4b5a      	ldr	r3, [pc, #360]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003c40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c42:	f003 0310 	and.w	r3, r3, #16
 8003c46:	61bb      	str	r3, [r7, #24]
 8003c48:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c4a:	4b57      	ldr	r3, [pc, #348]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003c4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c4e:	4a56      	ldr	r2, [pc, #344]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003c50:	f043 0304 	orr.w	r3, r3, #4
 8003c54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c56:	4b54      	ldr	r3, [pc, #336]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003c58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c5a:	f003 0304 	and.w	r3, r3, #4
 8003c5e:	617b      	str	r3, [r7, #20]
 8003c60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003c62:	4b51      	ldr	r3, [pc, #324]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003c64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c66:	4a50      	ldr	r2, [pc, #320]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003c68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c6e:	4b4e      	ldr	r3, [pc, #312]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003c70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c76:	613b      	str	r3, [r7, #16]
 8003c78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c7a:	4b4b      	ldr	r3, [pc, #300]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003c7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c7e:	4a4a      	ldr	r2, [pc, #296]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003c80:	f043 0301 	orr.w	r3, r3, #1
 8003c84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c86:	4b48      	ldr	r3, [pc, #288]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003c88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c8a:	f003 0301 	and.w	r3, r3, #1
 8003c8e:	60fb      	str	r3, [r7, #12]
 8003c90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c92:	4b45      	ldr	r3, [pc, #276]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c96:	4a44      	ldr	r2, [pc, #272]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003c98:	f043 0302 	orr.w	r3, r3, #2
 8003c9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c9e:	4b42      	ldr	r3, [pc, #264]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003ca0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ca2:	f003 0302 	and.w	r3, r3, #2
 8003ca6:	60bb      	str	r3, [r7, #8]
 8003ca8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003caa:	4b3f      	ldr	r3, [pc, #252]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cae:	4a3e      	ldr	r2, [pc, #248]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003cb0:	f043 0308 	orr.w	r3, r3, #8
 8003cb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003cb6:	4b3c      	ldr	r3, [pc, #240]	; (8003da8 <MX_GPIO_Init+0x18c>)
 8003cb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cba:	f003 0308 	and.w	r3, r3, #8
 8003cbe:	607b      	str	r3, [r7, #4]
 8003cc0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RX_EN_2_Pin|TX_EN_2_Pin|RX_EN_1_Pin|TX_EN_1_Pin
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f641 013c 	movw	r1, #6204	; 0x183c
 8003cc8:	4838      	ldr	r0, [pc, #224]	; (8003dac <MX_GPIO_Init+0x190>)
 8003cca:	f002 f825 	bl	8005d18 <HAL_GPIO_WritePin>
                          |MIRA_EN_PWR_Pin|OCPEN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LORA_RST_Pin|LORA_NSS_Pin, GPIO_PIN_RESET);
 8003cce:	2200      	movs	r2, #0
 8003cd0:	2130      	movs	r1, #48	; 0x30
 8003cd2:	4837      	ldr	r0, [pc, #220]	; (8003db0 <MX_GPIO_Init+0x194>)
 8003cd4:	f002 f820 	bl	8005d18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8003cd8:	2200      	movs	r2, #0
 8003cda:	2178      	movs	r1, #120	; 0x78
 8003cdc:	4835      	ldr	r0, [pc, #212]	; (8003db4 <MX_GPIO_Init+0x198>)
 8003cde:	f002 f81b 	bl	8005d18 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RX_EN_2_Pin TX_EN_2_Pin RX_EN_1_Pin TX_EN_1_Pin
                           MIRA_EN_PWR_Pin OCPEN_Pin */
  GPIO_InitStruct.Pin = RX_EN_2_Pin|TX_EN_2_Pin|RX_EN_1_Pin|TX_EN_1_Pin
 8003ce2:	f641 033c 	movw	r3, #6204	; 0x183c
 8003ce6:	61fb      	str	r3, [r7, #28]
                          |MIRA_EN_PWR_Pin|OCPEN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cec:	2300      	movs	r3, #0
 8003cee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003cf4:	f107 031c 	add.w	r3, r7, #28
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	482c      	ldr	r0, [pc, #176]	; (8003dac <MX_GPIO_Init+0x190>)
 8003cfc:	f001 fd70 	bl	80057e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CHG_INT_Pin */
  GPIO_InitStruct.Pin = CHG_INT_Pin;
 8003d00:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d06:	2300      	movs	r3, #0
 8003d08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(CHG_INT_GPIO_Port, &GPIO_InitStruct);
 8003d0e:	f107 031c 	add.w	r3, r7, #28
 8003d12:	4619      	mov	r1, r3
 8003d14:	4826      	ldr	r0, [pc, #152]	; (8003db0 <MX_GPIO_Init+0x194>)
 8003d16:	f001 fd63 	bl	80057e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_DIG0_Pin CARD_DETECT_Pin */
  GPIO_InitStruct.Pin = LORA_DIG0_Pin|CARD_DETECT_Pin;
 8003d1a:	f248 0302 	movw	r3, #32770	; 0x8002
 8003d1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d20:	2300      	movs	r3, #0
 8003d22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d24:	2300      	movs	r3, #0
 8003d26:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d28:	f107 031c 	add.w	r3, r7, #28
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003d32:	f001 fd55 	bl	80057e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_RST_Pin LORA_NSS_Pin */
  GPIO_InitStruct.Pin = LORA_RST_Pin|LORA_NSS_Pin;
 8003d36:	2330      	movs	r3, #48	; 0x30
 8003d38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d42:	2300      	movs	r3, #0
 8003d44:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d46:	f107 031c 	add.w	r3, r7, #28
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	4818      	ldr	r0, [pc, #96]	; (8003db0 <MX_GPIO_Init+0x194>)
 8003d4e:	f001 fd47 	bl	80057e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCPFAULT_Pin */
  GPIO_InitStruct.Pin = OCPFAULT_Pin;
 8003d52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OCPFAULT_GPIO_Port, &GPIO_InitStruct);
 8003d60:	f107 031c 	add.w	r3, r7, #28
 8003d64:	4619      	mov	r1, r3
 8003d66:	4811      	ldr	r0, [pc, #68]	; (8003dac <MX_GPIO_Init+0x190>)
 8003d68:	f001 fd3a 	bl	80057e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED0_Pin LED1_Pin LED2_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin;
 8003d6c:	2378      	movs	r3, #120	; 0x78
 8003d6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d70:	2301      	movs	r3, #1
 8003d72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d74:	2300      	movs	r3, #0
 8003d76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d7c:	f107 031c 	add.w	r3, r7, #28
 8003d80:	4619      	mov	r1, r3
 8003d82:	480c      	ldr	r0, [pc, #48]	; (8003db4 <MX_GPIO_Init+0x198>)
 8003d84:	f001 fd2c 	bl	80057e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : POWERGOOD_Pin */
  GPIO_InitStruct.Pin = POWERGOOD_Pin;
 8003d88:	2320      	movs	r3, #32
 8003d8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d90:	2300      	movs	r3, #0
 8003d92:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(POWERGOOD_GPIO_Port, &GPIO_InitStruct);
 8003d94:	f107 031c 	add.w	r3, r7, #28
 8003d98:	4619      	mov	r1, r3
 8003d9a:	4807      	ldr	r0, [pc, #28]	; (8003db8 <MX_GPIO_Init+0x19c>)
 8003d9c:	f001 fd20 	bl	80057e0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003da0:	bf00      	nop
 8003da2:	3730      	adds	r7, #48	; 0x30
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	40021000 	.word	0x40021000
 8003dac:	48001000 	.word	0x48001000
 8003db0:	48000800 	.word	0x48000800
 8003db4:	48000c00 	.word	0x48000c00
 8003db8:	48000400 	.word	0x48000400

08003dbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003dc0:	b672      	cpsid	i
}
 8003dc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  printf("Error_Handler() called");
 8003dc4:	4801      	ldr	r0, [pc, #4]	; (8003dcc <Error_Handler+0x10>)
 8003dc6:	f013 f84f 	bl	8016e68 <iprintf>
  while (1)
 8003dca:	e7fe      	b.n	8003dca <Error_Handler+0xe>
 8003dcc:	0801954c 	.word	0x0801954c

08003dd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b083      	sub	sp, #12
 8003dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dd6:	4b0f      	ldr	r3, [pc, #60]	; (8003e14 <HAL_MspInit+0x44>)
 8003dd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dda:	4a0e      	ldr	r2, [pc, #56]	; (8003e14 <HAL_MspInit+0x44>)
 8003ddc:	f043 0301 	orr.w	r3, r3, #1
 8003de0:	6613      	str	r3, [r2, #96]	; 0x60
 8003de2:	4b0c      	ldr	r3, [pc, #48]	; (8003e14 <HAL_MspInit+0x44>)
 8003de4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003de6:	f003 0301 	and.w	r3, r3, #1
 8003dea:	607b      	str	r3, [r7, #4]
 8003dec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003dee:	4b09      	ldr	r3, [pc, #36]	; (8003e14 <HAL_MspInit+0x44>)
 8003df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003df2:	4a08      	ldr	r2, [pc, #32]	; (8003e14 <HAL_MspInit+0x44>)
 8003df4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003df8:	6593      	str	r3, [r2, #88]	; 0x58
 8003dfa:	4b06      	ldr	r3, [pc, #24]	; (8003e14 <HAL_MspInit+0x44>)
 8003dfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e02:	603b      	str	r3, [r7, #0]
 8003e04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e06:	bf00      	nop
 8003e08:	370c      	adds	r7, #12
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop
 8003e14:	40021000 	.word	0x40021000

08003e18 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b0ae      	sub	sp, #184	; 0xb8
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e20:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003e24:	2200      	movs	r2, #0
 8003e26:	601a      	str	r2, [r3, #0]
 8003e28:	605a      	str	r2, [r3, #4]
 8003e2a:	609a      	str	r2, [r3, #8]
 8003e2c:	60da      	str	r2, [r3, #12]
 8003e2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003e30:	f107 0310 	add.w	r3, r7, #16
 8003e34:	2294      	movs	r2, #148	; 0x94
 8003e36:	2100      	movs	r1, #0
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f012 fac3 	bl	80163c4 <memset>
  if(hi2c->Instance==I2C1)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a21      	ldr	r2, [pc, #132]	; (8003ec8 <HAL_I2C_MspInit+0xb0>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d13a      	bne.n	8003ebe <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003e48:	2340      	movs	r3, #64	; 0x40
 8003e4a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e50:	f107 0310 	add.w	r3, r7, #16
 8003e54:	4618      	mov	r0, r3
 8003e56:	f005 fae3 	bl	8009420 <HAL_RCCEx_PeriphCLKConfig>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d001      	beq.n	8003e64 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003e60:	f7ff ffac 	bl	8003dbc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e64:	4b19      	ldr	r3, [pc, #100]	; (8003ecc <HAL_I2C_MspInit+0xb4>)
 8003e66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e68:	4a18      	ldr	r2, [pc, #96]	; (8003ecc <HAL_I2C_MspInit+0xb4>)
 8003e6a:	f043 0302 	orr.w	r3, r3, #2
 8003e6e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e70:	4b16      	ldr	r3, [pc, #88]	; (8003ecc <HAL_I2C_MspInit+0xb4>)
 8003e72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e74:	f003 0302 	and.w	r3, r3, #2
 8003e78:	60fb      	str	r3, [r7, #12]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003e7c:	23c0      	movs	r3, #192	; 0xc0
 8003e7e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e82:	2312      	movs	r3, #18
 8003e84:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003e94:	2304      	movs	r3, #4
 8003e96:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e9a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	480b      	ldr	r0, [pc, #44]	; (8003ed0 <HAL_I2C_MspInit+0xb8>)
 8003ea2:	f001 fc9d 	bl	80057e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003ea6:	4b09      	ldr	r3, [pc, #36]	; (8003ecc <HAL_I2C_MspInit+0xb4>)
 8003ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eaa:	4a08      	ldr	r2, [pc, #32]	; (8003ecc <HAL_I2C_MspInit+0xb4>)
 8003eac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003eb0:	6593      	str	r3, [r2, #88]	; 0x58
 8003eb2:	4b06      	ldr	r3, [pc, #24]	; (8003ecc <HAL_I2C_MspInit+0xb4>)
 8003eb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eb6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003eba:	60bb      	str	r3, [r7, #8]
 8003ebc:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003ebe:	bf00      	nop
 8003ec0:	37b8      	adds	r7, #184	; 0xb8
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	40005400 	.word	0x40005400
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	48000400 	.word	0x48000400

08003ed4 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a0a      	ldr	r2, [pc, #40]	; (8003f0c <HAL_I2C_MspDeInit+0x38>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d10d      	bne.n	8003f02 <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8003ee6:	4b0a      	ldr	r3, [pc, #40]	; (8003f10 <HAL_I2C_MspDeInit+0x3c>)
 8003ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eea:	4a09      	ldr	r2, [pc, #36]	; (8003f10 <HAL_I2C_MspDeInit+0x3c>)
 8003eec:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003ef0:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8003ef2:	2140      	movs	r1, #64	; 0x40
 8003ef4:	4807      	ldr	r0, [pc, #28]	; (8003f14 <HAL_I2C_MspDeInit+0x40>)
 8003ef6:	f001 fe05 	bl	8005b04 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8003efa:	2180      	movs	r1, #128	; 0x80
 8003efc:	4805      	ldr	r0, [pc, #20]	; (8003f14 <HAL_I2C_MspDeInit+0x40>)
 8003efe:	f001 fe01 	bl	8005b04 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8003f02:	bf00      	nop
 8003f04:	3708      	adds	r7, #8
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	40005400 	.word	0x40005400
 8003f10:	40021000 	.word	0x40021000
 8003f14:	48000400 	.word	0x48000400

08003f18 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b0b0      	sub	sp, #192	; 0xc0
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f20:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003f24:	2200      	movs	r2, #0
 8003f26:	601a      	str	r2, [r3, #0]
 8003f28:	605a      	str	r2, [r3, #4]
 8003f2a:	609a      	str	r2, [r3, #8]
 8003f2c:	60da      	str	r2, [r3, #12]
 8003f2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f30:	f107 0318 	add.w	r3, r7, #24
 8003f34:	2294      	movs	r2, #148	; 0x94
 8003f36:	2100      	movs	r1, #0
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f012 fa43 	bl	80163c4 <memset>
  if(hsd->Instance==SDMMC1)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a33      	ldr	r2, [pc, #204]	; (8004010 <HAL_SD_MspInit+0xf8>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d15e      	bne.n	8004006 <HAL_SD_MspInit+0xee>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1;
 8003f48:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003f4c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_HSI48;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f54:	f107 0318 	add.w	r3, r7, #24
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f005 fa61 	bl	8009420 <HAL_RCCEx_PeriphCLKConfig>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d001      	beq.n	8003f68 <HAL_SD_MspInit+0x50>
    {
      Error_Handler();
 8003f64:	f7ff ff2a 	bl	8003dbc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8003f68:	4b2a      	ldr	r3, [pc, #168]	; (8004014 <HAL_SD_MspInit+0xfc>)
 8003f6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f6c:	4a29      	ldr	r2, [pc, #164]	; (8004014 <HAL_SD_MspInit+0xfc>)
 8003f6e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003f72:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003f74:	4b27      	ldr	r3, [pc, #156]	; (8004014 <HAL_SD_MspInit+0xfc>)
 8003f76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f78:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f7c:	617b      	str	r3, [r7, #20]
 8003f7e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f80:	4b24      	ldr	r3, [pc, #144]	; (8004014 <HAL_SD_MspInit+0xfc>)
 8003f82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f84:	4a23      	ldr	r2, [pc, #140]	; (8004014 <HAL_SD_MspInit+0xfc>)
 8003f86:	f043 0304 	orr.w	r3, r3, #4
 8003f8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003f8c:	4b21      	ldr	r3, [pc, #132]	; (8004014 <HAL_SD_MspInit+0xfc>)
 8003f8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f90:	f003 0304 	and.w	r3, r3, #4
 8003f94:	613b      	str	r3, [r7, #16]
 8003f96:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f98:	4b1e      	ldr	r3, [pc, #120]	; (8004014 <HAL_SD_MspInit+0xfc>)
 8003f9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f9c:	4a1d      	ldr	r2, [pc, #116]	; (8004014 <HAL_SD_MspInit+0xfc>)
 8003f9e:	f043 0308 	orr.w	r3, r3, #8
 8003fa2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003fa4:	4b1b      	ldr	r3, [pc, #108]	; (8004014 <HAL_SD_MspInit+0xfc>)
 8003fa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fa8:	f003 0308 	and.w	r3, r3, #8
 8003fac:	60fb      	str	r3, [r7, #12]
 8003fae:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8003fb0:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8003fb4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fb8:	2302      	movs	r3, #2
 8003fba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003fca:	230c      	movs	r3, #12
 8003fcc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fd0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	4810      	ldr	r0, [pc, #64]	; (8004018 <HAL_SD_MspInit+0x100>)
 8003fd8:	f001 fc02 	bl	80057e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003fdc:	2304      	movs	r3, #4
 8003fde:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fe2:	2302      	movs	r3, #2
 8003fe4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003ff4:	230c      	movs	r3, #12
 8003ff6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ffa:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003ffe:	4619      	mov	r1, r3
 8004000:	4806      	ldr	r0, [pc, #24]	; (800401c <HAL_SD_MspInit+0x104>)
 8004002:	f001 fbed 	bl	80057e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8004006:	bf00      	nop
 8004008:	37c0      	adds	r7, #192	; 0xc0
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	50062400 	.word	0x50062400
 8004014:	40021000 	.word	0x40021000
 8004018:	48000800 	.word	0x48000800
 800401c:	48000c00 	.word	0x48000c00

08004020 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b08a      	sub	sp, #40	; 0x28
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004028:	f107 0314 	add.w	r3, r7, #20
 800402c:	2200      	movs	r2, #0
 800402e:	601a      	str	r2, [r3, #0]
 8004030:	605a      	str	r2, [r3, #4]
 8004032:	609a      	str	r2, [r3, #8]
 8004034:	60da      	str	r2, [r3, #12]
 8004036:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a17      	ldr	r2, [pc, #92]	; (800409c <HAL_SPI_MspInit+0x7c>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d128      	bne.n	8004094 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004042:	4b17      	ldr	r3, [pc, #92]	; (80040a0 <HAL_SPI_MspInit+0x80>)
 8004044:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004046:	4a16      	ldr	r2, [pc, #88]	; (80040a0 <HAL_SPI_MspInit+0x80>)
 8004048:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800404c:	6613      	str	r3, [r2, #96]	; 0x60
 800404e:	4b14      	ldr	r3, [pc, #80]	; (80040a0 <HAL_SPI_MspInit+0x80>)
 8004050:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004052:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004056:	613b      	str	r3, [r7, #16]
 8004058:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800405a:	4b11      	ldr	r3, [pc, #68]	; (80040a0 <HAL_SPI_MspInit+0x80>)
 800405c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800405e:	4a10      	ldr	r2, [pc, #64]	; (80040a0 <HAL_SPI_MspInit+0x80>)
 8004060:	f043 0301 	orr.w	r3, r3, #1
 8004064:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004066:	4b0e      	ldr	r3, [pc, #56]	; (80040a0 <HAL_SPI_MspInit+0x80>)
 8004068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	60fb      	str	r3, [r7, #12]
 8004070:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004072:	23f0      	movs	r3, #240	; 0xf0
 8004074:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004076:	2302      	movs	r3, #2
 8004078:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800407a:	2300      	movs	r3, #0
 800407c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800407e:	2303      	movs	r3, #3
 8004080:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004082:	2305      	movs	r3, #5
 8004084:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004086:	f107 0314 	add.w	r3, r7, #20
 800408a:	4619      	mov	r1, r3
 800408c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004090:	f001 fba6 	bl	80057e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004094:	bf00      	nop
 8004096:	3728      	adds	r7, #40	; 0x28
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}
 800409c:	40013000 	.word	0x40013000
 80040a0:	40021000 	.word	0x40021000

080040a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b085      	sub	sp, #20
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a0a      	ldr	r2, [pc, #40]	; (80040dc <HAL_TIM_Base_MspInit+0x38>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d10b      	bne.n	80040ce <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 80040b6:	4b0a      	ldr	r3, [pc, #40]	; (80040e0 <HAL_TIM_Base_MspInit+0x3c>)
 80040b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040ba:	4a09      	ldr	r2, [pc, #36]	; (80040e0 <HAL_TIM_Base_MspInit+0x3c>)
 80040bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040c0:	6613      	str	r3, [r2, #96]	; 0x60
 80040c2:	4b07      	ldr	r3, [pc, #28]	; (80040e0 <HAL_TIM_Base_MspInit+0x3c>)
 80040c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80040ca:	60fb      	str	r3, [r7, #12]
 80040cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80040ce:	bf00      	nop
 80040d0:	3714      	adds	r7, #20
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr
 80040da:	bf00      	nop
 80040dc:	40014800 	.word	0x40014800
 80040e0:	40021000 	.word	0x40021000

080040e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b0b0      	sub	sp, #192	; 0xc0
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040ec:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80040f0:	2200      	movs	r2, #0
 80040f2:	601a      	str	r2, [r3, #0]
 80040f4:	605a      	str	r2, [r3, #4]
 80040f6:	609a      	str	r2, [r3, #8]
 80040f8:	60da      	str	r2, [r3, #12]
 80040fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80040fc:	f107 0318 	add.w	r3, r7, #24
 8004100:	2294      	movs	r2, #148	; 0x94
 8004102:	2100      	movs	r1, #0
 8004104:	4618      	mov	r0, r3
 8004106:	f012 f95d 	bl	80163c4 <memset>
  if(huart->Instance==USART1)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a43      	ldr	r2, [pc, #268]	; (800421c <HAL_UART_MspInit+0x138>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d13d      	bne.n	8004190 <HAL_UART_MspInit+0xac>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004114:	2301      	movs	r3, #1
 8004116:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004118:	2300      	movs	r3, #0
 800411a:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800411c:	f107 0318 	add.w	r3, r7, #24
 8004120:	4618      	mov	r0, r3
 8004122:	f005 f97d 	bl	8009420 <HAL_RCCEx_PeriphCLKConfig>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d001      	beq.n	8004130 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800412c:	f7ff fe46 	bl	8003dbc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004130:	4b3b      	ldr	r3, [pc, #236]	; (8004220 <HAL_UART_MspInit+0x13c>)
 8004132:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004134:	4a3a      	ldr	r2, [pc, #232]	; (8004220 <HAL_UART_MspInit+0x13c>)
 8004136:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800413a:	6613      	str	r3, [r2, #96]	; 0x60
 800413c:	4b38      	ldr	r3, [pc, #224]	; (8004220 <HAL_UART_MspInit+0x13c>)
 800413e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004140:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004144:	617b      	str	r3, [r7, #20]
 8004146:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004148:	4b35      	ldr	r3, [pc, #212]	; (8004220 <HAL_UART_MspInit+0x13c>)
 800414a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800414c:	4a34      	ldr	r2, [pc, #208]	; (8004220 <HAL_UART_MspInit+0x13c>)
 800414e:	f043 0301 	orr.w	r3, r3, #1
 8004152:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004154:	4b32      	ldr	r3, [pc, #200]	; (8004220 <HAL_UART_MspInit+0x13c>)
 8004156:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	613b      	str	r3, [r7, #16]
 800415e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
 8004160:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004164:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004168:	2302      	movs	r3, #2
 800416a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800416e:	2300      	movs	r3, #0
 8004170:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004174:	2303      	movs	r3, #3
 8004176:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800417a:	2307      	movs	r3, #7
 800417c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004180:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004184:	4619      	mov	r1, r3
 8004186:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800418a:	f001 fb29 	bl	80057e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800418e:	e040      	b.n	8004212 <HAL_UART_MspInit+0x12e>
  else if(huart->Instance==USART2)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a23      	ldr	r2, [pc, #140]	; (8004224 <HAL_UART_MspInit+0x140>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d13b      	bne.n	8004212 <HAL_UART_MspInit+0x12e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800419a:	2302      	movs	r3, #2
 800419c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800419e:	2300      	movs	r3, #0
 80041a0:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80041a2:	f107 0318 	add.w	r3, r7, #24
 80041a6:	4618      	mov	r0, r3
 80041a8:	f005 f93a 	bl	8009420 <HAL_RCCEx_PeriphCLKConfig>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d001      	beq.n	80041b6 <HAL_UART_MspInit+0xd2>
      Error_Handler();
 80041b2:	f7ff fe03 	bl	8003dbc <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80041b6:	4b1a      	ldr	r3, [pc, #104]	; (8004220 <HAL_UART_MspInit+0x13c>)
 80041b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ba:	4a19      	ldr	r2, [pc, #100]	; (8004220 <HAL_UART_MspInit+0x13c>)
 80041bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80041c0:	6593      	str	r3, [r2, #88]	; 0x58
 80041c2:	4b17      	ldr	r3, [pc, #92]	; (8004220 <HAL_UART_MspInit+0x13c>)
 80041c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ca:	60fb      	str	r3, [r7, #12]
 80041cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041ce:	4b14      	ldr	r3, [pc, #80]	; (8004220 <HAL_UART_MspInit+0x13c>)
 80041d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041d2:	4a13      	ldr	r2, [pc, #76]	; (8004220 <HAL_UART_MspInit+0x13c>)
 80041d4:	f043 0301 	orr.w	r3, r3, #1
 80041d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80041da:	4b11      	ldr	r3, [pc, #68]	; (8004220 <HAL_UART_MspInit+0x13c>)
 80041dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041de:	f003 0301 	and.w	r3, r3, #1
 80041e2:	60bb      	str	r3, [r7, #8]
 80041e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 80041e6:	230c      	movs	r3, #12
 80041e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041ec:	2302      	movs	r3, #2
 80041ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041f2:	2300      	movs	r3, #0
 80041f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041f8:	2303      	movs	r3, #3
 80041fa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80041fe:	2307      	movs	r3, #7
 8004200:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004204:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004208:	4619      	mov	r1, r3
 800420a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800420e:	f001 fae7 	bl	80057e0 <HAL_GPIO_Init>
}
 8004212:	bf00      	nop
 8004214:	37c0      	adds	r7, #192	; 0xc0
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	40013800 	.word	0x40013800
 8004220:	40021000 	.word	0x40021000
 8004224:	40004400 	.word	0x40004400

08004228 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 800422c:	f005 f81c 	bl	8009268 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004230:	e7fe      	b.n	8004230 <NMI_Handler+0x8>

08004232 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004232:	b480      	push	{r7}
 8004234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004236:	e7fe      	b.n	8004236 <HardFault_Handler+0x4>

08004238 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004238:	b480      	push	{r7}
 800423a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800423c:	e7fe      	b.n	800423c <MemManage_Handler+0x4>

0800423e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800423e:	b480      	push	{r7}
 8004240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004242:	e7fe      	b.n	8004242 <BusFault_Handler+0x4>

08004244 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004244:	b480      	push	{r7}
 8004246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004248:	e7fe      	b.n	8004248 <UsageFault_Handler+0x4>

0800424a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800424a:	b480      	push	{r7}
 800424c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800424e:	bf00      	nop
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr

08004258 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800425c:	bf00      	nop
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr

08004266 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004266:	b480      	push	{r7}
 8004268:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800426a:	bf00      	nop
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004278:	f001 f8a2 	bl	80053c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800427c:	bf00      	nop
 800427e:	bd80      	pop	{r7, pc}

08004280 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
  if (tick) {tick--;}
 8004284:	4b0e      	ldr	r3, [pc, #56]	; (80042c0 <TIM1_TRG_COM_TIM17_IRQHandler+0x40>)
 8004286:	781b      	ldrb	r3, [r3, #0]
 8004288:	b2db      	uxtb	r3, r3
 800428a:	2b00      	cmp	r3, #0
 800428c:	d006      	beq.n	800429c <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>
 800428e:	4b0c      	ldr	r3, [pc, #48]	; (80042c0 <TIM1_TRG_COM_TIM17_IRQHandler+0x40>)
 8004290:	781b      	ldrb	r3, [r3, #0]
 8004292:	b2db      	uxtb	r3, r3
 8004294:	3b01      	subs	r3, #1
 8004296:	b2da      	uxtb	r2, r3
 8004298:	4b09      	ldr	r3, [pc, #36]	; (80042c0 <TIM1_TRG_COM_TIM17_IRQHandler+0x40>)
 800429a:	701a      	strb	r2, [r3, #0]
  if (tickGPS) {tickGPS--;}
 800429c:	4b09      	ldr	r3, [pc, #36]	; (80042c4 <TIM1_TRG_COM_TIM17_IRQHandler+0x44>)
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d006      	beq.n	80042b4 <TIM1_TRG_COM_TIM17_IRQHandler+0x34>
 80042a6:	4b07      	ldr	r3, [pc, #28]	; (80042c4 <TIM1_TRG_COM_TIM17_IRQHandler+0x44>)
 80042a8:	781b      	ldrb	r3, [r3, #0]
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	3b01      	subs	r3, #1
 80042ae:	b2da      	uxtb	r2, r3
 80042b0:	4b04      	ldr	r3, [pc, #16]	; (80042c4 <TIM1_TRG_COM_TIM17_IRQHandler+0x44>)
 80042b2:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80042b4:	4804      	ldr	r0, [pc, #16]	; (80042c8 <TIM1_TRG_COM_TIM17_IRQHandler+0x48>)
 80042b6:	f008 fc0a 	bl	800cace <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80042ba:	bf00      	nop
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	20000ebc 	.word	0x20000ebc
 80042c4:	20000ebd 	.word	0x20000ebd
 80042c8:	20000704 	.word	0x20000704

080042cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

    char c = huart2.Instance->RDR;
 80042d2:	4b22      	ldr	r3, [pc, #136]	; (800435c <USART2_IRQHandler+0x90>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80042d8:	b29b      	uxth	r3, r3
 80042da:	71fb      	strb	r3, [r7, #7]
    if (gps_rxBufferPos < gps_RXBUFSIZE - 1)
 80042dc:	4b20      	ldr	r3, [pc, #128]	; (8004360 <USART2_IRQHandler+0x94>)
 80042de:	781b      	ldrb	r3, [r3, #0]
    	{ gps_rxBuffer[gps_rxBufferPos++] = (uint8_t) c; }
 80042e0:	4b20      	ldr	r3, [pc, #128]	; (8004364 <USART2_IRQHandler+0x98>)
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	4b1e      	ldr	r3, [pc, #120]	; (8004360 <USART2_IRQHandler+0x94>)
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	1c59      	adds	r1, r3, #1
 80042ec:	b2c8      	uxtb	r0, r1
 80042ee:	491c      	ldr	r1, [pc, #112]	; (8004360 <USART2_IRQHandler+0x94>)
 80042f0:	7008      	strb	r0, [r1, #0]
 80042f2:	4413      	add	r3, r2
 80042f4:	79fa      	ldrb	r2, [r7, #7]
 80042f6:	701a      	strb	r2, [r3, #0]

    if ((c == '\n') && (gps_send_ready))// && (tickGPS == 0))// && (tickGPS == 0)) //(c == '\r') ||
 80042f8:	79fb      	ldrb	r3, [r7, #7]
 80042fa:	2b0a      	cmp	r3, #10
 80042fc:	d126      	bne.n	800434c <USART2_IRQHandler+0x80>
 80042fe:	4b1a      	ldr	r3, [pc, #104]	; (8004368 <USART2_IRQHandler+0x9c>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d022      	beq.n	800434c <USART2_IRQHandler+0x80>
    {
    	//tickGPS = 1;
    	gps_rxBuffer[gps_rxBufferPos] = 0;
 8004306:	4b17      	ldr	r3, [pc, #92]	; (8004364 <USART2_IRQHandler+0x98>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a15      	ldr	r2, [pc, #84]	; (8004360 <USART2_IRQHandler+0x94>)
 800430c:	7812      	ldrb	r2, [r2, #0]
 800430e:	b2d2      	uxtb	r2, r2
 8004310:	4413      	add	r3, r2
 8004312:	2200      	movs	r2, #0
 8004314:	701a      	strb	r2, [r3, #0]
    	gps_data_ready |= 1;
 8004316:	4b15      	ldr	r3, [pc, #84]	; (800436c <USART2_IRQHandler+0xa0>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f043 0301 	orr.w	r3, r3, #1
 800431e:	4a13      	ldr	r2, [pc, #76]	; (800436c <USART2_IRQHandler+0xa0>)
 8004320:	6013      	str	r3, [r2, #0]
    	gps_send_ready ^= 1;
 8004322:	4b11      	ldr	r3, [pc, #68]	; (8004368 <USART2_IRQHandler+0x9c>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f083 0301 	eor.w	r3, r3, #1
 800432a:	4a0f      	ldr	r2, [pc, #60]	; (8004368 <USART2_IRQHandler+0x9c>)
 800432c:	6013      	str	r3, [r2, #0]
    	gps_rxBufferPos = 0;
 800432e:	4b0c      	ldr	r3, [pc, #48]	; (8004360 <USART2_IRQHandler+0x94>)
 8004330:	2200      	movs	r2, #0
 8004332:	701a      	strb	r2, [r3, #0]
		if (gps_rxBuffer == gps_rxBuffer1) {gps_rxBuffer = gps_rxBuffer2;}
 8004334:	4b0b      	ldr	r3, [pc, #44]	; (8004364 <USART2_IRQHandler+0x98>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a0d      	ldr	r2, [pc, #52]	; (8004370 <USART2_IRQHandler+0xa4>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d103      	bne.n	8004346 <USART2_IRQHandler+0x7a>
 800433e:	4b09      	ldr	r3, [pc, #36]	; (8004364 <USART2_IRQHandler+0x98>)
 8004340:	4a0c      	ldr	r2, [pc, #48]	; (8004374 <USART2_IRQHandler+0xa8>)
 8004342:	601a      	str	r2, [r3, #0]
 8004344:	e002      	b.n	800434c <USART2_IRQHandler+0x80>
		else {gps_rxBuffer = gps_rxBuffer1;}
 8004346:	4b07      	ldr	r3, [pc, #28]	; (8004364 <USART2_IRQHandler+0x98>)
 8004348:	4a09      	ldr	r2, [pc, #36]	; (8004370 <USART2_IRQHandler+0xa4>)
 800434a:	601a      	str	r2, [r3, #0]

    //HAL_GPIO_TogglePin (LED0_GPIO_Port, LED0_Pin);
	  //rchar = huart2.Instance->RDR;

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800434c:	4803      	ldr	r0, [pc, #12]	; (800435c <USART2_IRQHandler+0x90>)
 800434e:	f009 f9e5 	bl	800d71c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
	//ATOMIC_SET_BIT(huart2.Instance->CR3, USART_CR3_EIE);
  /* USER CODE END USART2_IRQn 1 */
}
 8004352:	bf00      	nop
 8004354:	3708      	adds	r7, #8
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	200007e0 	.word	0x200007e0
 8004360:	20000eb4 	.word	0x20000eb4
 8004364:	20000eb0 	.word	0x20000eb0
 8004368:	20000000 	.word	0x20000000
 800436c:	20000eb8 	.word	0x20000eb8
 8004370:	20000870 	.word	0x20000870
 8004374:	20000b90 	.word	0x20000b90

08004378 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800437c:	4802      	ldr	r0, [pc, #8]	; (8004388 <OTG_FS_IRQHandler+0x10>)
 800437e:	f002 ffff 	bl	8007380 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004382:	bf00      	nop
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	20002834 	.word	0x20002834

0800438c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800438c:	b480      	push	{r7}
 800438e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004390:	4b06      	ldr	r3, [pc, #24]	; (80043ac <SystemInit+0x20>)
 8004392:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004396:	4a05      	ldr	r2, [pc, #20]	; (80043ac <SystemInit+0x20>)
 8004398:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800439c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80043a0:	bf00      	nop
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop
 80043ac:	e000ed00 	.word	0xe000ed00

080043b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80043b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80043e8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80043b4:	f7ff ffea 	bl	800438c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80043b8:	480c      	ldr	r0, [pc, #48]	; (80043ec <LoopForever+0x6>)
  ldr r1, =_edata
 80043ba:	490d      	ldr	r1, [pc, #52]	; (80043f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80043bc:	4a0d      	ldr	r2, [pc, #52]	; (80043f4 <LoopForever+0xe>)
  movs r3, #0
 80043be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80043c0:	e002      	b.n	80043c8 <LoopCopyDataInit>

080043c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80043c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80043c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80043c6:	3304      	adds	r3, #4

080043c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80043c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80043ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80043cc:	d3f9      	bcc.n	80043c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80043ce:	4a0a      	ldr	r2, [pc, #40]	; (80043f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80043d0:	4c0a      	ldr	r4, [pc, #40]	; (80043fc <LoopForever+0x16>)
  movs r3, #0
 80043d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80043d4:	e001      	b.n	80043da <LoopFillZerobss>

080043d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80043d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80043d8:	3204      	adds	r2, #4

080043da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80043da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80043dc:	d3fb      	bcc.n	80043d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80043de:	f011 ffb7 	bl	8016350 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80043e2:	f7fe fd09 	bl	8002df8 <main>

080043e6 <LoopForever>:

LoopForever:
    b LoopForever
 80043e6:	e7fe      	b.n	80043e6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80043e8:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80043ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80043f0:	20000354 	.word	0x20000354
  ldr r2, =_sidata
 80043f4:	08019b08 	.word	0x08019b08
  ldr r2, =_sbss
 80043f8:	20000354 	.word	0x20000354
  ldr r4, =_ebss
 80043fc:	20002f74 	.word	0x20002f74

08004400 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004400:	e7fe      	b.n	8004400 <ADC1_IRQHandler>
	...

08004404 <LSM6DSO_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_RegisterBusIO(LSM6DSO_Object_t *pObj, LSM6DSO_IO_t *pIO)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 800440e:	2300      	movs	r3, #0
 8004410:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d103      	bne.n	8004420 <LSM6DSO_RegisterBusIO+0x1c>
  {
    ret = LSM6DSO_ERROR;
 8004418:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800441c:	60fb      	str	r3, [r7, #12]
 800441e:	e051      	b.n	80044c4 <LSM6DSO_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	685a      	ldr	r2, [r3, #4]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	689a      	ldr	r2, [r3, #8]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	7b1a      	ldrb	r2, [r3, #12]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	691a      	ldr	r2, [r3, #16]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	695a      	ldr	r2, [r3, #20]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	699a      	ldr	r2, [r3, #24]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a1d      	ldr	r2, [pc, #116]	; (80044d0 <LSM6DSO_RegisterBusIO+0xcc>)
 800445c:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4a1c      	ldr	r2, [pc, #112]	; (80044d4 <LSM6DSO_RegisterBusIO+0xd0>)
 8004462:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	69da      	ldr	r2, [r3, #28]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle   = pObj;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init == NULL)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d103      	bne.n	8004482 <LSM6DSO_RegisterBusIO+0x7e>
    {
      ret = LSM6DSO_ERROR;
 800447a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800447e:	60fb      	str	r3, [r7, #12]
 8004480:	e020      	b.n	80044c4 <LSM6DSO_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LSM6DSO_OK)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4798      	blx	r3
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	d003      	beq.n	8004496 <LSM6DSO_RegisterBusIO+0x92>
    {
      ret = LSM6DSO_ERROR;
 800448e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004492:	60fb      	str	r3, [r7, #12]
 8004494:	e016      	b.n	80044c4 <LSM6DSO_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSO_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	2b02      	cmp	r3, #2
 800449c:	d112      	bne.n	80044c4 <LSM6DSO_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d10d      	bne.n	80044c4 <LSM6DSO_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 80044a8:	230c      	movs	r3, #12
 80044aa:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSO_Write_Reg(pObj, LSM6DSO_CTRL3_C, data) != LSM6DSO_OK)
 80044ac:	7afb      	ldrb	r3, [r7, #11]
 80044ae:	461a      	mov	r2, r3
 80044b0:	2112      	movs	r1, #18
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f000 fa12 	bl	80048dc <LSM6DSO_Write_Reg>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d002      	beq.n	80044c4 <LSM6DSO_RegisterBusIO+0xc0>
          {
            ret = LSM6DSO_ERROR;
 80044be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80044c2:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 80044c4:	68fb      	ldr	r3, [r7, #12]
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3710      	adds	r7, #16
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	08004913 	.word	0x08004913
 80044d4:	08004949 	.word	0x08004949

080044d8 <LSM6DSO_Init>:
  * @brief  Initialize the LSM6DSO sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Init(LSM6DSO_Object_t *pObj)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  /* Disable I3C */
  if (lsm6dso_i3c_disable_set(&(pObj->Ctx), LSM6DSO_I3C_DISABLE) != LSM6DSO_OK)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	3320      	adds	r3, #32
 80044e4:	2180      	movs	r1, #128	; 0x80
 80044e6:	4618      	mov	r0, r3
 80044e8:	f000 fe40 	bl	800516c <lsm6dso_i3c_disable_set>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d002      	beq.n	80044f8 <LSM6DSO_Init+0x20>
  {
    return LSM6DSO_ERROR;
 80044f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80044f6:	e060      	b.n	80045ba <LSM6DSO_Init+0xe2>
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dso_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	3320      	adds	r3, #32
 80044fc:	2101      	movs	r1, #1
 80044fe:	4618      	mov	r0, r3
 8004500:	f000 fe0e 	bl	8005120 <lsm6dso_auto_increment_set>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d002      	beq.n	8004510 <LSM6DSO_Init+0x38>
  {
    return LSM6DSO_ERROR;
 800450a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800450e:	e054      	b.n	80045ba <LSM6DSO_Init+0xe2>
  }

  /* Enable BDU */
  if (lsm6dso_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	3320      	adds	r3, #32
 8004514:	2101      	movs	r1, #1
 8004516:	4618      	mov	r0, r3
 8004518:	f000 fd20 	bl	8004f5c <lsm6dso_block_data_update_set>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d002      	beq.n	8004528 <LSM6DSO_Init+0x50>
  {
    return LSM6DSO_ERROR;
 8004522:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004526:	e048      	b.n	80045ba <LSM6DSO_Init+0xe2>
  }

  /* FIFO mode selection */
  if (lsm6dso_fifo_mode_set(&(pObj->Ctx), LSM6DSO_BYPASS_MODE) != LSM6DSO_OK)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	3320      	adds	r3, #32
 800452c:	2100      	movs	r1, #0
 800452e:	4618      	mov	r0, r3
 8004530:	f000 fe62 	bl	80051f8 <lsm6dso_fifo_mode_set>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d002      	beq.n	8004540 <LSM6DSO_Init+0x68>
  {
    return LSM6DSO_ERROR;
 800453a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800453e:	e03c      	b.n	80045ba <LSM6DSO_Init+0xe2>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSO_XL_ODR_104Hz;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2204      	movs	r2, #4
 8004544:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  /* Output data rate selection - power down. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	3320      	adds	r3, #32
 800454c:	2100      	movs	r1, #0
 800454e:	4618      	mov	r0, r3
 8004550:	f000 faa4 	bl	8004a9c <lsm6dso_xl_data_rate_set>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d002      	beq.n	8004560 <LSM6DSO_Init+0x88>
  {
    return LSM6DSO_ERROR;
 800455a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800455e:	e02c      	b.n	80045ba <LSM6DSO_Init+0xe2>
  }

  /* Full scale selection. */
  if (lsm6dso_xl_full_scale_set(&(pObj->Ctx), LSM6DSO_2g) != LSM6DSO_OK)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	3320      	adds	r3, #32
 8004564:	2100      	movs	r1, #0
 8004566:	4618      	mov	r0, r3
 8004568:	f000 fa39 	bl	80049de <lsm6dso_xl_full_scale_set>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d002      	beq.n	8004578 <LSM6DSO_Init+0xa0>
  {
    return LSM6DSO_ERROR;
 8004572:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004576:	e020      	b.n	80045ba <LSM6DSO_Init+0xe2>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSO_GY_ODR_104Hz;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2204      	movs	r2, #4
 800457c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Output data rate selection - power down. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), LSM6DSO_GY_ODR_OFF) != LSM6DSO_OK)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	3320      	adds	r3, #32
 8004584:	2100      	movs	r1, #0
 8004586:	4618      	mov	r0, r3
 8004588:	f000 fbec 	bl	8004d64 <lsm6dso_gy_data_rate_set>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d002      	beq.n	8004598 <LSM6DSO_Init+0xc0>
  {
    return LSM6DSO_ERROR;
 8004592:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004596:	e010      	b.n	80045ba <LSM6DSO_Init+0xe2>
  }

  /* Full scale selection. */
  if (lsm6dso_gy_full_scale_set(&(pObj->Ctx), LSM6DSO_2000dps) != LSM6DSO_OK)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	3320      	adds	r3, #32
 800459c:	2106      	movs	r1, #6
 800459e:	4618      	mov	r0, r3
 80045a0:	f000 fb78 	bl	8004c94 <lsm6dso_gy_full_scale_set>
 80045a4:	4603      	mov	r3, r0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d002      	beq.n	80045b0 <LSM6DSO_Init+0xd8>
  {
    return LSM6DSO_ERROR;
 80045aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80045ae:	e004      	b.n	80045ba <LSM6DSO_Init+0xe2>
  }

  pObj->is_initialized = 1;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2201      	movs	r2, #1
 80045b4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LSM6DSO_OK;
 80045b8:	2300      	movs	r3, #0
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3708      	adds	r7, #8
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <LSM6DSO_ACC_Enable>:
  * @brief  Enable the LSM6DSO accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_Enable(LSM6DSO_Object_t *pObj)
{
 80045c2:	b580      	push	{r7, lr}
 80045c4:	b082      	sub	sp, #8
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d101      	bne.n	80045d8 <LSM6DSO_ACC_Enable+0x16>
  {
    return LSM6DSO_OK;
 80045d4:	2300      	movs	r3, #0
 80045d6:	e014      	b.n	8004602 <LSM6DSO_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSO_OK)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f103 0220 	add.w	r2, r3, #32
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 80045e4:	4619      	mov	r1, r3
 80045e6:	4610      	mov	r0, r2
 80045e8:	f000 fa58 	bl	8004a9c <lsm6dso_xl_data_rate_set>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d002      	beq.n	80045f8 <LSM6DSO_ACC_Enable+0x36>
  {
    return LSM6DSO_ERROR;
 80045f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80045f6:	e004      	b.n	8004602 <LSM6DSO_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LSM6DSO_OK;
 8004600:	2300      	movs	r3, #0
}
 8004602:	4618      	mov	r0, r3
 8004604:	3708      	adds	r7, #8
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
	...

0800460c <LSM6DSO_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetSensitivity(LSM6DSO_Object_t *pObj, float_t *Sensitivity)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b084      	sub	sp, #16
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8004616:	2300      	movs	r3, #0
 8004618:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO_OK)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	3320      	adds	r3, #32
 800461e:	f107 020b 	add.w	r2, r7, #11
 8004622:	4611      	mov	r1, r2
 8004624:	4618      	mov	r0, r3
 8004626:	f000 fa01 	bl	8004a2c <lsm6dso_xl_full_scale_get>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d002      	beq.n	8004636 <LSM6DSO_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSO_ERROR;
 8004630:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004634:	e023      	b.n	800467e <LSM6DSO_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 8004636:	7afb      	ldrb	r3, [r7, #11]
 8004638:	2b03      	cmp	r3, #3
 800463a:	d81b      	bhi.n	8004674 <LSM6DSO_ACC_GetSensitivity+0x68>
 800463c:	a201      	add	r2, pc, #4	; (adr r2, 8004644 <LSM6DSO_ACC_GetSensitivity+0x38>)
 800463e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004642:	bf00      	nop
 8004644:	08004655 	.word	0x08004655
 8004648:	0800466d 	.word	0x0800466d
 800464c:	0800465d 	.word	0x0800465d
 8004650:	08004665 	.word	0x08004665
  {
    case LSM6DSO_2g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_2G;
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	4a0c      	ldr	r2, [pc, #48]	; (8004688 <LSM6DSO_ACC_GetSensitivity+0x7c>)
 8004658:	601a      	str	r2, [r3, #0]
      break;
 800465a:	e00f      	b.n	800467c <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_4g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_4G;
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	4a0b      	ldr	r2, [pc, #44]	; (800468c <LSM6DSO_ACC_GetSensitivity+0x80>)
 8004660:	601a      	str	r2, [r3, #0]
      break;
 8004662:	e00b      	b.n	800467c <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_8g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_8G;
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	4a0a      	ldr	r2, [pc, #40]	; (8004690 <LSM6DSO_ACC_GetSensitivity+0x84>)
 8004668:	601a      	str	r2, [r3, #0]
      break;
 800466a:	e007      	b.n	800467c <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_16g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_16G;
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	4a09      	ldr	r2, [pc, #36]	; (8004694 <LSM6DSO_ACC_GetSensitivity+0x88>)
 8004670:	601a      	str	r2, [r3, #0]
      break;
 8004672:	e003      	b.n	800467c <LSM6DSO_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSO_ERROR;
 8004674:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004678:	60fb      	str	r3, [r7, #12]
      break;
 800467a:	bf00      	nop
  }

  return ret;
 800467c:	68fb      	ldr	r3, [r7, #12]
}
 800467e:	4618      	mov	r0, r3
 8004680:	3710      	adds	r7, #16
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	3d79db23 	.word	0x3d79db23
 800468c:	3df9db23 	.word	0x3df9db23
 8004690:	3e79db23 	.word	0x3e79db23
 8004694:	3ef9db23 	.word	0x3ef9db23

08004698 <LSM6DSO_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetAxes(LSM6DSO_Object_t *pObj, LSM6DSO_Axes_t *Acceleration)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b086      	sub	sp, #24
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;
  float_t sensitivity = 0.0f;
 80046a2:	f04f 0300 	mov.w	r3, #0
 80046a6:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dso_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	3320      	adds	r3, #32
 80046ac:	f107 0210 	add.w	r2, r7, #16
 80046b0:	4611      	mov	r1, r2
 80046b2:	4618      	mov	r0, r3
 80046b4:	f000 fcc3 	bl	800503e <lsm6dso_acceleration_raw_get>
 80046b8:	4603      	mov	r3, r0
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d002      	beq.n	80046c4 <LSM6DSO_ACC_GetAxes+0x2c>
  {
    return LSM6DSO_ERROR;
 80046be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80046c2:	e03c      	b.n	800473e <LSM6DSO_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSO actual sensitivity. */
  if (LSM6DSO_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSO_OK)
 80046c4:	f107 030c 	add.w	r3, r7, #12
 80046c8:	4619      	mov	r1, r3
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f7ff ff9e 	bl	800460c <LSM6DSO_ACC_GetSensitivity>
 80046d0:	4603      	mov	r3, r0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d002      	beq.n	80046dc <LSM6DSO_ACC_GetAxes+0x44>
  {
    return LSM6DSO_ERROR;
 80046d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80046da:	e030      	b.n	800473e <LSM6DSO_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 80046dc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80046e0:	ee07 3a90 	vmov	s15, r3
 80046e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80046e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80046ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80046f4:	ee17 2a90 	vmov	r2, s15
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 80046fc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004700:	ee07 3a90 	vmov	s15, r3
 8004704:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004708:	edd7 7a03 	vldr	s15, [r7, #12]
 800470c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004710:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004714:	ee17 2a90 	vmov	r2, s15
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 800471c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004720:	ee07 3a90 	vmov	s15, r3
 8004724:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004728:	edd7 7a03 	vldr	s15, [r7, #12]
 800472c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004730:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004734:	ee17 2a90 	vmov	r2, s15
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	609a      	str	r2, [r3, #8]

  return LSM6DSO_OK;
 800473c:	2300      	movs	r3, #0
}
 800473e:	4618      	mov	r0, r3
 8004740:	3718      	adds	r7, #24
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}

08004746 <LSM6DSO_GYRO_Enable>:
  * @brief  Enable the LSM6DSO gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_Enable(LSM6DSO_Object_t *pObj)
{
 8004746:	b580      	push	{r7, lr}
 8004748:	b082      	sub	sp, #8
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004754:	2b01      	cmp	r3, #1
 8004756:	d101      	bne.n	800475c <LSM6DSO_GYRO_Enable+0x16>
  {
    return LSM6DSO_OK;
 8004758:	2300      	movs	r3, #0
 800475a:	e014      	b.n	8004786 <LSM6DSO_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSO_OK)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f103 0220 	add.w	r2, r3, #32
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004768:	4619      	mov	r1, r3
 800476a:	4610      	mov	r0, r2
 800476c:	f000 fafa 	bl	8004d64 <lsm6dso_gy_data_rate_set>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d002      	beq.n	800477c <LSM6DSO_GYRO_Enable+0x36>
  {
    return LSM6DSO_ERROR;
 8004776:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800477a:	e004      	b.n	8004786 <LSM6DSO_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

  return LSM6DSO_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3708      	adds	r7, #8
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
	...

08004790 <LSM6DSO_GYRO_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetSensitivity(LSM6DSO_Object_t *pObj, float_t *Sensitivity)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 800479a:	2300      	movs	r3, #0
 800479c:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO_OK)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	3320      	adds	r3, #32
 80047a2:	f107 020b 	add.w	r2, r7, #11
 80047a6:	4611      	mov	r1, r2
 80047a8:	4618      	mov	r0, r3
 80047aa:	f000 fa99 	bl	8004ce0 <lsm6dso_gy_full_scale_get>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d002      	beq.n	80047ba <LSM6DSO_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSO_ERROR;
 80047b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80047b8:	e02d      	b.n	8004816 <LSM6DSO_GYRO_GetSensitivity+0x86>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 80047ba:	7afb      	ldrb	r3, [r7, #11]
 80047bc:	2b06      	cmp	r3, #6
 80047be:	d825      	bhi.n	800480c <LSM6DSO_GYRO_GetSensitivity+0x7c>
 80047c0:	a201      	add	r2, pc, #4	; (adr r2, 80047c8 <LSM6DSO_GYRO_GetSensitivity+0x38>)
 80047c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047c6:	bf00      	nop
 80047c8:	080047ed 	.word	0x080047ed
 80047cc:	080047e5 	.word	0x080047e5
 80047d0:	080047f5 	.word	0x080047f5
 80047d4:	0800480d 	.word	0x0800480d
 80047d8:	080047fd 	.word	0x080047fd
 80047dc:	0800480d 	.word	0x0800480d
 80047e0:	08004805 	.word	0x08004805
  {
    case LSM6DSO_125dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_125DPS;
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	4a0e      	ldr	r2, [pc, #56]	; (8004820 <LSM6DSO_GYRO_GetSensitivity+0x90>)
 80047e8:	601a      	str	r2, [r3, #0]
      break;
 80047ea:	e013      	b.n	8004814 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_250dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_250DPS;
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	4a0d      	ldr	r2, [pc, #52]	; (8004824 <LSM6DSO_GYRO_GetSensitivity+0x94>)
 80047f0:	601a      	str	r2, [r3, #0]
      break;
 80047f2:	e00f      	b.n	8004814 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_500dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_500DPS;
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	4a0c      	ldr	r2, [pc, #48]	; (8004828 <LSM6DSO_GYRO_GetSensitivity+0x98>)
 80047f8:	601a      	str	r2, [r3, #0]
      break;
 80047fa:	e00b      	b.n	8004814 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_1000dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_1000DPS;
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	4a0b      	ldr	r2, [pc, #44]	; (800482c <LSM6DSO_GYRO_GetSensitivity+0x9c>)
 8004800:	601a      	str	r2, [r3, #0]
      break;
 8004802:	e007      	b.n	8004814 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_2000dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_2000DPS;
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	4a0a      	ldr	r2, [pc, #40]	; (8004830 <LSM6DSO_GYRO_GetSensitivity+0xa0>)
 8004808:	601a      	str	r2, [r3, #0]
      break;
 800480a:	e003      	b.n	8004814 <LSM6DSO_GYRO_GetSensitivity+0x84>

    default:
      ret = LSM6DSO_ERROR;
 800480c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004810:	60fb      	str	r3, [r7, #12]
      break;
 8004812:	bf00      	nop
  }

  return ret;
 8004814:	68fb      	ldr	r3, [r7, #12]
}
 8004816:	4618      	mov	r0, r3
 8004818:	3710      	adds	r7, #16
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	408c0000 	.word	0x408c0000
 8004824:	410c0000 	.word	0x410c0000
 8004828:	418c0000 	.word	0x418c0000
 800482c:	420c0000 	.word	0x420c0000
 8004830:	428c0000 	.word	0x428c0000

08004834 <LSM6DSO_GYRO_GetAxes>:
  * @param  pObj the device pObj
  * @param  AngularRate pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetAxes(LSM6DSO_Object_t *pObj, LSM6DSO_Axes_t *AngularRate)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b086      	sub	sp, #24
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;
  float_t sensitivity;

  /* Read raw data values. */
  if (lsm6dso_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	3320      	adds	r3, #32
 8004842:	f107 0210 	add.w	r2, r7, #16
 8004846:	4611      	mov	r1, r2
 8004848:	4618      	mov	r0, r3
 800484a:	f000 fbad 	bl	8004fa8 <lsm6dso_angular_rate_raw_get>
 800484e:	4603      	mov	r3, r0
 8004850:	2b00      	cmp	r3, #0
 8004852:	d002      	beq.n	800485a <LSM6DSO_GYRO_GetAxes+0x26>
  {
    return LSM6DSO_ERROR;
 8004854:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004858:	e03c      	b.n	80048d4 <LSM6DSO_GYRO_GetAxes+0xa0>
  }

  /* Get LSM6DSO actual sensitivity. */
  if (LSM6DSO_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSO_OK)
 800485a:	f107 030c 	add.w	r3, r7, #12
 800485e:	4619      	mov	r1, r3
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f7ff ff95 	bl	8004790 <LSM6DSO_GYRO_GetSensitivity>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d002      	beq.n	8004872 <LSM6DSO_GYRO_GetAxes+0x3e>
  {
    return LSM6DSO_ERROR;
 800486c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004870:	e030      	b.n	80048d4 <LSM6DSO_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 8004872:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004876:	ee07 3a90 	vmov	s15, r3
 800487a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800487e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004882:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004886:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800488a:	ee17 2a90 	vmov	r2, s15
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 8004892:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004896:	ee07 3a90 	vmov	s15, r3
 800489a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800489e:	edd7 7a03 	vldr	s15, [r7, #12]
 80048a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80048aa:	ee17 2a90 	vmov	r2, s15
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 80048b2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80048b6:	ee07 3a90 	vmov	s15, r3
 80048ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80048be:	edd7 7a03 	vldr	s15, [r7, #12]
 80048c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80048ca:	ee17 2a90 	vmov	r2, s15
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	609a      	str	r2, [r3, #8]

  return LSM6DSO_OK;
 80048d2:	2300      	movs	r3, #0
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3718      	adds	r7, #24
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <LSM6DSO_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Write_Reg(LSM6DSO_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b082      	sub	sp, #8
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	460b      	mov	r3, r1
 80048e6:	70fb      	strb	r3, [r7, #3]
 80048e8:	4613      	mov	r3, r2
 80048ea:	70bb      	strb	r3, [r7, #2]
  if (lsm6dso_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSO_OK)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f103 0020 	add.w	r0, r3, #32
 80048f2:	1cba      	adds	r2, r7, #2
 80048f4:	78f9      	ldrb	r1, [r7, #3]
 80048f6:	2301      	movs	r3, #1
 80048f8:	f000 f859 	bl	80049ae <lsm6dso_write_reg>
 80048fc:	4603      	mov	r3, r0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d002      	beq.n	8004908 <LSM6DSO_Write_Reg+0x2c>
  {
    return LSM6DSO_ERROR;
 8004902:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004906:	e000      	b.n	800490a <LSM6DSO_Write_Reg+0x2e>
  }

  return LSM6DSO_OK;
 8004908:	2300      	movs	r3, #0
}
 800490a:	4618      	mov	r0, r3
 800490c:	3708      	adds	r7, #8
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}

08004912 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8004912:	b590      	push	{r4, r7, lr}
 8004914:	b087      	sub	sp, #28
 8004916:	af00      	add	r7, sp, #0
 8004918:	60f8      	str	r0, [r7, #12]
 800491a:	607a      	str	r2, [r7, #4]
 800491c:	461a      	mov	r2, r3
 800491e:	460b      	mov	r3, r1
 8004920:	72fb      	strb	r3, [r7, #11]
 8004922:	4613      	mov	r3, r2
 8004924:	813b      	strh	r3, [r7, #8]
  LSM6DSO_Object_t *pObj = (LSM6DSO_Object_t *)Handle;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	695c      	ldr	r4, [r3, #20]
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	7b1b      	ldrb	r3, [r3, #12]
 8004932:	b298      	uxth	r0, r3
 8004934:	7afb      	ldrb	r3, [r7, #11]
 8004936:	b299      	uxth	r1, r3
 8004938:	893b      	ldrh	r3, [r7, #8]
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	47a0      	blx	r4
 800493e:	4603      	mov	r3, r0
}
 8004940:	4618      	mov	r0, r3
 8004942:	371c      	adds	r7, #28
 8004944:	46bd      	mov	sp, r7
 8004946:	bd90      	pop	{r4, r7, pc}

08004948 <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8004948:	b590      	push	{r4, r7, lr}
 800494a:	b087      	sub	sp, #28
 800494c:	af00      	add	r7, sp, #0
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	607a      	str	r2, [r7, #4]
 8004952:	461a      	mov	r2, r3
 8004954:	460b      	mov	r3, r1
 8004956:	72fb      	strb	r3, [r7, #11]
 8004958:	4613      	mov	r3, r2
 800495a:	813b      	strh	r3, [r7, #8]
  LSM6DSO_Object_t *pObj = (LSM6DSO_Object_t *)Handle;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	691c      	ldr	r4, [r3, #16]
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	7b1b      	ldrb	r3, [r3, #12]
 8004968:	b298      	uxth	r0, r3
 800496a:	7afb      	ldrb	r3, [r7, #11]
 800496c:	b299      	uxth	r1, r3
 800496e:	893b      	ldrh	r3, [r7, #8]
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	47a0      	blx	r4
 8004974:	4603      	mov	r3, r0
}
 8004976:	4618      	mov	r0, r3
 8004978:	371c      	adds	r7, #28
 800497a:	46bd      	mov	sp, r7
 800497c:	bd90      	pop	{r4, r7, pc}

0800497e <lsm6dso_read_reg>:
  *
  */
int32_t __weak lsm6dso_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 800497e:	b590      	push	{r4, r7, lr}
 8004980:	b087      	sub	sp, #28
 8004982:	af00      	add	r7, sp, #0
 8004984:	60f8      	str	r0, [r7, #12]
 8004986:	607a      	str	r2, [r7, #4]
 8004988:	461a      	mov	r2, r3
 800498a:	460b      	mov	r3, r1
 800498c:	72fb      	strb	r3, [r7, #11]
 800498e:	4613      	mov	r3, r2
 8004990:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	685c      	ldr	r4, [r3, #4]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	68d8      	ldr	r0, [r3, #12]
 800499a:	893b      	ldrh	r3, [r7, #8]
 800499c:	7af9      	ldrb	r1, [r7, #11]
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	47a0      	blx	r4
 80049a2:	6178      	str	r0, [r7, #20]

  return ret;
 80049a4:	697b      	ldr	r3, [r7, #20]
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	371c      	adds	r7, #28
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd90      	pop	{r4, r7, pc}

080049ae <lsm6dso_write_reg>:
  *
  */
int32_t __weak lsm6dso_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 80049ae:	b590      	push	{r4, r7, lr}
 80049b0:	b087      	sub	sp, #28
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	60f8      	str	r0, [r7, #12]
 80049b6:	607a      	str	r2, [r7, #4]
 80049b8:	461a      	mov	r2, r3
 80049ba:	460b      	mov	r3, r1
 80049bc:	72fb      	strb	r3, [r7, #11]
 80049be:	4613      	mov	r3, r2
 80049c0:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681c      	ldr	r4, [r3, #0]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	68d8      	ldr	r0, [r3, #12]
 80049ca:	893b      	ldrh	r3, [r7, #8]
 80049cc:	7af9      	ldrb	r1, [r7, #11]
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	47a0      	blx	r4
 80049d2:	6178      	str	r0, [r7, #20]

  return ret;
 80049d4:	697b      	ldr	r3, [r7, #20]
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	371c      	adds	r7, #28
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd90      	pop	{r4, r7, pc}

080049de <lsm6dso_xl_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t val)
{
 80049de:	b580      	push	{r7, lr}
 80049e0:	b084      	sub	sp, #16
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
 80049e6:	460b      	mov	r3, r1
 80049e8:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 80049ea:	f107 0208 	add.w	r2, r7, #8
 80049ee:	2301      	movs	r3, #1
 80049f0:	2110      	movs	r1, #16
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f7ff ffc3 	bl	800497e <lsm6dso_read_reg>
 80049f8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d10f      	bne.n	8004a20 <lsm6dso_xl_full_scale_set+0x42>
  {
    reg.fs_xl = (uint8_t) val;
 8004a00:	78fb      	ldrb	r3, [r7, #3]
 8004a02:	f003 0303 	and.w	r3, r3, #3
 8004a06:	b2da      	uxtb	r2, r3
 8004a08:	7a3b      	ldrb	r3, [r7, #8]
 8004a0a:	f362 0383 	bfi	r3, r2, #2, #2
 8004a0e:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8004a10:	f107 0208 	add.w	r2, r7, #8
 8004a14:	2301      	movs	r3, #1
 8004a16:	2110      	movs	r1, #16
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f7ff ffc8 	bl	80049ae <lsm6dso_write_reg>
 8004a1e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004a20:	68fb      	ldr	r3, [r7, #12]
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3710      	adds	r7, #16
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
	...

08004a2c <lsm6dso_xl_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t *val)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
 8004a34:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8004a36:	f107 0208 	add.w	r2, r7, #8
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	2110      	movs	r1, #16
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f7ff ff9d 	bl	800497e <lsm6dso_read_reg>
 8004a44:	60f8      	str	r0, [r7, #12]

  switch (reg.fs_xl)
 8004a46:	7a3b      	ldrb	r3, [r7, #8]
 8004a48:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	2b03      	cmp	r3, #3
 8004a50:	d81a      	bhi.n	8004a88 <lsm6dso_xl_full_scale_get+0x5c>
 8004a52:	a201      	add	r2, pc, #4	; (adr r2, 8004a58 <lsm6dso_xl_full_scale_get+0x2c>)
 8004a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a58:	08004a69 	.word	0x08004a69
 8004a5c:	08004a71 	.word	0x08004a71
 8004a60:	08004a79 	.word	0x08004a79
 8004a64:	08004a81 	.word	0x08004a81
  {
    case LSM6DSO_2g:
      *val = LSM6DSO_2g;
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	701a      	strb	r2, [r3, #0]
      break;
 8004a6e:	e00f      	b.n	8004a90 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_16g:
      *val = LSM6DSO_16g;
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	2201      	movs	r2, #1
 8004a74:	701a      	strb	r2, [r3, #0]
      break;
 8004a76:	e00b      	b.n	8004a90 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_4g:
      *val = LSM6DSO_4g;
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	2202      	movs	r2, #2
 8004a7c:	701a      	strb	r2, [r3, #0]
      break;
 8004a7e:	e007      	b.n	8004a90 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_8g:
      *val = LSM6DSO_8g;
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	2203      	movs	r2, #3
 8004a84:	701a      	strb	r2, [r3, #0]
      break;
 8004a86:	e003      	b.n	8004a90 <lsm6dso_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSO_2g;
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	701a      	strb	r2, [r3, #0]
      break;
 8004a8e:	bf00      	nop
  }

  return ret;
 8004a90:	68fb      	ldr	r3, [r7, #12]
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3710      	adds	r7, #16
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	bf00      	nop

08004a9c <lsm6dso_xl_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_xl_t val)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b086      	sub	sp, #24
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_xl_t odr_xl =  val;
 8004aa8:	78fb      	ldrb	r3, [r7, #3]
 8004aaa:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8004aac:	f107 030c 	add.w	r3, r7, #12
 8004ab0:	4619      	mov	r1, r3
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f000 fbc6 	bl	8005244 <lsm6dso_fsm_enable_get>
 8004ab8:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	f040 80c4 	bne.w	8004c4a <lsm6dso_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004ac2:	7b3b      	ldrb	r3, [r7, #12]
 8004ac4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004ac8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8004aca:	7b3b      	ldrb	r3, [r7, #12]
 8004acc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004ad0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8004ad6:	7b3b      	ldrb	r3, [r7, #12]
 8004ad8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004adc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8004ae2:	7b3b      	ldrb	r3, [r7, #12]
 8004ae4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004ae8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8004aea:	4313      	orrs	r3, r2
 8004aec:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8004aee:	7b3b      	ldrb	r3, [r7, #12]
 8004af0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004af4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8004af6:	4313      	orrs	r3, r2
 8004af8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8004afa:	7b3b      	ldrb	r3, [r7, #12]
 8004afc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004b00:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8004b02:	4313      	orrs	r3, r2
 8004b04:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8004b06:	7b3b      	ldrb	r3, [r7, #12]
 8004b08:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004b0c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8004b12:	7b3b      	ldrb	r3, [r7, #12]
 8004b14:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004b18:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8004b1e:	7b7b      	ldrb	r3, [r7, #13]
 8004b20:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004b24:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8004b26:	4313      	orrs	r3, r2
 8004b28:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8004b2a:	7b7b      	ldrb	r3, [r7, #13]
 8004b2c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004b30:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8004b32:	4313      	orrs	r3, r2
 8004b34:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8004b36:	7b7b      	ldrb	r3, [r7, #13]
 8004b38:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004b3c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8004b42:	7b7b      	ldrb	r3, [r7, #13]
 8004b44:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004b48:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8004b4e:	7b7b      	ldrb	r3, [r7, #13]
 8004b50:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004b54:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8004b56:	4313      	orrs	r3, r2
 8004b58:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8004b5a:	7b7b      	ldrb	r3, [r7, #13]
 8004b5c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004b60:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8004b62:	4313      	orrs	r3, r2
 8004b64:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8004b66:	7b7b      	ldrb	r3, [r7, #13]
 8004b68:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004b6c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8004b72:	7b7b      	ldrb	r3, [r7, #13]
 8004b74:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004b78:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d163      	bne.n	8004c4a <lsm6dso_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 8004b82:	f107 030b 	add.w	r3, r7, #11
 8004b86:	4619      	mov	r1, r3
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f000 fb7d 	bl	8005288 <lsm6dso_fsm_data_rate_get>
 8004b8e:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d159      	bne.n	8004c4a <lsm6dso_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8004b96:	7afb      	ldrb	r3, [r7, #11]
 8004b98:	2b03      	cmp	r3, #3
 8004b9a:	d853      	bhi.n	8004c44 <lsm6dso_xl_data_rate_set+0x1a8>
 8004b9c:	a201      	add	r2, pc, #4	; (adr r2, 8004ba4 <lsm6dso_xl_data_rate_set+0x108>)
 8004b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba2:	bf00      	nop
 8004ba4:	08004bb5 	.word	0x08004bb5
 8004ba8:	08004bc7 	.word	0x08004bc7
 8004bac:	08004be5 	.word	0x08004be5
 8004bb0:	08004c0f 	.word	0x08004c0f
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_XL_ODR_OFF)
 8004bb4:	78fb      	ldrb	r3, [r7, #3]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d102      	bne.n	8004bc0 <lsm6dso_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSO_XL_ODR_12Hz5;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8004bbe:	e045      	b.n	8004c4c <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8004bc0:	78fb      	ldrb	r3, [r7, #3]
 8004bc2:	75fb      	strb	r3, [r7, #23]
            break;
 8004bc4:	e042      	b.n	8004c4c <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 8004bc6:	78fb      	ldrb	r3, [r7, #3]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d102      	bne.n	8004bd2 <lsm6dso_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 8004bcc:	2302      	movs	r3, #2
 8004bce:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8004bd0:	e03c      	b.n	8004c4c <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 8004bd2:	78fb      	ldrb	r3, [r7, #3]
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d102      	bne.n	8004bde <lsm6dso_xl_data_rate_set+0x142>
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 8004bd8:	2302      	movs	r3, #2
 8004bda:	75fb      	strb	r3, [r7, #23]
            break;
 8004bdc:	e036      	b.n	8004c4c <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8004bde:	78fb      	ldrb	r3, [r7, #3]
 8004be0:	75fb      	strb	r3, [r7, #23]
            break;
 8004be2:	e033      	b.n	8004c4c <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 8004be4:	78fb      	ldrb	r3, [r7, #3]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d102      	bne.n	8004bf0 <lsm6dso_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 8004bea:	2303      	movs	r3, #3
 8004bec:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8004bee:	e02d      	b.n	8004c4c <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 8004bf0:	78fb      	ldrb	r3, [r7, #3]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d102      	bne.n	8004bfc <lsm6dso_xl_data_rate_set+0x160>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	75fb      	strb	r3, [r7, #23]
            break;
 8004bfa:	e027      	b.n	8004c4c <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 8004bfc:	78fb      	ldrb	r3, [r7, #3]
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	d102      	bne.n	8004c08 <lsm6dso_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 8004c02:	2303      	movs	r3, #3
 8004c04:	75fb      	strb	r3, [r7, #23]
            break;
 8004c06:	e021      	b.n	8004c4c <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8004c08:	78fb      	ldrb	r3, [r7, #3]
 8004c0a:	75fb      	strb	r3, [r7, #23]
            break;
 8004c0c:	e01e      	b.n	8004c4c <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 8004c0e:	78fb      	ldrb	r3, [r7, #3]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d102      	bne.n	8004c1a <lsm6dso_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8004c14:	2304      	movs	r3, #4
 8004c16:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8004c18:	e018      	b.n	8004c4c <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 8004c1a:	78fb      	ldrb	r3, [r7, #3]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d102      	bne.n	8004c26 <lsm6dso_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8004c20:	2304      	movs	r3, #4
 8004c22:	75fb      	strb	r3, [r7, #23]
            break;
 8004c24:	e012      	b.n	8004c4c <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 8004c26:	78fb      	ldrb	r3, [r7, #3]
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d102      	bne.n	8004c32 <lsm6dso_xl_data_rate_set+0x196>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8004c2c:	2304      	movs	r3, #4
 8004c2e:	75fb      	strb	r3, [r7, #23]
            break;
 8004c30:	e00c      	b.n	8004c4c <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_52Hz)
 8004c32:	78fb      	ldrb	r3, [r7, #3]
 8004c34:	2b03      	cmp	r3, #3
 8004c36:	d102      	bne.n	8004c3e <lsm6dso_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8004c38:	2304      	movs	r3, #4
 8004c3a:	75fb      	strb	r3, [r7, #23]
            break;
 8004c3c:	e006      	b.n	8004c4c <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8004c3e:	78fb      	ldrb	r3, [r7, #3]
 8004c40:	75fb      	strb	r3, [r7, #23]
            break;
 8004c42:	e003      	b.n	8004c4c <lsm6dso_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 8004c44:	78fb      	ldrb	r3, [r7, #3]
 8004c46:	75fb      	strb	r3, [r7, #23]
            break;
 8004c48:	e000      	b.n	8004c4c <lsm6dso_xl_data_rate_set+0x1b0>
        }
      }
 8004c4a:	bf00      	nop
    }
  }

  if (ret == 0)
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d107      	bne.n	8004c62 <lsm6dso_xl_data_rate_set+0x1c6>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8004c52:	f107 0208 	add.w	r2, r7, #8
 8004c56:	2301      	movs	r3, #1
 8004c58:	2110      	movs	r1, #16
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f7ff fe8f 	bl	800497e <lsm6dso_read_reg>
 8004c60:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d10f      	bne.n	8004c88 <lsm6dso_xl_data_rate_set+0x1ec>
  {
    reg.odr_xl = (uint8_t) odr_xl;
 8004c68:	7dfb      	ldrb	r3, [r7, #23]
 8004c6a:	f003 030f 	and.w	r3, r3, #15
 8004c6e:	b2da      	uxtb	r2, r3
 8004c70:	7a3b      	ldrb	r3, [r7, #8]
 8004c72:	f362 1307 	bfi	r3, r2, #4, #4
 8004c76:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8004c78:	f107 0208 	add.w	r2, r7, #8
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	2110      	movs	r1, #16
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f7ff fe94 	bl	80049ae <lsm6dso_write_reg>
 8004c86:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8004c88:	693b      	ldr	r3, [r7, #16]
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3718      	adds	r7, #24
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop

08004c94 <lsm6dso_gy_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t val)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b084      	sub	sp, #16
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	460b      	mov	r3, r1
 8004c9e:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8004ca0:	f107 0208 	add.w	r2, r7, #8
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	2111      	movs	r1, #17
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f7ff fe68 	bl	800497e <lsm6dso_read_reg>
 8004cae:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d10f      	bne.n	8004cd6 <lsm6dso_gy_full_scale_set+0x42>
  {
    reg.fs_g = (uint8_t) val;
 8004cb6:	78fb      	ldrb	r3, [r7, #3]
 8004cb8:	f003 0307 	and.w	r3, r3, #7
 8004cbc:	b2da      	uxtb	r2, r3
 8004cbe:	7a3b      	ldrb	r3, [r7, #8]
 8004cc0:	f362 0343 	bfi	r3, r2, #1, #3
 8004cc4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8004cc6:	f107 0208 	add.w	r2, r7, #8
 8004cca:	2301      	movs	r3, #1
 8004ccc:	2111      	movs	r1, #17
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f7ff fe6d 	bl	80049ae <lsm6dso_write_reg>
 8004cd4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3710      	adds	r7, #16
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}

08004ce0 <lsm6dso_gy_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t *val)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8004cea:	f107 0208 	add.w	r2, r7, #8
 8004cee:	2301      	movs	r3, #1
 8004cf0:	2111      	movs	r1, #17
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f7ff fe43 	bl	800497e <lsm6dso_read_reg>
 8004cf8:	60f8      	str	r0, [r7, #12]

  switch (reg.fs_g)
 8004cfa:	7a3b      	ldrb	r3, [r7, #8]
 8004cfc:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	2b06      	cmp	r3, #6
 8004d04:	d824      	bhi.n	8004d50 <lsm6dso_gy_full_scale_get+0x70>
 8004d06:	a201      	add	r2, pc, #4	; (adr r2, 8004d0c <lsm6dso_gy_full_scale_get+0x2c>)
 8004d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d0c:	08004d29 	.word	0x08004d29
 8004d10:	08004d31 	.word	0x08004d31
 8004d14:	08004d39 	.word	0x08004d39
 8004d18:	08004d51 	.word	0x08004d51
 8004d1c:	08004d41 	.word	0x08004d41
 8004d20:	08004d51 	.word	0x08004d51
 8004d24:	08004d49 	.word	0x08004d49
  {
    case LSM6DSO_250dps:
      *val = LSM6DSO_250dps;
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	701a      	strb	r2, [r3, #0]
      break;
 8004d2e:	e013      	b.n	8004d58 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_125dps:
      *val = LSM6DSO_125dps;
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	2201      	movs	r2, #1
 8004d34:	701a      	strb	r2, [r3, #0]
      break;
 8004d36:	e00f      	b.n	8004d58 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_500dps:
      *val = LSM6DSO_500dps;
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	2202      	movs	r2, #2
 8004d3c:	701a      	strb	r2, [r3, #0]
      break;
 8004d3e:	e00b      	b.n	8004d58 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_1000dps:
      *val = LSM6DSO_1000dps;
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	2204      	movs	r2, #4
 8004d44:	701a      	strb	r2, [r3, #0]
      break;
 8004d46:	e007      	b.n	8004d58 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_2000dps:
      *val = LSM6DSO_2000dps;
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	2206      	movs	r2, #6
 8004d4c:	701a      	strb	r2, [r3, #0]
      break;
 8004d4e:	e003      	b.n	8004d58 <lsm6dso_gy_full_scale_get+0x78>

    default:
      *val = LSM6DSO_250dps;
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	2200      	movs	r2, #0
 8004d54:	701a      	strb	r2, [r3, #0]
      break;
 8004d56:	bf00      	nop
  }

  return ret;
 8004d58:	68fb      	ldr	r3, [r7, #12]
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3710      	adds	r7, #16
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop

08004d64 <lsm6dso_gy_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t val)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b086      	sub	sp, #24
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	460b      	mov	r3, r1
 8004d6e:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_g_t odr_gy =  val;
 8004d70:	78fb      	ldrb	r3, [r7, #3]
 8004d72:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8004d74:	f107 030c 	add.w	r3, r7, #12
 8004d78:	4619      	mov	r1, r3
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f000 fa62 	bl	8005244 <lsm6dso_fsm_enable_get>
 8004d80:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	f040 80c4 	bne.w	8004f12 <lsm6dso_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004d8a:	7b3b      	ldrb	r3, [r7, #12]
 8004d8c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004d90:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8004d92:	7b3b      	ldrb	r3, [r7, #12]
 8004d94:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004d98:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8004d9e:	7b3b      	ldrb	r3, [r7, #12]
 8004da0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004da4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8004da6:	4313      	orrs	r3, r2
 8004da8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8004daa:	7b3b      	ldrb	r3, [r7, #12]
 8004dac:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004db0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8004db2:	4313      	orrs	r3, r2
 8004db4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8004db6:	7b3b      	ldrb	r3, [r7, #12]
 8004db8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004dbc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8004dc2:	7b3b      	ldrb	r3, [r7, #12]
 8004dc4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004dc8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8004dce:	7b3b      	ldrb	r3, [r7, #12]
 8004dd0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004dd4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8004dda:	7b3b      	ldrb	r3, [r7, #12]
 8004ddc:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004de0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8004de2:	4313      	orrs	r3, r2
 8004de4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8004de6:	7b7b      	ldrb	r3, [r7, #13]
 8004de8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004dec:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8004dee:	4313      	orrs	r3, r2
 8004df0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8004df2:	7b7b      	ldrb	r3, [r7, #13]
 8004df4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004df8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8004dfe:	7b7b      	ldrb	r3, [r7, #13]
 8004e00:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004e04:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8004e06:	4313      	orrs	r3, r2
 8004e08:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8004e0a:	7b7b      	ldrb	r3, [r7, #13]
 8004e0c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004e10:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8004e12:	4313      	orrs	r3, r2
 8004e14:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8004e16:	7b7b      	ldrb	r3, [r7, #13]
 8004e18:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004e1c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8004e22:	7b7b      	ldrb	r3, [r7, #13]
 8004e24:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004e28:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8004e2e:	7b7b      	ldrb	r3, [r7, #13]
 8004e30:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004e34:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8004e36:	4313      	orrs	r3, r2
 8004e38:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8004e3a:	7b7b      	ldrb	r3, [r7, #13]
 8004e3c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004e40:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8004e42:	4313      	orrs	r3, r2
 8004e44:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d163      	bne.n	8004f12 <lsm6dso_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 8004e4a:	f107 030b 	add.w	r3, r7, #11
 8004e4e:	4619      	mov	r1, r3
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f000 fa19 	bl	8005288 <lsm6dso_fsm_data_rate_get>
 8004e56:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d159      	bne.n	8004f12 <lsm6dso_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8004e5e:	7afb      	ldrb	r3, [r7, #11]
 8004e60:	2b03      	cmp	r3, #3
 8004e62:	d853      	bhi.n	8004f0c <lsm6dso_gy_data_rate_set+0x1a8>
 8004e64:	a201      	add	r2, pc, #4	; (adr r2, 8004e6c <lsm6dso_gy_data_rate_set+0x108>)
 8004e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e6a:	bf00      	nop
 8004e6c:	08004e7d 	.word	0x08004e7d
 8004e70:	08004e8f 	.word	0x08004e8f
 8004e74:	08004ead 	.word	0x08004ead
 8004e78:	08004ed7 	.word	0x08004ed7
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_GY_ODR_OFF)
 8004e7c:	78fb      	ldrb	r3, [r7, #3]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d102      	bne.n	8004e88 <lsm6dso_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSO_GY_ODR_12Hz5;
 8004e82:	2301      	movs	r3, #1
 8004e84:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8004e86:	e045      	b.n	8004f14 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8004e88:	78fb      	ldrb	r3, [r7, #3]
 8004e8a:	75fb      	strb	r3, [r7, #23]
            break;
 8004e8c:	e042      	b.n	8004f14 <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8004e8e:	78fb      	ldrb	r3, [r7, #3]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d102      	bne.n	8004e9a <lsm6dso_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 8004e94:	2302      	movs	r3, #2
 8004e96:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8004e98:	e03c      	b.n	8004f14 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8004e9a:	78fb      	ldrb	r3, [r7, #3]
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d102      	bne.n	8004ea6 <lsm6dso_gy_data_rate_set+0x142>
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 8004ea0:	2302      	movs	r3, #2
 8004ea2:	75fb      	strb	r3, [r7, #23]
            break;
 8004ea4:	e036      	b.n	8004f14 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8004ea6:	78fb      	ldrb	r3, [r7, #3]
 8004ea8:	75fb      	strb	r3, [r7, #23]
            break;
 8004eaa:	e033      	b.n	8004f14 <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8004eac:	78fb      	ldrb	r3, [r7, #3]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d102      	bne.n	8004eb8 <lsm6dso_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8004eb2:	2303      	movs	r3, #3
 8004eb4:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8004eb6:	e02d      	b.n	8004f14 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8004eb8:	78fb      	ldrb	r3, [r7, #3]
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d102      	bne.n	8004ec4 <lsm6dso_gy_data_rate_set+0x160>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	75fb      	strb	r3, [r7, #23]
            break;
 8004ec2:	e027      	b.n	8004f14 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 8004ec4:	78fb      	ldrb	r3, [r7, #3]
 8004ec6:	2b02      	cmp	r3, #2
 8004ec8:	d102      	bne.n	8004ed0 <lsm6dso_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	75fb      	strb	r3, [r7, #23]
            break;
 8004ece:	e021      	b.n	8004f14 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8004ed0:	78fb      	ldrb	r3, [r7, #3]
 8004ed2:	75fb      	strb	r3, [r7, #23]
            break;
 8004ed4:	e01e      	b.n	8004f14 <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8004ed6:	78fb      	ldrb	r3, [r7, #3]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d102      	bne.n	8004ee2 <lsm6dso_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8004edc:	2304      	movs	r3, #4
 8004ede:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8004ee0:	e018      	b.n	8004f14 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8004ee2:	78fb      	ldrb	r3, [r7, #3]
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d102      	bne.n	8004eee <lsm6dso_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8004ee8:	2304      	movs	r3, #4
 8004eea:	75fb      	strb	r3, [r7, #23]
            break;
 8004eec:	e012      	b.n	8004f14 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 8004eee:	78fb      	ldrb	r3, [r7, #3]
 8004ef0:	2b02      	cmp	r3, #2
 8004ef2:	d102      	bne.n	8004efa <lsm6dso_gy_data_rate_set+0x196>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8004ef4:	2304      	movs	r3, #4
 8004ef6:	75fb      	strb	r3, [r7, #23]
            break;
 8004ef8:	e00c      	b.n	8004f14 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_52Hz)
 8004efa:	78fb      	ldrb	r3, [r7, #3]
 8004efc:	2b03      	cmp	r3, #3
 8004efe:	d102      	bne.n	8004f06 <lsm6dso_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8004f00:	2304      	movs	r3, #4
 8004f02:	75fb      	strb	r3, [r7, #23]
            break;
 8004f04:	e006      	b.n	8004f14 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8004f06:	78fb      	ldrb	r3, [r7, #3]
 8004f08:	75fb      	strb	r3, [r7, #23]
            break;
 8004f0a:	e003      	b.n	8004f14 <lsm6dso_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 8004f0c:	78fb      	ldrb	r3, [r7, #3]
 8004f0e:	75fb      	strb	r3, [r7, #23]
            break;
 8004f10:	e000      	b.n	8004f14 <lsm6dso_gy_data_rate_set+0x1b0>
        }
      }
 8004f12:	bf00      	nop
    }
  }

  if (ret == 0)
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d107      	bne.n	8004f2a <lsm6dso_gy_data_rate_set+0x1c6>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8004f1a:	f107 0208 	add.w	r2, r7, #8
 8004f1e:	2301      	movs	r3, #1
 8004f20:	2111      	movs	r1, #17
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f7ff fd2b 	bl	800497e <lsm6dso_read_reg>
 8004f28:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d10f      	bne.n	8004f50 <lsm6dso_gy_data_rate_set+0x1ec>
  {
    reg.odr_g = (uint8_t) odr_gy;
 8004f30:	7dfb      	ldrb	r3, [r7, #23]
 8004f32:	f003 030f 	and.w	r3, r3, #15
 8004f36:	b2da      	uxtb	r2, r3
 8004f38:	7a3b      	ldrb	r3, [r7, #8]
 8004f3a:	f362 1307 	bfi	r3, r2, #4, #4
 8004f3e:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8004f40:	f107 0208 	add.w	r2, r7, #8
 8004f44:	2301      	movs	r3, #1
 8004f46:	2111      	movs	r1, #17
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f7ff fd30 	bl	80049ae <lsm6dso_write_reg>
 8004f4e:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8004f50:	693b      	ldr	r3, [r7, #16]
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	3718      	adds	r7, #24
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}
 8004f5a:	bf00      	nop

08004f5c <lsm6dso_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	460b      	mov	r3, r1
 8004f66:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8004f68:	f107 0208 	add.w	r2, r7, #8
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	2112      	movs	r1, #18
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f7ff fd04 	bl	800497e <lsm6dso_read_reg>
 8004f76:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d10f      	bne.n	8004f9e <lsm6dso_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8004f7e:	78fb      	ldrb	r3, [r7, #3]
 8004f80:	f003 0301 	and.w	r3, r3, #1
 8004f84:	b2da      	uxtb	r2, r3
 8004f86:	7a3b      	ldrb	r3, [r7, #8]
 8004f88:	f362 1386 	bfi	r3, r2, #6, #1
 8004f8c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8004f8e:	f107 0208 	add.w	r2, r7, #8
 8004f92:	2301      	movs	r3, #1
 8004f94:	2112      	movs	r1, #18
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f7ff fd09 	bl	80049ae <lsm6dso_write_reg>
 8004f9c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3710      	adds	r7, #16
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}

08004fa8 <lsm6dso_angular_rate_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b086      	sub	sp, #24
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
 8004fb0:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_G, buff, 6);
 8004fb2:	f107 020c 	add.w	r2, r7, #12
 8004fb6:	2306      	movs	r3, #6
 8004fb8:	2122      	movs	r1, #34	; 0x22
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f7ff fcdf 	bl	800497e <lsm6dso_read_reg>
 8004fc0:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8004fc2:	7b7b      	ldrb	r3, [r7, #13]
 8004fc4:	b21a      	sxth	r2, r3
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	021b      	lsls	r3, r3, #8
 8004fd4:	b29a      	uxth	r2, r3
 8004fd6:	7b3b      	ldrb	r3, [r7, #12]
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	4413      	add	r3, r2
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	b21a      	sxth	r2, r3
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8004fe4:	7bfa      	ldrb	r2, [r7, #15]
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	3302      	adds	r3, #2
 8004fea:	b212      	sxth	r2, r2
 8004fec:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	3302      	adds	r3, #2
 8004ff2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	021b      	lsls	r3, r3, #8
 8004ffa:	b29a      	uxth	r2, r3
 8004ffc:	7bbb      	ldrb	r3, [r7, #14]
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	4413      	add	r3, r2
 8005002:	b29a      	uxth	r2, r3
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	3302      	adds	r3, #2
 8005008:	b212      	sxth	r2, r2
 800500a:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800500c:	7c7a      	ldrb	r2, [r7, #17]
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	3304      	adds	r3, #4
 8005012:	b212      	sxth	r2, r2
 8005014:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	3304      	adds	r3, #4
 800501a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800501e:	b29b      	uxth	r3, r3
 8005020:	021b      	lsls	r3, r3, #8
 8005022:	b29a      	uxth	r2, r3
 8005024:	7c3b      	ldrb	r3, [r7, #16]
 8005026:	b29b      	uxth	r3, r3
 8005028:	4413      	add	r3, r2
 800502a:	b29a      	uxth	r2, r3
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	3304      	adds	r3, #4
 8005030:	b212      	sxth	r2, r2
 8005032:	801a      	strh	r2, [r3, #0]

  return ret;
 8005034:	697b      	ldr	r3, [r7, #20]
}
 8005036:	4618      	mov	r0, r3
 8005038:	3718      	adds	r7, #24
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}

0800503e <lsm6dso_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800503e:	b580      	push	{r7, lr}
 8005040:	b086      	sub	sp, #24
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
 8005046:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_A, buff, 6);
 8005048:	f107 020c 	add.w	r2, r7, #12
 800504c:	2306      	movs	r3, #6
 800504e:	2128      	movs	r1, #40	; 0x28
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f7ff fc94 	bl	800497e <lsm6dso_read_reg>
 8005056:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8005058:	7b7b      	ldrb	r3, [r7, #13]
 800505a:	b21a      	sxth	r2, r3
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005066:	b29b      	uxth	r3, r3
 8005068:	021b      	lsls	r3, r3, #8
 800506a:	b29a      	uxth	r2, r3
 800506c:	7b3b      	ldrb	r3, [r7, #12]
 800506e:	b29b      	uxth	r3, r3
 8005070:	4413      	add	r3, r2
 8005072:	b29b      	uxth	r3, r3
 8005074:	b21a      	sxth	r2, r3
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 800507a:	7bfa      	ldrb	r2, [r7, #15]
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	3302      	adds	r3, #2
 8005080:	b212      	sxth	r2, r2
 8005082:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	3302      	adds	r3, #2
 8005088:	f9b3 3000 	ldrsh.w	r3, [r3]
 800508c:	b29b      	uxth	r3, r3
 800508e:	021b      	lsls	r3, r3, #8
 8005090:	b29a      	uxth	r2, r3
 8005092:	7bbb      	ldrb	r3, [r7, #14]
 8005094:	b29b      	uxth	r3, r3
 8005096:	4413      	add	r3, r2
 8005098:	b29a      	uxth	r2, r3
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	3302      	adds	r3, #2
 800509e:	b212      	sxth	r2, r2
 80050a0:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80050a2:	7c7a      	ldrb	r2, [r7, #17]
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	3304      	adds	r3, #4
 80050a8:	b212      	sxth	r2, r2
 80050aa:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	3304      	adds	r3, #4
 80050b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	021b      	lsls	r3, r3, #8
 80050b8:	b29a      	uxth	r2, r3
 80050ba:	7c3b      	ldrb	r3, [r7, #16]
 80050bc:	b29b      	uxth	r3, r3
 80050be:	4413      	add	r3, r2
 80050c0:	b29a      	uxth	r2, r3
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	3304      	adds	r3, #4
 80050c6:	b212      	sxth	r2, r2
 80050c8:	801a      	strh	r2, [r3, #0]

  return ret;
 80050ca:	697b      	ldr	r3, [r7, #20]
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3718      	adds	r7, #24
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <lsm6dso_mem_bank_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dso_reg_access_t val)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	460b      	mov	r3, r1
 80050de:	70fb      	strb	r3, [r7, #3]
  lsm6dso_func_cfg_access_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 80050e0:	f107 0208 	add.w	r2, r7, #8
 80050e4:	2301      	movs	r3, #1
 80050e6:	2101      	movs	r1, #1
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f7ff fc48 	bl	800497e <lsm6dso_read_reg>
 80050ee:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d10f      	bne.n	8005116 <lsm6dso_mem_bank_set+0x42>
  {
    reg.reg_access = (uint8_t)val;
 80050f6:	78fb      	ldrb	r3, [r7, #3]
 80050f8:	f003 0303 	and.w	r3, r3, #3
 80050fc:	b2da      	uxtb	r2, r3
 80050fe:	7a3b      	ldrb	r3, [r7, #8]
 8005100:	f362 1387 	bfi	r3, r2, #6, #2
 8005104:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 8005106:	f107 0208 	add.w	r2, r7, #8
 800510a:	2301      	movs	r3, #1
 800510c:	2101      	movs	r1, #1
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f7ff fc4d 	bl	80049ae <lsm6dso_write_reg>
 8005114:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005116:	68fb      	ldr	r3, [r7, #12]
}
 8005118:	4618      	mov	r0, r3
 800511a:	3710      	adds	r7, #16
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <lsm6dso_auto_increment_set>:
  * @param  val      change the values of if_inc in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	460b      	mov	r3, r1
 800512a:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 800512c:	f107 0208 	add.w	r2, r7, #8
 8005130:	2301      	movs	r3, #1
 8005132:	2112      	movs	r1, #18
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f7ff fc22 	bl	800497e <lsm6dso_read_reg>
 800513a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d10f      	bne.n	8005162 <lsm6dso_auto_increment_set+0x42>
  {
    reg.if_inc = val;
 8005142:	78fb      	ldrb	r3, [r7, #3]
 8005144:	f003 0301 	and.w	r3, r3, #1
 8005148:	b2da      	uxtb	r2, r3
 800514a:	7a3b      	ldrb	r3, [r7, #8]
 800514c:	f362 0382 	bfi	r3, r2, #2, #1
 8005150:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8005152:	f107 0208 	add.w	r2, r7, #8
 8005156:	2301      	movs	r3, #1
 8005158:	2112      	movs	r1, #18
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f7ff fc27 	bl	80049ae <lsm6dso_write_reg>
 8005160:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005162:	68fb      	ldr	r3, [r7, #12]
}
 8005164:	4618      	mov	r0, r3
 8005166:	3710      	adds	r7, #16
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}

0800516c <lsm6dso_i3c_disable_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dso_i3c_disable_t val)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b086      	sub	sp, #24
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	460b      	mov	r3, r1
 8005176:	70fb      	strb	r3, [r7, #3]
  lsm6dso_i3c_bus_avb_t i3c_bus_avb;
  lsm6dso_ctrl9_xl_t ctrl9_xl;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8005178:	f107 020c 	add.w	r2, r7, #12
 800517c:	2301      	movs	r3, #1
 800517e:	2118      	movs	r1, #24
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f7ff fbfc 	bl	800497e <lsm6dso_read_reg>
 8005186:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d111      	bne.n	80051b2 <lsm6dso_i3c_disable_set+0x46>
  {
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 800518e:	78fb      	ldrb	r3, [r7, #3]
 8005190:	09db      	lsrs	r3, r3, #7
 8005192:	b2db      	uxtb	r3, r3
 8005194:	f003 0301 	and.w	r3, r3, #1
 8005198:	b2da      	uxtb	r2, r3
 800519a:	7b3b      	ldrb	r3, [r7, #12]
 800519c:	f362 0341 	bfi	r3, r2, #1, #1
 80051a0:	733b      	strb	r3, [r7, #12]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 80051a2:	f107 020c 	add.w	r2, r7, #12
 80051a6:	2301      	movs	r3, #1
 80051a8:	2118      	movs	r1, #24
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f7ff fbff 	bl	80049ae <lsm6dso_write_reg>
 80051b0:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d107      	bne.n	80051c8 <lsm6dso_i3c_disable_set+0x5c>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 80051b8:	f107 0210 	add.w	r2, r7, #16
 80051bc:	2301      	movs	r3, #1
 80051be:	2162      	movs	r1, #98	; 0x62
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	f7ff fbdc 	bl	800497e <lsm6dso_read_reg>
 80051c6:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0)
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d10f      	bne.n	80051ee <lsm6dso_i3c_disable_set+0x82>
  {
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 80051ce:	78fb      	ldrb	r3, [r7, #3]
 80051d0:	f003 0303 	and.w	r3, r3, #3
 80051d4:	b2da      	uxtb	r2, r3
 80051d6:	7c3b      	ldrb	r3, [r7, #16]
 80051d8:	f362 03c4 	bfi	r3, r2, #3, #2
 80051dc:	743b      	strb	r3, [r7, #16]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 80051de:	f107 0210 	add.w	r2, r7, #16
 80051e2:	2301      	movs	r3, #1
 80051e4:	2162      	movs	r1, #98	; 0x62
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f7ff fbe1 	bl	80049ae <lsm6dso_write_reg>
 80051ec:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
 80051ee:	697b      	ldr	r3, [r7, #20]
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3718      	adds	r7, #24
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <lsm6dso_fifo_mode_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_mode_set(stmdev_ctx_t *ctx,
                              lsm6dso_fifo_mode_t val)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	460b      	mov	r3, r1
 8005202:	70fb      	strb	r3, [r7, #3]
  lsm6dso_fifo_ctrl4_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 8005204:	f107 0208 	add.w	r2, r7, #8
 8005208:	2301      	movs	r3, #1
 800520a:	210a      	movs	r1, #10
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f7ff fbb6 	bl	800497e <lsm6dso_read_reg>
 8005212:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d10f      	bne.n	800523a <lsm6dso_fifo_mode_set+0x42>
  {
    reg.fifo_mode = (uint8_t)val;
 800521a:	78fb      	ldrb	r3, [r7, #3]
 800521c:	f003 0307 	and.w	r3, r3, #7
 8005220:	b2da      	uxtb	r2, r3
 8005222:	7a3b      	ldrb	r3, [r7, #8]
 8005224:	f362 0302 	bfi	r3, r2, #0, #3
 8005228:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 800522a:	f107 0208 	add.w	r2, r7, #8
 800522e:	2301      	movs	r3, #1
 8005230:	210a      	movs	r1, #10
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f7ff fbbb 	bl	80049ae <lsm6dso_write_reg>
 8005238:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800523a:	68fb      	ldr	r3, [r7, #12]
}
 800523c:	4618      	mov	r0, r3
 800523e:	3710      	adds	r7, #16
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}

08005244 <lsm6dso_fsm_enable_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dso_emb_fsm_enable_t *val)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b084      	sub	sp, #16
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 800524e:	2102      	movs	r1, #2
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f7ff ff3f 	bl	80050d4 <lsm6dso_mem_bank_set>
 8005256:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d106      	bne.n	800526c <lsm6dso_fsm_enable_get+0x28>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_FSM_ENABLE_A, (uint8_t *) val, 2);
 800525e:	2302      	movs	r3, #2
 8005260:	683a      	ldr	r2, [r7, #0]
 8005262:	2146      	movs	r1, #70	; 0x46
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f7ff fb8a 	bl	800497e <lsm6dso_read_reg>
 800526a:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d104      	bne.n	800527c <lsm6dso_fsm_enable_get+0x38>
  {
    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8005272:	2100      	movs	r1, #0
 8005274:	6878      	ldr	r0, [r7, #4]
 8005276:	f7ff ff2d 	bl	80050d4 <lsm6dso_mem_bank_set>
 800527a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800527c:	68fb      	ldr	r3, [r7, #12]
}
 800527e:	4618      	mov	r0, r3
 8005280:	3710      	adds	r7, #16
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
	...

08005288 <lsm6dso_fsm_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fsm_odr_t *val)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b084      	sub	sp, #16
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
  lsm6dso_emb_func_odr_cfg_b_t reg;
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 8005292:	2102      	movs	r1, #2
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f7ff ff1d 	bl	80050d4 <lsm6dso_mem_bank_set>
 800529a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d107      	bne.n	80052b2 <lsm6dso_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_EMB_FUNC_ODR_CFG_B,
 80052a2:	f107 0208 	add.w	r2, r7, #8
 80052a6:	2301      	movs	r3, #1
 80052a8:	215f      	movs	r1, #95	; 0x5f
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f7ff fb67 	bl	800497e <lsm6dso_read_reg>
 80052b0:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d12a      	bne.n	800530e <lsm6dso_fsm_data_rate_get+0x86>
  {
    switch (reg.fsm_odr)
 80052b8:	7a3b      	ldrb	r3, [r7, #8]
 80052ba:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	2b03      	cmp	r3, #3
 80052c2:	d81b      	bhi.n	80052fc <lsm6dso_fsm_data_rate_get+0x74>
 80052c4:	a201      	add	r2, pc, #4	; (adr r2, 80052cc <lsm6dso_fsm_data_rate_get+0x44>)
 80052c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ca:	bf00      	nop
 80052cc:	080052dd 	.word	0x080052dd
 80052d0:	080052e5 	.word	0x080052e5
 80052d4:	080052ed 	.word	0x080052ed
 80052d8:	080052f5 	.word	0x080052f5
    {
      case LSM6DSO_ODR_FSM_12Hz5:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	2200      	movs	r2, #0
 80052e0:	701a      	strb	r2, [r3, #0]
        break;
 80052e2:	e00f      	b.n	8005304 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_26Hz:
        *val = LSM6DSO_ODR_FSM_26Hz;
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	2201      	movs	r2, #1
 80052e8:	701a      	strb	r2, [r3, #0]
        break;
 80052ea:	e00b      	b.n	8005304 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_52Hz:
        *val = LSM6DSO_ODR_FSM_52Hz;
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	2202      	movs	r2, #2
 80052f0:	701a      	strb	r2, [r3, #0]
        break;
 80052f2:	e007      	b.n	8005304 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_104Hz:
        *val = LSM6DSO_ODR_FSM_104Hz;
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	2203      	movs	r2, #3
 80052f8:	701a      	strb	r2, [r3, #0]
        break;
 80052fa:	e003      	b.n	8005304 <lsm6dso_fsm_data_rate_get+0x7c>

      default:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	2200      	movs	r2, #0
 8005300:	701a      	strb	r2, [r3, #0]
        break;
 8005302:	bf00      	nop
    }

    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8005304:	2100      	movs	r1, #0
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f7ff fee4 	bl	80050d4 <lsm6dso_mem_bank_set>
 800530c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800530e:	68fb      	ldr	r3, [r7, #12]
}
 8005310:	4618      	mov	r0, r3
 8005312:	3710      	adds	r7, #16
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}

08005318 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b082      	sub	sp, #8
 800531c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800531e:	2300      	movs	r3, #0
 8005320:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005322:	2003      	movs	r0, #3
 8005324:	f000 f960 	bl	80055e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005328:	200f      	movs	r0, #15
 800532a:	f000 f80d 	bl	8005348 <HAL_InitTick>
 800532e:	4603      	mov	r3, r0
 8005330:	2b00      	cmp	r3, #0
 8005332:	d002      	beq.n	800533a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	71fb      	strb	r3, [r7, #7]
 8005338:	e001      	b.n	800533e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800533a:	f7fe fd49 	bl	8003dd0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800533e:	79fb      	ldrb	r3, [r7, #7]
}
 8005340:	4618      	mov	r0, r3
 8005342:	3708      	adds	r7, #8
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}

08005348 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b084      	sub	sp, #16
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005350:	2300      	movs	r3, #0
 8005352:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8005354:	4b17      	ldr	r3, [pc, #92]	; (80053b4 <HAL_InitTick+0x6c>)
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d023      	beq.n	80053a4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800535c:	4b16      	ldr	r3, [pc, #88]	; (80053b8 <HAL_InitTick+0x70>)
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	4b14      	ldr	r3, [pc, #80]	; (80053b4 <HAL_InitTick+0x6c>)
 8005362:	781b      	ldrb	r3, [r3, #0]
 8005364:	4619      	mov	r1, r3
 8005366:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800536a:	fbb3 f3f1 	udiv	r3, r3, r1
 800536e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005372:	4618      	mov	r0, r3
 8005374:	f000 f96d 	bl	8005652 <HAL_SYSTICK_Config>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d10f      	bne.n	800539e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2b0f      	cmp	r3, #15
 8005382:	d809      	bhi.n	8005398 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005384:	2200      	movs	r2, #0
 8005386:	6879      	ldr	r1, [r7, #4]
 8005388:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800538c:	f000 f937 	bl	80055fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005390:	4a0a      	ldr	r2, [pc, #40]	; (80053bc <HAL_InitTick+0x74>)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6013      	str	r3, [r2, #0]
 8005396:	e007      	b.n	80053a8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	73fb      	strb	r3, [r7, #15]
 800539c:	e004      	b.n	80053a8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	73fb      	strb	r3, [r7, #15]
 80053a2:	e001      	b.n	80053a8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80053a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3710      	adds	r7, #16
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	2000000c 	.word	0x2000000c
 80053b8:	20000004 	.word	0x20000004
 80053bc:	20000008 	.word	0x20000008

080053c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80053c0:	b480      	push	{r7}
 80053c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80053c4:	4b06      	ldr	r3, [pc, #24]	; (80053e0 <HAL_IncTick+0x20>)
 80053c6:	781b      	ldrb	r3, [r3, #0]
 80053c8:	461a      	mov	r2, r3
 80053ca:	4b06      	ldr	r3, [pc, #24]	; (80053e4 <HAL_IncTick+0x24>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4413      	add	r3, r2
 80053d0:	4a04      	ldr	r2, [pc, #16]	; (80053e4 <HAL_IncTick+0x24>)
 80053d2:	6013      	str	r3, [r2, #0]
}
 80053d4:	bf00      	nop
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr
 80053de:	bf00      	nop
 80053e0:	2000000c 	.word	0x2000000c
 80053e4:	20000ec0 	.word	0x20000ec0

080053e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80053e8:	b480      	push	{r7}
 80053ea:	af00      	add	r7, sp, #0
  return uwTick;
 80053ec:	4b03      	ldr	r3, [pc, #12]	; (80053fc <HAL_GetTick+0x14>)
 80053ee:	681b      	ldr	r3, [r3, #0]
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr
 80053fa:	bf00      	nop
 80053fc:	20000ec0 	.word	0x20000ec0

08005400 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005408:	f7ff ffee 	bl	80053e8 <HAL_GetTick>
 800540c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005418:	d005      	beq.n	8005426 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800541a:	4b0a      	ldr	r3, [pc, #40]	; (8005444 <HAL_Delay+0x44>)
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	461a      	mov	r2, r3
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	4413      	add	r3, r2
 8005424:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005426:	bf00      	nop
 8005428:	f7ff ffde 	bl	80053e8 <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	68fa      	ldr	r2, [r7, #12]
 8005434:	429a      	cmp	r2, r3
 8005436:	d8f7      	bhi.n	8005428 <HAL_Delay+0x28>
  {
  }
}
 8005438:	bf00      	nop
 800543a:	bf00      	nop
 800543c:	3710      	adds	r7, #16
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop
 8005444:	2000000c 	.word	0x2000000c

08005448 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005448:	b480      	push	{r7}
 800544a:	b085      	sub	sp, #20
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f003 0307 	and.w	r3, r3, #7
 8005456:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005458:	4b0c      	ldr	r3, [pc, #48]	; (800548c <__NVIC_SetPriorityGrouping+0x44>)
 800545a:	68db      	ldr	r3, [r3, #12]
 800545c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800545e:	68ba      	ldr	r2, [r7, #8]
 8005460:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005464:	4013      	ands	r3, r2
 8005466:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005470:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005474:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005478:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800547a:	4a04      	ldr	r2, [pc, #16]	; (800548c <__NVIC_SetPriorityGrouping+0x44>)
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	60d3      	str	r3, [r2, #12]
}
 8005480:	bf00      	nop
 8005482:	3714      	adds	r7, #20
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr
 800548c:	e000ed00 	.word	0xe000ed00

08005490 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005490:	b480      	push	{r7}
 8005492:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005494:	4b04      	ldr	r3, [pc, #16]	; (80054a8 <__NVIC_GetPriorityGrouping+0x18>)
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	0a1b      	lsrs	r3, r3, #8
 800549a:	f003 0307 	and.w	r3, r3, #7
}
 800549e:	4618      	mov	r0, r3
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr
 80054a8:	e000ed00 	.word	0xe000ed00

080054ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b083      	sub	sp, #12
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	4603      	mov	r3, r0
 80054b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	db0b      	blt.n	80054d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054be:	79fb      	ldrb	r3, [r7, #7]
 80054c0:	f003 021f 	and.w	r2, r3, #31
 80054c4:	4907      	ldr	r1, [pc, #28]	; (80054e4 <__NVIC_EnableIRQ+0x38>)
 80054c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054ca:	095b      	lsrs	r3, r3, #5
 80054cc:	2001      	movs	r0, #1
 80054ce:	fa00 f202 	lsl.w	r2, r0, r2
 80054d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80054d6:	bf00      	nop
 80054d8:	370c      	adds	r7, #12
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	e000e100 	.word	0xe000e100

080054e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b083      	sub	sp, #12
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	4603      	mov	r3, r0
 80054f0:	6039      	str	r1, [r7, #0]
 80054f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	db0a      	blt.n	8005512 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	b2da      	uxtb	r2, r3
 8005500:	490c      	ldr	r1, [pc, #48]	; (8005534 <__NVIC_SetPriority+0x4c>)
 8005502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005506:	0112      	lsls	r2, r2, #4
 8005508:	b2d2      	uxtb	r2, r2
 800550a:	440b      	add	r3, r1
 800550c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005510:	e00a      	b.n	8005528 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	b2da      	uxtb	r2, r3
 8005516:	4908      	ldr	r1, [pc, #32]	; (8005538 <__NVIC_SetPriority+0x50>)
 8005518:	79fb      	ldrb	r3, [r7, #7]
 800551a:	f003 030f 	and.w	r3, r3, #15
 800551e:	3b04      	subs	r3, #4
 8005520:	0112      	lsls	r2, r2, #4
 8005522:	b2d2      	uxtb	r2, r2
 8005524:	440b      	add	r3, r1
 8005526:	761a      	strb	r2, [r3, #24]
}
 8005528:	bf00      	nop
 800552a:	370c      	adds	r7, #12
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr
 8005534:	e000e100 	.word	0xe000e100
 8005538:	e000ed00 	.word	0xe000ed00

0800553c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800553c:	b480      	push	{r7}
 800553e:	b089      	sub	sp, #36	; 0x24
 8005540:	af00      	add	r7, sp, #0
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f003 0307 	and.w	r3, r3, #7
 800554e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	f1c3 0307 	rsb	r3, r3, #7
 8005556:	2b04      	cmp	r3, #4
 8005558:	bf28      	it	cs
 800555a:	2304      	movcs	r3, #4
 800555c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800555e:	69fb      	ldr	r3, [r7, #28]
 8005560:	3304      	adds	r3, #4
 8005562:	2b06      	cmp	r3, #6
 8005564:	d902      	bls.n	800556c <NVIC_EncodePriority+0x30>
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	3b03      	subs	r3, #3
 800556a:	e000      	b.n	800556e <NVIC_EncodePriority+0x32>
 800556c:	2300      	movs	r3, #0
 800556e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005570:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005574:	69bb      	ldr	r3, [r7, #24]
 8005576:	fa02 f303 	lsl.w	r3, r2, r3
 800557a:	43da      	mvns	r2, r3
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	401a      	ands	r2, r3
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005584:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	fa01 f303 	lsl.w	r3, r1, r3
 800558e:	43d9      	mvns	r1, r3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005594:	4313      	orrs	r3, r2
         );
}
 8005596:	4618      	mov	r0, r3
 8005598:	3724      	adds	r7, #36	; 0x24
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
	...

080055a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b082      	sub	sp, #8
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	3b01      	subs	r3, #1
 80055b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80055b4:	d301      	bcc.n	80055ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80055b6:	2301      	movs	r3, #1
 80055b8:	e00f      	b.n	80055da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80055ba:	4a0a      	ldr	r2, [pc, #40]	; (80055e4 <SysTick_Config+0x40>)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	3b01      	subs	r3, #1
 80055c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80055c2:	210f      	movs	r1, #15
 80055c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055c8:	f7ff ff8e 	bl	80054e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80055cc:	4b05      	ldr	r3, [pc, #20]	; (80055e4 <SysTick_Config+0x40>)
 80055ce:	2200      	movs	r2, #0
 80055d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80055d2:	4b04      	ldr	r3, [pc, #16]	; (80055e4 <SysTick_Config+0x40>)
 80055d4:	2207      	movs	r2, #7
 80055d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80055d8:	2300      	movs	r3, #0
}
 80055da:	4618      	mov	r0, r3
 80055dc:	3708      	adds	r7, #8
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	bf00      	nop
 80055e4:	e000e010 	.word	0xe000e010

080055e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f7ff ff29 	bl	8005448 <__NVIC_SetPriorityGrouping>
}
 80055f6:	bf00      	nop
 80055f8:	3708      	adds	r7, #8
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}

080055fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055fe:	b580      	push	{r7, lr}
 8005600:	b086      	sub	sp, #24
 8005602:	af00      	add	r7, sp, #0
 8005604:	4603      	mov	r3, r0
 8005606:	60b9      	str	r1, [r7, #8]
 8005608:	607a      	str	r2, [r7, #4]
 800560a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800560c:	2300      	movs	r3, #0
 800560e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005610:	f7ff ff3e 	bl	8005490 <__NVIC_GetPriorityGrouping>
 8005614:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005616:	687a      	ldr	r2, [r7, #4]
 8005618:	68b9      	ldr	r1, [r7, #8]
 800561a:	6978      	ldr	r0, [r7, #20]
 800561c:	f7ff ff8e 	bl	800553c <NVIC_EncodePriority>
 8005620:	4602      	mov	r2, r0
 8005622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005626:	4611      	mov	r1, r2
 8005628:	4618      	mov	r0, r3
 800562a:	f7ff ff5d 	bl	80054e8 <__NVIC_SetPriority>
}
 800562e:	bf00      	nop
 8005630:	3718      	adds	r7, #24
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}

08005636 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005636:	b580      	push	{r7, lr}
 8005638:	b082      	sub	sp, #8
 800563a:	af00      	add	r7, sp, #0
 800563c:	4603      	mov	r3, r0
 800563e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005644:	4618      	mov	r0, r3
 8005646:	f7ff ff31 	bl	80054ac <__NVIC_EnableIRQ>
}
 800564a:	bf00      	nop
 800564c:	3708      	adds	r7, #8
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}

08005652 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005652:	b580      	push	{r7, lr}
 8005654:	b082      	sub	sp, #8
 8005656:	af00      	add	r7, sp, #0
 8005658:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	f7ff ffa2 	bl	80055a4 <SysTick_Config>
 8005660:	4603      	mov	r3, r0
}
 8005662:	4618      	mov	r0, r3
 8005664:	3708      	adds	r7, #8
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}

0800566a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800566a:	b480      	push	{r7}
 800566c:	b085      	sub	sp, #20
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005672:	2300      	movs	r3, #0
 8005674:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800567c:	b2db      	uxtb	r3, r3
 800567e:	2b02      	cmp	r3, #2
 8005680:	d008      	beq.n	8005694 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2204      	movs	r2, #4
 8005686:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2200      	movs	r2, #0
 800568c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	e040      	b.n	8005716 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f022 020e 	bic.w	r2, r2, #14
 80056a2:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056a8:	681a      	ldr	r2, [r3, #0]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056b2:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f022 0201 	bic.w	r2, r2, #1
 80056c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056c8:	f003 021c 	and.w	r2, r3, #28
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d0:	2101      	movs	r1, #1
 80056d2:	fa01 f202 	lsl.w	r2, r1, r2
 80056d6:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80056e0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d00c      	beq.n	8005704 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056f8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005702:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8005714:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005716:	4618      	mov	r0, r3
 8005718:	3714      	adds	r7, #20
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr

08005722 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005722:	b580      	push	{r7, lr}
 8005724:	b084      	sub	sp, #16
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800572a:	2300      	movs	r3, #0
 800572c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005734:	b2db      	uxtb	r3, r3
 8005736:	2b02      	cmp	r3, #2
 8005738:	d005      	beq.n	8005746 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2204      	movs	r2, #4
 800573e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	73fb      	strb	r3, [r7, #15]
 8005744:	e047      	b.n	80057d6 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f022 020e 	bic.w	r2, r2, #14
 8005754:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f022 0201 	bic.w	r2, r2, #1
 8005764:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005770:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005774:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800577a:	f003 021c 	and.w	r2, r3, #28
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005782:	2101      	movs	r1, #1
 8005784:	fa01 f202 	lsl.w	r2, r1, r2
 8005788:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005792:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00c      	beq.n	80057b6 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80057aa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057b0:	687a      	ldr	r2, [r7, #4]
 80057b2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80057b4:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2201      	movs	r2, #1
 80057ba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d003      	beq.n	80057d6 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	4798      	blx	r3
    }
  }
  return status;
 80057d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3710      	adds	r7, #16
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b087      	sub	sp, #28
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
 80057e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80057ea:	2300      	movs	r3, #0
 80057ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80057ee:	e166      	b.n	8005abe <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	2101      	movs	r1, #1
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	fa01 f303 	lsl.w	r3, r1, r3
 80057fc:	4013      	ands	r3, r2
 80057fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2b00      	cmp	r3, #0
 8005804:	f000 8158 	beq.w	8005ab8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	f003 0303 	and.w	r3, r3, #3
 8005810:	2b01      	cmp	r3, #1
 8005812:	d005      	beq.n	8005820 <HAL_GPIO_Init+0x40>
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	f003 0303 	and.w	r3, r3, #3
 800581c:	2b02      	cmp	r3, #2
 800581e:	d130      	bne.n	8005882 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	005b      	lsls	r3, r3, #1
 800582a:	2203      	movs	r2, #3
 800582c:	fa02 f303 	lsl.w	r3, r2, r3
 8005830:	43db      	mvns	r3, r3
 8005832:	693a      	ldr	r2, [r7, #16]
 8005834:	4013      	ands	r3, r2
 8005836:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	68da      	ldr	r2, [r3, #12]
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	005b      	lsls	r3, r3, #1
 8005840:	fa02 f303 	lsl.w	r3, r2, r3
 8005844:	693a      	ldr	r2, [r7, #16]
 8005846:	4313      	orrs	r3, r2
 8005848:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	693a      	ldr	r2, [r7, #16]
 800584e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005856:	2201      	movs	r2, #1
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	fa02 f303 	lsl.w	r3, r2, r3
 800585e:	43db      	mvns	r3, r3
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	4013      	ands	r3, r2
 8005864:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	091b      	lsrs	r3, r3, #4
 800586c:	f003 0201 	and.w	r2, r3, #1
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	fa02 f303 	lsl.w	r3, r2, r3
 8005876:	693a      	ldr	r2, [r7, #16]
 8005878:	4313      	orrs	r3, r2
 800587a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	693a      	ldr	r2, [r7, #16]
 8005880:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	f003 0303 	and.w	r3, r3, #3
 800588a:	2b03      	cmp	r3, #3
 800588c:	d017      	beq.n	80058be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	005b      	lsls	r3, r3, #1
 8005898:	2203      	movs	r2, #3
 800589a:	fa02 f303 	lsl.w	r3, r2, r3
 800589e:	43db      	mvns	r3, r3
 80058a0:	693a      	ldr	r2, [r7, #16]
 80058a2:	4013      	ands	r3, r2
 80058a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	689a      	ldr	r2, [r3, #8]
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	005b      	lsls	r3, r3, #1
 80058ae:	fa02 f303 	lsl.w	r3, r2, r3
 80058b2:	693a      	ldr	r2, [r7, #16]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	693a      	ldr	r2, [r7, #16]
 80058bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	f003 0303 	and.w	r3, r3, #3
 80058c6:	2b02      	cmp	r3, #2
 80058c8:	d123      	bne.n	8005912 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	08da      	lsrs	r2, r3, #3
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	3208      	adds	r2, #8
 80058d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	f003 0307 	and.w	r3, r3, #7
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	220f      	movs	r2, #15
 80058e2:	fa02 f303 	lsl.w	r3, r2, r3
 80058e6:	43db      	mvns	r3, r3
 80058e8:	693a      	ldr	r2, [r7, #16]
 80058ea:	4013      	ands	r3, r2
 80058ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	691a      	ldr	r2, [r3, #16]
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	f003 0307 	and.w	r3, r3, #7
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	fa02 f303 	lsl.w	r3, r2, r3
 80058fe:	693a      	ldr	r2, [r7, #16]
 8005900:	4313      	orrs	r3, r2
 8005902:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	08da      	lsrs	r2, r3, #3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	3208      	adds	r2, #8
 800590c:	6939      	ldr	r1, [r7, #16]
 800590e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	005b      	lsls	r3, r3, #1
 800591c:	2203      	movs	r2, #3
 800591e:	fa02 f303 	lsl.w	r3, r2, r3
 8005922:	43db      	mvns	r3, r3
 8005924:	693a      	ldr	r2, [r7, #16]
 8005926:	4013      	ands	r3, r2
 8005928:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	f003 0203 	and.w	r2, r3, #3
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	005b      	lsls	r3, r3, #1
 8005936:	fa02 f303 	lsl.w	r3, r2, r3
 800593a:	693a      	ldr	r2, [r7, #16]
 800593c:	4313      	orrs	r3, r2
 800593e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	693a      	ldr	r2, [r7, #16]
 8005944:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800594e:	2b00      	cmp	r3, #0
 8005950:	f000 80b2 	beq.w	8005ab8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005954:	4b61      	ldr	r3, [pc, #388]	; (8005adc <HAL_GPIO_Init+0x2fc>)
 8005956:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005958:	4a60      	ldr	r2, [pc, #384]	; (8005adc <HAL_GPIO_Init+0x2fc>)
 800595a:	f043 0301 	orr.w	r3, r3, #1
 800595e:	6613      	str	r3, [r2, #96]	; 0x60
 8005960:	4b5e      	ldr	r3, [pc, #376]	; (8005adc <HAL_GPIO_Init+0x2fc>)
 8005962:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005964:	f003 0301 	and.w	r3, r3, #1
 8005968:	60bb      	str	r3, [r7, #8]
 800596a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800596c:	4a5c      	ldr	r2, [pc, #368]	; (8005ae0 <HAL_GPIO_Init+0x300>)
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	089b      	lsrs	r3, r3, #2
 8005972:	3302      	adds	r3, #2
 8005974:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005978:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	f003 0303 	and.w	r3, r3, #3
 8005980:	009b      	lsls	r3, r3, #2
 8005982:	220f      	movs	r2, #15
 8005984:	fa02 f303 	lsl.w	r3, r2, r3
 8005988:	43db      	mvns	r3, r3
 800598a:	693a      	ldr	r2, [r7, #16]
 800598c:	4013      	ands	r3, r2
 800598e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005996:	d02b      	beq.n	80059f0 <HAL_GPIO_Init+0x210>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	4a52      	ldr	r2, [pc, #328]	; (8005ae4 <HAL_GPIO_Init+0x304>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d025      	beq.n	80059ec <HAL_GPIO_Init+0x20c>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	4a51      	ldr	r2, [pc, #324]	; (8005ae8 <HAL_GPIO_Init+0x308>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d01f      	beq.n	80059e8 <HAL_GPIO_Init+0x208>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	4a50      	ldr	r2, [pc, #320]	; (8005aec <HAL_GPIO_Init+0x30c>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d019      	beq.n	80059e4 <HAL_GPIO_Init+0x204>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	4a4f      	ldr	r2, [pc, #316]	; (8005af0 <HAL_GPIO_Init+0x310>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d013      	beq.n	80059e0 <HAL_GPIO_Init+0x200>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a4e      	ldr	r2, [pc, #312]	; (8005af4 <HAL_GPIO_Init+0x314>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d00d      	beq.n	80059dc <HAL_GPIO_Init+0x1fc>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a4d      	ldr	r2, [pc, #308]	; (8005af8 <HAL_GPIO_Init+0x318>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d007      	beq.n	80059d8 <HAL_GPIO_Init+0x1f8>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a4c      	ldr	r2, [pc, #304]	; (8005afc <HAL_GPIO_Init+0x31c>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d101      	bne.n	80059d4 <HAL_GPIO_Init+0x1f4>
 80059d0:	2307      	movs	r3, #7
 80059d2:	e00e      	b.n	80059f2 <HAL_GPIO_Init+0x212>
 80059d4:	2308      	movs	r3, #8
 80059d6:	e00c      	b.n	80059f2 <HAL_GPIO_Init+0x212>
 80059d8:	2306      	movs	r3, #6
 80059da:	e00a      	b.n	80059f2 <HAL_GPIO_Init+0x212>
 80059dc:	2305      	movs	r3, #5
 80059de:	e008      	b.n	80059f2 <HAL_GPIO_Init+0x212>
 80059e0:	2304      	movs	r3, #4
 80059e2:	e006      	b.n	80059f2 <HAL_GPIO_Init+0x212>
 80059e4:	2303      	movs	r3, #3
 80059e6:	e004      	b.n	80059f2 <HAL_GPIO_Init+0x212>
 80059e8:	2302      	movs	r3, #2
 80059ea:	e002      	b.n	80059f2 <HAL_GPIO_Init+0x212>
 80059ec:	2301      	movs	r3, #1
 80059ee:	e000      	b.n	80059f2 <HAL_GPIO_Init+0x212>
 80059f0:	2300      	movs	r3, #0
 80059f2:	697a      	ldr	r2, [r7, #20]
 80059f4:	f002 0203 	and.w	r2, r2, #3
 80059f8:	0092      	lsls	r2, r2, #2
 80059fa:	4093      	lsls	r3, r2
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005a02:	4937      	ldr	r1, [pc, #220]	; (8005ae0 <HAL_GPIO_Init+0x300>)
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	089b      	lsrs	r3, r3, #2
 8005a08:	3302      	adds	r3, #2
 8005a0a:	693a      	ldr	r2, [r7, #16]
 8005a0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005a10:	4b3b      	ldr	r3, [pc, #236]	; (8005b00 <HAL_GPIO_Init+0x320>)
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	43db      	mvns	r3, r3
 8005a1a:	693a      	ldr	r2, [r7, #16]
 8005a1c:	4013      	ands	r3, r2
 8005a1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d003      	beq.n	8005a34 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8005a2c:	693a      	ldr	r2, [r7, #16]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	4313      	orrs	r3, r2
 8005a32:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005a34:	4a32      	ldr	r2, [pc, #200]	; (8005b00 <HAL_GPIO_Init+0x320>)
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005a3a:	4b31      	ldr	r3, [pc, #196]	; (8005b00 <HAL_GPIO_Init+0x320>)
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	43db      	mvns	r3, r3
 8005a44:	693a      	ldr	r2, [r7, #16]
 8005a46:	4013      	ands	r3, r2
 8005a48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d003      	beq.n	8005a5e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8005a56:	693a      	ldr	r2, [r7, #16]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005a5e:	4a28      	ldr	r2, [pc, #160]	; (8005b00 <HAL_GPIO_Init+0x320>)
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005a64:	4b26      	ldr	r3, [pc, #152]	; (8005b00 <HAL_GPIO_Init+0x320>)
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	43db      	mvns	r3, r3
 8005a6e:	693a      	ldr	r2, [r7, #16]
 8005a70:	4013      	ands	r3, r2
 8005a72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d003      	beq.n	8005a88 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8005a80:	693a      	ldr	r2, [r7, #16]
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	4313      	orrs	r3, r2
 8005a86:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005a88:	4a1d      	ldr	r2, [pc, #116]	; (8005b00 <HAL_GPIO_Init+0x320>)
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005a8e:	4b1c      	ldr	r3, [pc, #112]	; (8005b00 <HAL_GPIO_Init+0x320>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	43db      	mvns	r3, r3
 8005a98:	693a      	ldr	r2, [r7, #16]
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d003      	beq.n	8005ab2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8005aaa:	693a      	ldr	r2, [r7, #16]
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005ab2:	4a13      	ldr	r2, [pc, #76]	; (8005b00 <HAL_GPIO_Init+0x320>)
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	3301      	adds	r3, #1
 8005abc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	fa22 f303 	lsr.w	r3, r2, r3
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	f47f ae91 	bne.w	80057f0 <HAL_GPIO_Init+0x10>
  }
}
 8005ace:	bf00      	nop
 8005ad0:	bf00      	nop
 8005ad2:	371c      	adds	r7, #28
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr
 8005adc:	40021000 	.word	0x40021000
 8005ae0:	40010000 	.word	0x40010000
 8005ae4:	48000400 	.word	0x48000400
 8005ae8:	48000800 	.word	0x48000800
 8005aec:	48000c00 	.word	0x48000c00
 8005af0:	48001000 	.word	0x48001000
 8005af4:	48001400 	.word	0x48001400
 8005af8:	48001800 	.word	0x48001800
 8005afc:	48001c00 	.word	0x48001c00
 8005b00:	40010400 	.word	0x40010400

08005b04 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b087      	sub	sp, #28
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
 8005b0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005b12:	e0c9      	b.n	8005ca8 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005b14:	2201      	movs	r2, #1
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	fa02 f303 	lsl.w	r3, r2, r3
 8005b1c:	683a      	ldr	r2, [r7, #0]
 8005b1e:	4013      	ands	r3, r2
 8005b20:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	f000 80bc 	beq.w	8005ca2 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005b2a:	4a66      	ldr	r2, [pc, #408]	; (8005cc4 <HAL_GPIO_DeInit+0x1c0>)
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	089b      	lsrs	r3, r3, #2
 8005b30:	3302      	adds	r3, #2
 8005b32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b36:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	f003 0303 	and.w	r3, r3, #3
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	220f      	movs	r2, #15
 8005b42:	fa02 f303 	lsl.w	r3, r2, r3
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	4013      	ands	r3, r2
 8005b4a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005b52:	d02b      	beq.n	8005bac <HAL_GPIO_DeInit+0xa8>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a5c      	ldr	r2, [pc, #368]	; (8005cc8 <HAL_GPIO_DeInit+0x1c4>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d025      	beq.n	8005ba8 <HAL_GPIO_DeInit+0xa4>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a5b      	ldr	r2, [pc, #364]	; (8005ccc <HAL_GPIO_DeInit+0x1c8>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d01f      	beq.n	8005ba4 <HAL_GPIO_DeInit+0xa0>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a5a      	ldr	r2, [pc, #360]	; (8005cd0 <HAL_GPIO_DeInit+0x1cc>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d019      	beq.n	8005ba0 <HAL_GPIO_DeInit+0x9c>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a59      	ldr	r2, [pc, #356]	; (8005cd4 <HAL_GPIO_DeInit+0x1d0>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d013      	beq.n	8005b9c <HAL_GPIO_DeInit+0x98>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a58      	ldr	r2, [pc, #352]	; (8005cd8 <HAL_GPIO_DeInit+0x1d4>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d00d      	beq.n	8005b98 <HAL_GPIO_DeInit+0x94>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a57      	ldr	r2, [pc, #348]	; (8005cdc <HAL_GPIO_DeInit+0x1d8>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d007      	beq.n	8005b94 <HAL_GPIO_DeInit+0x90>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a56      	ldr	r2, [pc, #344]	; (8005ce0 <HAL_GPIO_DeInit+0x1dc>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d101      	bne.n	8005b90 <HAL_GPIO_DeInit+0x8c>
 8005b8c:	2307      	movs	r3, #7
 8005b8e:	e00e      	b.n	8005bae <HAL_GPIO_DeInit+0xaa>
 8005b90:	2308      	movs	r3, #8
 8005b92:	e00c      	b.n	8005bae <HAL_GPIO_DeInit+0xaa>
 8005b94:	2306      	movs	r3, #6
 8005b96:	e00a      	b.n	8005bae <HAL_GPIO_DeInit+0xaa>
 8005b98:	2305      	movs	r3, #5
 8005b9a:	e008      	b.n	8005bae <HAL_GPIO_DeInit+0xaa>
 8005b9c:	2304      	movs	r3, #4
 8005b9e:	e006      	b.n	8005bae <HAL_GPIO_DeInit+0xaa>
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	e004      	b.n	8005bae <HAL_GPIO_DeInit+0xaa>
 8005ba4:	2302      	movs	r3, #2
 8005ba6:	e002      	b.n	8005bae <HAL_GPIO_DeInit+0xaa>
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e000      	b.n	8005bae <HAL_GPIO_DeInit+0xaa>
 8005bac:	2300      	movs	r3, #0
 8005bae:	697a      	ldr	r2, [r7, #20]
 8005bb0:	f002 0203 	and.w	r2, r2, #3
 8005bb4:	0092      	lsls	r2, r2, #2
 8005bb6:	4093      	lsls	r3, r2
 8005bb8:	68fa      	ldr	r2, [r7, #12]
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	d132      	bne.n	8005c24 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8005bbe:	4b49      	ldr	r3, [pc, #292]	; (8005ce4 <HAL_GPIO_DeInit+0x1e0>)
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	43db      	mvns	r3, r3
 8005bc6:	4947      	ldr	r1, [pc, #284]	; (8005ce4 <HAL_GPIO_DeInit+0x1e0>)
 8005bc8:	4013      	ands	r3, r2
 8005bca:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8005bcc:	4b45      	ldr	r3, [pc, #276]	; (8005ce4 <HAL_GPIO_DeInit+0x1e0>)
 8005bce:	685a      	ldr	r2, [r3, #4]
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	43db      	mvns	r3, r3
 8005bd4:	4943      	ldr	r1, [pc, #268]	; (8005ce4 <HAL_GPIO_DeInit+0x1e0>)
 8005bd6:	4013      	ands	r3, r2
 8005bd8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8005bda:	4b42      	ldr	r3, [pc, #264]	; (8005ce4 <HAL_GPIO_DeInit+0x1e0>)
 8005bdc:	68da      	ldr	r2, [r3, #12]
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	43db      	mvns	r3, r3
 8005be2:	4940      	ldr	r1, [pc, #256]	; (8005ce4 <HAL_GPIO_DeInit+0x1e0>)
 8005be4:	4013      	ands	r3, r2
 8005be6:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8005be8:	4b3e      	ldr	r3, [pc, #248]	; (8005ce4 <HAL_GPIO_DeInit+0x1e0>)
 8005bea:	689a      	ldr	r2, [r3, #8]
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	43db      	mvns	r3, r3
 8005bf0:	493c      	ldr	r1, [pc, #240]	; (8005ce4 <HAL_GPIO_DeInit+0x1e0>)
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	f003 0303 	and.w	r3, r3, #3
 8005bfc:	009b      	lsls	r3, r3, #2
 8005bfe:	220f      	movs	r2, #15
 8005c00:	fa02 f303 	lsl.w	r3, r2, r3
 8005c04:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005c06:	4a2f      	ldr	r2, [pc, #188]	; (8005cc4 <HAL_GPIO_DeInit+0x1c0>)
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	089b      	lsrs	r3, r3, #2
 8005c0c:	3302      	adds	r3, #2
 8005c0e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	43da      	mvns	r2, r3
 8005c16:	482b      	ldr	r0, [pc, #172]	; (8005cc4 <HAL_GPIO_DeInit+0x1c0>)
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	089b      	lsrs	r3, r3, #2
 8005c1c:	400a      	ands	r2, r1
 8005c1e:	3302      	adds	r3, #2
 8005c20:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	005b      	lsls	r3, r3, #1
 8005c2c:	2103      	movs	r1, #3
 8005c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8005c32:	431a      	orrs	r2, r3
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	08da      	lsrs	r2, r3, #3
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	3208      	adds	r2, #8
 8005c40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	f003 0307 	and.w	r3, r3, #7
 8005c4a:	009b      	lsls	r3, r3, #2
 8005c4c:	220f      	movs	r2, #15
 8005c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c52:	43db      	mvns	r3, r3
 8005c54:	697a      	ldr	r2, [r7, #20]
 8005c56:	08d2      	lsrs	r2, r2, #3
 8005c58:	4019      	ands	r1, r3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	3208      	adds	r2, #8
 8005c5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	689a      	ldr	r2, [r3, #8]
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	005b      	lsls	r3, r3, #1
 8005c6a:	2103      	movs	r1, #3
 8005c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8005c70:	43db      	mvns	r3, r3
 8005c72:	401a      	ands	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	685a      	ldr	r2, [r3, #4]
 8005c7c:	2101      	movs	r1, #1
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	fa01 f303 	lsl.w	r3, r1, r3
 8005c84:	43db      	mvns	r3, r3
 8005c86:	401a      	ands	r2, r3
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	68da      	ldr	r2, [r3, #12]
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	005b      	lsls	r3, r3, #1
 8005c94:	2103      	movs	r1, #3
 8005c96:	fa01 f303 	lsl.w	r3, r1, r3
 8005c9a:	43db      	mvns	r3, r3
 8005c9c:	401a      	ands	r2, r3
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	3301      	adds	r3, #1
 8005ca6:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005ca8:	683a      	ldr	r2, [r7, #0]
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	fa22 f303 	lsr.w	r3, r2, r3
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	f47f af2f 	bne.w	8005b14 <HAL_GPIO_DeInit+0x10>
  }
}
 8005cb6:	bf00      	nop
 8005cb8:	bf00      	nop
 8005cba:	371c      	adds	r7, #28
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr
 8005cc4:	40010000 	.word	0x40010000
 8005cc8:	48000400 	.word	0x48000400
 8005ccc:	48000800 	.word	0x48000800
 8005cd0:	48000c00 	.word	0x48000c00
 8005cd4:	48001000 	.word	0x48001000
 8005cd8:	48001400 	.word	0x48001400
 8005cdc:	48001800 	.word	0x48001800
 8005ce0:	48001c00 	.word	0x48001c00
 8005ce4:	40010400 	.word	0x40010400

08005ce8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b085      	sub	sp, #20
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	460b      	mov	r3, r1
 8005cf2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	691a      	ldr	r2, [r3, #16]
 8005cf8:	887b      	ldrh	r3, [r7, #2]
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d002      	beq.n	8005d06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005d00:	2301      	movs	r3, #1
 8005d02:	73fb      	strb	r3, [r7, #15]
 8005d04:	e001      	b.n	8005d0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005d06:	2300      	movs	r3, #0
 8005d08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005d0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3714      	adds	r7, #20
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
 8005d20:	460b      	mov	r3, r1
 8005d22:	807b      	strh	r3, [r7, #2]
 8005d24:	4613      	mov	r3, r2
 8005d26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005d28:	787b      	ldrb	r3, [r7, #1]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d003      	beq.n	8005d36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005d2e:	887a      	ldrh	r2, [r7, #2]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005d34:	e002      	b.n	8005d3c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005d36:	887a      	ldrh	r2, [r7, #2]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005d3c:	bf00      	nop
 8005d3e:	370c      	adds	r7, #12
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b085      	sub	sp, #20
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	460b      	mov	r3, r1
 8005d52:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	695b      	ldr	r3, [r3, #20]
 8005d58:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005d5a:	887a      	ldrh	r2, [r7, #2]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	4013      	ands	r3, r2
 8005d60:	041a      	lsls	r2, r3, #16
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	43d9      	mvns	r1, r3
 8005d66:	887b      	ldrh	r3, [r7, #2]
 8005d68:	400b      	ands	r3, r1
 8005d6a:	431a      	orrs	r2, r3
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	619a      	str	r2, [r3, #24]
}
 8005d70:	bf00      	nop
 8005d72:	3714      	adds	r7, #20
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr

08005d7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b082      	sub	sp, #8
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d101      	bne.n	8005d8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e081      	b.n	8005e92 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d106      	bne.n	8005da8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f7fe f838 	bl	8003e18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2224      	movs	r2, #36	; 0x24
 8005dac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f022 0201 	bic.w	r2, r2, #1
 8005dbe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	685a      	ldr	r2, [r3, #4]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005dcc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	689a      	ldr	r2, [r3, #8]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ddc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	68db      	ldr	r3, [r3, #12]
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d107      	bne.n	8005df6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	689a      	ldr	r2, [r3, #8]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005df2:	609a      	str	r2, [r3, #8]
 8005df4:	e006      	b.n	8005e04 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	689a      	ldr	r2, [r3, #8]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005e02:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	2b02      	cmp	r3, #2
 8005e0a:	d104      	bne.n	8005e16 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e14:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	6812      	ldr	r2, [r2, #0]
 8005e20:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005e24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e28:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68da      	ldr	r2, [r3, #12]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005e38:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	691a      	ldr	r2, [r3, #16]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	695b      	ldr	r3, [r3, #20]
 8005e42:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	699b      	ldr	r3, [r3, #24]
 8005e4a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	430a      	orrs	r2, r1
 8005e52:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	69d9      	ldr	r1, [r3, #28]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6a1a      	ldr	r2, [r3, #32]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	430a      	orrs	r2, r1
 8005e62:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f042 0201 	orr.w	r2, r2, #1
 8005e72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2220      	movs	r2, #32
 8005e7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005e90:	2300      	movs	r3, #0
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3708      	adds	r7, #8
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}

08005e9a <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005e9a:	b580      	push	{r7, lr}
 8005e9c:	b082      	sub	sp, #8
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d101      	bne.n	8005eac <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e021      	b.n	8005ef0 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2224      	movs	r2, #36	; 0x24
 8005eb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f022 0201 	bic.w	r2, r2, #1
 8005ec2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f7fe f805 	bl	8003ed4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2200      	movs	r2, #0
 8005edc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005eee:	2300      	movs	r3, #0
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	3708      	adds	r7, #8
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}

08005ef8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b088      	sub	sp, #32
 8005efc:	af02      	add	r7, sp, #8
 8005efe:	60f8      	str	r0, [r7, #12]
 8005f00:	607a      	str	r2, [r7, #4]
 8005f02:	461a      	mov	r2, r3
 8005f04:	460b      	mov	r3, r1
 8005f06:	817b      	strh	r3, [r7, #10]
 8005f08:	4613      	mov	r3, r2
 8005f0a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	2b20      	cmp	r3, #32
 8005f16:	f040 80da 	bne.w	80060ce <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d101      	bne.n	8005f28 <HAL_I2C_Master_Transmit+0x30>
 8005f24:	2302      	movs	r3, #2
 8005f26:	e0d3      	b.n	80060d0 <HAL_I2C_Master_Transmit+0x1d8>
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005f30:	f7ff fa5a 	bl	80053e8 <HAL_GetTick>
 8005f34:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	9300      	str	r3, [sp, #0]
 8005f3a:	2319      	movs	r3, #25
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005f42:	68f8      	ldr	r0, [r7, #12]
 8005f44:	f000 fdde 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d001      	beq.n	8005f52 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e0be      	b.n	80060d0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2221      	movs	r2, #33	; 0x21
 8005f56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2210      	movs	r2, #16
 8005f5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2200      	movs	r2, #0
 8005f66:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	687a      	ldr	r2, [r7, #4]
 8005f6c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	893a      	ldrh	r2, [r7, #8]
 8005f72:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2200      	movs	r2, #0
 8005f78:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f7e:	b29b      	uxth	r3, r3
 8005f80:	2bff      	cmp	r3, #255	; 0xff
 8005f82:	d90e      	bls.n	8005fa2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	22ff      	movs	r2, #255	; 0xff
 8005f88:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f8e:	b2da      	uxtb	r2, r3
 8005f90:	8979      	ldrh	r1, [r7, #10]
 8005f92:	4b51      	ldr	r3, [pc, #324]	; (80060d8 <HAL_I2C_Master_Transmit+0x1e0>)
 8005f94:	9300      	str	r3, [sp, #0]
 8005f96:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005f9a:	68f8      	ldr	r0, [r7, #12]
 8005f9c:	f000 ffd4 	bl	8006f48 <I2C_TransferConfig>
 8005fa0:	e06c      	b.n	800607c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fa6:	b29a      	uxth	r2, r3
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fb0:	b2da      	uxtb	r2, r3
 8005fb2:	8979      	ldrh	r1, [r7, #10]
 8005fb4:	4b48      	ldr	r3, [pc, #288]	; (80060d8 <HAL_I2C_Master_Transmit+0x1e0>)
 8005fb6:	9300      	str	r3, [sp, #0]
 8005fb8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005fbc:	68f8      	ldr	r0, [r7, #12]
 8005fbe:	f000 ffc3 	bl	8006f48 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005fc2:	e05b      	b.n	800607c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005fc4:	697a      	ldr	r2, [r7, #20]
 8005fc6:	6a39      	ldr	r1, [r7, #32]
 8005fc8:	68f8      	ldr	r0, [r7, #12]
 8005fca:	f000 fddb 	bl	8006b84 <I2C_WaitOnTXISFlagUntilTimeout>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d001      	beq.n	8005fd8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e07b      	b.n	80060d0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fdc:	781a      	ldrb	r2, [r3, #0]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe8:	1c5a      	adds	r2, r3, #1
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	3b01      	subs	r3, #1
 8005ff6:	b29a      	uxth	r2, r3
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006000:	3b01      	subs	r3, #1
 8006002:	b29a      	uxth	r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800600c:	b29b      	uxth	r3, r3
 800600e:	2b00      	cmp	r3, #0
 8006010:	d034      	beq.n	800607c <HAL_I2C_Master_Transmit+0x184>
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006016:	2b00      	cmp	r3, #0
 8006018:	d130      	bne.n	800607c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	9300      	str	r3, [sp, #0]
 800601e:	6a3b      	ldr	r3, [r7, #32]
 8006020:	2200      	movs	r2, #0
 8006022:	2180      	movs	r1, #128	; 0x80
 8006024:	68f8      	ldr	r0, [r7, #12]
 8006026:	f000 fd6d 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 800602a:	4603      	mov	r3, r0
 800602c:	2b00      	cmp	r3, #0
 800602e:	d001      	beq.n	8006034 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	e04d      	b.n	80060d0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006038:	b29b      	uxth	r3, r3
 800603a:	2bff      	cmp	r3, #255	; 0xff
 800603c:	d90e      	bls.n	800605c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	22ff      	movs	r2, #255	; 0xff
 8006042:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006048:	b2da      	uxtb	r2, r3
 800604a:	8979      	ldrh	r1, [r7, #10]
 800604c:	2300      	movs	r3, #0
 800604e:	9300      	str	r3, [sp, #0]
 8006050:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006054:	68f8      	ldr	r0, [r7, #12]
 8006056:	f000 ff77 	bl	8006f48 <I2C_TransferConfig>
 800605a:	e00f      	b.n	800607c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006060:	b29a      	uxth	r2, r3
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800606a:	b2da      	uxtb	r2, r3
 800606c:	8979      	ldrh	r1, [r7, #10]
 800606e:	2300      	movs	r3, #0
 8006070:	9300      	str	r3, [sp, #0]
 8006072:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006076:	68f8      	ldr	r0, [r7, #12]
 8006078:	f000 ff66 	bl	8006f48 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006080:	b29b      	uxth	r3, r3
 8006082:	2b00      	cmp	r3, #0
 8006084:	d19e      	bne.n	8005fc4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006086:	697a      	ldr	r2, [r7, #20]
 8006088:	6a39      	ldr	r1, [r7, #32]
 800608a:	68f8      	ldr	r0, [r7, #12]
 800608c:	f000 fdba 	bl	8006c04 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006090:	4603      	mov	r3, r0
 8006092:	2b00      	cmp	r3, #0
 8006094:	d001      	beq.n	800609a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e01a      	b.n	80060d0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	2220      	movs	r2, #32
 80060a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	6859      	ldr	r1, [r3, #4]
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	4b0b      	ldr	r3, [pc, #44]	; (80060dc <HAL_I2C_Master_Transmit+0x1e4>)
 80060ae:	400b      	ands	r3, r1
 80060b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2220      	movs	r2, #32
 80060b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2200      	movs	r2, #0
 80060be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2200      	movs	r2, #0
 80060c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80060ca:	2300      	movs	r3, #0
 80060cc:	e000      	b.n	80060d0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80060ce:	2302      	movs	r3, #2
  }
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3718      	adds	r7, #24
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	80002000 	.word	0x80002000
 80060dc:	fe00e800 	.word	0xfe00e800

080060e0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b088      	sub	sp, #32
 80060e4:	af02      	add	r7, sp, #8
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	607a      	str	r2, [r7, #4]
 80060ea:	461a      	mov	r2, r3
 80060ec:	460b      	mov	r3, r1
 80060ee:	817b      	strh	r3, [r7, #10]
 80060f0:	4613      	mov	r3, r2
 80060f2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	2b20      	cmp	r3, #32
 80060fe:	f040 80db 	bne.w	80062b8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006108:	2b01      	cmp	r3, #1
 800610a:	d101      	bne.n	8006110 <HAL_I2C_Master_Receive+0x30>
 800610c:	2302      	movs	r3, #2
 800610e:	e0d4      	b.n	80062ba <HAL_I2C_Master_Receive+0x1da>
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006118:	f7ff f966 	bl	80053e8 <HAL_GetTick>
 800611c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	9300      	str	r3, [sp, #0]
 8006122:	2319      	movs	r3, #25
 8006124:	2201      	movs	r2, #1
 8006126:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800612a:	68f8      	ldr	r0, [r7, #12]
 800612c:	f000 fcea 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d001      	beq.n	800613a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e0bf      	b.n	80062ba <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2222      	movs	r2, #34	; 0x22
 800613e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2210      	movs	r2, #16
 8006146:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	893a      	ldrh	r2, [r7, #8]
 800615a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2200      	movs	r2, #0
 8006160:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006166:	b29b      	uxth	r3, r3
 8006168:	2bff      	cmp	r3, #255	; 0xff
 800616a:	d90e      	bls.n	800618a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	22ff      	movs	r2, #255	; 0xff
 8006170:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006176:	b2da      	uxtb	r2, r3
 8006178:	8979      	ldrh	r1, [r7, #10]
 800617a:	4b52      	ldr	r3, [pc, #328]	; (80062c4 <HAL_I2C_Master_Receive+0x1e4>)
 800617c:	9300      	str	r3, [sp, #0]
 800617e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006182:	68f8      	ldr	r0, [r7, #12]
 8006184:	f000 fee0 	bl	8006f48 <I2C_TransferConfig>
 8006188:	e06d      	b.n	8006266 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800618e:	b29a      	uxth	r2, r3
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006198:	b2da      	uxtb	r2, r3
 800619a:	8979      	ldrh	r1, [r7, #10]
 800619c:	4b49      	ldr	r3, [pc, #292]	; (80062c4 <HAL_I2C_Master_Receive+0x1e4>)
 800619e:	9300      	str	r3, [sp, #0]
 80061a0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80061a4:	68f8      	ldr	r0, [r7, #12]
 80061a6:	f000 fecf 	bl	8006f48 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80061aa:	e05c      	b.n	8006266 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061ac:	697a      	ldr	r2, [r7, #20]
 80061ae:	6a39      	ldr	r1, [r7, #32]
 80061b0:	68f8      	ldr	r0, [r7, #12]
 80061b2:	f000 fd63 	bl	8006c7c <I2C_WaitOnRXNEFlagUntilTimeout>
 80061b6:	4603      	mov	r3, r0
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d001      	beq.n	80061c0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80061bc:	2301      	movs	r3, #1
 80061be:	e07c      	b.n	80062ba <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ca:	b2d2      	uxtb	r2, r2
 80061cc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d2:	1c5a      	adds	r2, r3, #1
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061dc:	3b01      	subs	r3, #1
 80061de:	b29a      	uxth	r2, r3
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	3b01      	subs	r3, #1
 80061ec:	b29a      	uxth	r2, r3
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d034      	beq.n	8006266 <HAL_I2C_Master_Receive+0x186>
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006200:	2b00      	cmp	r3, #0
 8006202:	d130      	bne.n	8006266 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	9300      	str	r3, [sp, #0]
 8006208:	6a3b      	ldr	r3, [r7, #32]
 800620a:	2200      	movs	r2, #0
 800620c:	2180      	movs	r1, #128	; 0x80
 800620e:	68f8      	ldr	r0, [r7, #12]
 8006210:	f000 fc78 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 8006214:	4603      	mov	r3, r0
 8006216:	2b00      	cmp	r3, #0
 8006218:	d001      	beq.n	800621e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800621a:	2301      	movs	r3, #1
 800621c:	e04d      	b.n	80062ba <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006222:	b29b      	uxth	r3, r3
 8006224:	2bff      	cmp	r3, #255	; 0xff
 8006226:	d90e      	bls.n	8006246 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	22ff      	movs	r2, #255	; 0xff
 800622c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006232:	b2da      	uxtb	r2, r3
 8006234:	8979      	ldrh	r1, [r7, #10]
 8006236:	2300      	movs	r3, #0
 8006238:	9300      	str	r3, [sp, #0]
 800623a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800623e:	68f8      	ldr	r0, [r7, #12]
 8006240:	f000 fe82 	bl	8006f48 <I2C_TransferConfig>
 8006244:	e00f      	b.n	8006266 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800624a:	b29a      	uxth	r2, r3
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006254:	b2da      	uxtb	r2, r3
 8006256:	8979      	ldrh	r1, [r7, #10]
 8006258:	2300      	movs	r3, #0
 800625a:	9300      	str	r3, [sp, #0]
 800625c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006260:	68f8      	ldr	r0, [r7, #12]
 8006262:	f000 fe71 	bl	8006f48 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800626a:	b29b      	uxth	r3, r3
 800626c:	2b00      	cmp	r3, #0
 800626e:	d19d      	bne.n	80061ac <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006270:	697a      	ldr	r2, [r7, #20]
 8006272:	6a39      	ldr	r1, [r7, #32]
 8006274:	68f8      	ldr	r0, [r7, #12]
 8006276:	f000 fcc5 	bl	8006c04 <I2C_WaitOnSTOPFlagUntilTimeout>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d001      	beq.n	8006284 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006280:	2301      	movs	r3, #1
 8006282:	e01a      	b.n	80062ba <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	2220      	movs	r2, #32
 800628a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	6859      	ldr	r1, [r3, #4]
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	4b0c      	ldr	r3, [pc, #48]	; (80062c8 <HAL_I2C_Master_Receive+0x1e8>)
 8006298:	400b      	ands	r3, r1
 800629a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2220      	movs	r2, #32
 80062a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2200      	movs	r2, #0
 80062a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2200      	movs	r2, #0
 80062b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80062b4:	2300      	movs	r3, #0
 80062b6:	e000      	b.n	80062ba <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80062b8:	2302      	movs	r3, #2
  }
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3718      	adds	r7, #24
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	80002400 	.word	0x80002400
 80062c8:	fe00e800 	.word	0xfe00e800

080062cc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b088      	sub	sp, #32
 80062d0:	af02      	add	r7, sp, #8
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	4608      	mov	r0, r1
 80062d6:	4611      	mov	r1, r2
 80062d8:	461a      	mov	r2, r3
 80062da:	4603      	mov	r3, r0
 80062dc:	817b      	strh	r3, [r7, #10]
 80062de:	460b      	mov	r3, r1
 80062e0:	813b      	strh	r3, [r7, #8]
 80062e2:	4613      	mov	r3, r2
 80062e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062ec:	b2db      	uxtb	r3, r3
 80062ee:	2b20      	cmp	r3, #32
 80062f0:	f040 80f9 	bne.w	80064e6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80062f4:	6a3b      	ldr	r3, [r7, #32]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d002      	beq.n	8006300 <HAL_I2C_Mem_Write+0x34>
 80062fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d105      	bne.n	800630c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006306:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	e0ed      	b.n	80064e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006312:	2b01      	cmp	r3, #1
 8006314:	d101      	bne.n	800631a <HAL_I2C_Mem_Write+0x4e>
 8006316:	2302      	movs	r3, #2
 8006318:	e0e6      	b.n	80064e8 <HAL_I2C_Mem_Write+0x21c>
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2201      	movs	r2, #1
 800631e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006322:	f7ff f861 	bl	80053e8 <HAL_GetTick>
 8006326:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	9300      	str	r3, [sp, #0]
 800632c:	2319      	movs	r3, #25
 800632e:	2201      	movs	r2, #1
 8006330:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006334:	68f8      	ldr	r0, [r7, #12]
 8006336:	f000 fbe5 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 800633a:	4603      	mov	r3, r0
 800633c:	2b00      	cmp	r3, #0
 800633e:	d001      	beq.n	8006344 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006340:	2301      	movs	r3, #1
 8006342:	e0d1      	b.n	80064e8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2221      	movs	r2, #33	; 0x21
 8006348:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2240      	movs	r2, #64	; 0x40
 8006350:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2200      	movs	r2, #0
 8006358:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	6a3a      	ldr	r2, [r7, #32]
 800635e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006364:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2200      	movs	r2, #0
 800636a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800636c:	88f8      	ldrh	r0, [r7, #6]
 800636e:	893a      	ldrh	r2, [r7, #8]
 8006370:	8979      	ldrh	r1, [r7, #10]
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	9301      	str	r3, [sp, #4]
 8006376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006378:	9300      	str	r3, [sp, #0]
 800637a:	4603      	mov	r3, r0
 800637c:	68f8      	ldr	r0, [r7, #12]
 800637e:	f000 faf5 	bl	800696c <I2C_RequestMemoryWrite>
 8006382:	4603      	mov	r3, r0
 8006384:	2b00      	cmp	r3, #0
 8006386:	d005      	beq.n	8006394 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2200      	movs	r2, #0
 800638c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	e0a9      	b.n	80064e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006398:	b29b      	uxth	r3, r3
 800639a:	2bff      	cmp	r3, #255	; 0xff
 800639c:	d90e      	bls.n	80063bc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	22ff      	movs	r2, #255	; 0xff
 80063a2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063a8:	b2da      	uxtb	r2, r3
 80063aa:	8979      	ldrh	r1, [r7, #10]
 80063ac:	2300      	movs	r3, #0
 80063ae:	9300      	str	r3, [sp, #0]
 80063b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80063b4:	68f8      	ldr	r0, [r7, #12]
 80063b6:	f000 fdc7 	bl	8006f48 <I2C_TransferConfig>
 80063ba:	e00f      	b.n	80063dc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063c0:	b29a      	uxth	r2, r3
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063ca:	b2da      	uxtb	r2, r3
 80063cc:	8979      	ldrh	r1, [r7, #10]
 80063ce:	2300      	movs	r3, #0
 80063d0:	9300      	str	r3, [sp, #0]
 80063d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80063d6:	68f8      	ldr	r0, [r7, #12]
 80063d8:	f000 fdb6 	bl	8006f48 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063dc:	697a      	ldr	r2, [r7, #20]
 80063de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80063e0:	68f8      	ldr	r0, [r7, #12]
 80063e2:	f000 fbcf 	bl	8006b84 <I2C_WaitOnTXISFlagUntilTimeout>
 80063e6:	4603      	mov	r3, r0
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d001      	beq.n	80063f0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80063ec:	2301      	movs	r3, #1
 80063ee:	e07b      	b.n	80064e8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f4:	781a      	ldrb	r2, [r3, #0]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006400:	1c5a      	adds	r2, r3, #1
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800640a:	b29b      	uxth	r3, r3
 800640c:	3b01      	subs	r3, #1
 800640e:	b29a      	uxth	r2, r3
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006418:	3b01      	subs	r3, #1
 800641a:	b29a      	uxth	r2, r3
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006424:	b29b      	uxth	r3, r3
 8006426:	2b00      	cmp	r3, #0
 8006428:	d034      	beq.n	8006494 <HAL_I2C_Mem_Write+0x1c8>
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800642e:	2b00      	cmp	r3, #0
 8006430:	d130      	bne.n	8006494 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	9300      	str	r3, [sp, #0]
 8006436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006438:	2200      	movs	r2, #0
 800643a:	2180      	movs	r1, #128	; 0x80
 800643c:	68f8      	ldr	r0, [r7, #12]
 800643e:	f000 fb61 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 8006442:	4603      	mov	r3, r0
 8006444:	2b00      	cmp	r3, #0
 8006446:	d001      	beq.n	800644c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	e04d      	b.n	80064e8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006450:	b29b      	uxth	r3, r3
 8006452:	2bff      	cmp	r3, #255	; 0xff
 8006454:	d90e      	bls.n	8006474 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	22ff      	movs	r2, #255	; 0xff
 800645a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006460:	b2da      	uxtb	r2, r3
 8006462:	8979      	ldrh	r1, [r7, #10]
 8006464:	2300      	movs	r3, #0
 8006466:	9300      	str	r3, [sp, #0]
 8006468:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800646c:	68f8      	ldr	r0, [r7, #12]
 800646e:	f000 fd6b 	bl	8006f48 <I2C_TransferConfig>
 8006472:	e00f      	b.n	8006494 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006478:	b29a      	uxth	r2, r3
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006482:	b2da      	uxtb	r2, r3
 8006484:	8979      	ldrh	r1, [r7, #10]
 8006486:	2300      	movs	r3, #0
 8006488:	9300      	str	r3, [sp, #0]
 800648a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800648e:	68f8      	ldr	r0, [r7, #12]
 8006490:	f000 fd5a 	bl	8006f48 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006498:	b29b      	uxth	r3, r3
 800649a:	2b00      	cmp	r3, #0
 800649c:	d19e      	bne.n	80063dc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800649e:	697a      	ldr	r2, [r7, #20]
 80064a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80064a2:	68f8      	ldr	r0, [r7, #12]
 80064a4:	f000 fbae 	bl	8006c04 <I2C_WaitOnSTOPFlagUntilTimeout>
 80064a8:	4603      	mov	r3, r0
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d001      	beq.n	80064b2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e01a      	b.n	80064e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	2220      	movs	r2, #32
 80064b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	6859      	ldr	r1, [r3, #4]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	4b0a      	ldr	r3, [pc, #40]	; (80064f0 <HAL_I2C_Mem_Write+0x224>)
 80064c6:	400b      	ands	r3, r1
 80064c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	2220      	movs	r2, #32
 80064ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2200      	movs	r2, #0
 80064de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80064e2:	2300      	movs	r3, #0
 80064e4:	e000      	b.n	80064e8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80064e6:	2302      	movs	r3, #2
  }
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	3718      	adds	r7, #24
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}
 80064f0:	fe00e800 	.word	0xfe00e800

080064f4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b088      	sub	sp, #32
 80064f8:	af02      	add	r7, sp, #8
 80064fa:	60f8      	str	r0, [r7, #12]
 80064fc:	4608      	mov	r0, r1
 80064fe:	4611      	mov	r1, r2
 8006500:	461a      	mov	r2, r3
 8006502:	4603      	mov	r3, r0
 8006504:	817b      	strh	r3, [r7, #10]
 8006506:	460b      	mov	r3, r1
 8006508:	813b      	strh	r3, [r7, #8]
 800650a:	4613      	mov	r3, r2
 800650c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006514:	b2db      	uxtb	r3, r3
 8006516:	2b20      	cmp	r3, #32
 8006518:	f040 80fd 	bne.w	8006716 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800651c:	6a3b      	ldr	r3, [r7, #32]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d002      	beq.n	8006528 <HAL_I2C_Mem_Read+0x34>
 8006522:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006524:	2b00      	cmp	r3, #0
 8006526:	d105      	bne.n	8006534 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800652e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006530:	2301      	movs	r3, #1
 8006532:	e0f1      	b.n	8006718 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800653a:	2b01      	cmp	r3, #1
 800653c:	d101      	bne.n	8006542 <HAL_I2C_Mem_Read+0x4e>
 800653e:	2302      	movs	r3, #2
 8006540:	e0ea      	b.n	8006718 <HAL_I2C_Mem_Read+0x224>
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2201      	movs	r2, #1
 8006546:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800654a:	f7fe ff4d 	bl	80053e8 <HAL_GetTick>
 800654e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	9300      	str	r3, [sp, #0]
 8006554:	2319      	movs	r3, #25
 8006556:	2201      	movs	r2, #1
 8006558:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800655c:	68f8      	ldr	r0, [r7, #12]
 800655e:	f000 fad1 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 8006562:	4603      	mov	r3, r0
 8006564:	2b00      	cmp	r3, #0
 8006566:	d001      	beq.n	800656c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	e0d5      	b.n	8006718 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2222      	movs	r2, #34	; 0x22
 8006570:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2240      	movs	r2, #64	; 0x40
 8006578:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2200      	movs	r2, #0
 8006580:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	6a3a      	ldr	r2, [r7, #32]
 8006586:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800658c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2200      	movs	r2, #0
 8006592:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006594:	88f8      	ldrh	r0, [r7, #6]
 8006596:	893a      	ldrh	r2, [r7, #8]
 8006598:	8979      	ldrh	r1, [r7, #10]
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	9301      	str	r3, [sp, #4]
 800659e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065a0:	9300      	str	r3, [sp, #0]
 80065a2:	4603      	mov	r3, r0
 80065a4:	68f8      	ldr	r0, [r7, #12]
 80065a6:	f000 fa35 	bl	8006a14 <I2C_RequestMemoryRead>
 80065aa:	4603      	mov	r3, r0
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d005      	beq.n	80065bc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2200      	movs	r2, #0
 80065b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
 80065ba:	e0ad      	b.n	8006718 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	2bff      	cmp	r3, #255	; 0xff
 80065c4:	d90e      	bls.n	80065e4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	22ff      	movs	r2, #255	; 0xff
 80065ca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065d0:	b2da      	uxtb	r2, r3
 80065d2:	8979      	ldrh	r1, [r7, #10]
 80065d4:	4b52      	ldr	r3, [pc, #328]	; (8006720 <HAL_I2C_Mem_Read+0x22c>)
 80065d6:	9300      	str	r3, [sp, #0]
 80065d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80065dc:	68f8      	ldr	r0, [r7, #12]
 80065de:	f000 fcb3 	bl	8006f48 <I2C_TransferConfig>
 80065e2:	e00f      	b.n	8006604 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065e8:	b29a      	uxth	r2, r3
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065f2:	b2da      	uxtb	r2, r3
 80065f4:	8979      	ldrh	r1, [r7, #10]
 80065f6:	4b4a      	ldr	r3, [pc, #296]	; (8006720 <HAL_I2C_Mem_Read+0x22c>)
 80065f8:	9300      	str	r3, [sp, #0]
 80065fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80065fe:	68f8      	ldr	r0, [r7, #12]
 8006600:	f000 fca2 	bl	8006f48 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	9300      	str	r3, [sp, #0]
 8006608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800660a:	2200      	movs	r2, #0
 800660c:	2104      	movs	r1, #4
 800660e:	68f8      	ldr	r0, [r7, #12]
 8006610:	f000 fa78 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 8006614:	4603      	mov	r3, r0
 8006616:	2b00      	cmp	r3, #0
 8006618:	d001      	beq.n	800661e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800661a:	2301      	movs	r3, #1
 800661c:	e07c      	b.n	8006718 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006628:	b2d2      	uxtb	r2, r2
 800662a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006630:	1c5a      	adds	r2, r3, #1
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800663a:	3b01      	subs	r3, #1
 800663c:	b29a      	uxth	r2, r3
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006646:	b29b      	uxth	r3, r3
 8006648:	3b01      	subs	r3, #1
 800664a:	b29a      	uxth	r2, r3
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006654:	b29b      	uxth	r3, r3
 8006656:	2b00      	cmp	r3, #0
 8006658:	d034      	beq.n	80066c4 <HAL_I2C_Mem_Read+0x1d0>
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800665e:	2b00      	cmp	r3, #0
 8006660:	d130      	bne.n	80066c4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	9300      	str	r3, [sp, #0]
 8006666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006668:	2200      	movs	r2, #0
 800666a:	2180      	movs	r1, #128	; 0x80
 800666c:	68f8      	ldr	r0, [r7, #12]
 800666e:	f000 fa49 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 8006672:	4603      	mov	r3, r0
 8006674:	2b00      	cmp	r3, #0
 8006676:	d001      	beq.n	800667c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	e04d      	b.n	8006718 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006680:	b29b      	uxth	r3, r3
 8006682:	2bff      	cmp	r3, #255	; 0xff
 8006684:	d90e      	bls.n	80066a4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	22ff      	movs	r2, #255	; 0xff
 800668a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006690:	b2da      	uxtb	r2, r3
 8006692:	8979      	ldrh	r1, [r7, #10]
 8006694:	2300      	movs	r3, #0
 8006696:	9300      	str	r3, [sp, #0]
 8006698:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800669c:	68f8      	ldr	r0, [r7, #12]
 800669e:	f000 fc53 	bl	8006f48 <I2C_TransferConfig>
 80066a2:	e00f      	b.n	80066c4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066a8:	b29a      	uxth	r2, r3
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066b2:	b2da      	uxtb	r2, r3
 80066b4:	8979      	ldrh	r1, [r7, #10]
 80066b6:	2300      	movs	r3, #0
 80066b8:	9300      	str	r3, [sp, #0]
 80066ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80066be:	68f8      	ldr	r0, [r7, #12]
 80066c0:	f000 fc42 	bl	8006f48 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d19a      	bne.n	8006604 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066ce:	697a      	ldr	r2, [r7, #20]
 80066d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80066d2:	68f8      	ldr	r0, [r7, #12]
 80066d4:	f000 fa96 	bl	8006c04 <I2C_WaitOnSTOPFlagUntilTimeout>
 80066d8:	4603      	mov	r3, r0
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d001      	beq.n	80066e2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e01a      	b.n	8006718 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	2220      	movs	r2, #32
 80066e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	6859      	ldr	r1, [r3, #4]
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	4b0b      	ldr	r3, [pc, #44]	; (8006724 <HAL_I2C_Mem_Read+0x230>)
 80066f6:	400b      	ands	r3, r1
 80066f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2220      	movs	r2, #32
 80066fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2200      	movs	r2, #0
 8006706:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006712:	2300      	movs	r3, #0
 8006714:	e000      	b.n	8006718 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006716:	2302      	movs	r3, #2
  }
}
 8006718:	4618      	mov	r0, r3
 800671a:	3718      	adds	r7, #24
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}
 8006720:	80002400 	.word	0x80002400
 8006724:	fe00e800 	.word	0xfe00e800

08006728 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b08a      	sub	sp, #40	; 0x28
 800672c:	af02      	add	r7, sp, #8
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	607a      	str	r2, [r7, #4]
 8006732:	603b      	str	r3, [r7, #0]
 8006734:	460b      	mov	r3, r1
 8006736:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8006738:	2300      	movs	r3, #0
 800673a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006742:	b2db      	uxtb	r3, r3
 8006744:	2b20      	cmp	r3, #32
 8006746:	f040 80f1 	bne.w	800692c <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	699b      	ldr	r3, [r3, #24]
 8006750:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006754:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006758:	d101      	bne.n	800675e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800675a:	2302      	movs	r3, #2
 800675c:	e0e7      	b.n	800692e <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006764:	2b01      	cmp	r3, #1
 8006766:	d101      	bne.n	800676c <HAL_I2C_IsDeviceReady+0x44>
 8006768:	2302      	movs	r3, #2
 800676a:	e0e0      	b.n	800692e <HAL_I2C_IsDeviceReady+0x206>
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2224      	movs	r2, #36	; 0x24
 8006778:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2200      	movs	r2, #0
 8006780:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	68db      	ldr	r3, [r3, #12]
 8006786:	2b01      	cmp	r3, #1
 8006788:	d107      	bne.n	800679a <HAL_I2C_IsDeviceReady+0x72>
 800678a:	897b      	ldrh	r3, [r7, #10]
 800678c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006790:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006794:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006798:	e004      	b.n	80067a4 <HAL_I2C_IsDeviceReady+0x7c>
 800679a:	897b      	ldrh	r3, [r7, #10]
 800679c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067a0:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80067a4:	68fa      	ldr	r2, [r7, #12]
 80067a6:	6812      	ldr	r2, [r2, #0]
 80067a8:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80067aa:	f7fe fe1d 	bl	80053e8 <HAL_GetTick>
 80067ae:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	699b      	ldr	r3, [r3, #24]
 80067b6:	f003 0320 	and.w	r3, r3, #32
 80067ba:	2b20      	cmp	r3, #32
 80067bc:	bf0c      	ite	eq
 80067be:	2301      	moveq	r3, #1
 80067c0:	2300      	movne	r3, #0
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	699b      	ldr	r3, [r3, #24]
 80067cc:	f003 0310 	and.w	r3, r3, #16
 80067d0:	2b10      	cmp	r3, #16
 80067d2:	bf0c      	ite	eq
 80067d4:	2301      	moveq	r3, #1
 80067d6:	2300      	movne	r3, #0
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80067dc:	e034      	b.n	8006848 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067e4:	d01a      	beq.n	800681c <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80067e6:	f7fe fdff 	bl	80053e8 <HAL_GetTick>
 80067ea:	4602      	mov	r2, r0
 80067ec:	69bb      	ldr	r3, [r7, #24]
 80067ee:	1ad3      	subs	r3, r2, r3
 80067f0:	683a      	ldr	r2, [r7, #0]
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d302      	bcc.n	80067fc <HAL_I2C_IsDeviceReady+0xd4>
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d10f      	bne.n	800681c <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2220      	movs	r2, #32
 8006800:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006808:	f043 0220 	orr.w	r2, r3, #32
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2200      	movs	r2, #0
 8006814:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	e088      	b.n	800692e <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	699b      	ldr	r3, [r3, #24]
 8006822:	f003 0320 	and.w	r3, r3, #32
 8006826:	2b20      	cmp	r3, #32
 8006828:	bf0c      	ite	eq
 800682a:	2301      	moveq	r3, #1
 800682c:	2300      	movne	r3, #0
 800682e:	b2db      	uxtb	r3, r3
 8006830:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	699b      	ldr	r3, [r3, #24]
 8006838:	f003 0310 	and.w	r3, r3, #16
 800683c:	2b10      	cmp	r3, #16
 800683e:	bf0c      	ite	eq
 8006840:	2301      	moveq	r3, #1
 8006842:	2300      	movne	r3, #0
 8006844:	b2db      	uxtb	r3, r3
 8006846:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006848:	7ffb      	ldrb	r3, [r7, #31]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d102      	bne.n	8006854 <HAL_I2C_IsDeviceReady+0x12c>
 800684e:	7fbb      	ldrb	r3, [r7, #30]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d0c4      	beq.n	80067de <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	699b      	ldr	r3, [r3, #24]
 800685a:	f003 0310 	and.w	r3, r3, #16
 800685e:	2b10      	cmp	r3, #16
 8006860:	d01a      	beq.n	8006898 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006862:	69bb      	ldr	r3, [r7, #24]
 8006864:	9300      	str	r3, [sp, #0]
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	2200      	movs	r2, #0
 800686a:	2120      	movs	r1, #32
 800686c:	68f8      	ldr	r0, [r7, #12]
 800686e:	f000 f949 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 8006872:	4603      	mov	r3, r0
 8006874:	2b00      	cmp	r3, #0
 8006876:	d001      	beq.n	800687c <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8006878:	2301      	movs	r3, #1
 800687a:	e058      	b.n	800692e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	2220      	movs	r2, #32
 8006882:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2220      	movs	r2, #32
 8006888:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2200      	movs	r2, #0
 8006890:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8006894:	2300      	movs	r3, #0
 8006896:	e04a      	b.n	800692e <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006898:	69bb      	ldr	r3, [r7, #24]
 800689a:	9300      	str	r3, [sp, #0]
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	2200      	movs	r2, #0
 80068a0:	2120      	movs	r1, #32
 80068a2:	68f8      	ldr	r0, [r7, #12]
 80068a4:	f000 f92e 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 80068a8:	4603      	mov	r3, r0
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d001      	beq.n	80068b2 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e03d      	b.n	800692e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	2210      	movs	r2, #16
 80068b8:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	2220      	movs	r2, #32
 80068c0:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	687a      	ldr	r2, [r7, #4]
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d118      	bne.n	80068fc <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	685a      	ldr	r2, [r3, #4]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80068d8:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80068da:	69bb      	ldr	r3, [r7, #24]
 80068dc:	9300      	str	r3, [sp, #0]
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	2200      	movs	r2, #0
 80068e2:	2120      	movs	r1, #32
 80068e4:	68f8      	ldr	r0, [r7, #12]
 80068e6:	f000 f90d 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 80068ea:	4603      	mov	r3, r0
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d001      	beq.n	80068f4 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 80068f0:	2301      	movs	r3, #1
 80068f2:	e01c      	b.n	800692e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	2220      	movs	r2, #32
 80068fa:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	3301      	adds	r3, #1
 8006900:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	687a      	ldr	r2, [r7, #4]
 8006906:	429a      	cmp	r2, r3
 8006908:	f63f af3b 	bhi.w	8006782 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2220      	movs	r2, #32
 8006910:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006918:	f043 0220 	orr.w	r2, r3, #32
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2200      	movs	r2, #0
 8006924:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8006928:	2301      	movs	r3, #1
 800692a:	e000      	b.n	800692e <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 800692c:	2302      	movs	r3, #2
  }
}
 800692e:	4618      	mov	r0, r3
 8006930:	3720      	adds	r7, #32
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}

08006936 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8006936:	b480      	push	{r7}
 8006938:	b083      	sub	sp, #12
 800693a:	af00      	add	r7, sp, #0
 800693c:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006944:	b2db      	uxtb	r3, r3
}
 8006946:	4618      	mov	r0, r3
 8006948:	370c      	adds	r7, #12
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr

08006952 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8006952:	b480      	push	{r7}
 8006954:	b083      	sub	sp, #12
 8006956:	af00      	add	r7, sp, #0
 8006958:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 800695e:	4618      	mov	r0, r3
 8006960:	370c      	adds	r7, #12
 8006962:	46bd      	mov	sp, r7
 8006964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006968:	4770      	bx	lr
	...

0800696c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b086      	sub	sp, #24
 8006970:	af02      	add	r7, sp, #8
 8006972:	60f8      	str	r0, [r7, #12]
 8006974:	4608      	mov	r0, r1
 8006976:	4611      	mov	r1, r2
 8006978:	461a      	mov	r2, r3
 800697a:	4603      	mov	r3, r0
 800697c:	817b      	strh	r3, [r7, #10]
 800697e:	460b      	mov	r3, r1
 8006980:	813b      	strh	r3, [r7, #8]
 8006982:	4613      	mov	r3, r2
 8006984:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006986:	88fb      	ldrh	r3, [r7, #6]
 8006988:	b2da      	uxtb	r2, r3
 800698a:	8979      	ldrh	r1, [r7, #10]
 800698c:	4b20      	ldr	r3, [pc, #128]	; (8006a10 <I2C_RequestMemoryWrite+0xa4>)
 800698e:	9300      	str	r3, [sp, #0]
 8006990:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006994:	68f8      	ldr	r0, [r7, #12]
 8006996:	f000 fad7 	bl	8006f48 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800699a:	69fa      	ldr	r2, [r7, #28]
 800699c:	69b9      	ldr	r1, [r7, #24]
 800699e:	68f8      	ldr	r0, [r7, #12]
 80069a0:	f000 f8f0 	bl	8006b84 <I2C_WaitOnTXISFlagUntilTimeout>
 80069a4:	4603      	mov	r3, r0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d001      	beq.n	80069ae <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	e02c      	b.n	8006a08 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80069ae:	88fb      	ldrh	r3, [r7, #6]
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d105      	bne.n	80069c0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80069b4:	893b      	ldrh	r3, [r7, #8]
 80069b6:	b2da      	uxtb	r2, r3
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	629a      	str	r2, [r3, #40]	; 0x28
 80069be:	e015      	b.n	80069ec <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80069c0:	893b      	ldrh	r3, [r7, #8]
 80069c2:	0a1b      	lsrs	r3, r3, #8
 80069c4:	b29b      	uxth	r3, r3
 80069c6:	b2da      	uxtb	r2, r3
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80069ce:	69fa      	ldr	r2, [r7, #28]
 80069d0:	69b9      	ldr	r1, [r7, #24]
 80069d2:	68f8      	ldr	r0, [r7, #12]
 80069d4:	f000 f8d6 	bl	8006b84 <I2C_WaitOnTXISFlagUntilTimeout>
 80069d8:	4603      	mov	r3, r0
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d001      	beq.n	80069e2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80069de:	2301      	movs	r3, #1
 80069e0:	e012      	b.n	8006a08 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80069e2:	893b      	ldrh	r3, [r7, #8]
 80069e4:	b2da      	uxtb	r2, r3
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80069ec:	69fb      	ldr	r3, [r7, #28]
 80069ee:	9300      	str	r3, [sp, #0]
 80069f0:	69bb      	ldr	r3, [r7, #24]
 80069f2:	2200      	movs	r2, #0
 80069f4:	2180      	movs	r1, #128	; 0x80
 80069f6:	68f8      	ldr	r0, [r7, #12]
 80069f8:	f000 f884 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 80069fc:	4603      	mov	r3, r0
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d001      	beq.n	8006a06 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	e000      	b.n	8006a08 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006a06:	2300      	movs	r3, #0
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3710      	adds	r7, #16
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}
 8006a10:	80002000 	.word	0x80002000

08006a14 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b086      	sub	sp, #24
 8006a18:	af02      	add	r7, sp, #8
 8006a1a:	60f8      	str	r0, [r7, #12]
 8006a1c:	4608      	mov	r0, r1
 8006a1e:	4611      	mov	r1, r2
 8006a20:	461a      	mov	r2, r3
 8006a22:	4603      	mov	r3, r0
 8006a24:	817b      	strh	r3, [r7, #10]
 8006a26:	460b      	mov	r3, r1
 8006a28:	813b      	strh	r3, [r7, #8]
 8006a2a:	4613      	mov	r3, r2
 8006a2c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006a2e:	88fb      	ldrh	r3, [r7, #6]
 8006a30:	b2da      	uxtb	r2, r3
 8006a32:	8979      	ldrh	r1, [r7, #10]
 8006a34:	4b20      	ldr	r3, [pc, #128]	; (8006ab8 <I2C_RequestMemoryRead+0xa4>)
 8006a36:	9300      	str	r3, [sp, #0]
 8006a38:	2300      	movs	r3, #0
 8006a3a:	68f8      	ldr	r0, [r7, #12]
 8006a3c:	f000 fa84 	bl	8006f48 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a40:	69fa      	ldr	r2, [r7, #28]
 8006a42:	69b9      	ldr	r1, [r7, #24]
 8006a44:	68f8      	ldr	r0, [r7, #12]
 8006a46:	f000 f89d 	bl	8006b84 <I2C_WaitOnTXISFlagUntilTimeout>
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d001      	beq.n	8006a54 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006a50:	2301      	movs	r3, #1
 8006a52:	e02c      	b.n	8006aae <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006a54:	88fb      	ldrh	r3, [r7, #6]
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d105      	bne.n	8006a66 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a5a:	893b      	ldrh	r3, [r7, #8]
 8006a5c:	b2da      	uxtb	r2, r3
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	629a      	str	r2, [r3, #40]	; 0x28
 8006a64:	e015      	b.n	8006a92 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006a66:	893b      	ldrh	r3, [r7, #8]
 8006a68:	0a1b      	lsrs	r3, r3, #8
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	b2da      	uxtb	r2, r3
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a74:	69fa      	ldr	r2, [r7, #28]
 8006a76:	69b9      	ldr	r1, [r7, #24]
 8006a78:	68f8      	ldr	r0, [r7, #12]
 8006a7a:	f000 f883 	bl	8006b84 <I2C_WaitOnTXISFlagUntilTimeout>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d001      	beq.n	8006a88 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006a84:	2301      	movs	r3, #1
 8006a86:	e012      	b.n	8006aae <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a88:	893b      	ldrh	r3, [r7, #8]
 8006a8a:	b2da      	uxtb	r2, r3
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006a92:	69fb      	ldr	r3, [r7, #28]
 8006a94:	9300      	str	r3, [sp, #0]
 8006a96:	69bb      	ldr	r3, [r7, #24]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	2140      	movs	r1, #64	; 0x40
 8006a9c:	68f8      	ldr	r0, [r7, #12]
 8006a9e:	f000 f831 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d001      	beq.n	8006aac <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	e000      	b.n	8006aae <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006aac:	2300      	movs	r3, #0
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3710      	adds	r7, #16
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
 8006ab6:	bf00      	nop
 8006ab8:	80002000 	.word	0x80002000

08006abc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b083      	sub	sp, #12
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	699b      	ldr	r3, [r3, #24]
 8006aca:	f003 0302 	and.w	r3, r3, #2
 8006ace:	2b02      	cmp	r3, #2
 8006ad0:	d103      	bne.n	8006ada <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	699b      	ldr	r3, [r3, #24]
 8006ae0:	f003 0301 	and.w	r3, r3, #1
 8006ae4:	2b01      	cmp	r3, #1
 8006ae6:	d007      	beq.n	8006af8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	699a      	ldr	r2, [r3, #24]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f042 0201 	orr.w	r2, r2, #1
 8006af6:	619a      	str	r2, [r3, #24]
  }
}
 8006af8:	bf00      	nop
 8006afa:	370c      	adds	r7, #12
 8006afc:	46bd      	mov	sp, r7
 8006afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b02:	4770      	bx	lr

08006b04 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b084      	sub	sp, #16
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	60f8      	str	r0, [r7, #12]
 8006b0c:	60b9      	str	r1, [r7, #8]
 8006b0e:	603b      	str	r3, [r7, #0]
 8006b10:	4613      	mov	r3, r2
 8006b12:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b14:	e022      	b.n	8006b5c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b1c:	d01e      	beq.n	8006b5c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b1e:	f7fe fc63 	bl	80053e8 <HAL_GetTick>
 8006b22:	4602      	mov	r2, r0
 8006b24:	69bb      	ldr	r3, [r7, #24]
 8006b26:	1ad3      	subs	r3, r2, r3
 8006b28:	683a      	ldr	r2, [r7, #0]
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d302      	bcc.n	8006b34 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d113      	bne.n	8006b5c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b38:	f043 0220 	orr.w	r2, r3, #32
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	2220      	movs	r2, #32
 8006b44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2200      	movs	r2, #0
 8006b54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	e00f      	b.n	8006b7c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	699a      	ldr	r2, [r3, #24]
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	4013      	ands	r3, r2
 8006b66:	68ba      	ldr	r2, [r7, #8]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	bf0c      	ite	eq
 8006b6c:	2301      	moveq	r3, #1
 8006b6e:	2300      	movne	r3, #0
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	461a      	mov	r2, r3
 8006b74:	79fb      	ldrb	r3, [r7, #7]
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d0cd      	beq.n	8006b16 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006b7a:	2300      	movs	r3, #0
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	3710      	adds	r7, #16
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bd80      	pop	{r7, pc}

08006b84 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b084      	sub	sp, #16
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	60f8      	str	r0, [r7, #12]
 8006b8c:	60b9      	str	r1, [r7, #8]
 8006b8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006b90:	e02c      	b.n	8006bec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b92:	687a      	ldr	r2, [r7, #4]
 8006b94:	68b9      	ldr	r1, [r7, #8]
 8006b96:	68f8      	ldr	r0, [r7, #12]
 8006b98:	f000 f8ea 	bl	8006d70 <I2C_IsErrorOccurred>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d001      	beq.n	8006ba6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	e02a      	b.n	8006bfc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006bac:	d01e      	beq.n	8006bec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bae:	f7fe fc1b 	bl	80053e8 <HAL_GetTick>
 8006bb2:	4602      	mov	r2, r0
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	1ad3      	subs	r3, r2, r3
 8006bb8:	68ba      	ldr	r2, [r7, #8]
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d302      	bcc.n	8006bc4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d113      	bne.n	8006bec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bc8:	f043 0220 	orr.w	r2, r3, #32
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2220      	movs	r2, #32
 8006bd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2200      	movs	r2, #0
 8006be4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	e007      	b.n	8006bfc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	699b      	ldr	r3, [r3, #24]
 8006bf2:	f003 0302 	and.w	r3, r3, #2
 8006bf6:	2b02      	cmp	r3, #2
 8006bf8:	d1cb      	bne.n	8006b92 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006bfa:	2300      	movs	r3, #0
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3710      	adds	r7, #16
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}

08006c04 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b084      	sub	sp, #16
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	60f8      	str	r0, [r7, #12]
 8006c0c:	60b9      	str	r1, [r7, #8]
 8006c0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006c10:	e028      	b.n	8006c64 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	68b9      	ldr	r1, [r7, #8]
 8006c16:	68f8      	ldr	r0, [r7, #12]
 8006c18:	f000 f8aa 	bl	8006d70 <I2C_IsErrorOccurred>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d001      	beq.n	8006c26 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	e026      	b.n	8006c74 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c26:	f7fe fbdf 	bl	80053e8 <HAL_GetTick>
 8006c2a:	4602      	mov	r2, r0
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	1ad3      	subs	r3, r2, r3
 8006c30:	68ba      	ldr	r2, [r7, #8]
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d302      	bcc.n	8006c3c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d113      	bne.n	8006c64 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c40:	f043 0220 	orr.w	r2, r3, #32
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2220      	movs	r2, #32
 8006c4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2200      	movs	r2, #0
 8006c54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006c60:	2301      	movs	r3, #1
 8006c62:	e007      	b.n	8006c74 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	699b      	ldr	r3, [r3, #24]
 8006c6a:	f003 0320 	and.w	r3, r3, #32
 8006c6e:	2b20      	cmp	r3, #32
 8006c70:	d1cf      	bne.n	8006c12 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006c72:	2300      	movs	r3, #0
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3710      	adds	r7, #16
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b084      	sub	sp, #16
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006c88:	e064      	b.n	8006d54 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c8a:	687a      	ldr	r2, [r7, #4]
 8006c8c:	68b9      	ldr	r1, [r7, #8]
 8006c8e:	68f8      	ldr	r0, [r7, #12]
 8006c90:	f000 f86e 	bl	8006d70 <I2C_IsErrorOccurred>
 8006c94:	4603      	mov	r3, r0
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d001      	beq.n	8006c9e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e062      	b.n	8006d64 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	699b      	ldr	r3, [r3, #24]
 8006ca4:	f003 0320 	and.w	r3, r3, #32
 8006ca8:	2b20      	cmp	r3, #32
 8006caa:	d138      	bne.n	8006d1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	699b      	ldr	r3, [r3, #24]
 8006cb2:	f003 0304 	and.w	r3, r3, #4
 8006cb6:	2b04      	cmp	r3, #4
 8006cb8:	d105      	bne.n	8006cc6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d001      	beq.n	8006cc6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	e04e      	b.n	8006d64 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	699b      	ldr	r3, [r3, #24]
 8006ccc:	f003 0310 	and.w	r3, r3, #16
 8006cd0:	2b10      	cmp	r3, #16
 8006cd2:	d107      	bne.n	8006ce4 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	2210      	movs	r2, #16
 8006cda:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2204      	movs	r2, #4
 8006ce0:	645a      	str	r2, [r3, #68]	; 0x44
 8006ce2:	e002      	b.n	8006cea <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	2220      	movs	r2, #32
 8006cf0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	6859      	ldr	r1, [r3, #4]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681a      	ldr	r2, [r3, #0]
 8006cfc:	4b1b      	ldr	r3, [pc, #108]	; (8006d6c <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8006cfe:	400b      	ands	r3, r1
 8006d00:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2220      	movs	r2, #32
 8006d06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2200      	movs	r2, #0
 8006d16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	e022      	b.n	8006d64 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d1e:	f7fe fb63 	bl	80053e8 <HAL_GetTick>
 8006d22:	4602      	mov	r2, r0
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	1ad3      	subs	r3, r2, r3
 8006d28:	68ba      	ldr	r2, [r7, #8]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d302      	bcc.n	8006d34 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d10f      	bne.n	8006d54 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d38:	f043 0220 	orr.w	r2, r3, #32
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2220      	movs	r2, #32
 8006d44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	e007      	b.n	8006d64 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	699b      	ldr	r3, [r3, #24]
 8006d5a:	f003 0304 	and.w	r3, r3, #4
 8006d5e:	2b04      	cmp	r3, #4
 8006d60:	d193      	bne.n	8006c8a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006d62:	2300      	movs	r3, #0
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3710      	adds	r7, #16
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}
 8006d6c:	fe00e800 	.word	0xfe00e800

08006d70 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b08a      	sub	sp, #40	; 0x28
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	699b      	ldr	r3, [r3, #24]
 8006d88:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006d92:	69bb      	ldr	r3, [r7, #24]
 8006d94:	f003 0310 	and.w	r3, r3, #16
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d075      	beq.n	8006e88 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	2210      	movs	r2, #16
 8006da2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006da4:	e056      	b.n	8006e54 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006dac:	d052      	beq.n	8006e54 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006dae:	f7fe fb1b 	bl	80053e8 <HAL_GetTick>
 8006db2:	4602      	mov	r2, r0
 8006db4:	69fb      	ldr	r3, [r7, #28]
 8006db6:	1ad3      	subs	r3, r2, r3
 8006db8:	68ba      	ldr	r2, [r7, #8]
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d302      	bcc.n	8006dc4 <I2C_IsErrorOccurred+0x54>
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d147      	bne.n	8006e54 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006dce:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006dd6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	699b      	ldr	r3, [r3, #24]
 8006dde:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006de2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006de6:	d12e      	bne.n	8006e46 <I2C_IsErrorOccurred+0xd6>
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006dee:	d02a      	beq.n	8006e46 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8006df0:	7cfb      	ldrb	r3, [r7, #19]
 8006df2:	2b20      	cmp	r3, #32
 8006df4:	d027      	beq.n	8006e46 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	685a      	ldr	r2, [r3, #4]
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e04:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006e06:	f7fe faef 	bl	80053e8 <HAL_GetTick>
 8006e0a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006e0c:	e01b      	b.n	8006e46 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006e0e:	f7fe faeb 	bl	80053e8 <HAL_GetTick>
 8006e12:	4602      	mov	r2, r0
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	1ad3      	subs	r3, r2, r3
 8006e18:	2b19      	cmp	r3, #25
 8006e1a:	d914      	bls.n	8006e46 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e20:	f043 0220 	orr.w	r2, r3, #32
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	2220      	movs	r2, #32
 8006e2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2200      	movs	r2, #0
 8006e34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8006e40:	2301      	movs	r3, #1
 8006e42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	f003 0320 	and.w	r3, r3, #32
 8006e50:	2b20      	cmp	r3, #32
 8006e52:	d1dc      	bne.n	8006e0e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	699b      	ldr	r3, [r3, #24]
 8006e5a:	f003 0320 	and.w	r3, r3, #32
 8006e5e:	2b20      	cmp	r3, #32
 8006e60:	d003      	beq.n	8006e6a <I2C_IsErrorOccurred+0xfa>
 8006e62:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d09d      	beq.n	8006da6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006e6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d103      	bne.n	8006e7a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2220      	movs	r2, #32
 8006e78:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006e7a:	6a3b      	ldr	r3, [r7, #32]
 8006e7c:	f043 0304 	orr.w	r3, r3, #4
 8006e80:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	699b      	ldr	r3, [r3, #24]
 8006e8e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006e90:	69bb      	ldr	r3, [r7, #24]
 8006e92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d00b      	beq.n	8006eb2 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006e9a:	6a3b      	ldr	r3, [r7, #32]
 8006e9c:	f043 0301 	orr.w	r3, r3, #1
 8006ea0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006eaa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006eac:	2301      	movs	r3, #1
 8006eae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006eb2:	69bb      	ldr	r3, [r7, #24]
 8006eb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d00b      	beq.n	8006ed4 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006ebc:	6a3b      	ldr	r3, [r7, #32]
 8006ebe:	f043 0308 	orr.w	r3, r3, #8
 8006ec2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006ecc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006ed4:	69bb      	ldr	r3, [r7, #24]
 8006ed6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d00b      	beq.n	8006ef6 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006ede:	6a3b      	ldr	r3, [r7, #32]
 8006ee0:	f043 0302 	orr.w	r3, r3, #2
 8006ee4:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006eee:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8006ef6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d01c      	beq.n	8006f38 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006efe:	68f8      	ldr	r0, [r7, #12]
 8006f00:	f7ff fddc 	bl	8006abc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	6859      	ldr	r1, [r3, #4]
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	4b0d      	ldr	r3, [pc, #52]	; (8006f44 <I2C_IsErrorOccurred+0x1d4>)
 8006f10:	400b      	ands	r3, r1
 8006f12:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f18:	6a3b      	ldr	r3, [r7, #32]
 8006f1a:	431a      	orrs	r2, r3
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2220      	movs	r2, #32
 8006f24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2200      	movs	r2, #0
 8006f34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8006f38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3728      	adds	r7, #40	; 0x28
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}
 8006f44:	fe00e800 	.word	0xfe00e800

08006f48 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b087      	sub	sp, #28
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	60f8      	str	r0, [r7, #12]
 8006f50:	607b      	str	r3, [r7, #4]
 8006f52:	460b      	mov	r3, r1
 8006f54:	817b      	strh	r3, [r7, #10]
 8006f56:	4613      	mov	r3, r2
 8006f58:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006f5a:	897b      	ldrh	r3, [r7, #10]
 8006f5c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006f60:	7a7b      	ldrb	r3, [r7, #9]
 8006f62:	041b      	lsls	r3, r3, #16
 8006f64:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006f68:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006f6e:	6a3b      	ldr	r3, [r7, #32]
 8006f70:	4313      	orrs	r3, r2
 8006f72:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006f76:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	685a      	ldr	r2, [r3, #4]
 8006f7e:	6a3b      	ldr	r3, [r7, #32]
 8006f80:	0d5b      	lsrs	r3, r3, #21
 8006f82:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006f86:	4b08      	ldr	r3, [pc, #32]	; (8006fa8 <I2C_TransferConfig+0x60>)
 8006f88:	430b      	orrs	r3, r1
 8006f8a:	43db      	mvns	r3, r3
 8006f8c:	ea02 0103 	and.w	r1, r2, r3
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	697a      	ldr	r2, [r7, #20]
 8006f96:	430a      	orrs	r2, r1
 8006f98:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006f9a:	bf00      	nop
 8006f9c:	371c      	adds	r7, #28
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr
 8006fa6:	bf00      	nop
 8006fa8:	03ff63ff 	.word	0x03ff63ff

08006fac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	2b20      	cmp	r3, #32
 8006fc0:	d138      	bne.n	8007034 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d101      	bne.n	8006fd0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006fcc:	2302      	movs	r3, #2
 8006fce:	e032      	b.n	8007036 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2224      	movs	r2, #36	; 0x24
 8006fdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f022 0201 	bic.w	r2, r2, #1
 8006fee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	681a      	ldr	r2, [r3, #0]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006ffe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	6819      	ldr	r1, [r3, #0]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	683a      	ldr	r2, [r7, #0]
 800700c:	430a      	orrs	r2, r1
 800700e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	681a      	ldr	r2, [r3, #0]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f042 0201 	orr.w	r2, r2, #1
 800701e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2220      	movs	r2, #32
 8007024:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007030:	2300      	movs	r3, #0
 8007032:	e000      	b.n	8007036 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007034:	2302      	movs	r3, #2
  }
}
 8007036:	4618      	mov	r0, r3
 8007038:	370c      	adds	r7, #12
 800703a:	46bd      	mov	sp, r7
 800703c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007040:	4770      	bx	lr

08007042 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007042:	b480      	push	{r7}
 8007044:	b085      	sub	sp, #20
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
 800704a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007052:	b2db      	uxtb	r3, r3
 8007054:	2b20      	cmp	r3, #32
 8007056:	d139      	bne.n	80070cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800705e:	2b01      	cmp	r3, #1
 8007060:	d101      	bne.n	8007066 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007062:	2302      	movs	r3, #2
 8007064:	e033      	b.n	80070ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2201      	movs	r2, #1
 800706a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2224      	movs	r2, #36	; 0x24
 8007072:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	681a      	ldr	r2, [r3, #0]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f022 0201 	bic.w	r2, r2, #1
 8007084:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007094:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	021b      	lsls	r3, r3, #8
 800709a:	68fa      	ldr	r2, [r7, #12]
 800709c:	4313      	orrs	r3, r2
 800709e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	68fa      	ldr	r2, [r7, #12]
 80070a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	681a      	ldr	r2, [r3, #0]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f042 0201 	orr.w	r2, r2, #1
 80070b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2220      	movs	r2, #32
 80070bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2200      	movs	r2, #0
 80070c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80070c8:	2300      	movs	r3, #0
 80070ca:	e000      	b.n	80070ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80070cc:	2302      	movs	r3, #2
  }
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3714      	adds	r7, #20
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr

080070da <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80070da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070dc:	b08f      	sub	sp, #60	; 0x3c
 80070de:	af0a      	add	r7, sp, #40	; 0x28
 80070e0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d101      	bne.n	80070ec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80070e8:	2301      	movs	r3, #1
 80070ea:	e116      	b.n	800731a <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80070f8:	b2db      	uxtb	r3, r3
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d106      	bne.n	800710c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2200      	movs	r2, #0
 8007102:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f00e fd3e 	bl	8015b88 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2203      	movs	r2, #3
 8007110:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007118:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800711c:	2b00      	cmp	r3, #0
 800711e:	d102      	bne.n	8007126 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2200      	movs	r2, #0
 8007124:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4618      	mov	r0, r3
 800712c:	f008 fb67 	bl	800f7fe <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	603b      	str	r3, [r7, #0]
 8007136:	687e      	ldr	r6, [r7, #4]
 8007138:	466d      	mov	r5, sp
 800713a:	f106 0410 	add.w	r4, r6, #16
 800713e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007140:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007142:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007144:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007146:	e894 0003 	ldmia.w	r4, {r0, r1}
 800714a:	e885 0003 	stmia.w	r5, {r0, r1}
 800714e:	1d33      	adds	r3, r6, #4
 8007150:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007152:	6838      	ldr	r0, [r7, #0]
 8007154:	f008 fa7a 	bl	800f64c <USB_CoreInit>
 8007158:	4603      	mov	r3, r0
 800715a:	2b00      	cmp	r3, #0
 800715c:	d005      	beq.n	800716a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2202      	movs	r2, #2
 8007162:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8007166:	2301      	movs	r3, #1
 8007168:	e0d7      	b.n	800731a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	2100      	movs	r1, #0
 8007170:	4618      	mov	r0, r3
 8007172:	f008 fb55 	bl	800f820 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007176:	2300      	movs	r3, #0
 8007178:	73fb      	strb	r3, [r7, #15]
 800717a:	e04a      	b.n	8007212 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800717c:	7bfa      	ldrb	r2, [r7, #15]
 800717e:	6879      	ldr	r1, [r7, #4]
 8007180:	4613      	mov	r3, r2
 8007182:	00db      	lsls	r3, r3, #3
 8007184:	4413      	add	r3, r2
 8007186:	009b      	lsls	r3, r3, #2
 8007188:	440b      	add	r3, r1
 800718a:	333d      	adds	r3, #61	; 0x3d
 800718c:	2201      	movs	r2, #1
 800718e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007190:	7bfa      	ldrb	r2, [r7, #15]
 8007192:	6879      	ldr	r1, [r7, #4]
 8007194:	4613      	mov	r3, r2
 8007196:	00db      	lsls	r3, r3, #3
 8007198:	4413      	add	r3, r2
 800719a:	009b      	lsls	r3, r3, #2
 800719c:	440b      	add	r3, r1
 800719e:	333c      	adds	r3, #60	; 0x3c
 80071a0:	7bfa      	ldrb	r2, [r7, #15]
 80071a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80071a4:	7bfa      	ldrb	r2, [r7, #15]
 80071a6:	7bfb      	ldrb	r3, [r7, #15]
 80071a8:	b298      	uxth	r0, r3
 80071aa:	6879      	ldr	r1, [r7, #4]
 80071ac:	4613      	mov	r3, r2
 80071ae:	00db      	lsls	r3, r3, #3
 80071b0:	4413      	add	r3, r2
 80071b2:	009b      	lsls	r3, r3, #2
 80071b4:	440b      	add	r3, r1
 80071b6:	3344      	adds	r3, #68	; 0x44
 80071b8:	4602      	mov	r2, r0
 80071ba:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80071bc:	7bfa      	ldrb	r2, [r7, #15]
 80071be:	6879      	ldr	r1, [r7, #4]
 80071c0:	4613      	mov	r3, r2
 80071c2:	00db      	lsls	r3, r3, #3
 80071c4:	4413      	add	r3, r2
 80071c6:	009b      	lsls	r3, r3, #2
 80071c8:	440b      	add	r3, r1
 80071ca:	3340      	adds	r3, #64	; 0x40
 80071cc:	2200      	movs	r2, #0
 80071ce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80071d0:	7bfa      	ldrb	r2, [r7, #15]
 80071d2:	6879      	ldr	r1, [r7, #4]
 80071d4:	4613      	mov	r3, r2
 80071d6:	00db      	lsls	r3, r3, #3
 80071d8:	4413      	add	r3, r2
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	440b      	add	r3, r1
 80071de:	3348      	adds	r3, #72	; 0x48
 80071e0:	2200      	movs	r2, #0
 80071e2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80071e4:	7bfa      	ldrb	r2, [r7, #15]
 80071e6:	6879      	ldr	r1, [r7, #4]
 80071e8:	4613      	mov	r3, r2
 80071ea:	00db      	lsls	r3, r3, #3
 80071ec:	4413      	add	r3, r2
 80071ee:	009b      	lsls	r3, r3, #2
 80071f0:	440b      	add	r3, r1
 80071f2:	334c      	adds	r3, #76	; 0x4c
 80071f4:	2200      	movs	r2, #0
 80071f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80071f8:	7bfa      	ldrb	r2, [r7, #15]
 80071fa:	6879      	ldr	r1, [r7, #4]
 80071fc:	4613      	mov	r3, r2
 80071fe:	00db      	lsls	r3, r3, #3
 8007200:	4413      	add	r3, r2
 8007202:	009b      	lsls	r3, r3, #2
 8007204:	440b      	add	r3, r1
 8007206:	3354      	adds	r3, #84	; 0x54
 8007208:	2200      	movs	r2, #0
 800720a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800720c:	7bfb      	ldrb	r3, [r7, #15]
 800720e:	3301      	adds	r3, #1
 8007210:	73fb      	strb	r3, [r7, #15]
 8007212:	7bfa      	ldrb	r2, [r7, #15]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	429a      	cmp	r2, r3
 800721a:	d3af      	bcc.n	800717c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800721c:	2300      	movs	r3, #0
 800721e:	73fb      	strb	r3, [r7, #15]
 8007220:	e044      	b.n	80072ac <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007222:	7bfa      	ldrb	r2, [r7, #15]
 8007224:	6879      	ldr	r1, [r7, #4]
 8007226:	4613      	mov	r3, r2
 8007228:	00db      	lsls	r3, r3, #3
 800722a:	4413      	add	r3, r2
 800722c:	009b      	lsls	r3, r3, #2
 800722e:	440b      	add	r3, r1
 8007230:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8007234:	2200      	movs	r2, #0
 8007236:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007238:	7bfa      	ldrb	r2, [r7, #15]
 800723a:	6879      	ldr	r1, [r7, #4]
 800723c:	4613      	mov	r3, r2
 800723e:	00db      	lsls	r3, r3, #3
 8007240:	4413      	add	r3, r2
 8007242:	009b      	lsls	r3, r3, #2
 8007244:	440b      	add	r3, r1
 8007246:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800724a:	7bfa      	ldrb	r2, [r7, #15]
 800724c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800724e:	7bfa      	ldrb	r2, [r7, #15]
 8007250:	6879      	ldr	r1, [r7, #4]
 8007252:	4613      	mov	r3, r2
 8007254:	00db      	lsls	r3, r3, #3
 8007256:	4413      	add	r3, r2
 8007258:	009b      	lsls	r3, r3, #2
 800725a:	440b      	add	r3, r1
 800725c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8007260:	2200      	movs	r2, #0
 8007262:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007264:	7bfa      	ldrb	r2, [r7, #15]
 8007266:	6879      	ldr	r1, [r7, #4]
 8007268:	4613      	mov	r3, r2
 800726a:	00db      	lsls	r3, r3, #3
 800726c:	4413      	add	r3, r2
 800726e:	009b      	lsls	r3, r3, #2
 8007270:	440b      	add	r3, r1
 8007272:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8007276:	2200      	movs	r2, #0
 8007278:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800727a:	7bfa      	ldrb	r2, [r7, #15]
 800727c:	6879      	ldr	r1, [r7, #4]
 800727e:	4613      	mov	r3, r2
 8007280:	00db      	lsls	r3, r3, #3
 8007282:	4413      	add	r3, r2
 8007284:	009b      	lsls	r3, r3, #2
 8007286:	440b      	add	r3, r1
 8007288:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800728c:	2200      	movs	r2, #0
 800728e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007290:	7bfa      	ldrb	r2, [r7, #15]
 8007292:	6879      	ldr	r1, [r7, #4]
 8007294:	4613      	mov	r3, r2
 8007296:	00db      	lsls	r3, r3, #3
 8007298:	4413      	add	r3, r2
 800729a:	009b      	lsls	r3, r3, #2
 800729c:	440b      	add	r3, r1
 800729e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80072a2:	2200      	movs	r2, #0
 80072a4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80072a6:	7bfb      	ldrb	r3, [r7, #15]
 80072a8:	3301      	adds	r3, #1
 80072aa:	73fb      	strb	r3, [r7, #15]
 80072ac:	7bfa      	ldrb	r2, [r7, #15]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	429a      	cmp	r2, r3
 80072b4:	d3b5      	bcc.n	8007222 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	603b      	str	r3, [r7, #0]
 80072bc:	687e      	ldr	r6, [r7, #4]
 80072be:	466d      	mov	r5, sp
 80072c0:	f106 0410 	add.w	r4, r6, #16
 80072c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80072c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80072c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80072ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80072cc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80072d0:	e885 0003 	stmia.w	r5, {r0, r1}
 80072d4:	1d33      	adds	r3, r6, #4
 80072d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80072d8:	6838      	ldr	r0, [r7, #0]
 80072da:	f008 faed 	bl	800f8b8 <USB_DevInit>
 80072de:	4603      	mov	r3, r0
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d005      	beq.n	80072f0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2202      	movs	r2, #2
 80072e8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80072ec:	2301      	movs	r3, #1
 80072ee:	e014      	b.n	800731a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2201      	movs	r2, #1
 80072fc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007304:	2b01      	cmp	r3, #1
 8007306:	d102      	bne.n	800730e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f001 f881 	bl	8008410 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4618      	mov	r0, r3
 8007314:	f009 fb75 	bl	8010a02 <USB_DevDisconnect>

  return HAL_OK;
 8007318:	2300      	movs	r3, #0
}
 800731a:	4618      	mov	r0, r3
 800731c:	3714      	adds	r7, #20
 800731e:	46bd      	mov	sp, r7
 8007320:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007322 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007322:	b580      	push	{r7, lr}
 8007324:	b084      	sub	sp, #16
 8007326:	af00      	add	r7, sp, #0
 8007328:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007336:	2b01      	cmp	r3, #1
 8007338:	d101      	bne.n	800733e <HAL_PCD_Start+0x1c>
 800733a:	2302      	movs	r3, #2
 800733c:	e01c      	b.n	8007378 <HAL_PCD_Start+0x56>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2201      	movs	r2, #1
 8007342:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800734a:	2b01      	cmp	r3, #1
 800734c:	d105      	bne.n	800735a <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007352:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4618      	mov	r0, r3
 8007360:	f008 fa3c 	bl	800f7dc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4618      	mov	r0, r3
 800736a:	f009 fb29 	bl	80109c0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2200      	movs	r2, #0
 8007372:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8007376:	2300      	movs	r3, #0
}
 8007378:	4618      	mov	r0, r3
 800737a:	3710      	adds	r7, #16
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}

08007380 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007380:	b590      	push	{r4, r7, lr}
 8007382:	b08d      	sub	sp, #52	; 0x34
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800738e:	6a3b      	ldr	r3, [r7, #32]
 8007390:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4618      	mov	r0, r3
 8007398:	f009 fbe7 	bl	8010b6a <USB_GetMode>
 800739c:	4603      	mov	r3, r0
 800739e:	2b00      	cmp	r3, #0
 80073a0:	f040 847e 	bne.w	8007ca0 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4618      	mov	r0, r3
 80073aa:	f009 fb4b 	bl	8010a44 <USB_ReadInterrupts>
 80073ae:	4603      	mov	r3, r0
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	f000 8474 	beq.w	8007c9e <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80073b6:	69fb      	ldr	r3, [r7, #28]
 80073b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	0a1b      	lsrs	r3, r3, #8
 80073c0:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4618      	mov	r0, r3
 80073d0:	f009 fb38 	bl	8010a44 <USB_ReadInterrupts>
 80073d4:	4603      	mov	r3, r0
 80073d6:	f003 0302 	and.w	r3, r3, #2
 80073da:	2b02      	cmp	r3, #2
 80073dc:	d107      	bne.n	80073ee <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	695a      	ldr	r2, [r3, #20]
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f002 0202 	and.w	r2, r2, #2
 80073ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4618      	mov	r0, r3
 80073f4:	f009 fb26 	bl	8010a44 <USB_ReadInterrupts>
 80073f8:	4603      	mov	r3, r0
 80073fa:	f003 0310 	and.w	r3, r3, #16
 80073fe:	2b10      	cmp	r3, #16
 8007400:	d161      	bne.n	80074c6 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	699a      	ldr	r2, [r3, #24]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f022 0210 	bic.w	r2, r2, #16
 8007410:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8007412:	6a3b      	ldr	r3, [r7, #32]
 8007414:	6a1b      	ldr	r3, [r3, #32]
 8007416:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8007418:	69bb      	ldr	r3, [r7, #24]
 800741a:	f003 020f 	and.w	r2, r3, #15
 800741e:	4613      	mov	r3, r2
 8007420:	00db      	lsls	r3, r3, #3
 8007422:	4413      	add	r3, r2
 8007424:	009b      	lsls	r3, r3, #2
 8007426:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	4413      	add	r3, r2
 800742e:	3304      	adds	r3, #4
 8007430:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007432:	69bb      	ldr	r3, [r7, #24]
 8007434:	0c5b      	lsrs	r3, r3, #17
 8007436:	f003 030f 	and.w	r3, r3, #15
 800743a:	2b02      	cmp	r3, #2
 800743c:	d124      	bne.n	8007488 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800743e:	69ba      	ldr	r2, [r7, #24]
 8007440:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8007444:	4013      	ands	r3, r2
 8007446:	2b00      	cmp	r3, #0
 8007448:	d035      	beq.n	80074b6 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800744a:	697b      	ldr	r3, [r7, #20]
 800744c:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800744e:	69bb      	ldr	r3, [r7, #24]
 8007450:	091b      	lsrs	r3, r3, #4
 8007452:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007454:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007458:	b29b      	uxth	r3, r3
 800745a:	461a      	mov	r2, r3
 800745c:	6a38      	ldr	r0, [r7, #32]
 800745e:	f009 f95d 	bl	801071c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	691a      	ldr	r2, [r3, #16]
 8007466:	69bb      	ldr	r3, [r7, #24]
 8007468:	091b      	lsrs	r3, r3, #4
 800746a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800746e:	441a      	add	r2, r3
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	6a1a      	ldr	r2, [r3, #32]
 8007478:	69bb      	ldr	r3, [r7, #24]
 800747a:	091b      	lsrs	r3, r3, #4
 800747c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007480:	441a      	add	r2, r3
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	621a      	str	r2, [r3, #32]
 8007486:	e016      	b.n	80074b6 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8007488:	69bb      	ldr	r3, [r7, #24]
 800748a:	0c5b      	lsrs	r3, r3, #17
 800748c:	f003 030f 	and.w	r3, r3, #15
 8007490:	2b06      	cmp	r3, #6
 8007492:	d110      	bne.n	80074b6 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800749a:	2208      	movs	r2, #8
 800749c:	4619      	mov	r1, r3
 800749e:	6a38      	ldr	r0, [r7, #32]
 80074a0:	f009 f93c 	bl	801071c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	6a1a      	ldr	r2, [r3, #32]
 80074a8:	69bb      	ldr	r3, [r7, #24]
 80074aa:	091b      	lsrs	r3, r3, #4
 80074ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80074b0:	441a      	add	r2, r3
 80074b2:	697b      	ldr	r3, [r7, #20]
 80074b4:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	699a      	ldr	r2, [r3, #24]
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f042 0210 	orr.w	r2, r2, #16
 80074c4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4618      	mov	r0, r3
 80074cc:	f009 faba 	bl	8010a44 <USB_ReadInterrupts>
 80074d0:	4603      	mov	r3, r0
 80074d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80074d6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80074da:	f040 80a7 	bne.w	800762c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80074de:	2300      	movs	r3, #0
 80074e0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4618      	mov	r0, r3
 80074e8:	f009 fabf 	bl	8010a6a <USB_ReadDevAllOutEpInterrupt>
 80074ec:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80074ee:	e099      	b.n	8007624 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80074f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074f2:	f003 0301 	and.w	r3, r3, #1
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	f000 808e 	beq.w	8007618 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007502:	b2d2      	uxtb	r2, r2
 8007504:	4611      	mov	r1, r2
 8007506:	4618      	mov	r0, r3
 8007508:	f009 fae3 	bl	8010ad2 <USB_ReadDevOutEPInterrupt>
 800750c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800750e:	693b      	ldr	r3, [r7, #16]
 8007510:	f003 0301 	and.w	r3, r3, #1
 8007514:	2b00      	cmp	r3, #0
 8007516:	d00c      	beq.n	8007532 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800751a:	015a      	lsls	r2, r3, #5
 800751c:	69fb      	ldr	r3, [r7, #28]
 800751e:	4413      	add	r3, r2
 8007520:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007524:	461a      	mov	r2, r3
 8007526:	2301      	movs	r3, #1
 8007528:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800752a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f000 fe95 	bl	800825c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	f003 0308 	and.w	r3, r3, #8
 8007538:	2b00      	cmp	r3, #0
 800753a:	d00c      	beq.n	8007556 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800753c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800753e:	015a      	lsls	r2, r3, #5
 8007540:	69fb      	ldr	r3, [r7, #28]
 8007542:	4413      	add	r3, r2
 8007544:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007548:	461a      	mov	r2, r3
 800754a:	2308      	movs	r3, #8
 800754c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800754e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007550:	6878      	ldr	r0, [r7, #4]
 8007552:	f000 fed1 	bl	80082f8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8007556:	693b      	ldr	r3, [r7, #16]
 8007558:	f003 0310 	and.w	r3, r3, #16
 800755c:	2b00      	cmp	r3, #0
 800755e:	d008      	beq.n	8007572 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8007560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007562:	015a      	lsls	r2, r3, #5
 8007564:	69fb      	ldr	r3, [r7, #28]
 8007566:	4413      	add	r3, r2
 8007568:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800756c:	461a      	mov	r2, r3
 800756e:	2310      	movs	r3, #16
 8007570:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8007572:	693b      	ldr	r3, [r7, #16]
 8007574:	f003 0302 	and.w	r3, r3, #2
 8007578:	2b00      	cmp	r3, #0
 800757a:	d030      	beq.n	80075de <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800757c:	6a3b      	ldr	r3, [r7, #32]
 800757e:	695b      	ldr	r3, [r3, #20]
 8007580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007584:	2b80      	cmp	r3, #128	; 0x80
 8007586:	d109      	bne.n	800759c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8007588:	69fb      	ldr	r3, [r7, #28]
 800758a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	69fa      	ldr	r2, [r7, #28]
 8007592:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007596:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800759a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800759c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800759e:	4613      	mov	r3, r2
 80075a0:	00db      	lsls	r3, r3, #3
 80075a2:	4413      	add	r3, r2
 80075a4:	009b      	lsls	r3, r3, #2
 80075a6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80075aa:	687a      	ldr	r2, [r7, #4]
 80075ac:	4413      	add	r3, r2
 80075ae:	3304      	adds	r3, #4
 80075b0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	78db      	ldrb	r3, [r3, #3]
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d108      	bne.n	80075cc <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	2200      	movs	r2, #0
 80075be:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80075c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075c2:	b2db      	uxtb	r3, r3
 80075c4:	4619      	mov	r1, r3
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f00e fc22 	bl	8015e10 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80075cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ce:	015a      	lsls	r2, r3, #5
 80075d0:	69fb      	ldr	r3, [r7, #28]
 80075d2:	4413      	add	r3, r2
 80075d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075d8:	461a      	mov	r2, r3
 80075da:	2302      	movs	r3, #2
 80075dc:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	f003 0320 	and.w	r3, r3, #32
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d008      	beq.n	80075fa <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80075e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ea:	015a      	lsls	r2, r3, #5
 80075ec:	69fb      	ldr	r3, [r7, #28]
 80075ee:	4413      	add	r3, r2
 80075f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075f4:	461a      	mov	r2, r3
 80075f6:	2320      	movs	r3, #32
 80075f8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007600:	2b00      	cmp	r3, #0
 8007602:	d009      	beq.n	8007618 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8007604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007606:	015a      	lsls	r2, r3, #5
 8007608:	69fb      	ldr	r3, [r7, #28]
 800760a:	4413      	add	r3, r2
 800760c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007610:	461a      	mov	r2, r3
 8007612:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007616:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8007618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800761a:	3301      	adds	r3, #1
 800761c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800761e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007620:	085b      	lsrs	r3, r3, #1
 8007622:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8007624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007626:	2b00      	cmp	r3, #0
 8007628:	f47f af62 	bne.w	80074f0 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4618      	mov	r0, r3
 8007632:	f009 fa07 	bl	8010a44 <USB_ReadInterrupts>
 8007636:	4603      	mov	r3, r0
 8007638:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800763c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007640:	f040 80a4 	bne.w	800778c <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4618      	mov	r0, r3
 800764a:	f009 fa28 	bl	8010a9e <USB_ReadDevAllInEpInterrupt>
 800764e:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8007650:	2300      	movs	r3, #0
 8007652:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8007654:	e096      	b.n	8007784 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8007656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007658:	f003 0301 	and.w	r3, r3, #1
 800765c:	2b00      	cmp	r3, #0
 800765e:	f000 808b 	beq.w	8007778 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007668:	b2d2      	uxtb	r2, r2
 800766a:	4611      	mov	r1, r2
 800766c:	4618      	mov	r0, r3
 800766e:	f009 fa4e 	bl	8010b0e <USB_ReadDevInEPInterrupt>
 8007672:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	f003 0301 	and.w	r3, r3, #1
 800767a:	2b00      	cmp	r3, #0
 800767c:	d020      	beq.n	80076c0 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800767e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007680:	f003 030f 	and.w	r3, r3, #15
 8007684:	2201      	movs	r2, #1
 8007686:	fa02 f303 	lsl.w	r3, r2, r3
 800768a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800768c:	69fb      	ldr	r3, [r7, #28]
 800768e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007692:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	43db      	mvns	r3, r3
 8007698:	69f9      	ldr	r1, [r7, #28]
 800769a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800769e:	4013      	ands	r3, r2
 80076a0:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80076a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a4:	015a      	lsls	r2, r3, #5
 80076a6:	69fb      	ldr	r3, [r7, #28]
 80076a8:	4413      	add	r3, r2
 80076aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076ae:	461a      	mov	r2, r3
 80076b0:	2301      	movs	r3, #1
 80076b2:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80076b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076b6:	b2db      	uxtb	r3, r3
 80076b8:	4619      	mov	r1, r3
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f00e fb13 	bl	8015ce6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	f003 0308 	and.w	r3, r3, #8
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d008      	beq.n	80076dc <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80076ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076cc:	015a      	lsls	r2, r3, #5
 80076ce:	69fb      	ldr	r3, [r7, #28]
 80076d0:	4413      	add	r3, r2
 80076d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076d6:	461a      	mov	r2, r3
 80076d8:	2308      	movs	r3, #8
 80076da:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80076dc:	693b      	ldr	r3, [r7, #16]
 80076de:	f003 0310 	and.w	r3, r3, #16
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d008      	beq.n	80076f8 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80076e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e8:	015a      	lsls	r2, r3, #5
 80076ea:	69fb      	ldr	r3, [r7, #28]
 80076ec:	4413      	add	r3, r2
 80076ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076f2:	461a      	mov	r2, r3
 80076f4:	2310      	movs	r3, #16
 80076f6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80076f8:	693b      	ldr	r3, [r7, #16]
 80076fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d008      	beq.n	8007714 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8007702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007704:	015a      	lsls	r2, r3, #5
 8007706:	69fb      	ldr	r3, [r7, #28]
 8007708:	4413      	add	r3, r2
 800770a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800770e:	461a      	mov	r2, r3
 8007710:	2340      	movs	r3, #64	; 0x40
 8007712:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	f003 0302 	and.w	r3, r3, #2
 800771a:	2b00      	cmp	r3, #0
 800771c:	d023      	beq.n	8007766 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800771e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007720:	6a38      	ldr	r0, [r7, #32]
 8007722:	f008 fa15 	bl	800fb50 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8007726:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007728:	4613      	mov	r3, r2
 800772a:	00db      	lsls	r3, r3, #3
 800772c:	4413      	add	r3, r2
 800772e:	009b      	lsls	r3, r3, #2
 8007730:	3338      	adds	r3, #56	; 0x38
 8007732:	687a      	ldr	r2, [r7, #4]
 8007734:	4413      	add	r3, r2
 8007736:	3304      	adds	r3, #4
 8007738:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	78db      	ldrb	r3, [r3, #3]
 800773e:	2b01      	cmp	r3, #1
 8007740:	d108      	bne.n	8007754 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	2200      	movs	r2, #0
 8007746:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8007748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800774a:	b2db      	uxtb	r3, r3
 800774c:	4619      	mov	r1, r3
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f00e fb70 	bl	8015e34 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8007754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007756:	015a      	lsls	r2, r3, #5
 8007758:	69fb      	ldr	r3, [r7, #28]
 800775a:	4413      	add	r3, r2
 800775c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007760:	461a      	mov	r2, r3
 8007762:	2302      	movs	r3, #2
 8007764:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800776c:	2b00      	cmp	r3, #0
 800776e:	d003      	beq.n	8007778 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8007770:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	f000 fcea 	bl	800814c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8007778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800777a:	3301      	adds	r3, #1
 800777c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800777e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007780:	085b      	lsrs	r3, r3, #1
 8007782:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8007784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007786:	2b00      	cmp	r3, #0
 8007788:	f47f af65 	bne.w	8007656 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4618      	mov	r0, r3
 8007792:	f009 f957 	bl	8010a44 <USB_ReadInterrupts>
 8007796:	4603      	mov	r3, r0
 8007798:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800779c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80077a0:	d122      	bne.n	80077e8 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80077a2:	69fb      	ldr	r3, [r7, #28]
 80077a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	69fa      	ldr	r2, [r7, #28]
 80077ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80077b0:	f023 0301 	bic.w	r3, r3, #1
 80077b4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80077bc:	2b01      	cmp	r3, #1
 80077be:	d108      	bne.n	80077d2 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2200      	movs	r2, #0
 80077c4:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80077c8:	2100      	movs	r1, #0
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f000 fe44 	bl	8008458 <HAL_PCDEx_LPM_Callback>
 80077d0:	e002      	b.n	80077d8 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f00e faf4 	bl	8015dc0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	695a      	ldr	r2, [r3, #20]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80077e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4618      	mov	r0, r3
 80077ee:	f009 f929 	bl	8010a44 <USB_ReadInterrupts>
 80077f2:	4603      	mov	r3, r0
 80077f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80077f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80077fc:	d112      	bne.n	8007824 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80077fe:	69fb      	ldr	r3, [r7, #28]
 8007800:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	f003 0301 	and.w	r3, r3, #1
 800780a:	2b01      	cmp	r3, #1
 800780c:	d102      	bne.n	8007814 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f00e fab0 	bl	8015d74 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	695a      	ldr	r2, [r3, #20]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8007822:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4618      	mov	r0, r3
 800782a:	f009 f90b 	bl	8010a44 <USB_ReadInterrupts>
 800782e:	4603      	mov	r3, r0
 8007830:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007834:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007838:	d121      	bne.n	800787e <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	695a      	ldr	r2, [r3, #20]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8007848:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8007850:	2b00      	cmp	r3, #0
 8007852:	d111      	bne.n	8007878 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2201      	movs	r2, #1
 8007858:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007862:	089b      	lsrs	r3, r3, #2
 8007864:	f003 020f 	and.w	r2, r3, #15
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800786e:	2101      	movs	r1, #1
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f000 fdf1 	bl	8008458 <HAL_PCDEx_LPM_Callback>
 8007876:	e002      	b.n	800787e <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f00e fa7b 	bl	8015d74 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4618      	mov	r0, r3
 8007884:	f009 f8de 	bl	8010a44 <USB_ReadInterrupts>
 8007888:	4603      	mov	r3, r0
 800788a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800788e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007892:	f040 80b5 	bne.w	8007a00 <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007896:	69fb      	ldr	r3, [r7, #28]
 8007898:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	69fa      	ldr	r2, [r7, #28]
 80078a0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80078a4:	f023 0301 	bic.w	r3, r3, #1
 80078a8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	2110      	movs	r1, #16
 80078b0:	4618      	mov	r0, r3
 80078b2:	f008 f94d 	bl	800fb50 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80078b6:	2300      	movs	r3, #0
 80078b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80078ba:	e046      	b.n	800794a <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80078bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078be:	015a      	lsls	r2, r3, #5
 80078c0:	69fb      	ldr	r3, [r7, #28]
 80078c2:	4413      	add	r3, r2
 80078c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078c8:	461a      	mov	r2, r3
 80078ca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80078ce:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80078d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078d2:	015a      	lsls	r2, r3, #5
 80078d4:	69fb      	ldr	r3, [r7, #28]
 80078d6:	4413      	add	r3, r2
 80078d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80078e0:	0151      	lsls	r1, r2, #5
 80078e2:	69fa      	ldr	r2, [r7, #28]
 80078e4:	440a      	add	r2, r1
 80078e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80078ee:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80078f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078f2:	015a      	lsls	r2, r3, #5
 80078f4:	69fb      	ldr	r3, [r7, #28]
 80078f6:	4413      	add	r3, r2
 80078f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078fc:	461a      	mov	r2, r3
 80078fe:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007902:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007906:	015a      	lsls	r2, r3, #5
 8007908:	69fb      	ldr	r3, [r7, #28]
 800790a:	4413      	add	r3, r2
 800790c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007914:	0151      	lsls	r1, r2, #5
 8007916:	69fa      	ldr	r2, [r7, #28]
 8007918:	440a      	add	r2, r1
 800791a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800791e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007922:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007926:	015a      	lsls	r2, r3, #5
 8007928:	69fb      	ldr	r3, [r7, #28]
 800792a:	4413      	add	r3, r2
 800792c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007934:	0151      	lsls	r1, r2, #5
 8007936:	69fa      	ldr	r2, [r7, #28]
 8007938:	440a      	add	r2, r1
 800793a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800793e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007942:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007946:	3301      	adds	r3, #1
 8007948:	62fb      	str	r3, [r7, #44]	; 0x2c
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	685b      	ldr	r3, [r3, #4]
 800794e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007950:	429a      	cmp	r2, r3
 8007952:	d3b3      	bcc.n	80078bc <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8007954:	69fb      	ldr	r3, [r7, #28]
 8007956:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800795a:	69db      	ldr	r3, [r3, #28]
 800795c:	69fa      	ldr	r2, [r7, #28]
 800795e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007962:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8007966:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800796c:	2b00      	cmp	r3, #0
 800796e:	d016      	beq.n	800799e <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007970:	69fb      	ldr	r3, [r7, #28]
 8007972:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007976:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800797a:	69fa      	ldr	r2, [r7, #28]
 800797c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007980:	f043 030b 	orr.w	r3, r3, #11
 8007984:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8007988:	69fb      	ldr	r3, [r7, #28]
 800798a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800798e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007990:	69fa      	ldr	r2, [r7, #28]
 8007992:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007996:	f043 030b 	orr.w	r3, r3, #11
 800799a:	6453      	str	r3, [r2, #68]	; 0x44
 800799c:	e015      	b.n	80079ca <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800799e:	69fb      	ldr	r3, [r7, #28]
 80079a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079a4:	695b      	ldr	r3, [r3, #20]
 80079a6:	69fa      	ldr	r2, [r7, #28]
 80079a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80079ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80079b0:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80079b4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80079b6:	69fb      	ldr	r3, [r7, #28]
 80079b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079bc:	691b      	ldr	r3, [r3, #16]
 80079be:	69fa      	ldr	r2, [r7, #28]
 80079c0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80079c4:	f043 030b 	orr.w	r3, r3, #11
 80079c8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80079ca:	69fb      	ldr	r3, [r7, #28]
 80079cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	69fa      	ldr	r2, [r7, #28]
 80079d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80079d8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80079dc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80079e8:	4619      	mov	r1, r3
 80079ea:	4610      	mov	r0, r2
 80079ec:	f009 f8ee 	bl	8010bcc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	695a      	ldr	r2, [r3, #20]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80079fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4618      	mov	r0, r3
 8007a06:	f009 f81d 	bl	8010a44 <USB_ReadInterrupts>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007a10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a14:	d124      	bne.n	8007a60 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f009 f8b3 	bl	8010b86 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4618      	mov	r0, r3
 8007a26:	f008 f910 	bl	800fc4a <USB_GetDevSpeed>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681c      	ldr	r4, [r3, #0]
 8007a36:	f001 fbcf 	bl	80091d8 <HAL_RCC_GetHCLKFreq>
 8007a3a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007a40:	b2db      	uxtb	r3, r3
 8007a42:	461a      	mov	r2, r3
 8007a44:	4620      	mov	r0, r4
 8007a46:	f007 fe2d 	bl	800f6a4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f00e f973 	bl	8015d36 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	695a      	ldr	r2, [r3, #20]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8007a5e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4618      	mov	r0, r3
 8007a66:	f008 ffed 	bl	8010a44 <USB_ReadInterrupts>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	f003 0308 	and.w	r3, r3, #8
 8007a70:	2b08      	cmp	r3, #8
 8007a72:	d10a      	bne.n	8007a8a <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f00e f950 	bl	8015d1a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	695a      	ldr	r2, [r3, #20]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f002 0208 	and.w	r2, r2, #8
 8007a88:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f008 ffd8 	bl	8010a44 <USB_ReadInterrupts>
 8007a94:	4603      	mov	r3, r0
 8007a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a9a:	2b80      	cmp	r3, #128	; 0x80
 8007a9c:	d122      	bne.n	8007ae4 <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8007a9e:	6a3b      	ldr	r3, [r7, #32]
 8007aa0:	699b      	ldr	r3, [r3, #24]
 8007aa2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007aa6:	6a3b      	ldr	r3, [r7, #32]
 8007aa8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007aaa:	2301      	movs	r3, #1
 8007aac:	627b      	str	r3, [r7, #36]	; 0x24
 8007aae:	e014      	b.n	8007ada <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8007ab0:	6879      	ldr	r1, [r7, #4]
 8007ab2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ab4:	4613      	mov	r3, r2
 8007ab6:	00db      	lsls	r3, r3, #3
 8007ab8:	4413      	add	r3, r2
 8007aba:	009b      	lsls	r3, r3, #2
 8007abc:	440b      	add	r3, r1
 8007abe:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8007ac2:	781b      	ldrb	r3, [r3, #0]
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d105      	bne.n	8007ad4 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8007ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aca:	b2db      	uxtb	r3, r3
 8007acc:	4619      	mov	r1, r3
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f000 fb0b 	bl	80080ea <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ad6:	3301      	adds	r3, #1
 8007ad8:	627b      	str	r3, [r7, #36]	; 0x24
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	685b      	ldr	r3, [r3, #4]
 8007ade:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ae0:	429a      	cmp	r2, r3
 8007ae2:	d3e5      	bcc.n	8007ab0 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4618      	mov	r0, r3
 8007aea:	f008 ffab 	bl	8010a44 <USB_ReadInterrupts>
 8007aee:	4603      	mov	r3, r0
 8007af0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007af4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007af8:	d13b      	bne.n	8007b72 <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007afa:	2301      	movs	r3, #1
 8007afc:	627b      	str	r3, [r7, #36]	; 0x24
 8007afe:	e02b      	b.n	8007b58 <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8007b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b02:	015a      	lsls	r2, r3, #5
 8007b04:	69fb      	ldr	r3, [r7, #28]
 8007b06:	4413      	add	r3, r2
 8007b08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007b10:	6879      	ldr	r1, [r7, #4]
 8007b12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b14:	4613      	mov	r3, r2
 8007b16:	00db      	lsls	r3, r3, #3
 8007b18:	4413      	add	r3, r2
 8007b1a:	009b      	lsls	r3, r3, #2
 8007b1c:	440b      	add	r3, r1
 8007b1e:	3340      	adds	r3, #64	; 0x40
 8007b20:	781b      	ldrb	r3, [r3, #0]
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d115      	bne.n	8007b52 <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8007b26:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	da12      	bge.n	8007b52 <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8007b2c:	6879      	ldr	r1, [r7, #4]
 8007b2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b30:	4613      	mov	r3, r2
 8007b32:	00db      	lsls	r3, r3, #3
 8007b34:	4413      	add	r3, r2
 8007b36:	009b      	lsls	r3, r3, #2
 8007b38:	440b      	add	r3, r1
 8007b3a:	333f      	adds	r3, #63	; 0x3f
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8007b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b42:	b2db      	uxtb	r3, r3
 8007b44:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	4619      	mov	r1, r3
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f000 facc 	bl	80080ea <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b54:	3301      	adds	r3, #1
 8007b56:	627b      	str	r3, [r7, #36]	; 0x24
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b5e:	429a      	cmp	r2, r3
 8007b60:	d3ce      	bcc.n	8007b00 <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	695a      	ldr	r2, [r3, #20]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8007b70:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4618      	mov	r0, r3
 8007b78:	f008 ff64 	bl	8010a44 <USB_ReadInterrupts>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007b82:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007b86:	d155      	bne.n	8007c34 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007b88:	2301      	movs	r3, #1
 8007b8a:	627b      	str	r3, [r7, #36]	; 0x24
 8007b8c:	e045      	b.n	8007c1a <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8007b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b90:	015a      	lsls	r2, r3, #5
 8007b92:	69fb      	ldr	r3, [r7, #28]
 8007b94:	4413      	add	r3, r2
 8007b96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007b9e:	6879      	ldr	r1, [r7, #4]
 8007ba0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ba2:	4613      	mov	r3, r2
 8007ba4:	00db      	lsls	r3, r3, #3
 8007ba6:	4413      	add	r3, r2
 8007ba8:	009b      	lsls	r3, r3, #2
 8007baa:	440b      	add	r3, r1
 8007bac:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8007bb0:	781b      	ldrb	r3, [r3, #0]
 8007bb2:	2b01      	cmp	r3, #1
 8007bb4:	d12e      	bne.n	8007c14 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007bb6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	da2b      	bge.n	8007c14 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8007bbc:	69bb      	ldr	r3, [r7, #24]
 8007bbe:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8007bc8:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	d121      	bne.n	8007c14 <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8007bd0:	6879      	ldr	r1, [r7, #4]
 8007bd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bd4:	4613      	mov	r3, r2
 8007bd6:	00db      	lsls	r3, r3, #3
 8007bd8:	4413      	add	r3, r2
 8007bda:	009b      	lsls	r3, r3, #2
 8007bdc:	440b      	add	r3, r1
 8007bde:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8007be2:	2201      	movs	r2, #1
 8007be4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8007be6:	6a3b      	ldr	r3, [r7, #32]
 8007be8:	699b      	ldr	r3, [r3, #24]
 8007bea:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007bee:	6a3b      	ldr	r3, [r7, #32]
 8007bf0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8007bf2:	6a3b      	ldr	r3, [r7, #32]
 8007bf4:	695b      	ldr	r3, [r3, #20]
 8007bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d10a      	bne.n	8007c14 <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8007bfe:	69fb      	ldr	r3, [r7, #28]
 8007c00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c04:	685b      	ldr	r3, [r3, #4]
 8007c06:	69fa      	ldr	r2, [r7, #28]
 8007c08:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c0c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007c10:	6053      	str	r3, [r2, #4]
            break;
 8007c12:	e007      	b.n	8007c24 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c16:	3301      	adds	r3, #1
 8007c18:	627b      	str	r3, [r7, #36]	; 0x24
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c20:	429a      	cmp	r2, r3
 8007c22:	d3b4      	bcc.n	8007b8e <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	695a      	ldr	r2, [r3, #20]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8007c32:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f008 ff03 	bl	8010a44 <USB_ReadInterrupts>
 8007c3e:	4603      	mov	r3, r0
 8007c40:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007c44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c48:	d10a      	bne.n	8007c60 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f00e f904 	bl	8015e58 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	695a      	ldr	r2, [r3, #20]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8007c5e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4618      	mov	r0, r3
 8007c66:	f008 feed 	bl	8010a44 <USB_ReadInterrupts>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	f003 0304 	and.w	r3, r3, #4
 8007c70:	2b04      	cmp	r3, #4
 8007c72:	d115      	bne.n	8007ca0 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007c7c:	69bb      	ldr	r3, [r7, #24]
 8007c7e:	f003 0304 	and.w	r3, r3, #4
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d002      	beq.n	8007c8c <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f00e f8f4 	bl	8015e74 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	6859      	ldr	r1, [r3, #4]
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	69ba      	ldr	r2, [r7, #24]
 8007c98:	430a      	orrs	r2, r1
 8007c9a:	605a      	str	r2, [r3, #4]
 8007c9c:	e000      	b.n	8007ca0 <HAL_PCD_IRQHandler+0x920>
      return;
 8007c9e:	bf00      	nop
    }
  }
}
 8007ca0:	3734      	adds	r7, #52	; 0x34
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd90      	pop	{r4, r7, pc}

08007ca6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007ca6:	b580      	push	{r7, lr}
 8007ca8:	b082      	sub	sp, #8
 8007caa:	af00      	add	r7, sp, #0
 8007cac:	6078      	str	r0, [r7, #4]
 8007cae:	460b      	mov	r3, r1
 8007cb0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d101      	bne.n	8007cc0 <HAL_PCD_SetAddress+0x1a>
 8007cbc:	2302      	movs	r3, #2
 8007cbe:	e013      	b.n	8007ce8 <HAL_PCD_SetAddress+0x42>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	78fa      	ldrb	r2, [r7, #3]
 8007ccc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	78fa      	ldrb	r2, [r7, #3]
 8007cd6:	4611      	mov	r1, r2
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f008 fe4b 	bl	8010974 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8007ce6:	2300      	movs	r3, #0
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3708      	adds	r7, #8
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}

08007cf0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	4608      	mov	r0, r1
 8007cfa:	4611      	mov	r1, r2
 8007cfc:	461a      	mov	r2, r3
 8007cfe:	4603      	mov	r3, r0
 8007d00:	70fb      	strb	r3, [r7, #3]
 8007d02:	460b      	mov	r3, r1
 8007d04:	803b      	strh	r3, [r7, #0]
 8007d06:	4613      	mov	r3, r2
 8007d08:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007d0e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	da0f      	bge.n	8007d36 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007d16:	78fb      	ldrb	r3, [r7, #3]
 8007d18:	f003 020f 	and.w	r2, r3, #15
 8007d1c:	4613      	mov	r3, r2
 8007d1e:	00db      	lsls	r3, r3, #3
 8007d20:	4413      	add	r3, r2
 8007d22:	009b      	lsls	r3, r3, #2
 8007d24:	3338      	adds	r3, #56	; 0x38
 8007d26:	687a      	ldr	r2, [r7, #4]
 8007d28:	4413      	add	r3, r2
 8007d2a:	3304      	adds	r3, #4
 8007d2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2201      	movs	r2, #1
 8007d32:	705a      	strb	r2, [r3, #1]
 8007d34:	e00f      	b.n	8007d56 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007d36:	78fb      	ldrb	r3, [r7, #3]
 8007d38:	f003 020f 	and.w	r2, r3, #15
 8007d3c:	4613      	mov	r3, r2
 8007d3e:	00db      	lsls	r3, r3, #3
 8007d40:	4413      	add	r3, r2
 8007d42:	009b      	lsls	r3, r3, #2
 8007d44:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007d48:	687a      	ldr	r2, [r7, #4]
 8007d4a:	4413      	add	r3, r2
 8007d4c:	3304      	adds	r3, #4
 8007d4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	2200      	movs	r2, #0
 8007d54:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007d56:	78fb      	ldrb	r3, [r7, #3]
 8007d58:	f003 030f 	and.w	r3, r3, #15
 8007d5c:	b2da      	uxtb	r2, r3
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8007d62:	883a      	ldrh	r2, [r7, #0]
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	78ba      	ldrb	r2, [r7, #2]
 8007d6c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	785b      	ldrb	r3, [r3, #1]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d004      	beq.n	8007d80 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	781b      	ldrb	r3, [r3, #0]
 8007d7a:	b29a      	uxth	r2, r3
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007d80:	78bb      	ldrb	r3, [r7, #2]
 8007d82:	2b02      	cmp	r3, #2
 8007d84:	d102      	bne.n	8007d8c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007d92:	2b01      	cmp	r3, #1
 8007d94:	d101      	bne.n	8007d9a <HAL_PCD_EP_Open+0xaa>
 8007d96:	2302      	movs	r3, #2
 8007d98:	e00e      	b.n	8007db8 <HAL_PCD_EP_Open+0xc8>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	68f9      	ldr	r1, [r7, #12]
 8007da8:	4618      	mov	r0, r3
 8007daa:	f007 ff6d 	bl	800fc88 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2200      	movs	r2, #0
 8007db2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8007db6:	7afb      	ldrb	r3, [r7, #11]
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3710      	adds	r7, #16
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bd80      	pop	{r7, pc}

08007dc0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b084      	sub	sp, #16
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
 8007dc8:	460b      	mov	r3, r1
 8007dca:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007dcc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	da0f      	bge.n	8007df4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007dd4:	78fb      	ldrb	r3, [r7, #3]
 8007dd6:	f003 020f 	and.w	r2, r3, #15
 8007dda:	4613      	mov	r3, r2
 8007ddc:	00db      	lsls	r3, r3, #3
 8007dde:	4413      	add	r3, r2
 8007de0:	009b      	lsls	r3, r3, #2
 8007de2:	3338      	adds	r3, #56	; 0x38
 8007de4:	687a      	ldr	r2, [r7, #4]
 8007de6:	4413      	add	r3, r2
 8007de8:	3304      	adds	r3, #4
 8007dea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	2201      	movs	r2, #1
 8007df0:	705a      	strb	r2, [r3, #1]
 8007df2:	e00f      	b.n	8007e14 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007df4:	78fb      	ldrb	r3, [r7, #3]
 8007df6:	f003 020f 	and.w	r2, r3, #15
 8007dfa:	4613      	mov	r3, r2
 8007dfc:	00db      	lsls	r3, r3, #3
 8007dfe:	4413      	add	r3, r2
 8007e00:	009b      	lsls	r3, r3, #2
 8007e02:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007e06:	687a      	ldr	r2, [r7, #4]
 8007e08:	4413      	add	r3, r2
 8007e0a:	3304      	adds	r3, #4
 8007e0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	2200      	movs	r2, #0
 8007e12:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007e14:	78fb      	ldrb	r3, [r7, #3]
 8007e16:	f003 030f 	and.w	r3, r3, #15
 8007e1a:	b2da      	uxtb	r2, r3
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007e26:	2b01      	cmp	r3, #1
 8007e28:	d101      	bne.n	8007e2e <HAL_PCD_EP_Close+0x6e>
 8007e2a:	2302      	movs	r3, #2
 8007e2c:	e00e      	b.n	8007e4c <HAL_PCD_EP_Close+0x8c>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2201      	movs	r2, #1
 8007e32:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	68f9      	ldr	r1, [r7, #12]
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	f007 ffab 	bl	800fd98 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2200      	movs	r2, #0
 8007e46:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8007e4a:	2300      	movs	r3, #0
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	3710      	adds	r7, #16
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}

08007e54 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b086      	sub	sp, #24
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	60f8      	str	r0, [r7, #12]
 8007e5c:	607a      	str	r2, [r7, #4]
 8007e5e:	603b      	str	r3, [r7, #0]
 8007e60:	460b      	mov	r3, r1
 8007e62:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007e64:	7afb      	ldrb	r3, [r7, #11]
 8007e66:	f003 020f 	and.w	r2, r3, #15
 8007e6a:	4613      	mov	r3, r2
 8007e6c:	00db      	lsls	r3, r3, #3
 8007e6e:	4413      	add	r3, r2
 8007e70:	009b      	lsls	r3, r3, #2
 8007e72:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007e76:	68fa      	ldr	r2, [r7, #12]
 8007e78:	4413      	add	r3, r2
 8007e7a:	3304      	adds	r3, #4
 8007e7c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	687a      	ldr	r2, [r7, #4]
 8007e82:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8007e84:	697b      	ldr	r3, [r7, #20]
 8007e86:	683a      	ldr	r2, [r7, #0]
 8007e88:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	2200      	movs	r2, #0
 8007e94:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007e96:	7afb      	ldrb	r3, [r7, #11]
 8007e98:	f003 030f 	and.w	r3, r3, #15
 8007e9c:	b2da      	uxtb	r2, r3
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007ea2:	7afb      	ldrb	r3, [r7, #11]
 8007ea4:	f003 030f 	and.w	r3, r3, #15
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d106      	bne.n	8007eba <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	6979      	ldr	r1, [r7, #20]
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	f008 fa2c 	bl	8010310 <USB_EP0StartXfer>
 8007eb8:	e005      	b.n	8007ec6 <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	6979      	ldr	r1, [r7, #20]
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f008 f845 	bl	800ff50 <USB_EPStartXfer>
  }

  return HAL_OK;
 8007ec6:	2300      	movs	r3, #0
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3718      	adds	r7, #24
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}

08007ed0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b083      	sub	sp, #12
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
 8007ed8:	460b      	mov	r3, r1
 8007eda:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007edc:	78fb      	ldrb	r3, [r7, #3]
 8007ede:	f003 020f 	and.w	r2, r3, #15
 8007ee2:	6879      	ldr	r1, [r7, #4]
 8007ee4:	4613      	mov	r3, r2
 8007ee6:	00db      	lsls	r3, r3, #3
 8007ee8:	4413      	add	r3, r2
 8007eea:	009b      	lsls	r3, r3, #2
 8007eec:	440b      	add	r3, r1
 8007eee:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8007ef2:	681b      	ldr	r3, [r3, #0]
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	370c      	adds	r7, #12
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr

08007f00 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b086      	sub	sp, #24
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	60f8      	str	r0, [r7, #12]
 8007f08:	607a      	str	r2, [r7, #4]
 8007f0a:	603b      	str	r3, [r7, #0]
 8007f0c:	460b      	mov	r3, r1
 8007f0e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007f10:	7afb      	ldrb	r3, [r7, #11]
 8007f12:	f003 020f 	and.w	r2, r3, #15
 8007f16:	4613      	mov	r3, r2
 8007f18:	00db      	lsls	r3, r3, #3
 8007f1a:	4413      	add	r3, r2
 8007f1c:	009b      	lsls	r3, r3, #2
 8007f1e:	3338      	adds	r3, #56	; 0x38
 8007f20:	68fa      	ldr	r2, [r7, #12]
 8007f22:	4413      	add	r3, r2
 8007f24:	3304      	adds	r3, #4
 8007f26:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	687a      	ldr	r2, [r7, #4]
 8007f2c:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	683a      	ldr	r2, [r7, #0]
 8007f32:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	2200      	movs	r2, #0
 8007f38:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007f40:	7afb      	ldrb	r3, [r7, #11]
 8007f42:	f003 030f 	and.w	r3, r3, #15
 8007f46:	b2da      	uxtb	r2, r3
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007f4c:	7afb      	ldrb	r3, [r7, #11]
 8007f4e:	f003 030f 	and.w	r3, r3, #15
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d106      	bne.n	8007f64 <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	6979      	ldr	r1, [r7, #20]
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f008 f9d7 	bl	8010310 <USB_EP0StartXfer>
 8007f62:	e005      	b.n	8007f70 <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	6979      	ldr	r1, [r7, #20]
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f007 fff0 	bl	800ff50 <USB_EPStartXfer>
  }

  return HAL_OK;
 8007f70:	2300      	movs	r3, #0
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3718      	adds	r7, #24
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}

08007f7a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007f7a:	b580      	push	{r7, lr}
 8007f7c:	b084      	sub	sp, #16
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	6078      	str	r0, [r7, #4]
 8007f82:	460b      	mov	r3, r1
 8007f84:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007f86:	78fb      	ldrb	r3, [r7, #3]
 8007f88:	f003 020f 	and.w	r2, r3, #15
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d901      	bls.n	8007f98 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007f94:	2301      	movs	r3, #1
 8007f96:	e04e      	b.n	8008036 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007f98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	da0f      	bge.n	8007fc0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007fa0:	78fb      	ldrb	r3, [r7, #3]
 8007fa2:	f003 020f 	and.w	r2, r3, #15
 8007fa6:	4613      	mov	r3, r2
 8007fa8:	00db      	lsls	r3, r3, #3
 8007faa:	4413      	add	r3, r2
 8007fac:	009b      	lsls	r3, r3, #2
 8007fae:	3338      	adds	r3, #56	; 0x38
 8007fb0:	687a      	ldr	r2, [r7, #4]
 8007fb2:	4413      	add	r3, r2
 8007fb4:	3304      	adds	r3, #4
 8007fb6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	705a      	strb	r2, [r3, #1]
 8007fbe:	e00d      	b.n	8007fdc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007fc0:	78fa      	ldrb	r2, [r7, #3]
 8007fc2:	4613      	mov	r3, r2
 8007fc4:	00db      	lsls	r3, r3, #3
 8007fc6:	4413      	add	r3, r2
 8007fc8:	009b      	lsls	r3, r3, #2
 8007fca:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007fce:	687a      	ldr	r2, [r7, #4]
 8007fd0:	4413      	add	r3, r2
 8007fd2:	3304      	adds	r3, #4
 8007fd4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	2201      	movs	r2, #1
 8007fe0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007fe2:	78fb      	ldrb	r3, [r7, #3]
 8007fe4:	f003 030f 	and.w	r3, r3, #15
 8007fe8:	b2da      	uxtb	r2, r3
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	d101      	bne.n	8007ffc <HAL_PCD_EP_SetStall+0x82>
 8007ff8:	2302      	movs	r3, #2
 8007ffa:	e01c      	b.n	8008036 <HAL_PCD_EP_SetStall+0xbc>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2201      	movs	r2, #1
 8008000:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	68f9      	ldr	r1, [r7, #12]
 800800a:	4618      	mov	r0, r3
 800800c:	f008 fbde 	bl	80107cc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008010:	78fb      	ldrb	r3, [r7, #3]
 8008012:	f003 030f 	and.w	r3, r3, #15
 8008016:	2b00      	cmp	r3, #0
 8008018:	d108      	bne.n	800802c <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681a      	ldr	r2, [r3, #0]
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008024:	4619      	mov	r1, r3
 8008026:	4610      	mov	r0, r2
 8008028:	f008 fdd0 	bl	8010bcc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2200      	movs	r2, #0
 8008030:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008034:	2300      	movs	r3, #0
}
 8008036:	4618      	mov	r0, r3
 8008038:	3710      	adds	r7, #16
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}

0800803e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800803e:	b580      	push	{r7, lr}
 8008040:	b084      	sub	sp, #16
 8008042:	af00      	add	r7, sp, #0
 8008044:	6078      	str	r0, [r7, #4]
 8008046:	460b      	mov	r3, r1
 8008048:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800804a:	78fb      	ldrb	r3, [r7, #3]
 800804c:	f003 020f 	and.w	r2, r3, #15
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	685b      	ldr	r3, [r3, #4]
 8008054:	429a      	cmp	r2, r3
 8008056:	d901      	bls.n	800805c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008058:	2301      	movs	r3, #1
 800805a:	e042      	b.n	80080e2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800805c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008060:	2b00      	cmp	r3, #0
 8008062:	da0f      	bge.n	8008084 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008064:	78fb      	ldrb	r3, [r7, #3]
 8008066:	f003 020f 	and.w	r2, r3, #15
 800806a:	4613      	mov	r3, r2
 800806c:	00db      	lsls	r3, r3, #3
 800806e:	4413      	add	r3, r2
 8008070:	009b      	lsls	r3, r3, #2
 8008072:	3338      	adds	r3, #56	; 0x38
 8008074:	687a      	ldr	r2, [r7, #4]
 8008076:	4413      	add	r3, r2
 8008078:	3304      	adds	r3, #4
 800807a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2201      	movs	r2, #1
 8008080:	705a      	strb	r2, [r3, #1]
 8008082:	e00f      	b.n	80080a4 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008084:	78fb      	ldrb	r3, [r7, #3]
 8008086:	f003 020f 	and.w	r2, r3, #15
 800808a:	4613      	mov	r3, r2
 800808c:	00db      	lsls	r3, r3, #3
 800808e:	4413      	add	r3, r2
 8008090:	009b      	lsls	r3, r3, #2
 8008092:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	4413      	add	r3, r2
 800809a:	3304      	adds	r3, #4
 800809c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2200      	movs	r2, #0
 80080a2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	2200      	movs	r2, #0
 80080a8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80080aa:	78fb      	ldrb	r3, [r7, #3]
 80080ac:	f003 030f 	and.w	r3, r3, #15
 80080b0:	b2da      	uxtb	r2, r3
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80080bc:	2b01      	cmp	r3, #1
 80080be:	d101      	bne.n	80080c4 <HAL_PCD_EP_ClrStall+0x86>
 80080c0:	2302      	movs	r3, #2
 80080c2:	e00e      	b.n	80080e2 <HAL_PCD_EP_ClrStall+0xa4>
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2201      	movs	r2, #1
 80080c8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	68f9      	ldr	r1, [r7, #12]
 80080d2:	4618      	mov	r0, r3
 80080d4:	f008 fbe8 	bl	80108a8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80080e0:	2300      	movs	r3, #0
}
 80080e2:	4618      	mov	r0, r3
 80080e4:	3710      	adds	r7, #16
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bd80      	pop	{r7, pc}

080080ea <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80080ea:	b580      	push	{r7, lr}
 80080ec:	b084      	sub	sp, #16
 80080ee:	af00      	add	r7, sp, #0
 80080f0:	6078      	str	r0, [r7, #4]
 80080f2:	460b      	mov	r3, r1
 80080f4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80080f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	da0c      	bge.n	8008118 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80080fe:	78fb      	ldrb	r3, [r7, #3]
 8008100:	f003 020f 	and.w	r2, r3, #15
 8008104:	4613      	mov	r3, r2
 8008106:	00db      	lsls	r3, r3, #3
 8008108:	4413      	add	r3, r2
 800810a:	009b      	lsls	r3, r3, #2
 800810c:	3338      	adds	r3, #56	; 0x38
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	4413      	add	r3, r2
 8008112:	3304      	adds	r3, #4
 8008114:	60fb      	str	r3, [r7, #12]
 8008116:	e00c      	b.n	8008132 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008118:	78fb      	ldrb	r3, [r7, #3]
 800811a:	f003 020f 	and.w	r2, r3, #15
 800811e:	4613      	mov	r3, r2
 8008120:	00db      	lsls	r3, r3, #3
 8008122:	4413      	add	r3, r2
 8008124:	009b      	lsls	r3, r3, #2
 8008126:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800812a:	687a      	ldr	r2, [r7, #4]
 800812c:	4413      	add	r3, r2
 800812e:	3304      	adds	r3, #4
 8008130:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	68f9      	ldr	r1, [r7, #12]
 8008138:	4618      	mov	r0, r3
 800813a:	f008 fa0b 	bl	8010554 <USB_EPStopXfer>
 800813e:	4603      	mov	r3, r0
 8008140:	72fb      	strb	r3, [r7, #11]

  return ret;
 8008142:	7afb      	ldrb	r3, [r7, #11]
}
 8008144:	4618      	mov	r0, r3
 8008146:	3710      	adds	r7, #16
 8008148:	46bd      	mov	sp, r7
 800814a:	bd80      	pop	{r7, pc}

0800814c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b088      	sub	sp, #32
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
 8008154:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008160:	683a      	ldr	r2, [r7, #0]
 8008162:	4613      	mov	r3, r2
 8008164:	00db      	lsls	r3, r3, #3
 8008166:	4413      	add	r3, r2
 8008168:	009b      	lsls	r3, r3, #2
 800816a:	3338      	adds	r3, #56	; 0x38
 800816c:	687a      	ldr	r2, [r7, #4]
 800816e:	4413      	add	r3, r2
 8008170:	3304      	adds	r3, #4
 8008172:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6a1a      	ldr	r2, [r3, #32]
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	699b      	ldr	r3, [r3, #24]
 800817c:	429a      	cmp	r2, r3
 800817e:	d901      	bls.n	8008184 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8008180:	2301      	movs	r3, #1
 8008182:	e067      	b.n	8008254 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	699a      	ldr	r2, [r3, #24]
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	6a1b      	ldr	r3, [r3, #32]
 800818c:	1ad3      	subs	r3, r2, r3
 800818e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	68db      	ldr	r3, [r3, #12]
 8008194:	69fa      	ldr	r2, [r7, #28]
 8008196:	429a      	cmp	r2, r3
 8008198:	d902      	bls.n	80081a0 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	68db      	ldr	r3, [r3, #12]
 800819e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80081a0:	69fb      	ldr	r3, [r7, #28]
 80081a2:	3303      	adds	r3, #3
 80081a4:	089b      	lsrs	r3, r3, #2
 80081a6:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80081a8:	e026      	b.n	80081f8 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	699a      	ldr	r2, [r3, #24]
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	6a1b      	ldr	r3, [r3, #32]
 80081b2:	1ad3      	subs	r3, r2, r3
 80081b4:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	68db      	ldr	r3, [r3, #12]
 80081ba:	69fa      	ldr	r2, [r7, #28]
 80081bc:	429a      	cmp	r2, r3
 80081be:	d902      	bls.n	80081c6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	68db      	ldr	r3, [r3, #12]
 80081c4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80081c6:	69fb      	ldr	r3, [r7, #28]
 80081c8:	3303      	adds	r3, #3
 80081ca:	089b      	lsrs	r3, r3, #2
 80081cc:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	6919      	ldr	r1, [r3, #16]
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	b2da      	uxtb	r2, r3
 80081d6:	69fb      	ldr	r3, [r7, #28]
 80081d8:	b29b      	uxth	r3, r3
 80081da:	6978      	ldr	r0, [r7, #20]
 80081dc:	f008 fa64 	bl	80106a8 <USB_WritePacket>

    ep->xfer_buff  += len;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	691a      	ldr	r2, [r3, #16]
 80081e4:	69fb      	ldr	r3, [r7, #28]
 80081e6:	441a      	add	r2, r3
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	6a1a      	ldr	r2, [r3, #32]
 80081f0:	69fb      	ldr	r3, [r7, #28]
 80081f2:	441a      	add	r2, r3
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	015a      	lsls	r2, r3, #5
 80081fc:	693b      	ldr	r3, [r7, #16]
 80081fe:	4413      	add	r3, r2
 8008200:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008204:	699b      	ldr	r3, [r3, #24]
 8008206:	b29b      	uxth	r3, r3
 8008208:	69ba      	ldr	r2, [r7, #24]
 800820a:	429a      	cmp	r2, r3
 800820c:	d809      	bhi.n	8008222 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	6a1a      	ldr	r2, [r3, #32]
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008216:	429a      	cmp	r2, r3
 8008218:	d203      	bcs.n	8008222 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	699b      	ldr	r3, [r3, #24]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d1c3      	bne.n	80081aa <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	699a      	ldr	r2, [r3, #24]
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	6a1b      	ldr	r3, [r3, #32]
 800822a:	429a      	cmp	r2, r3
 800822c:	d811      	bhi.n	8008252 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	f003 030f 	and.w	r3, r3, #15
 8008234:	2201      	movs	r2, #1
 8008236:	fa02 f303 	lsl.w	r3, r2, r3
 800823a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008242:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	43db      	mvns	r3, r3
 8008248:	6939      	ldr	r1, [r7, #16]
 800824a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800824e:	4013      	ands	r3, r2
 8008250:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8008252:	2300      	movs	r3, #0
}
 8008254:	4618      	mov	r0, r3
 8008256:	3720      	adds	r7, #32
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}

0800825c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b086      	sub	sp, #24
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
 8008264:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	333c      	adds	r3, #60	; 0x3c
 8008274:	3304      	adds	r3, #4
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	015a      	lsls	r2, r3, #5
 800827e:	693b      	ldr	r3, [r7, #16]
 8008280:	4413      	add	r3, r2
 8008282:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008286:	689b      	ldr	r3, [r3, #8]
 8008288:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	4a19      	ldr	r2, [pc, #100]	; (80082f4 <PCD_EP_OutXfrComplete_int+0x98>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d124      	bne.n	80082dc <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008298:	2b00      	cmp	r3, #0
 800829a:	d00a      	beq.n	80082b2 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	015a      	lsls	r2, r3, #5
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	4413      	add	r3, r2
 80082a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082a8:	461a      	mov	r2, r3
 80082aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80082ae:	6093      	str	r3, [r2, #8]
 80082b0:	e01a      	b.n	80082e8 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	f003 0320 	and.w	r3, r3, #32
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d008      	beq.n	80082ce <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	015a      	lsls	r2, r3, #5
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	4413      	add	r3, r2
 80082c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082c8:	461a      	mov	r2, r3
 80082ca:	2320      	movs	r3, #32
 80082cc:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	b2db      	uxtb	r3, r3
 80082d2:	4619      	mov	r1, r3
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f00d fceb 	bl	8015cb0 <HAL_PCD_DataOutStageCallback>
 80082da:	e005      	b.n	80082e8 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	b2db      	uxtb	r3, r3
 80082e0:	4619      	mov	r1, r3
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f00d fce4 	bl	8015cb0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80082e8:	2300      	movs	r3, #0
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	3718      	adds	r7, #24
 80082ee:	46bd      	mov	sp, r7
 80082f0:	bd80      	pop	{r7, pc}
 80082f2:	bf00      	nop
 80082f4:	4f54310a 	.word	0x4f54310a

080082f8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b086      	sub	sp, #24
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
 8008300:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	333c      	adds	r3, #60	; 0x3c
 8008310:	3304      	adds	r3, #4
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	015a      	lsls	r2, r3, #5
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	4413      	add	r3, r2
 800831e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008322:	689b      	ldr	r3, [r3, #8]
 8008324:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	4a0c      	ldr	r2, [pc, #48]	; (800835c <PCD_EP_OutSetupPacket_int+0x64>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d90e      	bls.n	800834c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008334:	2b00      	cmp	r3, #0
 8008336:	d009      	beq.n	800834c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	015a      	lsls	r2, r3, #5
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	4413      	add	r3, r2
 8008340:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008344:	461a      	mov	r2, r3
 8008346:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800834a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f00d fc9d 	bl	8015c8c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8008352:	2300      	movs	r3, #0
}
 8008354:	4618      	mov	r0, r3
 8008356:	3718      	adds	r7, #24
 8008358:	46bd      	mov	sp, r7
 800835a:	bd80      	pop	{r7, pc}
 800835c:	4f54300a 	.word	0x4f54300a

08008360 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8008360:	b480      	push	{r7}
 8008362:	b085      	sub	sp, #20
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
 8008368:	460b      	mov	r3, r1
 800836a:	70fb      	strb	r3, [r7, #3]
 800836c:	4613      	mov	r3, r2
 800836e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008376:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8008378:	78fb      	ldrb	r3, [r7, #3]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d107      	bne.n	800838e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800837e:	883b      	ldrh	r3, [r7, #0]
 8008380:	0419      	lsls	r1, r3, #16
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	68ba      	ldr	r2, [r7, #8]
 8008388:	430a      	orrs	r2, r1
 800838a:	629a      	str	r2, [r3, #40]	; 0x28
 800838c:	e028      	b.n	80083e0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008394:	0c1b      	lsrs	r3, r3, #16
 8008396:	68ba      	ldr	r2, [r7, #8]
 8008398:	4413      	add	r3, r2
 800839a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800839c:	2300      	movs	r3, #0
 800839e:	73fb      	strb	r3, [r7, #15]
 80083a0:	e00d      	b.n	80083be <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681a      	ldr	r2, [r3, #0]
 80083a6:	7bfb      	ldrb	r3, [r7, #15]
 80083a8:	3340      	adds	r3, #64	; 0x40
 80083aa:	009b      	lsls	r3, r3, #2
 80083ac:	4413      	add	r3, r2
 80083ae:	685b      	ldr	r3, [r3, #4]
 80083b0:	0c1b      	lsrs	r3, r3, #16
 80083b2:	68ba      	ldr	r2, [r7, #8]
 80083b4:	4413      	add	r3, r2
 80083b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80083b8:	7bfb      	ldrb	r3, [r7, #15]
 80083ba:	3301      	adds	r3, #1
 80083bc:	73fb      	strb	r3, [r7, #15]
 80083be:	7bfa      	ldrb	r2, [r7, #15]
 80083c0:	78fb      	ldrb	r3, [r7, #3]
 80083c2:	3b01      	subs	r3, #1
 80083c4:	429a      	cmp	r2, r3
 80083c6:	d3ec      	bcc.n	80083a2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80083c8:	883b      	ldrh	r3, [r7, #0]
 80083ca:	0418      	lsls	r0, r3, #16
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6819      	ldr	r1, [r3, #0]
 80083d0:	78fb      	ldrb	r3, [r7, #3]
 80083d2:	3b01      	subs	r3, #1
 80083d4:	68ba      	ldr	r2, [r7, #8]
 80083d6:	4302      	orrs	r2, r0
 80083d8:	3340      	adds	r3, #64	; 0x40
 80083da:	009b      	lsls	r3, r3, #2
 80083dc:	440b      	add	r3, r1
 80083de:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80083e0:	2300      	movs	r3, #0
}
 80083e2:	4618      	mov	r0, r3
 80083e4:	3714      	adds	r7, #20
 80083e6:	46bd      	mov	sp, r7
 80083e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ec:	4770      	bx	lr

080083ee <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80083ee:	b480      	push	{r7}
 80083f0:	b083      	sub	sp, #12
 80083f2:	af00      	add	r7, sp, #0
 80083f4:	6078      	str	r0, [r7, #4]
 80083f6:	460b      	mov	r3, r1
 80083f8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	887a      	ldrh	r2, [r7, #2]
 8008400:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8008402:	2300      	movs	r3, #0
}
 8008404:	4618      	mov	r0, r3
 8008406:	370c      	adds	r7, #12
 8008408:	46bd      	mov	sp, r7
 800840a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840e:	4770      	bx	lr

08008410 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008410:	b480      	push	{r7}
 8008412:	b085      	sub	sp, #20
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2201      	movs	r2, #1
 8008422:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2200      	movs	r2, #0
 800842a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	699b      	ldr	r3, [r3, #24]
 8008432:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800843e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008442:	f043 0303 	orr.w	r3, r3, #3
 8008446:	68fa      	ldr	r2, [r7, #12]
 8008448:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800844a:	2300      	movs	r3, #0
}
 800844c:	4618      	mov	r0, r3
 800844e:	3714      	adds	r7, #20
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr

08008458 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008458:	b480      	push	{r7}
 800845a:	b083      	sub	sp, #12
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	460b      	mov	r3, r1
 8008462:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8008464:	bf00      	nop
 8008466:	370c      	adds	r7, #12
 8008468:	46bd      	mov	sp, r7
 800846a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846e:	4770      	bx	lr

08008470 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008470:	b480      	push	{r7}
 8008472:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008474:	4b0d      	ldr	r3, [pc, #52]	; (80084ac <HAL_PWREx_GetVoltageRange+0x3c>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800847c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008480:	d102      	bne.n	8008488 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8008482:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008486:	e00b      	b.n	80084a0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8008488:	4b08      	ldr	r3, [pc, #32]	; (80084ac <HAL_PWREx_GetVoltageRange+0x3c>)
 800848a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800848e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008492:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008496:	d102      	bne.n	800849e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8008498:	f44f 7300 	mov.w	r3, #512	; 0x200
 800849c:	e000      	b.n	80084a0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800849e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80084a0:	4618      	mov	r0, r3
 80084a2:	46bd      	mov	sp, r7
 80084a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a8:	4770      	bx	lr
 80084aa:	bf00      	nop
 80084ac:	40007000 	.word	0x40007000

080084b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b085      	sub	sp, #20
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d141      	bne.n	8008542 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80084be:	4b4b      	ldr	r3, [pc, #300]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80084c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084ca:	d131      	bne.n	8008530 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80084cc:	4b47      	ldr	r3, [pc, #284]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80084d2:	4a46      	ldr	r2, [pc, #280]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80084d8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80084dc:	4b43      	ldr	r3, [pc, #268]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80084e4:	4a41      	ldr	r2, [pc, #260]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80084ea:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80084ec:	4b40      	ldr	r3, [pc, #256]	; (80085f0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	2232      	movs	r2, #50	; 0x32
 80084f2:	fb02 f303 	mul.w	r3, r2, r3
 80084f6:	4a3f      	ldr	r2, [pc, #252]	; (80085f4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80084f8:	fba2 2303 	umull	r2, r3, r2, r3
 80084fc:	0c9b      	lsrs	r3, r3, #18
 80084fe:	3301      	adds	r3, #1
 8008500:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008502:	e002      	b.n	800850a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	3b01      	subs	r3, #1
 8008508:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800850a:	4b38      	ldr	r3, [pc, #224]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800850c:	695b      	ldr	r3, [r3, #20]
 800850e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008512:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008516:	d102      	bne.n	800851e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d1f2      	bne.n	8008504 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800851e:	4b33      	ldr	r3, [pc, #204]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008520:	695b      	ldr	r3, [r3, #20]
 8008522:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008526:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800852a:	d158      	bne.n	80085de <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800852c:	2303      	movs	r3, #3
 800852e:	e057      	b.n	80085e0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008530:	4b2e      	ldr	r3, [pc, #184]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008532:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008536:	4a2d      	ldr	r2, [pc, #180]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008538:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800853c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008540:	e04d      	b.n	80085de <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008548:	d141      	bne.n	80085ce <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800854a:	4b28      	ldr	r3, [pc, #160]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008552:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008556:	d131      	bne.n	80085bc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008558:	4b24      	ldr	r3, [pc, #144]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800855a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800855e:	4a23      	ldr	r2, [pc, #140]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008560:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008564:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008568:	4b20      	ldr	r3, [pc, #128]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008570:	4a1e      	ldr	r2, [pc, #120]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008572:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008576:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8008578:	4b1d      	ldr	r3, [pc, #116]	; (80085f0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	2232      	movs	r2, #50	; 0x32
 800857e:	fb02 f303 	mul.w	r3, r2, r3
 8008582:	4a1c      	ldr	r2, [pc, #112]	; (80085f4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008584:	fba2 2303 	umull	r2, r3, r2, r3
 8008588:	0c9b      	lsrs	r3, r3, #18
 800858a:	3301      	adds	r3, #1
 800858c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800858e:	e002      	b.n	8008596 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	3b01      	subs	r3, #1
 8008594:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008596:	4b15      	ldr	r3, [pc, #84]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008598:	695b      	ldr	r3, [r3, #20]
 800859a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800859e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085a2:	d102      	bne.n	80085aa <HAL_PWREx_ControlVoltageScaling+0xfa>
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d1f2      	bne.n	8008590 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80085aa:	4b10      	ldr	r3, [pc, #64]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80085ac:	695b      	ldr	r3, [r3, #20]
 80085ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80085b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085b6:	d112      	bne.n	80085de <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80085b8:	2303      	movs	r3, #3
 80085ba:	e011      	b.n	80085e0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80085bc:	4b0b      	ldr	r3, [pc, #44]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80085be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085c2:	4a0a      	ldr	r2, [pc, #40]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80085c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80085c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80085cc:	e007      	b.n	80085de <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80085ce:	4b07      	ldr	r3, [pc, #28]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80085d6:	4a05      	ldr	r2, [pc, #20]	; (80085ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80085d8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80085dc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80085de:	2300      	movs	r3, #0
}
 80085e0:	4618      	mov	r0, r3
 80085e2:	3714      	adds	r7, #20
 80085e4:	46bd      	mov	sp, r7
 80085e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ea:	4770      	bx	lr
 80085ec:	40007000 	.word	0x40007000
 80085f0:	20000004 	.word	0x20000004
 80085f4:	431bde83 	.word	0x431bde83

080085f8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80085f8:	b480      	push	{r7}
 80085fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80085fc:	4b05      	ldr	r3, [pc, #20]	; (8008614 <HAL_PWREx_EnableVddUSB+0x1c>)
 80085fe:	685b      	ldr	r3, [r3, #4]
 8008600:	4a04      	ldr	r2, [pc, #16]	; (8008614 <HAL_PWREx_EnableVddUSB+0x1c>)
 8008602:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008606:	6053      	str	r3, [r2, #4]
}
 8008608:	bf00      	nop
 800860a:	46bd      	mov	sp, r7
 800860c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008610:	4770      	bx	lr
 8008612:	bf00      	nop
 8008614:	40007000 	.word	0x40007000

08008618 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b088      	sub	sp, #32
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d102      	bne.n	800862c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008626:	2301      	movs	r3, #1
 8008628:	f000 bc08 	b.w	8008e3c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800862c:	4b96      	ldr	r3, [pc, #600]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	f003 030c 	and.w	r3, r3, #12
 8008634:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008636:	4b94      	ldr	r3, [pc, #592]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 8008638:	68db      	ldr	r3, [r3, #12]
 800863a:	f003 0303 	and.w	r3, r3, #3
 800863e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f003 0310 	and.w	r3, r3, #16
 8008648:	2b00      	cmp	r3, #0
 800864a:	f000 80e4 	beq.w	8008816 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800864e:	69bb      	ldr	r3, [r7, #24]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d007      	beq.n	8008664 <HAL_RCC_OscConfig+0x4c>
 8008654:	69bb      	ldr	r3, [r7, #24]
 8008656:	2b0c      	cmp	r3, #12
 8008658:	f040 808b 	bne.w	8008772 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800865c:	697b      	ldr	r3, [r7, #20]
 800865e:	2b01      	cmp	r3, #1
 8008660:	f040 8087 	bne.w	8008772 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008664:	4b88      	ldr	r3, [pc, #544]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f003 0302 	and.w	r3, r3, #2
 800866c:	2b00      	cmp	r3, #0
 800866e:	d005      	beq.n	800867c <HAL_RCC_OscConfig+0x64>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	699b      	ldr	r3, [r3, #24]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d101      	bne.n	800867c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8008678:	2301      	movs	r3, #1
 800867a:	e3df      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6a1a      	ldr	r2, [r3, #32]
 8008680:	4b81      	ldr	r3, [pc, #516]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f003 0308 	and.w	r3, r3, #8
 8008688:	2b00      	cmp	r3, #0
 800868a:	d004      	beq.n	8008696 <HAL_RCC_OscConfig+0x7e>
 800868c:	4b7e      	ldr	r3, [pc, #504]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008694:	e005      	b.n	80086a2 <HAL_RCC_OscConfig+0x8a>
 8008696:	4b7c      	ldr	r3, [pc, #496]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 8008698:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800869c:	091b      	lsrs	r3, r3, #4
 800869e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d223      	bcs.n	80086ee <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6a1b      	ldr	r3, [r3, #32]
 80086aa:	4618      	mov	r0, r3
 80086ac:	f000 fdf8 	bl	80092a0 <RCC_SetFlashLatencyFromMSIRange>
 80086b0:	4603      	mov	r3, r0
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d001      	beq.n	80086ba <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80086b6:	2301      	movs	r3, #1
 80086b8:	e3c0      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80086ba:	4b73      	ldr	r3, [pc, #460]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	4a72      	ldr	r2, [pc, #456]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80086c0:	f043 0308 	orr.w	r3, r3, #8
 80086c4:	6013      	str	r3, [r2, #0]
 80086c6:	4b70      	ldr	r3, [pc, #448]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6a1b      	ldr	r3, [r3, #32]
 80086d2:	496d      	ldr	r1, [pc, #436]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80086d4:	4313      	orrs	r3, r2
 80086d6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80086d8:	4b6b      	ldr	r3, [pc, #428]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	69db      	ldr	r3, [r3, #28]
 80086e4:	021b      	lsls	r3, r3, #8
 80086e6:	4968      	ldr	r1, [pc, #416]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80086e8:	4313      	orrs	r3, r2
 80086ea:	604b      	str	r3, [r1, #4]
 80086ec:	e025      	b.n	800873a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80086ee:	4b66      	ldr	r3, [pc, #408]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a65      	ldr	r2, [pc, #404]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80086f4:	f043 0308 	orr.w	r3, r3, #8
 80086f8:	6013      	str	r3, [r2, #0]
 80086fa:	4b63      	ldr	r3, [pc, #396]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6a1b      	ldr	r3, [r3, #32]
 8008706:	4960      	ldr	r1, [pc, #384]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 8008708:	4313      	orrs	r3, r2
 800870a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800870c:	4b5e      	ldr	r3, [pc, #376]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	69db      	ldr	r3, [r3, #28]
 8008718:	021b      	lsls	r3, r3, #8
 800871a:	495b      	ldr	r1, [pc, #364]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 800871c:	4313      	orrs	r3, r2
 800871e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008720:	69bb      	ldr	r3, [r7, #24]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d109      	bne.n	800873a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6a1b      	ldr	r3, [r3, #32]
 800872a:	4618      	mov	r0, r3
 800872c:	f000 fdb8 	bl	80092a0 <RCC_SetFlashLatencyFromMSIRange>
 8008730:	4603      	mov	r3, r0
 8008732:	2b00      	cmp	r3, #0
 8008734:	d001      	beq.n	800873a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8008736:	2301      	movs	r3, #1
 8008738:	e380      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800873a:	f000 fcc1 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 800873e:	4602      	mov	r2, r0
 8008740:	4b51      	ldr	r3, [pc, #324]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 8008742:	689b      	ldr	r3, [r3, #8]
 8008744:	091b      	lsrs	r3, r3, #4
 8008746:	f003 030f 	and.w	r3, r3, #15
 800874a:	4950      	ldr	r1, [pc, #320]	; (800888c <HAL_RCC_OscConfig+0x274>)
 800874c:	5ccb      	ldrb	r3, [r1, r3]
 800874e:	f003 031f 	and.w	r3, r3, #31
 8008752:	fa22 f303 	lsr.w	r3, r2, r3
 8008756:	4a4e      	ldr	r2, [pc, #312]	; (8008890 <HAL_RCC_OscConfig+0x278>)
 8008758:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800875a:	4b4e      	ldr	r3, [pc, #312]	; (8008894 <HAL_RCC_OscConfig+0x27c>)
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4618      	mov	r0, r3
 8008760:	f7fc fdf2 	bl	8005348 <HAL_InitTick>
 8008764:	4603      	mov	r3, r0
 8008766:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8008768:	7bfb      	ldrb	r3, [r7, #15]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d052      	beq.n	8008814 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800876e:	7bfb      	ldrb	r3, [r7, #15]
 8008770:	e364      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	699b      	ldr	r3, [r3, #24]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d032      	beq.n	80087e0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800877a:	4b43      	ldr	r3, [pc, #268]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a42      	ldr	r2, [pc, #264]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 8008780:	f043 0301 	orr.w	r3, r3, #1
 8008784:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008786:	f7fc fe2f 	bl	80053e8 <HAL_GetTick>
 800878a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800878c:	e008      	b.n	80087a0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800878e:	f7fc fe2b 	bl	80053e8 <HAL_GetTick>
 8008792:	4602      	mov	r2, r0
 8008794:	693b      	ldr	r3, [r7, #16]
 8008796:	1ad3      	subs	r3, r2, r3
 8008798:	2b02      	cmp	r3, #2
 800879a:	d901      	bls.n	80087a0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800879c:	2303      	movs	r3, #3
 800879e:	e34d      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80087a0:	4b39      	ldr	r3, [pc, #228]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f003 0302 	and.w	r3, r3, #2
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d0f0      	beq.n	800878e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80087ac:	4b36      	ldr	r3, [pc, #216]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a35      	ldr	r2, [pc, #212]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80087b2:	f043 0308 	orr.w	r3, r3, #8
 80087b6:	6013      	str	r3, [r2, #0]
 80087b8:	4b33      	ldr	r3, [pc, #204]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6a1b      	ldr	r3, [r3, #32]
 80087c4:	4930      	ldr	r1, [pc, #192]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80087c6:	4313      	orrs	r3, r2
 80087c8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80087ca:	4b2f      	ldr	r3, [pc, #188]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80087cc:	685b      	ldr	r3, [r3, #4]
 80087ce:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	69db      	ldr	r3, [r3, #28]
 80087d6:	021b      	lsls	r3, r3, #8
 80087d8:	492b      	ldr	r1, [pc, #172]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80087da:	4313      	orrs	r3, r2
 80087dc:	604b      	str	r3, [r1, #4]
 80087de:	e01a      	b.n	8008816 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80087e0:	4b29      	ldr	r3, [pc, #164]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	4a28      	ldr	r2, [pc, #160]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 80087e6:	f023 0301 	bic.w	r3, r3, #1
 80087ea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80087ec:	f7fc fdfc 	bl	80053e8 <HAL_GetTick>
 80087f0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80087f2:	e008      	b.n	8008806 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80087f4:	f7fc fdf8 	bl	80053e8 <HAL_GetTick>
 80087f8:	4602      	mov	r2, r0
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	1ad3      	subs	r3, r2, r3
 80087fe:	2b02      	cmp	r3, #2
 8008800:	d901      	bls.n	8008806 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8008802:	2303      	movs	r3, #3
 8008804:	e31a      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008806:	4b20      	ldr	r3, [pc, #128]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f003 0302 	and.w	r3, r3, #2
 800880e:	2b00      	cmp	r3, #0
 8008810:	d1f0      	bne.n	80087f4 <HAL_RCC_OscConfig+0x1dc>
 8008812:	e000      	b.n	8008816 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008814:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f003 0301 	and.w	r3, r3, #1
 800881e:	2b00      	cmp	r3, #0
 8008820:	d073      	beq.n	800890a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8008822:	69bb      	ldr	r3, [r7, #24]
 8008824:	2b08      	cmp	r3, #8
 8008826:	d005      	beq.n	8008834 <HAL_RCC_OscConfig+0x21c>
 8008828:	69bb      	ldr	r3, [r7, #24]
 800882a:	2b0c      	cmp	r3, #12
 800882c:	d10e      	bne.n	800884c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	2b03      	cmp	r3, #3
 8008832:	d10b      	bne.n	800884c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008834:	4b14      	ldr	r3, [pc, #80]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800883c:	2b00      	cmp	r3, #0
 800883e:	d063      	beq.n	8008908 <HAL_RCC_OscConfig+0x2f0>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	685b      	ldr	r3, [r3, #4]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d15f      	bne.n	8008908 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8008848:	2301      	movs	r3, #1
 800884a:	e2f7      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008854:	d106      	bne.n	8008864 <HAL_RCC_OscConfig+0x24c>
 8008856:	4b0c      	ldr	r3, [pc, #48]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a0b      	ldr	r2, [pc, #44]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 800885c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008860:	6013      	str	r3, [r2, #0]
 8008862:	e025      	b.n	80088b0 <HAL_RCC_OscConfig+0x298>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800886c:	d114      	bne.n	8008898 <HAL_RCC_OscConfig+0x280>
 800886e:	4b06      	ldr	r3, [pc, #24]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	4a05      	ldr	r2, [pc, #20]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 8008874:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008878:	6013      	str	r3, [r2, #0]
 800887a:	4b03      	ldr	r3, [pc, #12]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	4a02      	ldr	r2, [pc, #8]	; (8008888 <HAL_RCC_OscConfig+0x270>)
 8008880:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008884:	6013      	str	r3, [r2, #0]
 8008886:	e013      	b.n	80088b0 <HAL_RCC_OscConfig+0x298>
 8008888:	40021000 	.word	0x40021000
 800888c:	080195f0 	.word	0x080195f0
 8008890:	20000004 	.word	0x20000004
 8008894:	20000008 	.word	0x20000008
 8008898:	4ba0      	ldr	r3, [pc, #640]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4a9f      	ldr	r2, [pc, #636]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 800889e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80088a2:	6013      	str	r3, [r2, #0]
 80088a4:	4b9d      	ldr	r3, [pc, #628]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	4a9c      	ldr	r2, [pc, #624]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 80088aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80088ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	685b      	ldr	r3, [r3, #4]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d013      	beq.n	80088e0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088b8:	f7fc fd96 	bl	80053e8 <HAL_GetTick>
 80088bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80088be:	e008      	b.n	80088d2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80088c0:	f7fc fd92 	bl	80053e8 <HAL_GetTick>
 80088c4:	4602      	mov	r2, r0
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	1ad3      	subs	r3, r2, r3
 80088ca:	2b64      	cmp	r3, #100	; 0x64
 80088cc:	d901      	bls.n	80088d2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80088ce:	2303      	movs	r3, #3
 80088d0:	e2b4      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80088d2:	4b92      	ldr	r3, [pc, #584]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d0f0      	beq.n	80088c0 <HAL_RCC_OscConfig+0x2a8>
 80088de:	e014      	b.n	800890a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088e0:	f7fc fd82 	bl	80053e8 <HAL_GetTick>
 80088e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80088e6:	e008      	b.n	80088fa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80088e8:	f7fc fd7e 	bl	80053e8 <HAL_GetTick>
 80088ec:	4602      	mov	r2, r0
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	1ad3      	subs	r3, r2, r3
 80088f2:	2b64      	cmp	r3, #100	; 0x64
 80088f4:	d901      	bls.n	80088fa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80088f6:	2303      	movs	r3, #3
 80088f8:	e2a0      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80088fa:	4b88      	ldr	r3, [pc, #544]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008902:	2b00      	cmp	r3, #0
 8008904:	d1f0      	bne.n	80088e8 <HAL_RCC_OscConfig+0x2d0>
 8008906:	e000      	b.n	800890a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008908:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f003 0302 	and.w	r3, r3, #2
 8008912:	2b00      	cmp	r3, #0
 8008914:	d060      	beq.n	80089d8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8008916:	69bb      	ldr	r3, [r7, #24]
 8008918:	2b04      	cmp	r3, #4
 800891a:	d005      	beq.n	8008928 <HAL_RCC_OscConfig+0x310>
 800891c:	69bb      	ldr	r3, [r7, #24]
 800891e:	2b0c      	cmp	r3, #12
 8008920:	d119      	bne.n	8008956 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	2b02      	cmp	r3, #2
 8008926:	d116      	bne.n	8008956 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008928:	4b7c      	ldr	r3, [pc, #496]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008930:	2b00      	cmp	r3, #0
 8008932:	d005      	beq.n	8008940 <HAL_RCC_OscConfig+0x328>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	68db      	ldr	r3, [r3, #12]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d101      	bne.n	8008940 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800893c:	2301      	movs	r3, #1
 800893e:	e27d      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008940:	4b76      	ldr	r3, [pc, #472]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008942:	685b      	ldr	r3, [r3, #4]
 8008944:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	691b      	ldr	r3, [r3, #16]
 800894c:	061b      	lsls	r3, r3, #24
 800894e:	4973      	ldr	r1, [pc, #460]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008950:	4313      	orrs	r3, r2
 8008952:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008954:	e040      	b.n	80089d8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	68db      	ldr	r3, [r3, #12]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d023      	beq.n	80089a6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800895e:	4b6f      	ldr	r3, [pc, #444]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	4a6e      	ldr	r2, [pc, #440]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008964:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008968:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800896a:	f7fc fd3d 	bl	80053e8 <HAL_GetTick>
 800896e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008970:	e008      	b.n	8008984 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008972:	f7fc fd39 	bl	80053e8 <HAL_GetTick>
 8008976:	4602      	mov	r2, r0
 8008978:	693b      	ldr	r3, [r7, #16]
 800897a:	1ad3      	subs	r3, r2, r3
 800897c:	2b02      	cmp	r3, #2
 800897e:	d901      	bls.n	8008984 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8008980:	2303      	movs	r3, #3
 8008982:	e25b      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008984:	4b65      	ldr	r3, [pc, #404]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800898c:	2b00      	cmp	r3, #0
 800898e:	d0f0      	beq.n	8008972 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008990:	4b62      	ldr	r3, [pc, #392]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	691b      	ldr	r3, [r3, #16]
 800899c:	061b      	lsls	r3, r3, #24
 800899e:	495f      	ldr	r1, [pc, #380]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 80089a0:	4313      	orrs	r3, r2
 80089a2:	604b      	str	r3, [r1, #4]
 80089a4:	e018      	b.n	80089d8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80089a6:	4b5d      	ldr	r3, [pc, #372]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	4a5c      	ldr	r2, [pc, #368]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 80089ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80089b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089b2:	f7fc fd19 	bl	80053e8 <HAL_GetTick>
 80089b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80089b8:	e008      	b.n	80089cc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80089ba:	f7fc fd15 	bl	80053e8 <HAL_GetTick>
 80089be:	4602      	mov	r2, r0
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	1ad3      	subs	r3, r2, r3
 80089c4:	2b02      	cmp	r3, #2
 80089c6:	d901      	bls.n	80089cc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80089c8:	2303      	movs	r3, #3
 80089ca:	e237      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80089cc:	4b53      	ldr	r3, [pc, #332]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d1f0      	bne.n	80089ba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f003 0308 	and.w	r3, r3, #8
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d03c      	beq.n	8008a5e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	695b      	ldr	r3, [r3, #20]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d01c      	beq.n	8008a26 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80089ec:	4b4b      	ldr	r3, [pc, #300]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 80089ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80089f2:	4a4a      	ldr	r2, [pc, #296]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 80089f4:	f043 0301 	orr.w	r3, r3, #1
 80089f8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089fc:	f7fc fcf4 	bl	80053e8 <HAL_GetTick>
 8008a00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008a02:	e008      	b.n	8008a16 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a04:	f7fc fcf0 	bl	80053e8 <HAL_GetTick>
 8008a08:	4602      	mov	r2, r0
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	1ad3      	subs	r3, r2, r3
 8008a0e:	2b02      	cmp	r3, #2
 8008a10:	d901      	bls.n	8008a16 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8008a12:	2303      	movs	r3, #3
 8008a14:	e212      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008a16:	4b41      	ldr	r3, [pc, #260]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008a18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008a1c:	f003 0302 	and.w	r3, r3, #2
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d0ef      	beq.n	8008a04 <HAL_RCC_OscConfig+0x3ec>
 8008a24:	e01b      	b.n	8008a5e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008a26:	4b3d      	ldr	r3, [pc, #244]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008a28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008a2c:	4a3b      	ldr	r2, [pc, #236]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008a2e:	f023 0301 	bic.w	r3, r3, #1
 8008a32:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a36:	f7fc fcd7 	bl	80053e8 <HAL_GetTick>
 8008a3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008a3c:	e008      	b.n	8008a50 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a3e:	f7fc fcd3 	bl	80053e8 <HAL_GetTick>
 8008a42:	4602      	mov	r2, r0
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	1ad3      	subs	r3, r2, r3
 8008a48:	2b02      	cmp	r3, #2
 8008a4a:	d901      	bls.n	8008a50 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8008a4c:	2303      	movs	r3, #3
 8008a4e:	e1f5      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008a50:	4b32      	ldr	r3, [pc, #200]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008a52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008a56:	f003 0302 	and.w	r3, r3, #2
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d1ef      	bne.n	8008a3e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f003 0304 	and.w	r3, r3, #4
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	f000 80a6 	beq.w	8008bb8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8008a70:	4b2a      	ldr	r3, [pc, #168]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008a72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d10d      	bne.n	8008a98 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008a7c:	4b27      	ldr	r3, [pc, #156]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008a7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a80:	4a26      	ldr	r2, [pc, #152]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008a82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a86:	6593      	str	r3, [r2, #88]	; 0x58
 8008a88:	4b24      	ldr	r3, [pc, #144]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a90:	60bb      	str	r3, [r7, #8]
 8008a92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008a94:	2301      	movs	r3, #1
 8008a96:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008a98:	4b21      	ldr	r3, [pc, #132]	; (8008b20 <HAL_RCC_OscConfig+0x508>)
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d118      	bne.n	8008ad6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008aa4:	4b1e      	ldr	r3, [pc, #120]	; (8008b20 <HAL_RCC_OscConfig+0x508>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a1d      	ldr	r2, [pc, #116]	; (8008b20 <HAL_RCC_OscConfig+0x508>)
 8008aaa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008aae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008ab0:	f7fc fc9a 	bl	80053e8 <HAL_GetTick>
 8008ab4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008ab6:	e008      	b.n	8008aca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008ab8:	f7fc fc96 	bl	80053e8 <HAL_GetTick>
 8008abc:	4602      	mov	r2, r0
 8008abe:	693b      	ldr	r3, [r7, #16]
 8008ac0:	1ad3      	subs	r3, r2, r3
 8008ac2:	2b02      	cmp	r3, #2
 8008ac4:	d901      	bls.n	8008aca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8008ac6:	2303      	movs	r3, #3
 8008ac8:	e1b8      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008aca:	4b15      	ldr	r3, [pc, #84]	; (8008b20 <HAL_RCC_OscConfig+0x508>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d0f0      	beq.n	8008ab8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	689b      	ldr	r3, [r3, #8]
 8008ada:	2b01      	cmp	r3, #1
 8008adc:	d108      	bne.n	8008af0 <HAL_RCC_OscConfig+0x4d8>
 8008ade:	4b0f      	ldr	r3, [pc, #60]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ae4:	4a0d      	ldr	r2, [pc, #52]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008ae6:	f043 0301 	orr.w	r3, r3, #1
 8008aea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008aee:	e029      	b.n	8008b44 <HAL_RCC_OscConfig+0x52c>
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	689b      	ldr	r3, [r3, #8]
 8008af4:	2b05      	cmp	r3, #5
 8008af6:	d115      	bne.n	8008b24 <HAL_RCC_OscConfig+0x50c>
 8008af8:	4b08      	ldr	r3, [pc, #32]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008afe:	4a07      	ldr	r2, [pc, #28]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008b00:	f043 0304 	orr.w	r3, r3, #4
 8008b04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008b08:	4b04      	ldr	r3, [pc, #16]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b0e:	4a03      	ldr	r2, [pc, #12]	; (8008b1c <HAL_RCC_OscConfig+0x504>)
 8008b10:	f043 0301 	orr.w	r3, r3, #1
 8008b14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008b18:	e014      	b.n	8008b44 <HAL_RCC_OscConfig+0x52c>
 8008b1a:	bf00      	nop
 8008b1c:	40021000 	.word	0x40021000
 8008b20:	40007000 	.word	0x40007000
 8008b24:	4b9d      	ldr	r3, [pc, #628]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b2a:	4a9c      	ldr	r2, [pc, #624]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008b2c:	f023 0301 	bic.w	r3, r3, #1
 8008b30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008b34:	4b99      	ldr	r3, [pc, #612]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b3a:	4a98      	ldr	r2, [pc, #608]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008b3c:	f023 0304 	bic.w	r3, r3, #4
 8008b40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	689b      	ldr	r3, [r3, #8]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d016      	beq.n	8008b7a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b4c:	f7fc fc4c 	bl	80053e8 <HAL_GetTick>
 8008b50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b52:	e00a      	b.n	8008b6a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b54:	f7fc fc48 	bl	80053e8 <HAL_GetTick>
 8008b58:	4602      	mov	r2, r0
 8008b5a:	693b      	ldr	r3, [r7, #16]
 8008b5c:	1ad3      	subs	r3, r2, r3
 8008b5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d901      	bls.n	8008b6a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8008b66:	2303      	movs	r3, #3
 8008b68:	e168      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b6a:	4b8c      	ldr	r3, [pc, #560]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b70:	f003 0302 	and.w	r3, r3, #2
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d0ed      	beq.n	8008b54 <HAL_RCC_OscConfig+0x53c>
 8008b78:	e015      	b.n	8008ba6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b7a:	f7fc fc35 	bl	80053e8 <HAL_GetTick>
 8008b7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008b80:	e00a      	b.n	8008b98 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b82:	f7fc fc31 	bl	80053e8 <HAL_GetTick>
 8008b86:	4602      	mov	r2, r0
 8008b88:	693b      	ldr	r3, [r7, #16]
 8008b8a:	1ad3      	subs	r3, r2, r3
 8008b8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d901      	bls.n	8008b98 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8008b94:	2303      	movs	r3, #3
 8008b96:	e151      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008b98:	4b80      	ldr	r3, [pc, #512]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b9e:	f003 0302 	and.w	r3, r3, #2
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d1ed      	bne.n	8008b82 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008ba6:	7ffb      	ldrb	r3, [r7, #31]
 8008ba8:	2b01      	cmp	r3, #1
 8008baa:	d105      	bne.n	8008bb8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008bac:	4b7b      	ldr	r3, [pc, #492]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008bae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008bb0:	4a7a      	ldr	r2, [pc, #488]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008bb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008bb6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f003 0320 	and.w	r3, r3, #32
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d03c      	beq.n	8008c3e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d01c      	beq.n	8008c06 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008bcc:	4b73      	ldr	r3, [pc, #460]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008bce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008bd2:	4a72      	ldr	r2, [pc, #456]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008bd4:	f043 0301 	orr.w	r3, r3, #1
 8008bd8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bdc:	f7fc fc04 	bl	80053e8 <HAL_GetTick>
 8008be0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008be2:	e008      	b.n	8008bf6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008be4:	f7fc fc00 	bl	80053e8 <HAL_GetTick>
 8008be8:	4602      	mov	r2, r0
 8008bea:	693b      	ldr	r3, [r7, #16]
 8008bec:	1ad3      	subs	r3, r2, r3
 8008bee:	2b02      	cmp	r3, #2
 8008bf0:	d901      	bls.n	8008bf6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8008bf2:	2303      	movs	r3, #3
 8008bf4:	e122      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008bf6:	4b69      	ldr	r3, [pc, #420]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008bf8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008bfc:	f003 0302 	and.w	r3, r3, #2
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d0ef      	beq.n	8008be4 <HAL_RCC_OscConfig+0x5cc>
 8008c04:	e01b      	b.n	8008c3e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008c06:	4b65      	ldr	r3, [pc, #404]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008c08:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008c0c:	4a63      	ldr	r2, [pc, #396]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008c0e:	f023 0301 	bic.w	r3, r3, #1
 8008c12:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c16:	f7fc fbe7 	bl	80053e8 <HAL_GetTick>
 8008c1a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008c1c:	e008      	b.n	8008c30 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008c1e:	f7fc fbe3 	bl	80053e8 <HAL_GetTick>
 8008c22:	4602      	mov	r2, r0
 8008c24:	693b      	ldr	r3, [r7, #16]
 8008c26:	1ad3      	subs	r3, r2, r3
 8008c28:	2b02      	cmp	r3, #2
 8008c2a:	d901      	bls.n	8008c30 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8008c2c:	2303      	movs	r3, #3
 8008c2e:	e105      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008c30:	4b5a      	ldr	r3, [pc, #360]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008c32:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008c36:	f003 0302 	and.w	r3, r3, #2
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d1ef      	bne.n	8008c1e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	f000 80f9 	beq.w	8008e3a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c4c:	2b02      	cmp	r3, #2
 8008c4e:	f040 80cf 	bne.w	8008df0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8008c52:	4b52      	ldr	r3, [pc, #328]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008c54:	68db      	ldr	r3, [r3, #12]
 8008c56:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	f003 0203 	and.w	r2, r3, #3
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c62:	429a      	cmp	r2, r3
 8008c64:	d12c      	bne.n	8008cc0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c70:	3b01      	subs	r3, #1
 8008c72:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c74:	429a      	cmp	r2, r3
 8008c76:	d123      	bne.n	8008cc0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008c78:	697b      	ldr	r3, [r7, #20]
 8008c7a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c82:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008c84:	429a      	cmp	r2, r3
 8008c86:	d11b      	bne.n	8008cc0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008c88:	697b      	ldr	r3, [r7, #20]
 8008c8a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c92:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008c94:	429a      	cmp	r2, r3
 8008c96:	d113      	bne.n	8008cc0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ca2:	085b      	lsrs	r3, r3, #1
 8008ca4:	3b01      	subs	r3, #1
 8008ca6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008ca8:	429a      	cmp	r2, r3
 8008caa:	d109      	bne.n	8008cc0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cb6:	085b      	lsrs	r3, r3, #1
 8008cb8:	3b01      	subs	r3, #1
 8008cba:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008cbc:	429a      	cmp	r2, r3
 8008cbe:	d071      	beq.n	8008da4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008cc0:	69bb      	ldr	r3, [r7, #24]
 8008cc2:	2b0c      	cmp	r3, #12
 8008cc4:	d068      	beq.n	8008d98 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8008cc6:	4b35      	ldr	r3, [pc, #212]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d105      	bne.n	8008cde <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8008cd2:	4b32      	ldr	r3, [pc, #200]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d001      	beq.n	8008ce2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8008cde:	2301      	movs	r3, #1
 8008ce0:	e0ac      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8008ce2:	4b2e      	ldr	r3, [pc, #184]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	4a2d      	ldr	r2, [pc, #180]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008ce8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008cec:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008cee:	f7fc fb7b 	bl	80053e8 <HAL_GetTick>
 8008cf2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008cf4:	e008      	b.n	8008d08 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008cf6:	f7fc fb77 	bl	80053e8 <HAL_GetTick>
 8008cfa:	4602      	mov	r2, r0
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	1ad3      	subs	r3, r2, r3
 8008d00:	2b02      	cmp	r3, #2
 8008d02:	d901      	bls.n	8008d08 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8008d04:	2303      	movs	r3, #3
 8008d06:	e099      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008d08:	4b24      	ldr	r3, [pc, #144]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d1f0      	bne.n	8008cf6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008d14:	4b21      	ldr	r3, [pc, #132]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008d16:	68da      	ldr	r2, [r3, #12]
 8008d18:	4b21      	ldr	r3, [pc, #132]	; (8008da0 <HAL_RCC_OscConfig+0x788>)
 8008d1a:	4013      	ands	r3, r2
 8008d1c:	687a      	ldr	r2, [r7, #4]
 8008d1e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8008d20:	687a      	ldr	r2, [r7, #4]
 8008d22:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008d24:	3a01      	subs	r2, #1
 8008d26:	0112      	lsls	r2, r2, #4
 8008d28:	4311      	orrs	r1, r2
 8008d2a:	687a      	ldr	r2, [r7, #4]
 8008d2c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008d2e:	0212      	lsls	r2, r2, #8
 8008d30:	4311      	orrs	r1, r2
 8008d32:	687a      	ldr	r2, [r7, #4]
 8008d34:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008d36:	0852      	lsrs	r2, r2, #1
 8008d38:	3a01      	subs	r2, #1
 8008d3a:	0552      	lsls	r2, r2, #21
 8008d3c:	4311      	orrs	r1, r2
 8008d3e:	687a      	ldr	r2, [r7, #4]
 8008d40:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008d42:	0852      	lsrs	r2, r2, #1
 8008d44:	3a01      	subs	r2, #1
 8008d46:	0652      	lsls	r2, r2, #25
 8008d48:	4311      	orrs	r1, r2
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008d4e:	06d2      	lsls	r2, r2, #27
 8008d50:	430a      	orrs	r2, r1
 8008d52:	4912      	ldr	r1, [pc, #72]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008d54:	4313      	orrs	r3, r2
 8008d56:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8008d58:	4b10      	ldr	r3, [pc, #64]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4a0f      	ldr	r2, [pc, #60]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008d5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008d62:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008d64:	4b0d      	ldr	r3, [pc, #52]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008d66:	68db      	ldr	r3, [r3, #12]
 8008d68:	4a0c      	ldr	r2, [pc, #48]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008d6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008d6e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008d70:	f7fc fb3a 	bl	80053e8 <HAL_GetTick>
 8008d74:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008d76:	e008      	b.n	8008d8a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d78:	f7fc fb36 	bl	80053e8 <HAL_GetTick>
 8008d7c:	4602      	mov	r2, r0
 8008d7e:	693b      	ldr	r3, [r7, #16]
 8008d80:	1ad3      	subs	r3, r2, r3
 8008d82:	2b02      	cmp	r3, #2
 8008d84:	d901      	bls.n	8008d8a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8008d86:	2303      	movs	r3, #3
 8008d88:	e058      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008d8a:	4b04      	ldr	r3, [pc, #16]	; (8008d9c <HAL_RCC_OscConfig+0x784>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d0f0      	beq.n	8008d78 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008d96:	e050      	b.n	8008e3a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8008d98:	2301      	movs	r3, #1
 8008d9a:	e04f      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
 8008d9c:	40021000 	.word	0x40021000
 8008da0:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008da4:	4b27      	ldr	r3, [pc, #156]	; (8008e44 <HAL_RCC_OscConfig+0x82c>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d144      	bne.n	8008e3a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8008db0:	4b24      	ldr	r3, [pc, #144]	; (8008e44 <HAL_RCC_OscConfig+0x82c>)
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	4a23      	ldr	r2, [pc, #140]	; (8008e44 <HAL_RCC_OscConfig+0x82c>)
 8008db6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008dba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008dbc:	4b21      	ldr	r3, [pc, #132]	; (8008e44 <HAL_RCC_OscConfig+0x82c>)
 8008dbe:	68db      	ldr	r3, [r3, #12]
 8008dc0:	4a20      	ldr	r2, [pc, #128]	; (8008e44 <HAL_RCC_OscConfig+0x82c>)
 8008dc2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008dc6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008dc8:	f7fc fb0e 	bl	80053e8 <HAL_GetTick>
 8008dcc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008dce:	e008      	b.n	8008de2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008dd0:	f7fc fb0a 	bl	80053e8 <HAL_GetTick>
 8008dd4:	4602      	mov	r2, r0
 8008dd6:	693b      	ldr	r3, [r7, #16]
 8008dd8:	1ad3      	subs	r3, r2, r3
 8008dda:	2b02      	cmp	r3, #2
 8008ddc:	d901      	bls.n	8008de2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8008dde:	2303      	movs	r3, #3
 8008de0:	e02c      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008de2:	4b18      	ldr	r3, [pc, #96]	; (8008e44 <HAL_RCC_OscConfig+0x82c>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d0f0      	beq.n	8008dd0 <HAL_RCC_OscConfig+0x7b8>
 8008dee:	e024      	b.n	8008e3a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008df0:	69bb      	ldr	r3, [r7, #24]
 8008df2:	2b0c      	cmp	r3, #12
 8008df4:	d01f      	beq.n	8008e36 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008df6:	4b13      	ldr	r3, [pc, #76]	; (8008e44 <HAL_RCC_OscConfig+0x82c>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	4a12      	ldr	r2, [pc, #72]	; (8008e44 <HAL_RCC_OscConfig+0x82c>)
 8008dfc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008e00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e02:	f7fc faf1 	bl	80053e8 <HAL_GetTick>
 8008e06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008e08:	e008      	b.n	8008e1c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e0a:	f7fc faed 	bl	80053e8 <HAL_GetTick>
 8008e0e:	4602      	mov	r2, r0
 8008e10:	693b      	ldr	r3, [r7, #16]
 8008e12:	1ad3      	subs	r3, r2, r3
 8008e14:	2b02      	cmp	r3, #2
 8008e16:	d901      	bls.n	8008e1c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8008e18:	2303      	movs	r3, #3
 8008e1a:	e00f      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008e1c:	4b09      	ldr	r3, [pc, #36]	; (8008e44 <HAL_RCC_OscConfig+0x82c>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d1f0      	bne.n	8008e0a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8008e28:	4b06      	ldr	r3, [pc, #24]	; (8008e44 <HAL_RCC_OscConfig+0x82c>)
 8008e2a:	68da      	ldr	r2, [r3, #12]
 8008e2c:	4905      	ldr	r1, [pc, #20]	; (8008e44 <HAL_RCC_OscConfig+0x82c>)
 8008e2e:	4b06      	ldr	r3, [pc, #24]	; (8008e48 <HAL_RCC_OscConfig+0x830>)
 8008e30:	4013      	ands	r3, r2
 8008e32:	60cb      	str	r3, [r1, #12]
 8008e34:	e001      	b.n	8008e3a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8008e36:	2301      	movs	r3, #1
 8008e38:	e000      	b.n	8008e3c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8008e3a:	2300      	movs	r3, #0
}
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	3720      	adds	r7, #32
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}
 8008e44:	40021000 	.word	0x40021000
 8008e48:	feeefffc 	.word	0xfeeefffc

08008e4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b086      	sub	sp, #24
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008e56:	2300      	movs	r3, #0
 8008e58:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d101      	bne.n	8008e64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008e60:	2301      	movs	r3, #1
 8008e62:	e11d      	b.n	80090a0 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008e64:	4b90      	ldr	r3, [pc, #576]	; (80090a8 <HAL_RCC_ClockConfig+0x25c>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f003 030f 	and.w	r3, r3, #15
 8008e6c:	683a      	ldr	r2, [r7, #0]
 8008e6e:	429a      	cmp	r2, r3
 8008e70:	d910      	bls.n	8008e94 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e72:	4b8d      	ldr	r3, [pc, #564]	; (80090a8 <HAL_RCC_ClockConfig+0x25c>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f023 020f 	bic.w	r2, r3, #15
 8008e7a:	498b      	ldr	r1, [pc, #556]	; (80090a8 <HAL_RCC_ClockConfig+0x25c>)
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	4313      	orrs	r3, r2
 8008e80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e82:	4b89      	ldr	r3, [pc, #548]	; (80090a8 <HAL_RCC_ClockConfig+0x25c>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f003 030f 	and.w	r3, r3, #15
 8008e8a:	683a      	ldr	r2, [r7, #0]
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d001      	beq.n	8008e94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008e90:	2301      	movs	r3, #1
 8008e92:	e105      	b.n	80090a0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f003 0302 	and.w	r3, r3, #2
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d010      	beq.n	8008ec2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	689a      	ldr	r2, [r3, #8]
 8008ea4:	4b81      	ldr	r3, [pc, #516]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008ea6:	689b      	ldr	r3, [r3, #8]
 8008ea8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d908      	bls.n	8008ec2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008eb0:	4b7e      	ldr	r3, [pc, #504]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008eb2:	689b      	ldr	r3, [r3, #8]
 8008eb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	689b      	ldr	r3, [r3, #8]
 8008ebc:	497b      	ldr	r1, [pc, #492]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008ebe:	4313      	orrs	r3, r2
 8008ec0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f003 0301 	and.w	r3, r3, #1
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d079      	beq.n	8008fc2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	685b      	ldr	r3, [r3, #4]
 8008ed2:	2b03      	cmp	r3, #3
 8008ed4:	d11e      	bne.n	8008f14 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008ed6:	4b75      	ldr	r3, [pc, #468]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d101      	bne.n	8008ee6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	e0dc      	b.n	80090a0 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8008ee6:	f000 fa35 	bl	8009354 <RCC_GetSysClockFreqFromPLLSource>
 8008eea:	4603      	mov	r3, r0
 8008eec:	4a70      	ldr	r2, [pc, #448]	; (80090b0 <HAL_RCC_ClockConfig+0x264>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d946      	bls.n	8008f80 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8008ef2:	4b6e      	ldr	r3, [pc, #440]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008ef4:	689b      	ldr	r3, [r3, #8]
 8008ef6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d140      	bne.n	8008f80 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008efe:	4b6b      	ldr	r3, [pc, #428]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008f00:	689b      	ldr	r3, [r3, #8]
 8008f02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008f06:	4a69      	ldr	r2, [pc, #420]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008f08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f0c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008f0e:	2380      	movs	r3, #128	; 0x80
 8008f10:	617b      	str	r3, [r7, #20]
 8008f12:	e035      	b.n	8008f80 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	2b02      	cmp	r3, #2
 8008f1a:	d107      	bne.n	8008f2c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008f1c:	4b63      	ldr	r3, [pc, #396]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d115      	bne.n	8008f54 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8008f28:	2301      	movs	r3, #1
 8008f2a:	e0b9      	b.n	80090a0 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d107      	bne.n	8008f44 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008f34:	4b5d      	ldr	r3, [pc, #372]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f003 0302 	and.w	r3, r3, #2
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d109      	bne.n	8008f54 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8008f40:	2301      	movs	r3, #1
 8008f42:	e0ad      	b.n	80090a0 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f44:	4b59      	ldr	r3, [pc, #356]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d101      	bne.n	8008f54 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8008f50:	2301      	movs	r3, #1
 8008f52:	e0a5      	b.n	80090a0 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8008f54:	f000 f8b4 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 8008f58:	4603      	mov	r3, r0
 8008f5a:	4a55      	ldr	r2, [pc, #340]	; (80090b0 <HAL_RCC_ClockConfig+0x264>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d90f      	bls.n	8008f80 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8008f60:	4b52      	ldr	r3, [pc, #328]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008f62:	689b      	ldr	r3, [r3, #8]
 8008f64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d109      	bne.n	8008f80 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008f6c:	4b4f      	ldr	r3, [pc, #316]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008f74:	4a4d      	ldr	r2, [pc, #308]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008f76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f7a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008f7c:	2380      	movs	r3, #128	; 0x80
 8008f7e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008f80:	4b4a      	ldr	r3, [pc, #296]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008f82:	689b      	ldr	r3, [r3, #8]
 8008f84:	f023 0203 	bic.w	r2, r3, #3
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	4947      	ldr	r1, [pc, #284]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f92:	f7fc fa29 	bl	80053e8 <HAL_GetTick>
 8008f96:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f98:	e00a      	b.n	8008fb0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f9a:	f7fc fa25 	bl	80053e8 <HAL_GetTick>
 8008f9e:	4602      	mov	r2, r0
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	1ad3      	subs	r3, r2, r3
 8008fa4:	f241 3288 	movw	r2, #5000	; 0x1388
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d901      	bls.n	8008fb0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8008fac:	2303      	movs	r3, #3
 8008fae:	e077      	b.n	80090a0 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008fb0:	4b3e      	ldr	r3, [pc, #248]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008fb2:	689b      	ldr	r3, [r3, #8]
 8008fb4:	f003 020c 	and.w	r2, r3, #12
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	685b      	ldr	r3, [r3, #4]
 8008fbc:	009b      	lsls	r3, r3, #2
 8008fbe:	429a      	cmp	r2, r3
 8008fc0:	d1eb      	bne.n	8008f9a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	2b80      	cmp	r3, #128	; 0x80
 8008fc6:	d105      	bne.n	8008fd4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008fc8:	4b38      	ldr	r3, [pc, #224]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008fca:	689b      	ldr	r3, [r3, #8]
 8008fcc:	4a37      	ldr	r2, [pc, #220]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008fce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008fd2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f003 0302 	and.w	r3, r3, #2
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d010      	beq.n	8009002 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	689a      	ldr	r2, [r3, #8]
 8008fe4:	4b31      	ldr	r3, [pc, #196]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008fe6:	689b      	ldr	r3, [r3, #8]
 8008fe8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008fec:	429a      	cmp	r2, r3
 8008fee:	d208      	bcs.n	8009002 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008ff0:	4b2e      	ldr	r3, [pc, #184]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008ff2:	689b      	ldr	r3, [r3, #8]
 8008ff4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	689b      	ldr	r3, [r3, #8]
 8008ffc:	492b      	ldr	r1, [pc, #172]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8008ffe:	4313      	orrs	r3, r2
 8009000:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009002:	4b29      	ldr	r3, [pc, #164]	; (80090a8 <HAL_RCC_ClockConfig+0x25c>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f003 030f 	and.w	r3, r3, #15
 800900a:	683a      	ldr	r2, [r7, #0]
 800900c:	429a      	cmp	r2, r3
 800900e:	d210      	bcs.n	8009032 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009010:	4b25      	ldr	r3, [pc, #148]	; (80090a8 <HAL_RCC_ClockConfig+0x25c>)
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f023 020f 	bic.w	r2, r3, #15
 8009018:	4923      	ldr	r1, [pc, #140]	; (80090a8 <HAL_RCC_ClockConfig+0x25c>)
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	4313      	orrs	r3, r2
 800901e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009020:	4b21      	ldr	r3, [pc, #132]	; (80090a8 <HAL_RCC_ClockConfig+0x25c>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f003 030f 	and.w	r3, r3, #15
 8009028:	683a      	ldr	r2, [r7, #0]
 800902a:	429a      	cmp	r2, r3
 800902c:	d001      	beq.n	8009032 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800902e:	2301      	movs	r3, #1
 8009030:	e036      	b.n	80090a0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f003 0304 	and.w	r3, r3, #4
 800903a:	2b00      	cmp	r3, #0
 800903c:	d008      	beq.n	8009050 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800903e:	4b1b      	ldr	r3, [pc, #108]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8009040:	689b      	ldr	r3, [r3, #8]
 8009042:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	68db      	ldr	r3, [r3, #12]
 800904a:	4918      	ldr	r1, [pc, #96]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 800904c:	4313      	orrs	r3, r2
 800904e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f003 0308 	and.w	r3, r3, #8
 8009058:	2b00      	cmp	r3, #0
 800905a:	d009      	beq.n	8009070 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800905c:	4b13      	ldr	r3, [pc, #76]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 800905e:	689b      	ldr	r3, [r3, #8]
 8009060:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	691b      	ldr	r3, [r3, #16]
 8009068:	00db      	lsls	r3, r3, #3
 800906a:	4910      	ldr	r1, [pc, #64]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 800906c:	4313      	orrs	r3, r2
 800906e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009070:	f000 f826 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 8009074:	4602      	mov	r2, r0
 8009076:	4b0d      	ldr	r3, [pc, #52]	; (80090ac <HAL_RCC_ClockConfig+0x260>)
 8009078:	689b      	ldr	r3, [r3, #8]
 800907a:	091b      	lsrs	r3, r3, #4
 800907c:	f003 030f 	and.w	r3, r3, #15
 8009080:	490c      	ldr	r1, [pc, #48]	; (80090b4 <HAL_RCC_ClockConfig+0x268>)
 8009082:	5ccb      	ldrb	r3, [r1, r3]
 8009084:	f003 031f 	and.w	r3, r3, #31
 8009088:	fa22 f303 	lsr.w	r3, r2, r3
 800908c:	4a0a      	ldr	r2, [pc, #40]	; (80090b8 <HAL_RCC_ClockConfig+0x26c>)
 800908e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8009090:	4b0a      	ldr	r3, [pc, #40]	; (80090bc <HAL_RCC_ClockConfig+0x270>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	4618      	mov	r0, r3
 8009096:	f7fc f957 	bl	8005348 <HAL_InitTick>
 800909a:	4603      	mov	r3, r0
 800909c:	73fb      	strb	r3, [r7, #15]

  return status;
 800909e:	7bfb      	ldrb	r3, [r7, #15]
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3718      	adds	r7, #24
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}
 80090a8:	40022000 	.word	0x40022000
 80090ac:	40021000 	.word	0x40021000
 80090b0:	04c4b400 	.word	0x04c4b400
 80090b4:	080195f0 	.word	0x080195f0
 80090b8:	20000004 	.word	0x20000004
 80090bc:	20000008 	.word	0x20000008

080090c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b089      	sub	sp, #36	; 0x24
 80090c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80090c6:	2300      	movs	r3, #0
 80090c8:	61fb      	str	r3, [r7, #28]
 80090ca:	2300      	movs	r3, #0
 80090cc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80090ce:	4b3e      	ldr	r3, [pc, #248]	; (80091c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80090d0:	689b      	ldr	r3, [r3, #8]
 80090d2:	f003 030c 	and.w	r3, r3, #12
 80090d6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80090d8:	4b3b      	ldr	r3, [pc, #236]	; (80091c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80090da:	68db      	ldr	r3, [r3, #12]
 80090dc:	f003 0303 	and.w	r3, r3, #3
 80090e0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d005      	beq.n	80090f4 <HAL_RCC_GetSysClockFreq+0x34>
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	2b0c      	cmp	r3, #12
 80090ec:	d121      	bne.n	8009132 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	2b01      	cmp	r3, #1
 80090f2:	d11e      	bne.n	8009132 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80090f4:	4b34      	ldr	r3, [pc, #208]	; (80091c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f003 0308 	and.w	r3, r3, #8
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d107      	bne.n	8009110 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8009100:	4b31      	ldr	r3, [pc, #196]	; (80091c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8009102:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009106:	0a1b      	lsrs	r3, r3, #8
 8009108:	f003 030f 	and.w	r3, r3, #15
 800910c:	61fb      	str	r3, [r7, #28]
 800910e:	e005      	b.n	800911c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8009110:	4b2d      	ldr	r3, [pc, #180]	; (80091c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	091b      	lsrs	r3, r3, #4
 8009116:	f003 030f 	and.w	r3, r3, #15
 800911a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800911c:	4a2b      	ldr	r2, [pc, #172]	; (80091cc <HAL_RCC_GetSysClockFreq+0x10c>)
 800911e:	69fb      	ldr	r3, [r7, #28]
 8009120:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009124:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009126:	693b      	ldr	r3, [r7, #16]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d10d      	bne.n	8009148 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800912c:	69fb      	ldr	r3, [r7, #28]
 800912e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009130:	e00a      	b.n	8009148 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8009132:	693b      	ldr	r3, [r7, #16]
 8009134:	2b04      	cmp	r3, #4
 8009136:	d102      	bne.n	800913e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009138:	4b25      	ldr	r3, [pc, #148]	; (80091d0 <HAL_RCC_GetSysClockFreq+0x110>)
 800913a:	61bb      	str	r3, [r7, #24]
 800913c:	e004      	b.n	8009148 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800913e:	693b      	ldr	r3, [r7, #16]
 8009140:	2b08      	cmp	r3, #8
 8009142:	d101      	bne.n	8009148 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009144:	4b23      	ldr	r3, [pc, #140]	; (80091d4 <HAL_RCC_GetSysClockFreq+0x114>)
 8009146:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	2b0c      	cmp	r3, #12
 800914c:	d134      	bne.n	80091b8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800914e:	4b1e      	ldr	r3, [pc, #120]	; (80091c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8009150:	68db      	ldr	r3, [r3, #12]
 8009152:	f003 0303 	and.w	r3, r3, #3
 8009156:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009158:	68bb      	ldr	r3, [r7, #8]
 800915a:	2b02      	cmp	r3, #2
 800915c:	d003      	beq.n	8009166 <HAL_RCC_GetSysClockFreq+0xa6>
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	2b03      	cmp	r3, #3
 8009162:	d003      	beq.n	800916c <HAL_RCC_GetSysClockFreq+0xac>
 8009164:	e005      	b.n	8009172 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8009166:	4b1a      	ldr	r3, [pc, #104]	; (80091d0 <HAL_RCC_GetSysClockFreq+0x110>)
 8009168:	617b      	str	r3, [r7, #20]
      break;
 800916a:	e005      	b.n	8009178 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800916c:	4b19      	ldr	r3, [pc, #100]	; (80091d4 <HAL_RCC_GetSysClockFreq+0x114>)
 800916e:	617b      	str	r3, [r7, #20]
      break;
 8009170:	e002      	b.n	8009178 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8009172:	69fb      	ldr	r3, [r7, #28]
 8009174:	617b      	str	r3, [r7, #20]
      break;
 8009176:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009178:	4b13      	ldr	r3, [pc, #76]	; (80091c8 <HAL_RCC_GetSysClockFreq+0x108>)
 800917a:	68db      	ldr	r3, [r3, #12]
 800917c:	091b      	lsrs	r3, r3, #4
 800917e:	f003 030f 	and.w	r3, r3, #15
 8009182:	3301      	adds	r3, #1
 8009184:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8009186:	4b10      	ldr	r3, [pc, #64]	; (80091c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8009188:	68db      	ldr	r3, [r3, #12]
 800918a:	0a1b      	lsrs	r3, r3, #8
 800918c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009190:	697a      	ldr	r2, [r7, #20]
 8009192:	fb03 f202 	mul.w	r2, r3, r2
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	fbb2 f3f3 	udiv	r3, r2, r3
 800919c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800919e:	4b0a      	ldr	r3, [pc, #40]	; (80091c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80091a0:	68db      	ldr	r3, [r3, #12]
 80091a2:	0e5b      	lsrs	r3, r3, #25
 80091a4:	f003 0303 	and.w	r3, r3, #3
 80091a8:	3301      	adds	r3, #1
 80091aa:	005b      	lsls	r3, r3, #1
 80091ac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80091ae:	697a      	ldr	r2, [r7, #20]
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80091b6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80091b8:	69bb      	ldr	r3, [r7, #24]
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	3724      	adds	r7, #36	; 0x24
 80091be:	46bd      	mov	sp, r7
 80091c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c4:	4770      	bx	lr
 80091c6:	bf00      	nop
 80091c8:	40021000 	.word	0x40021000
 80091cc:	08019608 	.word	0x08019608
 80091d0:	00f42400 	.word	0x00f42400
 80091d4:	007a1200 	.word	0x007a1200

080091d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80091d8:	b480      	push	{r7}
 80091da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80091dc:	4b03      	ldr	r3, [pc, #12]	; (80091ec <HAL_RCC_GetHCLKFreq+0x14>)
 80091de:	681b      	ldr	r3, [r3, #0]
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	46bd      	mov	sp, r7
 80091e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e8:	4770      	bx	lr
 80091ea:	bf00      	nop
 80091ec:	20000004 	.word	0x20000004

080091f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80091f4:	f7ff fff0 	bl	80091d8 <HAL_RCC_GetHCLKFreq>
 80091f8:	4602      	mov	r2, r0
 80091fa:	4b06      	ldr	r3, [pc, #24]	; (8009214 <HAL_RCC_GetPCLK1Freq+0x24>)
 80091fc:	689b      	ldr	r3, [r3, #8]
 80091fe:	0a1b      	lsrs	r3, r3, #8
 8009200:	f003 0307 	and.w	r3, r3, #7
 8009204:	4904      	ldr	r1, [pc, #16]	; (8009218 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009206:	5ccb      	ldrb	r3, [r1, r3]
 8009208:	f003 031f 	and.w	r3, r3, #31
 800920c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009210:	4618      	mov	r0, r3
 8009212:	bd80      	pop	{r7, pc}
 8009214:	40021000 	.word	0x40021000
 8009218:	08019600 	.word	0x08019600

0800921c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009220:	f7ff ffda 	bl	80091d8 <HAL_RCC_GetHCLKFreq>
 8009224:	4602      	mov	r2, r0
 8009226:	4b06      	ldr	r3, [pc, #24]	; (8009240 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009228:	689b      	ldr	r3, [r3, #8]
 800922a:	0adb      	lsrs	r3, r3, #11
 800922c:	f003 0307 	and.w	r3, r3, #7
 8009230:	4904      	ldr	r1, [pc, #16]	; (8009244 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009232:	5ccb      	ldrb	r3, [r1, r3]
 8009234:	f003 031f 	and.w	r3, r3, #31
 8009238:	fa22 f303 	lsr.w	r3, r2, r3
}
 800923c:	4618      	mov	r0, r3
 800923e:	bd80      	pop	{r7, pc}
 8009240:	40021000 	.word	0x40021000
 8009244:	08019600 	.word	0x08019600

08009248 <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @note   The Clock Security System can only be cleared by reset.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8009248:	b480      	push	{r7}
 800924a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 800924c:	4b05      	ldr	r3, [pc, #20]	; (8009264 <HAL_RCC_EnableCSS+0x1c>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4a04      	ldr	r2, [pc, #16]	; (8009264 <HAL_RCC_EnableCSS+0x1c>)
 8009252:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009256:	6013      	str	r3, [r2, #0]
}
 8009258:	bf00      	nop
 800925a:	46bd      	mov	sp, r7
 800925c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009260:	4770      	bx	lr
 8009262:	bf00      	nop
 8009264:	40021000 	.word	0x40021000

08009268 <HAL_RCC_NMI_IRQHandler>:
  * @brief Handle the RCC Clock Security System interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF interrupt flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800926c:	4b07      	ldr	r3, [pc, #28]	; (800928c <HAL_RCC_NMI_IRQHandler+0x24>)
 800926e:	69db      	ldr	r3, [r3, #28]
 8009270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009274:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009278:	d105      	bne.n	8009286 <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800927a:	f000 f809 	bl	8009290 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800927e:	4b03      	ldr	r3, [pc, #12]	; (800928c <HAL_RCC_NMI_IRQHandler+0x24>)
 8009280:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009284:	621a      	str	r2, [r3, #32]
  }
}
 8009286:	bf00      	nop
 8009288:	bd80      	pop	{r7, pc}
 800928a:	bf00      	nop
 800928c:	40021000 	.word	0x40021000

08009290 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8009290:	b480      	push	{r7}
 8009292:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback should be implemented in the user file
   */
}
 8009294:	bf00      	nop
 8009296:	46bd      	mov	sp, r7
 8009298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929c:	4770      	bx	lr
	...

080092a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b086      	sub	sp, #24
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80092a8:	2300      	movs	r3, #0
 80092aa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80092ac:	4b27      	ldr	r3, [pc, #156]	; (800934c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80092ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d003      	beq.n	80092c0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80092b8:	f7ff f8da 	bl	8008470 <HAL_PWREx_GetVoltageRange>
 80092bc:	6178      	str	r0, [r7, #20]
 80092be:	e014      	b.n	80092ea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80092c0:	4b22      	ldr	r3, [pc, #136]	; (800934c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80092c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092c4:	4a21      	ldr	r2, [pc, #132]	; (800934c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80092c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80092ca:	6593      	str	r3, [r2, #88]	; 0x58
 80092cc:	4b1f      	ldr	r3, [pc, #124]	; (800934c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80092ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092d4:	60fb      	str	r3, [r7, #12]
 80092d6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80092d8:	f7ff f8ca 	bl	8008470 <HAL_PWREx_GetVoltageRange>
 80092dc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80092de:	4b1b      	ldr	r3, [pc, #108]	; (800934c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80092e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092e2:	4a1a      	ldr	r2, [pc, #104]	; (800934c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80092e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80092e8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80092f0:	d10b      	bne.n	800930a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2b80      	cmp	r3, #128	; 0x80
 80092f6:	d913      	bls.n	8009320 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2ba0      	cmp	r3, #160	; 0xa0
 80092fc:	d902      	bls.n	8009304 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80092fe:	2302      	movs	r3, #2
 8009300:	613b      	str	r3, [r7, #16]
 8009302:	e00d      	b.n	8009320 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009304:	2301      	movs	r3, #1
 8009306:	613b      	str	r3, [r7, #16]
 8009308:	e00a      	b.n	8009320 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2b7f      	cmp	r3, #127	; 0x7f
 800930e:	d902      	bls.n	8009316 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8009310:	2302      	movs	r3, #2
 8009312:	613b      	str	r3, [r7, #16]
 8009314:	e004      	b.n	8009320 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2b70      	cmp	r3, #112	; 0x70
 800931a:	d101      	bne.n	8009320 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800931c:	2301      	movs	r3, #1
 800931e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009320:	4b0b      	ldr	r3, [pc, #44]	; (8009350 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f023 020f 	bic.w	r2, r3, #15
 8009328:	4909      	ldr	r1, [pc, #36]	; (8009350 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800932a:	693b      	ldr	r3, [r7, #16]
 800932c:	4313      	orrs	r3, r2
 800932e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8009330:	4b07      	ldr	r3, [pc, #28]	; (8009350 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f003 030f 	and.w	r3, r3, #15
 8009338:	693a      	ldr	r2, [r7, #16]
 800933a:	429a      	cmp	r2, r3
 800933c:	d001      	beq.n	8009342 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800933e:	2301      	movs	r3, #1
 8009340:	e000      	b.n	8009344 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8009342:	2300      	movs	r3, #0
}
 8009344:	4618      	mov	r0, r3
 8009346:	3718      	adds	r7, #24
 8009348:	46bd      	mov	sp, r7
 800934a:	bd80      	pop	{r7, pc}
 800934c:	40021000 	.word	0x40021000
 8009350:	40022000 	.word	0x40022000

08009354 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009354:	b480      	push	{r7}
 8009356:	b087      	sub	sp, #28
 8009358:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800935a:	4b2d      	ldr	r3, [pc, #180]	; (8009410 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800935c:	68db      	ldr	r3, [r3, #12]
 800935e:	f003 0303 	and.w	r3, r3, #3
 8009362:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	2b03      	cmp	r3, #3
 8009368:	d00b      	beq.n	8009382 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	2b03      	cmp	r3, #3
 800936e:	d825      	bhi.n	80093bc <RCC_GetSysClockFreqFromPLLSource+0x68>
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2b01      	cmp	r3, #1
 8009374:	d008      	beq.n	8009388 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	2b02      	cmp	r3, #2
 800937a:	d11f      	bne.n	80093bc <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800937c:	4b25      	ldr	r3, [pc, #148]	; (8009414 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800937e:	613b      	str	r3, [r7, #16]
    break;
 8009380:	e01f      	b.n	80093c2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8009382:	4b25      	ldr	r3, [pc, #148]	; (8009418 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8009384:	613b      	str	r3, [r7, #16]
    break;
 8009386:	e01c      	b.n	80093c2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8009388:	4b21      	ldr	r3, [pc, #132]	; (8009410 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	f003 0308 	and.w	r3, r3, #8
 8009390:	2b00      	cmp	r3, #0
 8009392:	d107      	bne.n	80093a4 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8009394:	4b1e      	ldr	r3, [pc, #120]	; (8009410 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8009396:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800939a:	0a1b      	lsrs	r3, r3, #8
 800939c:	f003 030f 	and.w	r3, r3, #15
 80093a0:	617b      	str	r3, [r7, #20]
 80093a2:	e005      	b.n	80093b0 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80093a4:	4b1a      	ldr	r3, [pc, #104]	; (8009410 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	091b      	lsrs	r3, r3, #4
 80093aa:	f003 030f 	and.w	r3, r3, #15
 80093ae:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80093b0:	4a1a      	ldr	r2, [pc, #104]	; (800941c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80093b8:	613b      	str	r3, [r7, #16]
    break;
 80093ba:	e002      	b.n	80093c2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80093bc:	2300      	movs	r3, #0
 80093be:	613b      	str	r3, [r7, #16]
    break;
 80093c0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80093c2:	4b13      	ldr	r3, [pc, #76]	; (8009410 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80093c4:	68db      	ldr	r3, [r3, #12]
 80093c6:	091b      	lsrs	r3, r3, #4
 80093c8:	f003 030f 	and.w	r3, r3, #15
 80093cc:	3301      	adds	r3, #1
 80093ce:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80093d0:	4b0f      	ldr	r3, [pc, #60]	; (8009410 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80093d2:	68db      	ldr	r3, [r3, #12]
 80093d4:	0a1b      	lsrs	r3, r3, #8
 80093d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80093da:	693a      	ldr	r2, [r7, #16]
 80093dc:	fb03 f202 	mul.w	r2, r3, r2
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80093e6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80093e8:	4b09      	ldr	r3, [pc, #36]	; (8009410 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80093ea:	68db      	ldr	r3, [r3, #12]
 80093ec:	0e5b      	lsrs	r3, r3, #25
 80093ee:	f003 0303 	and.w	r3, r3, #3
 80093f2:	3301      	adds	r3, #1
 80093f4:	005b      	lsls	r3, r3, #1
 80093f6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80093f8:	693a      	ldr	r2, [r7, #16]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8009400:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8009402:	683b      	ldr	r3, [r7, #0]
}
 8009404:	4618      	mov	r0, r3
 8009406:	371c      	adds	r7, #28
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr
 8009410:	40021000 	.word	0x40021000
 8009414:	00f42400 	.word	0x00f42400
 8009418:	007a1200 	.word	0x007a1200
 800941c:	08019608 	.word	0x08019608

08009420 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b086      	sub	sp, #24
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009428:	2300      	movs	r3, #0
 800942a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800942c:	2300      	movs	r3, #0
 800942e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009438:	2b00      	cmp	r3, #0
 800943a:	d040      	beq.n	80094be <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009440:	2b80      	cmp	r3, #128	; 0x80
 8009442:	d02a      	beq.n	800949a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009444:	2b80      	cmp	r3, #128	; 0x80
 8009446:	d825      	bhi.n	8009494 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8009448:	2b60      	cmp	r3, #96	; 0x60
 800944a:	d026      	beq.n	800949a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800944c:	2b60      	cmp	r3, #96	; 0x60
 800944e:	d821      	bhi.n	8009494 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8009450:	2b40      	cmp	r3, #64	; 0x40
 8009452:	d006      	beq.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8009454:	2b40      	cmp	r3, #64	; 0x40
 8009456:	d81d      	bhi.n	8009494 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8009458:	2b00      	cmp	r3, #0
 800945a:	d009      	beq.n	8009470 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800945c:	2b20      	cmp	r3, #32
 800945e:	d010      	beq.n	8009482 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8009460:	e018      	b.n	8009494 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009462:	4b89      	ldr	r3, [pc, #548]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009464:	68db      	ldr	r3, [r3, #12]
 8009466:	4a88      	ldr	r2, [pc, #544]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009468:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800946c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800946e:	e015      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	3304      	adds	r3, #4
 8009474:	2100      	movs	r1, #0
 8009476:	4618      	mov	r0, r3
 8009478:	f001 fa24 	bl	800a8c4 <RCCEx_PLLSAI1_Config>
 800947c:	4603      	mov	r3, r0
 800947e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009480:	e00c      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	3320      	adds	r3, #32
 8009486:	2100      	movs	r1, #0
 8009488:	4618      	mov	r0, r3
 800948a:	f001 fb0f 	bl	800aaac <RCCEx_PLLSAI2_Config>
 800948e:	4603      	mov	r3, r0
 8009490:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009492:	e003      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009494:	2301      	movs	r3, #1
 8009496:	74fb      	strb	r3, [r7, #19]
      break;
 8009498:	e000      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800949a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800949c:	7cfb      	ldrb	r3, [r7, #19]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d10b      	bne.n	80094ba <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80094a2:	4b79      	ldr	r3, [pc, #484]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80094a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80094a8:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80094b0:	4975      	ldr	r1, [pc, #468]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80094b2:	4313      	orrs	r3, r2
 80094b4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80094b8:	e001      	b.n	80094be <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80094ba:	7cfb      	ldrb	r3, [r7, #19]
 80094bc:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d047      	beq.n	800955a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094d2:	d030      	beq.n	8009536 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80094d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094d8:	d82a      	bhi.n	8009530 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80094da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80094de:	d02a      	beq.n	8009536 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80094e0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80094e4:	d824      	bhi.n	8009530 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80094e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80094ea:	d008      	beq.n	80094fe <HAL_RCCEx_PeriphCLKConfig+0xde>
 80094ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80094f0:	d81e      	bhi.n	8009530 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d00a      	beq.n	800950c <HAL_RCCEx_PeriphCLKConfig+0xec>
 80094f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094fa:	d010      	beq.n	800951e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80094fc:	e018      	b.n	8009530 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80094fe:	4b62      	ldr	r3, [pc, #392]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009500:	68db      	ldr	r3, [r3, #12]
 8009502:	4a61      	ldr	r2, [pc, #388]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009504:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009508:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800950a:	e015      	b.n	8009538 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	3304      	adds	r3, #4
 8009510:	2100      	movs	r1, #0
 8009512:	4618      	mov	r0, r3
 8009514:	f001 f9d6 	bl	800a8c4 <RCCEx_PLLSAI1_Config>
 8009518:	4603      	mov	r3, r0
 800951a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800951c:	e00c      	b.n	8009538 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	3320      	adds	r3, #32
 8009522:	2100      	movs	r1, #0
 8009524:	4618      	mov	r0, r3
 8009526:	f001 fac1 	bl	800aaac <RCCEx_PLLSAI2_Config>
 800952a:	4603      	mov	r3, r0
 800952c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800952e:	e003      	b.n	8009538 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009530:	2301      	movs	r3, #1
 8009532:	74fb      	strb	r3, [r7, #19]
      break;
 8009534:	e000      	b.n	8009538 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8009536:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009538:	7cfb      	ldrb	r3, [r7, #19]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d10b      	bne.n	8009556 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800953e:	4b52      	ldr	r3, [pc, #328]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009540:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009544:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800954c:	494e      	ldr	r1, [pc, #312]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800954e:	4313      	orrs	r3, r2
 8009550:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8009554:	e001      	b.n	800955a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009556:	7cfb      	ldrb	r3, [r7, #19]
 8009558:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009562:	2b00      	cmp	r3, #0
 8009564:	f000 809f 	beq.w	80096a6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009568:	2300      	movs	r3, #0
 800956a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800956c:	4b46      	ldr	r3, [pc, #280]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800956e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009570:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009574:	2b00      	cmp	r3, #0
 8009576:	d101      	bne.n	800957c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8009578:	2301      	movs	r3, #1
 800957a:	e000      	b.n	800957e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800957c:	2300      	movs	r3, #0
 800957e:	2b00      	cmp	r3, #0
 8009580:	d00d      	beq.n	800959e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009582:	4b41      	ldr	r3, [pc, #260]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009584:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009586:	4a40      	ldr	r2, [pc, #256]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009588:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800958c:	6593      	str	r3, [r2, #88]	; 0x58
 800958e:	4b3e      	ldr	r3, [pc, #248]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009590:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009592:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009596:	60bb      	str	r3, [r7, #8]
 8009598:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800959a:	2301      	movs	r3, #1
 800959c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800959e:	4b3b      	ldr	r3, [pc, #236]	; (800968c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4a3a      	ldr	r2, [pc, #232]	; (800968c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80095a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80095a8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80095aa:	f7fb ff1d 	bl	80053e8 <HAL_GetTick>
 80095ae:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80095b0:	e009      	b.n	80095c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80095b2:	f7fb ff19 	bl	80053e8 <HAL_GetTick>
 80095b6:	4602      	mov	r2, r0
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	1ad3      	subs	r3, r2, r3
 80095bc:	2b02      	cmp	r3, #2
 80095be:	d902      	bls.n	80095c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80095c0:	2303      	movs	r3, #3
 80095c2:	74fb      	strb	r3, [r7, #19]
        break;
 80095c4:	e005      	b.n	80095d2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80095c6:	4b31      	ldr	r3, [pc, #196]	; (800968c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d0ef      	beq.n	80095b2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80095d2:	7cfb      	ldrb	r3, [r7, #19]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d15b      	bne.n	8009690 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80095d8:	4b2b      	ldr	r3, [pc, #172]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80095da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80095de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80095e2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d01f      	beq.n	800962a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80095f0:	697a      	ldr	r2, [r7, #20]
 80095f2:	429a      	cmp	r2, r3
 80095f4:	d019      	beq.n	800962a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80095f6:	4b24      	ldr	r3, [pc, #144]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80095f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80095fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009600:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009602:	4b21      	ldr	r3, [pc, #132]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009604:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009608:	4a1f      	ldr	r2, [pc, #124]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800960a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800960e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009612:	4b1d      	ldr	r3, [pc, #116]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009614:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009618:	4a1b      	ldr	r2, [pc, #108]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800961a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800961e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009622:	4a19      	ldr	r2, [pc, #100]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009624:	697b      	ldr	r3, [r7, #20]
 8009626:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	f003 0301 	and.w	r3, r3, #1
 8009630:	2b00      	cmp	r3, #0
 8009632:	d016      	beq.n	8009662 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009634:	f7fb fed8 	bl	80053e8 <HAL_GetTick>
 8009638:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800963a:	e00b      	b.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800963c:	f7fb fed4 	bl	80053e8 <HAL_GetTick>
 8009640:	4602      	mov	r2, r0
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	1ad3      	subs	r3, r2, r3
 8009646:	f241 3288 	movw	r2, #5000	; 0x1388
 800964a:	4293      	cmp	r3, r2
 800964c:	d902      	bls.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800964e:	2303      	movs	r3, #3
 8009650:	74fb      	strb	r3, [r7, #19]
            break;
 8009652:	e006      	b.n	8009662 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009654:	4b0c      	ldr	r3, [pc, #48]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800965a:	f003 0302 	and.w	r3, r3, #2
 800965e:	2b00      	cmp	r3, #0
 8009660:	d0ec      	beq.n	800963c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8009662:	7cfb      	ldrb	r3, [r7, #19]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d10c      	bne.n	8009682 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009668:	4b07      	ldr	r3, [pc, #28]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800966a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800966e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009678:	4903      	ldr	r1, [pc, #12]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800967a:	4313      	orrs	r3, r2
 800967c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8009680:	e008      	b.n	8009694 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009682:	7cfb      	ldrb	r3, [r7, #19]
 8009684:	74bb      	strb	r3, [r7, #18]
 8009686:	e005      	b.n	8009694 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8009688:	40021000 	.word	0x40021000
 800968c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009690:	7cfb      	ldrb	r3, [r7, #19]
 8009692:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009694:	7c7b      	ldrb	r3, [r7, #17]
 8009696:	2b01      	cmp	r3, #1
 8009698:	d105      	bne.n	80096a6 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800969a:	4ba0      	ldr	r3, [pc, #640]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800969c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800969e:	4a9f      	ldr	r2, [pc, #636]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80096a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80096a4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f003 0301 	and.w	r3, r3, #1
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d00a      	beq.n	80096c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80096b2:	4b9a      	ldr	r3, [pc, #616]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80096b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096b8:	f023 0203 	bic.w	r2, r3, #3
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096c0:	4996      	ldr	r1, [pc, #600]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80096c2:	4313      	orrs	r3, r2
 80096c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f003 0302 	and.w	r3, r3, #2
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d00a      	beq.n	80096ea <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80096d4:	4b91      	ldr	r3, [pc, #580]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80096d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096da:	f023 020c 	bic.w	r2, r3, #12
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096e2:	498e      	ldr	r1, [pc, #568]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80096e4:	4313      	orrs	r3, r2
 80096e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f003 0304 	and.w	r3, r3, #4
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d00a      	beq.n	800970c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80096f6:	4b89      	ldr	r3, [pc, #548]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80096f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096fc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009704:	4985      	ldr	r1, [pc, #532]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009706:	4313      	orrs	r3, r2
 8009708:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f003 0308 	and.w	r3, r3, #8
 8009714:	2b00      	cmp	r3, #0
 8009716:	d00a      	beq.n	800972e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009718:	4b80      	ldr	r3, [pc, #512]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800971a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800971e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009726:	497d      	ldr	r1, [pc, #500]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009728:	4313      	orrs	r3, r2
 800972a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f003 0310 	and.w	r3, r3, #16
 8009736:	2b00      	cmp	r3, #0
 8009738:	d00a      	beq.n	8009750 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800973a:	4b78      	ldr	r3, [pc, #480]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800973c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009740:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009748:	4974      	ldr	r1, [pc, #464]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800974a:	4313      	orrs	r3, r2
 800974c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f003 0320 	and.w	r3, r3, #32
 8009758:	2b00      	cmp	r3, #0
 800975a:	d00a      	beq.n	8009772 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800975c:	4b6f      	ldr	r3, [pc, #444]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800975e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009762:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800976a:	496c      	ldr	r1, [pc, #432]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800976c:	4313      	orrs	r3, r2
 800976e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800977a:	2b00      	cmp	r3, #0
 800977c:	d00a      	beq.n	8009794 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800977e:	4b67      	ldr	r3, [pc, #412]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009780:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009784:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800978c:	4963      	ldr	r1, [pc, #396]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800978e:	4313      	orrs	r3, r2
 8009790:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800979c:	2b00      	cmp	r3, #0
 800979e:	d00a      	beq.n	80097b6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80097a0:	4b5e      	ldr	r3, [pc, #376]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80097a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097a6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80097ae:	495b      	ldr	r1, [pc, #364]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80097b0:	4313      	orrs	r3, r2
 80097b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d00a      	beq.n	80097d8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80097c2:	4b56      	ldr	r3, [pc, #344]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80097c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097c8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097d0:	4952      	ldr	r1, [pc, #328]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80097d2:	4313      	orrs	r3, r2
 80097d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d00a      	beq.n	80097fa <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80097e4:	4b4d      	ldr	r3, [pc, #308]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80097e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097ea:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80097f2:	494a      	ldr	r1, [pc, #296]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80097f4:	4313      	orrs	r3, r2
 80097f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009802:	2b00      	cmp	r3, #0
 8009804:	d00a      	beq.n	800981c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009806:	4b45      	ldr	r3, [pc, #276]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009808:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800980c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009814:	4941      	ldr	r1, [pc, #260]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009816:	4313      	orrs	r3, r2
 8009818:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009824:	2b00      	cmp	r3, #0
 8009826:	d00a      	beq.n	800983e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009828:	4b3c      	ldr	r3, [pc, #240]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800982a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800982e:	f023 0203 	bic.w	r2, r3, #3
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009836:	4939      	ldr	r1, [pc, #228]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009838:	4313      	orrs	r3, r2
 800983a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009846:	2b00      	cmp	r3, #0
 8009848:	d028      	beq.n	800989c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800984a:	4b34      	ldr	r3, [pc, #208]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800984c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009850:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009858:	4930      	ldr	r1, [pc, #192]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800985a:	4313      	orrs	r3, r2
 800985c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009864:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009868:	d106      	bne.n	8009878 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800986a:	4b2c      	ldr	r3, [pc, #176]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800986c:	68db      	ldr	r3, [r3, #12]
 800986e:	4a2b      	ldr	r2, [pc, #172]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009870:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009874:	60d3      	str	r3, [r2, #12]
 8009876:	e011      	b.n	800989c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800987c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009880:	d10c      	bne.n	800989c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	3304      	adds	r3, #4
 8009886:	2101      	movs	r1, #1
 8009888:	4618      	mov	r0, r3
 800988a:	f001 f81b 	bl	800a8c4 <RCCEx_PLLSAI1_Config>
 800988e:	4603      	mov	r3, r0
 8009890:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8009892:	7cfb      	ldrb	r3, [r7, #19]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d001      	beq.n	800989c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8009898:	7cfb      	ldrb	r3, [r7, #19]
 800989a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d04d      	beq.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80098ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80098b0:	d108      	bne.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80098b2:	4b1a      	ldr	r3, [pc, #104]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80098b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80098b8:	4a18      	ldr	r2, [pc, #96]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80098ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80098be:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80098c2:	e012      	b.n	80098ea <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80098c4:	4b15      	ldr	r3, [pc, #84]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80098c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80098ca:	4a14      	ldr	r2, [pc, #80]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80098cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80098d0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80098d4:	4b11      	ldr	r3, [pc, #68]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80098d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098da:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80098e2:	490e      	ldr	r1, [pc, #56]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80098e4:	4313      	orrs	r3, r2
 80098e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80098ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80098f2:	d106      	bne.n	8009902 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80098f4:	4b09      	ldr	r3, [pc, #36]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80098f6:	68db      	ldr	r3, [r3, #12]
 80098f8:	4a08      	ldr	r2, [pc, #32]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80098fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80098fe:	60d3      	str	r3, [r2, #12]
 8009900:	e020      	b.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009906:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800990a:	d109      	bne.n	8009920 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800990c:	4b03      	ldr	r3, [pc, #12]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800990e:	68db      	ldr	r3, [r3, #12]
 8009910:	4a02      	ldr	r2, [pc, #8]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009912:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009916:	60d3      	str	r3, [r2, #12]
 8009918:	e014      	b.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800991a:	bf00      	nop
 800991c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009924:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009928:	d10c      	bne.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	3304      	adds	r3, #4
 800992e:	2101      	movs	r1, #1
 8009930:	4618      	mov	r0, r3
 8009932:	f000 ffc7 	bl	800a8c4 <RCCEx_PLLSAI1_Config>
 8009936:	4603      	mov	r3, r0
 8009938:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800993a:	7cfb      	ldrb	r3, [r7, #19]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d001      	beq.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8009940:	7cfb      	ldrb	r3, [r7, #19]
 8009942:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800994c:	2b00      	cmp	r3, #0
 800994e:	d028      	beq.n	80099a2 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009950:	4b4a      	ldr	r3, [pc, #296]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009956:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800995e:	4947      	ldr	r1, [pc, #284]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009960:	4313      	orrs	r3, r2
 8009962:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800996a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800996e:	d106      	bne.n	800997e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009970:	4b42      	ldr	r3, [pc, #264]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009972:	68db      	ldr	r3, [r3, #12]
 8009974:	4a41      	ldr	r2, [pc, #260]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009976:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800997a:	60d3      	str	r3, [r2, #12]
 800997c:	e011      	b.n	80099a2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009982:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009986:	d10c      	bne.n	80099a2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	3304      	adds	r3, #4
 800998c:	2101      	movs	r1, #1
 800998e:	4618      	mov	r0, r3
 8009990:	f000 ff98 	bl	800a8c4 <RCCEx_PLLSAI1_Config>
 8009994:	4603      	mov	r3, r0
 8009996:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009998:	7cfb      	ldrb	r3, [r7, #19]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d001      	beq.n	80099a2 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800999e:	7cfb      	ldrb	r3, [r7, #19]
 80099a0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d01e      	beq.n	80099ec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80099ae:	4b33      	ldr	r3, [pc, #204]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80099b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099b4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80099be:	492f      	ldr	r1, [pc, #188]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80099c0:	4313      	orrs	r3, r2
 80099c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80099cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80099d0:	d10c      	bne.n	80099ec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	3304      	adds	r3, #4
 80099d6:	2102      	movs	r1, #2
 80099d8:	4618      	mov	r0, r3
 80099da:	f000 ff73 	bl	800a8c4 <RCCEx_PLLSAI1_Config>
 80099de:	4603      	mov	r3, r0
 80099e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80099e2:	7cfb      	ldrb	r3, [r7, #19]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d001      	beq.n	80099ec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80099e8:	7cfb      	ldrb	r3, [r7, #19]
 80099ea:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d00b      	beq.n	8009a10 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80099f8:	4b20      	ldr	r3, [pc, #128]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80099fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80099fe:	f023 0204 	bic.w	r2, r3, #4
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009a08:	491c      	ldr	r1, [pc, #112]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009a0a:	4313      	orrs	r3, r2
 8009a0c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d00b      	beq.n	8009a34 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8009a1c:	4b17      	ldr	r3, [pc, #92]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009a1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009a22:	f023 0218 	bic.w	r2, r3, #24
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a2c:	4913      	ldr	r1, [pc, #76]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009a2e:	4313      	orrs	r3, r2
 8009a30:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d017      	beq.n	8009a70 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8009a40:	4b0e      	ldr	r3, [pc, #56]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009a42:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009a46:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009a50:	490a      	ldr	r1, [pc, #40]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009a52:	4313      	orrs	r3, r2
 8009a54:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009a5e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009a62:	d105      	bne.n	8009a70 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009a64:	4b05      	ldr	r3, [pc, #20]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009a66:	68db      	ldr	r3, [r3, #12]
 8009a68:	4a04      	ldr	r2, [pc, #16]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009a6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009a6e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8009a70:	7cbb      	ldrb	r3, [r7, #18]
}
 8009a72:	4618      	mov	r0, r3
 8009a74:	3718      	adds	r7, #24
 8009a76:	46bd      	mov	sp, r7
 8009a78:	bd80      	pop	{r7, pc}
 8009a7a:	bf00      	nop
 8009a7c:	40021000 	.word	0x40021000

08009a80 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b088      	sub	sp, #32
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8009a88:	2300      	movs	r3, #0
 8009a8a:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009a92:	d13e      	bne.n	8009b12 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8009a94:	4bb6      	ldr	r3, [pc, #728]	; (8009d70 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009a9e:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009aa6:	d028      	beq.n	8009afa <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009aae:	f200 86f4 	bhi.w	800a89a <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ab8:	d005      	beq.n	8009ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ac0:	d00e      	beq.n	8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8009ac2:	f000 beea 	b.w	800a89a <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009ac6:	4baa      	ldr	r3, [pc, #680]	; (8009d70 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009acc:	f003 0302 	and.w	r3, r3, #2
 8009ad0:	2b02      	cmp	r3, #2
 8009ad2:	f040 86e4 	bne.w	800a89e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        frequency = LSE_VALUE;
 8009ad6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009ada:	61fb      	str	r3, [r7, #28]
      break;
 8009adc:	f000 bedf 	b.w	800a89e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8009ae0:	4ba3      	ldr	r3, [pc, #652]	; (8009d70 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009ae2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009ae6:	f003 0302 	and.w	r3, r3, #2
 8009aea:	2b02      	cmp	r3, #2
 8009aec:	f040 86d9 	bne.w	800a8a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          frequency = LSI_VALUE;
 8009af0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8009af4:	61fb      	str	r3, [r7, #28]
      break;
 8009af6:	f000 bed4 	b.w	800a8a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009afa:	4b9d      	ldr	r3, [pc, #628]	; (8009d70 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b02:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009b06:	f040 86ce 	bne.w	800a8a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
        frequency = HSE_VALUE / 32U;
 8009b0a:	4b9a      	ldr	r3, [pc, #616]	; (8009d74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8009b0c:	61fb      	str	r3, [r7, #28]
      break;
 8009b0e:	f000 beca 	b.w	800a8a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009b12:	4b97      	ldr	r3, [pc, #604]	; (8009d70 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009b14:	68db      	ldr	r3, [r3, #12]
 8009b16:	f003 0303 	and.w	r3, r3, #3
 8009b1a:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8009b1c:	693b      	ldr	r3, [r7, #16]
 8009b1e:	2b03      	cmp	r3, #3
 8009b20:	d036      	beq.n	8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8009b22:	693b      	ldr	r3, [r7, #16]
 8009b24:	2b03      	cmp	r3, #3
 8009b26:	d840      	bhi.n	8009baa <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	2b01      	cmp	r3, #1
 8009b2c:	d003      	beq.n	8009b36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	2b02      	cmp	r3, #2
 8009b32:	d020      	beq.n	8009b76 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8009b34:	e039      	b.n	8009baa <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8009b36:	4b8e      	ldr	r3, [pc, #568]	; (8009d70 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	f003 0302 	and.w	r3, r3, #2
 8009b3e:	2b02      	cmp	r3, #2
 8009b40:	d116      	bne.n	8009b70 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8009b42:	4b8b      	ldr	r3, [pc, #556]	; (8009d70 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	f003 0308 	and.w	r3, r3, #8
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d005      	beq.n	8009b5a <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8009b4e:	4b88      	ldr	r3, [pc, #544]	; (8009d70 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	091b      	lsrs	r3, r3, #4
 8009b54:	f003 030f 	and.w	r3, r3, #15
 8009b58:	e005      	b.n	8009b66 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8009b5a:	4b85      	ldr	r3, [pc, #532]	; (8009d70 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009b5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009b60:	0a1b      	lsrs	r3, r3, #8
 8009b62:	f003 030f 	and.w	r3, r3, #15
 8009b66:	4a84      	ldr	r2, [pc, #528]	; (8009d78 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009b68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b6c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8009b6e:	e01f      	b.n	8009bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8009b70:	2300      	movs	r3, #0
 8009b72:	61bb      	str	r3, [r7, #24]
      break;
 8009b74:	e01c      	b.n	8009bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009b76:	4b7e      	ldr	r3, [pc, #504]	; (8009d70 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009b82:	d102      	bne.n	8009b8a <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8009b84:	4b7d      	ldr	r3, [pc, #500]	; (8009d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8009b86:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8009b88:	e012      	b.n	8009bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	61bb      	str	r3, [r7, #24]
      break;
 8009b8e:	e00f      	b.n	8009bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009b90:	4b77      	ldr	r3, [pc, #476]	; (8009d70 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b98:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009b9c:	d102      	bne.n	8009ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8009b9e:	4b78      	ldr	r3, [pc, #480]	; (8009d80 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8009ba0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8009ba2:	e005      	b.n	8009bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	61bb      	str	r3, [r7, #24]
      break;
 8009ba8:	e002      	b.n	8009bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8009baa:	2300      	movs	r3, #0
 8009bac:	61bb      	str	r3, [r7, #24]
      break;
 8009bae:	bf00      	nop
    }

    switch(PeriphClk)
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009bb6:	f000 8606 	beq.w	800a7c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009bc0:	f200 8673 	bhi.w	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009bca:	f000 8469 	beq.w	800a4a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009bd4:	f200 8669 	bhi.w	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009bde:	f000 8531 	beq.w	800a644 <HAL_RCCEx_GetPeriphCLKFreq+0xbc4>
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009be8:	f200 865f 	bhi.w	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009bf2:	f000 8187 	beq.w	8009f04 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009bfc:	f200 8655 	bhi.w	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009c06:	f000 80cd 	beq.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009c10:	f200 864b 	bhi.w	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c1a:	f000 8430 	beq.w	800a47e <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c24:	f200 8641 	bhi.w	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009c2e:	f000 83e4 	beq.w	800a3fa <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009c38:	f200 8637 	bhi.w	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009c42:	f000 80af 	beq.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009c4c:	f200 862d 	bhi.w	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c56:	f000 809d 	beq.w	8009d94 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c60:	f200 8623 	bhi.w	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009c6a:	f000 808b 	beq.w	8009d84 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009c74:	f200 8619 	bhi.w	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009c7e:	f000 8554 	beq.w	800a72a <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009c88:	f200 860f 	bhi.w	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c92:	f000 8500 	beq.w	800a696 <HAL_RCCEx_GetPeriphCLKFreq+0xc16>
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c9c:	f200 8605 	bhi.w	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ca6:	f000 84a1 	beq.w	800a5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009cb0:	f200 85fb 	bhi.w	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2b80      	cmp	r3, #128	; 0x80
 8009cb8:	f000 846c 	beq.w	800a594 <HAL_RCCEx_GetPeriphCLKFreq+0xb14>
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2b80      	cmp	r3, #128	; 0x80
 8009cc0:	f200 85f3 	bhi.w	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	2b20      	cmp	r3, #32
 8009cc8:	d84c      	bhi.n	8009d64 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	f000 85ec 	beq.w	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	3b01      	subs	r3, #1
 8009cd6:	2b1f      	cmp	r3, #31
 8009cd8:	f200 85e7 	bhi.w	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8009cdc:	a201      	add	r2, pc, #4	; (adr r2, 8009ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8009cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ce2:	bf00      	nop
 8009ce4:	0800a0f9 	.word	0x0800a0f9
 8009ce8:	0800a167 	.word	0x0800a167
 8009cec:	0800a8ab 	.word	0x0800a8ab
 8009cf0:	0800a1fb 	.word	0x0800a1fb
 8009cf4:	0800a8ab 	.word	0x0800a8ab
 8009cf8:	0800a8ab 	.word	0x0800a8ab
 8009cfc:	0800a8ab 	.word	0x0800a8ab
 8009d00:	0800a273 	.word	0x0800a273
 8009d04:	0800a8ab 	.word	0x0800a8ab
 8009d08:	0800a8ab 	.word	0x0800a8ab
 8009d0c:	0800a8ab 	.word	0x0800a8ab
 8009d10:	0800a8ab 	.word	0x0800a8ab
 8009d14:	0800a8ab 	.word	0x0800a8ab
 8009d18:	0800a8ab 	.word	0x0800a8ab
 8009d1c:	0800a8ab 	.word	0x0800a8ab
 8009d20:	0800a2f7 	.word	0x0800a2f7
 8009d24:	0800a8ab 	.word	0x0800a8ab
 8009d28:	0800a8ab 	.word	0x0800a8ab
 8009d2c:	0800a8ab 	.word	0x0800a8ab
 8009d30:	0800a8ab 	.word	0x0800a8ab
 8009d34:	0800a8ab 	.word	0x0800a8ab
 8009d38:	0800a8ab 	.word	0x0800a8ab
 8009d3c:	0800a8ab 	.word	0x0800a8ab
 8009d40:	0800a8ab 	.word	0x0800a8ab
 8009d44:	0800a8ab 	.word	0x0800a8ab
 8009d48:	0800a8ab 	.word	0x0800a8ab
 8009d4c:	0800a8ab 	.word	0x0800a8ab
 8009d50:	0800a8ab 	.word	0x0800a8ab
 8009d54:	0800a8ab 	.word	0x0800a8ab
 8009d58:	0800a8ab 	.word	0x0800a8ab
 8009d5c:	0800a8ab 	.word	0x0800a8ab
 8009d60:	0800a379 	.word	0x0800a379
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2b40      	cmp	r3, #64	; 0x40
 8009d68:	f000 83e8 	beq.w	800a53c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8009d6c:	f000 bd9d 	b.w	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8009d70:	40021000 	.word	0x40021000
 8009d74:	0003d090 	.word	0x0003d090
 8009d78:	08019608 	.word	0x08019608
 8009d7c:	00f42400 	.word	0x00f42400
 8009d80:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8009d84:	69b9      	ldr	r1, [r7, #24]
 8009d86:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009d8a:	f000 ff83 	bl	800ac94 <RCCEx_GetSAIxPeriphCLKFreq>
 8009d8e:	61f8      	str	r0, [r7, #28]
      break;
 8009d90:	f000 bd8e 	b.w	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8009d94:	69b9      	ldr	r1, [r7, #24]
 8009d96:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8009d9a:	f000 ff7b 	bl	800ac94 <RCCEx_GetSAIxPeriphCLKFreq>
 8009d9e:	61f8      	str	r0, [r7, #28]
      break;
 8009da0:	f000 bd86 	b.w	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8009da4:	4b9a      	ldr	r3, [pc, #616]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009daa:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8009dae:	60fb      	str	r3, [r7, #12]
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8009db6:	d015      	beq.n	8009de4 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8009dbe:	f200 8092 	bhi.w	8009ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009dc8:	d029      	beq.n	8009e1e <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009dd0:	f200 8089 	bhi.w	8009ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d07b      	beq.n	8009ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009de0:	d04a      	beq.n	8009e78 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          break;
 8009de2:	e080      	b.n	8009ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8009de4:	4b8a      	ldr	r3, [pc, #552]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f003 0302 	and.w	r3, r3, #2
 8009dec:	2b02      	cmp	r3, #2
 8009dee:	d17d      	bne.n	8009eec <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8009df0:	4b87      	ldr	r3, [pc, #540]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	f003 0308 	and.w	r3, r3, #8
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d005      	beq.n	8009e08 <HAL_RCCEx_GetPeriphCLKFreq+0x388>
 8009dfc:	4b84      	ldr	r3, [pc, #528]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	091b      	lsrs	r3, r3, #4
 8009e02:	f003 030f 	and.w	r3, r3, #15
 8009e06:	e005      	b.n	8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 8009e08:	4b81      	ldr	r3, [pc, #516]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009e0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009e0e:	0a1b      	lsrs	r3, r3, #8
 8009e10:	f003 030f 	and.w	r3, r3, #15
 8009e14:	4a7f      	ldr	r2, [pc, #508]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8009e16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009e1a:	61fb      	str	r3, [r7, #28]
          break;
 8009e1c:	e066      	b.n	8009eec <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8009e1e:	4b7c      	ldr	r3, [pc, #496]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e26:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009e2a:	d162      	bne.n	8009ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8009e2c:	4b78      	ldr	r3, [pc, #480]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009e2e:	68db      	ldr	r3, [r3, #12]
 8009e30:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009e34:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e38:	d15b      	bne.n	8009ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8009e3a:	4b75      	ldr	r3, [pc, #468]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009e3c:	68db      	ldr	r3, [r3, #12]
 8009e3e:	0a1b      	lsrs	r3, r3, #8
 8009e40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009e44:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009e46:	69bb      	ldr	r3, [r7, #24]
 8009e48:	68ba      	ldr	r2, [r7, #8]
 8009e4a:	fb03 f202 	mul.w	r2, r3, r2
 8009e4e:	4b70      	ldr	r3, [pc, #448]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009e50:	68db      	ldr	r3, [r3, #12]
 8009e52:	091b      	lsrs	r3, r3, #4
 8009e54:	f003 030f 	and.w	r3, r3, #15
 8009e58:	3301      	adds	r3, #1
 8009e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e5e:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8009e60:	4b6b      	ldr	r3, [pc, #428]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009e62:	68db      	ldr	r3, [r3, #12]
 8009e64:	0d5b      	lsrs	r3, r3, #21
 8009e66:	f003 0303 	and.w	r3, r3, #3
 8009e6a:	3301      	adds	r3, #1
 8009e6c:	005b      	lsls	r3, r3, #1
 8009e6e:	69ba      	ldr	r2, [r7, #24]
 8009e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e74:	61fb      	str	r3, [r7, #28]
          break;
 8009e76:	e03c      	b.n	8009ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8009e78:	4b65      	ldr	r3, [pc, #404]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009e80:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009e84:	d138      	bne.n	8009ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8009e86:	4b62      	ldr	r3, [pc, #392]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009e88:	691b      	ldr	r3, [r3, #16]
 8009e8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009e8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e92:	d131      	bne.n	8009ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8009e94:	4b5e      	ldr	r3, [pc, #376]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009e96:	691b      	ldr	r3, [r3, #16]
 8009e98:	0a1b      	lsrs	r3, r3, #8
 8009e9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009e9e:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8009ea0:	69bb      	ldr	r3, [r7, #24]
 8009ea2:	68ba      	ldr	r2, [r7, #8]
 8009ea4:	fb03 f202 	mul.w	r2, r3, r2
 8009ea8:	4b59      	ldr	r3, [pc, #356]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009eaa:	691b      	ldr	r3, [r3, #16]
 8009eac:	091b      	lsrs	r3, r3, #4
 8009eae:	f003 030f 	and.w	r3, r3, #15
 8009eb2:	3301      	adds	r3, #1
 8009eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009eb8:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8009eba:	4b55      	ldr	r3, [pc, #340]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009ebc:	691b      	ldr	r3, [r3, #16]
 8009ebe:	0d5b      	lsrs	r3, r3, #21
 8009ec0:	f003 0303 	and.w	r3, r3, #3
 8009ec4:	3301      	adds	r3, #1
 8009ec6:	005b      	lsls	r3, r3, #1
 8009ec8:	69ba      	ldr	r2, [r7, #24]
 8009eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ece:	61fb      	str	r3, [r7, #28]
          break;
 8009ed0:	e012      	b.n	8009ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8009ed2:	4b4f      	ldr	r3, [pc, #316]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009ed4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009ed8:	f003 0302 	and.w	r3, r3, #2
 8009edc:	2b02      	cmp	r3, #2
 8009ede:	d10e      	bne.n	8009efe <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HSI48_VALUE;
 8009ee0:	4b4d      	ldr	r3, [pc, #308]	; (800a018 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8009ee2:	61fb      	str	r3, [r7, #28]
          break;
 8009ee4:	e00b      	b.n	8009efe <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 8009ee6:	bf00      	nop
 8009ee8:	f000 bce2 	b.w	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8009eec:	bf00      	nop
 8009eee:	f000 bcdf 	b.w	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8009ef2:	bf00      	nop
 8009ef4:	f000 bcdc 	b.w	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8009ef8:	bf00      	nop
 8009efa:	f000 bcd9 	b.w	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8009efe:	bf00      	nop
        break;
 8009f00:	f000 bcd6 	b.w	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8009f04:	4b42      	ldr	r3, [pc, #264]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009f06:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009f0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009f0e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009f12:	d13d      	bne.n	8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8009f14:	4b3e      	ldr	r3, [pc, #248]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f1c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009f20:	f040 84c5 	bne.w	800a8ae <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8009f24:	4b3a      	ldr	r3, [pc, #232]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009f26:	68db      	ldr	r3, [r3, #12]
 8009f28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009f2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f30:	f040 84bd 	bne.w	800a8ae <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8009f34:	4b36      	ldr	r3, [pc, #216]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009f36:	68db      	ldr	r3, [r3, #12]
 8009f38:	0a1b      	lsrs	r3, r3, #8
 8009f3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009f3e:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009f40:	69bb      	ldr	r3, [r7, #24]
 8009f42:	68ba      	ldr	r2, [r7, #8]
 8009f44:	fb03 f202 	mul.w	r2, r3, r2
 8009f48:	4b31      	ldr	r3, [pc, #196]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009f4a:	68db      	ldr	r3, [r3, #12]
 8009f4c:	091b      	lsrs	r3, r3, #4
 8009f4e:	f003 030f 	and.w	r3, r3, #15
 8009f52:	3301      	adds	r3, #1
 8009f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f58:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8009f5a:	4b2d      	ldr	r3, [pc, #180]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009f5c:	68db      	ldr	r3, [r3, #12]
 8009f5e:	0edb      	lsrs	r3, r3, #27
 8009f60:	f003 031f 	and.w	r3, r3, #31
 8009f64:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8009f66:	697b      	ldr	r3, [r7, #20]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d10a      	bne.n	8009f82 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8009f6c:	4b28      	ldr	r3, [pc, #160]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009f6e:	68db      	ldr	r3, [r3, #12]
 8009f70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d002      	beq.n	8009f7e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 17U;
 8009f78:	2311      	movs	r3, #17
 8009f7a:	617b      	str	r3, [r7, #20]
 8009f7c:	e001      	b.n	8009f82 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
                pllp = 7U;
 8009f7e:	2307      	movs	r3, #7
 8009f80:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8009f82:	69ba      	ldr	r2, [r7, #24]
 8009f84:	697b      	ldr	r3, [r7, #20]
 8009f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f8a:	61fb      	str	r3, [r7, #28]
      break;
 8009f8c:	f000 bc8f 	b.w	800a8ae <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8009f90:	4b1f      	ldr	r3, [pc, #124]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f96:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8009f9a:	60fb      	str	r3, [r7, #12]
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8009fa2:	d016      	beq.n	8009fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8009faa:	f200 809b 	bhi.w	800a0e4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009fb4:	d032      	beq.n	800a01c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009fbc:	f200 8092 	bhi.w	800a0e4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	f000 8084 	beq.w	800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009fce:	d052      	beq.n	800a076 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          break;
 8009fd0:	e088      	b.n	800a0e4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8009fd2:	4b0f      	ldr	r3, [pc, #60]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	f003 0302 	and.w	r3, r3, #2
 8009fda:	2b02      	cmp	r3, #2
 8009fdc:	f040 8084 	bne.w	800a0e8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8009fe0:	4b0b      	ldr	r3, [pc, #44]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f003 0308 	and.w	r3, r3, #8
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d005      	beq.n	8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8009fec:	4b08      	ldr	r3, [pc, #32]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	091b      	lsrs	r3, r3, #4
 8009ff2:	f003 030f 	and.w	r3, r3, #15
 8009ff6:	e005      	b.n	800a004 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
 8009ff8:	4b05      	ldr	r3, [pc, #20]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009ffa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009ffe:	0a1b      	lsrs	r3, r3, #8
 800a000:	f003 030f 	and.w	r3, r3, #15
 800a004:	4a03      	ldr	r2, [pc, #12]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a006:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a00a:	61fb      	str	r3, [r7, #28]
          break;
 800a00c:	e06c      	b.n	800a0e8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 800a00e:	bf00      	nop
 800a010:	40021000 	.word	0x40021000
 800a014:	08019608 	.word	0x08019608
 800a018:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800a01c:	4ba5      	ldr	r3, [pc, #660]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a024:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a028:	d160      	bne.n	800a0ec <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800a02a:	4ba2      	ldr	r3, [pc, #648]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a02c:	68db      	ldr	r3, [r3, #12]
 800a02e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a032:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a036:	d159      	bne.n	800a0ec <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800a038:	4b9e      	ldr	r3, [pc, #632]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a03a:	68db      	ldr	r3, [r3, #12]
 800a03c:	0a1b      	lsrs	r3, r3, #8
 800a03e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a042:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a044:	69bb      	ldr	r3, [r7, #24]
 800a046:	68ba      	ldr	r2, [r7, #8]
 800a048:	fb03 f202 	mul.w	r2, r3, r2
 800a04c:	4b99      	ldr	r3, [pc, #612]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a04e:	68db      	ldr	r3, [r3, #12]
 800a050:	091b      	lsrs	r3, r3, #4
 800a052:	f003 030f 	and.w	r3, r3, #15
 800a056:	3301      	adds	r3, #1
 800a058:	fbb2 f3f3 	udiv	r3, r2, r3
 800a05c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800a05e:	4b95      	ldr	r3, [pc, #596]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a060:	68db      	ldr	r3, [r3, #12]
 800a062:	0d5b      	lsrs	r3, r3, #21
 800a064:	f003 0303 	and.w	r3, r3, #3
 800a068:	3301      	adds	r3, #1
 800a06a:	005b      	lsls	r3, r3, #1
 800a06c:	69ba      	ldr	r2, [r7, #24]
 800a06e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a072:	61fb      	str	r3, [r7, #28]
          break;
 800a074:	e03a      	b.n	800a0ec <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800a076:	4b8f      	ldr	r3, [pc, #572]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a07e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a082:	d135      	bne.n	800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800a084:	4b8b      	ldr	r3, [pc, #556]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a086:	691b      	ldr	r3, [r3, #16]
 800a088:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a08c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a090:	d12e      	bne.n	800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800a092:	4b88      	ldr	r3, [pc, #544]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a094:	691b      	ldr	r3, [r3, #16]
 800a096:	0a1b      	lsrs	r3, r3, #8
 800a098:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a09c:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800a09e:	69bb      	ldr	r3, [r7, #24]
 800a0a0:	68ba      	ldr	r2, [r7, #8]
 800a0a2:	fb03 f202 	mul.w	r2, r3, r2
 800a0a6:	4b83      	ldr	r3, [pc, #524]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a0a8:	691b      	ldr	r3, [r3, #16]
 800a0aa:	091b      	lsrs	r3, r3, #4
 800a0ac:	f003 030f 	and.w	r3, r3, #15
 800a0b0:	3301      	adds	r3, #1
 800a0b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0b6:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800a0b8:	4b7e      	ldr	r3, [pc, #504]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a0ba:	691b      	ldr	r3, [r3, #16]
 800a0bc:	0d5b      	lsrs	r3, r3, #21
 800a0be:	f003 0303 	and.w	r3, r3, #3
 800a0c2:	3301      	adds	r3, #1
 800a0c4:	005b      	lsls	r3, r3, #1
 800a0c6:	69ba      	ldr	r2, [r7, #24]
 800a0c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0cc:	61fb      	str	r3, [r7, #28]
          break;
 800a0ce:	e00f      	b.n	800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800a0d0:	4b78      	ldr	r3, [pc, #480]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a0d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a0d6:	f003 0302 	and.w	r3, r3, #2
 800a0da:	2b02      	cmp	r3, #2
 800a0dc:	d10a      	bne.n	800a0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HSI48_VALUE;
 800a0de:	4b76      	ldr	r3, [pc, #472]	; (800a2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800a0e0:	61fb      	str	r3, [r7, #28]
          break;
 800a0e2:	e007      	b.n	800a0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 800a0e4:	bf00      	nop
 800a0e6:	e3e2      	b.n	800a8ae <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800a0e8:	bf00      	nop
 800a0ea:	e3e0      	b.n	800a8ae <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800a0ec:	bf00      	nop
 800a0ee:	e3de      	b.n	800a8ae <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800a0f0:	bf00      	nop
 800a0f2:	e3dc      	b.n	800a8ae <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800a0f4:	bf00      	nop
      break;
 800a0f6:	e3da      	b.n	800a8ae <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800a0f8:	4b6e      	ldr	r3, [pc, #440]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a0fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0fe:	f003 0303 	and.w	r3, r3, #3
 800a102:	60fb      	str	r3, [r7, #12]
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	2b03      	cmp	r3, #3
 800a108:	d827      	bhi.n	800a15a <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 800a10a:	a201      	add	r2, pc, #4	; (adr r2, 800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 800a10c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a110:	0800a121 	.word	0x0800a121
 800a114:	0800a129 	.word	0x0800a129
 800a118:	0800a131 	.word	0x0800a131
 800a11c:	0800a145 	.word	0x0800a145
          frequency = HAL_RCC_GetPCLK2Freq();
 800a120:	f7ff f87c 	bl	800921c <HAL_RCC_GetPCLK2Freq>
 800a124:	61f8      	str	r0, [r7, #28]
          break;
 800a126:	e01d      	b.n	800a164 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          frequency = HAL_RCC_GetSysClockFreq();
 800a128:	f7fe ffca 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 800a12c:	61f8      	str	r0, [r7, #28]
          break;
 800a12e:	e019      	b.n	800a164 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a130:	4b60      	ldr	r3, [pc, #384]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a138:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a13c:	d10f      	bne.n	800a15e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = HSI_VALUE;
 800a13e:	4b5f      	ldr	r3, [pc, #380]	; (800a2bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800a140:	61fb      	str	r3, [r7, #28]
          break;
 800a142:	e00c      	b.n	800a15e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a144:	4b5b      	ldr	r3, [pc, #364]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a146:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a14a:	f003 0302 	and.w	r3, r3, #2
 800a14e:	2b02      	cmp	r3, #2
 800a150:	d107      	bne.n	800a162 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
            frequency = LSE_VALUE;
 800a152:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a156:	61fb      	str	r3, [r7, #28]
          break;
 800a158:	e003      	b.n	800a162 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
          break;
 800a15a:	bf00      	nop
 800a15c:	e3a8      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a15e:	bf00      	nop
 800a160:	e3a6      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a162:	bf00      	nop
        break;
 800a164:	e3a4      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800a166:	4b53      	ldr	r3, [pc, #332]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a168:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a16c:	f003 030c 	and.w	r3, r3, #12
 800a170:	60fb      	str	r3, [r7, #12]
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	2b0c      	cmp	r3, #12
 800a176:	d83a      	bhi.n	800a1ee <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800a178:	a201      	add	r2, pc, #4	; (adr r2, 800a180 <HAL_RCCEx_GetPeriphCLKFreq+0x700>)
 800a17a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a17e:	bf00      	nop
 800a180:	0800a1b5 	.word	0x0800a1b5
 800a184:	0800a1ef 	.word	0x0800a1ef
 800a188:	0800a1ef 	.word	0x0800a1ef
 800a18c:	0800a1ef 	.word	0x0800a1ef
 800a190:	0800a1bd 	.word	0x0800a1bd
 800a194:	0800a1ef 	.word	0x0800a1ef
 800a198:	0800a1ef 	.word	0x0800a1ef
 800a19c:	0800a1ef 	.word	0x0800a1ef
 800a1a0:	0800a1c5 	.word	0x0800a1c5
 800a1a4:	0800a1ef 	.word	0x0800a1ef
 800a1a8:	0800a1ef 	.word	0x0800a1ef
 800a1ac:	0800a1ef 	.word	0x0800a1ef
 800a1b0:	0800a1d9 	.word	0x0800a1d9
          frequency = HAL_RCC_GetPCLK1Freq();
 800a1b4:	f7ff f81c 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800a1b8:	61f8      	str	r0, [r7, #28]
          break;
 800a1ba:	e01d      	b.n	800a1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = HAL_RCC_GetSysClockFreq();
 800a1bc:	f7fe ff80 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 800a1c0:	61f8      	str	r0, [r7, #28]
          break;
 800a1c2:	e019      	b.n	800a1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a1c4:	4b3b      	ldr	r3, [pc, #236]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a1cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a1d0:	d10f      	bne.n	800a1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = HSI_VALUE;
 800a1d2:	4b3a      	ldr	r3, [pc, #232]	; (800a2bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800a1d4:	61fb      	str	r3, [r7, #28]
          break;
 800a1d6:	e00c      	b.n	800a1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a1d8:	4b36      	ldr	r3, [pc, #216]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a1da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1de:	f003 0302 	and.w	r3, r3, #2
 800a1e2:	2b02      	cmp	r3, #2
 800a1e4:	d107      	bne.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
            frequency = LSE_VALUE;
 800a1e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a1ea:	61fb      	str	r3, [r7, #28]
          break;
 800a1ec:	e003      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
          break;
 800a1ee:	bf00      	nop
 800a1f0:	e35e      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a1f2:	bf00      	nop
 800a1f4:	e35c      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a1f6:	bf00      	nop
        break;
 800a1f8:	e35a      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800a1fa:	4b2e      	ldr	r3, [pc, #184]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a1fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a200:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a204:	60fb      	str	r3, [r7, #12]
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	2b30      	cmp	r3, #48	; 0x30
 800a20a:	d021      	beq.n	800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	2b30      	cmp	r3, #48	; 0x30
 800a210:	d829      	bhi.n	800a266 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	2b20      	cmp	r3, #32
 800a216:	d011      	beq.n	800a23c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	2b20      	cmp	r3, #32
 800a21c:	d823      	bhi.n	800a266 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d003      	beq.n	800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	2b10      	cmp	r3, #16
 800a228:	d004      	beq.n	800a234 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 800a22a:	e01c      	b.n	800a266 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a22c:	f7fe ffe0 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800a230:	61f8      	str	r0, [r7, #28]
          break;
 800a232:	e01d      	b.n	800a270 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          frequency = HAL_RCC_GetSysClockFreq();
 800a234:	f7fe ff44 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 800a238:	61f8      	str	r0, [r7, #28]
          break;
 800a23a:	e019      	b.n	800a270 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a23c:	4b1d      	ldr	r3, [pc, #116]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a244:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a248:	d10f      	bne.n	800a26a <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = HSI_VALUE;
 800a24a:	4b1c      	ldr	r3, [pc, #112]	; (800a2bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800a24c:	61fb      	str	r3, [r7, #28]
          break;
 800a24e:	e00c      	b.n	800a26a <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a250:	4b18      	ldr	r3, [pc, #96]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a252:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a256:	f003 0302 	and.w	r3, r3, #2
 800a25a:	2b02      	cmp	r3, #2
 800a25c:	d107      	bne.n	800a26e <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = LSE_VALUE;
 800a25e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a262:	61fb      	str	r3, [r7, #28]
          break;
 800a264:	e003      	b.n	800a26e <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 800a266:	bf00      	nop
 800a268:	e322      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a26a:	bf00      	nop
 800a26c:	e320      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a26e:	bf00      	nop
        break;
 800a270:	e31e      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800a272:	4b10      	ldr	r3, [pc, #64]	; (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a274:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a278:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a27c:	60fb      	str	r3, [r7, #12]
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	2bc0      	cmp	r3, #192	; 0xc0
 800a282:	d027      	beq.n	800a2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x854>
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	2bc0      	cmp	r3, #192	; 0xc0
 800a288:	d82f      	bhi.n	800a2ea <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	2b80      	cmp	r3, #128	; 0x80
 800a28e:	d017      	beq.n	800a2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	2b80      	cmp	r3, #128	; 0x80
 800a294:	d829      	bhi.n	800a2ea <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d003      	beq.n	800a2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x824>
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	2b40      	cmp	r3, #64	; 0x40
 800a2a0:	d004      	beq.n	800a2ac <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          break;
 800a2a2:	e022      	b.n	800a2ea <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a2a4:	f7fe ffa4 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800a2a8:	61f8      	str	r0, [r7, #28]
          break;
 800a2aa:	e023      	b.n	800a2f4 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
          frequency = HAL_RCC_GetSysClockFreq();
 800a2ac:	f7fe ff08 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 800a2b0:	61f8      	str	r0, [r7, #28]
          break;
 800a2b2:	e01f      	b.n	800a2f4 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
 800a2b4:	40021000 	.word	0x40021000
 800a2b8:	02dc6c00 	.word	0x02dc6c00
 800a2bc:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a2c0:	4b9b      	ldr	r3, [pc, #620]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a2c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a2cc:	d10f      	bne.n	800a2ee <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = HSI_VALUE;
 800a2ce:	4b99      	ldr	r3, [pc, #612]	; (800a534 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800a2d0:	61fb      	str	r3, [r7, #28]
          break;
 800a2d2:	e00c      	b.n	800a2ee <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a2d4:	4b96      	ldr	r3, [pc, #600]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a2d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a2da:	f003 0302 	and.w	r3, r3, #2
 800a2de:	2b02      	cmp	r3, #2
 800a2e0:	d107      	bne.n	800a2f2 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
            frequency = LSE_VALUE;
 800a2e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a2e6:	61fb      	str	r3, [r7, #28]
          break;
 800a2e8:	e003      	b.n	800a2f2 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
          break;
 800a2ea:	bf00      	nop
 800a2ec:	e2e0      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a2ee:	bf00      	nop
 800a2f0:	e2de      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a2f2:	bf00      	nop
        break;
 800a2f4:	e2dc      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800a2f6:	4b8e      	ldr	r3, [pc, #568]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a2f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a300:	60fb      	str	r3, [r7, #12]
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a308:	d025      	beq.n	800a356 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a310:	d82c      	bhi.n	800a36c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a318:	d013      	beq.n	800a342 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a320:	d824      	bhi.n	800a36c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d004      	beq.n	800a332 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a32e:	d004      	beq.n	800a33a <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 800a330:	e01c      	b.n	800a36c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a332:	f7fe ff5d 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800a336:	61f8      	str	r0, [r7, #28]
          break;
 800a338:	e01d      	b.n	800a376 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800a33a:	f7fe fec1 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 800a33e:	61f8      	str	r0, [r7, #28]
          break;
 800a340:	e019      	b.n	800a376 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a342:	4b7b      	ldr	r3, [pc, #492]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a34a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a34e:	d10f      	bne.n	800a370 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 800a350:	4b78      	ldr	r3, [pc, #480]	; (800a534 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800a352:	61fb      	str	r3, [r7, #28]
          break;
 800a354:	e00c      	b.n	800a370 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a356:	4b76      	ldr	r3, [pc, #472]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a358:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a35c:	f003 0302 	and.w	r3, r3, #2
 800a360:	2b02      	cmp	r3, #2
 800a362:	d107      	bne.n	800a374 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
            frequency = LSE_VALUE;
 800a364:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a368:	61fb      	str	r3, [r7, #28]
          break;
 800a36a:	e003      	b.n	800a374 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
          break;
 800a36c:	bf00      	nop
 800a36e:	e29f      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a370:	bf00      	nop
 800a372:	e29d      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a374:	bf00      	nop
        break;
 800a376:	e29b      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800a378:	4b6d      	ldr	r3, [pc, #436]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a37a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a37e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a382:	60fb      	str	r3, [r7, #12]
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a38a:	d025      	beq.n	800a3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a392:	d82c      	bhi.n	800a3ee <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a39a:	d013      	beq.n	800a3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a3a2:	d824      	bhi.n	800a3ee <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d004      	beq.n	800a3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3b0:	d004      	beq.n	800a3bc <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
          break;
 800a3b2:	e01c      	b.n	800a3ee <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a3b4:	f7fe ff1c 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800a3b8:	61f8      	str	r0, [r7, #28]
          break;
 800a3ba:	e01d      	b.n	800a3f8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = HAL_RCC_GetSysClockFreq();
 800a3bc:	f7fe fe80 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 800a3c0:	61f8      	str	r0, [r7, #28]
          break;
 800a3c2:	e019      	b.n	800a3f8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a3c4:	4b5a      	ldr	r3, [pc, #360]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a3cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3d0:	d10f      	bne.n	800a3f2 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = HSI_VALUE;
 800a3d2:	4b58      	ldr	r3, [pc, #352]	; (800a534 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800a3d4:	61fb      	str	r3, [r7, #28]
          break;
 800a3d6:	e00c      	b.n	800a3f2 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a3d8:	4b55      	ldr	r3, [pc, #340]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a3da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a3de:	f003 0302 	and.w	r3, r3, #2
 800a3e2:	2b02      	cmp	r3, #2
 800a3e4:	d107      	bne.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
            frequency = LSE_VALUE;
 800a3e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a3ea:	61fb      	str	r3, [r7, #28]
          break;
 800a3ec:	e003      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
          break;
 800a3ee:	bf00      	nop
 800a3f0:	e25e      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a3f2:	bf00      	nop
 800a3f4:	e25c      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a3f6:	bf00      	nop
        break;
 800a3f8:	e25a      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800a3fa:	4b4d      	ldr	r3, [pc, #308]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a3fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a400:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a404:	60fb      	str	r3, [r7, #12]
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a40c:	d007      	beq.n	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a414:	d12f      	bne.n	800a476 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800a416:	f7fe fe53 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 800a41a:	61f8      	str	r0, [r7, #28]
          break;
 800a41c:	e02e      	b.n	800a47c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800a41e:	4b44      	ldr	r3, [pc, #272]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a426:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a42a:	d126      	bne.n	800a47a <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 800a42c:	4b40      	ldr	r3, [pc, #256]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a42e:	691b      	ldr	r3, [r3, #16]
 800a430:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a434:	2b00      	cmp	r3, #0
 800a436:	d020      	beq.n	800a47a <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800a438:	4b3d      	ldr	r3, [pc, #244]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a43a:	691b      	ldr	r3, [r3, #16]
 800a43c:	0a1b      	lsrs	r3, r3, #8
 800a43e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a442:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800a444:	69bb      	ldr	r3, [r7, #24]
 800a446:	68ba      	ldr	r2, [r7, #8]
 800a448:	fb03 f202 	mul.w	r2, r3, r2
 800a44c:	4b38      	ldr	r3, [pc, #224]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a44e:	691b      	ldr	r3, [r3, #16]
 800a450:	091b      	lsrs	r3, r3, #4
 800a452:	f003 030f 	and.w	r3, r3, #15
 800a456:	3301      	adds	r3, #1
 800a458:	fbb2 f3f3 	udiv	r3, r2, r3
 800a45c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800a45e:	4b34      	ldr	r3, [pc, #208]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a460:	691b      	ldr	r3, [r3, #16]
 800a462:	0e5b      	lsrs	r3, r3, #25
 800a464:	f003 0303 	and.w	r3, r3, #3
 800a468:	3301      	adds	r3, #1
 800a46a:	005b      	lsls	r3, r3, #1
 800a46c:	69ba      	ldr	r2, [r7, #24]
 800a46e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a472:	61fb      	str	r3, [r7, #28]
          break;
 800a474:	e001      	b.n	800a47a <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
          break;
 800a476:	bf00      	nop
 800a478:	e21a      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a47a:	bf00      	nop
        break;
 800a47c:	e218      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800a47e:	4b2c      	ldr	r3, [pc, #176]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a480:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a484:	f003 0304 	and.w	r3, r3, #4
 800a488:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d103      	bne.n	800a498 <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetPCLK2Freq();
 800a490:	f7fe fec4 	bl	800921c <HAL_RCC_GetPCLK2Freq>
 800a494:	61f8      	str	r0, [r7, #28]
        break;
 800a496:	e20b      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          frequency = HAL_RCC_GetSysClockFreq();
 800a498:	f7fe fe12 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 800a49c:	61f8      	str	r0, [r7, #28]
        break;
 800a49e:	e207      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 800a4a0:	4b23      	ldr	r3, [pc, #140]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a4a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a4a6:	f003 0318 	and.w	r3, r3, #24
 800a4aa:	60fb      	str	r3, [r7, #12]
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	2b10      	cmp	r3, #16
 800a4b0:	d010      	beq.n	800a4d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa54>
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	2b10      	cmp	r3, #16
 800a4b6:	d834      	bhi.n	800a522 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d003      	beq.n	800a4c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	2b08      	cmp	r3, #8
 800a4c2:	d024      	beq.n	800a50e <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
          break;
 800a4c4:	e02d      	b.n	800a522 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800a4c6:	69b9      	ldr	r1, [r7, #24]
 800a4c8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a4cc:	f000 fbe2 	bl	800ac94 <RCCEx_GetSAIxPeriphCLKFreq>
 800a4d0:	61f8      	str	r0, [r7, #28]
          break;
 800a4d2:	e02b      	b.n	800a52c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800a4d4:	4b16      	ldr	r3, [pc, #88]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	f003 0302 	and.w	r3, r3, #2
 800a4dc:	2b02      	cmp	r3, #2
 800a4de:	d122      	bne.n	800a526 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800a4e0:	4b13      	ldr	r3, [pc, #76]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f003 0308 	and.w	r3, r3, #8
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d005      	beq.n	800a4f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 800a4ec:	4b10      	ldr	r3, [pc, #64]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	091b      	lsrs	r3, r3, #4
 800a4f2:	f003 030f 	and.w	r3, r3, #15
 800a4f6:	e005      	b.n	800a504 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>
 800a4f8:	4b0d      	ldr	r3, [pc, #52]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a4fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a4fe:	0a1b      	lsrs	r3, r3, #8
 800a500:	f003 030f 	and.w	r3, r3, #15
 800a504:	4a0c      	ldr	r2, [pc, #48]	; (800a538 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800a506:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a50a:	61fb      	str	r3, [r7, #28]
          break;
 800a50c:	e00b      	b.n	800a526 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a50e:	4b08      	ldr	r3, [pc, #32]	; (800a530 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a516:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a51a:	d106      	bne.n	800a52a <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 800a51c:	4b05      	ldr	r3, [pc, #20]	; (800a534 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800a51e:	61fb      	str	r3, [r7, #28]
          break;
 800a520:	e003      	b.n	800a52a <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          break;
 800a522:	bf00      	nop
 800a524:	e1c4      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a526:	bf00      	nop
 800a528:	e1c2      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a52a:	bf00      	nop
        break;
 800a52c:	e1c0      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 800a52e:	bf00      	nop
 800a530:	40021000 	.word	0x40021000
 800a534:	00f42400 	.word	0x00f42400
 800a538:	08019608 	.word	0x08019608
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800a53c:	4b96      	ldr	r3, [pc, #600]	; (800a798 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800a53e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a542:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a546:	60fb      	str	r3, [r7, #12]
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a54e:	d013      	beq.n	800a578 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a556:	d819      	bhi.n	800a58c <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d004      	beq.n	800a568 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a564:	d004      	beq.n	800a570 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>
          break;
 800a566:	e011      	b.n	800a58c <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a568:	f7fe fe42 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800a56c:	61f8      	str	r0, [r7, #28]
          break;
 800a56e:	e010      	b.n	800a592 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          frequency = HAL_RCC_GetSysClockFreq();
 800a570:	f7fe fda6 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 800a574:	61f8      	str	r0, [r7, #28]
          break;
 800a576:	e00c      	b.n	800a592 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a578:	4b87      	ldr	r3, [pc, #540]	; (800a798 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a580:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a584:	d104      	bne.n	800a590 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
            frequency = HSI_VALUE;
 800a586:	4b85      	ldr	r3, [pc, #532]	; (800a79c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800a588:	61fb      	str	r3, [r7, #28]
          break;
 800a58a:	e001      	b.n	800a590 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
          break;
 800a58c:	bf00      	nop
 800a58e:	e18f      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a590:	bf00      	nop
        break;
 800a592:	e18d      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800a594:	4b80      	ldr	r3, [pc, #512]	; (800a798 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800a596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a59a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a59e:	60fb      	str	r3, [r7, #12]
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a5a6:	d013      	beq.n	800a5d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a5ae:	d819      	bhi.n	800a5e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d004      	beq.n	800a5c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a5bc:	d004      	beq.n	800a5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 800a5be:	e011      	b.n	800a5e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a5c0:	f7fe fe16 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800a5c4:	61f8      	str	r0, [r7, #28]
          break;
 800a5c6:	e010      	b.n	800a5ea <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetSysClockFreq();
 800a5c8:	f7fe fd7a 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 800a5cc:	61f8      	str	r0, [r7, #28]
          break;
 800a5ce:	e00c      	b.n	800a5ea <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a5d0:	4b71      	ldr	r3, [pc, #452]	; (800a798 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a5d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a5dc:	d104      	bne.n	800a5e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
            frequency = HSI_VALUE;
 800a5de:	4b6f      	ldr	r3, [pc, #444]	; (800a79c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800a5e0:	61fb      	str	r3, [r7, #28]
          break;
 800a5e2:	e001      	b.n	800a5e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          break;
 800a5e4:	bf00      	nop
 800a5e6:	e163      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a5e8:	bf00      	nop
        break;
 800a5ea:	e161      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800a5ec:	4b6a      	ldr	r3, [pc, #424]	; (800a798 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800a5ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5f2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a5f6:	60fb      	str	r3, [r7, #12]
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a5fe:	d013      	beq.n	800a628 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a606:	d819      	bhi.n	800a63c <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d004      	beq.n	800a618 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a614:	d004      	beq.n	800a620 <HAL_RCCEx_GetPeriphCLKFreq+0xba0>
          break;
 800a616:	e011      	b.n	800a63c <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a618:	f7fe fdea 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800a61c:	61f8      	str	r0, [r7, #28]
          break;
 800a61e:	e010      	b.n	800a642 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          frequency = HAL_RCC_GetSysClockFreq();
 800a620:	f7fe fd4e 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 800a624:	61f8      	str	r0, [r7, #28]
          break;
 800a626:	e00c      	b.n	800a642 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a628:	4b5b      	ldr	r3, [pc, #364]	; (800a798 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a630:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a634:	d104      	bne.n	800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
            frequency = HSI_VALUE;
 800a636:	4b59      	ldr	r3, [pc, #356]	; (800a79c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800a638:	61fb      	str	r3, [r7, #28]
          break;
 800a63a:	e001      	b.n	800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
          break;
 800a63c:	bf00      	nop
 800a63e:	e137      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a640:	bf00      	nop
        break;
 800a642:	e135      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800a644:	4b54      	ldr	r3, [pc, #336]	; (800a798 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800a646:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a64a:	f003 0303 	and.w	r3, r3, #3
 800a64e:	60fb      	str	r3, [r7, #12]
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	2b02      	cmp	r3, #2
 800a654:	d011      	beq.n	800a67a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	2b02      	cmp	r3, #2
 800a65a:	d818      	bhi.n	800a68e <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d003      	beq.n	800a66a <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	2b01      	cmp	r3, #1
 800a666:	d004      	beq.n	800a672 <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
          break;
 800a668:	e011      	b.n	800a68e <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a66a:	f7fe fdc1 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800a66e:	61f8      	str	r0, [r7, #28]
          break;
 800a670:	e010      	b.n	800a694 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = HAL_RCC_GetSysClockFreq();
 800a672:	f7fe fd25 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 800a676:	61f8      	str	r0, [r7, #28]
          break;
 800a678:	e00c      	b.n	800a694 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a67a:	4b47      	ldr	r3, [pc, #284]	; (800a798 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a682:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a686:	d104      	bne.n	800a692 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
            frequency = HSI_VALUE;
 800a688:	4b44      	ldr	r3, [pc, #272]	; (800a79c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800a68a:	61fb      	str	r3, [r7, #28]
          break;
 800a68c:	e001      	b.n	800a692 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
          break;
 800a68e:	bf00      	nop
 800a690:	e10e      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a692:	bf00      	nop
        break;
 800a694:	e10c      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800a696:	4b40      	ldr	r3, [pc, #256]	; (800a798 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800a698:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a69c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800a6a0:	60fb      	str	r3, [r7, #12]
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a6a8:	d02c      	beq.n	800a704 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a6b0:	d833      	bhi.n	800a71a <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a6b8:	d01a      	beq.n	800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xc70>
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a6c0:	d82b      	bhi.n	800a71a <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d004      	beq.n	800a6d2 <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a6ce:	d004      	beq.n	800a6da <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
          break;
 800a6d0:	e023      	b.n	800a71a <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a6d2:	f7fe fd8d 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800a6d6:	61f8      	str	r0, [r7, #28]
          break;
 800a6d8:	e026      	b.n	800a728 <HAL_RCCEx_GetPeriphCLKFreq+0xca8>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800a6da:	4b2f      	ldr	r3, [pc, #188]	; (800a798 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800a6dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a6e0:	f003 0302 	and.w	r3, r3, #2
 800a6e4:	2b02      	cmp	r3, #2
 800a6e6:	d11a      	bne.n	800a71e <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
              frequency = LSI_VALUE;
 800a6e8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800a6ec:	61fb      	str	r3, [r7, #28]
          break;
 800a6ee:	e016      	b.n	800a71e <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a6f0:	4b29      	ldr	r3, [pc, #164]	; (800a798 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a6f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a6fc:	d111      	bne.n	800a722 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = HSI_VALUE;
 800a6fe:	4b27      	ldr	r3, [pc, #156]	; (800a79c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800a700:	61fb      	str	r3, [r7, #28]
          break;
 800a702:	e00e      	b.n	800a722 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a704:	4b24      	ldr	r3, [pc, #144]	; (800a798 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800a706:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a70a:	f003 0302 	and.w	r3, r3, #2
 800a70e:	2b02      	cmp	r3, #2
 800a710:	d109      	bne.n	800a726 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
            frequency = LSE_VALUE;
 800a712:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a716:	61fb      	str	r3, [r7, #28]
          break;
 800a718:	e005      	b.n	800a726 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
          break;
 800a71a:	bf00      	nop
 800a71c:	e0c8      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a71e:	bf00      	nop
 800a720:	e0c6      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a722:	bf00      	nop
 800a724:	e0c4      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a726:	bf00      	nop
        break;
 800a728:	e0c2      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800a72a:	4b1b      	ldr	r3, [pc, #108]	; (800a798 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800a72c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a730:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800a734:	60fb      	str	r3, [r7, #12]
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a73c:	d030      	beq.n	800a7a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a744:	d837      	bhi.n	800a7b6 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a74c:	d01a      	beq.n	800a784 <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a754:	d82f      	bhi.n	800a7b6 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d004      	beq.n	800a766 <HAL_RCCEx_GetPeriphCLKFreq+0xce6>
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a762:	d004      	beq.n	800a76e <HAL_RCCEx_GetPeriphCLKFreq+0xcee>
          break;
 800a764:	e027      	b.n	800a7b6 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a766:	f7fe fd43 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800a76a:	61f8      	str	r0, [r7, #28]
          break;
 800a76c:	e02a      	b.n	800a7c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800a76e:	4b0a      	ldr	r3, [pc, #40]	; (800a798 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800a770:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a774:	f003 0302 	and.w	r3, r3, #2
 800a778:	2b02      	cmp	r3, #2
 800a77a:	d11e      	bne.n	800a7ba <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
              frequency = LSI_VALUE;
 800a77c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800a780:	61fb      	str	r3, [r7, #28]
          break;
 800a782:	e01a      	b.n	800a7ba <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a784:	4b04      	ldr	r3, [pc, #16]	; (800a798 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a78c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a790:	d115      	bne.n	800a7be <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = HSI_VALUE;
 800a792:	4b02      	ldr	r3, [pc, #8]	; (800a79c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800a794:	61fb      	str	r3, [r7, #28]
          break;
 800a796:	e012      	b.n	800a7be <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 800a798:	40021000 	.word	0x40021000
 800a79c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a7a0:	4b46      	ldr	r3, [pc, #280]	; (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800a7a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a7a6:	f003 0302 	and.w	r3, r3, #2
 800a7aa:	2b02      	cmp	r3, #2
 800a7ac:	d109      	bne.n	800a7c2 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
            frequency = LSE_VALUE;
 800a7ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a7b2:	61fb      	str	r3, [r7, #28]
          break;
 800a7b4:	e005      	b.n	800a7c2 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
          break;
 800a7b6:	bf00      	nop
 800a7b8:	e07a      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a7ba:	bf00      	nop
 800a7bc:	e078      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a7be:	bf00      	nop
 800a7c0:	e076      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a7c2:	bf00      	nop
        break;
 800a7c4:	e074      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800a7c6:	4b3d      	ldr	r3, [pc, #244]	; (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800a7c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a7cc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800a7d0:	60fb      	str	r3, [r7, #12]
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a7d8:	d02c      	beq.n	800a834 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a7e0:	d855      	bhi.n	800a88e <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d004      	beq.n	800a7f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a7ee:	d004      	beq.n	800a7fa <HAL_RCCEx_GetPeriphCLKFreq+0xd7a>
          break;
 800a7f0:	e04d      	b.n	800a88e <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          frequency = HAL_RCC_GetSysClockFreq();
 800a7f2:	f7fe fc65 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 800a7f6:	61f8      	str	r0, [r7, #28]
          break;
 800a7f8:	e04e      	b.n	800a898 <HAL_RCCEx_GetPeriphCLKFreq+0xe18>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800a7fa:	4b30      	ldr	r3, [pc, #192]	; (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	f003 0302 	and.w	r3, r3, #2
 800a802:	2b02      	cmp	r3, #2
 800a804:	d145      	bne.n	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800a806:	4b2d      	ldr	r3, [pc, #180]	; (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f003 0308 	and.w	r3, r3, #8
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d005      	beq.n	800a81e <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 800a812:	4b2a      	ldr	r3, [pc, #168]	; (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	091b      	lsrs	r3, r3, #4
 800a818:	f003 030f 	and.w	r3, r3, #15
 800a81c:	e005      	b.n	800a82a <HAL_RCCEx_GetPeriphCLKFreq+0xdaa>
 800a81e:	4b27      	ldr	r3, [pc, #156]	; (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800a820:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a824:	0a1b      	lsrs	r3, r3, #8
 800a826:	f003 030f 	and.w	r3, r3, #15
 800a82a:	4a25      	ldr	r2, [pc, #148]	; (800a8c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>)
 800a82c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a830:	61fb      	str	r3, [r7, #28]
          break;
 800a832:	e02e      	b.n	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800a834:	4b21      	ldr	r3, [pc, #132]	; (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a83c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a840:	d129      	bne.n	800a896 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800a842:	4b1e      	ldr	r3, [pc, #120]	; (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800a844:	68db      	ldr	r3, [r3, #12]
 800a846:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a84a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a84e:	d122      	bne.n	800a896 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800a850:	4b1a      	ldr	r3, [pc, #104]	; (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800a852:	68db      	ldr	r3, [r3, #12]
 800a854:	0a1b      	lsrs	r3, r3, #8
 800a856:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a85a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a85c:	69bb      	ldr	r3, [r7, #24]
 800a85e:	68ba      	ldr	r2, [r7, #8]
 800a860:	fb03 f202 	mul.w	r2, r3, r2
 800a864:	4b15      	ldr	r3, [pc, #84]	; (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800a866:	68db      	ldr	r3, [r3, #12]
 800a868:	091b      	lsrs	r3, r3, #4
 800a86a:	f003 030f 	and.w	r3, r3, #15
 800a86e:	3301      	adds	r3, #1
 800a870:	fbb2 f3f3 	udiv	r3, r2, r3
 800a874:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800a876:	4b11      	ldr	r3, [pc, #68]	; (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800a878:	68db      	ldr	r3, [r3, #12]
 800a87a:	0d5b      	lsrs	r3, r3, #21
 800a87c:	f003 0303 	and.w	r3, r3, #3
 800a880:	3301      	adds	r3, #1
 800a882:	005b      	lsls	r3, r3, #1
 800a884:	69ba      	ldr	r2, [r7, #24]
 800a886:	fbb2 f3f3 	udiv	r3, r2, r3
 800a88a:	61fb      	str	r3, [r7, #28]
          break;
 800a88c:	e003      	b.n	800a896 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          break;
 800a88e:	bf00      	nop
 800a890:	e00e      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a892:	bf00      	nop
 800a894:	e00c      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a896:	bf00      	nop
        break;
 800a898:	e00a      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800a89a:	bf00      	nop
 800a89c:	e008      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800a89e:	bf00      	nop
 800a8a0:	e006      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800a8a2:	bf00      	nop
 800a8a4:	e004      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800a8a6:	bf00      	nop
 800a8a8:	e002      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800a8aa:	bf00      	nop
 800a8ac:	e000      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800a8ae:	bf00      	nop
    }
  }

  return(frequency);
 800a8b0:	69fb      	ldr	r3, [r7, #28]
}
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	3720      	adds	r7, #32
 800a8b6:	46bd      	mov	sp, r7
 800a8b8:	bd80      	pop	{r7, pc}
 800a8ba:	bf00      	nop
 800a8bc:	40021000 	.word	0x40021000
 800a8c0:	08019608 	.word	0x08019608

0800a8c4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b084      	sub	sp, #16
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
 800a8cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a8d2:	4b72      	ldr	r3, [pc, #456]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800a8d4:	68db      	ldr	r3, [r3, #12]
 800a8d6:	f003 0303 	and.w	r3, r3, #3
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d00e      	beq.n	800a8fc <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a8de:	4b6f      	ldr	r3, [pc, #444]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800a8e0:	68db      	ldr	r3, [r3, #12]
 800a8e2:	f003 0203 	and.w	r2, r3, #3
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	429a      	cmp	r2, r3
 800a8ec:	d103      	bne.n	800a8f6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
       ||
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d142      	bne.n	800a97c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	73fb      	strb	r3, [r7, #15]
 800a8fa:	e03f      	b.n	800a97c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	2b03      	cmp	r3, #3
 800a902:	d018      	beq.n	800a936 <RCCEx_PLLSAI1_Config+0x72>
 800a904:	2b03      	cmp	r3, #3
 800a906:	d825      	bhi.n	800a954 <RCCEx_PLLSAI1_Config+0x90>
 800a908:	2b01      	cmp	r3, #1
 800a90a:	d002      	beq.n	800a912 <RCCEx_PLLSAI1_Config+0x4e>
 800a90c:	2b02      	cmp	r3, #2
 800a90e:	d009      	beq.n	800a924 <RCCEx_PLLSAI1_Config+0x60>
 800a910:	e020      	b.n	800a954 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a912:	4b62      	ldr	r3, [pc, #392]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f003 0302 	and.w	r3, r3, #2
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d11d      	bne.n	800a95a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800a91e:	2301      	movs	r3, #1
 800a920:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a922:	e01a      	b.n	800a95a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a924:	4b5d      	ldr	r3, [pc, #372]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d116      	bne.n	800a95e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800a930:	2301      	movs	r3, #1
 800a932:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a934:	e013      	b.n	800a95e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a936:	4b59      	ldr	r3, [pc, #356]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d10f      	bne.n	800a962 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a942:	4b56      	ldr	r3, [pc, #344]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d109      	bne.n	800a962 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800a94e:	2301      	movs	r3, #1
 800a950:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a952:	e006      	b.n	800a962 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800a954:	2301      	movs	r3, #1
 800a956:	73fb      	strb	r3, [r7, #15]
      break;
 800a958:	e004      	b.n	800a964 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800a95a:	bf00      	nop
 800a95c:	e002      	b.n	800a964 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800a95e:	bf00      	nop
 800a960:	e000      	b.n	800a964 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800a962:	bf00      	nop
    }

    if(status == HAL_OK)
 800a964:	7bfb      	ldrb	r3, [r7, #15]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d108      	bne.n	800a97c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800a96a:	4b4c      	ldr	r3, [pc, #304]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800a96c:	68db      	ldr	r3, [r3, #12]
 800a96e:	f023 0203 	bic.w	r2, r3, #3
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	4949      	ldr	r1, [pc, #292]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800a978:	4313      	orrs	r3, r2
 800a97a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800a97c:	7bfb      	ldrb	r3, [r7, #15]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	f040 8086 	bne.w	800aa90 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800a984:	4b45      	ldr	r3, [pc, #276]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	4a44      	ldr	r2, [pc, #272]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800a98a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a98e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a990:	f7fa fd2a 	bl	80053e8 <HAL_GetTick>
 800a994:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a996:	e009      	b.n	800a9ac <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a998:	f7fa fd26 	bl	80053e8 <HAL_GetTick>
 800a99c:	4602      	mov	r2, r0
 800a99e:	68bb      	ldr	r3, [r7, #8]
 800a9a0:	1ad3      	subs	r3, r2, r3
 800a9a2:	2b02      	cmp	r3, #2
 800a9a4:	d902      	bls.n	800a9ac <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800a9a6:	2303      	movs	r3, #3
 800a9a8:	73fb      	strb	r3, [r7, #15]
        break;
 800a9aa:	e005      	b.n	800a9b8 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a9ac:	4b3b      	ldr	r3, [pc, #236]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d1ef      	bne.n	800a998 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800a9b8:	7bfb      	ldrb	r3, [r7, #15]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d168      	bne.n	800aa90 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d113      	bne.n	800a9ec <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a9c4:	4b35      	ldr	r3, [pc, #212]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800a9c6:	691a      	ldr	r2, [r3, #16]
 800a9c8:	4b35      	ldr	r3, [pc, #212]	; (800aaa0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a9ca:	4013      	ands	r3, r2
 800a9cc:	687a      	ldr	r2, [r7, #4]
 800a9ce:	6892      	ldr	r2, [r2, #8]
 800a9d0:	0211      	lsls	r1, r2, #8
 800a9d2:	687a      	ldr	r2, [r7, #4]
 800a9d4:	68d2      	ldr	r2, [r2, #12]
 800a9d6:	06d2      	lsls	r2, r2, #27
 800a9d8:	4311      	orrs	r1, r2
 800a9da:	687a      	ldr	r2, [r7, #4]
 800a9dc:	6852      	ldr	r2, [r2, #4]
 800a9de:	3a01      	subs	r2, #1
 800a9e0:	0112      	lsls	r2, r2, #4
 800a9e2:	430a      	orrs	r2, r1
 800a9e4:	492d      	ldr	r1, [pc, #180]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800a9e6:	4313      	orrs	r3, r2
 800a9e8:	610b      	str	r3, [r1, #16]
 800a9ea:	e02d      	b.n	800aa48 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	2b01      	cmp	r3, #1
 800a9f0:	d115      	bne.n	800aa1e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a9f2:	4b2a      	ldr	r3, [pc, #168]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800a9f4:	691a      	ldr	r2, [r3, #16]
 800a9f6:	4b2b      	ldr	r3, [pc, #172]	; (800aaa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a9f8:	4013      	ands	r3, r2
 800a9fa:	687a      	ldr	r2, [r7, #4]
 800a9fc:	6892      	ldr	r2, [r2, #8]
 800a9fe:	0211      	lsls	r1, r2, #8
 800aa00:	687a      	ldr	r2, [r7, #4]
 800aa02:	6912      	ldr	r2, [r2, #16]
 800aa04:	0852      	lsrs	r2, r2, #1
 800aa06:	3a01      	subs	r2, #1
 800aa08:	0552      	lsls	r2, r2, #21
 800aa0a:	4311      	orrs	r1, r2
 800aa0c:	687a      	ldr	r2, [r7, #4]
 800aa0e:	6852      	ldr	r2, [r2, #4]
 800aa10:	3a01      	subs	r2, #1
 800aa12:	0112      	lsls	r2, r2, #4
 800aa14:	430a      	orrs	r2, r1
 800aa16:	4921      	ldr	r1, [pc, #132]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800aa18:	4313      	orrs	r3, r2
 800aa1a:	610b      	str	r3, [r1, #16]
 800aa1c:	e014      	b.n	800aa48 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800aa1e:	4b1f      	ldr	r3, [pc, #124]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800aa20:	691a      	ldr	r2, [r3, #16]
 800aa22:	4b21      	ldr	r3, [pc, #132]	; (800aaa8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800aa24:	4013      	ands	r3, r2
 800aa26:	687a      	ldr	r2, [r7, #4]
 800aa28:	6892      	ldr	r2, [r2, #8]
 800aa2a:	0211      	lsls	r1, r2, #8
 800aa2c:	687a      	ldr	r2, [r7, #4]
 800aa2e:	6952      	ldr	r2, [r2, #20]
 800aa30:	0852      	lsrs	r2, r2, #1
 800aa32:	3a01      	subs	r2, #1
 800aa34:	0652      	lsls	r2, r2, #25
 800aa36:	4311      	orrs	r1, r2
 800aa38:	687a      	ldr	r2, [r7, #4]
 800aa3a:	6852      	ldr	r2, [r2, #4]
 800aa3c:	3a01      	subs	r2, #1
 800aa3e:	0112      	lsls	r2, r2, #4
 800aa40:	430a      	orrs	r2, r1
 800aa42:	4916      	ldr	r1, [pc, #88]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800aa44:	4313      	orrs	r3, r2
 800aa46:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800aa48:	4b14      	ldr	r3, [pc, #80]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	4a13      	ldr	r2, [pc, #76]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800aa4e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800aa52:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa54:	f7fa fcc8 	bl	80053e8 <HAL_GetTick>
 800aa58:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800aa5a:	e009      	b.n	800aa70 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800aa5c:	f7fa fcc4 	bl	80053e8 <HAL_GetTick>
 800aa60:	4602      	mov	r2, r0
 800aa62:	68bb      	ldr	r3, [r7, #8]
 800aa64:	1ad3      	subs	r3, r2, r3
 800aa66:	2b02      	cmp	r3, #2
 800aa68:	d902      	bls.n	800aa70 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800aa6a:	2303      	movs	r3, #3
 800aa6c:	73fb      	strb	r3, [r7, #15]
          break;
 800aa6e:	e005      	b.n	800aa7c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800aa70:	4b0a      	ldr	r3, [pc, #40]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d0ef      	beq.n	800aa5c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800aa7c:	7bfb      	ldrb	r3, [r7, #15]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d106      	bne.n	800aa90 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800aa82:	4b06      	ldr	r3, [pc, #24]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800aa84:	691a      	ldr	r2, [r3, #16]
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	699b      	ldr	r3, [r3, #24]
 800aa8a:	4904      	ldr	r1, [pc, #16]	; (800aa9c <RCCEx_PLLSAI1_Config+0x1d8>)
 800aa8c:	4313      	orrs	r3, r2
 800aa8e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800aa90:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	3710      	adds	r7, #16
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}
 800aa9a:	bf00      	nop
 800aa9c:	40021000 	.word	0x40021000
 800aaa0:	07ff800f 	.word	0x07ff800f
 800aaa4:	ff9f800f 	.word	0xff9f800f
 800aaa8:	f9ff800f 	.word	0xf9ff800f

0800aaac <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b084      	sub	sp, #16
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
 800aab4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800aab6:	2300      	movs	r3, #0
 800aab8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800aaba:	4b72      	ldr	r3, [pc, #456]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800aabc:	68db      	ldr	r3, [r3, #12]
 800aabe:	f003 0303 	and.w	r3, r3, #3
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d00e      	beq.n	800aae4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800aac6:	4b6f      	ldr	r3, [pc, #444]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800aac8:	68db      	ldr	r3, [r3, #12]
 800aaca:	f003 0203 	and.w	r2, r3, #3
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	429a      	cmp	r2, r3
 800aad4:	d103      	bne.n	800aade <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
       ||
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d142      	bne.n	800ab64 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800aade:	2301      	movs	r3, #1
 800aae0:	73fb      	strb	r3, [r7, #15]
 800aae2:	e03f      	b.n	800ab64 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	2b03      	cmp	r3, #3
 800aaea:	d018      	beq.n	800ab1e <RCCEx_PLLSAI2_Config+0x72>
 800aaec:	2b03      	cmp	r3, #3
 800aaee:	d825      	bhi.n	800ab3c <RCCEx_PLLSAI2_Config+0x90>
 800aaf0:	2b01      	cmp	r3, #1
 800aaf2:	d002      	beq.n	800aafa <RCCEx_PLLSAI2_Config+0x4e>
 800aaf4:	2b02      	cmp	r3, #2
 800aaf6:	d009      	beq.n	800ab0c <RCCEx_PLLSAI2_Config+0x60>
 800aaf8:	e020      	b.n	800ab3c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800aafa:	4b62      	ldr	r3, [pc, #392]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f003 0302 	and.w	r3, r3, #2
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d11d      	bne.n	800ab42 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800ab06:	2301      	movs	r3, #1
 800ab08:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ab0a:	e01a      	b.n	800ab42 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800ab0c:	4b5d      	ldr	r3, [pc, #372]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d116      	bne.n	800ab46 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800ab18:	2301      	movs	r3, #1
 800ab1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ab1c:	e013      	b.n	800ab46 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800ab1e:	4b59      	ldr	r3, [pc, #356]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d10f      	bne.n	800ab4a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800ab2a:	4b56      	ldr	r3, [pc, #344]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d109      	bne.n	800ab4a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800ab36:	2301      	movs	r3, #1
 800ab38:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ab3a:	e006      	b.n	800ab4a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	73fb      	strb	r3, [r7, #15]
      break;
 800ab40:	e004      	b.n	800ab4c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800ab42:	bf00      	nop
 800ab44:	e002      	b.n	800ab4c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800ab46:	bf00      	nop
 800ab48:	e000      	b.n	800ab4c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800ab4a:	bf00      	nop
    }

    if(status == HAL_OK)
 800ab4c:	7bfb      	ldrb	r3, [r7, #15]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d108      	bne.n	800ab64 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800ab52:	4b4c      	ldr	r3, [pc, #304]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800ab54:	68db      	ldr	r3, [r3, #12]
 800ab56:	f023 0203 	bic.w	r2, r3, #3
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	4949      	ldr	r1, [pc, #292]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800ab60:	4313      	orrs	r3, r2
 800ab62:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800ab64:	7bfb      	ldrb	r3, [r7, #15]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	f040 8086 	bne.w	800ac78 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800ab6c:	4b45      	ldr	r3, [pc, #276]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	4a44      	ldr	r2, [pc, #272]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800ab72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ab76:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ab78:	f7fa fc36 	bl	80053e8 <HAL_GetTick>
 800ab7c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ab7e:	e009      	b.n	800ab94 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ab80:	f7fa fc32 	bl	80053e8 <HAL_GetTick>
 800ab84:	4602      	mov	r2, r0
 800ab86:	68bb      	ldr	r3, [r7, #8]
 800ab88:	1ad3      	subs	r3, r2, r3
 800ab8a:	2b02      	cmp	r3, #2
 800ab8c:	d902      	bls.n	800ab94 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800ab8e:	2303      	movs	r3, #3
 800ab90:	73fb      	strb	r3, [r7, #15]
        break;
 800ab92:	e005      	b.n	800aba0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ab94:	4b3b      	ldr	r3, [pc, #236]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d1ef      	bne.n	800ab80 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800aba0:	7bfb      	ldrb	r3, [r7, #15]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d168      	bne.n	800ac78 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d113      	bne.n	800abd4 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800abac:	4b35      	ldr	r3, [pc, #212]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800abae:	695a      	ldr	r2, [r3, #20]
 800abb0:	4b35      	ldr	r3, [pc, #212]	; (800ac88 <RCCEx_PLLSAI2_Config+0x1dc>)
 800abb2:	4013      	ands	r3, r2
 800abb4:	687a      	ldr	r2, [r7, #4]
 800abb6:	6892      	ldr	r2, [r2, #8]
 800abb8:	0211      	lsls	r1, r2, #8
 800abba:	687a      	ldr	r2, [r7, #4]
 800abbc:	68d2      	ldr	r2, [r2, #12]
 800abbe:	06d2      	lsls	r2, r2, #27
 800abc0:	4311      	orrs	r1, r2
 800abc2:	687a      	ldr	r2, [r7, #4]
 800abc4:	6852      	ldr	r2, [r2, #4]
 800abc6:	3a01      	subs	r2, #1
 800abc8:	0112      	lsls	r2, r2, #4
 800abca:	430a      	orrs	r2, r1
 800abcc:	492d      	ldr	r1, [pc, #180]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800abce:	4313      	orrs	r3, r2
 800abd0:	614b      	str	r3, [r1, #20]
 800abd2:	e02d      	b.n	800ac30 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	2b01      	cmp	r3, #1
 800abd8:	d115      	bne.n	800ac06 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800abda:	4b2a      	ldr	r3, [pc, #168]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800abdc:	695a      	ldr	r2, [r3, #20]
 800abde:	4b2b      	ldr	r3, [pc, #172]	; (800ac8c <RCCEx_PLLSAI2_Config+0x1e0>)
 800abe0:	4013      	ands	r3, r2
 800abe2:	687a      	ldr	r2, [r7, #4]
 800abe4:	6892      	ldr	r2, [r2, #8]
 800abe6:	0211      	lsls	r1, r2, #8
 800abe8:	687a      	ldr	r2, [r7, #4]
 800abea:	6912      	ldr	r2, [r2, #16]
 800abec:	0852      	lsrs	r2, r2, #1
 800abee:	3a01      	subs	r2, #1
 800abf0:	0552      	lsls	r2, r2, #21
 800abf2:	4311      	orrs	r1, r2
 800abf4:	687a      	ldr	r2, [r7, #4]
 800abf6:	6852      	ldr	r2, [r2, #4]
 800abf8:	3a01      	subs	r2, #1
 800abfa:	0112      	lsls	r2, r2, #4
 800abfc:	430a      	orrs	r2, r1
 800abfe:	4921      	ldr	r1, [pc, #132]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800ac00:	4313      	orrs	r3, r2
 800ac02:	614b      	str	r3, [r1, #20]
 800ac04:	e014      	b.n	800ac30 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ac06:	4b1f      	ldr	r3, [pc, #124]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800ac08:	695a      	ldr	r2, [r3, #20]
 800ac0a:	4b21      	ldr	r3, [pc, #132]	; (800ac90 <RCCEx_PLLSAI2_Config+0x1e4>)
 800ac0c:	4013      	ands	r3, r2
 800ac0e:	687a      	ldr	r2, [r7, #4]
 800ac10:	6892      	ldr	r2, [r2, #8]
 800ac12:	0211      	lsls	r1, r2, #8
 800ac14:	687a      	ldr	r2, [r7, #4]
 800ac16:	6952      	ldr	r2, [r2, #20]
 800ac18:	0852      	lsrs	r2, r2, #1
 800ac1a:	3a01      	subs	r2, #1
 800ac1c:	0652      	lsls	r2, r2, #25
 800ac1e:	4311      	orrs	r1, r2
 800ac20:	687a      	ldr	r2, [r7, #4]
 800ac22:	6852      	ldr	r2, [r2, #4]
 800ac24:	3a01      	subs	r2, #1
 800ac26:	0112      	lsls	r2, r2, #4
 800ac28:	430a      	orrs	r2, r1
 800ac2a:	4916      	ldr	r1, [pc, #88]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800ac2c:	4313      	orrs	r3, r2
 800ac2e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800ac30:	4b14      	ldr	r3, [pc, #80]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	4a13      	ldr	r2, [pc, #76]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800ac36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ac3a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac3c:	f7fa fbd4 	bl	80053e8 <HAL_GetTick>
 800ac40:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800ac42:	e009      	b.n	800ac58 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ac44:	f7fa fbd0 	bl	80053e8 <HAL_GetTick>
 800ac48:	4602      	mov	r2, r0
 800ac4a:	68bb      	ldr	r3, [r7, #8]
 800ac4c:	1ad3      	subs	r3, r2, r3
 800ac4e:	2b02      	cmp	r3, #2
 800ac50:	d902      	bls.n	800ac58 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800ac52:	2303      	movs	r3, #3
 800ac54:	73fb      	strb	r3, [r7, #15]
          break;
 800ac56:	e005      	b.n	800ac64 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800ac58:	4b0a      	ldr	r3, [pc, #40]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d0ef      	beq.n	800ac44 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800ac64:	7bfb      	ldrb	r3, [r7, #15]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d106      	bne.n	800ac78 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800ac6a:	4b06      	ldr	r3, [pc, #24]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800ac6c:	695a      	ldr	r2, [r3, #20]
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	699b      	ldr	r3, [r3, #24]
 800ac72:	4904      	ldr	r1, [pc, #16]	; (800ac84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800ac74:	4313      	orrs	r3, r2
 800ac76:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800ac78:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	3710      	adds	r7, #16
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	bd80      	pop	{r7, pc}
 800ac82:	bf00      	nop
 800ac84:	40021000 	.word	0x40021000
 800ac88:	07ff800f 	.word	0x07ff800f
 800ac8c:	ff9f800f 	.word	0xff9f800f
 800ac90:	f9ff800f 	.word	0xf9ff800f

0800ac94 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800ac94:	b480      	push	{r7}
 800ac96:	b089      	sub	sp, #36	; 0x24
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	6078      	str	r0, [r7, #4]
 800ac9c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800ac9e:	2300      	movs	r3, #0
 800aca0:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800aca2:	2300      	movs	r3, #0
 800aca4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800aca6:	2300      	movs	r3, #0
 800aca8:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800acb0:	d10b      	bne.n	800acca <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800acb2:	4b7e      	ldr	r3, [pc, #504]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800acb4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800acb8:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800acbc:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800acbe:	69bb      	ldr	r3, [r7, #24]
 800acc0:	2b60      	cmp	r3, #96	; 0x60
 800acc2:	d112      	bne.n	800acea <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800acc4:	4b7a      	ldr	r3, [pc, #488]	; (800aeb0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800acc6:	61fb      	str	r3, [r7, #28]
 800acc8:	e00f      	b.n	800acea <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800acd0:	d10b      	bne.n	800acea <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800acd2:	4b76      	ldr	r3, [pc, #472]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800acd4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800acd8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800acdc:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800acde:	69bb      	ldr	r3, [r7, #24]
 800ace0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ace4:	d101      	bne.n	800acea <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800ace6:	4b72      	ldr	r3, [pc, #456]	; (800aeb0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800ace8:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800acea:	69fb      	ldr	r3, [r7, #28]
 800acec:	2b00      	cmp	r3, #0
 800acee:	f040 80d6 	bne.w	800ae9e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 800acf2:	683b      	ldr	r3, [r7, #0]
 800acf4:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800acf6:	69bb      	ldr	r3, [r7, #24]
 800acf8:	2b40      	cmp	r3, #64	; 0x40
 800acfa:	d003      	beq.n	800ad04 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 800acfc:	69bb      	ldr	r3, [r7, #24]
 800acfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad02:	d13b      	bne.n	800ad7c <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800ad04:	4b69      	ldr	r3, [pc, #420]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ad0c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ad10:	f040 80c4 	bne.w	800ae9c <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 800ad14:	4b65      	ldr	r3, [pc, #404]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800ad16:	68db      	ldr	r3, [r3, #12]
 800ad18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	f000 80bd 	beq.w	800ae9c <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800ad22:	4b62      	ldr	r3, [pc, #392]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800ad24:	68db      	ldr	r3, [r3, #12]
 800ad26:	091b      	lsrs	r3, r3, #4
 800ad28:	f003 030f 	and.w	r3, r3, #15
 800ad2c:	3301      	adds	r3, #1
 800ad2e:	693a      	ldr	r2, [r7, #16]
 800ad30:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad34:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800ad36:	4b5d      	ldr	r3, [pc, #372]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800ad38:	68db      	ldr	r3, [r3, #12]
 800ad3a:	0a1b      	lsrs	r3, r3, #8
 800ad3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad40:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800ad42:	4b5a      	ldr	r3, [pc, #360]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800ad44:	68db      	ldr	r3, [r3, #12]
 800ad46:	0edb      	lsrs	r3, r3, #27
 800ad48:	f003 031f 	and.w	r3, r3, #31
 800ad4c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800ad4e:	697b      	ldr	r3, [r7, #20]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d10a      	bne.n	800ad6a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800ad54:	4b55      	ldr	r3, [pc, #340]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800ad56:	68db      	ldr	r3, [r3, #12]
 800ad58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d002      	beq.n	800ad66 <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 800ad60:	2311      	movs	r3, #17
 800ad62:	617b      	str	r3, [r7, #20]
 800ad64:	e001      	b.n	800ad6a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 800ad66:	2307      	movs	r3, #7
 800ad68:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800ad6a:	693b      	ldr	r3, [r7, #16]
 800ad6c:	68fa      	ldr	r2, [r7, #12]
 800ad6e:	fb03 f202 	mul.w	r2, r3, r2
 800ad72:	697b      	ldr	r3, [r7, #20]
 800ad74:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad78:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800ad7a:	e08f      	b.n	800ae9c <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800ad7c:	69bb      	ldr	r3, [r7, #24]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d13a      	bne.n	800adf8 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800ad82:	4b4a      	ldr	r3, [pc, #296]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ad8a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ad8e:	f040 8086 	bne.w	800ae9e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800ad92:	4b46      	ldr	r3, [pc, #280]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800ad94:	691b      	ldr	r3, [r3, #16]
 800ad96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d07f      	beq.n	800ae9e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800ad9e:	4b43      	ldr	r3, [pc, #268]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800ada0:	691b      	ldr	r3, [r3, #16]
 800ada2:	091b      	lsrs	r3, r3, #4
 800ada4:	f003 030f 	and.w	r3, r3, #15
 800ada8:	3301      	adds	r3, #1
 800adaa:	693a      	ldr	r2, [r7, #16]
 800adac:	fbb2 f3f3 	udiv	r3, r2, r3
 800adb0:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800adb2:	4b3e      	ldr	r3, [pc, #248]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800adb4:	691b      	ldr	r3, [r3, #16]
 800adb6:	0a1b      	lsrs	r3, r3, #8
 800adb8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800adbc:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 800adbe:	4b3b      	ldr	r3, [pc, #236]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800adc0:	691b      	ldr	r3, [r3, #16]
 800adc2:	0edb      	lsrs	r3, r3, #27
 800adc4:	f003 031f 	and.w	r3, r3, #31
 800adc8:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800adca:	697b      	ldr	r3, [r7, #20]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d10a      	bne.n	800ade6 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800add0:	4b36      	ldr	r3, [pc, #216]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800add2:	691b      	ldr	r3, [r3, #16]
 800add4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800add8:	2b00      	cmp	r3, #0
 800adda:	d002      	beq.n	800ade2 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 800addc:	2311      	movs	r3, #17
 800adde:	617b      	str	r3, [r7, #20]
 800ade0:	e001      	b.n	800ade6 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 800ade2:	2307      	movs	r3, #7
 800ade4:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800ade6:	693b      	ldr	r3, [r7, #16]
 800ade8:	68fa      	ldr	r2, [r7, #12]
 800adea:	fb03 f202 	mul.w	r2, r3, r2
 800adee:	697b      	ldr	r3, [r7, #20]
 800adf0:	fbb2 f3f3 	udiv	r3, r2, r3
 800adf4:	61fb      	str	r3, [r7, #28]
 800adf6:	e052      	b.n	800ae9e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 800adf8:	69bb      	ldr	r3, [r7, #24]
 800adfa:	2b80      	cmp	r3, #128	; 0x80
 800adfc:	d003      	beq.n	800ae06 <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 800adfe:	69bb      	ldr	r3, [r7, #24]
 800ae00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae04:	d109      	bne.n	800ae1a <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ae06:	4b29      	ldr	r3, [pc, #164]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae12:	d144      	bne.n	800ae9e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 800ae14:	4b27      	ldr	r3, [pc, #156]	; (800aeb4 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 800ae16:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ae18:	e041      	b.n	800ae9e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800ae1a:	69bb      	ldr	r3, [r7, #24]
 800ae1c:	2b20      	cmp	r3, #32
 800ae1e:	d003      	beq.n	800ae28 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 800ae20:	69bb      	ldr	r3, [r7, #24]
 800ae22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ae26:	d13a      	bne.n	800ae9e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800ae28:	4b20      	ldr	r3, [pc, #128]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ae30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ae34:	d133      	bne.n	800ae9e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800ae36:	4b1d      	ldr	r3, [pc, #116]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800ae38:	695b      	ldr	r3, [r3, #20]
 800ae3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d02d      	beq.n	800ae9e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 800ae42:	4b1a      	ldr	r3, [pc, #104]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800ae44:	695b      	ldr	r3, [r3, #20]
 800ae46:	091b      	lsrs	r3, r3, #4
 800ae48:	f003 030f 	and.w	r3, r3, #15
 800ae4c:	3301      	adds	r3, #1
 800ae4e:	693a      	ldr	r2, [r7, #16]
 800ae50:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae54:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800ae56:	4b15      	ldr	r3, [pc, #84]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800ae58:	695b      	ldr	r3, [r3, #20]
 800ae5a:	0a1b      	lsrs	r3, r3, #8
 800ae5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae60:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 800ae62:	4b12      	ldr	r3, [pc, #72]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800ae64:	695b      	ldr	r3, [r3, #20]
 800ae66:	0edb      	lsrs	r3, r3, #27
 800ae68:	f003 031f 	and.w	r3, r3, #31
 800ae6c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800ae6e:	697b      	ldr	r3, [r7, #20]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d10a      	bne.n	800ae8a <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800ae74:	4b0d      	ldr	r3, [pc, #52]	; (800aeac <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800ae76:	695b      	ldr	r3, [r3, #20]
 800ae78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d002      	beq.n	800ae86 <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 800ae80:	2311      	movs	r3, #17
 800ae82:	617b      	str	r3, [r7, #20]
 800ae84:	e001      	b.n	800ae8a <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 800ae86:	2307      	movs	r3, #7
 800ae88:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800ae8a:	693b      	ldr	r3, [r7, #16]
 800ae8c:	68fa      	ldr	r2, [r7, #12]
 800ae8e:	fb03 f202 	mul.w	r2, r3, r2
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae98:	61fb      	str	r3, [r7, #28]
 800ae9a:	e000      	b.n	800ae9e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800ae9c:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800ae9e:	69fb      	ldr	r3, [r7, #28]
}
 800aea0:	4618      	mov	r0, r3
 800aea2:	3724      	adds	r7, #36	; 0x24
 800aea4:	46bd      	mov	sp, r7
 800aea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeaa:	4770      	bx	lr
 800aeac:	40021000 	.word	0x40021000
 800aeb0:	001fff68 	.word	0x001fff68
 800aeb4:	00f42400 	.word	0x00f42400

0800aeb8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b08a      	sub	sp, #40	; 0x28
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d101      	bne.n	800aeca <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800aec6:	2301      	movs	r3, #1
 800aec8:	e078      	b.n	800afbc <HAL_SD_Init+0x104>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800aed0:	b2db      	uxtb	r3, r3
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d105      	bne.n	800aee2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	2200      	movs	r2, #0
 800aeda:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800aedc:	6878      	ldr	r0, [r7, #4]
 800aede:	f7f9 f81b 	bl	8003f18 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	2203      	movs	r2, #3
 800aee6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f000 f86a 	bl	800afc4 <HAL_SD_InitCard>
 800aef0:	4603      	mov	r3, r0
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d001      	beq.n	800aefa <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800aef6:	2301      	movs	r3, #1
 800aef8:	e060      	b.n	800afbc <HAL_SD_Init+0x104>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800aefa:	f107 0308 	add.w	r3, r7, #8
 800aefe:	4619      	mov	r1, r3
 800af00:	6878      	ldr	r0, [r7, #4]
 800af02:	f000 fdcd 	bl	800baa0 <HAL_SD_GetCardStatus>
 800af06:	4603      	mov	r3, r0
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d001      	beq.n	800af10 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800af0c:	2301      	movs	r3, #1
 800af0e:	e055      	b.n	800afbc <HAL_SD_Init+0x104>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800af10:	7e3b      	ldrb	r3, [r7, #24]
 800af12:	b2db      	uxtb	r3, r3
 800af14:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800af16:	7e7b      	ldrb	r3, [r7, #25]
 800af18:	b2db      	uxtb	r3, r3
 800af1a:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af20:	2b01      	cmp	r3, #1
 800af22:	d10a      	bne.n	800af3a <HAL_SD_Init+0x82>
 800af24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af26:	2b00      	cmp	r3, #0
 800af28:	d102      	bne.n	800af30 <HAL_SD_Init+0x78>
 800af2a:	6a3b      	ldr	r3, [r7, #32]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d004      	beq.n	800af3a <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	f44f 7200 	mov.w	r2, #512	; 0x200
 800af36:	65da      	str	r2, [r3, #92]	; 0x5c
 800af38:	e00b      	b.n	800af52 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af3e:	2b01      	cmp	r3, #1
 800af40:	d104      	bne.n	800af4c <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	f44f 7280 	mov.w	r2, #256	; 0x100
 800af48:	65da      	str	r2, [r3, #92]	; 0x5c
 800af4a:	e002      	b.n	800af52 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	2200      	movs	r2, #0
 800af50:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }
  /* Configure the bus wide */
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	68db      	ldr	r3, [r3, #12]
 800af56:	4619      	mov	r1, r3
 800af58:	6878      	ldr	r0, [r7, #4]
 800af5a:	f000 fe83 	bl	800bc64 <HAL_SD_ConfigWideBusOperation>
 800af5e:	4603      	mov	r3, r0
 800af60:	2b00      	cmp	r3, #0
 800af62:	d001      	beq.n	800af68 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800af64:	2301      	movs	r3, #1
 800af66:	e029      	b.n	800afbc <HAL_SD_Init+0x104>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800af68:	f7fa fa3e 	bl	80053e8 <HAL_GetTick>
 800af6c:	61f8      	str	r0, [r7, #28]
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800af6e:	e014      	b.n	800af9a <HAL_SD_Init+0xe2>
  {
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 800af70:	f7fa fa3a 	bl	80053e8 <HAL_GetTick>
 800af74:	4602      	mov	r2, r0
 800af76:	69fb      	ldr	r3, [r7, #28]
 800af78:	1ad3      	subs	r3, r2, r3
 800af7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800af7e:	d10c      	bne.n	800af9a <HAL_SD_Init+0xe2>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800af86:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	2201      	movs	r2, #1
 800af8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2200      	movs	r2, #0
 800af94:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 800af96:	2303      	movs	r3, #3
 800af98:	e010      	b.n	800afbc <HAL_SD_Init+0x104>
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800af9a:	6878      	ldr	r0, [r7, #4]
 800af9c:	f000 ff76 	bl	800be8c <HAL_SD_GetCardState>
 800afa0:	4603      	mov	r3, r0
 800afa2:	2b04      	cmp	r3, #4
 800afa4:	d1e4      	bne.n	800af70 <HAL_SD_Init+0xb8>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	2200      	movs	r2, #0
 800afaa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	2200      	movs	r2, #0
 800afb0:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2201      	movs	r2, #1
 800afb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800afba:	2300      	movs	r3, #0
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	3728      	adds	r7, #40	; 0x28
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}

0800afc4 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800afc4:	b5b0      	push	{r4, r5, r7, lr}
 800afc6:	b08e      	sub	sp, #56	; 0x38
 800afc8:	af04      	add	r7, sp, #16
 800afca:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800afcc:	2300      	movs	r3, #0
 800afce:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800afd0:	2300      	movs	r3, #0
 800afd2:	60fb      	str	r3, [r7, #12]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800afd4:	2300      	movs	r3, #0
 800afd6:	613b      	str	r3, [r7, #16]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800afd8:	2300      	movs	r3, #0
 800afda:	617b      	str	r3, [r7, #20]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 800afdc:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800afe0:	f7fe fd4e 	bl	8009a80 <HAL_RCCEx_GetPeriphCLKFreq>
 800afe4:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800afe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d109      	bne.n	800b000 <HAL_SD_InitCard+0x3c>
  {
      hsd->State = HAL_SD_STATE_READY;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	2201      	movs	r2, #1
 800aff0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800affa:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800affc:	2301      	movs	r3, #1
 800affe:	e079      	b.n	800b0f4 <HAL_SD_InitCard+0x130>
  }
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockDiv = ((sdmmc_clk / SD_INIT_FREQ) - 2U);
#else
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800b000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b002:	0a1b      	lsrs	r3, r3, #8
 800b004:	4a3d      	ldr	r2, [pc, #244]	; (800b0fc <HAL_SD_InitCard+0x138>)
 800b006:	fba2 2303 	umull	r2, r3, r2, r3
 800b00a:	091b      	lsrs	r3, r3, #4
 800b00c:	61bb      	str	r3, [r7, #24]
#endif

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  Init.Transceiver = hsd->Init.Transceiver;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	699b      	ldr	r3, [r3, #24]
 800b012:	61fb      	str	r3, [r7, #28]
  if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	699b      	ldr	r3, [r3, #24]
 800b018:	2b01      	cmp	r3, #1
 800b01a:	d107      	bne.n	800b02c <HAL_SD_InitCard+0x68>
  {
    /* Set Transceiver polarity */
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	681a      	ldr	r2, [r3, #0]
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	f042 0210 	orr.w	r2, r2, #16
 800b02a:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681d      	ldr	r5, [r3, #0]
 800b030:	466c      	mov	r4, sp
 800b032:	f107 0314 	add.w	r3, r7, #20
 800b036:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b03a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b03e:	f107 0308 	add.w	r3, r7, #8
 800b042:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b044:	4628      	mov	r0, r5
 800b046:	f003 fd1b 	bl	800ea80 <SDMMC_Init>
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	4618      	mov	r0, r3
 800b050:	f003 fd5e 	bl	800eb10 <SDMMC_PowerState_ON>
  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  sdmmc_clk = sdmmc_clk/(Init.ClockDiv + 2U);
#else
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
 800b054:	69bb      	ldr	r3, [r7, #24]
 800b056:	005b      	lsls	r3, r3, #1
 800b058:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b05a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b05e:	627b      	str	r3, [r7, #36]	; 0x24
#endif
  HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 800b060:	4a27      	ldr	r2, [pc, #156]	; (800b100 <HAL_SD_InitCard+0x13c>)
 800b062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b064:	fbb2 f3f3 	udiv	r3, r2, r3
 800b068:	3301      	adds	r3, #1
 800b06a:	4618      	mov	r0, r3
 800b06c:	f7fa f9c8 	bl	8005400 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800b070:	6878      	ldr	r0, [r7, #4]
 800b072:	f000 ffeb 	bl	800c04c <SD_PowerON>
 800b076:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b078:	6a3b      	ldr	r3, [r7, #32]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d00b      	beq.n	800b096 <HAL_SD_InitCard+0xd2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	2201      	movs	r2, #1
 800b082:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b08a:	6a3b      	ldr	r3, [r7, #32]
 800b08c:	431a      	orrs	r2, r3
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b092:	2301      	movs	r3, #1
 800b094:	e02e      	b.n	800b0f4 <HAL_SD_InitCard+0x130>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800b096:	6878      	ldr	r0, [r7, #4]
 800b098:	f000 ff18 	bl	800becc <SD_InitCard>
 800b09c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b09e:	6a3b      	ldr	r3, [r7, #32]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d00b      	beq.n	800b0bc <HAL_SD_InitCard+0xf8>
  {
    hsd->State = HAL_SD_STATE_READY;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	2201      	movs	r2, #1
 800b0a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b0b0:	6a3b      	ldr	r3, [r7, #32]
 800b0b2:	431a      	orrs	r2, r3
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	e01b      	b.n	800b0f4 <HAL_SD_InitCard+0x130>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	f003 fdb9 	bl	800ec3c <SDMMC_CmdBlockLength>
 800b0ca:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b0cc:	6a3b      	ldr	r3, [r7, #32]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d00f      	beq.n	800b0f2 <HAL_SD_InitCard+0x12e>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	4a0b      	ldr	r2, [pc, #44]	; (800b104 <HAL_SD_InitCard+0x140>)
 800b0d8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b0de:	6a3b      	ldr	r3, [r7, #32]
 800b0e0:	431a      	orrs	r2, r3
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	2201      	movs	r2, #1
 800b0ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	e000      	b.n	800b0f4 <HAL_SD_InitCard+0x130>
  }

  return HAL_OK;
 800b0f2:	2300      	movs	r3, #0
}
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	3728      	adds	r7, #40	; 0x28
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	bdb0      	pop	{r4, r5, r7, pc}
 800b0fc:	014f8b59 	.word	0x014f8b59
 800b100:	00012110 	.word	0x00012110
 800b104:	1fe00fff 	.word	0x1fe00fff

0800b108 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks Number of SD blocks to read
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b092      	sub	sp, #72	; 0x48
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	60f8      	str	r0, [r7, #12]
 800b110:	60b9      	str	r1, [r7, #8]
 800b112:	607a      	str	r2, [r7, #4]
 800b114:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b116:	f7fa f967 	bl	80053e8 <HAL_GetTick>
 800b11a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800b120:	68bb      	ldr	r3, [r7, #8]
 800b122:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800b124:	68bb      	ldr	r3, [r7, #8]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d107      	bne.n	800b13a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b12e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b136:	2301      	movs	r3, #1
 800b138:	e170      	b.n	800b41c <HAL_SD_ReadBlocks+0x314>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b140:	b2db      	uxtb	r3, r3
 800b142:	2b01      	cmp	r3, #1
 800b144:	f040 8163 	bne.w	800b40e <HAL_SD_ReadBlocks+0x306>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	2200      	movs	r2, #0
 800b14c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b14e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b150:	683b      	ldr	r3, [r7, #0]
 800b152:	441a      	add	r2, r3
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b158:	429a      	cmp	r2, r3
 800b15a:	d907      	bls.n	800b16c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b160:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800b168:	2301      	movs	r3, #1
 800b16a:	e157      	b.n	800b41c <HAL_SD_ReadBlocks+0x314>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	2203      	movs	r2, #3
 800b170:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	2200      	movs	r2, #0
 800b17a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b180:	2b01      	cmp	r3, #1
 800b182:	d002      	beq.n	800b18a <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 800b184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b186:	025b      	lsls	r3, r3, #9
 800b188:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b18a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b18e:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	025b      	lsls	r3, r3, #9
 800b194:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800b196:	2390      	movs	r3, #144	; 0x90
 800b198:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b19a:	2302      	movs	r3, #2
 800b19c:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b19e:	2300      	movs	r3, #0
 800b1a0:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	62bb      	str	r3, [r7, #40]	; 0x28
#else
    config.DPSM          = SDMMC_DPSM_ENABLE;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	f107 0214 	add.w	r2, r7, #20
 800b1ae:	4611      	mov	r1, r2
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	f003 fd17 	bl	800ebe4 <SDMMC_ConfigData>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	68da      	ldr	r2, [r3, #12]
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b1c4:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	2b01      	cmp	r3, #1
 800b1ca:	d90a      	bls.n	800b1e2 <HAL_SD_ReadBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	2202      	movs	r2, #2
 800b1d0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b1d8:	4618      	mov	r0, r3
 800b1da:	f003 fd75 	bl	800ecc8 <SDMMC_CmdReadMultiBlock>
 800b1de:	6478      	str	r0, [r7, #68]	; 0x44
 800b1e0:	e009      	b.n	800b1f6 <HAL_SD_ReadBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	2201      	movs	r2, #1
 800b1e6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	f003 fd47 	bl	800ec82 <SDMMC_CmdReadSingleBlock>
 800b1f4:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800b1f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d012      	beq.n	800b222 <HAL_SD_ReadBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	4a88      	ldr	r2, [pc, #544]	; (800b424 <HAL_SD_ReadBlocks+0x31c>)
 800b202:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b208:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b20a:	431a      	orrs	r2, r3
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	2201      	movs	r2, #1
 800b214:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	2200      	movs	r2, #0
 800b21c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b21e:	2301      	movs	r3, #1
 800b220:	e0fc      	b.n	800b41c <HAL_SD_ReadBlocks+0x314>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 800b222:	69bb      	ldr	r3, [r7, #24]
 800b224:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800b226:	e061      	b.n	800b2ec <HAL_SD_ReadBlocks+0x1e4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b22e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b232:	2b00      	cmp	r3, #0
 800b234:	d03c      	beq.n	800b2b0 <HAL_SD_ReadBlocks+0x1a8>
 800b236:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d039      	beq.n	800b2b0 <HAL_SD_ReadBlocks+0x1a8>
      {
        /* Read data from SDMMC Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800b23c:	2300      	movs	r3, #0
 800b23e:	643b      	str	r3, [r7, #64]	; 0x40
 800b240:	e033      	b.n	800b2aa <HAL_SD_ReadBlocks+0x1a2>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	4618      	mov	r0, r3
 800b248:	f003 fc44 	bl	800ead4 <SDMMC_ReadFIFO>
 800b24c:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800b24e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b250:	b2da      	uxtb	r2, r3
 800b252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b254:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800b256:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b258:	3301      	adds	r3, #1
 800b25a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800b25c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b25e:	3b01      	subs	r3, #1
 800b260:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800b262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b264:	0a1b      	lsrs	r3, r3, #8
 800b266:	b2da      	uxtb	r2, r3
 800b268:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b26a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800b26c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b26e:	3301      	adds	r3, #1
 800b270:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800b272:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b274:	3b01      	subs	r3, #1
 800b276:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800b278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b27a:	0c1b      	lsrs	r3, r3, #16
 800b27c:	b2da      	uxtb	r2, r3
 800b27e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b280:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800b282:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b284:	3301      	adds	r3, #1
 800b286:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800b288:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b28a:	3b01      	subs	r3, #1
 800b28c:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800b28e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b290:	0e1b      	lsrs	r3, r3, #24
 800b292:	b2da      	uxtb	r2, r3
 800b294:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b296:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800b298:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b29a:	3301      	adds	r3, #1
 800b29c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800b29e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b2a0:	3b01      	subs	r3, #1
 800b2a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 800b2a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b2a6:	3301      	adds	r3, #1
 800b2a8:	643b      	str	r3, [r7, #64]	; 0x40
 800b2aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b2ac:	2b07      	cmp	r3, #7
 800b2ae:	d9c8      	bls.n	800b242 <HAL_SD_ReadBlocks+0x13a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800b2b0:	f7fa f89a 	bl	80053e8 <HAL_GetTick>
 800b2b4:	4602      	mov	r2, r0
 800b2b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2b8:	1ad3      	subs	r3, r2, r3
 800b2ba:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b2bc:	429a      	cmp	r2, r3
 800b2be:	d902      	bls.n	800b2c6 <HAL_SD_ReadBlocks+0x1be>
 800b2c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d112      	bne.n	800b2ec <HAL_SD_ReadBlocks+0x1e4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	4a56      	ldr	r2, [pc, #344]	; (800b424 <HAL_SD_ReadBlocks+0x31c>)
 800b2cc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2d2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	2201      	movs	r2, #1
 800b2de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800b2e8:	2303      	movs	r3, #3
 800b2ea:	e097      	b.n	800b41c <HAL_SD_ReadBlocks+0x314>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2f2:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d096      	beq.n	800b228 <HAL_SD_ReadBlocks+0x120>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	68da      	ldr	r2, [r3, #12]
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b308:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b314:	2b00      	cmp	r3, #0
 800b316:	d022      	beq.n	800b35e <HAL_SD_ReadBlocks+0x256>
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	2b01      	cmp	r3, #1
 800b31c:	d91f      	bls.n	800b35e <HAL_SD_ReadBlocks+0x256>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b322:	2b03      	cmp	r3, #3
 800b324:	d01b      	beq.n	800b35e <HAL_SD_ReadBlocks+0x256>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	4618      	mov	r0, r3
 800b32c:	f003 fd36 	bl	800ed9c <SDMMC_CmdStopTransfer>
 800b330:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800b332:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b334:	2b00      	cmp	r3, #0
 800b336:	d012      	beq.n	800b35e <HAL_SD_ReadBlocks+0x256>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	4a39      	ldr	r2, [pc, #228]	; (800b424 <HAL_SD_ReadBlocks+0x31c>)
 800b33e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b344:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b346:	431a      	orrs	r2, r3
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	2201      	movs	r2, #1
 800b350:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	2200      	movs	r2, #0
 800b358:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800b35a:	2301      	movs	r3, #1
 800b35c:	e05e      	b.n	800b41c <HAL_SD_ReadBlocks+0x314>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b364:	f003 0308 	and.w	r3, r3, #8
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d012      	beq.n	800b392 <HAL_SD_ReadBlocks+0x28a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	4a2c      	ldr	r2, [pc, #176]	; (800b424 <HAL_SD_ReadBlocks+0x31c>)
 800b372:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b378:	f043 0208 	orr.w	r2, r3, #8
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	2201      	movs	r2, #1
 800b384:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	2200      	movs	r2, #0
 800b38c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b38e:	2301      	movs	r3, #1
 800b390:	e044      	b.n	800b41c <HAL_SD_ReadBlocks+0x314>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b398:	f003 0302 	and.w	r3, r3, #2
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d012      	beq.n	800b3c6 <HAL_SD_ReadBlocks+0x2be>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	4a1f      	ldr	r2, [pc, #124]	; (800b424 <HAL_SD_ReadBlocks+0x31c>)
 800b3a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3ac:	f043 0202 	orr.w	r2, r3, #2
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	2201      	movs	r2, #1
 800b3b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	2200      	movs	r2, #0
 800b3c0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b3c2:	2301      	movs	r3, #1
 800b3c4:	e02a      	b.n	800b41c <HAL_SD_ReadBlocks+0x314>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3cc:	f003 0320 	and.w	r3, r3, #32
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d012      	beq.n	800b3fa <HAL_SD_ReadBlocks+0x2f2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	4a12      	ldr	r2, [pc, #72]	; (800b424 <HAL_SD_ReadBlocks+0x31c>)
 800b3da:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3e0:	f043 0220 	orr.w	r2, r3, #32
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	2201      	movs	r2, #1
 800b3ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b3f6:	2301      	movs	r3, #1
 800b3f8:	e010      	b.n	800b41c <HAL_SD_ReadBlocks+0x314>
      }
    }
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	4a0a      	ldr	r2, [pc, #40]	; (800b428 <HAL_SD_ReadBlocks+0x320>)
 800b400:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	2201      	movs	r2, #1
 800b406:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800b40a:	2300      	movs	r3, #0
 800b40c:	e006      	b.n	800b41c <HAL_SD_ReadBlocks+0x314>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b412:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b41a:	2301      	movs	r3, #1
  }
}
 800b41c:	4618      	mov	r0, r3
 800b41e:	3748      	adds	r7, #72	; 0x48
 800b420:	46bd      	mov	sp, r7
 800b422:	bd80      	pop	{r7, pc}
 800b424:	1fe00fff 	.word	0x1fe00fff
 800b428:	18000f3a 	.word	0x18000f3a

0800b42c <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks Number of SD blocks to write
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b092      	sub	sp, #72	; 0x48
 800b430:	af00      	add	r7, sp, #0
 800b432:	60f8      	str	r0, [r7, #12]
 800b434:	60b9      	str	r1, [r7, #8]
 800b436:	607a      	str	r2, [r7, #4]
 800b438:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b43a:	f7f9 ffd5 	bl	80053e8 <HAL_GetTick>
 800b43e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800b444:	68bb      	ldr	r3, [r7, #8]
 800b446:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800b448:	68bb      	ldr	r3, [r7, #8]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d107      	bne.n	800b45e <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b452:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b45a:	2301      	movs	r3, #1
 800b45c:	e174      	b.n	800b748 <HAL_SD_WriteBlocks+0x31c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b464:	b2db      	uxtb	r3, r3
 800b466:	2b01      	cmp	r3, #1
 800b468:	f040 8167 	bne.w	800b73a <HAL_SD_WriteBlocks+0x30e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	2200      	movs	r2, #0
 800b470:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b472:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	441a      	add	r2, r3
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b47c:	429a      	cmp	r2, r3
 800b47e:	d907      	bls.n	800b490 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b484:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800b48c:	2301      	movs	r3, #1
 800b48e:	e15b      	b.n	800b748 <HAL_SD_WriteBlocks+0x31c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	2203      	movs	r2, #3
 800b494:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	2200      	movs	r2, #0
 800b49e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4a4:	2b01      	cmp	r3, #1
 800b4a6:	d002      	beq.n	800b4ae <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 800b4a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4aa:	025b      	lsls	r3, r3, #9
 800b4ac:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b4ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b4b2:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800b4b4:	683b      	ldr	r3, [r7, #0]
 800b4b6:	025b      	lsls	r3, r3, #9
 800b4b8:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800b4ba:	2390      	movs	r3, #144	; 0x90
 800b4bc:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800b4be:	2300      	movs	r3, #0
 800b4c0:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	62bb      	str	r3, [r7, #40]	; 0x28
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	62fb      	str	r3, [r7, #44]	; 0x2c
#else
    config.DPSM          = SDMMC_DPSM_ENABLE;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	f107 0218 	add.w	r2, r7, #24
 800b4d2:	4611      	mov	r1, r2
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	f003 fb85 	bl	800ebe4 <SDMMC_ConfigData>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	68da      	ldr	r2, [r3, #12]
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b4e8:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800b4ea:	683b      	ldr	r3, [r7, #0]
 800b4ec:	2b01      	cmp	r3, #1
 800b4ee:	d90a      	bls.n	800b506 <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	2220      	movs	r2, #32
 800b4f4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	f003 fc29 	bl	800ed54 <SDMMC_CmdWriteMultiBlock>
 800b502:	6478      	str	r0, [r7, #68]	; 0x44
 800b504:	e009      	b.n	800b51a <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	2210      	movs	r2, #16
 800b50a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b512:	4618      	mov	r0, r3
 800b514:	f003 fbfb 	bl	800ed0e <SDMMC_CmdWriteSingleBlock>
 800b518:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800b51a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d012      	beq.n	800b546 <HAL_SD_WriteBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	4a8a      	ldr	r2, [pc, #552]	; (800b750 <HAL_SD_WriteBlocks+0x324>)
 800b526:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b52c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b52e:	431a      	orrs	r2, r3
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	2201      	movs	r2, #1
 800b538:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	2200      	movs	r2, #0
 800b540:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b542:	2301      	movs	r3, #1
 800b544:	e100      	b.n	800b748 <HAL_SD_WriteBlocks+0x31c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800b546:	69fb      	ldr	r3, [r7, #28]
 800b548:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800b54a:	e065      	b.n	800b618 <HAL_SD_WriteBlocks+0x1ec>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b552:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b556:	2b00      	cmp	r3, #0
 800b558:	d040      	beq.n	800b5dc <HAL_SD_WriteBlocks+0x1b0>
 800b55a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d03d      	beq.n	800b5dc <HAL_SD_WriteBlocks+0x1b0>
      {
        /* Write data to SDMMC Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800b560:	2300      	movs	r3, #0
 800b562:	643b      	str	r3, [r7, #64]	; 0x40
 800b564:	e037      	b.n	800b5d6 <HAL_SD_WriteBlocks+0x1aa>
        {
          data = (uint32_t)(*tempbuff);
 800b566:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b568:	781b      	ldrb	r3, [r3, #0]
 800b56a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800b56c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b56e:	3301      	adds	r3, #1
 800b570:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800b572:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b574:	3b01      	subs	r3, #1
 800b576:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800b578:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b57a:	781b      	ldrb	r3, [r3, #0]
 800b57c:	021a      	lsls	r2, r3, #8
 800b57e:	697b      	ldr	r3, [r7, #20]
 800b580:	4313      	orrs	r3, r2
 800b582:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800b584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b586:	3301      	adds	r3, #1
 800b588:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800b58a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b58c:	3b01      	subs	r3, #1
 800b58e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800b590:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b592:	781b      	ldrb	r3, [r3, #0]
 800b594:	041a      	lsls	r2, r3, #16
 800b596:	697b      	ldr	r3, [r7, #20]
 800b598:	4313      	orrs	r3, r2
 800b59a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800b59c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b59e:	3301      	adds	r3, #1
 800b5a0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800b5a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b5a4:	3b01      	subs	r3, #1
 800b5a6:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 800b5a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5aa:	781b      	ldrb	r3, [r3, #0]
 800b5ac:	061a      	lsls	r2, r3, #24
 800b5ae:	697b      	ldr	r3, [r7, #20]
 800b5b0:	4313      	orrs	r3, r2
 800b5b2:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800b5b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5b6:	3301      	adds	r3, #1
 800b5b8:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800b5ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b5bc:	3b01      	subs	r3, #1
 800b5be:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	f107 0214 	add.w	r2, r7, #20
 800b5c8:	4611      	mov	r1, r2
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	f003 fa8f 	bl	800eaee <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800b5d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b5d2:	3301      	adds	r3, #1
 800b5d4:	643b      	str	r3, [r7, #64]	; 0x40
 800b5d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b5d8:	2b07      	cmp	r3, #7
 800b5da:	d9c4      	bls.n	800b566 <HAL_SD_WriteBlocks+0x13a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800b5dc:	f7f9 ff04 	bl	80053e8 <HAL_GetTick>
 800b5e0:	4602      	mov	r2, r0
 800b5e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5e4:	1ad3      	subs	r3, r2, r3
 800b5e6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b5e8:	429a      	cmp	r2, r3
 800b5ea:	d902      	bls.n	800b5f2 <HAL_SD_WriteBlocks+0x1c6>
 800b5ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d112      	bne.n	800b618 <HAL_SD_WriteBlocks+0x1ec>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	4a56      	ldr	r2, [pc, #344]	; (800b750 <HAL_SD_WriteBlocks+0x324>)
 800b5f8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b5fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b600:	431a      	orrs	r2, r3
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	2201      	movs	r2, #1
 800b60a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	2200      	movs	r2, #0
 800b612:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800b614:	2303      	movs	r3, #3
 800b616:	e097      	b.n	800b748 <HAL_SD_WriteBlocks+0x31c>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b61e:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 800b622:	2b00      	cmp	r3, #0
 800b624:	d092      	beq.n	800b54c <HAL_SD_WriteBlocks+0x120>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	68da      	ldr	r2, [r3, #12]
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b634:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b63c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b640:	2b00      	cmp	r3, #0
 800b642:	d022      	beq.n	800b68a <HAL_SD_WriteBlocks+0x25e>
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	2b01      	cmp	r3, #1
 800b648:	d91f      	bls.n	800b68a <HAL_SD_WriteBlocks+0x25e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b64e:	2b03      	cmp	r3, #3
 800b650:	d01b      	beq.n	800b68a <HAL_SD_WriteBlocks+0x25e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	4618      	mov	r0, r3
 800b658:	f003 fba0 	bl	800ed9c <SDMMC_CmdStopTransfer>
 800b65c:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800b65e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b660:	2b00      	cmp	r3, #0
 800b662:	d012      	beq.n	800b68a <HAL_SD_WriteBlocks+0x25e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	4a39      	ldr	r2, [pc, #228]	; (800b750 <HAL_SD_WriteBlocks+0x324>)
 800b66a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b670:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b672:	431a      	orrs	r2, r3
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	2201      	movs	r2, #1
 800b67c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	2200      	movs	r2, #0
 800b684:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800b686:	2301      	movs	r3, #1
 800b688:	e05e      	b.n	800b748 <HAL_SD_WriteBlocks+0x31c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b690:	f003 0308 	and.w	r3, r3, #8
 800b694:	2b00      	cmp	r3, #0
 800b696:	d012      	beq.n	800b6be <HAL_SD_WriteBlocks+0x292>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	4a2c      	ldr	r2, [pc, #176]	; (800b750 <HAL_SD_WriteBlocks+0x324>)
 800b69e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6a4:	f043 0208 	orr.w	r2, r3, #8
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	2201      	movs	r2, #1
 800b6b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b6ba:	2301      	movs	r3, #1
 800b6bc:	e044      	b.n	800b748 <HAL_SD_WriteBlocks+0x31c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6c4:	f003 0302 	and.w	r3, r3, #2
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d012      	beq.n	800b6f2 <HAL_SD_WriteBlocks+0x2c6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	4a1f      	ldr	r2, [pc, #124]	; (800b750 <HAL_SD_WriteBlocks+0x324>)
 800b6d2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6d8:	f043 0202 	orr.w	r2, r3, #2
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	2201      	movs	r2, #1
 800b6e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b6ee:	2301      	movs	r3, #1
 800b6f0:	e02a      	b.n	800b748 <HAL_SD_WriteBlocks+0x31c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6f8:	f003 0310 	and.w	r3, r3, #16
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d012      	beq.n	800b726 <HAL_SD_WriteBlocks+0x2fa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	4a12      	ldr	r2, [pc, #72]	; (800b750 <HAL_SD_WriteBlocks+0x324>)
 800b706:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b70c:	f043 0210 	orr.w	r2, r3, #16
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	2201      	movs	r2, #1
 800b718:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	2200      	movs	r2, #0
 800b720:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b722:	2301      	movs	r3, #1
 800b724:	e010      	b.n	800b748 <HAL_SD_WriteBlocks+0x31c>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	4a0a      	ldr	r2, [pc, #40]	; (800b754 <HAL_SD_WriteBlocks+0x328>)
 800b72c:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	2201      	movs	r2, #1
 800b732:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800b736:	2300      	movs	r3, #0
 800b738:	e006      	b.n	800b748 <HAL_SD_WriteBlocks+0x31c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b73e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b746:	2301      	movs	r3, #1
  }
}
 800b748:	4618      	mov	r0, r3
 800b74a:	3748      	adds	r7, #72	; 0x48
 800b74c:	46bd      	mov	sp, r7
 800b74e:	bd80      	pop	{r7, pc}
 800b750:	1fe00fff 	.word	0x1fe00fff
 800b754:	18000f3a 	.word	0x18000f3a

0800b758 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800b758:	b480      	push	{r7}
 800b75a:	b083      	sub	sp, #12
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
 800b760:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b766:	0f9b      	lsrs	r3, r3, #30
 800b768:	b2da      	uxtb	r2, r3
 800b76a:	683b      	ldr	r3, [r7, #0]
 800b76c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b772:	0e9b      	lsrs	r3, r3, #26
 800b774:	b2db      	uxtb	r3, r3
 800b776:	f003 030f 	and.w	r3, r3, #15
 800b77a:	b2da      	uxtb	r2, r3
 800b77c:	683b      	ldr	r3, [r7, #0]
 800b77e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b784:	0e1b      	lsrs	r3, r3, #24
 800b786:	b2db      	uxtb	r3, r3
 800b788:	f003 0303 	and.w	r3, r3, #3
 800b78c:	b2da      	uxtb	r2, r3
 800b78e:	683b      	ldr	r3, [r7, #0]
 800b790:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b796:	0c1b      	lsrs	r3, r3, #16
 800b798:	b2da      	uxtb	r2, r3
 800b79a:	683b      	ldr	r3, [r7, #0]
 800b79c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b7a2:	0a1b      	lsrs	r3, r3, #8
 800b7a4:	b2da      	uxtb	r2, r3
 800b7a6:	683b      	ldr	r3, [r7, #0]
 800b7a8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b7ae:	b2da      	uxtb	r2, r3
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b7b8:	0d1b      	lsrs	r3, r3, #20
 800b7ba:	b29a      	uxth	r2, r3
 800b7bc:	683b      	ldr	r3, [r7, #0]
 800b7be:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b7c4:	0c1b      	lsrs	r3, r3, #16
 800b7c6:	b2db      	uxtb	r3, r3
 800b7c8:	f003 030f 	and.w	r3, r3, #15
 800b7cc:	b2da      	uxtb	r2, r3
 800b7ce:	683b      	ldr	r3, [r7, #0]
 800b7d0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b7d6:	0bdb      	lsrs	r3, r3, #15
 800b7d8:	b2db      	uxtb	r3, r3
 800b7da:	f003 0301 	and.w	r3, r3, #1
 800b7de:	b2da      	uxtb	r2, r3
 800b7e0:	683b      	ldr	r3, [r7, #0]
 800b7e2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b7e8:	0b9b      	lsrs	r3, r3, #14
 800b7ea:	b2db      	uxtb	r3, r3
 800b7ec:	f003 0301 	and.w	r3, r3, #1
 800b7f0:	b2da      	uxtb	r2, r3
 800b7f2:	683b      	ldr	r3, [r7, #0]
 800b7f4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b7fa:	0b5b      	lsrs	r3, r3, #13
 800b7fc:	b2db      	uxtb	r3, r3
 800b7fe:	f003 0301 	and.w	r3, r3, #1
 800b802:	b2da      	uxtb	r2, r3
 800b804:	683b      	ldr	r3, [r7, #0]
 800b806:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b80c:	0b1b      	lsrs	r3, r3, #12
 800b80e:	b2db      	uxtb	r3, r3
 800b810:	f003 0301 	and.w	r3, r3, #1
 800b814:	b2da      	uxtb	r2, r3
 800b816:	683b      	ldr	r3, [r7, #0]
 800b818:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800b81a:	683b      	ldr	r3, [r7, #0]
 800b81c:	2200      	movs	r2, #0
 800b81e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b824:	2b00      	cmp	r3, #0
 800b826:	d163      	bne.n	800b8f0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b82c:	009a      	lsls	r2, r3, #2
 800b82e:	f640 73fc 	movw	r3, #4092	; 0xffc
 800b832:	4013      	ands	r3, r2
 800b834:	687a      	ldr	r2, [r7, #4]
 800b836:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800b838:	0f92      	lsrs	r2, r2, #30
 800b83a:	431a      	orrs	r2, r3
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b844:	0edb      	lsrs	r3, r3, #27
 800b846:	b2db      	uxtb	r3, r3
 800b848:	f003 0307 	and.w	r3, r3, #7
 800b84c:	b2da      	uxtb	r2, r3
 800b84e:	683b      	ldr	r3, [r7, #0]
 800b850:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b856:	0e1b      	lsrs	r3, r3, #24
 800b858:	b2db      	uxtb	r3, r3
 800b85a:	f003 0307 	and.w	r3, r3, #7
 800b85e:	b2da      	uxtb	r2, r3
 800b860:	683b      	ldr	r3, [r7, #0]
 800b862:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b868:	0d5b      	lsrs	r3, r3, #21
 800b86a:	b2db      	uxtb	r3, r3
 800b86c:	f003 0307 	and.w	r3, r3, #7
 800b870:	b2da      	uxtb	r2, r3
 800b872:	683b      	ldr	r3, [r7, #0]
 800b874:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b87a:	0c9b      	lsrs	r3, r3, #18
 800b87c:	b2db      	uxtb	r3, r3
 800b87e:	f003 0307 	and.w	r3, r3, #7
 800b882:	b2da      	uxtb	r2, r3
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b88c:	0bdb      	lsrs	r3, r3, #15
 800b88e:	b2db      	uxtb	r3, r3
 800b890:	f003 0307 	and.w	r3, r3, #7
 800b894:	b2da      	uxtb	r2, r3
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	691b      	ldr	r3, [r3, #16]
 800b89e:	1c5a      	adds	r2, r3, #1
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	7e1b      	ldrb	r3, [r3, #24]
 800b8a8:	b2db      	uxtb	r3, r3
 800b8aa:	f003 0307 	and.w	r3, r3, #7
 800b8ae:	3302      	adds	r3, #2
 800b8b0:	2201      	movs	r2, #1
 800b8b2:	fa02 f303 	lsl.w	r3, r2, r3
 800b8b6:	687a      	ldr	r2, [r7, #4]
 800b8b8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800b8ba:	fb03 f202 	mul.w	r2, r3, r2
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800b8c2:	683b      	ldr	r3, [r7, #0]
 800b8c4:	7a1b      	ldrb	r3, [r3, #8]
 800b8c6:	b2db      	uxtb	r3, r3
 800b8c8:	f003 030f 	and.w	r3, r3, #15
 800b8cc:	2201      	movs	r2, #1
 800b8ce:	409a      	lsls	r2, r3
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	651a      	str	r2, [r3, #80]	; 0x50

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b8d8:	687a      	ldr	r2, [r7, #4]
 800b8da:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800b8dc:	0a52      	lsrs	r2, r2, #9
 800b8de:	fb03 f202 	mul.w	r2, r3, r2
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockSize = 512U;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b8ec:	659a      	str	r2, [r3, #88]	; 0x58
 800b8ee:	e031      	b.n	800b954 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8f4:	2b01      	cmp	r3, #1
 800b8f6:	d11d      	bne.n	800b934 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b8fc:	041b      	lsls	r3, r3, #16
 800b8fe:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b906:	0c1b      	lsrs	r3, r3, #16
 800b908:	431a      	orrs	r2, r3
 800b90a:	683b      	ldr	r3, [r7, #0]
 800b90c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800b90e:	683b      	ldr	r3, [r7, #0]
 800b910:	691b      	ldr	r3, [r3, #16]
 800b912:	3301      	adds	r3, #1
 800b914:	029a      	lsls	r2, r3, #10
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 512U;
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b928:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	659a      	str	r2, [r3, #88]	; 0x58
 800b932:	e00f      	b.n	800b954 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	4a58      	ldr	r2, [pc, #352]	; (800ba9c <HAL_SD_GetCardCSD+0x344>)
 800b93a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b940:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	2201      	movs	r2, #1
 800b94c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800b950:	2301      	movs	r3, #1
 800b952:	e09d      	b.n	800ba90 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b958:	0b9b      	lsrs	r3, r3, #14
 800b95a:	b2db      	uxtb	r3, r3
 800b95c:	f003 0301 	and.w	r3, r3, #1
 800b960:	b2da      	uxtb	r2, r3
 800b962:	683b      	ldr	r3, [r7, #0]
 800b964:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b96a:	09db      	lsrs	r3, r3, #7
 800b96c:	b2db      	uxtb	r3, r3
 800b96e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b972:	b2da      	uxtb	r2, r3
 800b974:	683b      	ldr	r3, [r7, #0]
 800b976:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b97c:	b2db      	uxtb	r3, r3
 800b97e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b982:	b2da      	uxtb	r2, r3
 800b984:	683b      	ldr	r3, [r7, #0]
 800b986:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b98c:	0fdb      	lsrs	r3, r3, #31
 800b98e:	b2da      	uxtb	r2, r3
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b998:	0f5b      	lsrs	r3, r3, #29
 800b99a:	b2db      	uxtb	r3, r3
 800b99c:	f003 0303 	and.w	r3, r3, #3
 800b9a0:	b2da      	uxtb	r2, r3
 800b9a2:	683b      	ldr	r3, [r7, #0]
 800b9a4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b9aa:	0e9b      	lsrs	r3, r3, #26
 800b9ac:	b2db      	uxtb	r3, r3
 800b9ae:	f003 0307 	and.w	r3, r3, #7
 800b9b2:	b2da      	uxtb	r2, r3
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b9bc:	0d9b      	lsrs	r3, r3, #22
 800b9be:	b2db      	uxtb	r3, r3
 800b9c0:	f003 030f 	and.w	r3, r3, #15
 800b9c4:	b2da      	uxtb	r2, r3
 800b9c6:	683b      	ldr	r3, [r7, #0]
 800b9c8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b9ce:	0d5b      	lsrs	r3, r3, #21
 800b9d0:	b2db      	uxtb	r3, r3
 800b9d2:	f003 0301 	and.w	r3, r3, #1
 800b9d6:	b2da      	uxtb	r2, r3
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800b9de:	683b      	ldr	r3, [r7, #0]
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b9ea:	0c1b      	lsrs	r3, r3, #16
 800b9ec:	b2db      	uxtb	r3, r3
 800b9ee:	f003 0301 	and.w	r3, r3, #1
 800b9f2:	b2da      	uxtb	r2, r3
 800b9f4:	683b      	ldr	r3, [r7, #0]
 800b9f6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b9fe:	0bdb      	lsrs	r3, r3, #15
 800ba00:	b2db      	uxtb	r3, r3
 800ba02:	f003 0301 	and.w	r3, r3, #1
 800ba06:	b2da      	uxtb	r2, r3
 800ba08:	683b      	ldr	r3, [r7, #0]
 800ba0a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ba12:	0b9b      	lsrs	r3, r3, #14
 800ba14:	b2db      	uxtb	r3, r3
 800ba16:	f003 0301 	and.w	r3, r3, #1
 800ba1a:	b2da      	uxtb	r2, r3
 800ba1c:	683b      	ldr	r3, [r7, #0]
 800ba1e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ba26:	0b5b      	lsrs	r3, r3, #13
 800ba28:	b2db      	uxtb	r3, r3
 800ba2a:	f003 0301 	and.w	r3, r3, #1
 800ba2e:	b2da      	uxtb	r2, r3
 800ba30:	683b      	ldr	r3, [r7, #0]
 800ba32:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ba3a:	0b1b      	lsrs	r3, r3, #12
 800ba3c:	b2db      	uxtb	r3, r3
 800ba3e:	f003 0301 	and.w	r3, r3, #1
 800ba42:	b2da      	uxtb	r2, r3
 800ba44:	683b      	ldr	r3, [r7, #0]
 800ba46:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ba4e:	0a9b      	lsrs	r3, r3, #10
 800ba50:	b2db      	uxtb	r3, r3
 800ba52:	f003 0303 	and.w	r3, r3, #3
 800ba56:	b2da      	uxtb	r2, r3
 800ba58:	683b      	ldr	r3, [r7, #0]
 800ba5a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ba62:	0a1b      	lsrs	r3, r3, #8
 800ba64:	b2db      	uxtb	r3, r3
 800ba66:	f003 0303 	and.w	r3, r3, #3
 800ba6a:	b2da      	uxtb	r2, r3
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ba76:	085b      	lsrs	r3, r3, #1
 800ba78:	b2db      	uxtb	r3, r3
 800ba7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba7e:	b2da      	uxtb	r2, r3
 800ba80:	683b      	ldr	r3, [r7, #0]
 800ba82:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	2201      	movs	r2, #1
 800ba8a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800ba8e:	2300      	movs	r3, #0
}
 800ba90:	4618      	mov	r0, r3
 800ba92:	370c      	adds	r7, #12
 800ba94:	46bd      	mov	sp, r7
 800ba96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9a:	4770      	bx	lr
 800ba9c:	1fe00fff 	.word	0x1fe00fff

0800baa0 <HAL_SD_GetCardStatus>:
  * @param  pStatus Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800baa0:	b580      	push	{r7, lr}
 800baa2:	b094      	sub	sp, #80	; 0x50
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	6078      	str	r0, [r7, #4]
 800baa8:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800baaa:	2300      	movs	r3, #0
 800baac:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800bab0:	f107 0308 	add.w	r3, r7, #8
 800bab4:	4619      	mov	r1, r3
 800bab6:	6878      	ldr	r0, [r7, #4]
 800bab8:	f000 fbd4 	bl	800c264 <SD_SendSDStatus>
 800babc:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 800babe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d011      	beq.n	800bae8 <HAL_SD_GetCardStatus+0x48>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	4a4f      	ldr	r2, [pc, #316]	; (800bc08 <HAL_SD_GetCardStatus+0x168>)
 800baca:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bad0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bad2:	431a      	orrs	r2, r3
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2201      	movs	r2, #1
 800badc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800bae0:	2301      	movs	r3, #1
 800bae2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800bae6:	e070      	b.n	800bbca <HAL_SD_GetCardStatus+0x12a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800bae8:	68bb      	ldr	r3, [r7, #8]
 800baea:	099b      	lsrs	r3, r3, #6
 800baec:	b2db      	uxtb	r3, r3
 800baee:	f003 0303 	and.w	r3, r3, #3
 800baf2:	b2da      	uxtb	r2, r3
 800baf4:	683b      	ldr	r3, [r7, #0]
 800baf6:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800baf8:	68bb      	ldr	r3, [r7, #8]
 800bafa:	095b      	lsrs	r3, r3, #5
 800bafc:	b2db      	uxtb	r3, r3
 800bafe:	f003 0301 	and.w	r3, r3, #1
 800bb02:	b2da      	uxtb	r2, r3
 800bb04:	683b      	ldr	r3, [r7, #0]
 800bb06:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800bb08:	68bb      	ldr	r3, [r7, #8]
 800bb0a:	0a1b      	lsrs	r3, r3, #8
 800bb0c:	b29b      	uxth	r3, r3
 800bb0e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800bb12:	b29a      	uxth	r2, r3
 800bb14:	68bb      	ldr	r3, [r7, #8]
 800bb16:	0e1b      	lsrs	r3, r3, #24
 800bb18:	b29b      	uxth	r3, r3
 800bb1a:	4313      	orrs	r3, r2
 800bb1c:	b29a      	uxth	r2, r3
 800bb1e:	683b      	ldr	r3, [r7, #0]
 800bb20:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	061a      	lsls	r2, r3, #24
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	021b      	lsls	r3, r3, #8
 800bb2a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bb2e:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	0a1b      	lsrs	r3, r3, #8
 800bb34:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800bb38:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	0e1b      	lsrs	r3, r3, #24
 800bb3e:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800bb40:	683b      	ldr	r3, [r7, #0]
 800bb42:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800bb44:	693b      	ldr	r3, [r7, #16]
 800bb46:	b2da      	uxtb	r2, r3
 800bb48:	683b      	ldr	r3, [r7, #0]
 800bb4a:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800bb4c:	693b      	ldr	r3, [r7, #16]
 800bb4e:	0a1b      	lsrs	r3, r3, #8
 800bb50:	b2da      	uxtb	r2, r3
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800bb56:	693b      	ldr	r3, [r7, #16]
 800bb58:	0d1b      	lsrs	r3, r3, #20
 800bb5a:	b2db      	uxtb	r3, r3
 800bb5c:	f003 030f 	and.w	r3, r3, #15
 800bb60:	b2da      	uxtb	r2, r3
 800bb62:	683b      	ldr	r3, [r7, #0]
 800bb64:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800bb66:	693b      	ldr	r3, [r7, #16]
 800bb68:	0c1b      	lsrs	r3, r3, #16
 800bb6a:	b29b      	uxth	r3, r3
 800bb6c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800bb70:	b29a      	uxth	r2, r3
 800bb72:	697b      	ldr	r3, [r7, #20]
 800bb74:	b29b      	uxth	r3, r3
 800bb76:	b2db      	uxtb	r3, r3
 800bb78:	b29b      	uxth	r3, r3
 800bb7a:	4313      	orrs	r3, r2
 800bb7c:	b29a      	uxth	r2, r3
 800bb7e:	683b      	ldr	r3, [r7, #0]
 800bb80:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800bb82:	697b      	ldr	r3, [r7, #20]
 800bb84:	0a9b      	lsrs	r3, r3, #10
 800bb86:	b2db      	uxtb	r3, r3
 800bb88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bb8c:	b2da      	uxtb	r2, r3
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800bb92:	697b      	ldr	r3, [r7, #20]
 800bb94:	0a1b      	lsrs	r3, r3, #8
 800bb96:	b2db      	uxtb	r3, r3
 800bb98:	f003 0303 	and.w	r3, r3, #3
 800bb9c:	b2da      	uxtb	r2, r3
 800bb9e:	683b      	ldr	r3, [r7, #0]
 800bba0:	73da      	strb	r2, [r3, #15]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800bba2:	697b      	ldr	r3, [r7, #20]
 800bba4:	091b      	lsrs	r3, r3, #4
 800bba6:	b2db      	uxtb	r3, r3
 800bba8:	f003 030f 	and.w	r3, r3, #15
 800bbac:	b2da      	uxtb	r2, r3
 800bbae:	683b      	ldr	r3, [r7, #0]
 800bbb0:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800bbb2:	697b      	ldr	r3, [r7, #20]
 800bbb4:	b2db      	uxtb	r3, r3
 800bbb6:	f003 030f 	and.w	r3, r3, #15
 800bbba:	b2da      	uxtb	r2, r3
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800bbc0:	69bb      	ldr	r3, [r7, #24]
 800bbc2:	0e1b      	lsrs	r3, r3, #24
 800bbc4:	b2da      	uxtb	r2, r3
 800bbc6:	683b      	ldr	r3, [r7, #0]
 800bbc8:	749a      	strb	r2, [r3, #18]
#endif
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	f003 f832 	bl	800ec3c <SDMMC_CmdBlockLength>
 800bbd8:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 800bbda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d00d      	beq.n	800bbfc <HAL_SD_GetCardStatus+0x15c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	4a08      	ldr	r2, [pc, #32]	; (800bc08 <HAL_SD_GetCardStatus+0x168>)
 800bbe6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bbec:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	2201      	movs	r2, #1
 800bbf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800bbf6:	2301      	movs	r3, #1
 800bbf8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }

  return status;
 800bbfc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800bc00:	4618      	mov	r0, r3
 800bc02:	3750      	adds	r7, #80	; 0x50
 800bc04:	46bd      	mov	sp, r7
 800bc06:	bd80      	pop	{r7, pc}
 800bc08:	1fe00fff 	.word	0x1fe00fff

0800bc0c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800bc0c:	b480      	push	{r7}
 800bc0e:	b083      	sub	sp, #12
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
 800bc14:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bc1a:	683b      	ldr	r3, [r7, #0]
 800bc1c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bc2a:	683b      	ldr	r3, [r7, #0]
 800bc2c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800bc32:	683b      	ldr	r3, [r7, #0]
 800bc34:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bc3a:	683b      	ldr	r3, [r7, #0]
 800bc3c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800bc42:	683b      	ldr	r3, [r7, #0]
 800bc44:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bc4a:	683b      	ldr	r3, [r7, #0]
 800bc4c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800bc52:	683b      	ldr	r3, [r7, #0]
 800bc54:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800bc56:	2300      	movs	r3, #0
}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	370c      	adds	r7, #12
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc62:	4770      	bx	lr

0800bc64 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800bc64:	b5b0      	push	{r4, r5, r7, lr}
 800bc66:	b090      	sub	sp, #64	; 0x40
 800bc68:	af04      	add	r7, sp, #16
 800bc6a:	6078      	str	r0, [r7, #4]
 800bc6c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800bc6e:	2300      	movs	r3, #0
 800bc70:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	2203      	movs	r2, #3
 800bc78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc80:	2b03      	cmp	r3, #3
 800bc82:	d02e      	beq.n	800bce2 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800bc84:	683b      	ldr	r3, [r7, #0]
 800bc86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bc8a:	d106      	bne.n	800bc9a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc90:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	639a      	str	r2, [r3, #56]	; 0x38
 800bc98:	e029      	b.n	800bcee <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800bc9a:	683b      	ldr	r3, [r7, #0]
 800bc9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bca0:	d10a      	bne.n	800bcb8 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800bca2:	6878      	ldr	r0, [r7, #4]
 800bca4:	f000 fbd6 	bl	800c454 <SD_WideBus_Enable>
 800bca8:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bcae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcb0:	431a      	orrs	r2, r3
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	639a      	str	r2, [r3, #56]	; 0x38
 800bcb6:	e01a      	b.n	800bcee <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800bcb8:	683b      	ldr	r3, [r7, #0]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d10a      	bne.n	800bcd4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800bcbe:	6878      	ldr	r0, [r7, #4]
 800bcc0:	f000 fc13 	bl	800c4ea <SD_WideBus_Disable>
 800bcc4:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bcca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bccc:	431a      	orrs	r2, r3
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	639a      	str	r2, [r3, #56]	; 0x38
 800bcd2:	e00c      	b.n	800bcee <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcd8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	639a      	str	r2, [r3, #56]	; 0x38
 800bce0:	e005      	b.n	800bcee <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bce6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d007      	beq.n	800bd06 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	4a60      	ldr	r2, [pc, #384]	; (800be7c <HAL_SD_ConfigWideBusOperation+0x218>)
 800bcfc:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800bcfe:	2301      	movs	r3, #1
 800bd00:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800bd04:	e097      	b.n	800be36 <HAL_SD_ConfigWideBusOperation+0x1d2>
  }
  else
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 800bd06:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800bd0a:	f7fd feb9 	bl	8009a80 <HAL_RCCEx_GetPeriphCLKFreq>
 800bd0e:	6278      	str	r0, [r7, #36]	; 0x24
    if (sdmmc_clk != 0U)
 800bd10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	f000 8086 	beq.w	800be24 <HAL_SD_ConfigWideBusOperation+0x1c0>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	685b      	ldr	r3, [r3, #4]
 800bd1c:	60fb      	str	r3, [r7, #12]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
      Init.ClockBypass         = hsd->Init.ClockBypass;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	689b      	ldr	r3, [r3, #8]
 800bd22:	613b      	str	r3, [r7, #16]
      Init.BusWide             = WideMode;
 800bd24:	683b      	ldr	r3, [r7, #0]
 800bd26:	617b      	str	r3, [r7, #20]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	691b      	ldr	r3, [r3, #16]
 800bd2c:	61bb      	str	r3, [r7, #24]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	695a      	ldr	r2, [r3, #20]
 800bd32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd34:	4952      	ldr	r1, [pc, #328]	; (800be80 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800bd36:	fba1 1303 	umull	r1, r3, r1, r3
 800bd3a:	0e1b      	lsrs	r3, r3, #24
 800bd3c:	429a      	cmp	r2, r3
 800bd3e:	d303      	bcc.n	800bd48 <HAL_SD_ConfigWideBusOperation+0xe4>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	695b      	ldr	r3, [r3, #20]
 800bd44:	61fb      	str	r3, [r7, #28]
 800bd46:	e05a      	b.n	800bdfe <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bd50:	d103      	bne.n	800bd5a <HAL_SD_ConfigWideBusOperation+0xf6>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	695b      	ldr	r3, [r3, #20]
 800bd56:	61fb      	str	r3, [r7, #28]
 800bd58:	e051      	b.n	800bdfe <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd62:	d126      	bne.n	800bdb2 <HAL_SD_ConfigWideBusOperation+0x14e>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	695b      	ldr	r3, [r3, #20]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d10e      	bne.n	800bd8a <HAL_SD_ConfigWideBusOperation+0x126>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800bd6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd6e:	4a45      	ldr	r2, [pc, #276]	; (800be84 <HAL_SD_ConfigWideBusOperation+0x220>)
 800bd70:	4293      	cmp	r3, r2
 800bd72:	d906      	bls.n	800bd82 <HAL_SD_ConfigWideBusOperation+0x11e>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800bd74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd76:	4a42      	ldr	r2, [pc, #264]	; (800be80 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800bd78:	fba2 2303 	umull	r2, r3, r2, r3
 800bd7c:	0e5b      	lsrs	r3, r3, #25
 800bd7e:	61fb      	str	r3, [r7, #28]
 800bd80:	e03d      	b.n	800bdfe <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	695b      	ldr	r3, [r3, #20]
 800bd86:	61fb      	str	r3, [r7, #28]
 800bd88:	e039      	b.n	800bdfe <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	695b      	ldr	r3, [r3, #20]
 800bd8e:	005b      	lsls	r3, r3, #1
 800bd90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bd92:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd96:	4a3b      	ldr	r2, [pc, #236]	; (800be84 <HAL_SD_ConfigWideBusOperation+0x220>)
 800bd98:	4293      	cmp	r3, r2
 800bd9a:	d906      	bls.n	800bdaa <HAL_SD_ConfigWideBusOperation+0x146>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800bd9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd9e:	4a38      	ldr	r2, [pc, #224]	; (800be80 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800bda0:	fba2 2303 	umull	r2, r3, r2, r3
 800bda4:	0e5b      	lsrs	r3, r3, #25
 800bda6:	61fb      	str	r3, [r7, #28]
 800bda8:	e029      	b.n	800bdfe <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	695b      	ldr	r3, [r3, #20]
 800bdae:	61fb      	str	r3, [r7, #28]
 800bdb0:	e025      	b.n	800bdfe <HAL_SD_ConfigWideBusOperation+0x19a>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	695b      	ldr	r3, [r3, #20]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d10e      	bne.n	800bdd8 <HAL_SD_ConfigWideBusOperation+0x174>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800bdba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdbc:	4a32      	ldr	r2, [pc, #200]	; (800be88 <HAL_SD_ConfigWideBusOperation+0x224>)
 800bdbe:	4293      	cmp	r3, r2
 800bdc0:	d906      	bls.n	800bdd0 <HAL_SD_ConfigWideBusOperation+0x16c>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800bdc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdc4:	4a2e      	ldr	r2, [pc, #184]	; (800be80 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800bdc6:	fba2 2303 	umull	r2, r3, r2, r3
 800bdca:	0e1b      	lsrs	r3, r3, #24
 800bdcc:	61fb      	str	r3, [r7, #28]
 800bdce:	e016      	b.n	800bdfe <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	695b      	ldr	r3, [r3, #20]
 800bdd4:	61fb      	str	r3, [r7, #28]
 800bdd6:	e012      	b.n	800bdfe <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	695b      	ldr	r3, [r3, #20]
 800bddc:	005b      	lsls	r3, r3, #1
 800bdde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bde0:	fbb2 f3f3 	udiv	r3, r2, r3
 800bde4:	4a28      	ldr	r2, [pc, #160]	; (800be88 <HAL_SD_ConfigWideBusOperation+0x224>)
 800bde6:	4293      	cmp	r3, r2
 800bde8:	d906      	bls.n	800bdf8 <HAL_SD_ConfigWideBusOperation+0x194>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800bdea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdec:	4a24      	ldr	r2, [pc, #144]	; (800be80 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800bdee:	fba2 2303 	umull	r2, r3, r2, r3
 800bdf2:	0e1b      	lsrs	r3, r3, #24
 800bdf4:	61fb      	str	r3, [r7, #28]
 800bdf6:	e002      	b.n	800bdfe <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	695b      	ldr	r3, [r3, #20]
 800bdfc:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      Init.Transceiver = hsd->Init.Transceiver;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	699b      	ldr	r3, [r3, #24]
 800be02:	623b      	str	r3, [r7, #32]
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
      }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      (void)SDMMC_Init(hsd->Instance, Init);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	681d      	ldr	r5, [r3, #0]
 800be08:	466c      	mov	r4, sp
 800be0a:	f107 0318 	add.w	r3, r7, #24
 800be0e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800be12:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800be16:	f107 030c 	add.w	r3, r7, #12
 800be1a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800be1c:	4628      	mov	r0, r5
 800be1e:	f002 fe2f 	bl	800ea80 <SDMMC_Init>
 800be22:	e008      	b.n	800be36 <HAL_SD_ConfigWideBusOperation+0x1d2>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be28:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	639a      	str	r2, [r3, #56]	; 0x38
      status = HAL_ERROR;
 800be30:	2301      	movs	r3, #1
 800be32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800be3e:	4618      	mov	r0, r3
 800be40:	f002 fefc 	bl	800ec3c <SDMMC_CmdBlockLength>
 800be44:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800be46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d00c      	beq.n	800be66 <HAL_SD_ConfigWideBusOperation+0x202>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	4a0a      	ldr	r2, [pc, #40]	; (800be7c <HAL_SD_ConfigWideBusOperation+0x218>)
 800be52:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800be58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be5a:	431a      	orrs	r2, r3
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800be60:	2301      	movs	r3, #1
 800be62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	2201      	movs	r2, #1
 800be6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 800be6e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800be72:	4618      	mov	r0, r3
 800be74:	3730      	adds	r7, #48	; 0x30
 800be76:	46bd      	mov	sp, r7
 800be78:	bdb0      	pop	{r4, r5, r7, pc}
 800be7a:	bf00      	nop
 800be7c:	1fe00fff 	.word	0x1fe00fff
 800be80:	55e63b89 	.word	0x55e63b89
 800be84:	02faf080 	.word	0x02faf080
 800be88:	017d7840 	.word	0x017d7840

0800be8c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b086      	sub	sp, #24
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800be94:	2300      	movs	r3, #0
 800be96:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800be98:	f107 030c 	add.w	r3, r7, #12
 800be9c:	4619      	mov	r1, r3
 800be9e:	6878      	ldr	r0, [r7, #4]
 800bea0:	f000 fab0 	bl	800c404 <SD_SendStatus>
 800bea4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bea6:	697b      	ldr	r3, [r7, #20]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d005      	beq.n	800beb8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800beb0:	697b      	ldr	r3, [r7, #20]
 800beb2:	431a      	orrs	r2, r3
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	0a5b      	lsrs	r3, r3, #9
 800bebc:	f003 030f 	and.w	r3, r3, #15
 800bec0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800bec2:	693b      	ldr	r3, [r7, #16]
}
 800bec4:	4618      	mov	r0, r3
 800bec6:	3718      	adds	r7, #24
 800bec8:	46bd      	mov	sp, r7
 800beca:	bd80      	pop	{r7, pc}

0800becc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800becc:	b5b0      	push	{r4, r5, r7, lr}
 800bece:	b090      	sub	sp, #64	; 0x40
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800bed4:	2301      	movs	r3, #1
 800bed6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	4618      	mov	r0, r3
 800bede:	f002 fe29 	bl	800eb34 <SDMMC_GetPowerState>
 800bee2:	4603      	mov	r3, r0
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d102      	bne.n	800beee <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bee8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800beec:	e0a9      	b.n	800c042 <SD_InitCard+0x176>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bef2:	2b03      	cmp	r3, #3
 800bef4:	d02e      	beq.n	800bf54 <SD_InitCard+0x88>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	4618      	mov	r0, r3
 800befc:	f003 f86e 	bl	800efdc <SDMMC_CmdSendCID>
 800bf00:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800bf02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d001      	beq.n	800bf0c <SD_InitCard+0x40>
    {
      return errorstate;
 800bf08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf0a:	e09a      	b.n	800c042 <SD_InitCard+0x176>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	2100      	movs	r1, #0
 800bf12:	4618      	mov	r0, r3
 800bf14:	f002 fe53 	bl	800ebbe <SDMMC_GetResponse>
 800bf18:	4602      	mov	r2, r0
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	2104      	movs	r1, #4
 800bf24:	4618      	mov	r0, r3
 800bf26:	f002 fe4a 	bl	800ebbe <SDMMC_GetResponse>
 800bf2a:	4602      	mov	r2, r0
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	2108      	movs	r1, #8
 800bf36:	4618      	mov	r0, r3
 800bf38:	f002 fe41 	bl	800ebbe <SDMMC_GetResponse>
 800bf3c:	4602      	mov	r2, r0
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	210c      	movs	r1, #12
 800bf48:	4618      	mov	r0, r3
 800bf4a:	f002 fe38 	bl	800ebbe <SDMMC_GetResponse>
 800bf4e:	4602      	mov	r2, r0
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	67da      	str	r2, [r3, #124]	; 0x7c
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf58:	2b03      	cmp	r3, #3
 800bf5a:	d00d      	beq.n	800bf78 <SD_InitCard+0xac>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	f107 020e 	add.w	r2, r7, #14
 800bf64:	4611      	mov	r1, r2
 800bf66:	4618      	mov	r0, r3
 800bf68:	f003 f877 	bl	800f05a <SDMMC_CmdSetRelAdd>
 800bf6c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800bf6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d001      	beq.n	800bf78 <SD_InitCard+0xac>
    {
      return errorstate;
 800bf74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf76:	e064      	b.n	800c042 <SD_InitCard+0x176>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf7c:	2b03      	cmp	r3, #3
 800bf7e:	d036      	beq.n	800bfee <SD_InitCard+0x122>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800bf80:	89fb      	ldrh	r3, [r7, #14]
 800bf82:	461a      	mov	r2, r3
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	649a      	str	r2, [r3, #72]	; 0x48

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681a      	ldr	r2, [r3, #0]
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf90:	041b      	lsls	r3, r3, #16
 800bf92:	4619      	mov	r1, r3
 800bf94:	4610      	mov	r0, r2
 800bf96:	f003 f840 	bl	800f01a <SDMMC_CmdSendCSD>
 800bf9a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800bf9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d001      	beq.n	800bfa6 <SD_InitCard+0xda>
    {
      return errorstate;
 800bfa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bfa4:	e04d      	b.n	800c042 <SD_InitCard+0x176>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	2100      	movs	r1, #0
 800bfac:	4618      	mov	r0, r3
 800bfae:	f002 fe06 	bl	800ebbe <SDMMC_GetResponse>
 800bfb2:	4602      	mov	r2, r0
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	2104      	movs	r1, #4
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	f002 fdfd 	bl	800ebbe <SDMMC_GetResponse>
 800bfc4:	4602      	mov	r2, r0
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	2108      	movs	r1, #8
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	f002 fdf4 	bl	800ebbe <SDMMC_GetResponse>
 800bfd6:	4602      	mov	r2, r0
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	210c      	movs	r1, #12
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	f002 fdeb 	bl	800ebbe <SDMMC_GetResponse>
 800bfe8:	4602      	mov	r2, r0
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	66da      	str	r2, [r3, #108]	; 0x6c
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	2104      	movs	r1, #4
 800bff4:	4618      	mov	r0, r3
 800bff6:	f002 fde2 	bl	800ebbe <SDMMC_GetResponse>
 800bffa:	4603      	mov	r3, r0
 800bffc:	0d1a      	lsrs	r2, r3, #20
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800c002:	f107 0310 	add.w	r3, r7, #16
 800c006:	4619      	mov	r1, r3
 800c008:	6878      	ldr	r0, [r7, #4]
 800c00a:	f7ff fba5 	bl	800b758 <HAL_SD_GetCardCSD>
 800c00e:	4603      	mov	r3, r0
 800c010:	2b00      	cmp	r3, #0
 800c012:	d002      	beq.n	800c01a <SD_InitCard+0x14e>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c014:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c018:	e013      	b.n	800c042 <SD_InitCard+0x176>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	6819      	ldr	r1, [r3, #0]
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c022:	041b      	lsls	r3, r3, #16
 800c024:	2200      	movs	r2, #0
 800c026:	461c      	mov	r4, r3
 800c028:	4615      	mov	r5, r2
 800c02a:	4622      	mov	r2, r4
 800c02c:	462b      	mov	r3, r5
 800c02e:	4608      	mov	r0, r1
 800c030:	f002 feea 	bl	800ee08 <SDMMC_CmdSelDesel>
 800c034:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800c036:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d001      	beq.n	800c040 <SD_InitCard+0x174>
  {
    return errorstate;
 800c03c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c03e:	e000      	b.n	800c042 <SD_InitCard+0x176>
  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800c040:	2300      	movs	r3, #0
}
 800c042:	4618      	mov	r0, r3
 800c044:	3740      	adds	r7, #64	; 0x40
 800c046:	46bd      	mov	sp, r7
 800c048:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800c04c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800c04c:	b580      	push	{r7, lr}
 800c04e:	b088      	sub	sp, #32
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c054:	2300      	movs	r3, #0
 800c056:	60fb      	str	r3, [r7, #12]
  uint32_t response = 0U, validvoltage = 0U;
 800c058:	2300      	movs	r3, #0
 800c05a:	61fb      	str	r3, [r7, #28]
 800c05c:	2300      	movs	r3, #0
 800c05e:	61bb      	str	r3, [r7, #24]
  uint32_t errorstate;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
 800c060:	f7f9 f9c2 	bl	80053e8 <HAL_GetTick>
 800c064:	6178      	str	r0, [r7, #20]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	4618      	mov	r0, r3
 800c06c:	f002 fef0 	bl	800ee50 <SDMMC_CmdGoIdleState>
 800c070:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c072:	693b      	ldr	r3, [r7, #16]
 800c074:	2b00      	cmp	r3, #0
 800c076:	d001      	beq.n	800c07c <SD_PowerON+0x30>
  {
    return errorstate;
 800c078:	693b      	ldr	r3, [r7, #16]
 800c07a:	e0ed      	b.n	800c258 <SD_PowerON+0x20c>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	4618      	mov	r0, r3
 800c082:	f002 ff03 	bl	800ee8c <SDMMC_CmdOperCond>
 800c086:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c088:	693b      	ldr	r3, [r7, #16]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d00d      	beq.n	800c0aa <SD_PowerON+0x5e>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	2200      	movs	r2, #0
 800c092:	641a      	str	r2, [r3, #64]	; 0x40
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	4618      	mov	r0, r3
 800c09a:	f002 fed9 	bl	800ee50 <SDMMC_CmdGoIdleState>
 800c09e:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c0a0:	693b      	ldr	r3, [r7, #16]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d004      	beq.n	800c0b0 <SD_PowerON+0x64>
    {
      return errorstate;
 800c0a6:	693b      	ldr	r3, [r7, #16]
 800c0a8:	e0d6      	b.n	800c258 <SD_PowerON+0x20c>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	2201      	movs	r2, #1
 800c0ae:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0b4:	2b01      	cmp	r3, #1
 800c0b6:	d137      	bne.n	800c128 <SD_PowerON+0xdc>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	2100      	movs	r1, #0
 800c0be:	4618      	mov	r0, r3
 800c0c0:	f002 ff04 	bl	800eecc <SDMMC_CmdAppCommand>
 800c0c4:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c0c6:	693b      	ldr	r3, [r7, #16]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d02d      	beq.n	800c128 <SD_PowerON+0xdc>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c0cc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c0d0:	e0c2      	b.n	800c258 <SD_PowerON+0x20c>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	2100      	movs	r1, #0
 800c0d8:	4618      	mov	r0, r3
 800c0da:	f002 fef7 	bl	800eecc <SDMMC_CmdAppCommand>
 800c0de:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c0e0:	693b      	ldr	r3, [r7, #16]
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d001      	beq.n	800c0ea <SD_PowerON+0x9e>
    {
      return errorstate;
 800c0e6:	693b      	ldr	r3, [r7, #16]
 800c0e8:	e0b6      	b.n	800c258 <SD_PowerON+0x20c>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	495c      	ldr	r1, [pc, #368]	; (800c260 <SD_PowerON+0x214>)
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	f002 ff0e 	bl	800ef12 <SDMMC_CmdAppOperCommand>
 800c0f6:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c0f8:	693b      	ldr	r3, [r7, #16]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d002      	beq.n	800c104 <SD_PowerON+0xb8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c0fe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c102:	e0a9      	b.n	800c258 <SD_PowerON+0x20c>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	2100      	movs	r1, #0
 800c10a:	4618      	mov	r0, r3
 800c10c:	f002 fd57 	bl	800ebbe <SDMMC_GetResponse>
 800c110:	61f8      	str	r0, [r7, #28]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800c112:	69fb      	ldr	r3, [r7, #28]
 800c114:	0fdb      	lsrs	r3, r3, #31
 800c116:	2b01      	cmp	r3, #1
 800c118:	d101      	bne.n	800c11e <SD_PowerON+0xd2>
 800c11a:	2301      	movs	r3, #1
 800c11c:	e000      	b.n	800c120 <SD_PowerON+0xd4>
 800c11e:	2300      	movs	r3, #0
 800c120:	61bb      	str	r3, [r7, #24]

    count++;
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	3301      	adds	r3, #1
 800c126:	60fb      	str	r3, [r7, #12]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800c12e:	4293      	cmp	r3, r2
 800c130:	d802      	bhi.n	800c138 <SD_PowerON+0xec>
 800c132:	69bb      	ldr	r3, [r7, #24]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d0cc      	beq.n	800c0d2 <SD_PowerON+0x86>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800c13e:	4293      	cmp	r3, r2
 800c140:	d902      	bls.n	800c148 <SD_PowerON+0xfc>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800c142:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c146:	e087      	b.n	800c258 <SD_PowerON+0x20c>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800c148:	69fb      	ldr	r3, [r7, #28]
 800c14a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d07e      	beq.n	800c250 <SD_PowerON+0x204>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	2201      	movs	r2, #1
 800c156:	63da      	str	r2, [r3, #60]	; 0x3c
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	699b      	ldr	r3, [r3, #24]
 800c15c:	2b01      	cmp	r3, #1
 800c15e:	d17a      	bne.n	800c256 <SD_PowerON+0x20a>
    {
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 800c160:	69fb      	ldr	r3, [r7, #28]
 800c162:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c166:	2b00      	cmp	r3, #0
 800c168:	d075      	beq.n	800c256 <SD_PowerON+0x20a>
      {
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c170:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Start switching procedue */
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	681a      	ldr	r2, [r3, #0]
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	f042 0208 	orr.w	r2, r2, #8
 800c180:	601a      	str	r2, [r3, #0]

        /* Send CMD11 to switch 1.8V mode */
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	4618      	mov	r0, r3
 800c188:	f002 ffce 	bl	800f128 <SDMMC_CmdVoltageSwitch>
 800c18c:	6138      	str	r0, [r7, #16]
        if(errorstate != HAL_SD_ERROR_NONE)
 800c18e:	693b      	ldr	r3, [r7, #16]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d00c      	beq.n	800c1ae <SD_PowerON+0x162>
        {
          return errorstate;
 800c194:	693b      	ldr	r3, [r7, #16]
 800c196:	e05f      	b.n	800c258 <SD_PowerON+0x20c>
        }

        /* Check to CKSTOP */
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
        {
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800c198:	f7f9 f926 	bl	80053e8 <HAL_GetTick>
 800c19c:	4602      	mov	r2, r0
 800c19e:	697b      	ldr	r3, [r7, #20]
 800c1a0:	1ad3      	subs	r3, r2, r3
 800c1a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c1a6:	d102      	bne.n	800c1ae <SD_PowerON+0x162>
          {
            return HAL_SD_ERROR_TIMEOUT;
 800c1a8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c1ac:	e054      	b.n	800c258 <SD_PowerON+0x20c>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c1b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c1b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c1bc:	d1ec      	bne.n	800c198 <SD_PowerON+0x14c>
          }
        }

        /* Clear CKSTOP Flag */
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800c1c6:	639a      	str	r2, [r3, #56]	; 0x38

        /* Check to BusyD0 */
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c1ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c1d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c1d6:	d002      	beq.n	800c1de <SD_PowerON+0x192>
        {
          /* Error when activate Voltage Switch in SDMMC Peripheral */
          return SDMMC_ERROR_UNSUPPORTED_FEATURE;
 800c1d8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c1dc:	e03c      	b.n	800c258 <SD_PowerON+0x20c>
        {
          /* Enable Transceiver Switch PIN */
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->DriveTransceiver_1_8V_Callback(SET);
#else
          HAL_SDEx_DriveTransceiver_1_8V_Callback(SET);
 800c1de:	2001      	movs	r0, #1
 800c1e0:	f000 fa9e 	bl	800c720 <HAL_SDEx_DriveTransceiver_1_8V_Callback>
#endif

          /* Switch ready */
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	681a      	ldr	r2, [r3, #0]
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	f042 0204 	orr.w	r2, r2, #4
 800c1f2:	601a      	str	r2, [r3, #0]

          /* Check VSWEND Flag */
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 800c1f4:	e00a      	b.n	800c20c <SD_PowerON+0x1c0>
          {
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800c1f6:	f7f9 f8f7 	bl	80053e8 <HAL_GetTick>
 800c1fa:	4602      	mov	r2, r0
 800c1fc:	697b      	ldr	r3, [r7, #20]
 800c1fe:	1ad3      	subs	r3, r2, r3
 800c200:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c204:	d102      	bne.n	800c20c <SD_PowerON+0x1c0>
            {
              return HAL_SD_ERROR_TIMEOUT;
 800c206:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c20a:	e025      	b.n	800c258 <SD_PowerON+0x20c>
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c216:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c21a:	d1ec      	bne.n	800c1f6 <SD_PowerON+0x1aa>
            }
          }

          /* Clear VSWEND Flag */
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800c224:	639a      	str	r2, [r3, #56]	; 0x38

          /* Check BusyD0 status */
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c22c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c230:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c234:	d102      	bne.n	800c23c <SD_PowerON+0x1f0>
          {
            /* Error when enabling 1.8V mode */
            return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800c236:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c23a:	e00d      	b.n	800c258 <SD_PowerON+0x20c>
          }
          /* Switch to 1.8V OK */

          /* Disable VSWITCH FLAG from SDMMC Peripheral */
          hsd->Instance->POWER = 0x13U;
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	2213      	movs	r2, #19
 800c242:	601a      	str	r2, [r3, #0]

          /* Clean Status flags */
          hsd->Instance->ICR = 0xFFFFFFFFU;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c24c:	639a      	str	r2, [r3, #56]	; 0x38
 800c24e:	e002      	b.n	800c256 <SD_PowerON+0x20a>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	2200      	movs	r2, #0
 800c254:	63da      	str	r2, [r3, #60]	; 0x3c
  }


  return HAL_SD_ERROR_NONE;
 800c256:	2300      	movs	r3, #0
}
 800c258:	4618      	mov	r0, r3
 800c25a:	3720      	adds	r7, #32
 800c25c:	46bd      	mov	sp, r7
 800c25e:	bd80      	pop	{r7, pc}
 800c260:	c1100000 	.word	0xc1100000

0800c264 <SD_SendSDStatus>:
  * @param  pSDstatus Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800c264:	b580      	push	{r7, lr}
 800c266:	b08c      	sub	sp, #48	; 0x30
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
 800c26c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800c26e:	f7f9 f8bb 	bl	80053e8 <HAL_GetTick>
 800c272:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800c274:	683b      	ldr	r3, [r7, #0]
 800c276:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	2100      	movs	r1, #0
 800c27e:	4618      	mov	r0, r3
 800c280:	f002 fc9d 	bl	800ebbe <SDMMC_GetResponse>
 800c284:	4603      	mov	r3, r0
 800c286:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c28a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c28e:	d102      	bne.n	800c296 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800c290:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c294:	e0b0      	b.n	800c3f8 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	2140      	movs	r1, #64	; 0x40
 800c29c:	4618      	mov	r0, r3
 800c29e:	f002 fccd 	bl	800ec3c <SDMMC_CmdBlockLength>
 800c2a2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c2a4:	6a3b      	ldr	r3, [r7, #32]
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d005      	beq.n	800c2b6 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 800c2b2:	6a3b      	ldr	r3, [r7, #32]
 800c2b4:	e0a0      	b.n	800c3f8 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681a      	ldr	r2, [r3, #0]
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c2be:	041b      	lsls	r3, r3, #16
 800c2c0:	4619      	mov	r1, r3
 800c2c2:	4610      	mov	r0, r2
 800c2c4:	f002 fe02 	bl	800eecc <SDMMC_CmdAppCommand>
 800c2c8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c2ca:	6a3b      	ldr	r3, [r7, #32]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d005      	beq.n	800c2dc <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 800c2d8:	6a3b      	ldr	r3, [r7, #32]
 800c2da:	e08d      	b.n	800c3f8 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c2dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c2e0:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800c2e2:	2340      	movs	r3, #64	; 0x40
 800c2e4:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800c2e6:	2360      	movs	r3, #96	; 0x60
 800c2e8:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800c2ea:	2302      	movs	r3, #2
 800c2ec:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800c2f2:	2301      	movs	r3, #1
 800c2f4:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	f107 0208 	add.w	r2, r7, #8
 800c2fe:	4611      	mov	r1, r2
 800c300:	4618      	mov	r0, r3
 800c302:	f002 fc6f 	bl	800ebe4 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	4618      	mov	r0, r3
 800c30c:	f002 feea 	bl	800f0e4 <SDMMC_CmdStatusRegister>
 800c310:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c312:	6a3b      	ldr	r3, [r7, #32]
 800c314:	2b00      	cmp	r3, #0
 800c316:	d02b      	beq.n	800c370 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 800c320:	6a3b      	ldr	r3, [r7, #32]
 800c322:	e069      	b.n	800c3f8 <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
#else
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c32a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d013      	beq.n	800c35a <SD_SendSDStatus+0xf6>
    {
      for(count = 0U; count < 8U; count++)
 800c332:	2300      	movs	r3, #0
 800c334:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c336:	e00d      	b.n	800c354 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	4618      	mov	r0, r3
 800c33e:	f002 fbc9 	bl	800ead4 <SDMMC_ReadFIFO>
 800c342:	4602      	mov	r2, r0
 800c344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c346:	601a      	str	r2, [r3, #0]
        pData++;
 800c348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c34a:	3304      	adds	r3, #4
 800c34c:	62bb      	str	r3, [r7, #40]	; 0x28
      for(count = 0U; count < 8U; count++)
 800c34e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c350:	3301      	adds	r3, #1
 800c352:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c356:	2b07      	cmp	r3, #7
 800c358:	d9ee      	bls.n	800c338 <SD_SendSDStatus+0xd4>
      }
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800c35a:	f7f9 f845 	bl	80053e8 <HAL_GetTick>
 800c35e:	4602      	mov	r2, r0
 800c360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c362:	1ad3      	subs	r3, r2, r3
 800c364:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c368:	d102      	bne.n	800c370 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800c36a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c36e:	e043      	b.n	800c3f8 <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c376:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d0d2      	beq.n	800c324 <SD_SendSDStatus+0xc0>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c384:	f003 0308 	and.w	r3, r3, #8
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d001      	beq.n	800c390 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800c38c:	2308      	movs	r3, #8
 800c38e:	e033      	b.n	800c3f8 <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c396:	f003 0302 	and.w	r3, r3, #2
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d001      	beq.n	800c3a2 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800c39e:	2302      	movs	r3, #2
 800c3a0:	e02a      	b.n	800c3f8 <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c3a8:	f003 0320 	and.w	r3, r3, #32
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d017      	beq.n	800c3e0 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800c3b0:	2320      	movs	r3, #32
 800c3b2:	e021      	b.n	800c3f8 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
#else
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)))
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	f002 fb8b 	bl	800ead4 <SDMMC_ReadFIFO>
 800c3be:	4602      	mov	r2, r0
 800c3c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3c2:	601a      	str	r2, [r3, #0]
    pData++;
 800c3c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3c6:	3304      	adds	r3, #4
 800c3c8:	62bb      	str	r3, [r7, #40]	; 0x28

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800c3ca:	f7f9 f80d 	bl	80053e8 <HAL_GetTick>
 800c3ce:	4602      	mov	r2, r0
 800c3d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3d2:	1ad3      	subs	r3, r2, r3
 800c3d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c3d8:	d102      	bne.n	800c3e0 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800c3da:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c3de:	e00b      	b.n	800c3f8 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c3e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d1e2      	bne.n	800c3b4 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	4a03      	ldr	r2, [pc, #12]	; (800c400 <SD_SendSDStatus+0x19c>)
 800c3f4:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800c3f6:	2300      	movs	r3, #0
}
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	3730      	adds	r7, #48	; 0x30
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	bd80      	pop	{r7, pc}
 800c400:	18000f3a 	.word	0x18000f3a

0800c404 <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800c404:	b580      	push	{r7, lr}
 800c406:	b084      	sub	sp, #16
 800c408:	af00      	add	r7, sp, #0
 800c40a:	6078      	str	r0, [r7, #4]
 800c40c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800c40e:	683b      	ldr	r3, [r7, #0]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d102      	bne.n	800c41a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800c414:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c418:	e018      	b.n	800c44c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	681a      	ldr	r2, [r3, #0]
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c422:	041b      	lsls	r3, r3, #16
 800c424:	4619      	mov	r1, r3
 800c426:	4610      	mov	r0, r2
 800c428:	f002 fe39 	bl	800f09e <SDMMC_CmdSendStatus>
 800c42c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d001      	beq.n	800c438 <SD_SendStatus+0x34>
  {
    return errorstate;
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	e009      	b.n	800c44c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	2100      	movs	r1, #0
 800c43e:	4618      	mov	r0, r3
 800c440:	f002 fbbd 	bl	800ebbe <SDMMC_GetResponse>
 800c444:	4602      	mov	r2, r0
 800c446:	683b      	ldr	r3, [r7, #0]
 800c448:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800c44a:	2300      	movs	r3, #0
}
 800c44c:	4618      	mov	r0, r3
 800c44e:	3710      	adds	r7, #16
 800c450:	46bd      	mov	sp, r7
 800c452:	bd80      	pop	{r7, pc}

0800c454 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b086      	sub	sp, #24
 800c458:	af00      	add	r7, sp, #0
 800c45a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800c45c:	2300      	movs	r3, #0
 800c45e:	60fb      	str	r3, [r7, #12]
 800c460:	2300      	movs	r3, #0
 800c462:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	2100      	movs	r1, #0
 800c46a:	4618      	mov	r0, r3
 800c46c:	f002 fba7 	bl	800ebbe <SDMMC_GetResponse>
 800c470:	4603      	mov	r3, r0
 800c472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c476:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c47a:	d102      	bne.n	800c482 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800c47c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c480:	e02f      	b.n	800c4e2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800c482:	f107 030c 	add.w	r3, r7, #12
 800c486:	4619      	mov	r1, r3
 800c488:	6878      	ldr	r0, [r7, #4]
 800c48a:	f000 f879 	bl	800c580 <SD_FindSCR>
 800c48e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c490:	697b      	ldr	r3, [r7, #20]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d001      	beq.n	800c49a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800c496:	697b      	ldr	r3, [r7, #20]
 800c498:	e023      	b.n	800c4e2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800c49a:	693b      	ldr	r3, [r7, #16]
 800c49c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d01c      	beq.n	800c4de <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	681a      	ldr	r2, [r3, #0]
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c4ac:	041b      	lsls	r3, r3, #16
 800c4ae:	4619      	mov	r1, r3
 800c4b0:	4610      	mov	r0, r2
 800c4b2:	f002 fd0b 	bl	800eecc <SDMMC_CmdAppCommand>
 800c4b6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c4b8:	697b      	ldr	r3, [r7, #20]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d001      	beq.n	800c4c2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800c4be:	697b      	ldr	r3, [r7, #20]
 800c4c0:	e00f      	b.n	800c4e2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	2102      	movs	r1, #2
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	f002 fd42 	bl	800ef52 <SDMMC_CmdBusWidth>
 800c4ce:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c4d0:	697b      	ldr	r3, [r7, #20]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d001      	beq.n	800c4da <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800c4d6:	697b      	ldr	r3, [r7, #20]
 800c4d8:	e003      	b.n	800c4e2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800c4da:	2300      	movs	r3, #0
 800c4dc:	e001      	b.n	800c4e2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800c4de:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800c4e2:	4618      	mov	r0, r3
 800c4e4:	3718      	adds	r7, #24
 800c4e6:	46bd      	mov	sp, r7
 800c4e8:	bd80      	pop	{r7, pc}

0800c4ea <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800c4ea:	b580      	push	{r7, lr}
 800c4ec:	b086      	sub	sp, #24
 800c4ee:	af00      	add	r7, sp, #0
 800c4f0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	60fb      	str	r3, [r7, #12]
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	2100      	movs	r1, #0
 800c500:	4618      	mov	r0, r3
 800c502:	f002 fb5c 	bl	800ebbe <SDMMC_GetResponse>
 800c506:	4603      	mov	r3, r0
 800c508:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c50c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c510:	d102      	bne.n	800c518 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800c512:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c516:	e02f      	b.n	800c578 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800c518:	f107 030c 	add.w	r3, r7, #12
 800c51c:	4619      	mov	r1, r3
 800c51e:	6878      	ldr	r0, [r7, #4]
 800c520:	f000 f82e 	bl	800c580 <SD_FindSCR>
 800c524:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c526:	697b      	ldr	r3, [r7, #20]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d001      	beq.n	800c530 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800c52c:	697b      	ldr	r3, [r7, #20]
 800c52e:	e023      	b.n	800c578 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800c530:	693b      	ldr	r3, [r7, #16]
 800c532:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c536:	2b00      	cmp	r3, #0
 800c538:	d01c      	beq.n	800c574 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681a      	ldr	r2, [r3, #0]
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c542:	041b      	lsls	r3, r3, #16
 800c544:	4619      	mov	r1, r3
 800c546:	4610      	mov	r0, r2
 800c548:	f002 fcc0 	bl	800eecc <SDMMC_CmdAppCommand>
 800c54c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c54e:	697b      	ldr	r3, [r7, #20]
 800c550:	2b00      	cmp	r3, #0
 800c552:	d001      	beq.n	800c558 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800c554:	697b      	ldr	r3, [r7, #20]
 800c556:	e00f      	b.n	800c578 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	2100      	movs	r1, #0
 800c55e:	4618      	mov	r0, r3
 800c560:	f002 fcf7 	bl	800ef52 <SDMMC_CmdBusWidth>
 800c564:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c566:	697b      	ldr	r3, [r7, #20]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d001      	beq.n	800c570 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800c56c:	697b      	ldr	r3, [r7, #20]
 800c56e:	e003      	b.n	800c578 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800c570:	2300      	movs	r3, #0
 800c572:	e001      	b.n	800c578 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800c574:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800c578:	4618      	mov	r0, r3
 800c57a:	3718      	adds	r7, #24
 800c57c:	46bd      	mov	sp, r7
 800c57e:	bd80      	pop	{r7, pc}

0800c580 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800c580:	b580      	push	{r7, lr}
 800c582:	b08e      	sub	sp, #56	; 0x38
 800c584:	af00      	add	r7, sp, #0
 800c586:	6078      	str	r0, [r7, #4]
 800c588:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800c58a:	f7f8 ff2d 	bl	80053e8 <HAL_GetTick>
 800c58e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800c590:	2300      	movs	r3, #0
 800c592:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800c594:	2300      	movs	r3, #0
 800c596:	60bb      	str	r3, [r7, #8]
 800c598:	2300      	movs	r3, #0
 800c59a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800c59c:	683b      	ldr	r3, [r7, #0]
 800c59e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	2108      	movs	r1, #8
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	f002 fb48 	bl	800ec3c <SDMMC_CmdBlockLength>
 800c5ac:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800c5ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d001      	beq.n	800c5b8 <SD_FindSCR+0x38>
  {
    return errorstate;
 800c5b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5b6:	e0ad      	b.n	800c714 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	681a      	ldr	r2, [r3, #0]
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c5c0:	041b      	lsls	r3, r3, #16
 800c5c2:	4619      	mov	r1, r3
 800c5c4:	4610      	mov	r0, r2
 800c5c6:	f002 fc81 	bl	800eecc <SDMMC_CmdAppCommand>
 800c5ca:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800c5cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d001      	beq.n	800c5d6 <SD_FindSCR+0x56>
  {
    return errorstate;
 800c5d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5d4:	e09e      	b.n	800c714 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c5d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c5da:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800c5dc:	2308      	movs	r3, #8
 800c5de:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800c5e0:	2330      	movs	r3, #48	; 0x30
 800c5e2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800c5e4:	2302      	movs	r3, #2
 800c5e6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800c5ec:	2301      	movs	r3, #1
 800c5ee:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	f107 0210 	add.w	r2, r7, #16
 800c5f8:	4611      	mov	r1, r2
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	f002 faf2 	bl	800ebe4 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	4618      	mov	r0, r3
 800c606:	f002 fcc7 	bl	800ef98 <SDMMC_CmdSendSCR>
 800c60a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800c60c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d027      	beq.n	800c662 <SD_FindSCR+0xe2>
  {
    return errorstate;
 800c612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c614:	e07e      	b.n	800c714 <SD_FindSCR+0x194>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
  {
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c61c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c620:	2b00      	cmp	r3, #0
 800c622:	d113      	bne.n	800c64c <SD_FindSCR+0xcc>
 800c624:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c626:	2b00      	cmp	r3, #0
 800c628:	d110      	bne.n	800c64c <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	4618      	mov	r0, r3
 800c630:	f002 fa50 	bl	800ead4 <SDMMC_ReadFIFO>
 800c634:	4603      	mov	r3, r0
 800c636:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	4618      	mov	r0, r3
 800c63e:	f002 fa49 	bl	800ead4 <SDMMC_ReadFIFO>
 800c642:	4603      	mov	r3, r0
 800c644:	60fb      	str	r3, [r7, #12]
      index++;
 800c646:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c648:	3301      	adds	r3, #1
 800c64a:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800c64c:	f7f8 fecc 	bl	80053e8 <HAL_GetTick>
 800c650:	4602      	mov	r2, r0
 800c652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c654:	1ad3      	subs	r3, r2, r3
 800c656:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c65a:	d102      	bne.n	800c662 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800c65c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c660:	e058      	b.n	800c714 <SD_FindSCR+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c668:	f240 532a 	movw	r3, #1322	; 0x52a
 800c66c:	4013      	ands	r3, r2
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d0d1      	beq.n	800c616 <SD_FindSCR+0x96>
      return HAL_SD_ERROR_TIMEOUT;
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c678:	f003 0308 	and.w	r3, r3, #8
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d005      	beq.n	800c68c <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	2208      	movs	r2, #8
 800c686:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800c688:	2308      	movs	r3, #8
 800c68a:	e043      	b.n	800c714 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c692:	f003 0302 	and.w	r3, r3, #2
 800c696:	2b00      	cmp	r3, #0
 800c698:	d005      	beq.n	800c6a6 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	2202      	movs	r2, #2
 800c6a0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800c6a2:	2302      	movs	r3, #2
 800c6a4:	e036      	b.n	800c714 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c6ac:	f003 0320 	and.w	r3, r3, #32
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d005      	beq.n	800c6c0 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	2220      	movs	r2, #32
 800c6ba:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800c6bc:	2320      	movs	r3, #32
 800c6be:	e029      	b.n	800c714 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	4a15      	ldr	r2, [pc, #84]	; (800c71c <SD_FindSCR+0x19c>)
 800c6c6:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	061a      	lsls	r2, r3, #24
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	021b      	lsls	r3, r3, #8
 800c6d0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c6d4:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	0a1b      	lsrs	r3, r3, #8
 800c6da:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800c6de:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	0e1b      	lsrs	r3, r3, #24
 800c6e4:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800c6e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6e8:	601a      	str	r2, [r3, #0]
    scr++;
 800c6ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6ec:	3304      	adds	r3, #4
 800c6ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800c6f0:	68bb      	ldr	r3, [r7, #8]
 800c6f2:	061a      	lsls	r2, r3, #24
 800c6f4:	68bb      	ldr	r3, [r7, #8]
 800c6f6:	021b      	lsls	r3, r3, #8
 800c6f8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c6fc:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800c6fe:	68bb      	ldr	r3, [r7, #8]
 800c700:	0a1b      	lsrs	r3, r3, #8
 800c702:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800c706:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800c708:	68bb      	ldr	r3, [r7, #8]
 800c70a:	0e1b      	lsrs	r3, r3, #24
 800c70c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800c70e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c710:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800c712:	2300      	movs	r3, #0
}
 800c714:	4618      	mov	r0, r3
 800c716:	3738      	adds	r7, #56	; 0x38
 800c718:	46bd      	mov	sp, r7
 800c71a:	bd80      	pop	{r7, pc}
 800c71c:	18000f3a 	.word	0x18000f3a

0800c720 <HAL_SDEx_DriveTransceiver_1_8V_Callback>:
  * @brief  Enable/Disable the SD Transceiver 1.8V Mode Callback.
  * @param  status Voltage Switch State
  * @retval None
  */
__weak void HAL_SDEx_DriveTransceiver_1_8V_Callback(FlagStatus status)
{
 800c720:	b480      	push	{r7}
 800c722:	b083      	sub	sp, #12
 800c724:	af00      	add	r7, sp, #0
 800c726:	4603      	mov	r3, r0
 800c728:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SD_EnableTransciver could be implemented in the user file
   */
}
 800c72a:	bf00      	nop
 800c72c:	370c      	adds	r7, #12
 800c72e:	46bd      	mov	sp, r7
 800c730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c734:	4770      	bx	lr

0800c736 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c736:	b580      	push	{r7, lr}
 800c738:	b084      	sub	sp, #16
 800c73a:	af00      	add	r7, sp, #0
 800c73c:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	2b00      	cmp	r3, #0
 800c742:	d101      	bne.n	800c748 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c744:	2301      	movs	r3, #1
 800c746:	e095      	b.n	800c874 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d108      	bne.n	800c762 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	685b      	ldr	r3, [r3, #4]
 800c754:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c758:	d009      	beq.n	800c76e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	2200      	movs	r2, #0
 800c75e:	61da      	str	r2, [r3, #28]
 800c760:	e005      	b.n	800c76e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	2200      	movs	r2, #0
 800c766:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	2200      	movs	r2, #0
 800c76c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	2200      	movs	r2, #0
 800c772:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c77a:	b2db      	uxtb	r3, r3
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d106      	bne.n	800c78e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	2200      	movs	r2, #0
 800c784:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c788:	6878      	ldr	r0, [r7, #4]
 800c78a:	f7f7 fc49 	bl	8004020 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	2202      	movs	r2, #2
 800c792:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	681a      	ldr	r2, [r3, #0]
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c7a4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	68db      	ldr	r3, [r3, #12]
 800c7aa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c7ae:	d902      	bls.n	800c7b6 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c7b0:	2300      	movs	r3, #0
 800c7b2:	60fb      	str	r3, [r7, #12]
 800c7b4:	e002      	b.n	800c7bc <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c7b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c7ba:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	68db      	ldr	r3, [r3, #12]
 800c7c0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800c7c4:	d007      	beq.n	800c7d6 <HAL_SPI_Init+0xa0>
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	68db      	ldr	r3, [r3, #12]
 800c7ca:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c7ce:	d002      	beq.n	800c7d6 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	685b      	ldr	r3, [r3, #4]
 800c7da:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	689b      	ldr	r3, [r3, #8]
 800c7e2:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800c7e6:	431a      	orrs	r2, r3
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	691b      	ldr	r3, [r3, #16]
 800c7ec:	f003 0302 	and.w	r3, r3, #2
 800c7f0:	431a      	orrs	r2, r3
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	695b      	ldr	r3, [r3, #20]
 800c7f6:	f003 0301 	and.w	r3, r3, #1
 800c7fa:	431a      	orrs	r2, r3
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	699b      	ldr	r3, [r3, #24]
 800c800:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c804:	431a      	orrs	r2, r3
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	69db      	ldr	r3, [r3, #28]
 800c80a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c80e:	431a      	orrs	r2, r3
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	6a1b      	ldr	r3, [r3, #32]
 800c814:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c818:	ea42 0103 	orr.w	r1, r2, r3
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c820:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	430a      	orrs	r2, r1
 800c82a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	699b      	ldr	r3, [r3, #24]
 800c830:	0c1b      	lsrs	r3, r3, #16
 800c832:	f003 0204 	and.w	r2, r3, #4
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c83a:	f003 0310 	and.w	r3, r3, #16
 800c83e:	431a      	orrs	r2, r3
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c844:	f003 0308 	and.w	r3, r3, #8
 800c848:	431a      	orrs	r2, r3
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	68db      	ldr	r3, [r3, #12]
 800c84e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800c852:	ea42 0103 	orr.w	r1, r2, r3
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	430a      	orrs	r2, r1
 800c862:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	2200      	movs	r2, #0
 800c868:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	2201      	movs	r2, #1
 800c86e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800c872:	2300      	movs	r3, #0
}
 800c874:	4618      	mov	r0, r3
 800c876:	3710      	adds	r7, #16
 800c878:	46bd      	mov	sp, r7
 800c87a:	bd80      	pop	{r7, pc}

0800c87c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	b082      	sub	sp, #8
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	2b00      	cmp	r3, #0
 800c888:	d101      	bne.n	800c88e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c88a:	2301      	movs	r3, #1
 800c88c:	e049      	b.n	800c922 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c894:	b2db      	uxtb	r3, r3
 800c896:	2b00      	cmp	r3, #0
 800c898:	d106      	bne.n	800c8a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	2200      	movs	r2, #0
 800c89e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c8a2:	6878      	ldr	r0, [r7, #4]
 800c8a4:	f7f7 fbfe 	bl	80040a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	2202      	movs	r2, #2
 800c8ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681a      	ldr	r2, [r3, #0]
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	3304      	adds	r3, #4
 800c8b8:	4619      	mov	r1, r3
 800c8ba:	4610      	mov	r0, r2
 800c8bc:	f000 fad2 	bl	800ce64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	2201      	movs	r2, #1
 800c8c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	2201      	movs	r2, #1
 800c8cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	2201      	movs	r2, #1
 800c8d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	2201      	movs	r2, #1
 800c8dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	2201      	movs	r2, #1
 800c8e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	2201      	movs	r2, #1
 800c8ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	2201      	movs	r2, #1
 800c8f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	2201      	movs	r2, #1
 800c8fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	2201      	movs	r2, #1
 800c904:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	2201      	movs	r2, #1
 800c90c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	2201      	movs	r2, #1
 800c914:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	2201      	movs	r2, #1
 800c91c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c920:	2300      	movs	r3, #0
}
 800c922:	4618      	mov	r0, r3
 800c924:	3708      	adds	r7, #8
 800c926:	46bd      	mov	sp, r7
 800c928:	bd80      	pop	{r7, pc}
	...

0800c92c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c92c:	b480      	push	{r7}
 800c92e:	b085      	sub	sp, #20
 800c930:	af00      	add	r7, sp, #0
 800c932:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c93a:	b2db      	uxtb	r3, r3
 800c93c:	2b01      	cmp	r3, #1
 800c93e:	d001      	beq.n	800c944 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c940:	2301      	movs	r3, #1
 800c942:	e04f      	b.n	800c9e4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2202      	movs	r2, #2
 800c948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	68da      	ldr	r2, [r3, #12]
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	f042 0201 	orr.w	r2, r2, #1
 800c95a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	4a23      	ldr	r2, [pc, #140]	; (800c9f0 <HAL_TIM_Base_Start_IT+0xc4>)
 800c962:	4293      	cmp	r3, r2
 800c964:	d01d      	beq.n	800c9a2 <HAL_TIM_Base_Start_IT+0x76>
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c96e:	d018      	beq.n	800c9a2 <HAL_TIM_Base_Start_IT+0x76>
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	4a1f      	ldr	r2, [pc, #124]	; (800c9f4 <HAL_TIM_Base_Start_IT+0xc8>)
 800c976:	4293      	cmp	r3, r2
 800c978:	d013      	beq.n	800c9a2 <HAL_TIM_Base_Start_IT+0x76>
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	4a1e      	ldr	r2, [pc, #120]	; (800c9f8 <HAL_TIM_Base_Start_IT+0xcc>)
 800c980:	4293      	cmp	r3, r2
 800c982:	d00e      	beq.n	800c9a2 <HAL_TIM_Base_Start_IT+0x76>
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	4a1c      	ldr	r2, [pc, #112]	; (800c9fc <HAL_TIM_Base_Start_IT+0xd0>)
 800c98a:	4293      	cmp	r3, r2
 800c98c:	d009      	beq.n	800c9a2 <HAL_TIM_Base_Start_IT+0x76>
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	4a1b      	ldr	r2, [pc, #108]	; (800ca00 <HAL_TIM_Base_Start_IT+0xd4>)
 800c994:	4293      	cmp	r3, r2
 800c996:	d004      	beq.n	800c9a2 <HAL_TIM_Base_Start_IT+0x76>
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	4a19      	ldr	r2, [pc, #100]	; (800ca04 <HAL_TIM_Base_Start_IT+0xd8>)
 800c99e:	4293      	cmp	r3, r2
 800c9a0:	d115      	bne.n	800c9ce <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	689a      	ldr	r2, [r3, #8]
 800c9a8:	4b17      	ldr	r3, [pc, #92]	; (800ca08 <HAL_TIM_Base_Start_IT+0xdc>)
 800c9aa:	4013      	ands	r3, r2
 800c9ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	2b06      	cmp	r3, #6
 800c9b2:	d015      	beq.n	800c9e0 <HAL_TIM_Base_Start_IT+0xb4>
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c9ba:	d011      	beq.n	800c9e0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	681a      	ldr	r2, [r3, #0]
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	f042 0201 	orr.w	r2, r2, #1
 800c9ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c9cc:	e008      	b.n	800c9e0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	681a      	ldr	r2, [r3, #0]
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	f042 0201 	orr.w	r2, r2, #1
 800c9dc:	601a      	str	r2, [r3, #0]
 800c9de:	e000      	b.n	800c9e2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c9e0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c9e2:	2300      	movs	r3, #0
}
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	3714      	adds	r7, #20
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ee:	4770      	bx	lr
 800c9f0:	40012c00 	.word	0x40012c00
 800c9f4:	40000400 	.word	0x40000400
 800c9f8:	40000800 	.word	0x40000800
 800c9fc:	40000c00 	.word	0x40000c00
 800ca00:	40013400 	.word	0x40013400
 800ca04:	40014000 	.word	0x40014000
 800ca08:	00010007 	.word	0x00010007

0800ca0c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800ca0c:	b580      	push	{r7, lr}
 800ca0e:	b082      	sub	sp, #8
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d101      	bne.n	800ca1e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800ca1a:	2301      	movs	r3, #1
 800ca1c:	e049      	b.n	800cab2 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ca24:	b2db      	uxtb	r3, r3
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d106      	bne.n	800ca38 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	2200      	movs	r2, #0
 800ca2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800ca32:	6878      	ldr	r0, [r7, #4]
 800ca34:	f000 f841 	bl	800caba <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	2202      	movs	r2, #2
 800ca3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681a      	ldr	r2, [r3, #0]
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	3304      	adds	r3, #4
 800ca48:	4619      	mov	r1, r3
 800ca4a:	4610      	mov	r0, r2
 800ca4c:	f000 fa0a 	bl	800ce64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2201      	movs	r2, #1
 800ca54:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	2201      	movs	r2, #1
 800ca5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2201      	movs	r2, #1
 800ca64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	2201      	movs	r2, #1
 800ca6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2201      	movs	r2, #1
 800ca74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	2201      	movs	r2, #1
 800ca7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	2201      	movs	r2, #1
 800ca84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	2201      	movs	r2, #1
 800ca8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2201      	movs	r2, #1
 800ca94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	2201      	movs	r2, #1
 800ca9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2201      	movs	r2, #1
 800caa4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2201      	movs	r2, #1
 800caac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cab0:	2300      	movs	r3, #0
}
 800cab2:	4618      	mov	r0, r3
 800cab4:	3708      	adds	r7, #8
 800cab6:	46bd      	mov	sp, r7
 800cab8:	bd80      	pop	{r7, pc}

0800caba <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800caba:	b480      	push	{r7}
 800cabc:	b083      	sub	sp, #12
 800cabe:	af00      	add	r7, sp, #0
 800cac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800cac2:	bf00      	nop
 800cac4:	370c      	adds	r7, #12
 800cac6:	46bd      	mov	sp, r7
 800cac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cacc:	4770      	bx	lr

0800cace <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cace:	b580      	push	{r7, lr}
 800cad0:	b082      	sub	sp, #8
 800cad2:	af00      	add	r7, sp, #0
 800cad4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	691b      	ldr	r3, [r3, #16]
 800cadc:	f003 0302 	and.w	r3, r3, #2
 800cae0:	2b02      	cmp	r3, #2
 800cae2:	d122      	bne.n	800cb2a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	68db      	ldr	r3, [r3, #12]
 800caea:	f003 0302 	and.w	r3, r3, #2
 800caee:	2b02      	cmp	r3, #2
 800caf0:	d11b      	bne.n	800cb2a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	f06f 0202 	mvn.w	r2, #2
 800cafa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	2201      	movs	r2, #1
 800cb00:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	699b      	ldr	r3, [r3, #24]
 800cb08:	f003 0303 	and.w	r3, r3, #3
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d003      	beq.n	800cb18 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cb10:	6878      	ldr	r0, [r7, #4]
 800cb12:	f000 f989 	bl	800ce28 <HAL_TIM_IC_CaptureCallback>
 800cb16:	e005      	b.n	800cb24 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cb18:	6878      	ldr	r0, [r7, #4]
 800cb1a:	f000 f97b 	bl	800ce14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cb1e:	6878      	ldr	r0, [r7, #4]
 800cb20:	f000 f98c 	bl	800ce3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	2200      	movs	r2, #0
 800cb28:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	691b      	ldr	r3, [r3, #16]
 800cb30:	f003 0304 	and.w	r3, r3, #4
 800cb34:	2b04      	cmp	r3, #4
 800cb36:	d122      	bne.n	800cb7e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	68db      	ldr	r3, [r3, #12]
 800cb3e:	f003 0304 	and.w	r3, r3, #4
 800cb42:	2b04      	cmp	r3, #4
 800cb44:	d11b      	bne.n	800cb7e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	f06f 0204 	mvn.w	r2, #4
 800cb4e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	2202      	movs	r2, #2
 800cb54:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	699b      	ldr	r3, [r3, #24]
 800cb5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d003      	beq.n	800cb6c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cb64:	6878      	ldr	r0, [r7, #4]
 800cb66:	f000 f95f 	bl	800ce28 <HAL_TIM_IC_CaptureCallback>
 800cb6a:	e005      	b.n	800cb78 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cb6c:	6878      	ldr	r0, [r7, #4]
 800cb6e:	f000 f951 	bl	800ce14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cb72:	6878      	ldr	r0, [r7, #4]
 800cb74:	f000 f962 	bl	800ce3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	2200      	movs	r2, #0
 800cb7c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	691b      	ldr	r3, [r3, #16]
 800cb84:	f003 0308 	and.w	r3, r3, #8
 800cb88:	2b08      	cmp	r3, #8
 800cb8a:	d122      	bne.n	800cbd2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	68db      	ldr	r3, [r3, #12]
 800cb92:	f003 0308 	and.w	r3, r3, #8
 800cb96:	2b08      	cmp	r3, #8
 800cb98:	d11b      	bne.n	800cbd2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	f06f 0208 	mvn.w	r2, #8
 800cba2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	2204      	movs	r2, #4
 800cba8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	69db      	ldr	r3, [r3, #28]
 800cbb0:	f003 0303 	and.w	r3, r3, #3
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d003      	beq.n	800cbc0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cbb8:	6878      	ldr	r0, [r7, #4]
 800cbba:	f000 f935 	bl	800ce28 <HAL_TIM_IC_CaptureCallback>
 800cbbe:	e005      	b.n	800cbcc <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cbc0:	6878      	ldr	r0, [r7, #4]
 800cbc2:	f000 f927 	bl	800ce14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cbc6:	6878      	ldr	r0, [r7, #4]
 800cbc8:	f000 f938 	bl	800ce3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	2200      	movs	r2, #0
 800cbd0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	691b      	ldr	r3, [r3, #16]
 800cbd8:	f003 0310 	and.w	r3, r3, #16
 800cbdc:	2b10      	cmp	r3, #16
 800cbde:	d122      	bne.n	800cc26 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	68db      	ldr	r3, [r3, #12]
 800cbe6:	f003 0310 	and.w	r3, r3, #16
 800cbea:	2b10      	cmp	r3, #16
 800cbec:	d11b      	bne.n	800cc26 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	f06f 0210 	mvn.w	r2, #16
 800cbf6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	2208      	movs	r2, #8
 800cbfc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	69db      	ldr	r3, [r3, #28]
 800cc04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d003      	beq.n	800cc14 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cc0c:	6878      	ldr	r0, [r7, #4]
 800cc0e:	f000 f90b 	bl	800ce28 <HAL_TIM_IC_CaptureCallback>
 800cc12:	e005      	b.n	800cc20 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cc14:	6878      	ldr	r0, [r7, #4]
 800cc16:	f000 f8fd 	bl	800ce14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cc1a:	6878      	ldr	r0, [r7, #4]
 800cc1c:	f000 f90e 	bl	800ce3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	2200      	movs	r2, #0
 800cc24:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	691b      	ldr	r3, [r3, #16]
 800cc2c:	f003 0301 	and.w	r3, r3, #1
 800cc30:	2b01      	cmp	r3, #1
 800cc32:	d10e      	bne.n	800cc52 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	68db      	ldr	r3, [r3, #12]
 800cc3a:	f003 0301 	and.w	r3, r3, #1
 800cc3e:	2b01      	cmp	r3, #1
 800cc40:	d107      	bne.n	800cc52 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	f06f 0201 	mvn.w	r2, #1
 800cc4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cc4c:	6878      	ldr	r0, [r7, #4]
 800cc4e:	f000 f8d7 	bl	800ce00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	691b      	ldr	r3, [r3, #16]
 800cc58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc5c:	2b80      	cmp	r3, #128	; 0x80
 800cc5e:	d10e      	bne.n	800cc7e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	68db      	ldr	r3, [r3, #12]
 800cc66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc6a:	2b80      	cmp	r3, #128	; 0x80
 800cc6c:	d107      	bne.n	800cc7e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800cc76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cc78:	6878      	ldr	r0, [r7, #4]
 800cc7a:	f000 fceb 	bl	800d654 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	691b      	ldr	r3, [r3, #16]
 800cc84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cc88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cc8c:	d10e      	bne.n	800ccac <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	68db      	ldr	r3, [r3, #12]
 800cc94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc98:	2b80      	cmp	r3, #128	; 0x80
 800cc9a:	d107      	bne.n	800ccac <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800cca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800cca6:	6878      	ldr	r0, [r7, #4]
 800cca8:	f000 fcde 	bl	800d668 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	691b      	ldr	r3, [r3, #16]
 800ccb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ccb6:	2b40      	cmp	r3, #64	; 0x40
 800ccb8:	d10e      	bne.n	800ccd8 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	68db      	ldr	r3, [r3, #12]
 800ccc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ccc4:	2b40      	cmp	r3, #64	; 0x40
 800ccc6:	d107      	bne.n	800ccd8 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ccd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ccd2:	6878      	ldr	r0, [r7, #4]
 800ccd4:	f000 f8bc 	bl	800ce50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	691b      	ldr	r3, [r3, #16]
 800ccde:	f003 0320 	and.w	r3, r3, #32
 800cce2:	2b20      	cmp	r3, #32
 800cce4:	d10e      	bne.n	800cd04 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	68db      	ldr	r3, [r3, #12]
 800ccec:	f003 0320 	and.w	r3, r3, #32
 800ccf0:	2b20      	cmp	r3, #32
 800ccf2:	d107      	bne.n	800cd04 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	f06f 0220 	mvn.w	r2, #32
 800ccfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ccfe:	6878      	ldr	r0, [r7, #4]
 800cd00:	f000 fc9e 	bl	800d640 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cd04:	bf00      	nop
 800cd06:	3708      	adds	r7, #8
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	bd80      	pop	{r7, pc}

0800cd0c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800cd0c:	b580      	push	{r7, lr}
 800cd0e:	b086      	sub	sp, #24
 800cd10:	af00      	add	r7, sp, #0
 800cd12:	60f8      	str	r0, [r7, #12]
 800cd14:	60b9      	str	r1, [r7, #8]
 800cd16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cd18:	2300      	movs	r3, #0
 800cd1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cd22:	2b01      	cmp	r3, #1
 800cd24:	d101      	bne.n	800cd2a <HAL_TIM_OC_ConfigChannel+0x1e>
 800cd26:	2302      	movs	r3, #2
 800cd28:	e066      	b.n	800cdf8 <HAL_TIM_OC_ConfigChannel+0xec>
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	2201      	movs	r2, #1
 800cd2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	2b14      	cmp	r3, #20
 800cd36:	d857      	bhi.n	800cde8 <HAL_TIM_OC_ConfigChannel+0xdc>
 800cd38:	a201      	add	r2, pc, #4	; (adr r2, 800cd40 <HAL_TIM_OC_ConfigChannel+0x34>)
 800cd3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd3e:	bf00      	nop
 800cd40:	0800cd95 	.word	0x0800cd95
 800cd44:	0800cde9 	.word	0x0800cde9
 800cd48:	0800cde9 	.word	0x0800cde9
 800cd4c:	0800cde9 	.word	0x0800cde9
 800cd50:	0800cda3 	.word	0x0800cda3
 800cd54:	0800cde9 	.word	0x0800cde9
 800cd58:	0800cde9 	.word	0x0800cde9
 800cd5c:	0800cde9 	.word	0x0800cde9
 800cd60:	0800cdb1 	.word	0x0800cdb1
 800cd64:	0800cde9 	.word	0x0800cde9
 800cd68:	0800cde9 	.word	0x0800cde9
 800cd6c:	0800cde9 	.word	0x0800cde9
 800cd70:	0800cdbf 	.word	0x0800cdbf
 800cd74:	0800cde9 	.word	0x0800cde9
 800cd78:	0800cde9 	.word	0x0800cde9
 800cd7c:	0800cde9 	.word	0x0800cde9
 800cd80:	0800cdcd 	.word	0x0800cdcd
 800cd84:	0800cde9 	.word	0x0800cde9
 800cd88:	0800cde9 	.word	0x0800cde9
 800cd8c:	0800cde9 	.word	0x0800cde9
 800cd90:	0800cddb 	.word	0x0800cddb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	68b9      	ldr	r1, [r7, #8]
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	f000 f8fc 	bl	800cf98 <TIM_OC1_SetConfig>
      break;
 800cda0:	e025      	b.n	800cdee <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	68b9      	ldr	r1, [r7, #8]
 800cda8:	4618      	mov	r0, r3
 800cdaa:	f000 f985 	bl	800d0b8 <TIM_OC2_SetConfig>
      break;
 800cdae:	e01e      	b.n	800cdee <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	68b9      	ldr	r1, [r7, #8]
 800cdb6:	4618      	mov	r0, r3
 800cdb8:	f000 fa08 	bl	800d1cc <TIM_OC3_SetConfig>
      break;
 800cdbc:	e017      	b.n	800cdee <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	68b9      	ldr	r1, [r7, #8]
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	f000 fa89 	bl	800d2dc <TIM_OC4_SetConfig>
      break;
 800cdca:	e010      	b.n	800cdee <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	68b9      	ldr	r1, [r7, #8]
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	f000 faec 	bl	800d3b0 <TIM_OC5_SetConfig>
      break;
 800cdd8:	e009      	b.n	800cdee <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	68b9      	ldr	r1, [r7, #8]
 800cde0:	4618      	mov	r0, r3
 800cde2:	f000 fb49 	bl	800d478 <TIM_OC6_SetConfig>
      break;
 800cde6:	e002      	b.n	800cdee <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800cde8:	2301      	movs	r3, #1
 800cdea:	75fb      	strb	r3, [r7, #23]
      break;
 800cdec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	2200      	movs	r2, #0
 800cdf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800cdf6:	7dfb      	ldrb	r3, [r7, #23]
}
 800cdf8:	4618      	mov	r0, r3
 800cdfa:	3718      	adds	r7, #24
 800cdfc:	46bd      	mov	sp, r7
 800cdfe:	bd80      	pop	{r7, pc}

0800ce00 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ce00:	b480      	push	{r7}
 800ce02:	b083      	sub	sp, #12
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800ce08:	bf00      	nop
 800ce0a:	370c      	adds	r7, #12
 800ce0c:	46bd      	mov	sp, r7
 800ce0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce12:	4770      	bx	lr

0800ce14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ce14:	b480      	push	{r7}
 800ce16:	b083      	sub	sp, #12
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ce1c:	bf00      	nop
 800ce1e:	370c      	adds	r7, #12
 800ce20:	46bd      	mov	sp, r7
 800ce22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce26:	4770      	bx	lr

0800ce28 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ce28:	b480      	push	{r7}
 800ce2a:	b083      	sub	sp, #12
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ce30:	bf00      	nop
 800ce32:	370c      	adds	r7, #12
 800ce34:	46bd      	mov	sp, r7
 800ce36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce3a:	4770      	bx	lr

0800ce3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ce3c:	b480      	push	{r7}
 800ce3e:	b083      	sub	sp, #12
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ce44:	bf00      	nop
 800ce46:	370c      	adds	r7, #12
 800ce48:	46bd      	mov	sp, r7
 800ce4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce4e:	4770      	bx	lr

0800ce50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ce50:	b480      	push	{r7}
 800ce52:	b083      	sub	sp, #12
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ce58:	bf00      	nop
 800ce5a:	370c      	adds	r7, #12
 800ce5c:	46bd      	mov	sp, r7
 800ce5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce62:	4770      	bx	lr

0800ce64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ce64:	b480      	push	{r7}
 800ce66:	b085      	sub	sp, #20
 800ce68:	af00      	add	r7, sp, #0
 800ce6a:	6078      	str	r0, [r7, #4]
 800ce6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	4a40      	ldr	r2, [pc, #256]	; (800cf78 <TIM_Base_SetConfig+0x114>)
 800ce78:	4293      	cmp	r3, r2
 800ce7a:	d013      	beq.n	800cea4 <TIM_Base_SetConfig+0x40>
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ce82:	d00f      	beq.n	800cea4 <TIM_Base_SetConfig+0x40>
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	4a3d      	ldr	r2, [pc, #244]	; (800cf7c <TIM_Base_SetConfig+0x118>)
 800ce88:	4293      	cmp	r3, r2
 800ce8a:	d00b      	beq.n	800cea4 <TIM_Base_SetConfig+0x40>
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	4a3c      	ldr	r2, [pc, #240]	; (800cf80 <TIM_Base_SetConfig+0x11c>)
 800ce90:	4293      	cmp	r3, r2
 800ce92:	d007      	beq.n	800cea4 <TIM_Base_SetConfig+0x40>
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	4a3b      	ldr	r2, [pc, #236]	; (800cf84 <TIM_Base_SetConfig+0x120>)
 800ce98:	4293      	cmp	r3, r2
 800ce9a:	d003      	beq.n	800cea4 <TIM_Base_SetConfig+0x40>
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	4a3a      	ldr	r2, [pc, #232]	; (800cf88 <TIM_Base_SetConfig+0x124>)
 800cea0:	4293      	cmp	r3, r2
 800cea2:	d108      	bne.n	800ceb6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ceaa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ceac:	683b      	ldr	r3, [r7, #0]
 800ceae:	685b      	ldr	r3, [r3, #4]
 800ceb0:	68fa      	ldr	r2, [r7, #12]
 800ceb2:	4313      	orrs	r3, r2
 800ceb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	4a2f      	ldr	r2, [pc, #188]	; (800cf78 <TIM_Base_SetConfig+0x114>)
 800ceba:	4293      	cmp	r3, r2
 800cebc:	d01f      	beq.n	800cefe <TIM_Base_SetConfig+0x9a>
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cec4:	d01b      	beq.n	800cefe <TIM_Base_SetConfig+0x9a>
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	4a2c      	ldr	r2, [pc, #176]	; (800cf7c <TIM_Base_SetConfig+0x118>)
 800ceca:	4293      	cmp	r3, r2
 800cecc:	d017      	beq.n	800cefe <TIM_Base_SetConfig+0x9a>
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	4a2b      	ldr	r2, [pc, #172]	; (800cf80 <TIM_Base_SetConfig+0x11c>)
 800ced2:	4293      	cmp	r3, r2
 800ced4:	d013      	beq.n	800cefe <TIM_Base_SetConfig+0x9a>
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	4a2a      	ldr	r2, [pc, #168]	; (800cf84 <TIM_Base_SetConfig+0x120>)
 800ceda:	4293      	cmp	r3, r2
 800cedc:	d00f      	beq.n	800cefe <TIM_Base_SetConfig+0x9a>
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	4a29      	ldr	r2, [pc, #164]	; (800cf88 <TIM_Base_SetConfig+0x124>)
 800cee2:	4293      	cmp	r3, r2
 800cee4:	d00b      	beq.n	800cefe <TIM_Base_SetConfig+0x9a>
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	4a28      	ldr	r2, [pc, #160]	; (800cf8c <TIM_Base_SetConfig+0x128>)
 800ceea:	4293      	cmp	r3, r2
 800ceec:	d007      	beq.n	800cefe <TIM_Base_SetConfig+0x9a>
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	4a27      	ldr	r2, [pc, #156]	; (800cf90 <TIM_Base_SetConfig+0x12c>)
 800cef2:	4293      	cmp	r3, r2
 800cef4:	d003      	beq.n	800cefe <TIM_Base_SetConfig+0x9a>
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	4a26      	ldr	r2, [pc, #152]	; (800cf94 <TIM_Base_SetConfig+0x130>)
 800cefa:	4293      	cmp	r3, r2
 800cefc:	d108      	bne.n	800cf10 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cf04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	68db      	ldr	r3, [r3, #12]
 800cf0a:	68fa      	ldr	r2, [r7, #12]
 800cf0c:	4313      	orrs	r3, r2
 800cf0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cf16:	683b      	ldr	r3, [r7, #0]
 800cf18:	695b      	ldr	r3, [r3, #20]
 800cf1a:	4313      	orrs	r3, r2
 800cf1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	68fa      	ldr	r2, [r7, #12]
 800cf22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cf24:	683b      	ldr	r3, [r7, #0]
 800cf26:	689a      	ldr	r2, [r3, #8]
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cf2c:	683b      	ldr	r3, [r7, #0]
 800cf2e:	681a      	ldr	r2, [r3, #0]
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	4a10      	ldr	r2, [pc, #64]	; (800cf78 <TIM_Base_SetConfig+0x114>)
 800cf38:	4293      	cmp	r3, r2
 800cf3a:	d00f      	beq.n	800cf5c <TIM_Base_SetConfig+0xf8>
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	4a12      	ldr	r2, [pc, #72]	; (800cf88 <TIM_Base_SetConfig+0x124>)
 800cf40:	4293      	cmp	r3, r2
 800cf42:	d00b      	beq.n	800cf5c <TIM_Base_SetConfig+0xf8>
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	4a11      	ldr	r2, [pc, #68]	; (800cf8c <TIM_Base_SetConfig+0x128>)
 800cf48:	4293      	cmp	r3, r2
 800cf4a:	d007      	beq.n	800cf5c <TIM_Base_SetConfig+0xf8>
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	4a10      	ldr	r2, [pc, #64]	; (800cf90 <TIM_Base_SetConfig+0x12c>)
 800cf50:	4293      	cmp	r3, r2
 800cf52:	d003      	beq.n	800cf5c <TIM_Base_SetConfig+0xf8>
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	4a0f      	ldr	r2, [pc, #60]	; (800cf94 <TIM_Base_SetConfig+0x130>)
 800cf58:	4293      	cmp	r3, r2
 800cf5a:	d103      	bne.n	800cf64 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cf5c:	683b      	ldr	r3, [r7, #0]
 800cf5e:	691a      	ldr	r2, [r3, #16]
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	2201      	movs	r2, #1
 800cf68:	615a      	str	r2, [r3, #20]
}
 800cf6a:	bf00      	nop
 800cf6c:	3714      	adds	r7, #20
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf74:	4770      	bx	lr
 800cf76:	bf00      	nop
 800cf78:	40012c00 	.word	0x40012c00
 800cf7c:	40000400 	.word	0x40000400
 800cf80:	40000800 	.word	0x40000800
 800cf84:	40000c00 	.word	0x40000c00
 800cf88:	40013400 	.word	0x40013400
 800cf8c:	40014000 	.word	0x40014000
 800cf90:	40014400 	.word	0x40014400
 800cf94:	40014800 	.word	0x40014800

0800cf98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cf98:	b480      	push	{r7}
 800cf9a:	b087      	sub	sp, #28
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
 800cfa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	6a1b      	ldr	r3, [r3, #32]
 800cfa6:	f023 0201 	bic.w	r2, r3, #1
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	6a1b      	ldr	r3, [r3, #32]
 800cfb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	685b      	ldr	r3, [r3, #4]
 800cfb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	699b      	ldr	r3, [r3, #24]
 800cfbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cfc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cfca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	f023 0303 	bic.w	r3, r3, #3
 800cfd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	68fa      	ldr	r2, [r7, #12]
 800cfda:	4313      	orrs	r3, r2
 800cfdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cfde:	697b      	ldr	r3, [r7, #20]
 800cfe0:	f023 0302 	bic.w	r3, r3, #2
 800cfe4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cfe6:	683b      	ldr	r3, [r7, #0]
 800cfe8:	689b      	ldr	r3, [r3, #8]
 800cfea:	697a      	ldr	r2, [r7, #20]
 800cfec:	4313      	orrs	r3, r2
 800cfee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	4a2c      	ldr	r2, [pc, #176]	; (800d0a4 <TIM_OC1_SetConfig+0x10c>)
 800cff4:	4293      	cmp	r3, r2
 800cff6:	d00f      	beq.n	800d018 <TIM_OC1_SetConfig+0x80>
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	4a2b      	ldr	r2, [pc, #172]	; (800d0a8 <TIM_OC1_SetConfig+0x110>)
 800cffc:	4293      	cmp	r3, r2
 800cffe:	d00b      	beq.n	800d018 <TIM_OC1_SetConfig+0x80>
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	4a2a      	ldr	r2, [pc, #168]	; (800d0ac <TIM_OC1_SetConfig+0x114>)
 800d004:	4293      	cmp	r3, r2
 800d006:	d007      	beq.n	800d018 <TIM_OC1_SetConfig+0x80>
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	4a29      	ldr	r2, [pc, #164]	; (800d0b0 <TIM_OC1_SetConfig+0x118>)
 800d00c:	4293      	cmp	r3, r2
 800d00e:	d003      	beq.n	800d018 <TIM_OC1_SetConfig+0x80>
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	4a28      	ldr	r2, [pc, #160]	; (800d0b4 <TIM_OC1_SetConfig+0x11c>)
 800d014:	4293      	cmp	r3, r2
 800d016:	d10c      	bne.n	800d032 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d018:	697b      	ldr	r3, [r7, #20]
 800d01a:	f023 0308 	bic.w	r3, r3, #8
 800d01e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d020:	683b      	ldr	r3, [r7, #0]
 800d022:	68db      	ldr	r3, [r3, #12]
 800d024:	697a      	ldr	r2, [r7, #20]
 800d026:	4313      	orrs	r3, r2
 800d028:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d02a:	697b      	ldr	r3, [r7, #20]
 800d02c:	f023 0304 	bic.w	r3, r3, #4
 800d030:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	4a1b      	ldr	r2, [pc, #108]	; (800d0a4 <TIM_OC1_SetConfig+0x10c>)
 800d036:	4293      	cmp	r3, r2
 800d038:	d00f      	beq.n	800d05a <TIM_OC1_SetConfig+0xc2>
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	4a1a      	ldr	r2, [pc, #104]	; (800d0a8 <TIM_OC1_SetConfig+0x110>)
 800d03e:	4293      	cmp	r3, r2
 800d040:	d00b      	beq.n	800d05a <TIM_OC1_SetConfig+0xc2>
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	4a19      	ldr	r2, [pc, #100]	; (800d0ac <TIM_OC1_SetConfig+0x114>)
 800d046:	4293      	cmp	r3, r2
 800d048:	d007      	beq.n	800d05a <TIM_OC1_SetConfig+0xc2>
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	4a18      	ldr	r2, [pc, #96]	; (800d0b0 <TIM_OC1_SetConfig+0x118>)
 800d04e:	4293      	cmp	r3, r2
 800d050:	d003      	beq.n	800d05a <TIM_OC1_SetConfig+0xc2>
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	4a17      	ldr	r2, [pc, #92]	; (800d0b4 <TIM_OC1_SetConfig+0x11c>)
 800d056:	4293      	cmp	r3, r2
 800d058:	d111      	bne.n	800d07e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d05a:	693b      	ldr	r3, [r7, #16]
 800d05c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d060:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d062:	693b      	ldr	r3, [r7, #16]
 800d064:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d068:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d06a:	683b      	ldr	r3, [r7, #0]
 800d06c:	695b      	ldr	r3, [r3, #20]
 800d06e:	693a      	ldr	r2, [r7, #16]
 800d070:	4313      	orrs	r3, r2
 800d072:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d074:	683b      	ldr	r3, [r7, #0]
 800d076:	699b      	ldr	r3, [r3, #24]
 800d078:	693a      	ldr	r2, [r7, #16]
 800d07a:	4313      	orrs	r3, r2
 800d07c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	693a      	ldr	r2, [r7, #16]
 800d082:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	68fa      	ldr	r2, [r7, #12]
 800d088:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d08a:	683b      	ldr	r3, [r7, #0]
 800d08c:	685a      	ldr	r2, [r3, #4]
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	697a      	ldr	r2, [r7, #20]
 800d096:	621a      	str	r2, [r3, #32]
}
 800d098:	bf00      	nop
 800d09a:	371c      	adds	r7, #28
 800d09c:	46bd      	mov	sp, r7
 800d09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a2:	4770      	bx	lr
 800d0a4:	40012c00 	.word	0x40012c00
 800d0a8:	40013400 	.word	0x40013400
 800d0ac:	40014000 	.word	0x40014000
 800d0b0:	40014400 	.word	0x40014400
 800d0b4:	40014800 	.word	0x40014800

0800d0b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d0b8:	b480      	push	{r7}
 800d0ba:	b087      	sub	sp, #28
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	6078      	str	r0, [r7, #4]
 800d0c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	6a1b      	ldr	r3, [r3, #32]
 800d0c6:	f023 0210 	bic.w	r2, r3, #16
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	6a1b      	ldr	r3, [r3, #32]
 800d0d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	685b      	ldr	r3, [r3, #4]
 800d0d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	699b      	ldr	r3, [r3, #24]
 800d0de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d0e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d0ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d0f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d0f4:	683b      	ldr	r3, [r7, #0]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	021b      	lsls	r3, r3, #8
 800d0fa:	68fa      	ldr	r2, [r7, #12]
 800d0fc:	4313      	orrs	r3, r2
 800d0fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d100:	697b      	ldr	r3, [r7, #20]
 800d102:	f023 0320 	bic.w	r3, r3, #32
 800d106:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d108:	683b      	ldr	r3, [r7, #0]
 800d10a:	689b      	ldr	r3, [r3, #8]
 800d10c:	011b      	lsls	r3, r3, #4
 800d10e:	697a      	ldr	r2, [r7, #20]
 800d110:	4313      	orrs	r3, r2
 800d112:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	4a28      	ldr	r2, [pc, #160]	; (800d1b8 <TIM_OC2_SetConfig+0x100>)
 800d118:	4293      	cmp	r3, r2
 800d11a:	d003      	beq.n	800d124 <TIM_OC2_SetConfig+0x6c>
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	4a27      	ldr	r2, [pc, #156]	; (800d1bc <TIM_OC2_SetConfig+0x104>)
 800d120:	4293      	cmp	r3, r2
 800d122:	d10d      	bne.n	800d140 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d124:	697b      	ldr	r3, [r7, #20]
 800d126:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d12a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d12c:	683b      	ldr	r3, [r7, #0]
 800d12e:	68db      	ldr	r3, [r3, #12]
 800d130:	011b      	lsls	r3, r3, #4
 800d132:	697a      	ldr	r2, [r7, #20]
 800d134:	4313      	orrs	r3, r2
 800d136:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d138:	697b      	ldr	r3, [r7, #20]
 800d13a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d13e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	4a1d      	ldr	r2, [pc, #116]	; (800d1b8 <TIM_OC2_SetConfig+0x100>)
 800d144:	4293      	cmp	r3, r2
 800d146:	d00f      	beq.n	800d168 <TIM_OC2_SetConfig+0xb0>
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	4a1c      	ldr	r2, [pc, #112]	; (800d1bc <TIM_OC2_SetConfig+0x104>)
 800d14c:	4293      	cmp	r3, r2
 800d14e:	d00b      	beq.n	800d168 <TIM_OC2_SetConfig+0xb0>
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	4a1b      	ldr	r2, [pc, #108]	; (800d1c0 <TIM_OC2_SetConfig+0x108>)
 800d154:	4293      	cmp	r3, r2
 800d156:	d007      	beq.n	800d168 <TIM_OC2_SetConfig+0xb0>
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	4a1a      	ldr	r2, [pc, #104]	; (800d1c4 <TIM_OC2_SetConfig+0x10c>)
 800d15c:	4293      	cmp	r3, r2
 800d15e:	d003      	beq.n	800d168 <TIM_OC2_SetConfig+0xb0>
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	4a19      	ldr	r2, [pc, #100]	; (800d1c8 <TIM_OC2_SetConfig+0x110>)
 800d164:	4293      	cmp	r3, r2
 800d166:	d113      	bne.n	800d190 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d168:	693b      	ldr	r3, [r7, #16]
 800d16a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d16e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d170:	693b      	ldr	r3, [r7, #16]
 800d172:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d176:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	695b      	ldr	r3, [r3, #20]
 800d17c:	009b      	lsls	r3, r3, #2
 800d17e:	693a      	ldr	r2, [r7, #16]
 800d180:	4313      	orrs	r3, r2
 800d182:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d184:	683b      	ldr	r3, [r7, #0]
 800d186:	699b      	ldr	r3, [r3, #24]
 800d188:	009b      	lsls	r3, r3, #2
 800d18a:	693a      	ldr	r2, [r7, #16]
 800d18c:	4313      	orrs	r3, r2
 800d18e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	693a      	ldr	r2, [r7, #16]
 800d194:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	68fa      	ldr	r2, [r7, #12]
 800d19a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d19c:	683b      	ldr	r3, [r7, #0]
 800d19e:	685a      	ldr	r2, [r3, #4]
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	697a      	ldr	r2, [r7, #20]
 800d1a8:	621a      	str	r2, [r3, #32]
}
 800d1aa:	bf00      	nop
 800d1ac:	371c      	adds	r7, #28
 800d1ae:	46bd      	mov	sp, r7
 800d1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b4:	4770      	bx	lr
 800d1b6:	bf00      	nop
 800d1b8:	40012c00 	.word	0x40012c00
 800d1bc:	40013400 	.word	0x40013400
 800d1c0:	40014000 	.word	0x40014000
 800d1c4:	40014400 	.word	0x40014400
 800d1c8:	40014800 	.word	0x40014800

0800d1cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d1cc:	b480      	push	{r7}
 800d1ce:	b087      	sub	sp, #28
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	6078      	str	r0, [r7, #4]
 800d1d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	6a1b      	ldr	r3, [r3, #32]
 800d1da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	6a1b      	ldr	r3, [r3, #32]
 800d1e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	685b      	ldr	r3, [r3, #4]
 800d1ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	69db      	ldr	r3, [r3, #28]
 800d1f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d1fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d1fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	f023 0303 	bic.w	r3, r3, #3
 800d206:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d208:	683b      	ldr	r3, [r7, #0]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	68fa      	ldr	r2, [r7, #12]
 800d20e:	4313      	orrs	r3, r2
 800d210:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d212:	697b      	ldr	r3, [r7, #20]
 800d214:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d218:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d21a:	683b      	ldr	r3, [r7, #0]
 800d21c:	689b      	ldr	r3, [r3, #8]
 800d21e:	021b      	lsls	r3, r3, #8
 800d220:	697a      	ldr	r2, [r7, #20]
 800d222:	4313      	orrs	r3, r2
 800d224:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	4a27      	ldr	r2, [pc, #156]	; (800d2c8 <TIM_OC3_SetConfig+0xfc>)
 800d22a:	4293      	cmp	r3, r2
 800d22c:	d003      	beq.n	800d236 <TIM_OC3_SetConfig+0x6a>
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	4a26      	ldr	r2, [pc, #152]	; (800d2cc <TIM_OC3_SetConfig+0x100>)
 800d232:	4293      	cmp	r3, r2
 800d234:	d10d      	bne.n	800d252 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d236:	697b      	ldr	r3, [r7, #20]
 800d238:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d23c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d23e:	683b      	ldr	r3, [r7, #0]
 800d240:	68db      	ldr	r3, [r3, #12]
 800d242:	021b      	lsls	r3, r3, #8
 800d244:	697a      	ldr	r2, [r7, #20]
 800d246:	4313      	orrs	r3, r2
 800d248:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d24a:	697b      	ldr	r3, [r7, #20]
 800d24c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d250:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	4a1c      	ldr	r2, [pc, #112]	; (800d2c8 <TIM_OC3_SetConfig+0xfc>)
 800d256:	4293      	cmp	r3, r2
 800d258:	d00f      	beq.n	800d27a <TIM_OC3_SetConfig+0xae>
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	4a1b      	ldr	r2, [pc, #108]	; (800d2cc <TIM_OC3_SetConfig+0x100>)
 800d25e:	4293      	cmp	r3, r2
 800d260:	d00b      	beq.n	800d27a <TIM_OC3_SetConfig+0xae>
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	4a1a      	ldr	r2, [pc, #104]	; (800d2d0 <TIM_OC3_SetConfig+0x104>)
 800d266:	4293      	cmp	r3, r2
 800d268:	d007      	beq.n	800d27a <TIM_OC3_SetConfig+0xae>
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	4a19      	ldr	r2, [pc, #100]	; (800d2d4 <TIM_OC3_SetConfig+0x108>)
 800d26e:	4293      	cmp	r3, r2
 800d270:	d003      	beq.n	800d27a <TIM_OC3_SetConfig+0xae>
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	4a18      	ldr	r2, [pc, #96]	; (800d2d8 <TIM_OC3_SetConfig+0x10c>)
 800d276:	4293      	cmp	r3, r2
 800d278:	d113      	bne.n	800d2a2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d27a:	693b      	ldr	r3, [r7, #16]
 800d27c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d280:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d282:	693b      	ldr	r3, [r7, #16]
 800d284:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d288:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d28a:	683b      	ldr	r3, [r7, #0]
 800d28c:	695b      	ldr	r3, [r3, #20]
 800d28e:	011b      	lsls	r3, r3, #4
 800d290:	693a      	ldr	r2, [r7, #16]
 800d292:	4313      	orrs	r3, r2
 800d294:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d296:	683b      	ldr	r3, [r7, #0]
 800d298:	699b      	ldr	r3, [r3, #24]
 800d29a:	011b      	lsls	r3, r3, #4
 800d29c:	693a      	ldr	r2, [r7, #16]
 800d29e:	4313      	orrs	r3, r2
 800d2a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	693a      	ldr	r2, [r7, #16]
 800d2a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	68fa      	ldr	r2, [r7, #12]
 800d2ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d2ae:	683b      	ldr	r3, [r7, #0]
 800d2b0:	685a      	ldr	r2, [r3, #4]
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	697a      	ldr	r2, [r7, #20]
 800d2ba:	621a      	str	r2, [r3, #32]
}
 800d2bc:	bf00      	nop
 800d2be:	371c      	adds	r7, #28
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c6:	4770      	bx	lr
 800d2c8:	40012c00 	.word	0x40012c00
 800d2cc:	40013400 	.word	0x40013400
 800d2d0:	40014000 	.word	0x40014000
 800d2d4:	40014400 	.word	0x40014400
 800d2d8:	40014800 	.word	0x40014800

0800d2dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d2dc:	b480      	push	{r7}
 800d2de:	b087      	sub	sp, #28
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	6078      	str	r0, [r7, #4]
 800d2e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	6a1b      	ldr	r3, [r3, #32]
 800d2ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	6a1b      	ldr	r3, [r3, #32]
 800d2f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	685b      	ldr	r3, [r3, #4]
 800d2fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	69db      	ldr	r3, [r3, #28]
 800d302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d30a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d30e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d316:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d318:	683b      	ldr	r3, [r7, #0]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	021b      	lsls	r3, r3, #8
 800d31e:	68fa      	ldr	r2, [r7, #12]
 800d320:	4313      	orrs	r3, r2
 800d322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d324:	693b      	ldr	r3, [r7, #16]
 800d326:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d32a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d32c:	683b      	ldr	r3, [r7, #0]
 800d32e:	689b      	ldr	r3, [r3, #8]
 800d330:	031b      	lsls	r3, r3, #12
 800d332:	693a      	ldr	r2, [r7, #16]
 800d334:	4313      	orrs	r3, r2
 800d336:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	4a18      	ldr	r2, [pc, #96]	; (800d39c <TIM_OC4_SetConfig+0xc0>)
 800d33c:	4293      	cmp	r3, r2
 800d33e:	d00f      	beq.n	800d360 <TIM_OC4_SetConfig+0x84>
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	4a17      	ldr	r2, [pc, #92]	; (800d3a0 <TIM_OC4_SetConfig+0xc4>)
 800d344:	4293      	cmp	r3, r2
 800d346:	d00b      	beq.n	800d360 <TIM_OC4_SetConfig+0x84>
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	4a16      	ldr	r2, [pc, #88]	; (800d3a4 <TIM_OC4_SetConfig+0xc8>)
 800d34c:	4293      	cmp	r3, r2
 800d34e:	d007      	beq.n	800d360 <TIM_OC4_SetConfig+0x84>
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	4a15      	ldr	r2, [pc, #84]	; (800d3a8 <TIM_OC4_SetConfig+0xcc>)
 800d354:	4293      	cmp	r3, r2
 800d356:	d003      	beq.n	800d360 <TIM_OC4_SetConfig+0x84>
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	4a14      	ldr	r2, [pc, #80]	; (800d3ac <TIM_OC4_SetConfig+0xd0>)
 800d35c:	4293      	cmp	r3, r2
 800d35e:	d109      	bne.n	800d374 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d360:	697b      	ldr	r3, [r7, #20]
 800d362:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d366:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d368:	683b      	ldr	r3, [r7, #0]
 800d36a:	695b      	ldr	r3, [r3, #20]
 800d36c:	019b      	lsls	r3, r3, #6
 800d36e:	697a      	ldr	r2, [r7, #20]
 800d370:	4313      	orrs	r3, r2
 800d372:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	697a      	ldr	r2, [r7, #20]
 800d378:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	68fa      	ldr	r2, [r7, #12]
 800d37e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d380:	683b      	ldr	r3, [r7, #0]
 800d382:	685a      	ldr	r2, [r3, #4]
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	693a      	ldr	r2, [r7, #16]
 800d38c:	621a      	str	r2, [r3, #32]
}
 800d38e:	bf00      	nop
 800d390:	371c      	adds	r7, #28
 800d392:	46bd      	mov	sp, r7
 800d394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d398:	4770      	bx	lr
 800d39a:	bf00      	nop
 800d39c:	40012c00 	.word	0x40012c00
 800d3a0:	40013400 	.word	0x40013400
 800d3a4:	40014000 	.word	0x40014000
 800d3a8:	40014400 	.word	0x40014400
 800d3ac:	40014800 	.word	0x40014800

0800d3b0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d3b0:	b480      	push	{r7}
 800d3b2:	b087      	sub	sp, #28
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
 800d3b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	6a1b      	ldr	r3, [r3, #32]
 800d3be:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	6a1b      	ldr	r3, [r3, #32]
 800d3ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	685b      	ldr	r3, [r3, #4]
 800d3d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d3d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d3de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d3e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d3e4:	683b      	ldr	r3, [r7, #0]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	68fa      	ldr	r2, [r7, #12]
 800d3ea:	4313      	orrs	r3, r2
 800d3ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d3ee:	693b      	ldr	r3, [r7, #16]
 800d3f0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800d3f4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d3f6:	683b      	ldr	r3, [r7, #0]
 800d3f8:	689b      	ldr	r3, [r3, #8]
 800d3fa:	041b      	lsls	r3, r3, #16
 800d3fc:	693a      	ldr	r2, [r7, #16]
 800d3fe:	4313      	orrs	r3, r2
 800d400:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	4a17      	ldr	r2, [pc, #92]	; (800d464 <TIM_OC5_SetConfig+0xb4>)
 800d406:	4293      	cmp	r3, r2
 800d408:	d00f      	beq.n	800d42a <TIM_OC5_SetConfig+0x7a>
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	4a16      	ldr	r2, [pc, #88]	; (800d468 <TIM_OC5_SetConfig+0xb8>)
 800d40e:	4293      	cmp	r3, r2
 800d410:	d00b      	beq.n	800d42a <TIM_OC5_SetConfig+0x7a>
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	4a15      	ldr	r2, [pc, #84]	; (800d46c <TIM_OC5_SetConfig+0xbc>)
 800d416:	4293      	cmp	r3, r2
 800d418:	d007      	beq.n	800d42a <TIM_OC5_SetConfig+0x7a>
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	4a14      	ldr	r2, [pc, #80]	; (800d470 <TIM_OC5_SetConfig+0xc0>)
 800d41e:	4293      	cmp	r3, r2
 800d420:	d003      	beq.n	800d42a <TIM_OC5_SetConfig+0x7a>
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	4a13      	ldr	r2, [pc, #76]	; (800d474 <TIM_OC5_SetConfig+0xc4>)
 800d426:	4293      	cmp	r3, r2
 800d428:	d109      	bne.n	800d43e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d42a:	697b      	ldr	r3, [r7, #20]
 800d42c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d430:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	695b      	ldr	r3, [r3, #20]
 800d436:	021b      	lsls	r3, r3, #8
 800d438:	697a      	ldr	r2, [r7, #20]
 800d43a:	4313      	orrs	r3, r2
 800d43c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	697a      	ldr	r2, [r7, #20]
 800d442:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	68fa      	ldr	r2, [r7, #12]
 800d448:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d44a:	683b      	ldr	r3, [r7, #0]
 800d44c:	685a      	ldr	r2, [r3, #4]
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	693a      	ldr	r2, [r7, #16]
 800d456:	621a      	str	r2, [r3, #32]
}
 800d458:	bf00      	nop
 800d45a:	371c      	adds	r7, #28
 800d45c:	46bd      	mov	sp, r7
 800d45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d462:	4770      	bx	lr
 800d464:	40012c00 	.word	0x40012c00
 800d468:	40013400 	.word	0x40013400
 800d46c:	40014000 	.word	0x40014000
 800d470:	40014400 	.word	0x40014400
 800d474:	40014800 	.word	0x40014800

0800d478 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d478:	b480      	push	{r7}
 800d47a:	b087      	sub	sp, #28
 800d47c:	af00      	add	r7, sp, #0
 800d47e:	6078      	str	r0, [r7, #4]
 800d480:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	6a1b      	ldr	r3, [r3, #32]
 800d486:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	6a1b      	ldr	r3, [r3, #32]
 800d492:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	685b      	ldr	r3, [r3, #4]
 800d498:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d49e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d4a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d4aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d4ac:	683b      	ldr	r3, [r7, #0]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	021b      	lsls	r3, r3, #8
 800d4b2:	68fa      	ldr	r2, [r7, #12]
 800d4b4:	4313      	orrs	r3, r2
 800d4b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d4b8:	693b      	ldr	r3, [r7, #16]
 800d4ba:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d4be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d4c0:	683b      	ldr	r3, [r7, #0]
 800d4c2:	689b      	ldr	r3, [r3, #8]
 800d4c4:	051b      	lsls	r3, r3, #20
 800d4c6:	693a      	ldr	r2, [r7, #16]
 800d4c8:	4313      	orrs	r3, r2
 800d4ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	4a18      	ldr	r2, [pc, #96]	; (800d530 <TIM_OC6_SetConfig+0xb8>)
 800d4d0:	4293      	cmp	r3, r2
 800d4d2:	d00f      	beq.n	800d4f4 <TIM_OC6_SetConfig+0x7c>
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	4a17      	ldr	r2, [pc, #92]	; (800d534 <TIM_OC6_SetConfig+0xbc>)
 800d4d8:	4293      	cmp	r3, r2
 800d4da:	d00b      	beq.n	800d4f4 <TIM_OC6_SetConfig+0x7c>
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	4a16      	ldr	r2, [pc, #88]	; (800d538 <TIM_OC6_SetConfig+0xc0>)
 800d4e0:	4293      	cmp	r3, r2
 800d4e2:	d007      	beq.n	800d4f4 <TIM_OC6_SetConfig+0x7c>
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	4a15      	ldr	r2, [pc, #84]	; (800d53c <TIM_OC6_SetConfig+0xc4>)
 800d4e8:	4293      	cmp	r3, r2
 800d4ea:	d003      	beq.n	800d4f4 <TIM_OC6_SetConfig+0x7c>
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	4a14      	ldr	r2, [pc, #80]	; (800d540 <TIM_OC6_SetConfig+0xc8>)
 800d4f0:	4293      	cmp	r3, r2
 800d4f2:	d109      	bne.n	800d508 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d4f4:	697b      	ldr	r3, [r7, #20]
 800d4f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d4fa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d4fc:	683b      	ldr	r3, [r7, #0]
 800d4fe:	695b      	ldr	r3, [r3, #20]
 800d500:	029b      	lsls	r3, r3, #10
 800d502:	697a      	ldr	r2, [r7, #20]
 800d504:	4313      	orrs	r3, r2
 800d506:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	697a      	ldr	r2, [r7, #20]
 800d50c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	68fa      	ldr	r2, [r7, #12]
 800d512:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d514:	683b      	ldr	r3, [r7, #0]
 800d516:	685a      	ldr	r2, [r3, #4]
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	693a      	ldr	r2, [r7, #16]
 800d520:	621a      	str	r2, [r3, #32]
}
 800d522:	bf00      	nop
 800d524:	371c      	adds	r7, #28
 800d526:	46bd      	mov	sp, r7
 800d528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d52c:	4770      	bx	lr
 800d52e:	bf00      	nop
 800d530:	40012c00 	.word	0x40012c00
 800d534:	40013400 	.word	0x40013400
 800d538:	40014000 	.word	0x40014000
 800d53c:	40014400 	.word	0x40014400
 800d540:	40014800 	.word	0x40014800

0800d544 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d544:	b480      	push	{r7}
 800d546:	b085      	sub	sp, #20
 800d548:	af00      	add	r7, sp, #0
 800d54a:	6078      	str	r0, [r7, #4]
 800d54c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d54e:	2300      	movs	r3, #0
 800d550:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d558:	2b01      	cmp	r3, #1
 800d55a:	d101      	bne.n	800d560 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d55c:	2302      	movs	r3, #2
 800d55e:	e065      	b.n	800d62c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	2201      	movs	r2, #1
 800d564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d56e:	683b      	ldr	r3, [r7, #0]
 800d570:	68db      	ldr	r3, [r3, #12]
 800d572:	4313      	orrs	r3, r2
 800d574:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d57c:	683b      	ldr	r3, [r7, #0]
 800d57e:	689b      	ldr	r3, [r3, #8]
 800d580:	4313      	orrs	r3, r2
 800d582:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d58a:	683b      	ldr	r3, [r7, #0]
 800d58c:	685b      	ldr	r3, [r3, #4]
 800d58e:	4313      	orrs	r3, r2
 800d590:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d598:	683b      	ldr	r3, [r7, #0]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	4313      	orrs	r3, r2
 800d59e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d5a6:	683b      	ldr	r3, [r7, #0]
 800d5a8:	691b      	ldr	r3, [r3, #16]
 800d5aa:	4313      	orrs	r3, r2
 800d5ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	695b      	ldr	r3, [r3, #20]
 800d5b8:	4313      	orrs	r3, r2
 800d5ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d5c2:	683b      	ldr	r3, [r7, #0]
 800d5c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5c6:	4313      	orrs	r3, r2
 800d5c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800d5d0:	683b      	ldr	r3, [r7, #0]
 800d5d2:	699b      	ldr	r3, [r3, #24]
 800d5d4:	041b      	lsls	r3, r3, #16
 800d5d6:	4313      	orrs	r3, r2
 800d5d8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	4a16      	ldr	r2, [pc, #88]	; (800d638 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800d5e0:	4293      	cmp	r3, r2
 800d5e2:	d004      	beq.n	800d5ee <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	4a14      	ldr	r2, [pc, #80]	; (800d63c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800d5ea:	4293      	cmp	r3, r2
 800d5ec:	d115      	bne.n	800d61a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800d5f4:	683b      	ldr	r3, [r7, #0]
 800d5f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5f8:	051b      	lsls	r3, r3, #20
 800d5fa:	4313      	orrs	r3, r2
 800d5fc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800d604:	683b      	ldr	r3, [r7, #0]
 800d606:	69db      	ldr	r3, [r3, #28]
 800d608:	4313      	orrs	r3, r2
 800d60a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800d612:	683b      	ldr	r3, [r7, #0]
 800d614:	6a1b      	ldr	r3, [r3, #32]
 800d616:	4313      	orrs	r3, r2
 800d618:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	68fa      	ldr	r2, [r7, #12]
 800d620:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	2200      	movs	r2, #0
 800d626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d62a:	2300      	movs	r3, #0
}
 800d62c:	4618      	mov	r0, r3
 800d62e:	3714      	adds	r7, #20
 800d630:	46bd      	mov	sp, r7
 800d632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d636:	4770      	bx	lr
 800d638:	40012c00 	.word	0x40012c00
 800d63c:	40013400 	.word	0x40013400

0800d640 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d640:	b480      	push	{r7}
 800d642:	b083      	sub	sp, #12
 800d644:	af00      	add	r7, sp, #0
 800d646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d648:	bf00      	nop
 800d64a:	370c      	adds	r7, #12
 800d64c:	46bd      	mov	sp, r7
 800d64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d652:	4770      	bx	lr

0800d654 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d654:	b480      	push	{r7}
 800d656:	b083      	sub	sp, #12
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d65c:	bf00      	nop
 800d65e:	370c      	adds	r7, #12
 800d660:	46bd      	mov	sp, r7
 800d662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d666:	4770      	bx	lr

0800d668 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d668:	b480      	push	{r7}
 800d66a:	b083      	sub	sp, #12
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d670:	bf00      	nop
 800d672:	370c      	adds	r7, #12
 800d674:	46bd      	mov	sp, r7
 800d676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d67a:	4770      	bx	lr

0800d67c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d67c:	b580      	push	{r7, lr}
 800d67e:	b082      	sub	sp, #8
 800d680:	af00      	add	r7, sp, #0
 800d682:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	2b00      	cmp	r3, #0
 800d688:	d101      	bne.n	800d68e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d68a:	2301      	movs	r3, #1
 800d68c:	e042      	b.n	800d714 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d694:	2b00      	cmp	r3, #0
 800d696:	d106      	bne.n	800d6a6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	2200      	movs	r2, #0
 800d69c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d6a0:	6878      	ldr	r0, [r7, #4]
 800d6a2:	f7f6 fd1f 	bl	80040e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	2224      	movs	r2, #36	; 0x24
 800d6aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	681a      	ldr	r2, [r3, #0]
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	f022 0201 	bic.w	r2, r2, #1
 800d6bc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d6be:	6878      	ldr	r0, [r7, #4]
 800d6c0:	f000 fb64 	bl	800dd8c <UART_SetConfig>
 800d6c4:	4603      	mov	r3, r0
 800d6c6:	2b01      	cmp	r3, #1
 800d6c8:	d101      	bne.n	800d6ce <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800d6ca:	2301      	movs	r3, #1
 800d6cc:	e022      	b.n	800d714 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d002      	beq.n	800d6dc <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800d6d6:	6878      	ldr	r0, [r7, #4]
 800d6d8:	f000 fe54 	bl	800e384 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	685a      	ldr	r2, [r3, #4]
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d6ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	689a      	ldr	r2, [r3, #8]
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d6fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	681a      	ldr	r2, [r3, #0]
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	f042 0201 	orr.w	r2, r2, #1
 800d70a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d70c:	6878      	ldr	r0, [r7, #4]
 800d70e:	f000 fedb 	bl	800e4c8 <UART_CheckIdleState>
 800d712:	4603      	mov	r3, r0
}
 800d714:	4618      	mov	r0, r3
 800d716:	3708      	adds	r7, #8
 800d718:	46bd      	mov	sp, r7
 800d71a:	bd80      	pop	{r7, pc}

0800d71c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d71c:	b580      	push	{r7, lr}
 800d71e:	b0ba      	sub	sp, #232	; 0xe8
 800d720:	af00      	add	r7, sp, #0
 800d722:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	69db      	ldr	r3, [r3, #28]
 800d72a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	689b      	ldr	r3, [r3, #8]
 800d73e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d742:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800d746:	f640 030f 	movw	r3, #2063	; 0x80f
 800d74a:	4013      	ands	r3, r2
 800d74c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800d750:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d754:	2b00      	cmp	r3, #0
 800d756:	d11b      	bne.n	800d790 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d758:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d75c:	f003 0320 	and.w	r3, r3, #32
 800d760:	2b00      	cmp	r3, #0
 800d762:	d015      	beq.n	800d790 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d768:	f003 0320 	and.w	r3, r3, #32
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d105      	bne.n	800d77c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d770:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d774:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d009      	beq.n	800d790 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d780:	2b00      	cmp	r3, #0
 800d782:	f000 82d6 	beq.w	800dd32 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d78a:	6878      	ldr	r0, [r7, #4]
 800d78c:	4798      	blx	r3
      }
      return;
 800d78e:	e2d0      	b.n	800dd32 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 800d790:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d794:	2b00      	cmp	r3, #0
 800d796:	f000 811f 	beq.w	800d9d8 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d79a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800d79e:	4b8b      	ldr	r3, [pc, #556]	; (800d9cc <HAL_UART_IRQHandler+0x2b0>)
 800d7a0:	4013      	ands	r3, r2
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d106      	bne.n	800d7b4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d7a6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800d7aa:	4b89      	ldr	r3, [pc, #548]	; (800d9d0 <HAL_UART_IRQHandler+0x2b4>)
 800d7ac:	4013      	ands	r3, r2
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	f000 8112 	beq.w	800d9d8 <HAL_UART_IRQHandler+0x2bc>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d7b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d7b8:	f003 0301 	and.w	r3, r3, #1
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d011      	beq.n	800d7e4 <HAL_UART_IRQHandler+0xc8>
 800d7c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d7c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d00b      	beq.n	800d7e4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	2201      	movs	r2, #1
 800d7d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d7da:	f043 0201 	orr.w	r2, r3, #1
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d7e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d7e8:	f003 0302 	and.w	r3, r3, #2
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d011      	beq.n	800d814 <HAL_UART_IRQHandler+0xf8>
 800d7f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d7f4:	f003 0301 	and.w	r3, r3, #1
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d00b      	beq.n	800d814 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	2202      	movs	r2, #2
 800d802:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d80a:	f043 0204 	orr.w	r2, r3, #4
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d814:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d818:	f003 0304 	and.w	r3, r3, #4
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d011      	beq.n	800d844 <HAL_UART_IRQHandler+0x128>
 800d820:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d824:	f003 0301 	and.w	r3, r3, #1
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d00b      	beq.n	800d844 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	2204      	movs	r2, #4
 800d832:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d83a:	f043 0202 	orr.w	r2, r3, #2
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d844:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d848:	f003 0308 	and.w	r3, r3, #8
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d017      	beq.n	800d880 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d850:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d854:	f003 0320 	and.w	r3, r3, #32
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d105      	bne.n	800d868 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800d85c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800d860:	4b5a      	ldr	r3, [pc, #360]	; (800d9cc <HAL_UART_IRQHandler+0x2b0>)
 800d862:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d864:	2b00      	cmp	r3, #0
 800d866:	d00b      	beq.n	800d880 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	2208      	movs	r2, #8
 800d86e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d876:	f043 0208 	orr.w	r2, r3, #8
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d880:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d884:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d012      	beq.n	800d8b2 <HAL_UART_IRQHandler+0x196>
 800d88c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d890:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d894:	2b00      	cmp	r3, #0
 800d896:	d00c      	beq.n	800d8b2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d8a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d8a8:	f043 0220 	orr.w	r2, r3, #32
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	f000 823c 	beq.w	800dd36 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d8be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d8c2:	f003 0320 	and.w	r3, r3, #32
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d013      	beq.n	800d8f2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d8ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d8ce:	f003 0320 	and.w	r3, r3, #32
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d105      	bne.n	800d8e2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d8d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d8da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d007      	beq.n	800d8f2 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d003      	beq.n	800d8f2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8ee:	6878      	ldr	r0, [r7, #4]
 800d8f0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d8f8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	689b      	ldr	r3, [r3, #8]
 800d902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d906:	2b40      	cmp	r3, #64	; 0x40
 800d908:	d005      	beq.n	800d916 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d90a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d90e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d912:	2b00      	cmp	r3, #0
 800d914:	d04f      	beq.n	800d9b6 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d916:	6878      	ldr	r0, [r7, #4]
 800d918:	f000 fee9 	bl	800e6ee <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	689b      	ldr	r3, [r3, #8]
 800d922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d926:	2b40      	cmp	r3, #64	; 0x40
 800d928:	d141      	bne.n	800d9ae <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	3308      	adds	r3, #8
 800d930:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d934:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d938:	e853 3f00 	ldrex	r3, [r3]
 800d93c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800d940:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d944:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d948:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	3308      	adds	r3, #8
 800d952:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800d956:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800d95a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d95e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800d962:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800d966:	e841 2300 	strex	r3, r2, [r1]
 800d96a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800d96e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d972:	2b00      	cmp	r3, #0
 800d974:	d1d9      	bne.n	800d92a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d013      	beq.n	800d9a6 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d982:	4a14      	ldr	r2, [pc, #80]	; (800d9d4 <HAL_UART_IRQHandler+0x2b8>)
 800d984:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d98a:	4618      	mov	r0, r3
 800d98c:	f7f7 fec9 	bl	8005722 <HAL_DMA_Abort_IT>
 800d990:	4603      	mov	r3, r0
 800d992:	2b00      	cmp	r3, #0
 800d994:	d017      	beq.n	800d9c6 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d99a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d99c:	687a      	ldr	r2, [r7, #4]
 800d99e:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800d9a0:	4610      	mov	r0, r2
 800d9a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d9a4:	e00f      	b.n	800d9c6 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d9a6:	6878      	ldr	r0, [r7, #4]
 800d9a8:	f000 f9da 	bl	800dd60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d9ac:	e00b      	b.n	800d9c6 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d9ae:	6878      	ldr	r0, [r7, #4]
 800d9b0:	f000 f9d6 	bl	800dd60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d9b4:	e007      	b.n	800d9c6 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d9b6:	6878      	ldr	r0, [r7, #4]
 800d9b8:	f000 f9d2 	bl	800dd60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	2200      	movs	r2, #0
 800d9c0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800d9c4:	e1b7      	b.n	800dd36 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d9c6:	bf00      	nop
    return;
 800d9c8:	e1b5      	b.n	800dd36 <HAL_UART_IRQHandler+0x61a>
 800d9ca:	bf00      	nop
 800d9cc:	10000001 	.word	0x10000001
 800d9d0:	04000120 	.word	0x04000120
 800d9d4:	0800e7bb 	.word	0x0800e7bb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d9dc:	2b01      	cmp	r3, #1
 800d9de:	f040 814a 	bne.w	800dc76 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d9e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d9e6:	f003 0310 	and.w	r3, r3, #16
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	f000 8143 	beq.w	800dc76 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d9f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d9f4:	f003 0310 	and.w	r3, r3, #16
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	f000 813c 	beq.w	800dc76 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	2210      	movs	r2, #16
 800da04:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	689b      	ldr	r3, [r3, #8]
 800da0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da10:	2b40      	cmp	r3, #64	; 0x40
 800da12:	f040 80b5 	bne.w	800db80 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	685b      	ldr	r3, [r3, #4]
 800da1e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800da22:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800da26:	2b00      	cmp	r3, #0
 800da28:	f000 8187 	beq.w	800dd3a <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800da32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800da36:	429a      	cmp	r2, r3
 800da38:	f080 817f 	bcs.w	800dd3a <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800da42:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	f003 0320 	and.w	r3, r3, #32
 800da52:	2b00      	cmp	r3, #0
 800da54:	f040 8086 	bne.w	800db64 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da60:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800da64:	e853 3f00 	ldrex	r3, [r3]
 800da68:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800da6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800da70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800da74:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	461a      	mov	r2, r3
 800da7e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800da82:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800da86:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da8a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800da8e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800da92:	e841 2300 	strex	r3, r2, [r1]
 800da96:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800da9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d1da      	bne.n	800da58 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	3308      	adds	r3, #8
 800daa8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daaa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800daac:	e853 3f00 	ldrex	r3, [r3]
 800dab0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800dab2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800dab4:	f023 0301 	bic.w	r3, r3, #1
 800dab8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	3308      	adds	r3, #8
 800dac2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800dac6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800daca:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dacc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800dace:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800dad2:	e841 2300 	strex	r3, r2, [r1]
 800dad6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800dad8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d1e1      	bne.n	800daa2 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	3308      	adds	r3, #8
 800dae4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dae6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dae8:	e853 3f00 	ldrex	r3, [r3]
 800daec:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800daee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800daf0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800daf4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	3308      	adds	r3, #8
 800dafe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800db02:	66fa      	str	r2, [r7, #108]	; 0x6c
 800db04:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db06:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800db08:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800db0a:	e841 2300 	strex	r3, r2, [r1]
 800db0e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800db10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800db12:	2b00      	cmp	r3, #0
 800db14:	d1e3      	bne.n	800dade <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	2220      	movs	r2, #32
 800db1a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	2200      	movs	r2, #0
 800db22:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800db2c:	e853 3f00 	ldrex	r3, [r3]
 800db30:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800db32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800db34:	f023 0310 	bic.w	r3, r3, #16
 800db38:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	461a      	mov	r2, r3
 800db42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800db46:	65bb      	str	r3, [r7, #88]	; 0x58
 800db48:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db4a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800db4c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800db4e:	e841 2300 	strex	r3, r2, [r1]
 800db52:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800db54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800db56:	2b00      	cmp	r3, #0
 800db58:	d1e4      	bne.n	800db24 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800db5e:	4618      	mov	r0, r3
 800db60:	f7f7 fd83 	bl	800566a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800db70:	b29b      	uxth	r3, r3
 800db72:	1ad3      	subs	r3, r2, r3
 800db74:	b29b      	uxth	r3, r3
 800db76:	4619      	mov	r1, r3
 800db78:	6878      	ldr	r0, [r7, #4]
 800db7a:	f000 f8fb 	bl	800dd74 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800db7e:	e0dc      	b.n	800dd3a <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800db8c:	b29b      	uxth	r3, r3
 800db8e:	1ad3      	subs	r3, r2, r3
 800db90:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800db9a:	b29b      	uxth	r3, r3
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	f000 80ce 	beq.w	800dd3e <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 800dba2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	f000 80c9 	beq.w	800dd3e <HAL_UART_IRQHandler+0x622>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbb4:	e853 3f00 	ldrex	r3, [r3]
 800dbb8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800dbba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dbbc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800dbc0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	461a      	mov	r2, r3
 800dbca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800dbce:	647b      	str	r3, [r7, #68]	; 0x44
 800dbd0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbd2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800dbd4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dbd6:	e841 2300 	strex	r3, r2, [r1]
 800dbda:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800dbdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d1e4      	bne.n	800dbac <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	3308      	adds	r3, #8
 800dbe8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbec:	e853 3f00 	ldrex	r3, [r3]
 800dbf0:	623b      	str	r3, [r7, #32]
   return(result);
 800dbf2:	6a3b      	ldr	r3, [r7, #32]
 800dbf4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800dbf8:	f023 0301 	bic.w	r3, r3, #1
 800dbfc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	3308      	adds	r3, #8
 800dc06:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800dc0a:	633a      	str	r2, [r7, #48]	; 0x30
 800dc0c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc0e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dc10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dc12:	e841 2300 	strex	r3, r2, [r1]
 800dc16:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800dc18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d1e1      	bne.n	800dbe2 <HAL_UART_IRQHandler+0x4c6>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	2220      	movs	r2, #32
 800dc22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	2200      	movs	r2, #0
 800dc2a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	2200      	movs	r2, #0
 800dc30:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc38:	693b      	ldr	r3, [r7, #16]
 800dc3a:	e853 3f00 	ldrex	r3, [r3]
 800dc3e:	60fb      	str	r3, [r7, #12]
   return(result);
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	f023 0310 	bic.w	r3, r3, #16
 800dc46:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	461a      	mov	r2, r3
 800dc50:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800dc54:	61fb      	str	r3, [r7, #28]
 800dc56:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc58:	69b9      	ldr	r1, [r7, #24]
 800dc5a:	69fa      	ldr	r2, [r7, #28]
 800dc5c:	e841 2300 	strex	r3, r2, [r1]
 800dc60:	617b      	str	r3, [r7, #20]
   return(result);
 800dc62:	697b      	ldr	r3, [r7, #20]
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d1e4      	bne.n	800dc32 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800dc68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800dc6c:	4619      	mov	r1, r3
 800dc6e:	6878      	ldr	r0, [r7, #4]
 800dc70:	f000 f880 	bl	800dd74 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800dc74:	e063      	b.n	800dd3e <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800dc76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dc7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d00e      	beq.n	800dca0 <HAL_UART_IRQHandler+0x584>
 800dc82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dc86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d008      	beq.n	800dca0 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800dc96:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800dc98:	6878      	ldr	r0, [r7, #4]
 800dc9a:	f000 fdcf 	bl	800e83c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dc9e:	e051      	b.n	800dd44 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800dca0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dca4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d014      	beq.n	800dcd6 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800dcac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dcb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d105      	bne.n	800dcc4 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800dcb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dcbc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d008      	beq.n	800dcd6 <HAL_UART_IRQHandler+0x5ba>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d03a      	beq.n	800dd42 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dcd0:	6878      	ldr	r0, [r7, #4]
 800dcd2:	4798      	blx	r3
    }
    return;
 800dcd4:	e035      	b.n	800dd42 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800dcd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dcda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d009      	beq.n	800dcf6 <HAL_UART_IRQHandler+0x5da>
 800dce2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d003      	beq.n	800dcf6 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 800dcee:	6878      	ldr	r0, [r7, #4]
 800dcf0:	f000 fd79 	bl	800e7e6 <UART_EndTransmit_IT>
    return;
 800dcf4:	e026      	b.n	800dd44 <HAL_UART_IRQHandler+0x628>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800dcf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dcfa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d009      	beq.n	800dd16 <HAL_UART_IRQHandler+0x5fa>
 800dd02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dd06:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d003      	beq.n	800dd16 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800dd0e:	6878      	ldr	r0, [r7, #4]
 800dd10:	f000 fda8 	bl	800e864 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dd14:	e016      	b.n	800dd44 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800dd16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dd1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d010      	beq.n	800dd44 <HAL_UART_IRQHandler+0x628>
 800dd22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	da0c      	bge.n	800dd44 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800dd2a:	6878      	ldr	r0, [r7, #4]
 800dd2c:	f000 fd90 	bl	800e850 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dd30:	e008      	b.n	800dd44 <HAL_UART_IRQHandler+0x628>
      return;
 800dd32:	bf00      	nop
 800dd34:	e006      	b.n	800dd44 <HAL_UART_IRQHandler+0x628>
    return;
 800dd36:	bf00      	nop
 800dd38:	e004      	b.n	800dd44 <HAL_UART_IRQHandler+0x628>
      return;
 800dd3a:	bf00      	nop
 800dd3c:	e002      	b.n	800dd44 <HAL_UART_IRQHandler+0x628>
      return;
 800dd3e:	bf00      	nop
 800dd40:	e000      	b.n	800dd44 <HAL_UART_IRQHandler+0x628>
    return;
 800dd42:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 800dd44:	37e8      	adds	r7, #232	; 0xe8
 800dd46:	46bd      	mov	sp, r7
 800dd48:	bd80      	pop	{r7, pc}
 800dd4a:	bf00      	nop

0800dd4c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800dd4c:	b480      	push	{r7}
 800dd4e:	b083      	sub	sp, #12
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800dd54:	bf00      	nop
 800dd56:	370c      	adds	r7, #12
 800dd58:	46bd      	mov	sp, r7
 800dd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd5e:	4770      	bx	lr

0800dd60 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800dd60:	b480      	push	{r7}
 800dd62:	b083      	sub	sp, #12
 800dd64:	af00      	add	r7, sp, #0
 800dd66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800dd68:	bf00      	nop
 800dd6a:	370c      	adds	r7, #12
 800dd6c:	46bd      	mov	sp, r7
 800dd6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd72:	4770      	bx	lr

0800dd74 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800dd74:	b480      	push	{r7}
 800dd76:	b083      	sub	sp, #12
 800dd78:	af00      	add	r7, sp, #0
 800dd7a:	6078      	str	r0, [r7, #4]
 800dd7c:	460b      	mov	r3, r1
 800dd7e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800dd80:	bf00      	nop
 800dd82:	370c      	adds	r7, #12
 800dd84:	46bd      	mov	sp, r7
 800dd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd8a:	4770      	bx	lr

0800dd8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800dd8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dd90:	b08c      	sub	sp, #48	; 0x30
 800dd92:	af00      	add	r7, sp, #0
 800dd94:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800dd96:	2300      	movs	r3, #0
 800dd98:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800dd9c:	697b      	ldr	r3, [r7, #20]
 800dd9e:	689a      	ldr	r2, [r3, #8]
 800dda0:	697b      	ldr	r3, [r7, #20]
 800dda2:	691b      	ldr	r3, [r3, #16]
 800dda4:	431a      	orrs	r2, r3
 800dda6:	697b      	ldr	r3, [r7, #20]
 800dda8:	695b      	ldr	r3, [r3, #20]
 800ddaa:	431a      	orrs	r2, r3
 800ddac:	697b      	ldr	r3, [r7, #20]
 800ddae:	69db      	ldr	r3, [r3, #28]
 800ddb0:	4313      	orrs	r3, r2
 800ddb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ddb4:	697b      	ldr	r3, [r7, #20]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	681a      	ldr	r2, [r3, #0]
 800ddba:	4baa      	ldr	r3, [pc, #680]	; (800e064 <UART_SetConfig+0x2d8>)
 800ddbc:	4013      	ands	r3, r2
 800ddbe:	697a      	ldr	r2, [r7, #20]
 800ddc0:	6812      	ldr	r2, [r2, #0]
 800ddc2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ddc4:	430b      	orrs	r3, r1
 800ddc6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ddc8:	697b      	ldr	r3, [r7, #20]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	685b      	ldr	r3, [r3, #4]
 800ddce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ddd2:	697b      	ldr	r3, [r7, #20]
 800ddd4:	68da      	ldr	r2, [r3, #12]
 800ddd6:	697b      	ldr	r3, [r7, #20]
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	430a      	orrs	r2, r1
 800dddc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ddde:	697b      	ldr	r3, [r7, #20]
 800dde0:	699b      	ldr	r3, [r3, #24]
 800dde2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800dde4:	697b      	ldr	r3, [r7, #20]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	4a9f      	ldr	r2, [pc, #636]	; (800e068 <UART_SetConfig+0x2dc>)
 800ddea:	4293      	cmp	r3, r2
 800ddec:	d004      	beq.n	800ddf8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ddee:	697b      	ldr	r3, [r7, #20]
 800ddf0:	6a1b      	ldr	r3, [r3, #32]
 800ddf2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ddf4:	4313      	orrs	r3, r2
 800ddf6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ddf8:	697b      	ldr	r3, [r7, #20]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	689b      	ldr	r3, [r3, #8]
 800ddfe:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800de02:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800de06:	697a      	ldr	r2, [r7, #20]
 800de08:	6812      	ldr	r2, [r2, #0]
 800de0a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800de0c:	430b      	orrs	r3, r1
 800de0e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800de10:	697b      	ldr	r3, [r7, #20]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de16:	f023 010f 	bic.w	r1, r3, #15
 800de1a:	697b      	ldr	r3, [r7, #20]
 800de1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800de1e:	697b      	ldr	r3, [r7, #20]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	430a      	orrs	r2, r1
 800de24:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800de26:	697b      	ldr	r3, [r7, #20]
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	4a90      	ldr	r2, [pc, #576]	; (800e06c <UART_SetConfig+0x2e0>)
 800de2c:	4293      	cmp	r3, r2
 800de2e:	d125      	bne.n	800de7c <UART_SetConfig+0xf0>
 800de30:	4b8f      	ldr	r3, [pc, #572]	; (800e070 <UART_SetConfig+0x2e4>)
 800de32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de36:	f003 0303 	and.w	r3, r3, #3
 800de3a:	2b03      	cmp	r3, #3
 800de3c:	d81a      	bhi.n	800de74 <UART_SetConfig+0xe8>
 800de3e:	a201      	add	r2, pc, #4	; (adr r2, 800de44 <UART_SetConfig+0xb8>)
 800de40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de44:	0800de55 	.word	0x0800de55
 800de48:	0800de65 	.word	0x0800de65
 800de4c:	0800de5d 	.word	0x0800de5d
 800de50:	0800de6d 	.word	0x0800de6d
 800de54:	2301      	movs	r3, #1
 800de56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800de5a:	e116      	b.n	800e08a <UART_SetConfig+0x2fe>
 800de5c:	2302      	movs	r3, #2
 800de5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800de62:	e112      	b.n	800e08a <UART_SetConfig+0x2fe>
 800de64:	2304      	movs	r3, #4
 800de66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800de6a:	e10e      	b.n	800e08a <UART_SetConfig+0x2fe>
 800de6c:	2308      	movs	r3, #8
 800de6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800de72:	e10a      	b.n	800e08a <UART_SetConfig+0x2fe>
 800de74:	2310      	movs	r3, #16
 800de76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800de7a:	e106      	b.n	800e08a <UART_SetConfig+0x2fe>
 800de7c:	697b      	ldr	r3, [r7, #20]
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	4a7c      	ldr	r2, [pc, #496]	; (800e074 <UART_SetConfig+0x2e8>)
 800de82:	4293      	cmp	r3, r2
 800de84:	d138      	bne.n	800def8 <UART_SetConfig+0x16c>
 800de86:	4b7a      	ldr	r3, [pc, #488]	; (800e070 <UART_SetConfig+0x2e4>)
 800de88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de8c:	f003 030c 	and.w	r3, r3, #12
 800de90:	2b0c      	cmp	r3, #12
 800de92:	d82d      	bhi.n	800def0 <UART_SetConfig+0x164>
 800de94:	a201      	add	r2, pc, #4	; (adr r2, 800de9c <UART_SetConfig+0x110>)
 800de96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de9a:	bf00      	nop
 800de9c:	0800ded1 	.word	0x0800ded1
 800dea0:	0800def1 	.word	0x0800def1
 800dea4:	0800def1 	.word	0x0800def1
 800dea8:	0800def1 	.word	0x0800def1
 800deac:	0800dee1 	.word	0x0800dee1
 800deb0:	0800def1 	.word	0x0800def1
 800deb4:	0800def1 	.word	0x0800def1
 800deb8:	0800def1 	.word	0x0800def1
 800debc:	0800ded9 	.word	0x0800ded9
 800dec0:	0800def1 	.word	0x0800def1
 800dec4:	0800def1 	.word	0x0800def1
 800dec8:	0800def1 	.word	0x0800def1
 800decc:	0800dee9 	.word	0x0800dee9
 800ded0:	2300      	movs	r3, #0
 800ded2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ded6:	e0d8      	b.n	800e08a <UART_SetConfig+0x2fe>
 800ded8:	2302      	movs	r3, #2
 800deda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dede:	e0d4      	b.n	800e08a <UART_SetConfig+0x2fe>
 800dee0:	2304      	movs	r3, #4
 800dee2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dee6:	e0d0      	b.n	800e08a <UART_SetConfig+0x2fe>
 800dee8:	2308      	movs	r3, #8
 800deea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800deee:	e0cc      	b.n	800e08a <UART_SetConfig+0x2fe>
 800def0:	2310      	movs	r3, #16
 800def2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800def6:	e0c8      	b.n	800e08a <UART_SetConfig+0x2fe>
 800def8:	697b      	ldr	r3, [r7, #20]
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	4a5e      	ldr	r2, [pc, #376]	; (800e078 <UART_SetConfig+0x2ec>)
 800defe:	4293      	cmp	r3, r2
 800df00:	d125      	bne.n	800df4e <UART_SetConfig+0x1c2>
 800df02:	4b5b      	ldr	r3, [pc, #364]	; (800e070 <UART_SetConfig+0x2e4>)
 800df04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800df08:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800df0c:	2b30      	cmp	r3, #48	; 0x30
 800df0e:	d016      	beq.n	800df3e <UART_SetConfig+0x1b2>
 800df10:	2b30      	cmp	r3, #48	; 0x30
 800df12:	d818      	bhi.n	800df46 <UART_SetConfig+0x1ba>
 800df14:	2b20      	cmp	r3, #32
 800df16:	d00a      	beq.n	800df2e <UART_SetConfig+0x1a2>
 800df18:	2b20      	cmp	r3, #32
 800df1a:	d814      	bhi.n	800df46 <UART_SetConfig+0x1ba>
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d002      	beq.n	800df26 <UART_SetConfig+0x19a>
 800df20:	2b10      	cmp	r3, #16
 800df22:	d008      	beq.n	800df36 <UART_SetConfig+0x1aa>
 800df24:	e00f      	b.n	800df46 <UART_SetConfig+0x1ba>
 800df26:	2300      	movs	r3, #0
 800df28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df2c:	e0ad      	b.n	800e08a <UART_SetConfig+0x2fe>
 800df2e:	2302      	movs	r3, #2
 800df30:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df34:	e0a9      	b.n	800e08a <UART_SetConfig+0x2fe>
 800df36:	2304      	movs	r3, #4
 800df38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df3c:	e0a5      	b.n	800e08a <UART_SetConfig+0x2fe>
 800df3e:	2308      	movs	r3, #8
 800df40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df44:	e0a1      	b.n	800e08a <UART_SetConfig+0x2fe>
 800df46:	2310      	movs	r3, #16
 800df48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df4c:	e09d      	b.n	800e08a <UART_SetConfig+0x2fe>
 800df4e:	697b      	ldr	r3, [r7, #20]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	4a4a      	ldr	r2, [pc, #296]	; (800e07c <UART_SetConfig+0x2f0>)
 800df54:	4293      	cmp	r3, r2
 800df56:	d125      	bne.n	800dfa4 <UART_SetConfig+0x218>
 800df58:	4b45      	ldr	r3, [pc, #276]	; (800e070 <UART_SetConfig+0x2e4>)
 800df5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800df5e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800df62:	2bc0      	cmp	r3, #192	; 0xc0
 800df64:	d016      	beq.n	800df94 <UART_SetConfig+0x208>
 800df66:	2bc0      	cmp	r3, #192	; 0xc0
 800df68:	d818      	bhi.n	800df9c <UART_SetConfig+0x210>
 800df6a:	2b80      	cmp	r3, #128	; 0x80
 800df6c:	d00a      	beq.n	800df84 <UART_SetConfig+0x1f8>
 800df6e:	2b80      	cmp	r3, #128	; 0x80
 800df70:	d814      	bhi.n	800df9c <UART_SetConfig+0x210>
 800df72:	2b00      	cmp	r3, #0
 800df74:	d002      	beq.n	800df7c <UART_SetConfig+0x1f0>
 800df76:	2b40      	cmp	r3, #64	; 0x40
 800df78:	d008      	beq.n	800df8c <UART_SetConfig+0x200>
 800df7a:	e00f      	b.n	800df9c <UART_SetConfig+0x210>
 800df7c:	2300      	movs	r3, #0
 800df7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df82:	e082      	b.n	800e08a <UART_SetConfig+0x2fe>
 800df84:	2302      	movs	r3, #2
 800df86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df8a:	e07e      	b.n	800e08a <UART_SetConfig+0x2fe>
 800df8c:	2304      	movs	r3, #4
 800df8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df92:	e07a      	b.n	800e08a <UART_SetConfig+0x2fe>
 800df94:	2308      	movs	r3, #8
 800df96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800df9a:	e076      	b.n	800e08a <UART_SetConfig+0x2fe>
 800df9c:	2310      	movs	r3, #16
 800df9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dfa2:	e072      	b.n	800e08a <UART_SetConfig+0x2fe>
 800dfa4:	697b      	ldr	r3, [r7, #20]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	4a35      	ldr	r2, [pc, #212]	; (800e080 <UART_SetConfig+0x2f4>)
 800dfaa:	4293      	cmp	r3, r2
 800dfac:	d12a      	bne.n	800e004 <UART_SetConfig+0x278>
 800dfae:	4b30      	ldr	r3, [pc, #192]	; (800e070 <UART_SetConfig+0x2e4>)
 800dfb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dfb4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dfb8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800dfbc:	d01a      	beq.n	800dff4 <UART_SetConfig+0x268>
 800dfbe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800dfc2:	d81b      	bhi.n	800dffc <UART_SetConfig+0x270>
 800dfc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dfc8:	d00c      	beq.n	800dfe4 <UART_SetConfig+0x258>
 800dfca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dfce:	d815      	bhi.n	800dffc <UART_SetConfig+0x270>
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d003      	beq.n	800dfdc <UART_SetConfig+0x250>
 800dfd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dfd8:	d008      	beq.n	800dfec <UART_SetConfig+0x260>
 800dfda:	e00f      	b.n	800dffc <UART_SetConfig+0x270>
 800dfdc:	2300      	movs	r3, #0
 800dfde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dfe2:	e052      	b.n	800e08a <UART_SetConfig+0x2fe>
 800dfe4:	2302      	movs	r3, #2
 800dfe6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dfea:	e04e      	b.n	800e08a <UART_SetConfig+0x2fe>
 800dfec:	2304      	movs	r3, #4
 800dfee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dff2:	e04a      	b.n	800e08a <UART_SetConfig+0x2fe>
 800dff4:	2308      	movs	r3, #8
 800dff6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dffa:	e046      	b.n	800e08a <UART_SetConfig+0x2fe>
 800dffc:	2310      	movs	r3, #16
 800dffe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e002:	e042      	b.n	800e08a <UART_SetConfig+0x2fe>
 800e004:	697b      	ldr	r3, [r7, #20]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	4a17      	ldr	r2, [pc, #92]	; (800e068 <UART_SetConfig+0x2dc>)
 800e00a:	4293      	cmp	r3, r2
 800e00c:	d13a      	bne.n	800e084 <UART_SetConfig+0x2f8>
 800e00e:	4b18      	ldr	r3, [pc, #96]	; (800e070 <UART_SetConfig+0x2e4>)
 800e010:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e014:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e018:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e01c:	d01a      	beq.n	800e054 <UART_SetConfig+0x2c8>
 800e01e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e022:	d81b      	bhi.n	800e05c <UART_SetConfig+0x2d0>
 800e024:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e028:	d00c      	beq.n	800e044 <UART_SetConfig+0x2b8>
 800e02a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e02e:	d815      	bhi.n	800e05c <UART_SetConfig+0x2d0>
 800e030:	2b00      	cmp	r3, #0
 800e032:	d003      	beq.n	800e03c <UART_SetConfig+0x2b0>
 800e034:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e038:	d008      	beq.n	800e04c <UART_SetConfig+0x2c0>
 800e03a:	e00f      	b.n	800e05c <UART_SetConfig+0x2d0>
 800e03c:	2300      	movs	r3, #0
 800e03e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e042:	e022      	b.n	800e08a <UART_SetConfig+0x2fe>
 800e044:	2302      	movs	r3, #2
 800e046:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e04a:	e01e      	b.n	800e08a <UART_SetConfig+0x2fe>
 800e04c:	2304      	movs	r3, #4
 800e04e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e052:	e01a      	b.n	800e08a <UART_SetConfig+0x2fe>
 800e054:	2308      	movs	r3, #8
 800e056:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e05a:	e016      	b.n	800e08a <UART_SetConfig+0x2fe>
 800e05c:	2310      	movs	r3, #16
 800e05e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e062:	e012      	b.n	800e08a <UART_SetConfig+0x2fe>
 800e064:	cfff69f3 	.word	0xcfff69f3
 800e068:	40008000 	.word	0x40008000
 800e06c:	40013800 	.word	0x40013800
 800e070:	40021000 	.word	0x40021000
 800e074:	40004400 	.word	0x40004400
 800e078:	40004800 	.word	0x40004800
 800e07c:	40004c00 	.word	0x40004c00
 800e080:	40005000 	.word	0x40005000
 800e084:	2310      	movs	r3, #16
 800e086:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e08a:	697b      	ldr	r3, [r7, #20]
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	4aae      	ldr	r2, [pc, #696]	; (800e348 <UART_SetConfig+0x5bc>)
 800e090:	4293      	cmp	r3, r2
 800e092:	f040 8097 	bne.w	800e1c4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e096:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e09a:	2b08      	cmp	r3, #8
 800e09c:	d823      	bhi.n	800e0e6 <UART_SetConfig+0x35a>
 800e09e:	a201      	add	r2, pc, #4	; (adr r2, 800e0a4 <UART_SetConfig+0x318>)
 800e0a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0a4:	0800e0c9 	.word	0x0800e0c9
 800e0a8:	0800e0e7 	.word	0x0800e0e7
 800e0ac:	0800e0d1 	.word	0x0800e0d1
 800e0b0:	0800e0e7 	.word	0x0800e0e7
 800e0b4:	0800e0d7 	.word	0x0800e0d7
 800e0b8:	0800e0e7 	.word	0x0800e0e7
 800e0bc:	0800e0e7 	.word	0x0800e0e7
 800e0c0:	0800e0e7 	.word	0x0800e0e7
 800e0c4:	0800e0df 	.word	0x0800e0df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e0c8:	f7fb f892 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800e0cc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e0ce:	e010      	b.n	800e0f2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e0d0:	4b9e      	ldr	r3, [pc, #632]	; (800e34c <UART_SetConfig+0x5c0>)
 800e0d2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e0d4:	e00d      	b.n	800e0f2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e0d6:	f7fa fff3 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 800e0da:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e0dc:	e009      	b.n	800e0f2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e0de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e0e2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e0e4:	e005      	b.n	800e0f2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800e0e6:	2300      	movs	r3, #0
 800e0e8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800e0ea:	2301      	movs	r3, #1
 800e0ec:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800e0f0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e0f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	f000 8130 	beq.w	800e35a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e0fa:	697b      	ldr	r3, [r7, #20]
 800e0fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0fe:	4a94      	ldr	r2, [pc, #592]	; (800e350 <UART_SetConfig+0x5c4>)
 800e100:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e104:	461a      	mov	r2, r3
 800e106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e108:	fbb3 f3f2 	udiv	r3, r3, r2
 800e10c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e10e:	697b      	ldr	r3, [r7, #20]
 800e110:	685a      	ldr	r2, [r3, #4]
 800e112:	4613      	mov	r3, r2
 800e114:	005b      	lsls	r3, r3, #1
 800e116:	4413      	add	r3, r2
 800e118:	69ba      	ldr	r2, [r7, #24]
 800e11a:	429a      	cmp	r2, r3
 800e11c:	d305      	bcc.n	800e12a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e11e:	697b      	ldr	r3, [r7, #20]
 800e120:	685b      	ldr	r3, [r3, #4]
 800e122:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e124:	69ba      	ldr	r2, [r7, #24]
 800e126:	429a      	cmp	r2, r3
 800e128:	d903      	bls.n	800e132 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800e12a:	2301      	movs	r3, #1
 800e12c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800e130:	e113      	b.n	800e35a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e134:	2200      	movs	r2, #0
 800e136:	60bb      	str	r3, [r7, #8]
 800e138:	60fa      	str	r2, [r7, #12]
 800e13a:	697b      	ldr	r3, [r7, #20]
 800e13c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e13e:	4a84      	ldr	r2, [pc, #528]	; (800e350 <UART_SetConfig+0x5c4>)
 800e140:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e144:	b29b      	uxth	r3, r3
 800e146:	2200      	movs	r2, #0
 800e148:	603b      	str	r3, [r7, #0]
 800e14a:	607a      	str	r2, [r7, #4]
 800e14c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e150:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e154:	f7f2 fd90 	bl	8000c78 <__aeabi_uldivmod>
 800e158:	4602      	mov	r2, r0
 800e15a:	460b      	mov	r3, r1
 800e15c:	4610      	mov	r0, r2
 800e15e:	4619      	mov	r1, r3
 800e160:	f04f 0200 	mov.w	r2, #0
 800e164:	f04f 0300 	mov.w	r3, #0
 800e168:	020b      	lsls	r3, r1, #8
 800e16a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e16e:	0202      	lsls	r2, r0, #8
 800e170:	6979      	ldr	r1, [r7, #20]
 800e172:	6849      	ldr	r1, [r1, #4]
 800e174:	0849      	lsrs	r1, r1, #1
 800e176:	2000      	movs	r0, #0
 800e178:	460c      	mov	r4, r1
 800e17a:	4605      	mov	r5, r0
 800e17c:	eb12 0804 	adds.w	r8, r2, r4
 800e180:	eb43 0905 	adc.w	r9, r3, r5
 800e184:	697b      	ldr	r3, [r7, #20]
 800e186:	685b      	ldr	r3, [r3, #4]
 800e188:	2200      	movs	r2, #0
 800e18a:	469a      	mov	sl, r3
 800e18c:	4693      	mov	fp, r2
 800e18e:	4652      	mov	r2, sl
 800e190:	465b      	mov	r3, fp
 800e192:	4640      	mov	r0, r8
 800e194:	4649      	mov	r1, r9
 800e196:	f7f2 fd6f 	bl	8000c78 <__aeabi_uldivmod>
 800e19a:	4602      	mov	r2, r0
 800e19c:	460b      	mov	r3, r1
 800e19e:	4613      	mov	r3, r2
 800e1a0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e1a2:	6a3b      	ldr	r3, [r7, #32]
 800e1a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e1a8:	d308      	bcc.n	800e1bc <UART_SetConfig+0x430>
 800e1aa:	6a3b      	ldr	r3, [r7, #32]
 800e1ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e1b0:	d204      	bcs.n	800e1bc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800e1b2:	697b      	ldr	r3, [r7, #20]
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	6a3a      	ldr	r2, [r7, #32]
 800e1b8:	60da      	str	r2, [r3, #12]
 800e1ba:	e0ce      	b.n	800e35a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800e1bc:	2301      	movs	r3, #1
 800e1be:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800e1c2:	e0ca      	b.n	800e35a <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e1c4:	697b      	ldr	r3, [r7, #20]
 800e1c6:	69db      	ldr	r3, [r3, #28]
 800e1c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e1cc:	d166      	bne.n	800e29c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800e1ce:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e1d2:	2b08      	cmp	r3, #8
 800e1d4:	d827      	bhi.n	800e226 <UART_SetConfig+0x49a>
 800e1d6:	a201      	add	r2, pc, #4	; (adr r2, 800e1dc <UART_SetConfig+0x450>)
 800e1d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1dc:	0800e201 	.word	0x0800e201
 800e1e0:	0800e209 	.word	0x0800e209
 800e1e4:	0800e211 	.word	0x0800e211
 800e1e8:	0800e227 	.word	0x0800e227
 800e1ec:	0800e217 	.word	0x0800e217
 800e1f0:	0800e227 	.word	0x0800e227
 800e1f4:	0800e227 	.word	0x0800e227
 800e1f8:	0800e227 	.word	0x0800e227
 800e1fc:	0800e21f 	.word	0x0800e21f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e200:	f7fa fff6 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800e204:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e206:	e014      	b.n	800e232 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e208:	f7fb f808 	bl	800921c <HAL_RCC_GetPCLK2Freq>
 800e20c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e20e:	e010      	b.n	800e232 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e210:	4b4e      	ldr	r3, [pc, #312]	; (800e34c <UART_SetConfig+0x5c0>)
 800e212:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e214:	e00d      	b.n	800e232 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e216:	f7fa ff53 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 800e21a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e21c:	e009      	b.n	800e232 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e21e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e222:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e224:	e005      	b.n	800e232 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800e226:	2300      	movs	r3, #0
 800e228:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800e22a:	2301      	movs	r3, #1
 800e22c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800e230:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e234:	2b00      	cmp	r3, #0
 800e236:	f000 8090 	beq.w	800e35a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e23a:	697b      	ldr	r3, [r7, #20]
 800e23c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e23e:	4a44      	ldr	r2, [pc, #272]	; (800e350 <UART_SetConfig+0x5c4>)
 800e240:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e244:	461a      	mov	r2, r3
 800e246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e248:	fbb3 f3f2 	udiv	r3, r3, r2
 800e24c:	005a      	lsls	r2, r3, #1
 800e24e:	697b      	ldr	r3, [r7, #20]
 800e250:	685b      	ldr	r3, [r3, #4]
 800e252:	085b      	lsrs	r3, r3, #1
 800e254:	441a      	add	r2, r3
 800e256:	697b      	ldr	r3, [r7, #20]
 800e258:	685b      	ldr	r3, [r3, #4]
 800e25a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e25e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e260:	6a3b      	ldr	r3, [r7, #32]
 800e262:	2b0f      	cmp	r3, #15
 800e264:	d916      	bls.n	800e294 <UART_SetConfig+0x508>
 800e266:	6a3b      	ldr	r3, [r7, #32]
 800e268:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e26c:	d212      	bcs.n	800e294 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e26e:	6a3b      	ldr	r3, [r7, #32]
 800e270:	b29b      	uxth	r3, r3
 800e272:	f023 030f 	bic.w	r3, r3, #15
 800e276:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e278:	6a3b      	ldr	r3, [r7, #32]
 800e27a:	085b      	lsrs	r3, r3, #1
 800e27c:	b29b      	uxth	r3, r3
 800e27e:	f003 0307 	and.w	r3, r3, #7
 800e282:	b29a      	uxth	r2, r3
 800e284:	8bfb      	ldrh	r3, [r7, #30]
 800e286:	4313      	orrs	r3, r2
 800e288:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800e28a:	697b      	ldr	r3, [r7, #20]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	8bfa      	ldrh	r2, [r7, #30]
 800e290:	60da      	str	r2, [r3, #12]
 800e292:	e062      	b.n	800e35a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800e294:	2301      	movs	r3, #1
 800e296:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800e29a:	e05e      	b.n	800e35a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e29c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e2a0:	2b08      	cmp	r3, #8
 800e2a2:	d828      	bhi.n	800e2f6 <UART_SetConfig+0x56a>
 800e2a4:	a201      	add	r2, pc, #4	; (adr r2, 800e2ac <UART_SetConfig+0x520>)
 800e2a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2aa:	bf00      	nop
 800e2ac:	0800e2d1 	.word	0x0800e2d1
 800e2b0:	0800e2d9 	.word	0x0800e2d9
 800e2b4:	0800e2e1 	.word	0x0800e2e1
 800e2b8:	0800e2f7 	.word	0x0800e2f7
 800e2bc:	0800e2e7 	.word	0x0800e2e7
 800e2c0:	0800e2f7 	.word	0x0800e2f7
 800e2c4:	0800e2f7 	.word	0x0800e2f7
 800e2c8:	0800e2f7 	.word	0x0800e2f7
 800e2cc:	0800e2ef 	.word	0x0800e2ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e2d0:	f7fa ff8e 	bl	80091f0 <HAL_RCC_GetPCLK1Freq>
 800e2d4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e2d6:	e014      	b.n	800e302 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e2d8:	f7fa ffa0 	bl	800921c <HAL_RCC_GetPCLK2Freq>
 800e2dc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e2de:	e010      	b.n	800e302 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e2e0:	4b1a      	ldr	r3, [pc, #104]	; (800e34c <UART_SetConfig+0x5c0>)
 800e2e2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e2e4:	e00d      	b.n	800e302 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e2e6:	f7fa feeb 	bl	80090c0 <HAL_RCC_GetSysClockFreq>
 800e2ea:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e2ec:	e009      	b.n	800e302 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e2ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e2f2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e2f4:	e005      	b.n	800e302 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800e2f6:	2300      	movs	r3, #0
 800e2f8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800e2fa:	2301      	movs	r3, #1
 800e2fc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800e300:	bf00      	nop
    }

    if (pclk != 0U)
 800e302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e304:	2b00      	cmp	r3, #0
 800e306:	d028      	beq.n	800e35a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e308:	697b      	ldr	r3, [r7, #20]
 800e30a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e30c:	4a10      	ldr	r2, [pc, #64]	; (800e350 <UART_SetConfig+0x5c4>)
 800e30e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e312:	461a      	mov	r2, r3
 800e314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e316:	fbb3 f2f2 	udiv	r2, r3, r2
 800e31a:	697b      	ldr	r3, [r7, #20]
 800e31c:	685b      	ldr	r3, [r3, #4]
 800e31e:	085b      	lsrs	r3, r3, #1
 800e320:	441a      	add	r2, r3
 800e322:	697b      	ldr	r3, [r7, #20]
 800e324:	685b      	ldr	r3, [r3, #4]
 800e326:	fbb2 f3f3 	udiv	r3, r2, r3
 800e32a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e32c:	6a3b      	ldr	r3, [r7, #32]
 800e32e:	2b0f      	cmp	r3, #15
 800e330:	d910      	bls.n	800e354 <UART_SetConfig+0x5c8>
 800e332:	6a3b      	ldr	r3, [r7, #32]
 800e334:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e338:	d20c      	bcs.n	800e354 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e33a:	6a3b      	ldr	r3, [r7, #32]
 800e33c:	b29a      	uxth	r2, r3
 800e33e:	697b      	ldr	r3, [r7, #20]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	60da      	str	r2, [r3, #12]
 800e344:	e009      	b.n	800e35a <UART_SetConfig+0x5ce>
 800e346:	bf00      	nop
 800e348:	40008000 	.word	0x40008000
 800e34c:	00f42400 	.word	0x00f42400
 800e350:	08019638 	.word	0x08019638
      }
      else
      {
        ret = HAL_ERROR;
 800e354:	2301      	movs	r3, #1
 800e356:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e35a:	697b      	ldr	r3, [r7, #20]
 800e35c:	2201      	movs	r2, #1
 800e35e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800e362:	697b      	ldr	r3, [r7, #20]
 800e364:	2201      	movs	r2, #1
 800e366:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e36a:	697b      	ldr	r3, [r7, #20]
 800e36c:	2200      	movs	r2, #0
 800e36e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800e370:	697b      	ldr	r3, [r7, #20]
 800e372:	2200      	movs	r2, #0
 800e374:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800e376:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800e37a:	4618      	mov	r0, r3
 800e37c:	3730      	adds	r7, #48	; 0x30
 800e37e:	46bd      	mov	sp, r7
 800e380:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800e384 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e384:	b480      	push	{r7}
 800e386:	b083      	sub	sp, #12
 800e388:	af00      	add	r7, sp, #0
 800e38a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e390:	f003 0301 	and.w	r3, r3, #1
 800e394:	2b00      	cmp	r3, #0
 800e396:	d00a      	beq.n	800e3ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	685b      	ldr	r3, [r3, #4]
 800e39e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	430a      	orrs	r2, r1
 800e3ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e3b2:	f003 0302 	and.w	r3, r3, #2
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d00a      	beq.n	800e3d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	685b      	ldr	r3, [r3, #4]
 800e3c0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	430a      	orrs	r2, r1
 800e3ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e3d4:	f003 0304 	and.w	r3, r3, #4
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d00a      	beq.n	800e3f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	685b      	ldr	r3, [r3, #4]
 800e3e2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	430a      	orrs	r2, r1
 800e3f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e3f6:	f003 0308 	and.w	r3, r3, #8
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d00a      	beq.n	800e414 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	685b      	ldr	r3, [r3, #4]
 800e404:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	430a      	orrs	r2, r1
 800e412:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e418:	f003 0310 	and.w	r3, r3, #16
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d00a      	beq.n	800e436 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	689b      	ldr	r3, [r3, #8]
 800e426:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	430a      	orrs	r2, r1
 800e434:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e43a:	f003 0320 	and.w	r3, r3, #32
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d00a      	beq.n	800e458 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	689b      	ldr	r3, [r3, #8]
 800e448:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	430a      	orrs	r2, r1
 800e456:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e45c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e460:	2b00      	cmp	r3, #0
 800e462:	d01a      	beq.n	800e49a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	685b      	ldr	r3, [r3, #4]
 800e46a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	430a      	orrs	r2, r1
 800e478:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e47e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e482:	d10a      	bne.n	800e49a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	685b      	ldr	r3, [r3, #4]
 800e48a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	430a      	orrs	r2, r1
 800e498:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e49e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d00a      	beq.n	800e4bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	685b      	ldr	r3, [r3, #4]
 800e4ac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	430a      	orrs	r2, r1
 800e4ba:	605a      	str	r2, [r3, #4]
  }
}
 800e4bc:	bf00      	nop
 800e4be:	370c      	adds	r7, #12
 800e4c0:	46bd      	mov	sp, r7
 800e4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4c6:	4770      	bx	lr

0800e4c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b086      	sub	sp, #24
 800e4cc:	af02      	add	r7, sp, #8
 800e4ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	2200      	movs	r2, #0
 800e4d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e4d8:	f7f6 ff86 	bl	80053e8 <HAL_GetTick>
 800e4dc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	f003 0308 	and.w	r3, r3, #8
 800e4e8:	2b08      	cmp	r3, #8
 800e4ea:	d10e      	bne.n	800e50a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e4ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e4f0:	9300      	str	r3, [sp, #0]
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	2200      	movs	r2, #0
 800e4f6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e4fa:	6878      	ldr	r0, [r7, #4]
 800e4fc:	f000 f82f 	bl	800e55e <UART_WaitOnFlagUntilTimeout>
 800e500:	4603      	mov	r3, r0
 800e502:	2b00      	cmp	r3, #0
 800e504:	d001      	beq.n	800e50a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e506:	2303      	movs	r3, #3
 800e508:	e025      	b.n	800e556 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	f003 0304 	and.w	r3, r3, #4
 800e514:	2b04      	cmp	r3, #4
 800e516:	d10e      	bne.n	800e536 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e518:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e51c:	9300      	str	r3, [sp, #0]
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	2200      	movs	r2, #0
 800e522:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e526:	6878      	ldr	r0, [r7, #4]
 800e528:	f000 f819 	bl	800e55e <UART_WaitOnFlagUntilTimeout>
 800e52c:	4603      	mov	r3, r0
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d001      	beq.n	800e536 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e532:	2303      	movs	r3, #3
 800e534:	e00f      	b.n	800e556 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	2220      	movs	r2, #32
 800e53a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	2220      	movs	r2, #32
 800e542:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	2200      	movs	r2, #0
 800e54a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	2200      	movs	r2, #0
 800e550:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e554:	2300      	movs	r3, #0
}
 800e556:	4618      	mov	r0, r3
 800e558:	3710      	adds	r7, #16
 800e55a:	46bd      	mov	sp, r7
 800e55c:	bd80      	pop	{r7, pc}

0800e55e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e55e:	b580      	push	{r7, lr}
 800e560:	b09c      	sub	sp, #112	; 0x70
 800e562:	af00      	add	r7, sp, #0
 800e564:	60f8      	str	r0, [r7, #12]
 800e566:	60b9      	str	r1, [r7, #8]
 800e568:	603b      	str	r3, [r7, #0]
 800e56a:	4613      	mov	r3, r2
 800e56c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e56e:	e0a9      	b.n	800e6c4 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e570:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e572:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e576:	f000 80a5 	beq.w	800e6c4 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e57a:	f7f6 ff35 	bl	80053e8 <HAL_GetTick>
 800e57e:	4602      	mov	r2, r0
 800e580:	683b      	ldr	r3, [r7, #0]
 800e582:	1ad3      	subs	r3, r2, r3
 800e584:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800e586:	429a      	cmp	r2, r3
 800e588:	d302      	bcc.n	800e590 <UART_WaitOnFlagUntilTimeout+0x32>
 800e58a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d140      	bne.n	800e612 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e596:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e598:	e853 3f00 	ldrex	r3, [r3]
 800e59c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800e59e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e5a0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e5a4:	667b      	str	r3, [r7, #100]	; 0x64
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	461a      	mov	r2, r3
 800e5ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e5ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e5b0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5b2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e5b4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e5b6:	e841 2300 	strex	r3, r2, [r1]
 800e5ba:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800e5bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d1e6      	bne.n	800e590 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	3308      	adds	r3, #8
 800e5c8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e5cc:	e853 3f00 	ldrex	r3, [r3]
 800e5d0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e5d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5d4:	f023 0301 	bic.w	r3, r3, #1
 800e5d8:	663b      	str	r3, [r7, #96]	; 0x60
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	3308      	adds	r3, #8
 800e5e0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e5e2:	64ba      	str	r2, [r7, #72]	; 0x48
 800e5e4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5e6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e5e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e5ea:	e841 2300 	strex	r3, r2, [r1]
 800e5ee:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e5f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d1e5      	bne.n	800e5c2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	2220      	movs	r2, #32
 800e5fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	2220      	movs	r2, #32
 800e602:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	2200      	movs	r2, #0
 800e60a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800e60e:	2303      	movs	r3, #3
 800e610:	e069      	b.n	800e6e6 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	f003 0304 	and.w	r3, r3, #4
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d051      	beq.n	800e6c4 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	69db      	ldr	r3, [r3, #28]
 800e626:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e62a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e62e:	d149      	bne.n	800e6c4 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e638:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	681b      	ldr	r3, [r3, #0]
 800e63e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e642:	e853 3f00 	ldrex	r3, [r3]
 800e646:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e64a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e64e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	461a      	mov	r2, r3
 800e656:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e658:	637b      	str	r3, [r7, #52]	; 0x34
 800e65a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e65c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e65e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e660:	e841 2300 	strex	r3, r2, [r1]
 800e664:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d1e6      	bne.n	800e63a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	3308      	adds	r3, #8
 800e672:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e674:	697b      	ldr	r3, [r7, #20]
 800e676:	e853 3f00 	ldrex	r3, [r3]
 800e67a:	613b      	str	r3, [r7, #16]
   return(result);
 800e67c:	693b      	ldr	r3, [r7, #16]
 800e67e:	f023 0301 	bic.w	r3, r3, #1
 800e682:	66bb      	str	r3, [r7, #104]	; 0x68
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	3308      	adds	r3, #8
 800e68a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e68c:	623a      	str	r2, [r7, #32]
 800e68e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e690:	69f9      	ldr	r1, [r7, #28]
 800e692:	6a3a      	ldr	r2, [r7, #32]
 800e694:	e841 2300 	strex	r3, r2, [r1]
 800e698:	61bb      	str	r3, [r7, #24]
   return(result);
 800e69a:	69bb      	ldr	r3, [r7, #24]
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d1e5      	bne.n	800e66c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	2220      	movs	r2, #32
 800e6a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	2220      	movs	r2, #32
 800e6ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	2220      	movs	r2, #32
 800e6b4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	2200      	movs	r2, #0
 800e6bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800e6c0:	2303      	movs	r3, #3
 800e6c2:	e010      	b.n	800e6e6 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	69da      	ldr	r2, [r3, #28]
 800e6ca:	68bb      	ldr	r3, [r7, #8]
 800e6cc:	4013      	ands	r3, r2
 800e6ce:	68ba      	ldr	r2, [r7, #8]
 800e6d0:	429a      	cmp	r2, r3
 800e6d2:	bf0c      	ite	eq
 800e6d4:	2301      	moveq	r3, #1
 800e6d6:	2300      	movne	r3, #0
 800e6d8:	b2db      	uxtb	r3, r3
 800e6da:	461a      	mov	r2, r3
 800e6dc:	79fb      	ldrb	r3, [r7, #7]
 800e6de:	429a      	cmp	r2, r3
 800e6e0:	f43f af46 	beq.w	800e570 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e6e4:	2300      	movs	r3, #0
}
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	3770      	adds	r7, #112	; 0x70
 800e6ea:	46bd      	mov	sp, r7
 800e6ec:	bd80      	pop	{r7, pc}

0800e6ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e6ee:	b480      	push	{r7}
 800e6f0:	b095      	sub	sp, #84	; 0x54
 800e6f2:	af00      	add	r7, sp, #0
 800e6f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e6fe:	e853 3f00 	ldrex	r3, [r3]
 800e702:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e706:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e70a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	461a      	mov	r2, r3
 800e712:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e714:	643b      	str	r3, [r7, #64]	; 0x40
 800e716:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e718:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e71a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e71c:	e841 2300 	strex	r3, r2, [r1]
 800e720:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e724:	2b00      	cmp	r3, #0
 800e726:	d1e6      	bne.n	800e6f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	3308      	adds	r3, #8
 800e72e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e730:	6a3b      	ldr	r3, [r7, #32]
 800e732:	e853 3f00 	ldrex	r3, [r3]
 800e736:	61fb      	str	r3, [r7, #28]
   return(result);
 800e738:	69fb      	ldr	r3, [r7, #28]
 800e73a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e73e:	f023 0301 	bic.w	r3, r3, #1
 800e742:	64bb      	str	r3, [r7, #72]	; 0x48
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	3308      	adds	r3, #8
 800e74a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e74c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e74e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e750:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e752:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e754:	e841 2300 	strex	r3, r2, [r1]
 800e758:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e75a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d1e3      	bne.n	800e728 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e764:	2b01      	cmp	r3, #1
 800e766:	d118      	bne.n	800e79a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	e853 3f00 	ldrex	r3, [r3]
 800e774:	60bb      	str	r3, [r7, #8]
   return(result);
 800e776:	68bb      	ldr	r3, [r7, #8]
 800e778:	f023 0310 	bic.w	r3, r3, #16
 800e77c:	647b      	str	r3, [r7, #68]	; 0x44
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	461a      	mov	r2, r3
 800e784:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e786:	61bb      	str	r3, [r7, #24]
 800e788:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e78a:	6979      	ldr	r1, [r7, #20]
 800e78c:	69ba      	ldr	r2, [r7, #24]
 800e78e:	e841 2300 	strex	r3, r2, [r1]
 800e792:	613b      	str	r3, [r7, #16]
   return(result);
 800e794:	693b      	ldr	r3, [r7, #16]
 800e796:	2b00      	cmp	r3, #0
 800e798:	d1e6      	bne.n	800e768 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	2220      	movs	r2, #32
 800e79e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	2200      	movs	r2, #0
 800e7a6:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	2200      	movs	r2, #0
 800e7ac:	671a      	str	r2, [r3, #112]	; 0x70
}
 800e7ae:	bf00      	nop
 800e7b0:	3754      	adds	r7, #84	; 0x54
 800e7b2:	46bd      	mov	sp, r7
 800e7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7b8:	4770      	bx	lr

0800e7ba <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e7ba:	b580      	push	{r7, lr}
 800e7bc:	b084      	sub	sp, #16
 800e7be:	af00      	add	r7, sp, #0
 800e7c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e7c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	2200      	movs	r2, #0
 800e7cc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	2200      	movs	r2, #0
 800e7d4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e7d8:	68f8      	ldr	r0, [r7, #12]
 800e7da:	f7ff fac1 	bl	800dd60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e7de:	bf00      	nop
 800e7e0:	3710      	adds	r7, #16
 800e7e2:	46bd      	mov	sp, r7
 800e7e4:	bd80      	pop	{r7, pc}

0800e7e6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e7e6:	b580      	push	{r7, lr}
 800e7e8:	b088      	sub	sp, #32
 800e7ea:	af00      	add	r7, sp, #0
 800e7ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	e853 3f00 	ldrex	r3, [r3]
 800e7fa:	60bb      	str	r3, [r7, #8]
   return(result);
 800e7fc:	68bb      	ldr	r3, [r7, #8]
 800e7fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e802:	61fb      	str	r3, [r7, #28]
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	461a      	mov	r2, r3
 800e80a:	69fb      	ldr	r3, [r7, #28]
 800e80c:	61bb      	str	r3, [r7, #24]
 800e80e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e810:	6979      	ldr	r1, [r7, #20]
 800e812:	69ba      	ldr	r2, [r7, #24]
 800e814:	e841 2300 	strex	r3, r2, [r1]
 800e818:	613b      	str	r3, [r7, #16]
   return(result);
 800e81a:	693b      	ldr	r3, [r7, #16]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d1e6      	bne.n	800e7ee <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	2220      	movs	r2, #32
 800e824:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	2200      	movs	r2, #0
 800e82c:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e82e:	6878      	ldr	r0, [r7, #4]
 800e830:	f7ff fa8c 	bl	800dd4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e834:	bf00      	nop
 800e836:	3720      	adds	r7, #32
 800e838:	46bd      	mov	sp, r7
 800e83a:	bd80      	pop	{r7, pc}

0800e83c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e83c:	b480      	push	{r7}
 800e83e:	b083      	sub	sp, #12
 800e840:	af00      	add	r7, sp, #0
 800e842:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e844:	bf00      	nop
 800e846:	370c      	adds	r7, #12
 800e848:	46bd      	mov	sp, r7
 800e84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e84e:	4770      	bx	lr

0800e850 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e850:	b480      	push	{r7}
 800e852:	b083      	sub	sp, #12
 800e854:	af00      	add	r7, sp, #0
 800e856:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e858:	bf00      	nop
 800e85a:	370c      	adds	r7, #12
 800e85c:	46bd      	mov	sp, r7
 800e85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e862:	4770      	bx	lr

0800e864 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e864:	b480      	push	{r7}
 800e866:	b083      	sub	sp, #12
 800e868:	af00      	add	r7, sp, #0
 800e86a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e86c:	bf00      	nop
 800e86e:	370c      	adds	r7, #12
 800e870:	46bd      	mov	sp, r7
 800e872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e876:	4770      	bx	lr

0800e878 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e878:	b480      	push	{r7}
 800e87a:	b085      	sub	sp, #20
 800e87c:	af00      	add	r7, sp, #0
 800e87e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e886:	2b01      	cmp	r3, #1
 800e888:	d101      	bne.n	800e88e <HAL_UARTEx_DisableFifoMode+0x16>
 800e88a:	2302      	movs	r3, #2
 800e88c:	e027      	b.n	800e8de <HAL_UARTEx_DisableFifoMode+0x66>
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	2201      	movs	r2, #1
 800e892:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	2224      	movs	r2, #36	; 0x24
 800e89a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	681a      	ldr	r2, [r3, #0]
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	f022 0201 	bic.w	r2, r2, #1
 800e8b4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800e8bc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	2200      	movs	r2, #0
 800e8c2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	68fa      	ldr	r2, [r7, #12]
 800e8ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	2220      	movs	r2, #32
 800e8d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	2200      	movs	r2, #0
 800e8d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e8dc:	2300      	movs	r3, #0
}
 800e8de:	4618      	mov	r0, r3
 800e8e0:	3714      	adds	r7, #20
 800e8e2:	46bd      	mov	sp, r7
 800e8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8e8:	4770      	bx	lr

0800e8ea <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e8ea:	b580      	push	{r7, lr}
 800e8ec:	b084      	sub	sp, #16
 800e8ee:	af00      	add	r7, sp, #0
 800e8f0:	6078      	str	r0, [r7, #4]
 800e8f2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e8fa:	2b01      	cmp	r3, #1
 800e8fc:	d101      	bne.n	800e902 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e8fe:	2302      	movs	r3, #2
 800e900:	e02d      	b.n	800e95e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	2201      	movs	r2, #1
 800e906:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	2224      	movs	r2, #36	; 0x24
 800e90e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	681b      	ldr	r3, [r3, #0]
 800e918:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	681a      	ldr	r2, [r3, #0]
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	f022 0201 	bic.w	r2, r2, #1
 800e928:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	689b      	ldr	r3, [r3, #8]
 800e930:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	683a      	ldr	r2, [r7, #0]
 800e93a:	430a      	orrs	r2, r1
 800e93c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e93e:	6878      	ldr	r0, [r7, #4]
 800e940:	f000 f850 	bl	800e9e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	68fa      	ldr	r2, [r7, #12]
 800e94a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	2220      	movs	r2, #32
 800e950:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	2200      	movs	r2, #0
 800e958:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e95c:	2300      	movs	r3, #0
}
 800e95e:	4618      	mov	r0, r3
 800e960:	3710      	adds	r7, #16
 800e962:	46bd      	mov	sp, r7
 800e964:	bd80      	pop	{r7, pc}

0800e966 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e966:	b580      	push	{r7, lr}
 800e968:	b084      	sub	sp, #16
 800e96a:	af00      	add	r7, sp, #0
 800e96c:	6078      	str	r0, [r7, #4]
 800e96e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e976:	2b01      	cmp	r3, #1
 800e978:	d101      	bne.n	800e97e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e97a:	2302      	movs	r3, #2
 800e97c:	e02d      	b.n	800e9da <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	2201      	movs	r2, #1
 800e982:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	2224      	movs	r2, #36	; 0x24
 800e98a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	681a      	ldr	r2, [r3, #0]
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	f022 0201 	bic.w	r2, r2, #1
 800e9a4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	689b      	ldr	r3, [r3, #8]
 800e9ac:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	683a      	ldr	r2, [r7, #0]
 800e9b6:	430a      	orrs	r2, r1
 800e9b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e9ba:	6878      	ldr	r0, [r7, #4]
 800e9bc:	f000 f812 	bl	800e9e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	68fa      	ldr	r2, [r7, #12]
 800e9c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	2220      	movs	r2, #32
 800e9cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e9d8:	2300      	movs	r3, #0
}
 800e9da:	4618      	mov	r0, r3
 800e9dc:	3710      	adds	r7, #16
 800e9de:	46bd      	mov	sp, r7
 800e9e0:	bd80      	pop	{r7, pc}
	...

0800e9e4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e9e4:	b480      	push	{r7}
 800e9e6:	b085      	sub	sp, #20
 800e9e8:	af00      	add	r7, sp, #0
 800e9ea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d108      	bne.n	800ea06 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	2201      	movs	r2, #1
 800e9f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	2201      	movs	r2, #1
 800ea00:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ea04:	e031      	b.n	800ea6a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ea06:	2308      	movs	r3, #8
 800ea08:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ea0a:	2308      	movs	r3, #8
 800ea0c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	689b      	ldr	r3, [r3, #8]
 800ea14:	0e5b      	lsrs	r3, r3, #25
 800ea16:	b2db      	uxtb	r3, r3
 800ea18:	f003 0307 	and.w	r3, r3, #7
 800ea1c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	689b      	ldr	r3, [r3, #8]
 800ea24:	0f5b      	lsrs	r3, r3, #29
 800ea26:	b2db      	uxtb	r3, r3
 800ea28:	f003 0307 	and.w	r3, r3, #7
 800ea2c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ea2e:	7bbb      	ldrb	r3, [r7, #14]
 800ea30:	7b3a      	ldrb	r2, [r7, #12]
 800ea32:	4911      	ldr	r1, [pc, #68]	; (800ea78 <UARTEx_SetNbDataToProcess+0x94>)
 800ea34:	5c8a      	ldrb	r2, [r1, r2]
 800ea36:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ea3a:	7b3a      	ldrb	r2, [r7, #12]
 800ea3c:	490f      	ldr	r1, [pc, #60]	; (800ea7c <UARTEx_SetNbDataToProcess+0x98>)
 800ea3e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ea40:	fb93 f3f2 	sdiv	r3, r3, r2
 800ea44:	b29a      	uxth	r2, r3
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ea4c:	7bfb      	ldrb	r3, [r7, #15]
 800ea4e:	7b7a      	ldrb	r2, [r7, #13]
 800ea50:	4909      	ldr	r1, [pc, #36]	; (800ea78 <UARTEx_SetNbDataToProcess+0x94>)
 800ea52:	5c8a      	ldrb	r2, [r1, r2]
 800ea54:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ea58:	7b7a      	ldrb	r2, [r7, #13]
 800ea5a:	4908      	ldr	r1, [pc, #32]	; (800ea7c <UARTEx_SetNbDataToProcess+0x98>)
 800ea5c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ea5e:	fb93 f3f2 	sdiv	r3, r3, r2
 800ea62:	b29a      	uxth	r2, r3
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800ea6a:	bf00      	nop
 800ea6c:	3714      	adds	r7, #20
 800ea6e:	46bd      	mov	sp, r7
 800ea70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea74:	4770      	bx	lr
 800ea76:	bf00      	nop
 800ea78:	08019650 	.word	0x08019650
 800ea7c:	08019658 	.word	0x08019658

0800ea80 <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800ea80:	b084      	sub	sp, #16
 800ea82:	b480      	push	{r7}
 800ea84:	b085      	sub	sp, #20
 800ea86:	af00      	add	r7, sp, #0
 800ea88:	6078      	str	r0, [r7, #4]
 800ea8a:	f107 001c 	add.w	r0, r7, #28
 800ea8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800ea92:	2300      	movs	r3, #0
 800ea94:	60fb      	str	r3, [r7, #12]

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
#endif
  tmpreg |= (Init.ClockEdge           |\
 800ea96:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 800ea98:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800ea9a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800ea9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      |\
 800ea9e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800eaa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             |\
 800eaa2:	431a      	orrs	r2, r3
             Init.ClockDiv
 800eaa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl |\
 800eaa6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800eaa8:	68fa      	ldr	r2, [r7, #12]
 800eaaa:	4313      	orrs	r3, r2
 800eaac:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	685a      	ldr	r2, [r3, #4]
 800eab2:	4b07      	ldr	r3, [pc, #28]	; (800ead0 <SDMMC_Init+0x50>)
 800eab4:	4013      	ands	r3, r2
 800eab6:	68fa      	ldr	r2, [r7, #12]
 800eab8:	431a      	orrs	r2, r3
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800eabe:	2300      	movs	r3, #0
}
 800eac0:	4618      	mov	r0, r3
 800eac2:	3714      	adds	r7, #20
 800eac4:	46bd      	mov	sp, r7
 800eac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaca:	b004      	add	sp, #16
 800eacc:	4770      	bx	lr
 800eace:	bf00      	nop
 800ead0:	ffc02c00 	.word	0xffc02c00

0800ead4 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800ead4:	b480      	push	{r7}
 800ead6:	b083      	sub	sp, #12
 800ead8:	af00      	add	r7, sp, #0
 800eada:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800eae2:	4618      	mov	r0, r3
 800eae4:	370c      	adds	r7, #12
 800eae6:	46bd      	mov	sp, r7
 800eae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaec:	4770      	bx	lr

0800eaee <SDMMC_WriteFIFO>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800eaee:	b480      	push	{r7}
 800eaf0:	b083      	sub	sp, #12
 800eaf2:	af00      	add	r7, sp, #0
 800eaf4:	6078      	str	r0, [r7, #4]
 800eaf6:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800eaf8:	683b      	ldr	r3, [r7, #0]
 800eafa:	681a      	ldr	r2, [r3, #0]
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800eb02:	2300      	movs	r3, #0
}
 800eb04:	4618      	mov	r0, r3
 800eb06:	370c      	adds	r7, #12
 800eb08:	46bd      	mov	sp, r7
 800eb0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb0e:	4770      	bx	lr

0800eb10 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800eb10:	b580      	push	{r7, lr}
 800eb12:	b082      	sub	sp, #8
 800eb14:	af00      	add	r7, sp, #0
 800eb16:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	f043 0203 	orr.w	r2, r3, #3
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	601a      	str	r2, [r3, #0]
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800eb24:	2002      	movs	r0, #2
 800eb26:	f7f6 fc6b 	bl	8005400 <HAL_Delay>

  return HAL_OK;
 800eb2a:	2300      	movs	r3, #0
}
 800eb2c:	4618      	mov	r0, r3
 800eb2e:	3708      	adds	r7, #8
 800eb30:	46bd      	mov	sp, r7
 800eb32:	bd80      	pop	{r7, pc}

0800eb34 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 800eb34:	b480      	push	{r7}
 800eb36:	b083      	sub	sp, #12
 800eb38:	af00      	add	r7, sp, #0
 800eb3a:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	f003 0303 	and.w	r3, r3, #3
}
 800eb44:	4618      	mov	r0, r3
 800eb46:	370c      	adds	r7, #12
 800eb48:	46bd      	mov	sp, r7
 800eb4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb4e:	4770      	bx	lr

0800eb50 <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800eb50:	b480      	push	{r7}
 800eb52:	b085      	sub	sp, #20
 800eb54:	af00      	add	r7, sp, #0
 800eb56:	6078      	str	r0, [r7, #4]
 800eb58:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800eb5a:	2300      	movs	r3, #0
 800eb5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800eb5e:	683b      	ldr	r3, [r7, #0]
 800eb60:	681a      	ldr	r2, [r3, #0]
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800eb66:	683b      	ldr	r3, [r7, #0]
 800eb68:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800eb6a:	683b      	ldr	r3, [r7, #0]
 800eb6c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800eb6e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800eb70:	683b      	ldr	r3, [r7, #0]
 800eb72:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800eb74:	431a      	orrs	r2, r3
                       Command->CPSM);
 800eb76:	683b      	ldr	r3, [r7, #0]
 800eb78:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800eb7a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800eb7c:	68fa      	ldr	r2, [r7, #12]
 800eb7e:	4313      	orrs	r3, r2
 800eb80:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	68da      	ldr	r2, [r3, #12]
 800eb86:	4b06      	ldr	r3, [pc, #24]	; (800eba0 <SDMMC_SendCommand+0x50>)
 800eb88:	4013      	ands	r3, r2
 800eb8a:	68fa      	ldr	r2, [r7, #12]
 800eb8c:	431a      	orrs	r2, r3
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800eb92:	2300      	movs	r3, #0
}
 800eb94:	4618      	mov	r0, r3
 800eb96:	3714      	adds	r7, #20
 800eb98:	46bd      	mov	sp, r7
 800eb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb9e:	4770      	bx	lr
 800eba0:	fffee0c0 	.word	0xfffee0c0

0800eba4 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800eba4:	b480      	push	{r7}
 800eba6:	b083      	sub	sp, #12
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	691b      	ldr	r3, [r3, #16]
 800ebb0:	b2db      	uxtb	r3, r3
}
 800ebb2:	4618      	mov	r0, r3
 800ebb4:	370c      	adds	r7, #12
 800ebb6:	46bd      	mov	sp, r7
 800ebb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebbc:	4770      	bx	lr

0800ebbe <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800ebbe:	b480      	push	{r7}
 800ebc0:	b085      	sub	sp, #20
 800ebc2:	af00      	add	r7, sp, #0
 800ebc4:	6078      	str	r0, [r7, #4]
 800ebc6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	3314      	adds	r3, #20
 800ebcc:	461a      	mov	r2, r3
 800ebce:	683b      	ldr	r3, [r7, #0]
 800ebd0:	4413      	add	r3, r2
 800ebd2:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	681b      	ldr	r3, [r3, #0]
}
 800ebd8:	4618      	mov	r0, r3
 800ebda:	3714      	adds	r7, #20
 800ebdc:	46bd      	mov	sp, r7
 800ebde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebe2:	4770      	bx	lr

0800ebe4 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800ebe4:	b480      	push	{r7}
 800ebe6:	b085      	sub	sp, #20
 800ebe8:	af00      	add	r7, sp, #0
 800ebea:	6078      	str	r0, [r7, #4]
 800ebec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800ebee:	2300      	movs	r3, #0
 800ebf0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800ebf2:	683b      	ldr	r3, [r7, #0]
 800ebf4:	681a      	ldr	r2, [r3, #0]
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800ebfa:	683b      	ldr	r3, [r7, #0]
 800ebfc:	685a      	ldr	r2, [r3, #4]
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ec02:	683b      	ldr	r3, [r7, #0]
 800ec04:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800ec06:	683b      	ldr	r3, [r7, #0]
 800ec08:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ec0a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800ec0c:	683b      	ldr	r3, [r7, #0]
 800ec0e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800ec10:	431a      	orrs	r2, r3
                       Data->DPSM);
 800ec12:	683b      	ldr	r3, [r7, #0]
 800ec14:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800ec16:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ec18:	68fa      	ldr	r2, [r7, #12]
 800ec1a:	4313      	orrs	r3, r2
 800ec1c:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec22:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	431a      	orrs	r2, r3
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800ec2e:	2300      	movs	r3, #0

}
 800ec30:	4618      	mov	r0, r3
 800ec32:	3714      	adds	r7, #20
 800ec34:	46bd      	mov	sp, r7
 800ec36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec3a:	4770      	bx	lr

0800ec3c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b088      	sub	sp, #32
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	6078      	str	r0, [r7, #4]
 800ec44:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800ec46:	683b      	ldr	r3, [r7, #0]
 800ec48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800ec4a:	2310      	movs	r3, #16
 800ec4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ec4e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ec52:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ec54:	2300      	movs	r3, #0
 800ec56:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ec58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ec5c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ec5e:	f107 0308 	add.w	r3, r7, #8
 800ec62:	4619      	mov	r1, r3
 800ec64:	6878      	ldr	r0, [r7, #4]
 800ec66:	f7ff ff73 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800ec6a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ec6e:	2110      	movs	r1, #16
 800ec70:	6878      	ldr	r0, [r7, #4]
 800ec72:	f000 fa7b 	bl	800f16c <SDMMC_GetCmdResp1>
 800ec76:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ec78:	69fb      	ldr	r3, [r7, #28]
}
 800ec7a:	4618      	mov	r0, r3
 800ec7c:	3720      	adds	r7, #32
 800ec7e:	46bd      	mov	sp, r7
 800ec80:	bd80      	pop	{r7, pc}

0800ec82 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800ec82:	b580      	push	{r7, lr}
 800ec84:	b088      	sub	sp, #32
 800ec86:	af00      	add	r7, sp, #0
 800ec88:	6078      	str	r0, [r7, #4]
 800ec8a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ec8c:	683b      	ldr	r3, [r7, #0]
 800ec8e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800ec90:	2311      	movs	r3, #17
 800ec92:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ec94:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ec98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ec9a:	2300      	movs	r3, #0
 800ec9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ec9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800eca2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800eca4:	f107 0308 	add.w	r3, r7, #8
 800eca8:	4619      	mov	r1, r3
 800ecaa:	6878      	ldr	r0, [r7, #4]
 800ecac:	f7ff ff50 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800ecb0:	f241 3288 	movw	r2, #5000	; 0x1388
 800ecb4:	2111      	movs	r1, #17
 800ecb6:	6878      	ldr	r0, [r7, #4]
 800ecb8:	f000 fa58 	bl	800f16c <SDMMC_GetCmdResp1>
 800ecbc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ecbe:	69fb      	ldr	r3, [r7, #28]
}
 800ecc0:	4618      	mov	r0, r3
 800ecc2:	3720      	adds	r7, #32
 800ecc4:	46bd      	mov	sp, r7
 800ecc6:	bd80      	pop	{r7, pc}

0800ecc8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800ecc8:	b580      	push	{r7, lr}
 800ecca:	b088      	sub	sp, #32
 800eccc:	af00      	add	r7, sp, #0
 800ecce:	6078      	str	r0, [r7, #4]
 800ecd0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ecd2:	683b      	ldr	r3, [r7, #0]
 800ecd4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800ecd6:	2312      	movs	r3, #18
 800ecd8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ecda:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ecde:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ece0:	2300      	movs	r3, #0
 800ece2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ece4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ece8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ecea:	f107 0308 	add.w	r3, r7, #8
 800ecee:	4619      	mov	r1, r3
 800ecf0:	6878      	ldr	r0, [r7, #4]
 800ecf2:	f7ff ff2d 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800ecf6:	f241 3288 	movw	r2, #5000	; 0x1388
 800ecfa:	2112      	movs	r1, #18
 800ecfc:	6878      	ldr	r0, [r7, #4]
 800ecfe:	f000 fa35 	bl	800f16c <SDMMC_GetCmdResp1>
 800ed02:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ed04:	69fb      	ldr	r3, [r7, #28]
}
 800ed06:	4618      	mov	r0, r3
 800ed08:	3720      	adds	r7, #32
 800ed0a:	46bd      	mov	sp, r7
 800ed0c:	bd80      	pop	{r7, pc}

0800ed0e <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800ed0e:	b580      	push	{r7, lr}
 800ed10:	b088      	sub	sp, #32
 800ed12:	af00      	add	r7, sp, #0
 800ed14:	6078      	str	r0, [r7, #4]
 800ed16:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ed18:	683b      	ldr	r3, [r7, #0]
 800ed1a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800ed1c:	2318      	movs	r3, #24
 800ed1e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ed20:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ed24:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ed26:	2300      	movs	r3, #0
 800ed28:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ed2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ed2e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ed30:	f107 0308 	add.w	r3, r7, #8
 800ed34:	4619      	mov	r1, r3
 800ed36:	6878      	ldr	r0, [r7, #4]
 800ed38:	f7ff ff0a 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800ed3c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ed40:	2118      	movs	r1, #24
 800ed42:	6878      	ldr	r0, [r7, #4]
 800ed44:	f000 fa12 	bl	800f16c <SDMMC_GetCmdResp1>
 800ed48:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ed4a:	69fb      	ldr	r3, [r7, #28]
}
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	3720      	adds	r7, #32
 800ed50:	46bd      	mov	sp, r7
 800ed52:	bd80      	pop	{r7, pc}

0800ed54 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b088      	sub	sp, #32
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
 800ed5c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ed5e:	683b      	ldr	r3, [r7, #0]
 800ed60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800ed62:	2319      	movs	r3, #25
 800ed64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ed66:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ed6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ed6c:	2300      	movs	r3, #0
 800ed6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ed70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ed74:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ed76:	f107 0308 	add.w	r3, r7, #8
 800ed7a:	4619      	mov	r1, r3
 800ed7c:	6878      	ldr	r0, [r7, #4]
 800ed7e:	f7ff fee7 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800ed82:	f241 3288 	movw	r2, #5000	; 0x1388
 800ed86:	2119      	movs	r1, #25
 800ed88:	6878      	ldr	r0, [r7, #4]
 800ed8a:	f000 f9ef 	bl	800f16c <SDMMC_GetCmdResp1>
 800ed8e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ed90:	69fb      	ldr	r3, [r7, #28]
}
 800ed92:	4618      	mov	r0, r3
 800ed94:	3720      	adds	r7, #32
 800ed96:	46bd      	mov	sp, r7
 800ed98:	bd80      	pop	{r7, pc}
	...

0800ed9c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800ed9c:	b580      	push	{r7, lr}
 800ed9e:	b088      	sub	sp, #32
 800eda0:	af00      	add	r7, sp, #0
 800eda2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800eda4:	2300      	movs	r3, #0
 800eda6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800eda8:	230c      	movs	r3, #12
 800edaa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800edac:	f44f 7380 	mov.w	r3, #256	; 0x100
 800edb0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800edb2:	2300      	movs	r3, #0
 800edb4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800edb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800edba:	61bb      	str	r3, [r7, #24]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	68db      	ldr	r3, [r3, #12]
 800edc0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	68db      	ldr	r3, [r3, #12]
 800edcc:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800edd4:	f107 0308 	add.w	r3, r7, #8
 800edd8:	4619      	mov	r1, r3
 800edda:	6878      	ldr	r0, [r7, #4]
 800eddc:	f7ff feb8 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800ede0:	4a08      	ldr	r2, [pc, #32]	; (800ee04 <SDMMC_CmdStopTransfer+0x68>)
 800ede2:	210c      	movs	r1, #12
 800ede4:	6878      	ldr	r0, [r7, #4]
 800ede6:	f000 f9c1 	bl	800f16c <SDMMC_GetCmdResp1>
 800edea:	61f8      	str	r0, [r7, #28]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	68db      	ldr	r3, [r3, #12]
 800edf0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return errorstate;
 800edf8:	69fb      	ldr	r3, [r7, #28]
}
 800edfa:	4618      	mov	r0, r3
 800edfc:	3720      	adds	r7, #32
 800edfe:	46bd      	mov	sp, r7
 800ee00:	bd80      	pop	{r7, pc}
 800ee02:	bf00      	nop
 800ee04:	05f5e100 	.word	0x05f5e100

0800ee08 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800ee08:	b580      	push	{r7, lr}
 800ee0a:	b08a      	sub	sp, #40	; 0x28
 800ee0c:	af00      	add	r7, sp, #0
 800ee0e:	60f8      	str	r0, [r7, #12]
 800ee10:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800ee14:	683b      	ldr	r3, [r7, #0]
 800ee16:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800ee18:	2307      	movs	r3, #7
 800ee1a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ee1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ee20:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ee22:	2300      	movs	r3, #0
 800ee24:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ee26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ee2a:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ee2c:	f107 0310 	add.w	r3, r7, #16
 800ee30:	4619      	mov	r1, r3
 800ee32:	68f8      	ldr	r0, [r7, #12]
 800ee34:	f7ff fe8c 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800ee38:	f241 3288 	movw	r2, #5000	; 0x1388
 800ee3c:	2107      	movs	r1, #7
 800ee3e:	68f8      	ldr	r0, [r7, #12]
 800ee40:	f000 f994 	bl	800f16c <SDMMC_GetCmdResp1>
 800ee44:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800ee46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ee48:	4618      	mov	r0, r3
 800ee4a:	3728      	adds	r7, #40	; 0x28
 800ee4c:	46bd      	mov	sp, r7
 800ee4e:	bd80      	pop	{r7, pc}

0800ee50 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800ee50:	b580      	push	{r7, lr}
 800ee52:	b088      	sub	sp, #32
 800ee54:	af00      	add	r7, sp, #0
 800ee56:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800ee58:	2300      	movs	r3, #0
 800ee5a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800ee5c:	2300      	movs	r3, #0
 800ee5e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800ee60:	2300      	movs	r3, #0
 800ee62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ee64:	2300      	movs	r3, #0
 800ee66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ee68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ee6c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ee6e:	f107 0308 	add.w	r3, r7, #8
 800ee72:	4619      	mov	r1, r3
 800ee74:	6878      	ldr	r0, [r7, #4]
 800ee76:	f7ff fe6b 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800ee7a:	6878      	ldr	r0, [r7, #4]
 800ee7c:	f000 fbb8 	bl	800f5f0 <SDMMC_GetCmdError>
 800ee80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ee82:	69fb      	ldr	r3, [r7, #28]
}
 800ee84:	4618      	mov	r0, r3
 800ee86:	3720      	adds	r7, #32
 800ee88:	46bd      	mov	sp, r7
 800ee8a:	bd80      	pop	{r7, pc}

0800ee8c <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800ee8c:	b580      	push	{r7, lr}
 800ee8e:	b088      	sub	sp, #32
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800ee94:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800ee98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800ee9a:	2308      	movs	r3, #8
 800ee9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ee9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800eea2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800eea4:	2300      	movs	r3, #0
 800eea6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800eea8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800eeac:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800eeae:	f107 0308 	add.w	r3, r7, #8
 800eeb2:	4619      	mov	r1, r3
 800eeb4:	6878      	ldr	r0, [r7, #4]
 800eeb6:	f7ff fe4b 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800eeba:	6878      	ldr	r0, [r7, #4]
 800eebc:	f000 fb4a 	bl	800f554 <SDMMC_GetCmdResp7>
 800eec0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eec2:	69fb      	ldr	r3, [r7, #28]
}
 800eec4:	4618      	mov	r0, r3
 800eec6:	3720      	adds	r7, #32
 800eec8:	46bd      	mov	sp, r7
 800eeca:	bd80      	pop	{r7, pc}

0800eecc <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800eecc:	b580      	push	{r7, lr}
 800eece:	b088      	sub	sp, #32
 800eed0:	af00      	add	r7, sp, #0
 800eed2:	6078      	str	r0, [r7, #4]
 800eed4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800eed6:	683b      	ldr	r3, [r7, #0]
 800eed8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800eeda:	2337      	movs	r3, #55	; 0x37
 800eedc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800eede:	f44f 7380 	mov.w	r3, #256	; 0x100
 800eee2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800eee4:	2300      	movs	r3, #0
 800eee6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800eee8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800eeec:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800eeee:	f107 0308 	add.w	r3, r7, #8
 800eef2:	4619      	mov	r1, r3
 800eef4:	6878      	ldr	r0, [r7, #4]
 800eef6:	f7ff fe2b 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800eefa:	f241 3288 	movw	r2, #5000	; 0x1388
 800eefe:	2137      	movs	r1, #55	; 0x37
 800ef00:	6878      	ldr	r0, [r7, #4]
 800ef02:	f000 f933 	bl	800f16c <SDMMC_GetCmdResp1>
 800ef06:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ef08:	69fb      	ldr	r3, [r7, #28]
}
 800ef0a:	4618      	mov	r0, r3
 800ef0c:	3720      	adds	r7, #32
 800ef0e:	46bd      	mov	sp, r7
 800ef10:	bd80      	pop	{r7, pc}

0800ef12 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ef12:	b580      	push	{r7, lr}
 800ef14:	b088      	sub	sp, #32
 800ef16:	af00      	add	r7, sp, #0
 800ef18:	6078      	str	r0, [r7, #4]
 800ef1a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
 800ef1c:	683b      	ldr	r3, [r7, #0]
 800ef1e:	60bb      	str	r3, [r7, #8]
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800ef20:	2329      	movs	r3, #41	; 0x29
 800ef22:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ef24:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ef28:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ef2a:	2300      	movs	r3, #0
 800ef2c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ef2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ef32:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ef34:	f107 0308 	add.w	r3, r7, #8
 800ef38:	4619      	mov	r1, r3
 800ef3a:	6878      	ldr	r0, [r7, #4]
 800ef3c:	f7ff fe08 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800ef40:	6878      	ldr	r0, [r7, #4]
 800ef42:	f000 fa4f 	bl	800f3e4 <SDMMC_GetCmdResp3>
 800ef46:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ef48:	69fb      	ldr	r3, [r7, #28]
}
 800ef4a:	4618      	mov	r0, r3
 800ef4c:	3720      	adds	r7, #32
 800ef4e:	46bd      	mov	sp, r7
 800ef50:	bd80      	pop	{r7, pc}

0800ef52 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  BusWidth BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800ef52:	b580      	push	{r7, lr}
 800ef54:	b088      	sub	sp, #32
 800ef56:	af00      	add	r7, sp, #0
 800ef58:	6078      	str	r0, [r7, #4]
 800ef5a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800ef5c:	683b      	ldr	r3, [r7, #0]
 800ef5e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800ef60:	2306      	movs	r3, #6
 800ef62:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ef64:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ef68:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ef6a:	2300      	movs	r3, #0
 800ef6c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ef6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ef72:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ef74:	f107 0308 	add.w	r3, r7, #8
 800ef78:	4619      	mov	r1, r3
 800ef7a:	6878      	ldr	r0, [r7, #4]
 800ef7c:	f7ff fde8 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800ef80:	f241 3288 	movw	r2, #5000	; 0x1388
 800ef84:	2106      	movs	r1, #6
 800ef86:	6878      	ldr	r0, [r7, #4]
 800ef88:	f000 f8f0 	bl	800f16c <SDMMC_GetCmdResp1>
 800ef8c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ef8e:	69fb      	ldr	r3, [r7, #28]
}
 800ef90:	4618      	mov	r0, r3
 800ef92:	3720      	adds	r7, #32
 800ef94:	46bd      	mov	sp, r7
 800ef96:	bd80      	pop	{r7, pc}

0800ef98 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b088      	sub	sp, #32
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800efa0:	2300      	movs	r3, #0
 800efa2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800efa4:	2333      	movs	r3, #51	; 0x33
 800efa6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800efa8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800efac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800efae:	2300      	movs	r3, #0
 800efb0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800efb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800efb6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800efb8:	f107 0308 	add.w	r3, r7, #8
 800efbc:	4619      	mov	r1, r3
 800efbe:	6878      	ldr	r0, [r7, #4]
 800efc0:	f7ff fdc6 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800efc4:	f241 3288 	movw	r2, #5000	; 0x1388
 800efc8:	2133      	movs	r1, #51	; 0x33
 800efca:	6878      	ldr	r0, [r7, #4]
 800efcc:	f000 f8ce 	bl	800f16c <SDMMC_GetCmdResp1>
 800efd0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800efd2:	69fb      	ldr	r3, [r7, #28]
}
 800efd4:	4618      	mov	r0, r3
 800efd6:	3720      	adds	r7, #32
 800efd8:	46bd      	mov	sp, r7
 800efda:	bd80      	pop	{r7, pc}

0800efdc <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800efdc:	b580      	push	{r7, lr}
 800efde:	b088      	sub	sp, #32
 800efe0:	af00      	add	r7, sp, #0
 800efe2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800efe4:	2300      	movs	r3, #0
 800efe6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800efe8:	2302      	movs	r3, #2
 800efea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800efec:	f44f 7340 	mov.w	r3, #768	; 0x300
 800eff0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800eff2:	2300      	movs	r3, #0
 800eff4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800eff6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800effa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800effc:	f107 0308 	add.w	r3, r7, #8
 800f000:	4619      	mov	r1, r3
 800f002:	6878      	ldr	r0, [r7, #4]
 800f004:	f7ff fda4 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800f008:	6878      	ldr	r0, [r7, #4]
 800f00a:	f000 f9a1 	bl	800f350 <SDMMC_GetCmdResp2>
 800f00e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f010:	69fb      	ldr	r3, [r7, #28]
}
 800f012:	4618      	mov	r0, r3
 800f014:	3720      	adds	r7, #32
 800f016:	46bd      	mov	sp, r7
 800f018:	bd80      	pop	{r7, pc}

0800f01a <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800f01a:	b580      	push	{r7, lr}
 800f01c:	b088      	sub	sp, #32
 800f01e:	af00      	add	r7, sp, #0
 800f020:	6078      	str	r0, [r7, #4]
 800f022:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800f024:	683b      	ldr	r3, [r7, #0]
 800f026:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800f028:	2309      	movs	r3, #9
 800f02a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800f02c:	f44f 7340 	mov.w	r3, #768	; 0x300
 800f030:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f032:	2300      	movs	r3, #0
 800f034:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f036:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f03a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f03c:	f107 0308 	add.w	r3, r7, #8
 800f040:	4619      	mov	r1, r3
 800f042:	6878      	ldr	r0, [r7, #4]
 800f044:	f7ff fd84 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800f048:	6878      	ldr	r0, [r7, #4]
 800f04a:	f000 f981 	bl	800f350 <SDMMC_GetCmdResp2>
 800f04e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f050:	69fb      	ldr	r3, [r7, #28]
}
 800f052:	4618      	mov	r0, r3
 800f054:	3720      	adds	r7, #32
 800f056:	46bd      	mov	sp, r7
 800f058:	bd80      	pop	{r7, pc}

0800f05a <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800f05a:	b580      	push	{r7, lr}
 800f05c:	b088      	sub	sp, #32
 800f05e:	af00      	add	r7, sp, #0
 800f060:	6078      	str	r0, [r7, #4]
 800f062:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800f064:	2300      	movs	r3, #0
 800f066:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800f068:	2303      	movs	r3, #3
 800f06a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f06c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f070:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f072:	2300      	movs	r3, #0
 800f074:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f076:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f07a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f07c:	f107 0308 	add.w	r3, r7, #8
 800f080:	4619      	mov	r1, r3
 800f082:	6878      	ldr	r0, [r7, #4]
 800f084:	f7ff fd64 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800f088:	683a      	ldr	r2, [r7, #0]
 800f08a:	2103      	movs	r1, #3
 800f08c:	6878      	ldr	r0, [r7, #4]
 800f08e:	f000 f9e9 	bl	800f464 <SDMMC_GetCmdResp6>
 800f092:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f094:	69fb      	ldr	r3, [r7, #28]
}
 800f096:	4618      	mov	r0, r3
 800f098:	3720      	adds	r7, #32
 800f09a:	46bd      	mov	sp, r7
 800f09c:	bd80      	pop	{r7, pc}

0800f09e <SDMMC_CmdSendStatus>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800f09e:	b580      	push	{r7, lr}
 800f0a0:	b088      	sub	sp, #32
 800f0a2:	af00      	add	r7, sp, #0
 800f0a4:	6078      	str	r0, [r7, #4]
 800f0a6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800f0a8:	683b      	ldr	r3, [r7, #0]
 800f0aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800f0ac:	230d      	movs	r3, #13
 800f0ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f0b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f0b4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f0b6:	2300      	movs	r3, #0
 800f0b8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f0ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f0be:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f0c0:	f107 0308 	add.w	r3, r7, #8
 800f0c4:	4619      	mov	r1, r3
 800f0c6:	6878      	ldr	r0, [r7, #4]
 800f0c8:	f7ff fd42 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800f0cc:	f241 3288 	movw	r2, #5000	; 0x1388
 800f0d0:	210d      	movs	r1, #13
 800f0d2:	6878      	ldr	r0, [r7, #4]
 800f0d4:	f000 f84a 	bl	800f16c <SDMMC_GetCmdResp1>
 800f0d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f0da:	69fb      	ldr	r3, [r7, #28]
}
 800f0dc:	4618      	mov	r0, r3
 800f0de:	3720      	adds	r7, #32
 800f0e0:	46bd      	mov	sp, r7
 800f0e2:	bd80      	pop	{r7, pc}

0800f0e4 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800f0e4:	b580      	push	{r7, lr}
 800f0e6:	b088      	sub	sp, #32
 800f0e8:	af00      	add	r7, sp, #0
 800f0ea:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800f0ec:	2300      	movs	r3, #0
 800f0ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800f0f0:	230d      	movs	r3, #13
 800f0f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f0f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f0f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f0fa:	2300      	movs	r3, #0
 800f0fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f0fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f102:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f104:	f107 0308 	add.w	r3, r7, #8
 800f108:	4619      	mov	r1, r3
 800f10a:	6878      	ldr	r0, [r7, #4]
 800f10c:	f7ff fd20 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800f110:	f241 3288 	movw	r2, #5000	; 0x1388
 800f114:	210d      	movs	r1, #13
 800f116:	6878      	ldr	r0, [r7, #4]
 800f118:	f000 f828 	bl	800f16c <SDMMC_GetCmdResp1>
 800f11c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f11e:	69fb      	ldr	r3, [r7, #28]
}
 800f120:	4618      	mov	r0, r3
 800f122:	3720      	adds	r7, #32
 800f124:	46bd      	mov	sp, r7
 800f126:	bd80      	pop	{r7, pc}

0800f128 <SDMMC_CmdVoltageSwitch>:
  *         condition register (OCR)
  * @param  None
  * @retval HAL status
  */
uint32_t SDMMC_CmdVoltageSwitch(SDMMC_TypeDef *SDMMCx)
{
 800f128:	b580      	push	{r7, lr}
 800f12a:	b088      	sub	sp, #32
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0x00000000;
 800f130:	2300      	movs	r3, #0
 800f132:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 800f134:	230b      	movs	r3, #11
 800f136:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f138:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f13c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f13e:	2300      	movs	r3, #0
 800f140:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f142:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f146:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f148:	f107 0308 	add.w	r3, r7, #8
 800f14c:	4619      	mov	r1, r3
 800f14e:	6878      	ldr	r0, [r7, #4]
 800f150:	f7ff fcfe 	bl	800eb50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 800f154:	f241 3288 	movw	r2, #5000	; 0x1388
 800f158:	210b      	movs	r1, #11
 800f15a:	6878      	ldr	r0, [r7, #4]
 800f15c:	f000 f806 	bl	800f16c <SDMMC_GetCmdResp1>
 800f160:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f162:	69fb      	ldr	r3, [r7, #28]
}
 800f164:	4618      	mov	r0, r3
 800f166:	3720      	adds	r7, #32
 800f168:	46bd      	mov	sp, r7
 800f16a:	bd80      	pop	{r7, pc}

0800f16c <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800f16c:	b580      	push	{r7, lr}
 800f16e:	b088      	sub	sp, #32
 800f170:	af00      	add	r7, sp, #0
 800f172:	60f8      	str	r0, [r7, #12]
 800f174:	460b      	mov	r3, r1
 800f176:	607a      	str	r2, [r7, #4]
 800f178:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800f17a:	4b70      	ldr	r3, [pc, #448]	; (800f33c <SDMMC_GetCmdResp1+0x1d0>)
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	4a70      	ldr	r2, [pc, #448]	; (800f340 <SDMMC_GetCmdResp1+0x1d4>)
 800f180:	fba2 2303 	umull	r2, r3, r2, r3
 800f184:	0a5a      	lsrs	r2, r3, #9
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	fb02 f303 	mul.w	r3, r2, r3
 800f18c:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800f18e:	69fb      	ldr	r3, [r7, #28]
 800f190:	1e5a      	subs	r2, r3, #1
 800f192:	61fa      	str	r2, [r7, #28]
 800f194:	2b00      	cmp	r3, #0
 800f196:	d102      	bne.n	800f19e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f198:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f19c:	e0c9      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f1a2:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 800f1a4:	69ba      	ldr	r2, [r7, #24]
 800f1a6:	4b67      	ldr	r3, [pc, #412]	; (800f344 <SDMMC_GetCmdResp1+0x1d8>)
 800f1a8:	4013      	ands	r3, r2
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d0ef      	beq.n	800f18e <SDMMC_GetCmdResp1+0x22>
 800f1ae:	69bb      	ldr	r3, [r7, #24]
 800f1b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d1ea      	bne.n	800f18e <SDMMC_GetCmdResp1+0x22>
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f1bc:	f003 0304 	and.w	r3, r3, #4
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d004      	beq.n	800f1ce <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f1c4:	68fb      	ldr	r3, [r7, #12]
 800f1c6:	2204      	movs	r2, #4
 800f1c8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f1ca:	2304      	movs	r3, #4
 800f1cc:	e0b1      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f1d2:	f003 0301 	and.w	r3, r3, #1
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d004      	beq.n	800f1e4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	2201      	movs	r2, #1
 800f1de:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f1e0:	2301      	movs	r3, #1
 800f1e2:	e0a6      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	4a58      	ldr	r2, [pc, #352]	; (800f348 <SDMMC_GetCmdResp1+0x1dc>)
 800f1e8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800f1ea:	68f8      	ldr	r0, [r7, #12]
 800f1ec:	f7ff fcda 	bl	800eba4 <SDMMC_GetCommandResponse>
 800f1f0:	4603      	mov	r3, r0
 800f1f2:	461a      	mov	r2, r3
 800f1f4:	7afb      	ldrb	r3, [r7, #11]
 800f1f6:	4293      	cmp	r3, r2
 800f1f8:	d001      	beq.n	800f1fe <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f1fa:	2301      	movs	r3, #1
 800f1fc:	e099      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800f1fe:	2100      	movs	r1, #0
 800f200:	68f8      	ldr	r0, [r7, #12]
 800f202:	f7ff fcdc 	bl	800ebbe <SDMMC_GetResponse>
 800f206:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800f208:	697a      	ldr	r2, [r7, #20]
 800f20a:	4b50      	ldr	r3, [pc, #320]	; (800f34c <SDMMC_GetCmdResp1+0x1e0>)
 800f20c:	4013      	ands	r3, r2
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d101      	bne.n	800f216 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800f212:	2300      	movs	r3, #0
 800f214:	e08d      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800f216:	697b      	ldr	r3, [r7, #20]
 800f218:	2b00      	cmp	r3, #0
 800f21a:	da02      	bge.n	800f222 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800f21c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800f220:	e087      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800f222:	697b      	ldr	r3, [r7, #20]
 800f224:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d001      	beq.n	800f230 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800f22c:	2340      	movs	r3, #64	; 0x40
 800f22e:	e080      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800f230:	697b      	ldr	r3, [r7, #20]
 800f232:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800f236:	2b00      	cmp	r3, #0
 800f238:	d001      	beq.n	800f23e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800f23a:	2380      	movs	r3, #128	; 0x80
 800f23c:	e079      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800f23e:	697b      	ldr	r3, [r7, #20]
 800f240:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f244:	2b00      	cmp	r3, #0
 800f246:	d002      	beq.n	800f24e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800f248:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f24c:	e071      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800f24e:	697b      	ldr	r3, [r7, #20]
 800f250:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f254:	2b00      	cmp	r3, #0
 800f256:	d002      	beq.n	800f25e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800f258:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f25c:	e069      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800f25e:	697b      	ldr	r3, [r7, #20]
 800f260:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800f264:	2b00      	cmp	r3, #0
 800f266:	d002      	beq.n	800f26e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800f268:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f26c:	e061      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800f26e:	697b      	ldr	r3, [r7, #20]
 800f270:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f274:	2b00      	cmp	r3, #0
 800f276:	d002      	beq.n	800f27e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800f278:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f27c:	e059      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800f27e:	697b      	ldr	r3, [r7, #20]
 800f280:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f284:	2b00      	cmp	r3, #0
 800f286:	d002      	beq.n	800f28e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800f288:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f28c:	e051      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800f28e:	697b      	ldr	r3, [r7, #20]
 800f290:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f294:	2b00      	cmp	r3, #0
 800f296:	d002      	beq.n	800f29e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800f298:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f29c:	e049      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800f29e:	697b      	ldr	r3, [r7, #20]
 800f2a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d002      	beq.n	800f2ae <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800f2a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f2ac:	e041      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800f2ae:	697b      	ldr	r3, [r7, #20]
 800f2b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d002      	beq.n	800f2be <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800f2b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f2bc:	e039      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800f2be:	697b      	ldr	r3, [r7, #20]
 800f2c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d002      	beq.n	800f2ce <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800f2c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800f2cc:	e031      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800f2ce:	697b      	ldr	r3, [r7, #20]
 800f2d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d002      	beq.n	800f2de <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800f2d8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800f2dc:	e029      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800f2de:	697b      	ldr	r3, [r7, #20]
 800f2e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d002      	beq.n	800f2ee <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800f2e8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800f2ec:	e021      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800f2ee:	697b      	ldr	r3, [r7, #20]
 800f2f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d002      	beq.n	800f2fe <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800f2f8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800f2fc:	e019      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800f2fe:	697b      	ldr	r3, [r7, #20]
 800f300:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f304:	2b00      	cmp	r3, #0
 800f306:	d002      	beq.n	800f30e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800f308:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800f30c:	e011      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800f30e:	697b      	ldr	r3, [r7, #20]
 800f310:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800f314:	2b00      	cmp	r3, #0
 800f316:	d002      	beq.n	800f31e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800f318:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800f31c:	e009      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800f31e:	697b      	ldr	r3, [r7, #20]
 800f320:	f003 0308 	and.w	r3, r3, #8
 800f324:	2b00      	cmp	r3, #0
 800f326:	d002      	beq.n	800f32e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800f328:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800f32c:	e001      	b.n	800f332 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800f32e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800f332:	4618      	mov	r0, r3
 800f334:	3720      	adds	r7, #32
 800f336:	46bd      	mov	sp, r7
 800f338:	bd80      	pop	{r7, pc}
 800f33a:	bf00      	nop
 800f33c:	20000004 	.word	0x20000004
 800f340:	10624dd3 	.word	0x10624dd3
 800f344:	00200045 	.word	0x00200045
 800f348:	002000c5 	.word	0x002000c5
 800f34c:	fdffe008 	.word	0xfdffe008

0800f350 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800f350:	b480      	push	{r7}
 800f352:	b085      	sub	sp, #20
 800f354:	af00      	add	r7, sp, #0
 800f356:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f358:	4b1f      	ldr	r3, [pc, #124]	; (800f3d8 <SDMMC_GetCmdResp2+0x88>)
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	4a1f      	ldr	r2, [pc, #124]	; (800f3dc <SDMMC_GetCmdResp2+0x8c>)
 800f35e:	fba2 2303 	umull	r2, r3, r2, r3
 800f362:	0a5b      	lsrs	r3, r3, #9
 800f364:	f241 3288 	movw	r2, #5000	; 0x1388
 800f368:	fb02 f303 	mul.w	r3, r2, r3
 800f36c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800f36e:	68fb      	ldr	r3, [r7, #12]
 800f370:	1e5a      	subs	r2, r3, #1
 800f372:	60fa      	str	r2, [r7, #12]
 800f374:	2b00      	cmp	r3, #0
 800f376:	d102      	bne.n	800f37e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f378:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f37c:	e026      	b.n	800f3cc <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f382:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f384:	68bb      	ldr	r3, [r7, #8]
 800f386:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d0ef      	beq.n	800f36e <SDMMC_GetCmdResp2+0x1e>
 800f38e:	68bb      	ldr	r3, [r7, #8]
 800f390:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f394:	2b00      	cmp	r3, #0
 800f396:	d1ea      	bne.n	800f36e <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f39c:	f003 0304 	and.w	r3, r3, #4
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d004      	beq.n	800f3ae <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	2204      	movs	r2, #4
 800f3a8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f3aa:	2304      	movs	r3, #4
 800f3ac:	e00e      	b.n	800f3cc <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f3b2:	f003 0301 	and.w	r3, r3, #1
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d004      	beq.n	800f3c4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	2201      	movs	r2, #1
 800f3be:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f3c0:	2301      	movs	r3, #1
 800f3c2:	e003      	b.n	800f3cc <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	4a06      	ldr	r2, [pc, #24]	; (800f3e0 <SDMMC_GetCmdResp2+0x90>)
 800f3c8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800f3ca:	2300      	movs	r3, #0
}
 800f3cc:	4618      	mov	r0, r3
 800f3ce:	3714      	adds	r7, #20
 800f3d0:	46bd      	mov	sp, r7
 800f3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d6:	4770      	bx	lr
 800f3d8:	20000004 	.word	0x20000004
 800f3dc:	10624dd3 	.word	0x10624dd3
 800f3e0:	002000c5 	.word	0x002000c5

0800f3e4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800f3e4:	b480      	push	{r7}
 800f3e6:	b085      	sub	sp, #20
 800f3e8:	af00      	add	r7, sp, #0
 800f3ea:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f3ec:	4b1a      	ldr	r3, [pc, #104]	; (800f458 <SDMMC_GetCmdResp3+0x74>)
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	4a1a      	ldr	r2, [pc, #104]	; (800f45c <SDMMC_GetCmdResp3+0x78>)
 800f3f2:	fba2 2303 	umull	r2, r3, r2, r3
 800f3f6:	0a5b      	lsrs	r3, r3, #9
 800f3f8:	f241 3288 	movw	r2, #5000	; 0x1388
 800f3fc:	fb02 f303 	mul.w	r3, r2, r3
 800f400:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800f402:	68fb      	ldr	r3, [r7, #12]
 800f404:	1e5a      	subs	r2, r3, #1
 800f406:	60fa      	str	r2, [r7, #12]
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d102      	bne.n	800f412 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f40c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f410:	e01b      	b.n	800f44a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f416:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f418:	68bb      	ldr	r3, [r7, #8]
 800f41a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800f41e:	2b00      	cmp	r3, #0
 800f420:	d0ef      	beq.n	800f402 <SDMMC_GetCmdResp3+0x1e>
 800f422:	68bb      	ldr	r3, [r7, #8]
 800f424:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d1ea      	bne.n	800f402 <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f430:	f003 0304 	and.w	r3, r3, #4
 800f434:	2b00      	cmp	r3, #0
 800f436:	d004      	beq.n	800f442 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	2204      	movs	r2, #4
 800f43c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f43e:	2304      	movs	r3, #4
 800f440:	e003      	b.n	800f44a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	4a06      	ldr	r2, [pc, #24]	; (800f460 <SDMMC_GetCmdResp3+0x7c>)
 800f446:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800f448:	2300      	movs	r3, #0
}
 800f44a:	4618      	mov	r0, r3
 800f44c:	3714      	adds	r7, #20
 800f44e:	46bd      	mov	sp, r7
 800f450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f454:	4770      	bx	lr
 800f456:	bf00      	nop
 800f458:	20000004 	.word	0x20000004
 800f45c:	10624dd3 	.word	0x10624dd3
 800f460:	002000c5 	.word	0x002000c5

0800f464 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800f464:	b580      	push	{r7, lr}
 800f466:	b088      	sub	sp, #32
 800f468:	af00      	add	r7, sp, #0
 800f46a:	60f8      	str	r0, [r7, #12]
 800f46c:	460b      	mov	r3, r1
 800f46e:	607a      	str	r2, [r7, #4]
 800f470:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f472:	4b35      	ldr	r3, [pc, #212]	; (800f548 <SDMMC_GetCmdResp6+0xe4>)
 800f474:	681b      	ldr	r3, [r3, #0]
 800f476:	4a35      	ldr	r2, [pc, #212]	; (800f54c <SDMMC_GetCmdResp6+0xe8>)
 800f478:	fba2 2303 	umull	r2, r3, r2, r3
 800f47c:	0a5b      	lsrs	r3, r3, #9
 800f47e:	f241 3288 	movw	r2, #5000	; 0x1388
 800f482:	fb02 f303 	mul.w	r3, r2, r3
 800f486:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800f488:	69fb      	ldr	r3, [r7, #28]
 800f48a:	1e5a      	subs	r2, r3, #1
 800f48c:	61fa      	str	r2, [r7, #28]
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d102      	bne.n	800f498 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f492:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f496:	e052      	b.n	800f53e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800f498:	68fb      	ldr	r3, [r7, #12]
 800f49a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f49c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f49e:	69bb      	ldr	r3, [r7, #24]
 800f4a0:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	d0ef      	beq.n	800f488 <SDMMC_GetCmdResp6+0x24>
 800f4a8:	69bb      	ldr	r3, [r7, #24]
 800f4aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d1ea      	bne.n	800f488 <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f4b6:	f003 0304 	and.w	r3, r3, #4
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d004      	beq.n	800f4c8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	2204      	movs	r2, #4
 800f4c2:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f4c4:	2304      	movs	r3, #4
 800f4c6:	e03a      	b.n	800f53e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f4cc:	f003 0301 	and.w	r3, r3, #1
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d004      	beq.n	800f4de <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	2201      	movs	r2, #1
 800f4d8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f4da:	2301      	movs	r3, #1
 800f4dc:	e02f      	b.n	800f53e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800f4de:	68f8      	ldr	r0, [r7, #12]
 800f4e0:	f7ff fb60 	bl	800eba4 <SDMMC_GetCommandResponse>
 800f4e4:	4603      	mov	r3, r0
 800f4e6:	461a      	mov	r2, r3
 800f4e8:	7afb      	ldrb	r3, [r7, #11]
 800f4ea:	4293      	cmp	r3, r2
 800f4ec:	d001      	beq.n	800f4f2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f4ee:	2301      	movs	r3, #1
 800f4f0:	e025      	b.n	800f53e <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	4a16      	ldr	r2, [pc, #88]	; (800f550 <SDMMC_GetCmdResp6+0xec>)
 800f4f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800f4f8:	2100      	movs	r1, #0
 800f4fa:	68f8      	ldr	r0, [r7, #12]
 800f4fc:	f7ff fb5f 	bl	800ebbe <SDMMC_GetResponse>
 800f500:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800f502:	697b      	ldr	r3, [r7, #20]
 800f504:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d106      	bne.n	800f51a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800f50c:	697b      	ldr	r3, [r7, #20]
 800f50e:	0c1b      	lsrs	r3, r3, #16
 800f510:	b29a      	uxth	r2, r3
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800f516:	2300      	movs	r3, #0
 800f518:	e011      	b.n	800f53e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800f51a:	697b      	ldr	r3, [r7, #20]
 800f51c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f520:	2b00      	cmp	r3, #0
 800f522:	d002      	beq.n	800f52a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800f524:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f528:	e009      	b.n	800f53e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800f52a:	697b      	ldr	r3, [r7, #20]
 800f52c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f530:	2b00      	cmp	r3, #0
 800f532:	d002      	beq.n	800f53a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800f534:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f538:	e001      	b.n	800f53e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800f53a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800f53e:	4618      	mov	r0, r3
 800f540:	3720      	adds	r7, #32
 800f542:	46bd      	mov	sp, r7
 800f544:	bd80      	pop	{r7, pc}
 800f546:	bf00      	nop
 800f548:	20000004 	.word	0x20000004
 800f54c:	10624dd3 	.word	0x10624dd3
 800f550:	002000c5 	.word	0x002000c5

0800f554 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800f554:	b480      	push	{r7}
 800f556:	b085      	sub	sp, #20
 800f558:	af00      	add	r7, sp, #0
 800f55a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f55c:	4b22      	ldr	r3, [pc, #136]	; (800f5e8 <SDMMC_GetCmdResp7+0x94>)
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	4a22      	ldr	r2, [pc, #136]	; (800f5ec <SDMMC_GetCmdResp7+0x98>)
 800f562:	fba2 2303 	umull	r2, r3, r2, r3
 800f566:	0a5b      	lsrs	r3, r3, #9
 800f568:	f241 3288 	movw	r2, #5000	; 0x1388
 800f56c:	fb02 f303 	mul.w	r3, r2, r3
 800f570:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	1e5a      	subs	r2, r3, #1
 800f576:	60fa      	str	r2, [r7, #12]
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d102      	bne.n	800f582 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f57c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f580:	e02c      	b.n	800f5dc <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f586:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f588:	68bb      	ldr	r3, [r7, #8]
 800f58a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d0ef      	beq.n	800f572 <SDMMC_GetCmdResp7+0x1e>
 800f592:	68bb      	ldr	r3, [r7, #8]
 800f594:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d1ea      	bne.n	800f572 <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f5a0:	f003 0304 	and.w	r3, r3, #4
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d004      	beq.n	800f5b2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	2204      	movs	r2, #4
 800f5ac:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f5ae:	2304      	movs	r3, #4
 800f5b0:	e014      	b.n	800f5dc <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f5b6:	f003 0301 	and.w	r3, r3, #1
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d004      	beq.n	800f5c8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	2201      	movs	r2, #1
 800f5c2:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f5c4:	2301      	movs	r3, #1
 800f5c6:	e009      	b.n	800f5dc <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f5cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d002      	beq.n	800f5da <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	2240      	movs	r2, #64	; 0x40
 800f5d8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800f5da:	2300      	movs	r3, #0

}
 800f5dc:	4618      	mov	r0, r3
 800f5de:	3714      	adds	r7, #20
 800f5e0:	46bd      	mov	sp, r7
 800f5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e6:	4770      	bx	lr
 800f5e8:	20000004 	.word	0x20000004
 800f5ec:	10624dd3 	.word	0x10624dd3

0800f5f0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800f5f0:	b480      	push	{r7}
 800f5f2:	b085      	sub	sp, #20
 800f5f4:	af00      	add	r7, sp, #0
 800f5f6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f5f8:	4b11      	ldr	r3, [pc, #68]	; (800f640 <SDMMC_GetCmdError+0x50>)
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	4a11      	ldr	r2, [pc, #68]	; (800f644 <SDMMC_GetCmdError+0x54>)
 800f5fe:	fba2 2303 	umull	r2, r3, r2, r3
 800f602:	0a5b      	lsrs	r3, r3, #9
 800f604:	f241 3288 	movw	r2, #5000	; 0x1388
 800f608:	fb02 f303 	mul.w	r3, r2, r3
 800f60c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800f60e:	68fb      	ldr	r3, [r7, #12]
 800f610:	1e5a      	subs	r2, r3, #1
 800f612:	60fa      	str	r2, [r7, #12]
 800f614:	2b00      	cmp	r3, #0
 800f616:	d102      	bne.n	800f61e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f618:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f61c:	e009      	b.n	800f632 <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f622:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f626:	2b00      	cmp	r3, #0
 800f628:	d0f1      	beq.n	800f60e <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	4a06      	ldr	r2, [pc, #24]	; (800f648 <SDMMC_GetCmdError+0x58>)
 800f62e:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 800f630:	2300      	movs	r3, #0
}
 800f632:	4618      	mov	r0, r3
 800f634:	3714      	adds	r7, #20
 800f636:	46bd      	mov	sp, r7
 800f638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63c:	4770      	bx	lr
 800f63e:	bf00      	nop
 800f640:	20000004 	.word	0x20000004
 800f644:	10624dd3 	.word	0x10624dd3
 800f648:	002000c5 	.word	0x002000c5

0800f64c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f64c:	b084      	sub	sp, #16
 800f64e:	b580      	push	{r7, lr}
 800f650:	b084      	sub	sp, #16
 800f652:	af00      	add	r7, sp, #0
 800f654:	6078      	str	r0, [r7, #4]
 800f656:	f107 001c 	add.w	r0, r7, #28
 800f65a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	68db      	ldr	r3, [r3, #12]
 800f662:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800f66a:	6878      	ldr	r0, [r7, #4]
 800f66c:	f001 faf6 	bl	8010c5c <USB_CoreReset>
 800f670:	4603      	mov	r3, r0
 800f672:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800f674:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f676:	2b00      	cmp	r3, #0
 800f678:	d106      	bne.n	800f688 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f67e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	639a      	str	r2, [r3, #56]	; 0x38
 800f686:	e005      	b.n	800f694 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f68c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 800f694:	7bfb      	ldrb	r3, [r7, #15]
}
 800f696:	4618      	mov	r0, r3
 800f698:	3710      	adds	r7, #16
 800f69a:	46bd      	mov	sp, r7
 800f69c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f6a0:	b004      	add	sp, #16
 800f6a2:	4770      	bx	lr

0800f6a4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800f6a4:	b480      	push	{r7}
 800f6a6:	b087      	sub	sp, #28
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	60f8      	str	r0, [r7, #12]
 800f6ac:	60b9      	str	r1, [r7, #8]
 800f6ae:	4613      	mov	r3, r2
 800f6b0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800f6b2:	79fb      	ldrb	r3, [r7, #7]
 800f6b4:	2b02      	cmp	r3, #2
 800f6b6:	d165      	bne.n	800f784 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800f6b8:	68bb      	ldr	r3, [r7, #8]
 800f6ba:	4a3e      	ldr	r2, [pc, #248]	; (800f7b4 <USB_SetTurnaroundTime+0x110>)
 800f6bc:	4293      	cmp	r3, r2
 800f6be:	d906      	bls.n	800f6ce <USB_SetTurnaroundTime+0x2a>
 800f6c0:	68bb      	ldr	r3, [r7, #8]
 800f6c2:	4a3d      	ldr	r2, [pc, #244]	; (800f7b8 <USB_SetTurnaroundTime+0x114>)
 800f6c4:	4293      	cmp	r3, r2
 800f6c6:	d202      	bcs.n	800f6ce <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800f6c8:	230f      	movs	r3, #15
 800f6ca:	617b      	str	r3, [r7, #20]
 800f6cc:	e05c      	b.n	800f788 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800f6ce:	68bb      	ldr	r3, [r7, #8]
 800f6d0:	4a39      	ldr	r2, [pc, #228]	; (800f7b8 <USB_SetTurnaroundTime+0x114>)
 800f6d2:	4293      	cmp	r3, r2
 800f6d4:	d306      	bcc.n	800f6e4 <USB_SetTurnaroundTime+0x40>
 800f6d6:	68bb      	ldr	r3, [r7, #8]
 800f6d8:	4a38      	ldr	r2, [pc, #224]	; (800f7bc <USB_SetTurnaroundTime+0x118>)
 800f6da:	4293      	cmp	r3, r2
 800f6dc:	d202      	bcs.n	800f6e4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800f6de:	230e      	movs	r3, #14
 800f6e0:	617b      	str	r3, [r7, #20]
 800f6e2:	e051      	b.n	800f788 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800f6e4:	68bb      	ldr	r3, [r7, #8]
 800f6e6:	4a35      	ldr	r2, [pc, #212]	; (800f7bc <USB_SetTurnaroundTime+0x118>)
 800f6e8:	4293      	cmp	r3, r2
 800f6ea:	d306      	bcc.n	800f6fa <USB_SetTurnaroundTime+0x56>
 800f6ec:	68bb      	ldr	r3, [r7, #8]
 800f6ee:	4a34      	ldr	r2, [pc, #208]	; (800f7c0 <USB_SetTurnaroundTime+0x11c>)
 800f6f0:	4293      	cmp	r3, r2
 800f6f2:	d202      	bcs.n	800f6fa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800f6f4:	230d      	movs	r3, #13
 800f6f6:	617b      	str	r3, [r7, #20]
 800f6f8:	e046      	b.n	800f788 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800f6fa:	68bb      	ldr	r3, [r7, #8]
 800f6fc:	4a30      	ldr	r2, [pc, #192]	; (800f7c0 <USB_SetTurnaroundTime+0x11c>)
 800f6fe:	4293      	cmp	r3, r2
 800f700:	d306      	bcc.n	800f710 <USB_SetTurnaroundTime+0x6c>
 800f702:	68bb      	ldr	r3, [r7, #8]
 800f704:	4a2f      	ldr	r2, [pc, #188]	; (800f7c4 <USB_SetTurnaroundTime+0x120>)
 800f706:	4293      	cmp	r3, r2
 800f708:	d802      	bhi.n	800f710 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800f70a:	230c      	movs	r3, #12
 800f70c:	617b      	str	r3, [r7, #20]
 800f70e:	e03b      	b.n	800f788 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800f710:	68bb      	ldr	r3, [r7, #8]
 800f712:	4a2c      	ldr	r2, [pc, #176]	; (800f7c4 <USB_SetTurnaroundTime+0x120>)
 800f714:	4293      	cmp	r3, r2
 800f716:	d906      	bls.n	800f726 <USB_SetTurnaroundTime+0x82>
 800f718:	68bb      	ldr	r3, [r7, #8]
 800f71a:	4a2b      	ldr	r2, [pc, #172]	; (800f7c8 <USB_SetTurnaroundTime+0x124>)
 800f71c:	4293      	cmp	r3, r2
 800f71e:	d802      	bhi.n	800f726 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800f720:	230b      	movs	r3, #11
 800f722:	617b      	str	r3, [r7, #20]
 800f724:	e030      	b.n	800f788 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800f726:	68bb      	ldr	r3, [r7, #8]
 800f728:	4a27      	ldr	r2, [pc, #156]	; (800f7c8 <USB_SetTurnaroundTime+0x124>)
 800f72a:	4293      	cmp	r3, r2
 800f72c:	d906      	bls.n	800f73c <USB_SetTurnaroundTime+0x98>
 800f72e:	68bb      	ldr	r3, [r7, #8]
 800f730:	4a26      	ldr	r2, [pc, #152]	; (800f7cc <USB_SetTurnaroundTime+0x128>)
 800f732:	4293      	cmp	r3, r2
 800f734:	d802      	bhi.n	800f73c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800f736:	230a      	movs	r3, #10
 800f738:	617b      	str	r3, [r7, #20]
 800f73a:	e025      	b.n	800f788 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800f73c:	68bb      	ldr	r3, [r7, #8]
 800f73e:	4a23      	ldr	r2, [pc, #140]	; (800f7cc <USB_SetTurnaroundTime+0x128>)
 800f740:	4293      	cmp	r3, r2
 800f742:	d906      	bls.n	800f752 <USB_SetTurnaroundTime+0xae>
 800f744:	68bb      	ldr	r3, [r7, #8]
 800f746:	4a22      	ldr	r2, [pc, #136]	; (800f7d0 <USB_SetTurnaroundTime+0x12c>)
 800f748:	4293      	cmp	r3, r2
 800f74a:	d202      	bcs.n	800f752 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800f74c:	2309      	movs	r3, #9
 800f74e:	617b      	str	r3, [r7, #20]
 800f750:	e01a      	b.n	800f788 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800f752:	68bb      	ldr	r3, [r7, #8]
 800f754:	4a1e      	ldr	r2, [pc, #120]	; (800f7d0 <USB_SetTurnaroundTime+0x12c>)
 800f756:	4293      	cmp	r3, r2
 800f758:	d306      	bcc.n	800f768 <USB_SetTurnaroundTime+0xc4>
 800f75a:	68bb      	ldr	r3, [r7, #8]
 800f75c:	4a1d      	ldr	r2, [pc, #116]	; (800f7d4 <USB_SetTurnaroundTime+0x130>)
 800f75e:	4293      	cmp	r3, r2
 800f760:	d802      	bhi.n	800f768 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800f762:	2308      	movs	r3, #8
 800f764:	617b      	str	r3, [r7, #20]
 800f766:	e00f      	b.n	800f788 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800f768:	68bb      	ldr	r3, [r7, #8]
 800f76a:	4a1a      	ldr	r2, [pc, #104]	; (800f7d4 <USB_SetTurnaroundTime+0x130>)
 800f76c:	4293      	cmp	r3, r2
 800f76e:	d906      	bls.n	800f77e <USB_SetTurnaroundTime+0xda>
 800f770:	68bb      	ldr	r3, [r7, #8]
 800f772:	4a19      	ldr	r2, [pc, #100]	; (800f7d8 <USB_SetTurnaroundTime+0x134>)
 800f774:	4293      	cmp	r3, r2
 800f776:	d202      	bcs.n	800f77e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800f778:	2307      	movs	r3, #7
 800f77a:	617b      	str	r3, [r7, #20]
 800f77c:	e004      	b.n	800f788 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800f77e:	2306      	movs	r3, #6
 800f780:	617b      	str	r3, [r7, #20]
 800f782:	e001      	b.n	800f788 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800f784:	2309      	movs	r3, #9
 800f786:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800f788:	68fb      	ldr	r3, [r7, #12]
 800f78a:	68db      	ldr	r3, [r3, #12]
 800f78c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	68da      	ldr	r2, [r3, #12]
 800f798:	697b      	ldr	r3, [r7, #20]
 800f79a:	029b      	lsls	r3, r3, #10
 800f79c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800f7a0:	431a      	orrs	r2, r3
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800f7a6:	2300      	movs	r3, #0
}
 800f7a8:	4618      	mov	r0, r3
 800f7aa:	371c      	adds	r7, #28
 800f7ac:	46bd      	mov	sp, r7
 800f7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7b2:	4770      	bx	lr
 800f7b4:	00d8acbf 	.word	0x00d8acbf
 800f7b8:	00e4e1c0 	.word	0x00e4e1c0
 800f7bc:	00f42400 	.word	0x00f42400
 800f7c0:	01067380 	.word	0x01067380
 800f7c4:	011a499f 	.word	0x011a499f
 800f7c8:	01312cff 	.word	0x01312cff
 800f7cc:	014ca43f 	.word	0x014ca43f
 800f7d0:	016e3600 	.word	0x016e3600
 800f7d4:	01a6ab1f 	.word	0x01a6ab1f
 800f7d8:	01e84800 	.word	0x01e84800

0800f7dc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f7dc:	b480      	push	{r7}
 800f7de:	b083      	sub	sp, #12
 800f7e0:	af00      	add	r7, sp, #0
 800f7e2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	689b      	ldr	r3, [r3, #8]
 800f7e8:	f043 0201 	orr.w	r2, r3, #1
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f7f0:	2300      	movs	r3, #0
}
 800f7f2:	4618      	mov	r0, r3
 800f7f4:	370c      	adds	r7, #12
 800f7f6:	46bd      	mov	sp, r7
 800f7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7fc:	4770      	bx	lr

0800f7fe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f7fe:	b480      	push	{r7}
 800f800:	b083      	sub	sp, #12
 800f802:	af00      	add	r7, sp, #0
 800f804:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	689b      	ldr	r3, [r3, #8]
 800f80a:	f023 0201 	bic.w	r2, r3, #1
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f812:	2300      	movs	r3, #0
}
 800f814:	4618      	mov	r0, r3
 800f816:	370c      	adds	r7, #12
 800f818:	46bd      	mov	sp, r7
 800f81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f81e:	4770      	bx	lr

0800f820 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800f820:	b580      	push	{r7, lr}
 800f822:	b084      	sub	sp, #16
 800f824:	af00      	add	r7, sp, #0
 800f826:	6078      	str	r0, [r7, #4]
 800f828:	460b      	mov	r3, r1
 800f82a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800f82c:	2300      	movs	r3, #0
 800f82e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	68db      	ldr	r3, [r3, #12]
 800f834:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800f83c:	78fb      	ldrb	r3, [r7, #3]
 800f83e:	2b01      	cmp	r3, #1
 800f840:	d115      	bne.n	800f86e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	68db      	ldr	r3, [r3, #12]
 800f846:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800f84e:	2001      	movs	r0, #1
 800f850:	f7f5 fdd6 	bl	8005400 <HAL_Delay>
      ms++;
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	3301      	adds	r3, #1
 800f858:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800f85a:	6878      	ldr	r0, [r7, #4]
 800f85c:	f001 f985 	bl	8010b6a <USB_GetMode>
 800f860:	4603      	mov	r3, r0
 800f862:	2b01      	cmp	r3, #1
 800f864:	d01e      	beq.n	800f8a4 <USB_SetCurrentMode+0x84>
 800f866:	68fb      	ldr	r3, [r7, #12]
 800f868:	2b31      	cmp	r3, #49	; 0x31
 800f86a:	d9f0      	bls.n	800f84e <USB_SetCurrentMode+0x2e>
 800f86c:	e01a      	b.n	800f8a4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800f86e:	78fb      	ldrb	r3, [r7, #3]
 800f870:	2b00      	cmp	r3, #0
 800f872:	d115      	bne.n	800f8a0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	68db      	ldr	r3, [r3, #12]
 800f878:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800f880:	2001      	movs	r0, #1
 800f882:	f7f5 fdbd 	bl	8005400 <HAL_Delay>
      ms++;
 800f886:	68fb      	ldr	r3, [r7, #12]
 800f888:	3301      	adds	r3, #1
 800f88a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800f88c:	6878      	ldr	r0, [r7, #4]
 800f88e:	f001 f96c 	bl	8010b6a <USB_GetMode>
 800f892:	4603      	mov	r3, r0
 800f894:	2b00      	cmp	r3, #0
 800f896:	d005      	beq.n	800f8a4 <USB_SetCurrentMode+0x84>
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	2b31      	cmp	r3, #49	; 0x31
 800f89c:	d9f0      	bls.n	800f880 <USB_SetCurrentMode+0x60>
 800f89e:	e001      	b.n	800f8a4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800f8a0:	2301      	movs	r3, #1
 800f8a2:	e005      	b.n	800f8b0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	2b32      	cmp	r3, #50	; 0x32
 800f8a8:	d101      	bne.n	800f8ae <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800f8aa:	2301      	movs	r3, #1
 800f8ac:	e000      	b.n	800f8b0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800f8ae:	2300      	movs	r3, #0
}
 800f8b0:	4618      	mov	r0, r3
 800f8b2:	3710      	adds	r7, #16
 800f8b4:	46bd      	mov	sp, r7
 800f8b6:	bd80      	pop	{r7, pc}

0800f8b8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f8b8:	b084      	sub	sp, #16
 800f8ba:	b580      	push	{r7, lr}
 800f8bc:	b086      	sub	sp, #24
 800f8be:	af00      	add	r7, sp, #0
 800f8c0:	6078      	str	r0, [r7, #4]
 800f8c2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800f8c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800f8ca:	2300      	movs	r3, #0
 800f8cc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800f8d2:	2300      	movs	r3, #0
 800f8d4:	613b      	str	r3, [r7, #16]
 800f8d6:	e009      	b.n	800f8ec <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800f8d8:	687a      	ldr	r2, [r7, #4]
 800f8da:	693b      	ldr	r3, [r7, #16]
 800f8dc:	3340      	adds	r3, #64	; 0x40
 800f8de:	009b      	lsls	r3, r3, #2
 800f8e0:	4413      	add	r3, r2
 800f8e2:	2200      	movs	r2, #0
 800f8e4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800f8e6:	693b      	ldr	r3, [r7, #16]
 800f8e8:	3301      	adds	r3, #1
 800f8ea:	613b      	str	r3, [r7, #16]
 800f8ec:	693b      	ldr	r3, [r7, #16]
 800f8ee:	2b0e      	cmp	r3, #14
 800f8f0:	d9f2      	bls.n	800f8d8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800f8f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d11c      	bne.n	800f932 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f8f8:	68fb      	ldr	r3, [r7, #12]
 800f8fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f8fe:	685b      	ldr	r3, [r3, #4]
 800f900:	68fa      	ldr	r2, [r7, #12]
 800f902:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f906:	f043 0302 	orr.w	r3, r3, #2
 800f90a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f910:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	681b      	ldr	r3, [r3, #0]
 800f928:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	601a      	str	r2, [r3, #0]
 800f930:	e005      	b.n	800f93e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f936:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f944:	461a      	mov	r2, r3
 800f946:	2300      	movs	r3, #0
 800f948:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f950:	4619      	mov	r1, r3
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f958:	461a      	mov	r2, r3
 800f95a:	680b      	ldr	r3, [r1, #0]
 800f95c:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800f95e:	2103      	movs	r1, #3
 800f960:	6878      	ldr	r0, [r7, #4]
 800f962:	f000 f959 	bl	800fc18 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800f966:	2110      	movs	r1, #16
 800f968:	6878      	ldr	r0, [r7, #4]
 800f96a:	f000 f8f1 	bl	800fb50 <USB_FlushTxFifo>
 800f96e:	4603      	mov	r3, r0
 800f970:	2b00      	cmp	r3, #0
 800f972:	d001      	beq.n	800f978 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 800f974:	2301      	movs	r3, #1
 800f976:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800f978:	6878      	ldr	r0, [r7, #4]
 800f97a:	f000 f91d 	bl	800fbb8 <USB_FlushRxFifo>
 800f97e:	4603      	mov	r3, r0
 800f980:	2b00      	cmp	r3, #0
 800f982:	d001      	beq.n	800f988 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 800f984:	2301      	movs	r3, #1
 800f986:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f98e:	461a      	mov	r2, r3
 800f990:	2300      	movs	r3, #0
 800f992:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f99a:	461a      	mov	r2, r3
 800f99c:	2300      	movs	r3, #0
 800f99e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800f9a0:	68fb      	ldr	r3, [r7, #12]
 800f9a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9a6:	461a      	mov	r2, r3
 800f9a8:	2300      	movs	r3, #0
 800f9aa:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f9ac:	2300      	movs	r3, #0
 800f9ae:	613b      	str	r3, [r7, #16]
 800f9b0:	e043      	b.n	800fa3a <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f9b2:	693b      	ldr	r3, [r7, #16]
 800f9b4:	015a      	lsls	r2, r3, #5
 800f9b6:	68fb      	ldr	r3, [r7, #12]
 800f9b8:	4413      	add	r3, r2
 800f9ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f9c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f9c8:	d118      	bne.n	800f9fc <USB_DevInit+0x144>
    {
      if (i == 0U)
 800f9ca:	693b      	ldr	r3, [r7, #16]
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d10a      	bne.n	800f9e6 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f9d0:	693b      	ldr	r3, [r7, #16]
 800f9d2:	015a      	lsls	r2, r3, #5
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	4413      	add	r3, r2
 800f9d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f9dc:	461a      	mov	r2, r3
 800f9de:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f9e2:	6013      	str	r3, [r2, #0]
 800f9e4:	e013      	b.n	800fa0e <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f9e6:	693b      	ldr	r3, [r7, #16]
 800f9e8:	015a      	lsls	r2, r3, #5
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	4413      	add	r3, r2
 800f9ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f9f2:	461a      	mov	r2, r3
 800f9f4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f9f8:	6013      	str	r3, [r2, #0]
 800f9fa:	e008      	b.n	800fa0e <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800f9fc:	693b      	ldr	r3, [r7, #16]
 800f9fe:	015a      	lsls	r2, r3, #5
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	4413      	add	r3, r2
 800fa04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa08:	461a      	mov	r2, r3
 800fa0a:	2300      	movs	r3, #0
 800fa0c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800fa0e:	693b      	ldr	r3, [r7, #16]
 800fa10:	015a      	lsls	r2, r3, #5
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	4413      	add	r3, r2
 800fa16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa1a:	461a      	mov	r2, r3
 800fa1c:	2300      	movs	r3, #0
 800fa1e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800fa20:	693b      	ldr	r3, [r7, #16]
 800fa22:	015a      	lsls	r2, r3, #5
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	4413      	add	r3, r2
 800fa28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa2c:	461a      	mov	r2, r3
 800fa2e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800fa32:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fa34:	693b      	ldr	r3, [r7, #16]
 800fa36:	3301      	adds	r3, #1
 800fa38:	613b      	str	r3, [r7, #16]
 800fa3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa3c:	693a      	ldr	r2, [r7, #16]
 800fa3e:	429a      	cmp	r2, r3
 800fa40:	d3b7      	bcc.n	800f9b2 <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fa42:	2300      	movs	r3, #0
 800fa44:	613b      	str	r3, [r7, #16]
 800fa46:	e043      	b.n	800fad0 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fa48:	693b      	ldr	r3, [r7, #16]
 800fa4a:	015a      	lsls	r2, r3, #5
 800fa4c:	68fb      	ldr	r3, [r7, #12]
 800fa4e:	4413      	add	r3, r2
 800fa50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fa5a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fa5e:	d118      	bne.n	800fa92 <USB_DevInit+0x1da>
    {
      if (i == 0U)
 800fa60:	693b      	ldr	r3, [r7, #16]
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d10a      	bne.n	800fa7c <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800fa66:	693b      	ldr	r3, [r7, #16]
 800fa68:	015a      	lsls	r2, r3, #5
 800fa6a:	68fb      	ldr	r3, [r7, #12]
 800fa6c:	4413      	add	r3, r2
 800fa6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fa72:	461a      	mov	r2, r3
 800fa74:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800fa78:	6013      	str	r3, [r2, #0]
 800fa7a:	e013      	b.n	800faa4 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800fa7c:	693b      	ldr	r3, [r7, #16]
 800fa7e:	015a      	lsls	r2, r3, #5
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	4413      	add	r3, r2
 800fa84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fa88:	461a      	mov	r2, r3
 800fa8a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800fa8e:	6013      	str	r3, [r2, #0]
 800fa90:	e008      	b.n	800faa4 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800fa92:	693b      	ldr	r3, [r7, #16]
 800fa94:	015a      	lsls	r2, r3, #5
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	4413      	add	r3, r2
 800fa9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fa9e:	461a      	mov	r2, r3
 800faa0:	2300      	movs	r3, #0
 800faa2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800faa4:	693b      	ldr	r3, [r7, #16]
 800faa6:	015a      	lsls	r2, r3, #5
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	4413      	add	r3, r2
 800faac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fab0:	461a      	mov	r2, r3
 800fab2:	2300      	movs	r3, #0
 800fab4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800fab6:	693b      	ldr	r3, [r7, #16]
 800fab8:	015a      	lsls	r2, r3, #5
 800faba:	68fb      	ldr	r3, [r7, #12]
 800fabc:	4413      	add	r3, r2
 800fabe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fac2:	461a      	mov	r2, r3
 800fac4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800fac8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800faca:	693b      	ldr	r3, [r7, #16]
 800facc:	3301      	adds	r3, #1
 800face:	613b      	str	r3, [r7, #16]
 800fad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fad2:	693a      	ldr	r2, [r7, #16]
 800fad4:	429a      	cmp	r2, r3
 800fad6:	d3b7      	bcc.n	800fa48 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fade:	691b      	ldr	r3, [r3, #16]
 800fae0:	68fa      	ldr	r2, [r7, #12]
 800fae2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fae6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800faea:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	2200      	movs	r2, #0
 800faf0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800faf8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	699b      	ldr	r3, [r3, #24]
 800fafe:	f043 0210 	orr.w	r2, r3, #16
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	699a      	ldr	r2, [r3, #24]
 800fb0a:	4b10      	ldr	r3, [pc, #64]	; (800fb4c <USB_DevInit+0x294>)
 800fb0c:	4313      	orrs	r3, r2
 800fb0e:	687a      	ldr	r2, [r7, #4]
 800fb10:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800fb12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb14:	2b00      	cmp	r3, #0
 800fb16:	d005      	beq.n	800fb24 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	699b      	ldr	r3, [r3, #24]
 800fb1c:	f043 0208 	orr.w	r2, r3, #8
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800fb24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fb26:	2b01      	cmp	r3, #1
 800fb28:	d107      	bne.n	800fb3a <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	699b      	ldr	r3, [r3, #24]
 800fb2e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800fb32:	f043 0304 	orr.w	r3, r3, #4
 800fb36:	687a      	ldr	r2, [r7, #4]
 800fb38:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800fb3a:	7dfb      	ldrb	r3, [r7, #23]
}
 800fb3c:	4618      	mov	r0, r3
 800fb3e:	3718      	adds	r7, #24
 800fb40:	46bd      	mov	sp, r7
 800fb42:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800fb46:	b004      	add	sp, #16
 800fb48:	4770      	bx	lr
 800fb4a:	bf00      	nop
 800fb4c:	803c3800 	.word	0x803c3800

0800fb50 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800fb50:	b480      	push	{r7}
 800fb52:	b085      	sub	sp, #20
 800fb54:	af00      	add	r7, sp, #0
 800fb56:	6078      	str	r0, [r7, #4]
 800fb58:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800fb5a:	2300      	movs	r3, #0
 800fb5c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	3301      	adds	r3, #1
 800fb62:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	4a13      	ldr	r2, [pc, #76]	; (800fbb4 <USB_FlushTxFifo+0x64>)
 800fb68:	4293      	cmp	r3, r2
 800fb6a:	d901      	bls.n	800fb70 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800fb6c:	2303      	movs	r3, #3
 800fb6e:	e01b      	b.n	800fba8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	691b      	ldr	r3, [r3, #16]
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	daf2      	bge.n	800fb5e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800fb78:	2300      	movs	r3, #0
 800fb7a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800fb7c:	683b      	ldr	r3, [r7, #0]
 800fb7e:	019b      	lsls	r3, r3, #6
 800fb80:	f043 0220 	orr.w	r2, r3, #32
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	3301      	adds	r3, #1
 800fb8c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	4a08      	ldr	r2, [pc, #32]	; (800fbb4 <USB_FlushTxFifo+0x64>)
 800fb92:	4293      	cmp	r3, r2
 800fb94:	d901      	bls.n	800fb9a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800fb96:	2303      	movs	r3, #3
 800fb98:	e006      	b.n	800fba8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	691b      	ldr	r3, [r3, #16]
 800fb9e:	f003 0320 	and.w	r3, r3, #32
 800fba2:	2b20      	cmp	r3, #32
 800fba4:	d0f0      	beq.n	800fb88 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800fba6:	2300      	movs	r3, #0
}
 800fba8:	4618      	mov	r0, r3
 800fbaa:	3714      	adds	r7, #20
 800fbac:	46bd      	mov	sp, r7
 800fbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb2:	4770      	bx	lr
 800fbb4:	00030d40 	.word	0x00030d40

0800fbb8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800fbb8:	b480      	push	{r7}
 800fbba:	b085      	sub	sp, #20
 800fbbc:	af00      	add	r7, sp, #0
 800fbbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800fbc0:	2300      	movs	r3, #0
 800fbc2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	3301      	adds	r3, #1
 800fbc8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	4a11      	ldr	r2, [pc, #68]	; (800fc14 <USB_FlushRxFifo+0x5c>)
 800fbce:	4293      	cmp	r3, r2
 800fbd0:	d901      	bls.n	800fbd6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800fbd2:	2303      	movs	r3, #3
 800fbd4:	e018      	b.n	800fc08 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	691b      	ldr	r3, [r3, #16]
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	daf2      	bge.n	800fbc4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800fbde:	2300      	movs	r3, #0
 800fbe0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	2210      	movs	r2, #16
 800fbe6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	3301      	adds	r3, #1
 800fbec:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800fbee:	68fb      	ldr	r3, [r7, #12]
 800fbf0:	4a08      	ldr	r2, [pc, #32]	; (800fc14 <USB_FlushRxFifo+0x5c>)
 800fbf2:	4293      	cmp	r3, r2
 800fbf4:	d901      	bls.n	800fbfa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800fbf6:	2303      	movs	r3, #3
 800fbf8:	e006      	b.n	800fc08 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	691b      	ldr	r3, [r3, #16]
 800fbfe:	f003 0310 	and.w	r3, r3, #16
 800fc02:	2b10      	cmp	r3, #16
 800fc04:	d0f0      	beq.n	800fbe8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800fc06:	2300      	movs	r3, #0
}
 800fc08:	4618      	mov	r0, r3
 800fc0a:	3714      	adds	r7, #20
 800fc0c:	46bd      	mov	sp, r7
 800fc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc12:	4770      	bx	lr
 800fc14:	00030d40 	.word	0x00030d40

0800fc18 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800fc18:	b480      	push	{r7}
 800fc1a:	b085      	sub	sp, #20
 800fc1c:	af00      	add	r7, sp, #0
 800fc1e:	6078      	str	r0, [r7, #4]
 800fc20:	460b      	mov	r3, r1
 800fc22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fc2e:	681a      	ldr	r2, [r3, #0]
 800fc30:	78fb      	ldrb	r3, [r7, #3]
 800fc32:	68f9      	ldr	r1, [r7, #12]
 800fc34:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fc38:	4313      	orrs	r3, r2
 800fc3a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800fc3c:	2300      	movs	r3, #0
}
 800fc3e:	4618      	mov	r0, r3
 800fc40:	3714      	adds	r7, #20
 800fc42:	46bd      	mov	sp, r7
 800fc44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc48:	4770      	bx	lr

0800fc4a <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800fc4a:	b480      	push	{r7}
 800fc4c:	b087      	sub	sp, #28
 800fc4e:	af00      	add	r7, sp, #0
 800fc50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800fc56:	693b      	ldr	r3, [r7, #16]
 800fc58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fc5c:	689b      	ldr	r3, [r3, #8]
 800fc5e:	f003 0306 	and.w	r3, r3, #6
 800fc62:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800fc64:	68fb      	ldr	r3, [r7, #12]
 800fc66:	2b02      	cmp	r3, #2
 800fc68:	d002      	beq.n	800fc70 <USB_GetDevSpeed+0x26>
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	2b06      	cmp	r3, #6
 800fc6e:	d102      	bne.n	800fc76 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800fc70:	2302      	movs	r3, #2
 800fc72:	75fb      	strb	r3, [r7, #23]
 800fc74:	e001      	b.n	800fc7a <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 800fc76:	230f      	movs	r3, #15
 800fc78:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800fc7a:	7dfb      	ldrb	r3, [r7, #23]
}
 800fc7c:	4618      	mov	r0, r3
 800fc7e:	371c      	adds	r7, #28
 800fc80:	46bd      	mov	sp, r7
 800fc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc86:	4770      	bx	lr

0800fc88 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fc88:	b480      	push	{r7}
 800fc8a:	b085      	sub	sp, #20
 800fc8c:	af00      	add	r7, sp, #0
 800fc8e:	6078      	str	r0, [r7, #4]
 800fc90:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fc96:	683b      	ldr	r3, [r7, #0]
 800fc98:	781b      	ldrb	r3, [r3, #0]
 800fc9a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800fc9c:	683b      	ldr	r3, [r7, #0]
 800fc9e:	785b      	ldrb	r3, [r3, #1]
 800fca0:	2b01      	cmp	r3, #1
 800fca2:	d13a      	bne.n	800fd1a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800fca4:	68fb      	ldr	r3, [r7, #12]
 800fca6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fcaa:	69da      	ldr	r2, [r3, #28]
 800fcac:	683b      	ldr	r3, [r7, #0]
 800fcae:	781b      	ldrb	r3, [r3, #0]
 800fcb0:	f003 030f 	and.w	r3, r3, #15
 800fcb4:	2101      	movs	r1, #1
 800fcb6:	fa01 f303 	lsl.w	r3, r1, r3
 800fcba:	b29b      	uxth	r3, r3
 800fcbc:	68f9      	ldr	r1, [r7, #12]
 800fcbe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fcc2:	4313      	orrs	r3, r2
 800fcc4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800fcc6:	68bb      	ldr	r3, [r7, #8]
 800fcc8:	015a      	lsls	r2, r3, #5
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	4413      	add	r3, r2
 800fcce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d155      	bne.n	800fd88 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fcdc:	68bb      	ldr	r3, [r7, #8]
 800fcde:	015a      	lsls	r2, r3, #5
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	4413      	add	r3, r2
 800fce4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fce8:	681a      	ldr	r2, [r3, #0]
 800fcea:	683b      	ldr	r3, [r7, #0]
 800fcec:	68db      	ldr	r3, [r3, #12]
 800fcee:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fcf2:	683b      	ldr	r3, [r7, #0]
 800fcf4:	791b      	ldrb	r3, [r3, #4]
 800fcf6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fcf8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fcfa:	68bb      	ldr	r3, [r7, #8]
 800fcfc:	059b      	lsls	r3, r3, #22
 800fcfe:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fd00:	4313      	orrs	r3, r2
 800fd02:	68ba      	ldr	r2, [r7, #8]
 800fd04:	0151      	lsls	r1, r2, #5
 800fd06:	68fa      	ldr	r2, [r7, #12]
 800fd08:	440a      	add	r2, r1
 800fd0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fd0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fd12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fd16:	6013      	str	r3, [r2, #0]
 800fd18:	e036      	b.n	800fd88 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800fd1a:	68fb      	ldr	r3, [r7, #12]
 800fd1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fd20:	69da      	ldr	r2, [r3, #28]
 800fd22:	683b      	ldr	r3, [r7, #0]
 800fd24:	781b      	ldrb	r3, [r3, #0]
 800fd26:	f003 030f 	and.w	r3, r3, #15
 800fd2a:	2101      	movs	r1, #1
 800fd2c:	fa01 f303 	lsl.w	r3, r1, r3
 800fd30:	041b      	lsls	r3, r3, #16
 800fd32:	68f9      	ldr	r1, [r7, #12]
 800fd34:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fd38:	4313      	orrs	r3, r2
 800fd3a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800fd3c:	68bb      	ldr	r3, [r7, #8]
 800fd3e:	015a      	lsls	r2, r3, #5
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	4413      	add	r3, r2
 800fd44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d11a      	bne.n	800fd88 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800fd52:	68bb      	ldr	r3, [r7, #8]
 800fd54:	015a      	lsls	r2, r3, #5
 800fd56:	68fb      	ldr	r3, [r7, #12]
 800fd58:	4413      	add	r3, r2
 800fd5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fd5e:	681a      	ldr	r2, [r3, #0]
 800fd60:	683b      	ldr	r3, [r7, #0]
 800fd62:	68db      	ldr	r3, [r3, #12]
 800fd64:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800fd68:	683b      	ldr	r3, [r7, #0]
 800fd6a:	791b      	ldrb	r3, [r3, #4]
 800fd6c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800fd6e:	430b      	orrs	r3, r1
 800fd70:	4313      	orrs	r3, r2
 800fd72:	68ba      	ldr	r2, [r7, #8]
 800fd74:	0151      	lsls	r1, r2, #5
 800fd76:	68fa      	ldr	r2, [r7, #12]
 800fd78:	440a      	add	r2, r1
 800fd7a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fd7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fd82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fd86:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800fd88:	2300      	movs	r3, #0
}
 800fd8a:	4618      	mov	r0, r3
 800fd8c:	3714      	adds	r7, #20
 800fd8e:	46bd      	mov	sp, r7
 800fd90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd94:	4770      	bx	lr
	...

0800fd98 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fd98:	b480      	push	{r7}
 800fd9a:	b085      	sub	sp, #20
 800fd9c:	af00      	add	r7, sp, #0
 800fd9e:	6078      	str	r0, [r7, #4]
 800fda0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fda6:	683b      	ldr	r3, [r7, #0]
 800fda8:	781b      	ldrb	r3, [r3, #0]
 800fdaa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800fdac:	683b      	ldr	r3, [r7, #0]
 800fdae:	785b      	ldrb	r3, [r3, #1]
 800fdb0:	2b01      	cmp	r3, #1
 800fdb2:	d161      	bne.n	800fe78 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800fdb4:	68bb      	ldr	r3, [r7, #8]
 800fdb6:	015a      	lsls	r2, r3, #5
 800fdb8:	68fb      	ldr	r3, [r7, #12]
 800fdba:	4413      	add	r3, r2
 800fdbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fdc6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fdca:	d11f      	bne.n	800fe0c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800fdcc:	68bb      	ldr	r3, [r7, #8]
 800fdce:	015a      	lsls	r2, r3, #5
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	4413      	add	r3, r2
 800fdd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdd8:	681b      	ldr	r3, [r3, #0]
 800fdda:	68ba      	ldr	r2, [r7, #8]
 800fddc:	0151      	lsls	r1, r2, #5
 800fdde:	68fa      	ldr	r2, [r7, #12]
 800fde0:	440a      	add	r2, r1
 800fde2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fde6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800fdea:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800fdec:	68bb      	ldr	r3, [r7, #8]
 800fdee:	015a      	lsls	r2, r3, #5
 800fdf0:	68fb      	ldr	r3, [r7, #12]
 800fdf2:	4413      	add	r3, r2
 800fdf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	68ba      	ldr	r2, [r7, #8]
 800fdfc:	0151      	lsls	r1, r2, #5
 800fdfe:	68fa      	ldr	r2, [r7, #12]
 800fe00:	440a      	add	r2, r1
 800fe02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe06:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800fe0a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fe12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fe14:	683b      	ldr	r3, [r7, #0]
 800fe16:	781b      	ldrb	r3, [r3, #0]
 800fe18:	f003 030f 	and.w	r3, r3, #15
 800fe1c:	2101      	movs	r1, #1
 800fe1e:	fa01 f303 	lsl.w	r3, r1, r3
 800fe22:	b29b      	uxth	r3, r3
 800fe24:	43db      	mvns	r3, r3
 800fe26:	68f9      	ldr	r1, [r7, #12]
 800fe28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fe2c:	4013      	ands	r3, r2
 800fe2e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fe36:	69da      	ldr	r2, [r3, #28]
 800fe38:	683b      	ldr	r3, [r7, #0]
 800fe3a:	781b      	ldrb	r3, [r3, #0]
 800fe3c:	f003 030f 	and.w	r3, r3, #15
 800fe40:	2101      	movs	r1, #1
 800fe42:	fa01 f303 	lsl.w	r3, r1, r3
 800fe46:	b29b      	uxth	r3, r3
 800fe48:	43db      	mvns	r3, r3
 800fe4a:	68f9      	ldr	r1, [r7, #12]
 800fe4c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fe50:	4013      	ands	r3, r2
 800fe52:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800fe54:	68bb      	ldr	r3, [r7, #8]
 800fe56:	015a      	lsls	r2, r3, #5
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	4413      	add	r3, r2
 800fe5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe60:	681a      	ldr	r2, [r3, #0]
 800fe62:	68bb      	ldr	r3, [r7, #8]
 800fe64:	0159      	lsls	r1, r3, #5
 800fe66:	68fb      	ldr	r3, [r7, #12]
 800fe68:	440b      	add	r3, r1
 800fe6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe6e:	4619      	mov	r1, r3
 800fe70:	4b35      	ldr	r3, [pc, #212]	; (800ff48 <USB_DeactivateEndpoint+0x1b0>)
 800fe72:	4013      	ands	r3, r2
 800fe74:	600b      	str	r3, [r1, #0]
 800fe76:	e060      	b.n	800ff3a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fe78:	68bb      	ldr	r3, [r7, #8]
 800fe7a:	015a      	lsls	r2, r3, #5
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	4413      	add	r3, r2
 800fe80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe84:	681b      	ldr	r3, [r3, #0]
 800fe86:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fe8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fe8e:	d11f      	bne.n	800fed0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800fe90:	68bb      	ldr	r3, [r7, #8]
 800fe92:	015a      	lsls	r2, r3, #5
 800fe94:	68fb      	ldr	r3, [r7, #12]
 800fe96:	4413      	add	r3, r2
 800fe98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	68ba      	ldr	r2, [r7, #8]
 800fea0:	0151      	lsls	r1, r2, #5
 800fea2:	68fa      	ldr	r2, [r7, #12]
 800fea4:	440a      	add	r2, r1
 800fea6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800feaa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800feae:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800feb0:	68bb      	ldr	r3, [r7, #8]
 800feb2:	015a      	lsls	r2, r3, #5
 800feb4:	68fb      	ldr	r3, [r7, #12]
 800feb6:	4413      	add	r3, r2
 800feb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	68ba      	ldr	r2, [r7, #8]
 800fec0:	0151      	lsls	r1, r2, #5
 800fec2:	68fa      	ldr	r2, [r7, #12]
 800fec4:	440a      	add	r2, r1
 800fec6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800feca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800fece:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800fed0:	68fb      	ldr	r3, [r7, #12]
 800fed2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fed6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fed8:	683b      	ldr	r3, [r7, #0]
 800feda:	781b      	ldrb	r3, [r3, #0]
 800fedc:	f003 030f 	and.w	r3, r3, #15
 800fee0:	2101      	movs	r1, #1
 800fee2:	fa01 f303 	lsl.w	r3, r1, r3
 800fee6:	041b      	lsls	r3, r3, #16
 800fee8:	43db      	mvns	r3, r3
 800feea:	68f9      	ldr	r1, [r7, #12]
 800feec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fef0:	4013      	ands	r3, r2
 800fef2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800fef4:	68fb      	ldr	r3, [r7, #12]
 800fef6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fefa:	69da      	ldr	r2, [r3, #28]
 800fefc:	683b      	ldr	r3, [r7, #0]
 800fefe:	781b      	ldrb	r3, [r3, #0]
 800ff00:	f003 030f 	and.w	r3, r3, #15
 800ff04:	2101      	movs	r1, #1
 800ff06:	fa01 f303 	lsl.w	r3, r1, r3
 800ff0a:	041b      	lsls	r3, r3, #16
 800ff0c:	43db      	mvns	r3, r3
 800ff0e:	68f9      	ldr	r1, [r7, #12]
 800ff10:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ff14:	4013      	ands	r3, r2
 800ff16:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800ff18:	68bb      	ldr	r3, [r7, #8]
 800ff1a:	015a      	lsls	r2, r3, #5
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	4413      	add	r3, r2
 800ff20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ff24:	681a      	ldr	r2, [r3, #0]
 800ff26:	68bb      	ldr	r3, [r7, #8]
 800ff28:	0159      	lsls	r1, r3, #5
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	440b      	add	r3, r1
 800ff2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ff32:	4619      	mov	r1, r3
 800ff34:	4b05      	ldr	r3, [pc, #20]	; (800ff4c <USB_DeactivateEndpoint+0x1b4>)
 800ff36:	4013      	ands	r3, r2
 800ff38:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ff3a:	2300      	movs	r3, #0
}
 800ff3c:	4618      	mov	r0, r3
 800ff3e:	3714      	adds	r7, #20
 800ff40:	46bd      	mov	sp, r7
 800ff42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff46:	4770      	bx	lr
 800ff48:	ec337800 	.word	0xec337800
 800ff4c:	eff37800 	.word	0xeff37800

0800ff50 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ff50:	b580      	push	{r7, lr}
 800ff52:	b086      	sub	sp, #24
 800ff54:	af00      	add	r7, sp, #0
 800ff56:	6078      	str	r0, [r7, #4]
 800ff58:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800ff5e:	683b      	ldr	r3, [r7, #0]
 800ff60:	781b      	ldrb	r3, [r3, #0]
 800ff62:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ff64:	683b      	ldr	r3, [r7, #0]
 800ff66:	785b      	ldrb	r3, [r3, #1]
 800ff68:	2b01      	cmp	r3, #1
 800ff6a:	f040 810a 	bne.w	8010182 <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ff6e:	683b      	ldr	r3, [r7, #0]
 800ff70:	699b      	ldr	r3, [r3, #24]
 800ff72:	2b00      	cmp	r3, #0
 800ff74:	d132      	bne.n	800ffdc <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ff76:	693b      	ldr	r3, [r7, #16]
 800ff78:	015a      	lsls	r2, r3, #5
 800ff7a:	697b      	ldr	r3, [r7, #20]
 800ff7c:	4413      	add	r3, r2
 800ff7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ff82:	691b      	ldr	r3, [r3, #16]
 800ff84:	693a      	ldr	r2, [r7, #16]
 800ff86:	0151      	lsls	r1, r2, #5
 800ff88:	697a      	ldr	r2, [r7, #20]
 800ff8a:	440a      	add	r2, r1
 800ff8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ff90:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ff94:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ff98:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ff9a:	693b      	ldr	r3, [r7, #16]
 800ff9c:	015a      	lsls	r2, r3, #5
 800ff9e:	697b      	ldr	r3, [r7, #20]
 800ffa0:	4413      	add	r3, r2
 800ffa2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ffa6:	691b      	ldr	r3, [r3, #16]
 800ffa8:	693a      	ldr	r2, [r7, #16]
 800ffaa:	0151      	lsls	r1, r2, #5
 800ffac:	697a      	ldr	r2, [r7, #20]
 800ffae:	440a      	add	r2, r1
 800ffb0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ffb4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ffb8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ffba:	693b      	ldr	r3, [r7, #16]
 800ffbc:	015a      	lsls	r2, r3, #5
 800ffbe:	697b      	ldr	r3, [r7, #20]
 800ffc0:	4413      	add	r3, r2
 800ffc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ffc6:	691b      	ldr	r3, [r3, #16]
 800ffc8:	693a      	ldr	r2, [r7, #16]
 800ffca:	0151      	lsls	r1, r2, #5
 800ffcc:	697a      	ldr	r2, [r7, #20]
 800ffce:	440a      	add	r2, r1
 800ffd0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ffd4:	0cdb      	lsrs	r3, r3, #19
 800ffd6:	04db      	lsls	r3, r3, #19
 800ffd8:	6113      	str	r3, [r2, #16]
 800ffda:	e074      	b.n	80100c6 <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ffdc:	693b      	ldr	r3, [r7, #16]
 800ffde:	015a      	lsls	r2, r3, #5
 800ffe0:	697b      	ldr	r3, [r7, #20]
 800ffe2:	4413      	add	r3, r2
 800ffe4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ffe8:	691b      	ldr	r3, [r3, #16]
 800ffea:	693a      	ldr	r2, [r7, #16]
 800ffec:	0151      	lsls	r1, r2, #5
 800ffee:	697a      	ldr	r2, [r7, #20]
 800fff0:	440a      	add	r2, r1
 800fff2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fff6:	0cdb      	lsrs	r3, r3, #19
 800fff8:	04db      	lsls	r3, r3, #19
 800fffa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800fffc:	693b      	ldr	r3, [r7, #16]
 800fffe:	015a      	lsls	r2, r3, #5
 8010000:	697b      	ldr	r3, [r7, #20]
 8010002:	4413      	add	r3, r2
 8010004:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010008:	691b      	ldr	r3, [r3, #16]
 801000a:	693a      	ldr	r2, [r7, #16]
 801000c:	0151      	lsls	r1, r2, #5
 801000e:	697a      	ldr	r2, [r7, #20]
 8010010:	440a      	add	r2, r1
 8010012:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010016:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801001a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 801001e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8010020:	693b      	ldr	r3, [r7, #16]
 8010022:	015a      	lsls	r2, r3, #5
 8010024:	697b      	ldr	r3, [r7, #20]
 8010026:	4413      	add	r3, r2
 8010028:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801002c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 801002e:	683b      	ldr	r3, [r7, #0]
 8010030:	6999      	ldr	r1, [r3, #24]
 8010032:	683b      	ldr	r3, [r7, #0]
 8010034:	68db      	ldr	r3, [r3, #12]
 8010036:	440b      	add	r3, r1
 8010038:	1e59      	subs	r1, r3, #1
 801003a:	683b      	ldr	r3, [r7, #0]
 801003c:	68db      	ldr	r3, [r3, #12]
 801003e:	fbb1 f3f3 	udiv	r3, r1, r3
 8010042:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8010044:	4b9e      	ldr	r3, [pc, #632]	; (80102c0 <USB_EPStartXfer+0x370>)
 8010046:	400b      	ands	r3, r1
 8010048:	6939      	ldr	r1, [r7, #16]
 801004a:	0148      	lsls	r0, r1, #5
 801004c:	6979      	ldr	r1, [r7, #20]
 801004e:	4401      	add	r1, r0
 8010050:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8010054:	4313      	orrs	r3, r2
 8010056:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8010058:	693b      	ldr	r3, [r7, #16]
 801005a:	015a      	lsls	r2, r3, #5
 801005c:	697b      	ldr	r3, [r7, #20]
 801005e:	4413      	add	r3, r2
 8010060:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010064:	691a      	ldr	r2, [r3, #16]
 8010066:	683b      	ldr	r3, [r7, #0]
 8010068:	699b      	ldr	r3, [r3, #24]
 801006a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801006e:	6939      	ldr	r1, [r7, #16]
 8010070:	0148      	lsls	r0, r1, #5
 8010072:	6979      	ldr	r1, [r7, #20]
 8010074:	4401      	add	r1, r0
 8010076:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 801007a:	4313      	orrs	r3, r2
 801007c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 801007e:	683b      	ldr	r3, [r7, #0]
 8010080:	791b      	ldrb	r3, [r3, #4]
 8010082:	2b01      	cmp	r3, #1
 8010084:	d11f      	bne.n	80100c6 <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8010086:	693b      	ldr	r3, [r7, #16]
 8010088:	015a      	lsls	r2, r3, #5
 801008a:	697b      	ldr	r3, [r7, #20]
 801008c:	4413      	add	r3, r2
 801008e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010092:	691b      	ldr	r3, [r3, #16]
 8010094:	693a      	ldr	r2, [r7, #16]
 8010096:	0151      	lsls	r1, r2, #5
 8010098:	697a      	ldr	r2, [r7, #20]
 801009a:	440a      	add	r2, r1
 801009c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80100a0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80100a4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80100a6:	693b      	ldr	r3, [r7, #16]
 80100a8:	015a      	lsls	r2, r3, #5
 80100aa:	697b      	ldr	r3, [r7, #20]
 80100ac:	4413      	add	r3, r2
 80100ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80100b2:	691b      	ldr	r3, [r3, #16]
 80100b4:	693a      	ldr	r2, [r7, #16]
 80100b6:	0151      	lsls	r1, r2, #5
 80100b8:	697a      	ldr	r2, [r7, #20]
 80100ba:	440a      	add	r2, r1
 80100bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80100c0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80100c4:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80100c6:	693b      	ldr	r3, [r7, #16]
 80100c8:	015a      	lsls	r2, r3, #5
 80100ca:	697b      	ldr	r3, [r7, #20]
 80100cc:	4413      	add	r3, r2
 80100ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	693a      	ldr	r2, [r7, #16]
 80100d6:	0151      	lsls	r1, r2, #5
 80100d8:	697a      	ldr	r2, [r7, #20]
 80100da:	440a      	add	r2, r1
 80100dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80100e0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80100e4:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80100e6:	683b      	ldr	r3, [r7, #0]
 80100e8:	791b      	ldrb	r3, [r3, #4]
 80100ea:	2b01      	cmp	r3, #1
 80100ec:	d015      	beq.n	801011a <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80100ee:	683b      	ldr	r3, [r7, #0]
 80100f0:	699b      	ldr	r3, [r3, #24]
 80100f2:	2b00      	cmp	r3, #0
 80100f4:	f000 8106 	beq.w	8010304 <USB_EPStartXfer+0x3b4>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80100f8:	697b      	ldr	r3, [r7, #20]
 80100fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80100fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010100:	683b      	ldr	r3, [r7, #0]
 8010102:	781b      	ldrb	r3, [r3, #0]
 8010104:	f003 030f 	and.w	r3, r3, #15
 8010108:	2101      	movs	r1, #1
 801010a:	fa01 f303 	lsl.w	r3, r1, r3
 801010e:	6979      	ldr	r1, [r7, #20]
 8010110:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010114:	4313      	orrs	r3, r2
 8010116:	634b      	str	r3, [r1, #52]	; 0x34
 8010118:	e0f4      	b.n	8010304 <USB_EPStartXfer+0x3b4>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801011a:	697b      	ldr	r3, [r7, #20]
 801011c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010120:	689b      	ldr	r3, [r3, #8]
 8010122:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010126:	2b00      	cmp	r3, #0
 8010128:	d110      	bne.n	801014c <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801012a:	693b      	ldr	r3, [r7, #16]
 801012c:	015a      	lsls	r2, r3, #5
 801012e:	697b      	ldr	r3, [r7, #20]
 8010130:	4413      	add	r3, r2
 8010132:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	693a      	ldr	r2, [r7, #16]
 801013a:	0151      	lsls	r1, r2, #5
 801013c:	697a      	ldr	r2, [r7, #20]
 801013e:	440a      	add	r2, r1
 8010140:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010144:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010148:	6013      	str	r3, [r2, #0]
 801014a:	e00f      	b.n	801016c <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801014c:	693b      	ldr	r3, [r7, #16]
 801014e:	015a      	lsls	r2, r3, #5
 8010150:	697b      	ldr	r3, [r7, #20]
 8010152:	4413      	add	r3, r2
 8010154:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010158:	681b      	ldr	r3, [r3, #0]
 801015a:	693a      	ldr	r2, [r7, #16]
 801015c:	0151      	lsls	r1, r2, #5
 801015e:	697a      	ldr	r2, [r7, #20]
 8010160:	440a      	add	r2, r1
 8010162:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010166:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801016a:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 801016c:	683b      	ldr	r3, [r7, #0]
 801016e:	6919      	ldr	r1, [r3, #16]
 8010170:	683b      	ldr	r3, [r7, #0]
 8010172:	781a      	ldrb	r2, [r3, #0]
 8010174:	683b      	ldr	r3, [r7, #0]
 8010176:	699b      	ldr	r3, [r3, #24]
 8010178:	b29b      	uxth	r3, r3
 801017a:	6878      	ldr	r0, [r7, #4]
 801017c:	f000 fa94 	bl	80106a8 <USB_WritePacket>
 8010180:	e0c0      	b.n	8010304 <USB_EPStartXfer+0x3b4>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8010182:	693b      	ldr	r3, [r7, #16]
 8010184:	015a      	lsls	r2, r3, #5
 8010186:	697b      	ldr	r3, [r7, #20]
 8010188:	4413      	add	r3, r2
 801018a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801018e:	691b      	ldr	r3, [r3, #16]
 8010190:	693a      	ldr	r2, [r7, #16]
 8010192:	0151      	lsls	r1, r2, #5
 8010194:	697a      	ldr	r2, [r7, #20]
 8010196:	440a      	add	r2, r1
 8010198:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801019c:	0cdb      	lsrs	r3, r3, #19
 801019e:	04db      	lsls	r3, r3, #19
 80101a0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80101a2:	693b      	ldr	r3, [r7, #16]
 80101a4:	015a      	lsls	r2, r3, #5
 80101a6:	697b      	ldr	r3, [r7, #20]
 80101a8:	4413      	add	r3, r2
 80101aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80101ae:	691b      	ldr	r3, [r3, #16]
 80101b0:	693a      	ldr	r2, [r7, #16]
 80101b2:	0151      	lsls	r1, r2, #5
 80101b4:	697a      	ldr	r2, [r7, #20]
 80101b6:	440a      	add	r2, r1
 80101b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80101bc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80101c0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80101c4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80101c6:	683b      	ldr	r3, [r7, #0]
 80101c8:	699b      	ldr	r3, [r3, #24]
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d123      	bne.n	8010216 <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80101ce:	693b      	ldr	r3, [r7, #16]
 80101d0:	015a      	lsls	r2, r3, #5
 80101d2:	697b      	ldr	r3, [r7, #20]
 80101d4:	4413      	add	r3, r2
 80101d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80101da:	691a      	ldr	r2, [r3, #16]
 80101dc:	683b      	ldr	r3, [r7, #0]
 80101de:	68db      	ldr	r3, [r3, #12]
 80101e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80101e4:	6939      	ldr	r1, [r7, #16]
 80101e6:	0148      	lsls	r0, r1, #5
 80101e8:	6979      	ldr	r1, [r7, #20]
 80101ea:	4401      	add	r1, r0
 80101ec:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80101f0:	4313      	orrs	r3, r2
 80101f2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80101f4:	693b      	ldr	r3, [r7, #16]
 80101f6:	015a      	lsls	r2, r3, #5
 80101f8:	697b      	ldr	r3, [r7, #20]
 80101fa:	4413      	add	r3, r2
 80101fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010200:	691b      	ldr	r3, [r3, #16]
 8010202:	693a      	ldr	r2, [r7, #16]
 8010204:	0151      	lsls	r1, r2, #5
 8010206:	697a      	ldr	r2, [r7, #20]
 8010208:	440a      	add	r2, r1
 801020a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801020e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010212:	6113      	str	r3, [r2, #16]
 8010214:	e037      	b.n	8010286 <USB_EPStartXfer+0x336>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8010216:	683b      	ldr	r3, [r7, #0]
 8010218:	699a      	ldr	r2, [r3, #24]
 801021a:	683b      	ldr	r3, [r7, #0]
 801021c:	68db      	ldr	r3, [r3, #12]
 801021e:	4413      	add	r3, r2
 8010220:	1e5a      	subs	r2, r3, #1
 8010222:	683b      	ldr	r3, [r7, #0]
 8010224:	68db      	ldr	r3, [r3, #12]
 8010226:	fbb2 f3f3 	udiv	r3, r2, r3
 801022a:	81fb      	strh	r3, [r7, #14]
      ep->xfer_size = ep->maxpacket * pktcnt;
 801022c:	683b      	ldr	r3, [r7, #0]
 801022e:	68db      	ldr	r3, [r3, #12]
 8010230:	89fa      	ldrh	r2, [r7, #14]
 8010232:	fb03 f202 	mul.w	r2, r3, r2
 8010236:	683b      	ldr	r3, [r7, #0]
 8010238:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 801023a:	693b      	ldr	r3, [r7, #16]
 801023c:	015a      	lsls	r2, r3, #5
 801023e:	697b      	ldr	r3, [r7, #20]
 8010240:	4413      	add	r3, r2
 8010242:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010246:	691a      	ldr	r2, [r3, #16]
 8010248:	89fb      	ldrh	r3, [r7, #14]
 801024a:	04d9      	lsls	r1, r3, #19
 801024c:	4b1c      	ldr	r3, [pc, #112]	; (80102c0 <USB_EPStartXfer+0x370>)
 801024e:	400b      	ands	r3, r1
 8010250:	6939      	ldr	r1, [r7, #16]
 8010252:	0148      	lsls	r0, r1, #5
 8010254:	6979      	ldr	r1, [r7, #20]
 8010256:	4401      	add	r1, r0
 8010258:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801025c:	4313      	orrs	r3, r2
 801025e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8010260:	693b      	ldr	r3, [r7, #16]
 8010262:	015a      	lsls	r2, r3, #5
 8010264:	697b      	ldr	r3, [r7, #20]
 8010266:	4413      	add	r3, r2
 8010268:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801026c:	691a      	ldr	r2, [r3, #16]
 801026e:	683b      	ldr	r3, [r7, #0]
 8010270:	69db      	ldr	r3, [r3, #28]
 8010272:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010276:	6939      	ldr	r1, [r7, #16]
 8010278:	0148      	lsls	r0, r1, #5
 801027a:	6979      	ldr	r1, [r7, #20]
 801027c:	4401      	add	r1, r0
 801027e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010282:	4313      	orrs	r3, r2
 8010284:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 8010286:	683b      	ldr	r3, [r7, #0]
 8010288:	791b      	ldrb	r3, [r3, #4]
 801028a:	2b01      	cmp	r3, #1
 801028c:	d12a      	bne.n	80102e4 <USB_EPStartXfer+0x394>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801028e:	697b      	ldr	r3, [r7, #20]
 8010290:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010294:	689b      	ldr	r3, [r3, #8]
 8010296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801029a:	2b00      	cmp	r3, #0
 801029c:	d112      	bne.n	80102c4 <USB_EPStartXfer+0x374>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 801029e:	693b      	ldr	r3, [r7, #16]
 80102a0:	015a      	lsls	r2, r3, #5
 80102a2:	697b      	ldr	r3, [r7, #20]
 80102a4:	4413      	add	r3, r2
 80102a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80102aa:	681b      	ldr	r3, [r3, #0]
 80102ac:	693a      	ldr	r2, [r7, #16]
 80102ae:	0151      	lsls	r1, r2, #5
 80102b0:	697a      	ldr	r2, [r7, #20]
 80102b2:	440a      	add	r2, r1
 80102b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80102b8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80102bc:	6013      	str	r3, [r2, #0]
 80102be:	e011      	b.n	80102e4 <USB_EPStartXfer+0x394>
 80102c0:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80102c4:	693b      	ldr	r3, [r7, #16]
 80102c6:	015a      	lsls	r2, r3, #5
 80102c8:	697b      	ldr	r3, [r7, #20]
 80102ca:	4413      	add	r3, r2
 80102cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	693a      	ldr	r2, [r7, #16]
 80102d4:	0151      	lsls	r1, r2, #5
 80102d6:	697a      	ldr	r2, [r7, #20]
 80102d8:	440a      	add	r2, r1
 80102da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80102de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80102e2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80102e4:	693b      	ldr	r3, [r7, #16]
 80102e6:	015a      	lsls	r2, r3, #5
 80102e8:	697b      	ldr	r3, [r7, #20]
 80102ea:	4413      	add	r3, r2
 80102ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80102f0:	681b      	ldr	r3, [r3, #0]
 80102f2:	693a      	ldr	r2, [r7, #16]
 80102f4:	0151      	lsls	r1, r2, #5
 80102f6:	697a      	ldr	r2, [r7, #20]
 80102f8:	440a      	add	r2, r1
 80102fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80102fe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010302:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010304:	2300      	movs	r3, #0
}
 8010306:	4618      	mov	r0, r3
 8010308:	3718      	adds	r7, #24
 801030a:	46bd      	mov	sp, r7
 801030c:	bd80      	pop	{r7, pc}
 801030e:	bf00      	nop

08010310 <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010310:	b480      	push	{r7}
 8010312:	b085      	sub	sp, #20
 8010314:	af00      	add	r7, sp, #0
 8010316:	6078      	str	r0, [r7, #4]
 8010318:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801031e:	683b      	ldr	r3, [r7, #0]
 8010320:	781b      	ldrb	r3, [r3, #0]
 8010322:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8010324:	683b      	ldr	r3, [r7, #0]
 8010326:	785b      	ldrb	r3, [r3, #1]
 8010328:	2b01      	cmp	r3, #1
 801032a:	f040 80ab 	bne.w	8010484 <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 801032e:	683b      	ldr	r3, [r7, #0]
 8010330:	699b      	ldr	r3, [r3, #24]
 8010332:	2b00      	cmp	r3, #0
 8010334:	d132      	bne.n	801039c <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010336:	68bb      	ldr	r3, [r7, #8]
 8010338:	015a      	lsls	r2, r3, #5
 801033a:	68fb      	ldr	r3, [r7, #12]
 801033c:	4413      	add	r3, r2
 801033e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010342:	691b      	ldr	r3, [r3, #16]
 8010344:	68ba      	ldr	r2, [r7, #8]
 8010346:	0151      	lsls	r1, r2, #5
 8010348:	68fa      	ldr	r2, [r7, #12]
 801034a:	440a      	add	r2, r1
 801034c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010350:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010354:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010358:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801035a:	68bb      	ldr	r3, [r7, #8]
 801035c:	015a      	lsls	r2, r3, #5
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	4413      	add	r3, r2
 8010362:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010366:	691b      	ldr	r3, [r3, #16]
 8010368:	68ba      	ldr	r2, [r7, #8]
 801036a:	0151      	lsls	r1, r2, #5
 801036c:	68fa      	ldr	r2, [r7, #12]
 801036e:	440a      	add	r2, r1
 8010370:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010374:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010378:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801037a:	68bb      	ldr	r3, [r7, #8]
 801037c:	015a      	lsls	r2, r3, #5
 801037e:	68fb      	ldr	r3, [r7, #12]
 8010380:	4413      	add	r3, r2
 8010382:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010386:	691b      	ldr	r3, [r3, #16]
 8010388:	68ba      	ldr	r2, [r7, #8]
 801038a:	0151      	lsls	r1, r2, #5
 801038c:	68fa      	ldr	r2, [r7, #12]
 801038e:	440a      	add	r2, r1
 8010390:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010394:	0cdb      	lsrs	r3, r3, #19
 8010396:	04db      	lsls	r3, r3, #19
 8010398:	6113      	str	r3, [r2, #16]
 801039a:	e04e      	b.n	801043a <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801039c:	68bb      	ldr	r3, [r7, #8]
 801039e:	015a      	lsls	r2, r3, #5
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	4413      	add	r3, r2
 80103a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80103a8:	691b      	ldr	r3, [r3, #16]
 80103aa:	68ba      	ldr	r2, [r7, #8]
 80103ac:	0151      	lsls	r1, r2, #5
 80103ae:	68fa      	ldr	r2, [r7, #12]
 80103b0:	440a      	add	r2, r1
 80103b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80103b6:	0cdb      	lsrs	r3, r3, #19
 80103b8:	04db      	lsls	r3, r3, #19
 80103ba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80103bc:	68bb      	ldr	r3, [r7, #8]
 80103be:	015a      	lsls	r2, r3, #5
 80103c0:	68fb      	ldr	r3, [r7, #12]
 80103c2:	4413      	add	r3, r2
 80103c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80103c8:	691b      	ldr	r3, [r3, #16]
 80103ca:	68ba      	ldr	r2, [r7, #8]
 80103cc:	0151      	lsls	r1, r2, #5
 80103ce:	68fa      	ldr	r2, [r7, #12]
 80103d0:	440a      	add	r2, r1
 80103d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80103d6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80103da:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80103de:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80103e0:	683b      	ldr	r3, [r7, #0]
 80103e2:	699a      	ldr	r2, [r3, #24]
 80103e4:	683b      	ldr	r3, [r7, #0]
 80103e6:	68db      	ldr	r3, [r3, #12]
 80103e8:	429a      	cmp	r2, r3
 80103ea:	d903      	bls.n	80103f4 <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 80103ec:	683b      	ldr	r3, [r7, #0]
 80103ee:	68da      	ldr	r2, [r3, #12]
 80103f0:	683b      	ldr	r3, [r7, #0]
 80103f2:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80103f4:	68bb      	ldr	r3, [r7, #8]
 80103f6:	015a      	lsls	r2, r3, #5
 80103f8:	68fb      	ldr	r3, [r7, #12]
 80103fa:	4413      	add	r3, r2
 80103fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010400:	691b      	ldr	r3, [r3, #16]
 8010402:	68ba      	ldr	r2, [r7, #8]
 8010404:	0151      	lsls	r1, r2, #5
 8010406:	68fa      	ldr	r2, [r7, #12]
 8010408:	440a      	add	r2, r1
 801040a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801040e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010412:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8010414:	68bb      	ldr	r3, [r7, #8]
 8010416:	015a      	lsls	r2, r3, #5
 8010418:	68fb      	ldr	r3, [r7, #12]
 801041a:	4413      	add	r3, r2
 801041c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010420:	691a      	ldr	r2, [r3, #16]
 8010422:	683b      	ldr	r3, [r7, #0]
 8010424:	699b      	ldr	r3, [r3, #24]
 8010426:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801042a:	68b9      	ldr	r1, [r7, #8]
 801042c:	0148      	lsls	r0, r1, #5
 801042e:	68f9      	ldr	r1, [r7, #12]
 8010430:	4401      	add	r1, r0
 8010432:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8010436:	4313      	orrs	r3, r2
 8010438:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801043a:	68bb      	ldr	r3, [r7, #8]
 801043c:	015a      	lsls	r2, r3, #5
 801043e:	68fb      	ldr	r3, [r7, #12]
 8010440:	4413      	add	r3, r2
 8010442:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010446:	681b      	ldr	r3, [r3, #0]
 8010448:	68ba      	ldr	r2, [r7, #8]
 801044a:	0151      	lsls	r1, r2, #5
 801044c:	68fa      	ldr	r2, [r7, #12]
 801044e:	440a      	add	r2, r1
 8010450:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010454:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010458:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 801045a:	683b      	ldr	r3, [r7, #0]
 801045c:	699b      	ldr	r3, [r3, #24]
 801045e:	2b00      	cmp	r3, #0
 8010460:	d071      	beq.n	8010546 <USB_EP0StartXfer+0x236>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8010462:	68fb      	ldr	r3, [r7, #12]
 8010464:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010468:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801046a:	683b      	ldr	r3, [r7, #0]
 801046c:	781b      	ldrb	r3, [r3, #0]
 801046e:	f003 030f 	and.w	r3, r3, #15
 8010472:	2101      	movs	r1, #1
 8010474:	fa01 f303 	lsl.w	r3, r1, r3
 8010478:	68f9      	ldr	r1, [r7, #12]
 801047a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801047e:	4313      	orrs	r3, r2
 8010480:	634b      	str	r3, [r1, #52]	; 0x34
 8010482:	e060      	b.n	8010546 <USB_EP0StartXfer+0x236>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8010484:	68bb      	ldr	r3, [r7, #8]
 8010486:	015a      	lsls	r2, r3, #5
 8010488:	68fb      	ldr	r3, [r7, #12]
 801048a:	4413      	add	r3, r2
 801048c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010490:	691b      	ldr	r3, [r3, #16]
 8010492:	68ba      	ldr	r2, [r7, #8]
 8010494:	0151      	lsls	r1, r2, #5
 8010496:	68fa      	ldr	r2, [r7, #12]
 8010498:	440a      	add	r2, r1
 801049a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801049e:	0cdb      	lsrs	r3, r3, #19
 80104a0:	04db      	lsls	r3, r3, #19
 80104a2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80104a4:	68bb      	ldr	r3, [r7, #8]
 80104a6:	015a      	lsls	r2, r3, #5
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	4413      	add	r3, r2
 80104ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80104b0:	691b      	ldr	r3, [r3, #16]
 80104b2:	68ba      	ldr	r2, [r7, #8]
 80104b4:	0151      	lsls	r1, r2, #5
 80104b6:	68fa      	ldr	r2, [r7, #12]
 80104b8:	440a      	add	r2, r1
 80104ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80104be:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80104c2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80104c6:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80104c8:	683b      	ldr	r3, [r7, #0]
 80104ca:	699b      	ldr	r3, [r3, #24]
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	d003      	beq.n	80104d8 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 80104d0:	683b      	ldr	r3, [r7, #0]
 80104d2:	68da      	ldr	r2, [r3, #12]
 80104d4:	683b      	ldr	r3, [r7, #0]
 80104d6:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 80104d8:	683b      	ldr	r3, [r7, #0]
 80104da:	68da      	ldr	r2, [r3, #12]
 80104dc:	683b      	ldr	r3, [r7, #0]
 80104de:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80104e0:	68bb      	ldr	r3, [r7, #8]
 80104e2:	015a      	lsls	r2, r3, #5
 80104e4:	68fb      	ldr	r3, [r7, #12]
 80104e6:	4413      	add	r3, r2
 80104e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80104ec:	691b      	ldr	r3, [r3, #16]
 80104ee:	68ba      	ldr	r2, [r7, #8]
 80104f0:	0151      	lsls	r1, r2, #5
 80104f2:	68fa      	ldr	r2, [r7, #12]
 80104f4:	440a      	add	r2, r1
 80104f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80104fa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80104fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8010500:	68bb      	ldr	r3, [r7, #8]
 8010502:	015a      	lsls	r2, r3, #5
 8010504:	68fb      	ldr	r3, [r7, #12]
 8010506:	4413      	add	r3, r2
 8010508:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801050c:	691a      	ldr	r2, [r3, #16]
 801050e:	683b      	ldr	r3, [r7, #0]
 8010510:	69db      	ldr	r3, [r3, #28]
 8010512:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010516:	68b9      	ldr	r1, [r7, #8]
 8010518:	0148      	lsls	r0, r1, #5
 801051a:	68f9      	ldr	r1, [r7, #12]
 801051c:	4401      	add	r1, r0
 801051e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010522:	4313      	orrs	r3, r2
 8010524:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8010526:	68bb      	ldr	r3, [r7, #8]
 8010528:	015a      	lsls	r2, r3, #5
 801052a:	68fb      	ldr	r3, [r7, #12]
 801052c:	4413      	add	r3, r2
 801052e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	68ba      	ldr	r2, [r7, #8]
 8010536:	0151      	lsls	r1, r2, #5
 8010538:	68fa      	ldr	r2, [r7, #12]
 801053a:	440a      	add	r2, r1
 801053c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010540:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010544:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010546:	2300      	movs	r3, #0
}
 8010548:	4618      	mov	r0, r3
 801054a:	3714      	adds	r7, #20
 801054c:	46bd      	mov	sp, r7
 801054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010552:	4770      	bx	lr

08010554 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010554:	b480      	push	{r7}
 8010556:	b087      	sub	sp, #28
 8010558:	af00      	add	r7, sp, #0
 801055a:	6078      	str	r0, [r7, #4]
 801055c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801055e:	2300      	movs	r3, #0
 8010560:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8010562:	2300      	movs	r3, #0
 8010564:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801056a:	683b      	ldr	r3, [r7, #0]
 801056c:	785b      	ldrb	r3, [r3, #1]
 801056e:	2b01      	cmp	r3, #1
 8010570:	d14a      	bne.n	8010608 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8010572:	683b      	ldr	r3, [r7, #0]
 8010574:	781b      	ldrb	r3, [r3, #0]
 8010576:	015a      	lsls	r2, r3, #5
 8010578:	693b      	ldr	r3, [r7, #16]
 801057a:	4413      	add	r3, r2
 801057c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010586:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801058a:	f040 8086 	bne.w	801069a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 801058e:	683b      	ldr	r3, [r7, #0]
 8010590:	781b      	ldrb	r3, [r3, #0]
 8010592:	015a      	lsls	r2, r3, #5
 8010594:	693b      	ldr	r3, [r7, #16]
 8010596:	4413      	add	r3, r2
 8010598:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801059c:	681b      	ldr	r3, [r3, #0]
 801059e:	683a      	ldr	r2, [r7, #0]
 80105a0:	7812      	ldrb	r2, [r2, #0]
 80105a2:	0151      	lsls	r1, r2, #5
 80105a4:	693a      	ldr	r2, [r7, #16]
 80105a6:	440a      	add	r2, r1
 80105a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80105ac:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80105b0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80105b2:	683b      	ldr	r3, [r7, #0]
 80105b4:	781b      	ldrb	r3, [r3, #0]
 80105b6:	015a      	lsls	r2, r3, #5
 80105b8:	693b      	ldr	r3, [r7, #16]
 80105ba:	4413      	add	r3, r2
 80105bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80105c0:	681b      	ldr	r3, [r3, #0]
 80105c2:	683a      	ldr	r2, [r7, #0]
 80105c4:	7812      	ldrb	r2, [r2, #0]
 80105c6:	0151      	lsls	r1, r2, #5
 80105c8:	693a      	ldr	r2, [r7, #16]
 80105ca:	440a      	add	r2, r1
 80105cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80105d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80105d4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	3301      	adds	r3, #1
 80105da:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80105dc:	68fb      	ldr	r3, [r7, #12]
 80105de:	f242 7210 	movw	r2, #10000	; 0x2710
 80105e2:	4293      	cmp	r3, r2
 80105e4:	d902      	bls.n	80105ec <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80105e6:	2301      	movs	r3, #1
 80105e8:	75fb      	strb	r3, [r7, #23]
          break;
 80105ea:	e056      	b.n	801069a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80105ec:	683b      	ldr	r3, [r7, #0]
 80105ee:	781b      	ldrb	r3, [r3, #0]
 80105f0:	015a      	lsls	r2, r3, #5
 80105f2:	693b      	ldr	r3, [r7, #16]
 80105f4:	4413      	add	r3, r2
 80105f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80105fa:	681b      	ldr	r3, [r3, #0]
 80105fc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010600:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010604:	d0e7      	beq.n	80105d6 <USB_EPStopXfer+0x82>
 8010606:	e048      	b.n	801069a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010608:	683b      	ldr	r3, [r7, #0]
 801060a:	781b      	ldrb	r3, [r3, #0]
 801060c:	015a      	lsls	r2, r3, #5
 801060e:	693b      	ldr	r3, [r7, #16]
 8010610:	4413      	add	r3, r2
 8010612:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801061c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010620:	d13b      	bne.n	801069a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8010622:	683b      	ldr	r3, [r7, #0]
 8010624:	781b      	ldrb	r3, [r3, #0]
 8010626:	015a      	lsls	r2, r3, #5
 8010628:	693b      	ldr	r3, [r7, #16]
 801062a:	4413      	add	r3, r2
 801062c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010630:	681b      	ldr	r3, [r3, #0]
 8010632:	683a      	ldr	r2, [r7, #0]
 8010634:	7812      	ldrb	r2, [r2, #0]
 8010636:	0151      	lsls	r1, r2, #5
 8010638:	693a      	ldr	r2, [r7, #16]
 801063a:	440a      	add	r2, r1
 801063c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010640:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8010644:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8010646:	683b      	ldr	r3, [r7, #0]
 8010648:	781b      	ldrb	r3, [r3, #0]
 801064a:	015a      	lsls	r2, r3, #5
 801064c:	693b      	ldr	r3, [r7, #16]
 801064e:	4413      	add	r3, r2
 8010650:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010654:	681b      	ldr	r3, [r3, #0]
 8010656:	683a      	ldr	r2, [r7, #0]
 8010658:	7812      	ldrb	r2, [r2, #0]
 801065a:	0151      	lsls	r1, r2, #5
 801065c:	693a      	ldr	r2, [r7, #16]
 801065e:	440a      	add	r2, r1
 8010660:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010664:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010668:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801066a:	68fb      	ldr	r3, [r7, #12]
 801066c:	3301      	adds	r3, #1
 801066e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8010670:	68fb      	ldr	r3, [r7, #12]
 8010672:	f242 7210 	movw	r2, #10000	; 0x2710
 8010676:	4293      	cmp	r3, r2
 8010678:	d902      	bls.n	8010680 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 801067a:	2301      	movs	r3, #1
 801067c:	75fb      	strb	r3, [r7, #23]
          break;
 801067e:	e00c      	b.n	801069a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8010680:	683b      	ldr	r3, [r7, #0]
 8010682:	781b      	ldrb	r3, [r3, #0]
 8010684:	015a      	lsls	r2, r3, #5
 8010686:	693b      	ldr	r3, [r7, #16]
 8010688:	4413      	add	r3, r2
 801068a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010694:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010698:	d0e7      	beq.n	801066a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 801069a:	7dfb      	ldrb	r3, [r7, #23]
}
 801069c:	4618      	mov	r0, r3
 801069e:	371c      	adds	r7, #28
 80106a0:	46bd      	mov	sp, r7
 80106a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106a6:	4770      	bx	lr

080106a8 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 80106a8:	b480      	push	{r7}
 80106aa:	b089      	sub	sp, #36	; 0x24
 80106ac:	af00      	add	r7, sp, #0
 80106ae:	60f8      	str	r0, [r7, #12]
 80106b0:	60b9      	str	r1, [r7, #8]
 80106b2:	4611      	mov	r1, r2
 80106b4:	461a      	mov	r2, r3
 80106b6:	460b      	mov	r3, r1
 80106b8:	71fb      	strb	r3, [r7, #7]
 80106ba:	4613      	mov	r3, r2
 80106bc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80106c2:	68bb      	ldr	r3, [r7, #8]
 80106c4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 80106c6:	88bb      	ldrh	r3, [r7, #4]
 80106c8:	3303      	adds	r3, #3
 80106ca:	089b      	lsrs	r3, r3, #2
 80106cc:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 80106ce:	2300      	movs	r3, #0
 80106d0:	61bb      	str	r3, [r7, #24]
 80106d2:	e018      	b.n	8010706 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80106d4:	79fb      	ldrb	r3, [r7, #7]
 80106d6:	031a      	lsls	r2, r3, #12
 80106d8:	697b      	ldr	r3, [r7, #20]
 80106da:	4413      	add	r3, r2
 80106dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80106e0:	461a      	mov	r2, r3
 80106e2:	69fb      	ldr	r3, [r7, #28]
 80106e4:	681b      	ldr	r3, [r3, #0]
 80106e6:	6013      	str	r3, [r2, #0]
    pSrc++;
 80106e8:	69fb      	ldr	r3, [r7, #28]
 80106ea:	3301      	adds	r3, #1
 80106ec:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80106ee:	69fb      	ldr	r3, [r7, #28]
 80106f0:	3301      	adds	r3, #1
 80106f2:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80106f4:	69fb      	ldr	r3, [r7, #28]
 80106f6:	3301      	adds	r3, #1
 80106f8:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80106fa:	69fb      	ldr	r3, [r7, #28]
 80106fc:	3301      	adds	r3, #1
 80106fe:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8010700:	69bb      	ldr	r3, [r7, #24]
 8010702:	3301      	adds	r3, #1
 8010704:	61bb      	str	r3, [r7, #24]
 8010706:	69ba      	ldr	r2, [r7, #24]
 8010708:	693b      	ldr	r3, [r7, #16]
 801070a:	429a      	cmp	r2, r3
 801070c:	d3e2      	bcc.n	80106d4 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 801070e:	2300      	movs	r3, #0
}
 8010710:	4618      	mov	r0, r3
 8010712:	3724      	adds	r7, #36	; 0x24
 8010714:	46bd      	mov	sp, r7
 8010716:	f85d 7b04 	ldr.w	r7, [sp], #4
 801071a:	4770      	bx	lr

0801071c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 801071c:	b480      	push	{r7}
 801071e:	b08b      	sub	sp, #44	; 0x2c
 8010720:	af00      	add	r7, sp, #0
 8010722:	60f8      	str	r0, [r7, #12]
 8010724:	60b9      	str	r1, [r7, #8]
 8010726:	4613      	mov	r3, r2
 8010728:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801072a:	68fb      	ldr	r3, [r7, #12]
 801072c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 801072e:	68bb      	ldr	r3, [r7, #8]
 8010730:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8010732:	88fb      	ldrh	r3, [r7, #6]
 8010734:	089b      	lsrs	r3, r3, #2
 8010736:	b29b      	uxth	r3, r3
 8010738:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 801073a:	88fb      	ldrh	r3, [r7, #6]
 801073c:	f003 0303 	and.w	r3, r3, #3
 8010740:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8010742:	2300      	movs	r3, #0
 8010744:	623b      	str	r3, [r7, #32]
 8010746:	e014      	b.n	8010772 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8010748:	69bb      	ldr	r3, [r7, #24]
 801074a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801074e:	681a      	ldr	r2, [r3, #0]
 8010750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010752:	601a      	str	r2, [r3, #0]
    pDest++;
 8010754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010756:	3301      	adds	r3, #1
 8010758:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 801075a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801075c:	3301      	adds	r3, #1
 801075e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8010760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010762:	3301      	adds	r3, #1
 8010764:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8010766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010768:	3301      	adds	r3, #1
 801076a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 801076c:	6a3b      	ldr	r3, [r7, #32]
 801076e:	3301      	adds	r3, #1
 8010770:	623b      	str	r3, [r7, #32]
 8010772:	6a3a      	ldr	r2, [r7, #32]
 8010774:	697b      	ldr	r3, [r7, #20]
 8010776:	429a      	cmp	r2, r3
 8010778:	d3e6      	bcc.n	8010748 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 801077a:	8bfb      	ldrh	r3, [r7, #30]
 801077c:	2b00      	cmp	r3, #0
 801077e:	d01e      	beq.n	80107be <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8010780:	2300      	movs	r3, #0
 8010782:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8010784:	69bb      	ldr	r3, [r7, #24]
 8010786:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801078a:	461a      	mov	r2, r3
 801078c:	f107 0310 	add.w	r3, r7, #16
 8010790:	6812      	ldr	r2, [r2, #0]
 8010792:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8010794:	693a      	ldr	r2, [r7, #16]
 8010796:	6a3b      	ldr	r3, [r7, #32]
 8010798:	b2db      	uxtb	r3, r3
 801079a:	00db      	lsls	r3, r3, #3
 801079c:	fa22 f303 	lsr.w	r3, r2, r3
 80107a0:	b2da      	uxtb	r2, r3
 80107a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107a4:	701a      	strb	r2, [r3, #0]
      i++;
 80107a6:	6a3b      	ldr	r3, [r7, #32]
 80107a8:	3301      	adds	r3, #1
 80107aa:	623b      	str	r3, [r7, #32]
      pDest++;
 80107ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107ae:	3301      	adds	r3, #1
 80107b0:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80107b2:	8bfb      	ldrh	r3, [r7, #30]
 80107b4:	3b01      	subs	r3, #1
 80107b6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80107b8:	8bfb      	ldrh	r3, [r7, #30]
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d1ea      	bne.n	8010794 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80107be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80107c0:	4618      	mov	r0, r3
 80107c2:	372c      	adds	r7, #44	; 0x2c
 80107c4:	46bd      	mov	sp, r7
 80107c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ca:	4770      	bx	lr

080107cc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80107cc:	b480      	push	{r7}
 80107ce:	b085      	sub	sp, #20
 80107d0:	af00      	add	r7, sp, #0
 80107d2:	6078      	str	r0, [r7, #4]
 80107d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80107da:	683b      	ldr	r3, [r7, #0]
 80107dc:	781b      	ldrb	r3, [r3, #0]
 80107de:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80107e0:	683b      	ldr	r3, [r7, #0]
 80107e2:	785b      	ldrb	r3, [r3, #1]
 80107e4:	2b01      	cmp	r3, #1
 80107e6:	d12c      	bne.n	8010842 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80107e8:	68bb      	ldr	r3, [r7, #8]
 80107ea:	015a      	lsls	r2, r3, #5
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	4413      	add	r3, r2
 80107f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	db12      	blt.n	8010820 <USB_EPSetStall+0x54>
 80107fa:	68bb      	ldr	r3, [r7, #8]
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d00f      	beq.n	8010820 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8010800:	68bb      	ldr	r3, [r7, #8]
 8010802:	015a      	lsls	r2, r3, #5
 8010804:	68fb      	ldr	r3, [r7, #12]
 8010806:	4413      	add	r3, r2
 8010808:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801080c:	681b      	ldr	r3, [r3, #0]
 801080e:	68ba      	ldr	r2, [r7, #8]
 8010810:	0151      	lsls	r1, r2, #5
 8010812:	68fa      	ldr	r2, [r7, #12]
 8010814:	440a      	add	r2, r1
 8010816:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801081a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 801081e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8010820:	68bb      	ldr	r3, [r7, #8]
 8010822:	015a      	lsls	r2, r3, #5
 8010824:	68fb      	ldr	r3, [r7, #12]
 8010826:	4413      	add	r3, r2
 8010828:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	68ba      	ldr	r2, [r7, #8]
 8010830:	0151      	lsls	r1, r2, #5
 8010832:	68fa      	ldr	r2, [r7, #12]
 8010834:	440a      	add	r2, r1
 8010836:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801083a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 801083e:	6013      	str	r3, [r2, #0]
 8010840:	e02b      	b.n	801089a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8010842:	68bb      	ldr	r3, [r7, #8]
 8010844:	015a      	lsls	r2, r3, #5
 8010846:	68fb      	ldr	r3, [r7, #12]
 8010848:	4413      	add	r3, r2
 801084a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	2b00      	cmp	r3, #0
 8010852:	db12      	blt.n	801087a <USB_EPSetStall+0xae>
 8010854:	68bb      	ldr	r3, [r7, #8]
 8010856:	2b00      	cmp	r3, #0
 8010858:	d00f      	beq.n	801087a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 801085a:	68bb      	ldr	r3, [r7, #8]
 801085c:	015a      	lsls	r2, r3, #5
 801085e:	68fb      	ldr	r3, [r7, #12]
 8010860:	4413      	add	r3, r2
 8010862:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	68ba      	ldr	r2, [r7, #8]
 801086a:	0151      	lsls	r1, r2, #5
 801086c:	68fa      	ldr	r2, [r7, #12]
 801086e:	440a      	add	r2, r1
 8010870:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010874:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8010878:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 801087a:	68bb      	ldr	r3, [r7, #8]
 801087c:	015a      	lsls	r2, r3, #5
 801087e:	68fb      	ldr	r3, [r7, #12]
 8010880:	4413      	add	r3, r2
 8010882:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010886:	681b      	ldr	r3, [r3, #0]
 8010888:	68ba      	ldr	r2, [r7, #8]
 801088a:	0151      	lsls	r1, r2, #5
 801088c:	68fa      	ldr	r2, [r7, #12]
 801088e:	440a      	add	r2, r1
 8010890:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010894:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8010898:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801089a:	2300      	movs	r3, #0
}
 801089c:	4618      	mov	r0, r3
 801089e:	3714      	adds	r7, #20
 80108a0:	46bd      	mov	sp, r7
 80108a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108a6:	4770      	bx	lr

080108a8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80108a8:	b480      	push	{r7}
 80108aa:	b085      	sub	sp, #20
 80108ac:	af00      	add	r7, sp, #0
 80108ae:	6078      	str	r0, [r7, #4]
 80108b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80108b6:	683b      	ldr	r3, [r7, #0]
 80108b8:	781b      	ldrb	r3, [r3, #0]
 80108ba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80108bc:	683b      	ldr	r3, [r7, #0]
 80108be:	785b      	ldrb	r3, [r3, #1]
 80108c0:	2b01      	cmp	r3, #1
 80108c2:	d128      	bne.n	8010916 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80108c4:	68bb      	ldr	r3, [r7, #8]
 80108c6:	015a      	lsls	r2, r3, #5
 80108c8:	68fb      	ldr	r3, [r7, #12]
 80108ca:	4413      	add	r3, r2
 80108cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80108d0:	681b      	ldr	r3, [r3, #0]
 80108d2:	68ba      	ldr	r2, [r7, #8]
 80108d4:	0151      	lsls	r1, r2, #5
 80108d6:	68fa      	ldr	r2, [r7, #12]
 80108d8:	440a      	add	r2, r1
 80108da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80108de:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80108e2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80108e4:	683b      	ldr	r3, [r7, #0]
 80108e6:	791b      	ldrb	r3, [r3, #4]
 80108e8:	2b03      	cmp	r3, #3
 80108ea:	d003      	beq.n	80108f4 <USB_EPClearStall+0x4c>
 80108ec:	683b      	ldr	r3, [r7, #0]
 80108ee:	791b      	ldrb	r3, [r3, #4]
 80108f0:	2b02      	cmp	r3, #2
 80108f2:	d138      	bne.n	8010966 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80108f4:	68bb      	ldr	r3, [r7, #8]
 80108f6:	015a      	lsls	r2, r3, #5
 80108f8:	68fb      	ldr	r3, [r7, #12]
 80108fa:	4413      	add	r3, r2
 80108fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	68ba      	ldr	r2, [r7, #8]
 8010904:	0151      	lsls	r1, r2, #5
 8010906:	68fa      	ldr	r2, [r7, #12]
 8010908:	440a      	add	r2, r1
 801090a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801090e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010912:	6013      	str	r3, [r2, #0]
 8010914:	e027      	b.n	8010966 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8010916:	68bb      	ldr	r3, [r7, #8]
 8010918:	015a      	lsls	r2, r3, #5
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	4413      	add	r3, r2
 801091e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010922:	681b      	ldr	r3, [r3, #0]
 8010924:	68ba      	ldr	r2, [r7, #8]
 8010926:	0151      	lsls	r1, r2, #5
 8010928:	68fa      	ldr	r2, [r7, #12]
 801092a:	440a      	add	r2, r1
 801092c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010930:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8010934:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8010936:	683b      	ldr	r3, [r7, #0]
 8010938:	791b      	ldrb	r3, [r3, #4]
 801093a:	2b03      	cmp	r3, #3
 801093c:	d003      	beq.n	8010946 <USB_EPClearStall+0x9e>
 801093e:	683b      	ldr	r3, [r7, #0]
 8010940:	791b      	ldrb	r3, [r3, #4]
 8010942:	2b02      	cmp	r3, #2
 8010944:	d10f      	bne.n	8010966 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8010946:	68bb      	ldr	r3, [r7, #8]
 8010948:	015a      	lsls	r2, r3, #5
 801094a:	68fb      	ldr	r3, [r7, #12]
 801094c:	4413      	add	r3, r2
 801094e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010952:	681b      	ldr	r3, [r3, #0]
 8010954:	68ba      	ldr	r2, [r7, #8]
 8010956:	0151      	lsls	r1, r2, #5
 8010958:	68fa      	ldr	r2, [r7, #12]
 801095a:	440a      	add	r2, r1
 801095c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010960:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010964:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8010966:	2300      	movs	r3, #0
}
 8010968:	4618      	mov	r0, r3
 801096a:	3714      	adds	r7, #20
 801096c:	46bd      	mov	sp, r7
 801096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010972:	4770      	bx	lr

08010974 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8010974:	b480      	push	{r7}
 8010976:	b085      	sub	sp, #20
 8010978:	af00      	add	r7, sp, #0
 801097a:	6078      	str	r0, [r7, #4]
 801097c:	460b      	mov	r3, r1
 801097e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8010984:	68fb      	ldr	r3, [r7, #12]
 8010986:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801098a:	681b      	ldr	r3, [r3, #0]
 801098c:	68fa      	ldr	r2, [r7, #12]
 801098e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010992:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8010996:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8010998:	68fb      	ldr	r3, [r7, #12]
 801099a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801099e:	681a      	ldr	r2, [r3, #0]
 80109a0:	78fb      	ldrb	r3, [r7, #3]
 80109a2:	011b      	lsls	r3, r3, #4
 80109a4:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80109a8:	68f9      	ldr	r1, [r7, #12]
 80109aa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80109ae:	4313      	orrs	r3, r2
 80109b0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80109b2:	2300      	movs	r3, #0
}
 80109b4:	4618      	mov	r0, r3
 80109b6:	3714      	adds	r7, #20
 80109b8:	46bd      	mov	sp, r7
 80109ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109be:	4770      	bx	lr

080109c0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80109c0:	b480      	push	{r7}
 80109c2:	b085      	sub	sp, #20
 80109c4:	af00      	add	r7, sp, #0
 80109c6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80109cc:	68fb      	ldr	r3, [r7, #12]
 80109ce:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	68fa      	ldr	r2, [r7, #12]
 80109d6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80109da:	f023 0303 	bic.w	r3, r3, #3
 80109de:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80109e6:	685b      	ldr	r3, [r3, #4]
 80109e8:	68fa      	ldr	r2, [r7, #12]
 80109ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80109ee:	f023 0302 	bic.w	r3, r3, #2
 80109f2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80109f4:	2300      	movs	r3, #0
}
 80109f6:	4618      	mov	r0, r3
 80109f8:	3714      	adds	r7, #20
 80109fa:	46bd      	mov	sp, r7
 80109fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a00:	4770      	bx	lr

08010a02 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8010a02:	b480      	push	{r7}
 8010a04:	b085      	sub	sp, #20
 8010a06:	af00      	add	r7, sp, #0
 8010a08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8010a0e:	68fb      	ldr	r3, [r7, #12]
 8010a10:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010a14:	681b      	ldr	r3, [r3, #0]
 8010a16:	68fa      	ldr	r2, [r7, #12]
 8010a18:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010a1c:	f023 0303 	bic.w	r3, r3, #3
 8010a20:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010a28:	685b      	ldr	r3, [r3, #4]
 8010a2a:	68fa      	ldr	r2, [r7, #12]
 8010a2c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010a30:	f043 0302 	orr.w	r3, r3, #2
 8010a34:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010a36:	2300      	movs	r3, #0
}
 8010a38:	4618      	mov	r0, r3
 8010a3a:	3714      	adds	r7, #20
 8010a3c:	46bd      	mov	sp, r7
 8010a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a42:	4770      	bx	lr

08010a44 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8010a44:	b480      	push	{r7}
 8010a46:	b085      	sub	sp, #20
 8010a48:	af00      	add	r7, sp, #0
 8010a4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	695b      	ldr	r3, [r3, #20]
 8010a50:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	699b      	ldr	r3, [r3, #24]
 8010a56:	68fa      	ldr	r2, [r7, #12]
 8010a58:	4013      	ands	r3, r2
 8010a5a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8010a5c:	68fb      	ldr	r3, [r7, #12]
}
 8010a5e:	4618      	mov	r0, r3
 8010a60:	3714      	adds	r7, #20
 8010a62:	46bd      	mov	sp, r7
 8010a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a68:	4770      	bx	lr

08010a6a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8010a6a:	b480      	push	{r7}
 8010a6c:	b085      	sub	sp, #20
 8010a6e:	af00      	add	r7, sp, #0
 8010a70:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010a76:	68fb      	ldr	r3, [r7, #12]
 8010a78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010a7c:	699b      	ldr	r3, [r3, #24]
 8010a7e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010a80:	68fb      	ldr	r3, [r7, #12]
 8010a82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010a86:	69db      	ldr	r3, [r3, #28]
 8010a88:	68ba      	ldr	r2, [r7, #8]
 8010a8a:	4013      	ands	r3, r2
 8010a8c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8010a8e:	68bb      	ldr	r3, [r7, #8]
 8010a90:	0c1b      	lsrs	r3, r3, #16
}
 8010a92:	4618      	mov	r0, r3
 8010a94:	3714      	adds	r7, #20
 8010a96:	46bd      	mov	sp, r7
 8010a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a9c:	4770      	bx	lr

08010a9e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8010a9e:	b480      	push	{r7}
 8010aa0:	b085      	sub	sp, #20
 8010aa2:	af00      	add	r7, sp, #0
 8010aa4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010aaa:	68fb      	ldr	r3, [r7, #12]
 8010aac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010ab0:	699b      	ldr	r3, [r3, #24]
 8010ab2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010ab4:	68fb      	ldr	r3, [r7, #12]
 8010ab6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010aba:	69db      	ldr	r3, [r3, #28]
 8010abc:	68ba      	ldr	r2, [r7, #8]
 8010abe:	4013      	ands	r3, r2
 8010ac0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8010ac2:	68bb      	ldr	r3, [r7, #8]
 8010ac4:	b29b      	uxth	r3, r3
}
 8010ac6:	4618      	mov	r0, r3
 8010ac8:	3714      	adds	r7, #20
 8010aca:	46bd      	mov	sp, r7
 8010acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ad0:	4770      	bx	lr

08010ad2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8010ad2:	b480      	push	{r7}
 8010ad4:	b085      	sub	sp, #20
 8010ad6:	af00      	add	r7, sp, #0
 8010ad8:	6078      	str	r0, [r7, #4]
 8010ada:	460b      	mov	r3, r1
 8010adc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8010ae2:	78fb      	ldrb	r3, [r7, #3]
 8010ae4:	015a      	lsls	r2, r3, #5
 8010ae6:	68fb      	ldr	r3, [r7, #12]
 8010ae8:	4413      	add	r3, r2
 8010aea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010aee:	689b      	ldr	r3, [r3, #8]
 8010af0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8010af2:	68fb      	ldr	r3, [r7, #12]
 8010af4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010af8:	695b      	ldr	r3, [r3, #20]
 8010afa:	68ba      	ldr	r2, [r7, #8]
 8010afc:	4013      	ands	r3, r2
 8010afe:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010b00:	68bb      	ldr	r3, [r7, #8]
}
 8010b02:	4618      	mov	r0, r3
 8010b04:	3714      	adds	r7, #20
 8010b06:	46bd      	mov	sp, r7
 8010b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b0c:	4770      	bx	lr

08010b0e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8010b0e:	b480      	push	{r7}
 8010b10:	b087      	sub	sp, #28
 8010b12:	af00      	add	r7, sp, #0
 8010b14:	6078      	str	r0, [r7, #4]
 8010b16:	460b      	mov	r3, r1
 8010b18:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8010b1e:	697b      	ldr	r3, [r7, #20]
 8010b20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010b24:	691b      	ldr	r3, [r3, #16]
 8010b26:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8010b28:	697b      	ldr	r3, [r7, #20]
 8010b2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010b2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b30:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8010b32:	78fb      	ldrb	r3, [r7, #3]
 8010b34:	f003 030f 	and.w	r3, r3, #15
 8010b38:	68fa      	ldr	r2, [r7, #12]
 8010b3a:	fa22 f303 	lsr.w	r3, r2, r3
 8010b3e:	01db      	lsls	r3, r3, #7
 8010b40:	b2db      	uxtb	r3, r3
 8010b42:	693a      	ldr	r2, [r7, #16]
 8010b44:	4313      	orrs	r3, r2
 8010b46:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8010b48:	78fb      	ldrb	r3, [r7, #3]
 8010b4a:	015a      	lsls	r2, r3, #5
 8010b4c:	697b      	ldr	r3, [r7, #20]
 8010b4e:	4413      	add	r3, r2
 8010b50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010b54:	689b      	ldr	r3, [r3, #8]
 8010b56:	693a      	ldr	r2, [r7, #16]
 8010b58:	4013      	ands	r3, r2
 8010b5a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010b5c:	68bb      	ldr	r3, [r7, #8]
}
 8010b5e:	4618      	mov	r0, r3
 8010b60:	371c      	adds	r7, #28
 8010b62:	46bd      	mov	sp, r7
 8010b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b68:	4770      	bx	lr

08010b6a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8010b6a:	b480      	push	{r7}
 8010b6c:	b083      	sub	sp, #12
 8010b6e:	af00      	add	r7, sp, #0
 8010b70:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	695b      	ldr	r3, [r3, #20]
 8010b76:	f003 0301 	and.w	r3, r3, #1
}
 8010b7a:	4618      	mov	r0, r3
 8010b7c:	370c      	adds	r7, #12
 8010b7e:	46bd      	mov	sp, r7
 8010b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b84:	4770      	bx	lr

08010b86 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8010b86:	b480      	push	{r7}
 8010b88:	b085      	sub	sp, #20
 8010b8a:	af00      	add	r7, sp, #0
 8010b8c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010b98:	681b      	ldr	r3, [r3, #0]
 8010b9a:	68fa      	ldr	r2, [r7, #12]
 8010b9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010ba0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8010ba4:	f023 0307 	bic.w	r3, r3, #7
 8010ba8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8010baa:	68fb      	ldr	r3, [r7, #12]
 8010bac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010bb0:	685b      	ldr	r3, [r3, #4]
 8010bb2:	68fa      	ldr	r2, [r7, #12]
 8010bb4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010bb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010bbc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010bbe:	2300      	movs	r3, #0
}
 8010bc0:	4618      	mov	r0, r3
 8010bc2:	3714      	adds	r7, #20
 8010bc4:	46bd      	mov	sp, r7
 8010bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bca:	4770      	bx	lr

08010bcc <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8010bcc:	b480      	push	{r7}
 8010bce:	b085      	sub	sp, #20
 8010bd0:	af00      	add	r7, sp, #0
 8010bd2:	6078      	str	r0, [r7, #4]
 8010bd4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	333c      	adds	r3, #60	; 0x3c
 8010bde:	3304      	adds	r3, #4
 8010be0:	681b      	ldr	r3, [r3, #0]
 8010be2:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8010be4:	68bb      	ldr	r3, [r7, #8]
 8010be6:	4a1c      	ldr	r2, [pc, #112]	; (8010c58 <USB_EP0_OutStart+0x8c>)
 8010be8:	4293      	cmp	r3, r2
 8010bea:	d90a      	bls.n	8010c02 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010bf2:	681b      	ldr	r3, [r3, #0]
 8010bf4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010bf8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010bfc:	d101      	bne.n	8010c02 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8010bfe:	2300      	movs	r3, #0
 8010c00:	e024      	b.n	8010c4c <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8010c02:	68fb      	ldr	r3, [r7, #12]
 8010c04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010c08:	461a      	mov	r2, r3
 8010c0a:	2300      	movs	r3, #0
 8010c0c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010c0e:	68fb      	ldr	r3, [r7, #12]
 8010c10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010c14:	691b      	ldr	r3, [r3, #16]
 8010c16:	68fa      	ldr	r2, [r7, #12]
 8010c18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010c1c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010c20:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8010c22:	68fb      	ldr	r3, [r7, #12]
 8010c24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010c28:	691b      	ldr	r3, [r3, #16]
 8010c2a:	68fa      	ldr	r2, [r7, #12]
 8010c2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010c30:	f043 0318 	orr.w	r3, r3, #24
 8010c34:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8010c36:	68fb      	ldr	r3, [r7, #12]
 8010c38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010c3c:	691b      	ldr	r3, [r3, #16]
 8010c3e:	68fa      	ldr	r2, [r7, #12]
 8010c40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010c44:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8010c48:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8010c4a:	2300      	movs	r3, #0
}
 8010c4c:	4618      	mov	r0, r3
 8010c4e:	3714      	adds	r7, #20
 8010c50:	46bd      	mov	sp, r7
 8010c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c56:	4770      	bx	lr
 8010c58:	4f54300a 	.word	0x4f54300a

08010c5c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8010c5c:	b480      	push	{r7}
 8010c5e:	b085      	sub	sp, #20
 8010c60:	af00      	add	r7, sp, #0
 8010c62:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010c64:	2300      	movs	r3, #0
 8010c66:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010c68:	68fb      	ldr	r3, [r7, #12]
 8010c6a:	3301      	adds	r3, #1
 8010c6c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	4a13      	ldr	r2, [pc, #76]	; (8010cc0 <USB_CoreReset+0x64>)
 8010c72:	4293      	cmp	r3, r2
 8010c74:	d901      	bls.n	8010c7a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8010c76:	2303      	movs	r3, #3
 8010c78:	e01b      	b.n	8010cb2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010c7a:	687b      	ldr	r3, [r7, #4]
 8010c7c:	691b      	ldr	r3, [r3, #16]
 8010c7e:	2b00      	cmp	r3, #0
 8010c80:	daf2      	bge.n	8010c68 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8010c82:	2300      	movs	r3, #0
 8010c84:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	691b      	ldr	r3, [r3, #16]
 8010c8a:	f043 0201 	orr.w	r2, r3, #1
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010c92:	68fb      	ldr	r3, [r7, #12]
 8010c94:	3301      	adds	r3, #1
 8010c96:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8010c98:	68fb      	ldr	r3, [r7, #12]
 8010c9a:	4a09      	ldr	r2, [pc, #36]	; (8010cc0 <USB_CoreReset+0x64>)
 8010c9c:	4293      	cmp	r3, r2
 8010c9e:	d901      	bls.n	8010ca4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8010ca0:	2303      	movs	r3, #3
 8010ca2:	e006      	b.n	8010cb2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	691b      	ldr	r3, [r3, #16]
 8010ca8:	f003 0301 	and.w	r3, r3, #1
 8010cac:	2b01      	cmp	r3, #1
 8010cae:	d0f0      	beq.n	8010c92 <USB_CoreReset+0x36>

  return HAL_OK;
 8010cb0:	2300      	movs	r3, #0
}
 8010cb2:	4618      	mov	r0, r3
 8010cb4:	3714      	adds	r7, #20
 8010cb6:	46bd      	mov	sp, r7
 8010cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cbc:	4770      	bx	lr
 8010cbe:	bf00      	nop
 8010cc0:	00030d40 	.word	0x00030d40

08010cc4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8010cc4:	b580      	push	{r7, lr}
 8010cc6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8010cc8:	4904      	ldr	r1, [pc, #16]	; (8010cdc <MX_FATFS_Init+0x18>)
 8010cca:	4805      	ldr	r0, [pc, #20]	; (8010ce0 <MX_FATFS_Init+0x1c>)
 8010ccc:	f004 fd46 	bl	801575c <FATFS_LinkDriver>
 8010cd0:	4603      	mov	r3, r0
 8010cd2:	461a      	mov	r2, r3
 8010cd4:	4b03      	ldr	r3, [pc, #12]	; (8010ce4 <MX_FATFS_Init+0x20>)
 8010cd6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8010cd8:	bf00      	nop
 8010cda:	bd80      	pop	{r7, pc}
 8010cdc:	20000ec8 	.word	0x20000ec8
 8010ce0:	08019660 	.word	0x08019660
 8010ce4:	20000ec4 	.word	0x20000ec4

08010ce8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8010ce8:	b480      	push	{r7}
 8010cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8010cec:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8010cee:	4618      	mov	r0, r3
 8010cf0:	46bd      	mov	sp, r7
 8010cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cf6:	4770      	bx	lr

08010cf8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8010cf8:	b580      	push	{r7, lr}
 8010cfa:	b082      	sub	sp, #8
 8010cfc:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8010cfe:	2300      	movs	r3, #0
 8010d00:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8010d02:	f000 f879 	bl	8010df8 <BSP_SD_IsDetected>
 8010d06:	4603      	mov	r3, r0
 8010d08:	2b01      	cmp	r3, #1
 8010d0a:	d001      	beq.n	8010d10 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8010d0c:	2302      	movs	r3, #2
 8010d0e:	e012      	b.n	8010d36 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8010d10:	480b      	ldr	r0, [pc, #44]	; (8010d40 <BSP_SD_Init+0x48>)
 8010d12:	f7fa f8d1 	bl	800aeb8 <HAL_SD_Init>
 8010d16:	4603      	mov	r3, r0
 8010d18:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8010d1a:	79fb      	ldrb	r3, [r7, #7]
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d109      	bne.n	8010d34 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8010d20:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8010d24:	4806      	ldr	r0, [pc, #24]	; (8010d40 <BSP_SD_Init+0x48>)
 8010d26:	f7fa ff9d 	bl	800bc64 <HAL_SD_ConfigWideBusOperation>
 8010d2a:	4603      	mov	r3, r0
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d001      	beq.n	8010d34 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8010d30:	2301      	movs	r3, #1
 8010d32:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8010d34:	79fb      	ldrb	r3, [r7, #7]
}
 8010d36:	4618      	mov	r0, r3
 8010d38:	3708      	adds	r7, #8
 8010d3a:	46bd      	mov	sp, r7
 8010d3c:	bd80      	pop	{r7, pc}
 8010d3e:	bf00      	nop
 8010d40:	20000620 	.word	0x20000620

08010d44 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8010d44:	b580      	push	{r7, lr}
 8010d46:	b088      	sub	sp, #32
 8010d48:	af02      	add	r7, sp, #8
 8010d4a:	60f8      	str	r0, [r7, #12]
 8010d4c:	60b9      	str	r1, [r7, #8]
 8010d4e:	607a      	str	r2, [r7, #4]
 8010d50:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8010d52:	2300      	movs	r3, #0
 8010d54:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8010d56:	683b      	ldr	r3, [r7, #0]
 8010d58:	9300      	str	r3, [sp, #0]
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	68ba      	ldr	r2, [r7, #8]
 8010d5e:	68f9      	ldr	r1, [r7, #12]
 8010d60:	4806      	ldr	r0, [pc, #24]	; (8010d7c <BSP_SD_ReadBlocks+0x38>)
 8010d62:	f7fa f9d1 	bl	800b108 <HAL_SD_ReadBlocks>
 8010d66:	4603      	mov	r3, r0
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d001      	beq.n	8010d70 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8010d6c:	2301      	movs	r3, #1
 8010d6e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010d70:	7dfb      	ldrb	r3, [r7, #23]
}
 8010d72:	4618      	mov	r0, r3
 8010d74:	3718      	adds	r7, #24
 8010d76:	46bd      	mov	sp, r7
 8010d78:	bd80      	pop	{r7, pc}
 8010d7a:	bf00      	nop
 8010d7c:	20000620 	.word	0x20000620

08010d80 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8010d80:	b580      	push	{r7, lr}
 8010d82:	b088      	sub	sp, #32
 8010d84:	af02      	add	r7, sp, #8
 8010d86:	60f8      	str	r0, [r7, #12]
 8010d88:	60b9      	str	r1, [r7, #8]
 8010d8a:	607a      	str	r2, [r7, #4]
 8010d8c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8010d8e:	2300      	movs	r3, #0
 8010d90:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8010d92:	683b      	ldr	r3, [r7, #0]
 8010d94:	9300      	str	r3, [sp, #0]
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	68ba      	ldr	r2, [r7, #8]
 8010d9a:	68f9      	ldr	r1, [r7, #12]
 8010d9c:	4806      	ldr	r0, [pc, #24]	; (8010db8 <BSP_SD_WriteBlocks+0x38>)
 8010d9e:	f7fa fb45 	bl	800b42c <HAL_SD_WriteBlocks>
 8010da2:	4603      	mov	r3, r0
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d001      	beq.n	8010dac <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8010da8:	2301      	movs	r3, #1
 8010daa:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010dac:	7dfb      	ldrb	r3, [r7, #23]
}
 8010dae:	4618      	mov	r0, r3
 8010db0:	3718      	adds	r7, #24
 8010db2:	46bd      	mov	sp, r7
 8010db4:	bd80      	pop	{r7, pc}
 8010db6:	bf00      	nop
 8010db8:	20000620 	.word	0x20000620

08010dbc <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8010dbc:	b580      	push	{r7, lr}
 8010dbe:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8010dc0:	4805      	ldr	r0, [pc, #20]	; (8010dd8 <BSP_SD_GetCardState+0x1c>)
 8010dc2:	f7fb f863 	bl	800be8c <HAL_SD_GetCardState>
 8010dc6:	4603      	mov	r3, r0
 8010dc8:	2b04      	cmp	r3, #4
 8010dca:	bf14      	ite	ne
 8010dcc:	2301      	movne	r3, #1
 8010dce:	2300      	moveq	r3, #0
 8010dd0:	b2db      	uxtb	r3, r3
}
 8010dd2:	4618      	mov	r0, r3
 8010dd4:	bd80      	pop	{r7, pc}
 8010dd6:	bf00      	nop
 8010dd8:	20000620 	.word	0x20000620

08010ddc <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(BSP_SD_CardInfo *CardInfo)
{
 8010ddc:	b580      	push	{r7, lr}
 8010dde:	b082      	sub	sp, #8
 8010de0:	af00      	add	r7, sp, #0
 8010de2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8010de4:	6879      	ldr	r1, [r7, #4]
 8010de6:	4803      	ldr	r0, [pc, #12]	; (8010df4 <BSP_SD_GetCardInfo+0x18>)
 8010de8:	f7fa ff10 	bl	800bc0c <HAL_SD_GetCardInfo>
}
 8010dec:	bf00      	nop
 8010dee:	3708      	adds	r7, #8
 8010df0:	46bd      	mov	sp, r7
 8010df2:	bd80      	pop	{r7, pc}
 8010df4:	20000620 	.word	0x20000620

08010df8 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8010df8:	b580      	push	{r7, lr}
 8010dfa:	b082      	sub	sp, #8
 8010dfc:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8010dfe:	2301      	movs	r3, #1
 8010e00:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8010e02:	f000 f80b 	bl	8010e1c <BSP_PlatformIsDetected>
 8010e06:	4603      	mov	r3, r0
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d101      	bne.n	8010e10 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8010e0c:	2300      	movs	r3, #0
 8010e0e:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8010e10:	79fb      	ldrb	r3, [r7, #7]
 8010e12:	b2db      	uxtb	r3, r3
}
 8010e14:	4618      	mov	r0, r3
 8010e16:	3708      	adds	r7, #8
 8010e18:	46bd      	mov	sp, r7
 8010e1a:	bd80      	pop	{r7, pc}

08010e1c <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8010e1c:	b580      	push	{r7, lr}
 8010e1e:	b082      	sub	sp, #8
 8010e20:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8010e22:	2301      	movs	r3, #1
 8010e24:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8010e26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8010e2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8010e2e:	f7f4 ff5b 	bl	8005ce8 <HAL_GPIO_ReadPin>
 8010e32:	4603      	mov	r3, r0
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d001      	beq.n	8010e3c <BSP_PlatformIsDetected+0x20>
    {
        status = SD_NOT_PRESENT;
 8010e38:	2300      	movs	r3, #0
 8010e3a:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8010e3c:	79fb      	ldrb	r3, [r7, #7]
}
 8010e3e:	4618      	mov	r0, r3
 8010e40:	3708      	adds	r7, #8
 8010e42:	46bd      	mov	sp, r7
 8010e44:	bd80      	pop	{r7, pc}
	...

08010e48 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8010e48:	b580      	push	{r7, lr}
 8010e4a:	b082      	sub	sp, #8
 8010e4c:	af00      	add	r7, sp, #0
 8010e4e:	4603      	mov	r3, r0
 8010e50:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8010e52:	4b0b      	ldr	r3, [pc, #44]	; (8010e80 <SD_CheckStatus+0x38>)
 8010e54:	2201      	movs	r2, #1
 8010e56:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8010e58:	f7ff ffb0 	bl	8010dbc <BSP_SD_GetCardState>
 8010e5c:	4603      	mov	r3, r0
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	d107      	bne.n	8010e72 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8010e62:	4b07      	ldr	r3, [pc, #28]	; (8010e80 <SD_CheckStatus+0x38>)
 8010e64:	781b      	ldrb	r3, [r3, #0]
 8010e66:	b2db      	uxtb	r3, r3
 8010e68:	f023 0301 	bic.w	r3, r3, #1
 8010e6c:	b2da      	uxtb	r2, r3
 8010e6e:	4b04      	ldr	r3, [pc, #16]	; (8010e80 <SD_CheckStatus+0x38>)
 8010e70:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8010e72:	4b03      	ldr	r3, [pc, #12]	; (8010e80 <SD_CheckStatus+0x38>)
 8010e74:	781b      	ldrb	r3, [r3, #0]
 8010e76:	b2db      	uxtb	r3, r3
}
 8010e78:	4618      	mov	r0, r3
 8010e7a:	3708      	adds	r7, #8
 8010e7c:	46bd      	mov	sp, r7
 8010e7e:	bd80      	pop	{r7, pc}
 8010e80:	2000000d 	.word	0x2000000d

08010e84 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8010e84:	b580      	push	{r7, lr}
 8010e86:	b082      	sub	sp, #8
 8010e88:	af00      	add	r7, sp, #0
 8010e8a:	4603      	mov	r3, r0
 8010e8c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8010e8e:	4b0b      	ldr	r3, [pc, #44]	; (8010ebc <SD_initialize+0x38>)
 8010e90:	2201      	movs	r2, #1
 8010e92:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8010e94:	f7ff ff30 	bl	8010cf8 <BSP_SD_Init>
 8010e98:	4603      	mov	r3, r0
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d107      	bne.n	8010eae <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 8010e9e:	79fb      	ldrb	r3, [r7, #7]
 8010ea0:	4618      	mov	r0, r3
 8010ea2:	f7ff ffd1 	bl	8010e48 <SD_CheckStatus>
 8010ea6:	4603      	mov	r3, r0
 8010ea8:	461a      	mov	r2, r3
 8010eaa:	4b04      	ldr	r3, [pc, #16]	; (8010ebc <SD_initialize+0x38>)
 8010eac:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8010eae:	4b03      	ldr	r3, [pc, #12]	; (8010ebc <SD_initialize+0x38>)
 8010eb0:	781b      	ldrb	r3, [r3, #0]
 8010eb2:	b2db      	uxtb	r3, r3
}
 8010eb4:	4618      	mov	r0, r3
 8010eb6:	3708      	adds	r7, #8
 8010eb8:	46bd      	mov	sp, r7
 8010eba:	bd80      	pop	{r7, pc}
 8010ebc:	2000000d 	.word	0x2000000d

08010ec0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8010ec0:	b580      	push	{r7, lr}
 8010ec2:	b082      	sub	sp, #8
 8010ec4:	af00      	add	r7, sp, #0
 8010ec6:	4603      	mov	r3, r0
 8010ec8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8010eca:	79fb      	ldrb	r3, [r7, #7]
 8010ecc:	4618      	mov	r0, r3
 8010ece:	f7ff ffbb 	bl	8010e48 <SD_CheckStatus>
 8010ed2:	4603      	mov	r3, r0
}
 8010ed4:	4618      	mov	r0, r3
 8010ed6:	3708      	adds	r7, #8
 8010ed8:	46bd      	mov	sp, r7
 8010eda:	bd80      	pop	{r7, pc}

08010edc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8010edc:	b580      	push	{r7, lr}
 8010ede:	b086      	sub	sp, #24
 8010ee0:	af00      	add	r7, sp, #0
 8010ee2:	60b9      	str	r1, [r7, #8]
 8010ee4:	607a      	str	r2, [r7, #4]
 8010ee6:	603b      	str	r3, [r7, #0]
 8010ee8:	4603      	mov	r3, r0
 8010eea:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010eec:	2301      	movs	r3, #1
 8010eee:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8010ef0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010ef4:	683a      	ldr	r2, [r7, #0]
 8010ef6:	6879      	ldr	r1, [r7, #4]
 8010ef8:	68b8      	ldr	r0, [r7, #8]
 8010efa:	f7ff ff23 	bl	8010d44 <BSP_SD_ReadBlocks>
 8010efe:	4603      	mov	r3, r0
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d107      	bne.n	8010f14 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8010f04:	bf00      	nop
 8010f06:	f7ff ff59 	bl	8010dbc <BSP_SD_GetCardState>
 8010f0a:	4603      	mov	r3, r0
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d1fa      	bne.n	8010f06 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8010f10:	2300      	movs	r3, #0
 8010f12:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8010f14:	7dfb      	ldrb	r3, [r7, #23]
}
 8010f16:	4618      	mov	r0, r3
 8010f18:	3718      	adds	r7, #24
 8010f1a:	46bd      	mov	sp, r7
 8010f1c:	bd80      	pop	{r7, pc}

08010f1e <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8010f1e:	b580      	push	{r7, lr}
 8010f20:	b086      	sub	sp, #24
 8010f22:	af00      	add	r7, sp, #0
 8010f24:	60b9      	str	r1, [r7, #8]
 8010f26:	607a      	str	r2, [r7, #4]
 8010f28:	603b      	str	r3, [r7, #0]
 8010f2a:	4603      	mov	r3, r0
 8010f2c:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010f2e:	2301      	movs	r3, #1
 8010f30:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8010f32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010f36:	683a      	ldr	r2, [r7, #0]
 8010f38:	6879      	ldr	r1, [r7, #4]
 8010f3a:	68b8      	ldr	r0, [r7, #8]
 8010f3c:	f7ff ff20 	bl	8010d80 <BSP_SD_WriteBlocks>
 8010f40:	4603      	mov	r3, r0
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d107      	bne.n	8010f56 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8010f46:	bf00      	nop
 8010f48:	f7ff ff38 	bl	8010dbc <BSP_SD_GetCardState>
 8010f4c:	4603      	mov	r3, r0
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d1fa      	bne.n	8010f48 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8010f52:	2300      	movs	r3, #0
 8010f54:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8010f56:	7dfb      	ldrb	r3, [r7, #23]
}
 8010f58:	4618      	mov	r0, r3
 8010f5a:	3718      	adds	r7, #24
 8010f5c:	46bd      	mov	sp, r7
 8010f5e:	bd80      	pop	{r7, pc}

08010f60 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8010f60:	b580      	push	{r7, lr}
 8010f62:	b08c      	sub	sp, #48	; 0x30
 8010f64:	af00      	add	r7, sp, #0
 8010f66:	4603      	mov	r3, r0
 8010f68:	603a      	str	r2, [r7, #0]
 8010f6a:	71fb      	strb	r3, [r7, #7]
 8010f6c:	460b      	mov	r3, r1
 8010f6e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8010f70:	2301      	movs	r3, #1
 8010f72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8010f76:	4b25      	ldr	r3, [pc, #148]	; (801100c <SD_ioctl+0xac>)
 8010f78:	781b      	ldrb	r3, [r3, #0]
 8010f7a:	b2db      	uxtb	r3, r3
 8010f7c:	f003 0301 	and.w	r3, r3, #1
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	d001      	beq.n	8010f88 <SD_ioctl+0x28>
 8010f84:	2303      	movs	r3, #3
 8010f86:	e03c      	b.n	8011002 <SD_ioctl+0xa2>

  switch (cmd)
 8010f88:	79bb      	ldrb	r3, [r7, #6]
 8010f8a:	2b03      	cmp	r3, #3
 8010f8c:	d834      	bhi.n	8010ff8 <SD_ioctl+0x98>
 8010f8e:	a201      	add	r2, pc, #4	; (adr r2, 8010f94 <SD_ioctl+0x34>)
 8010f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f94:	08010fa5 	.word	0x08010fa5
 8010f98:	08010fad 	.word	0x08010fad
 8010f9c:	08010fc5 	.word	0x08010fc5
 8010fa0:	08010fdf 	.word	0x08010fdf
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8010fa4:	2300      	movs	r3, #0
 8010fa6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010faa:	e028      	b.n	8010ffe <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8010fac:	f107 0308 	add.w	r3, r7, #8
 8010fb0:	4618      	mov	r0, r3
 8010fb2:	f7ff ff13 	bl	8010ddc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8010fb6:	6a3a      	ldr	r2, [r7, #32]
 8010fb8:	683b      	ldr	r3, [r7, #0]
 8010fba:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8010fbc:	2300      	movs	r3, #0
 8010fbe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010fc2:	e01c      	b.n	8010ffe <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010fc4:	f107 0308 	add.w	r3, r7, #8
 8010fc8:	4618      	mov	r0, r3
 8010fca:	f7ff ff07 	bl	8010ddc <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8010fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fd0:	b29a      	uxth	r2, r3
 8010fd2:	683b      	ldr	r3, [r7, #0]
 8010fd4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8010fd6:	2300      	movs	r3, #0
 8010fd8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010fdc:	e00f      	b.n	8010ffe <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010fde:	f107 0308 	add.w	r3, r7, #8
 8010fe2:	4618      	mov	r0, r3
 8010fe4:	f7ff fefa 	bl	8010ddc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8010fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fea:	0a5a      	lsrs	r2, r3, #9
 8010fec:	683b      	ldr	r3, [r7, #0]
 8010fee:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8010ff0:	2300      	movs	r3, #0
 8010ff2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010ff6:	e002      	b.n	8010ffe <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8010ff8:	2304      	movs	r3, #4
 8010ffa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8010ffe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8011002:	4618      	mov	r0, r3
 8011004:	3730      	adds	r7, #48	; 0x30
 8011006:	46bd      	mov	sp, r7
 8011008:	bd80      	pop	{r7, pc}
 801100a:	bf00      	nop
 801100c:	2000000d 	.word	0x2000000d

08011010 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011010:	b580      	push	{r7, lr}
 8011012:	b084      	sub	sp, #16
 8011014:	af00      	add	r7, sp, #0
 8011016:	6078      	str	r0, [r7, #4]
 8011018:	460b      	mov	r3, r1
 801101a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 801101c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8011020:	f005 f978 	bl	8016314 <USBD_static_malloc>
 8011024:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8011026:	68fb      	ldr	r3, [r7, #12]
 8011028:	2b00      	cmp	r3, #0
 801102a:	d105      	bne.n	8011038 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	2200      	movs	r2, #0
 8011030:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8011034:	2302      	movs	r3, #2
 8011036:	e066      	b.n	8011106 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	68fa      	ldr	r2, [r7, #12]
 801103c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	7c1b      	ldrb	r3, [r3, #16]
 8011044:	2b00      	cmp	r3, #0
 8011046:	d119      	bne.n	801107c <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8011048:	f44f 7300 	mov.w	r3, #512	; 0x200
 801104c:	2202      	movs	r2, #2
 801104e:	2181      	movs	r1, #129	; 0x81
 8011050:	6878      	ldr	r0, [r7, #4]
 8011052:	f004 ff99 	bl	8015f88 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8011056:	687b      	ldr	r3, [r7, #4]
 8011058:	2201      	movs	r2, #1
 801105a:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 801105c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011060:	2202      	movs	r2, #2
 8011062:	2101      	movs	r1, #1
 8011064:	6878      	ldr	r0, [r7, #4]
 8011066:	f004 ff8f 	bl	8015f88 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	2201      	movs	r2, #1
 801106e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	2210      	movs	r2, #16
 8011076:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 801107a:	e016      	b.n	80110aa <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 801107c:	2340      	movs	r3, #64	; 0x40
 801107e:	2202      	movs	r2, #2
 8011080:	2181      	movs	r1, #129	; 0x81
 8011082:	6878      	ldr	r0, [r7, #4]
 8011084:	f004 ff80 	bl	8015f88 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8011088:	687b      	ldr	r3, [r7, #4]
 801108a:	2201      	movs	r2, #1
 801108c:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 801108e:	2340      	movs	r3, #64	; 0x40
 8011090:	2202      	movs	r2, #2
 8011092:	2101      	movs	r1, #1
 8011094:	6878      	ldr	r0, [r7, #4]
 8011096:	f004 ff77 	bl	8015f88 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	2201      	movs	r2, #1
 801109e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	2210      	movs	r2, #16
 80110a6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80110aa:	2308      	movs	r3, #8
 80110ac:	2203      	movs	r2, #3
 80110ae:	2182      	movs	r1, #130	; 0x82
 80110b0:	6878      	ldr	r0, [r7, #4]
 80110b2:	f004 ff69 	bl	8015f88 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	2201      	movs	r2, #1
 80110ba:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80110c4:	681b      	ldr	r3, [r3, #0]
 80110c6:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80110c8:	68fb      	ldr	r3, [r7, #12]
 80110ca:	2200      	movs	r2, #0
 80110cc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80110d0:	68fb      	ldr	r3, [r7, #12]
 80110d2:	2200      	movs	r2, #0
 80110d4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	7c1b      	ldrb	r3, [r3, #16]
 80110dc:	2b00      	cmp	r3, #0
 80110de:	d109      	bne.n	80110f4 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80110e0:	68fb      	ldr	r3, [r7, #12]
 80110e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80110e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80110ea:	2101      	movs	r1, #1
 80110ec:	6878      	ldr	r0, [r7, #4]
 80110ee:	f005 f8c5 	bl	801627c <USBD_LL_PrepareReceive>
 80110f2:	e007      	b.n	8011104 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80110fa:	2340      	movs	r3, #64	; 0x40
 80110fc:	2101      	movs	r1, #1
 80110fe:	6878      	ldr	r0, [r7, #4]
 8011100:	f005 f8bc 	bl	801627c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011104:	2300      	movs	r3, #0
}
 8011106:	4618      	mov	r0, r3
 8011108:	3710      	adds	r7, #16
 801110a:	46bd      	mov	sp, r7
 801110c:	bd80      	pop	{r7, pc}

0801110e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801110e:	b580      	push	{r7, lr}
 8011110:	b082      	sub	sp, #8
 8011112:	af00      	add	r7, sp, #0
 8011114:	6078      	str	r0, [r7, #4]
 8011116:	460b      	mov	r3, r1
 8011118:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 801111a:	2181      	movs	r1, #129	; 0x81
 801111c:	6878      	ldr	r0, [r7, #4]
 801111e:	f004 ff71 	bl	8016004 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	2200      	movs	r2, #0
 8011126:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8011128:	2101      	movs	r1, #1
 801112a:	6878      	ldr	r0, [r7, #4]
 801112c:	f004 ff6a 	bl	8016004 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	2200      	movs	r2, #0
 8011134:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8011138:	2182      	movs	r1, #130	; 0x82
 801113a:	6878      	ldr	r0, [r7, #4]
 801113c:	f004 ff62 	bl	8016004 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	2200      	movs	r2, #0
 8011144:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	2200      	movs	r2, #0
 801114c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011156:	2b00      	cmp	r3, #0
 8011158:	d00e      	beq.n	8011178 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011160:	685b      	ldr	r3, [r3, #4]
 8011162:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8011164:	687b      	ldr	r3, [r7, #4]
 8011166:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801116a:	4618      	mov	r0, r3
 801116c:	f005 f8e0 	bl	8016330 <USBD_static_free>
    pdev->pClassData = NULL;
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	2200      	movs	r2, #0
 8011174:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8011178:	2300      	movs	r3, #0
}
 801117a:	4618      	mov	r0, r3
 801117c:	3708      	adds	r7, #8
 801117e:	46bd      	mov	sp, r7
 8011180:	bd80      	pop	{r7, pc}
	...

08011184 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8011184:	b580      	push	{r7, lr}
 8011186:	b086      	sub	sp, #24
 8011188:	af00      	add	r7, sp, #0
 801118a:	6078      	str	r0, [r7, #4]
 801118c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011194:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8011196:	2300      	movs	r3, #0
 8011198:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801119a:	2300      	movs	r3, #0
 801119c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801119e:	2300      	movs	r3, #0
 80111a0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80111a2:	693b      	ldr	r3, [r7, #16]
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	d101      	bne.n	80111ac <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 80111a8:	2303      	movs	r3, #3
 80111aa:	e0af      	b.n	801130c <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80111ac:	683b      	ldr	r3, [r7, #0]
 80111ae:	781b      	ldrb	r3, [r3, #0]
 80111b0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	d03f      	beq.n	8011238 <USBD_CDC_Setup+0xb4>
 80111b8:	2b20      	cmp	r3, #32
 80111ba:	f040 809f 	bne.w	80112fc <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80111be:	683b      	ldr	r3, [r7, #0]
 80111c0:	88db      	ldrh	r3, [r3, #6]
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d02e      	beq.n	8011224 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80111c6:	683b      	ldr	r3, [r7, #0]
 80111c8:	781b      	ldrb	r3, [r3, #0]
 80111ca:	b25b      	sxtb	r3, r3
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	da16      	bge.n	80111fe <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80111d6:	689b      	ldr	r3, [r3, #8]
 80111d8:	683a      	ldr	r2, [r7, #0]
 80111da:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80111dc:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80111de:	683a      	ldr	r2, [r7, #0]
 80111e0:	88d2      	ldrh	r2, [r2, #6]
 80111e2:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80111e4:	683b      	ldr	r3, [r7, #0]
 80111e6:	88db      	ldrh	r3, [r3, #6]
 80111e8:	2b07      	cmp	r3, #7
 80111ea:	bf28      	it	cs
 80111ec:	2307      	movcs	r3, #7
 80111ee:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80111f0:	693b      	ldr	r3, [r7, #16]
 80111f2:	89fa      	ldrh	r2, [r7, #14]
 80111f4:	4619      	mov	r1, r3
 80111f6:	6878      	ldr	r0, [r7, #4]
 80111f8:	f001 fb19 	bl	801282e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80111fc:	e085      	b.n	801130a <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 80111fe:	683b      	ldr	r3, [r7, #0]
 8011200:	785a      	ldrb	r2, [r3, #1]
 8011202:	693b      	ldr	r3, [r7, #16]
 8011204:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8011208:	683b      	ldr	r3, [r7, #0]
 801120a:	88db      	ldrh	r3, [r3, #6]
 801120c:	b2da      	uxtb	r2, r3
 801120e:	693b      	ldr	r3, [r7, #16]
 8011210:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8011214:	6939      	ldr	r1, [r7, #16]
 8011216:	683b      	ldr	r3, [r7, #0]
 8011218:	88db      	ldrh	r3, [r3, #6]
 801121a:	461a      	mov	r2, r3
 801121c:	6878      	ldr	r0, [r7, #4]
 801121e:	f001 fb32 	bl	8012886 <USBD_CtlPrepareRx>
      break;
 8011222:	e072      	b.n	801130a <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801122a:	689b      	ldr	r3, [r3, #8]
 801122c:	683a      	ldr	r2, [r7, #0]
 801122e:	7850      	ldrb	r0, [r2, #1]
 8011230:	2200      	movs	r2, #0
 8011232:	6839      	ldr	r1, [r7, #0]
 8011234:	4798      	blx	r3
      break;
 8011236:	e068      	b.n	801130a <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011238:	683b      	ldr	r3, [r7, #0]
 801123a:	785b      	ldrb	r3, [r3, #1]
 801123c:	2b0b      	cmp	r3, #11
 801123e:	d852      	bhi.n	80112e6 <USBD_CDC_Setup+0x162>
 8011240:	a201      	add	r2, pc, #4	; (adr r2, 8011248 <USBD_CDC_Setup+0xc4>)
 8011242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011246:	bf00      	nop
 8011248:	08011279 	.word	0x08011279
 801124c:	080112f5 	.word	0x080112f5
 8011250:	080112e7 	.word	0x080112e7
 8011254:	080112e7 	.word	0x080112e7
 8011258:	080112e7 	.word	0x080112e7
 801125c:	080112e7 	.word	0x080112e7
 8011260:	080112e7 	.word	0x080112e7
 8011264:	080112e7 	.word	0x080112e7
 8011268:	080112e7 	.word	0x080112e7
 801126c:	080112e7 	.word	0x080112e7
 8011270:	080112a3 	.word	0x080112a3
 8011274:	080112cd 	.word	0x080112cd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801127e:	b2db      	uxtb	r3, r3
 8011280:	2b03      	cmp	r3, #3
 8011282:	d107      	bne.n	8011294 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8011284:	f107 030a 	add.w	r3, r7, #10
 8011288:	2202      	movs	r2, #2
 801128a:	4619      	mov	r1, r3
 801128c:	6878      	ldr	r0, [r7, #4]
 801128e:	f001 face 	bl	801282e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011292:	e032      	b.n	80112fa <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8011294:	6839      	ldr	r1, [r7, #0]
 8011296:	6878      	ldr	r0, [r7, #4]
 8011298:	f001 fa58 	bl	801274c <USBD_CtlError>
            ret = USBD_FAIL;
 801129c:	2303      	movs	r3, #3
 801129e:	75fb      	strb	r3, [r7, #23]
          break;
 80112a0:	e02b      	b.n	80112fa <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80112a8:	b2db      	uxtb	r3, r3
 80112aa:	2b03      	cmp	r3, #3
 80112ac:	d107      	bne.n	80112be <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80112ae:	f107 030d 	add.w	r3, r7, #13
 80112b2:	2201      	movs	r2, #1
 80112b4:	4619      	mov	r1, r3
 80112b6:	6878      	ldr	r0, [r7, #4]
 80112b8:	f001 fab9 	bl	801282e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80112bc:	e01d      	b.n	80112fa <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80112be:	6839      	ldr	r1, [r7, #0]
 80112c0:	6878      	ldr	r0, [r7, #4]
 80112c2:	f001 fa43 	bl	801274c <USBD_CtlError>
            ret = USBD_FAIL;
 80112c6:	2303      	movs	r3, #3
 80112c8:	75fb      	strb	r3, [r7, #23]
          break;
 80112ca:	e016      	b.n	80112fa <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80112d2:	b2db      	uxtb	r3, r3
 80112d4:	2b03      	cmp	r3, #3
 80112d6:	d00f      	beq.n	80112f8 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80112d8:	6839      	ldr	r1, [r7, #0]
 80112da:	6878      	ldr	r0, [r7, #4]
 80112dc:	f001 fa36 	bl	801274c <USBD_CtlError>
            ret = USBD_FAIL;
 80112e0:	2303      	movs	r3, #3
 80112e2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80112e4:	e008      	b.n	80112f8 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80112e6:	6839      	ldr	r1, [r7, #0]
 80112e8:	6878      	ldr	r0, [r7, #4]
 80112ea:	f001 fa2f 	bl	801274c <USBD_CtlError>
          ret = USBD_FAIL;
 80112ee:	2303      	movs	r3, #3
 80112f0:	75fb      	strb	r3, [r7, #23]
          break;
 80112f2:	e002      	b.n	80112fa <USBD_CDC_Setup+0x176>
          break;
 80112f4:	bf00      	nop
 80112f6:	e008      	b.n	801130a <USBD_CDC_Setup+0x186>
          break;
 80112f8:	bf00      	nop
      }
      break;
 80112fa:	e006      	b.n	801130a <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80112fc:	6839      	ldr	r1, [r7, #0]
 80112fe:	6878      	ldr	r0, [r7, #4]
 8011300:	f001 fa24 	bl	801274c <USBD_CtlError>
      ret = USBD_FAIL;
 8011304:	2303      	movs	r3, #3
 8011306:	75fb      	strb	r3, [r7, #23]
      break;
 8011308:	bf00      	nop
  }

  return (uint8_t)ret;
 801130a:	7dfb      	ldrb	r3, [r7, #23]
}
 801130c:	4618      	mov	r0, r3
 801130e:	3718      	adds	r7, #24
 8011310:	46bd      	mov	sp, r7
 8011312:	bd80      	pop	{r7, pc}

08011314 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011314:	b580      	push	{r7, lr}
 8011316:	b084      	sub	sp, #16
 8011318:	af00      	add	r7, sp, #0
 801131a:	6078      	str	r0, [r7, #4]
 801131c:	460b      	mov	r3, r1
 801131e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011326:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801132e:	2b00      	cmp	r3, #0
 8011330:	d101      	bne.n	8011336 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011332:	2303      	movs	r3, #3
 8011334:	e04f      	b.n	80113d6 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801133c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 801133e:	78fa      	ldrb	r2, [r7, #3]
 8011340:	6879      	ldr	r1, [r7, #4]
 8011342:	4613      	mov	r3, r2
 8011344:	009b      	lsls	r3, r3, #2
 8011346:	4413      	add	r3, r2
 8011348:	009b      	lsls	r3, r3, #2
 801134a:	440b      	add	r3, r1
 801134c:	3318      	adds	r3, #24
 801134e:	681b      	ldr	r3, [r3, #0]
 8011350:	2b00      	cmp	r3, #0
 8011352:	d029      	beq.n	80113a8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8011354:	78fa      	ldrb	r2, [r7, #3]
 8011356:	6879      	ldr	r1, [r7, #4]
 8011358:	4613      	mov	r3, r2
 801135a:	009b      	lsls	r3, r3, #2
 801135c:	4413      	add	r3, r2
 801135e:	009b      	lsls	r3, r3, #2
 8011360:	440b      	add	r3, r1
 8011362:	3318      	adds	r3, #24
 8011364:	681a      	ldr	r2, [r3, #0]
 8011366:	78f9      	ldrb	r1, [r7, #3]
 8011368:	68f8      	ldr	r0, [r7, #12]
 801136a:	460b      	mov	r3, r1
 801136c:	00db      	lsls	r3, r3, #3
 801136e:	440b      	add	r3, r1
 8011370:	009b      	lsls	r3, r3, #2
 8011372:	4403      	add	r3, r0
 8011374:	3348      	adds	r3, #72	; 0x48
 8011376:	681b      	ldr	r3, [r3, #0]
 8011378:	fbb2 f1f3 	udiv	r1, r2, r3
 801137c:	fb01 f303 	mul.w	r3, r1, r3
 8011380:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8011382:	2b00      	cmp	r3, #0
 8011384:	d110      	bne.n	80113a8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8011386:	78fa      	ldrb	r2, [r7, #3]
 8011388:	6879      	ldr	r1, [r7, #4]
 801138a:	4613      	mov	r3, r2
 801138c:	009b      	lsls	r3, r3, #2
 801138e:	4413      	add	r3, r2
 8011390:	009b      	lsls	r3, r3, #2
 8011392:	440b      	add	r3, r1
 8011394:	3318      	adds	r3, #24
 8011396:	2200      	movs	r2, #0
 8011398:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801139a:	78f9      	ldrb	r1, [r7, #3]
 801139c:	2300      	movs	r3, #0
 801139e:	2200      	movs	r2, #0
 80113a0:	6878      	ldr	r0, [r7, #4]
 80113a2:	f004 ff33 	bl	801620c <USBD_LL_Transmit>
 80113a6:	e015      	b.n	80113d4 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80113a8:	68bb      	ldr	r3, [r7, #8]
 80113aa:	2200      	movs	r2, #0
 80113ac:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80113b6:	691b      	ldr	r3, [r3, #16]
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d00b      	beq.n	80113d4 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80113c2:	691b      	ldr	r3, [r3, #16]
 80113c4:	68ba      	ldr	r2, [r7, #8]
 80113c6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80113ca:	68ba      	ldr	r2, [r7, #8]
 80113cc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80113d0:	78fa      	ldrb	r2, [r7, #3]
 80113d2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80113d4:	2300      	movs	r3, #0
}
 80113d6:	4618      	mov	r0, r3
 80113d8:	3710      	adds	r7, #16
 80113da:	46bd      	mov	sp, r7
 80113dc:	bd80      	pop	{r7, pc}

080113de <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80113de:	b580      	push	{r7, lr}
 80113e0:	b084      	sub	sp, #16
 80113e2:	af00      	add	r7, sp, #0
 80113e4:	6078      	str	r0, [r7, #4]
 80113e6:	460b      	mov	r3, r1
 80113e8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80113f0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d101      	bne.n	8011400 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80113fc:	2303      	movs	r3, #3
 80113fe:	e015      	b.n	801142c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8011400:	78fb      	ldrb	r3, [r7, #3]
 8011402:	4619      	mov	r1, r3
 8011404:	6878      	ldr	r0, [r7, #4]
 8011406:	f004 ff71 	bl	80162ec <USBD_LL_GetRxDataSize>
 801140a:	4602      	mov	r2, r0
 801140c:	68fb      	ldr	r3, [r7, #12]
 801140e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011418:	68db      	ldr	r3, [r3, #12]
 801141a:	68fa      	ldr	r2, [r7, #12]
 801141c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8011420:	68fa      	ldr	r2, [r7, #12]
 8011422:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8011426:	4611      	mov	r1, r2
 8011428:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 801142a:	2300      	movs	r3, #0
}
 801142c:	4618      	mov	r0, r3
 801142e:	3710      	adds	r7, #16
 8011430:	46bd      	mov	sp, r7
 8011432:	bd80      	pop	{r7, pc}

08011434 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8011434:	b580      	push	{r7, lr}
 8011436:	b084      	sub	sp, #16
 8011438:	af00      	add	r7, sp, #0
 801143a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011442:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011444:	68fb      	ldr	r3, [r7, #12]
 8011446:	2b00      	cmp	r3, #0
 8011448:	d101      	bne.n	801144e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 801144a:	2303      	movs	r3, #3
 801144c:	e01b      	b.n	8011486 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011454:	2b00      	cmp	r3, #0
 8011456:	d015      	beq.n	8011484 <USBD_CDC_EP0_RxReady+0x50>
 8011458:	68fb      	ldr	r3, [r7, #12]
 801145a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 801145e:	2bff      	cmp	r3, #255	; 0xff
 8011460:	d010      	beq.n	8011484 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011468:	689b      	ldr	r3, [r3, #8]
 801146a:	68fa      	ldr	r2, [r7, #12]
 801146c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8011470:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8011472:	68fa      	ldr	r2, [r7, #12]
 8011474:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8011478:	b292      	uxth	r2, r2
 801147a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801147c:	68fb      	ldr	r3, [r7, #12]
 801147e:	22ff      	movs	r2, #255	; 0xff
 8011480:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8011484:	2300      	movs	r3, #0
}
 8011486:	4618      	mov	r0, r3
 8011488:	3710      	adds	r7, #16
 801148a:	46bd      	mov	sp, r7
 801148c:	bd80      	pop	{r7, pc}
	...

08011490 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8011490:	b480      	push	{r7}
 8011492:	b083      	sub	sp, #12
 8011494:	af00      	add	r7, sp, #0
 8011496:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	2243      	movs	r2, #67	; 0x43
 801149c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801149e:	4b03      	ldr	r3, [pc, #12]	; (80114ac <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80114a0:	4618      	mov	r0, r3
 80114a2:	370c      	adds	r7, #12
 80114a4:	46bd      	mov	sp, r7
 80114a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114aa:	4770      	bx	lr
 80114ac:	20000098 	.word	0x20000098

080114b0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80114b0:	b480      	push	{r7}
 80114b2:	b083      	sub	sp, #12
 80114b4:	af00      	add	r7, sp, #0
 80114b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	2243      	movs	r2, #67	; 0x43
 80114bc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80114be:	4b03      	ldr	r3, [pc, #12]	; (80114cc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80114c0:	4618      	mov	r0, r3
 80114c2:	370c      	adds	r7, #12
 80114c4:	46bd      	mov	sp, r7
 80114c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ca:	4770      	bx	lr
 80114cc:	20000054 	.word	0x20000054

080114d0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80114d0:	b480      	push	{r7}
 80114d2:	b083      	sub	sp, #12
 80114d4:	af00      	add	r7, sp, #0
 80114d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	2243      	movs	r2, #67	; 0x43
 80114dc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80114de:	4b03      	ldr	r3, [pc, #12]	; (80114ec <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80114e0:	4618      	mov	r0, r3
 80114e2:	370c      	adds	r7, #12
 80114e4:	46bd      	mov	sp, r7
 80114e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ea:	4770      	bx	lr
 80114ec:	200000dc 	.word	0x200000dc

080114f0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80114f0:	b480      	push	{r7}
 80114f2:	b083      	sub	sp, #12
 80114f4:	af00      	add	r7, sp, #0
 80114f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	220a      	movs	r2, #10
 80114fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80114fe:	4b03      	ldr	r3, [pc, #12]	; (801150c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8011500:	4618      	mov	r0, r3
 8011502:	370c      	adds	r7, #12
 8011504:	46bd      	mov	sp, r7
 8011506:	f85d 7b04 	ldr.w	r7, [sp], #4
 801150a:	4770      	bx	lr
 801150c:	20000010 	.word	0x20000010

08011510 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8011510:	b480      	push	{r7}
 8011512:	b083      	sub	sp, #12
 8011514:	af00      	add	r7, sp, #0
 8011516:	6078      	str	r0, [r7, #4]
 8011518:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801151a:	683b      	ldr	r3, [r7, #0]
 801151c:	2b00      	cmp	r3, #0
 801151e:	d101      	bne.n	8011524 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8011520:	2303      	movs	r3, #3
 8011522:	e004      	b.n	801152e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	683a      	ldr	r2, [r7, #0]
 8011528:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 801152c:	2300      	movs	r3, #0
}
 801152e:	4618      	mov	r0, r3
 8011530:	370c      	adds	r7, #12
 8011532:	46bd      	mov	sp, r7
 8011534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011538:	4770      	bx	lr

0801153a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801153a:	b480      	push	{r7}
 801153c:	b087      	sub	sp, #28
 801153e:	af00      	add	r7, sp, #0
 8011540:	60f8      	str	r0, [r7, #12]
 8011542:	60b9      	str	r1, [r7, #8]
 8011544:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011546:	68fb      	ldr	r3, [r7, #12]
 8011548:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801154c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 801154e:	697b      	ldr	r3, [r7, #20]
 8011550:	2b00      	cmp	r3, #0
 8011552:	d101      	bne.n	8011558 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8011554:	2303      	movs	r3, #3
 8011556:	e008      	b.n	801156a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8011558:	697b      	ldr	r3, [r7, #20]
 801155a:	68ba      	ldr	r2, [r7, #8]
 801155c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8011560:	697b      	ldr	r3, [r7, #20]
 8011562:	687a      	ldr	r2, [r7, #4]
 8011564:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8011568:	2300      	movs	r3, #0
}
 801156a:	4618      	mov	r0, r3
 801156c:	371c      	adds	r7, #28
 801156e:	46bd      	mov	sp, r7
 8011570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011574:	4770      	bx	lr

08011576 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8011576:	b480      	push	{r7}
 8011578:	b085      	sub	sp, #20
 801157a:	af00      	add	r7, sp, #0
 801157c:	6078      	str	r0, [r7, #4]
 801157e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011586:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011588:	68fb      	ldr	r3, [r7, #12]
 801158a:	2b00      	cmp	r3, #0
 801158c:	d101      	bne.n	8011592 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 801158e:	2303      	movs	r3, #3
 8011590:	e004      	b.n	801159c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	683a      	ldr	r2, [r7, #0]
 8011596:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 801159a:	2300      	movs	r3, #0
}
 801159c:	4618      	mov	r0, r3
 801159e:	3714      	adds	r7, #20
 80115a0:	46bd      	mov	sp, r7
 80115a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115a6:	4770      	bx	lr

080115a8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80115a8:	b580      	push	{r7, lr}
 80115aa:	b084      	sub	sp, #16
 80115ac:	af00      	add	r7, sp, #0
 80115ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80115b6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80115b8:	2301      	movs	r3, #1
 80115ba:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80115c2:	2b00      	cmp	r3, #0
 80115c4:	d101      	bne.n	80115ca <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80115c6:	2303      	movs	r3, #3
 80115c8:	e01a      	b.n	8011600 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80115ca:	68bb      	ldr	r3, [r7, #8]
 80115cc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80115d0:	2b00      	cmp	r3, #0
 80115d2:	d114      	bne.n	80115fe <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80115d4:	68bb      	ldr	r3, [r7, #8]
 80115d6:	2201      	movs	r2, #1
 80115d8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80115dc:	68bb      	ldr	r3, [r7, #8]
 80115de:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80115e6:	68bb      	ldr	r3, [r7, #8]
 80115e8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80115ec:	68bb      	ldr	r3, [r7, #8]
 80115ee:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80115f2:	2181      	movs	r1, #129	; 0x81
 80115f4:	6878      	ldr	r0, [r7, #4]
 80115f6:	f004 fe09 	bl	801620c <USBD_LL_Transmit>

    ret = USBD_OK;
 80115fa:	2300      	movs	r3, #0
 80115fc:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80115fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8011600:	4618      	mov	r0, r3
 8011602:	3710      	adds	r7, #16
 8011604:	46bd      	mov	sp, r7
 8011606:	bd80      	pop	{r7, pc}

08011608 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8011608:	b580      	push	{r7, lr}
 801160a:	b084      	sub	sp, #16
 801160c:	af00      	add	r7, sp, #0
 801160e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011616:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801161e:	2b00      	cmp	r3, #0
 8011620:	d101      	bne.n	8011626 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8011622:	2303      	movs	r3, #3
 8011624:	e016      	b.n	8011654 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	7c1b      	ldrb	r3, [r3, #16]
 801162a:	2b00      	cmp	r3, #0
 801162c:	d109      	bne.n	8011642 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801162e:	68fb      	ldr	r3, [r7, #12]
 8011630:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011634:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011638:	2101      	movs	r1, #1
 801163a:	6878      	ldr	r0, [r7, #4]
 801163c:	f004 fe1e 	bl	801627c <USBD_LL_PrepareReceive>
 8011640:	e007      	b.n	8011652 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011642:	68fb      	ldr	r3, [r7, #12]
 8011644:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011648:	2340      	movs	r3, #64	; 0x40
 801164a:	2101      	movs	r1, #1
 801164c:	6878      	ldr	r0, [r7, #4]
 801164e:	f004 fe15 	bl	801627c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011652:	2300      	movs	r3, #0
}
 8011654:	4618      	mov	r0, r3
 8011656:	3710      	adds	r7, #16
 8011658:	46bd      	mov	sp, r7
 801165a:	bd80      	pop	{r7, pc}

0801165c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801165c:	b580      	push	{r7, lr}
 801165e:	b086      	sub	sp, #24
 8011660:	af00      	add	r7, sp, #0
 8011662:	60f8      	str	r0, [r7, #12]
 8011664:	60b9      	str	r1, [r7, #8]
 8011666:	4613      	mov	r3, r2
 8011668:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801166a:	68fb      	ldr	r3, [r7, #12]
 801166c:	2b00      	cmp	r3, #0
 801166e:	d101      	bne.n	8011674 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8011670:	2303      	movs	r3, #3
 8011672:	e01f      	b.n	80116b4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	2200      	movs	r2, #0
 8011678:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	2200      	movs	r2, #0
 8011680:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8011684:	68fb      	ldr	r3, [r7, #12]
 8011686:	2200      	movs	r2, #0
 8011688:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801168c:	68bb      	ldr	r3, [r7, #8]
 801168e:	2b00      	cmp	r3, #0
 8011690:	d003      	beq.n	801169a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8011692:	68fb      	ldr	r3, [r7, #12]
 8011694:	68ba      	ldr	r2, [r7, #8]
 8011696:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801169a:	68fb      	ldr	r3, [r7, #12]
 801169c:	2201      	movs	r2, #1
 801169e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80116a2:	68fb      	ldr	r3, [r7, #12]
 80116a4:	79fa      	ldrb	r2, [r7, #7]
 80116a6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80116a8:	68f8      	ldr	r0, [r7, #12]
 80116aa:	f004 fbf1 	bl	8015e90 <USBD_LL_Init>
 80116ae:	4603      	mov	r3, r0
 80116b0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80116b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80116b4:	4618      	mov	r0, r3
 80116b6:	3718      	adds	r7, #24
 80116b8:	46bd      	mov	sp, r7
 80116ba:	bd80      	pop	{r7, pc}

080116bc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80116bc:	b580      	push	{r7, lr}
 80116be:	b084      	sub	sp, #16
 80116c0:	af00      	add	r7, sp, #0
 80116c2:	6078      	str	r0, [r7, #4]
 80116c4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80116c6:	2300      	movs	r3, #0
 80116c8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80116ca:	683b      	ldr	r3, [r7, #0]
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d101      	bne.n	80116d4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80116d0:	2303      	movs	r3, #3
 80116d2:	e016      	b.n	8011702 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	683a      	ldr	r2, [r7, #0]
 80116d8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80116e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	d00b      	beq.n	8011700 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80116ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116f0:	f107 020e 	add.w	r2, r7, #14
 80116f4:	4610      	mov	r0, r2
 80116f6:	4798      	blx	r3
 80116f8:	4602      	mov	r2, r0
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8011700:	2300      	movs	r3, #0
}
 8011702:	4618      	mov	r0, r3
 8011704:	3710      	adds	r7, #16
 8011706:	46bd      	mov	sp, r7
 8011708:	bd80      	pop	{r7, pc}

0801170a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801170a:	b580      	push	{r7, lr}
 801170c:	b082      	sub	sp, #8
 801170e:	af00      	add	r7, sp, #0
 8011710:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8011712:	6878      	ldr	r0, [r7, #4]
 8011714:	f004 fc06 	bl	8015f24 <USBD_LL_Start>
 8011718:	4603      	mov	r3, r0
}
 801171a:	4618      	mov	r0, r3
 801171c:	3708      	adds	r7, #8
 801171e:	46bd      	mov	sp, r7
 8011720:	bd80      	pop	{r7, pc}

08011722 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8011722:	b480      	push	{r7}
 8011724:	b083      	sub	sp, #12
 8011726:	af00      	add	r7, sp, #0
 8011728:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801172a:	2300      	movs	r3, #0
}
 801172c:	4618      	mov	r0, r3
 801172e:	370c      	adds	r7, #12
 8011730:	46bd      	mov	sp, r7
 8011732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011736:	4770      	bx	lr

08011738 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011738:	b580      	push	{r7, lr}
 801173a:	b084      	sub	sp, #16
 801173c:	af00      	add	r7, sp, #0
 801173e:	6078      	str	r0, [r7, #4]
 8011740:	460b      	mov	r3, r1
 8011742:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8011744:	2303      	movs	r3, #3
 8011746:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801174e:	2b00      	cmp	r3, #0
 8011750:	d009      	beq.n	8011766 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011758:	681b      	ldr	r3, [r3, #0]
 801175a:	78fa      	ldrb	r2, [r7, #3]
 801175c:	4611      	mov	r1, r2
 801175e:	6878      	ldr	r0, [r7, #4]
 8011760:	4798      	blx	r3
 8011762:	4603      	mov	r3, r0
 8011764:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8011766:	7bfb      	ldrb	r3, [r7, #15]
}
 8011768:	4618      	mov	r0, r3
 801176a:	3710      	adds	r7, #16
 801176c:	46bd      	mov	sp, r7
 801176e:	bd80      	pop	{r7, pc}

08011770 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011770:	b580      	push	{r7, lr}
 8011772:	b082      	sub	sp, #8
 8011774:	af00      	add	r7, sp, #0
 8011776:	6078      	str	r0, [r7, #4]
 8011778:	460b      	mov	r3, r1
 801177a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011782:	2b00      	cmp	r3, #0
 8011784:	d007      	beq.n	8011796 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801178c:	685b      	ldr	r3, [r3, #4]
 801178e:	78fa      	ldrb	r2, [r7, #3]
 8011790:	4611      	mov	r1, r2
 8011792:	6878      	ldr	r0, [r7, #4]
 8011794:	4798      	blx	r3
  }

  return USBD_OK;
 8011796:	2300      	movs	r3, #0
}
 8011798:	4618      	mov	r0, r3
 801179a:	3708      	adds	r7, #8
 801179c:	46bd      	mov	sp, r7
 801179e:	bd80      	pop	{r7, pc}

080117a0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80117a0:	b580      	push	{r7, lr}
 80117a2:	b084      	sub	sp, #16
 80117a4:	af00      	add	r7, sp, #0
 80117a6:	6078      	str	r0, [r7, #4]
 80117a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80117b0:	6839      	ldr	r1, [r7, #0]
 80117b2:	4618      	mov	r0, r3
 80117b4:	f000 ff90 	bl	80126d8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	2201      	movs	r2, #1
 80117bc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80117c6:	461a      	mov	r2, r3
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80117d4:	f003 031f 	and.w	r3, r3, #31
 80117d8:	2b02      	cmp	r3, #2
 80117da:	d01a      	beq.n	8011812 <USBD_LL_SetupStage+0x72>
 80117dc:	2b02      	cmp	r3, #2
 80117de:	d822      	bhi.n	8011826 <USBD_LL_SetupStage+0x86>
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	d002      	beq.n	80117ea <USBD_LL_SetupStage+0x4a>
 80117e4:	2b01      	cmp	r3, #1
 80117e6:	d00a      	beq.n	80117fe <USBD_LL_SetupStage+0x5e>
 80117e8:	e01d      	b.n	8011826 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80117f0:	4619      	mov	r1, r3
 80117f2:	6878      	ldr	r0, [r7, #4]
 80117f4:	f000 fa62 	bl	8011cbc <USBD_StdDevReq>
 80117f8:	4603      	mov	r3, r0
 80117fa:	73fb      	strb	r3, [r7, #15]
      break;
 80117fc:	e020      	b.n	8011840 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011804:	4619      	mov	r1, r3
 8011806:	6878      	ldr	r0, [r7, #4]
 8011808:	f000 fac6 	bl	8011d98 <USBD_StdItfReq>
 801180c:	4603      	mov	r3, r0
 801180e:	73fb      	strb	r3, [r7, #15]
      break;
 8011810:	e016      	b.n	8011840 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011818:	4619      	mov	r1, r3
 801181a:	6878      	ldr	r0, [r7, #4]
 801181c:	f000 fb05 	bl	8011e2a <USBD_StdEPReq>
 8011820:	4603      	mov	r3, r0
 8011822:	73fb      	strb	r3, [r7, #15]
      break;
 8011824:	e00c      	b.n	8011840 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 801182c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011830:	b2db      	uxtb	r3, r3
 8011832:	4619      	mov	r1, r3
 8011834:	6878      	ldr	r0, [r7, #4]
 8011836:	f004 fc1b 	bl	8016070 <USBD_LL_StallEP>
 801183a:	4603      	mov	r3, r0
 801183c:	73fb      	strb	r3, [r7, #15]
      break;
 801183e:	bf00      	nop
  }

  return ret;
 8011840:	7bfb      	ldrb	r3, [r7, #15]
}
 8011842:	4618      	mov	r0, r3
 8011844:	3710      	adds	r7, #16
 8011846:	46bd      	mov	sp, r7
 8011848:	bd80      	pop	{r7, pc}

0801184a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801184a:	b580      	push	{r7, lr}
 801184c:	b086      	sub	sp, #24
 801184e:	af00      	add	r7, sp, #0
 8011850:	60f8      	str	r0, [r7, #12]
 8011852:	460b      	mov	r3, r1
 8011854:	607a      	str	r2, [r7, #4]
 8011856:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011858:	7afb      	ldrb	r3, [r7, #11]
 801185a:	2b00      	cmp	r3, #0
 801185c:	d138      	bne.n	80118d0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 801185e:	68fb      	ldr	r3, [r7, #12]
 8011860:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8011864:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8011866:	68fb      	ldr	r3, [r7, #12]
 8011868:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801186c:	2b03      	cmp	r3, #3
 801186e:	d14a      	bne.n	8011906 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8011870:	693b      	ldr	r3, [r7, #16]
 8011872:	689a      	ldr	r2, [r3, #8]
 8011874:	693b      	ldr	r3, [r7, #16]
 8011876:	68db      	ldr	r3, [r3, #12]
 8011878:	429a      	cmp	r2, r3
 801187a:	d913      	bls.n	80118a4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801187c:	693b      	ldr	r3, [r7, #16]
 801187e:	689a      	ldr	r2, [r3, #8]
 8011880:	693b      	ldr	r3, [r7, #16]
 8011882:	68db      	ldr	r3, [r3, #12]
 8011884:	1ad2      	subs	r2, r2, r3
 8011886:	693b      	ldr	r3, [r7, #16]
 8011888:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801188a:	693b      	ldr	r3, [r7, #16]
 801188c:	68da      	ldr	r2, [r3, #12]
 801188e:	693b      	ldr	r3, [r7, #16]
 8011890:	689b      	ldr	r3, [r3, #8]
 8011892:	4293      	cmp	r3, r2
 8011894:	bf28      	it	cs
 8011896:	4613      	movcs	r3, r2
 8011898:	461a      	mov	r2, r3
 801189a:	6879      	ldr	r1, [r7, #4]
 801189c:	68f8      	ldr	r0, [r7, #12]
 801189e:	f001 f80f 	bl	80128c0 <USBD_CtlContinueRx>
 80118a2:	e030      	b.n	8011906 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80118a4:	68fb      	ldr	r3, [r7, #12]
 80118a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80118aa:	b2db      	uxtb	r3, r3
 80118ac:	2b03      	cmp	r3, #3
 80118ae:	d10b      	bne.n	80118c8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80118b6:	691b      	ldr	r3, [r3, #16]
 80118b8:	2b00      	cmp	r3, #0
 80118ba:	d005      	beq.n	80118c8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80118bc:	68fb      	ldr	r3, [r7, #12]
 80118be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80118c2:	691b      	ldr	r3, [r3, #16]
 80118c4:	68f8      	ldr	r0, [r7, #12]
 80118c6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80118c8:	68f8      	ldr	r0, [r7, #12]
 80118ca:	f001 f80a 	bl	80128e2 <USBD_CtlSendStatus>
 80118ce:	e01a      	b.n	8011906 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80118d0:	68fb      	ldr	r3, [r7, #12]
 80118d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80118d6:	b2db      	uxtb	r3, r3
 80118d8:	2b03      	cmp	r3, #3
 80118da:	d114      	bne.n	8011906 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80118dc:	68fb      	ldr	r3, [r7, #12]
 80118de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80118e2:	699b      	ldr	r3, [r3, #24]
 80118e4:	2b00      	cmp	r3, #0
 80118e6:	d00e      	beq.n	8011906 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80118e8:	68fb      	ldr	r3, [r7, #12]
 80118ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80118ee:	699b      	ldr	r3, [r3, #24]
 80118f0:	7afa      	ldrb	r2, [r7, #11]
 80118f2:	4611      	mov	r1, r2
 80118f4:	68f8      	ldr	r0, [r7, #12]
 80118f6:	4798      	blx	r3
 80118f8:	4603      	mov	r3, r0
 80118fa:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80118fc:	7dfb      	ldrb	r3, [r7, #23]
 80118fe:	2b00      	cmp	r3, #0
 8011900:	d001      	beq.n	8011906 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8011902:	7dfb      	ldrb	r3, [r7, #23]
 8011904:	e000      	b.n	8011908 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8011906:	2300      	movs	r3, #0
}
 8011908:	4618      	mov	r0, r3
 801190a:	3718      	adds	r7, #24
 801190c:	46bd      	mov	sp, r7
 801190e:	bd80      	pop	{r7, pc}

08011910 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8011910:	b580      	push	{r7, lr}
 8011912:	b086      	sub	sp, #24
 8011914:	af00      	add	r7, sp, #0
 8011916:	60f8      	str	r0, [r7, #12]
 8011918:	460b      	mov	r3, r1
 801191a:	607a      	str	r2, [r7, #4]
 801191c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 801191e:	7afb      	ldrb	r3, [r7, #11]
 8011920:	2b00      	cmp	r3, #0
 8011922:	d16b      	bne.n	80119fc <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8011924:	68fb      	ldr	r3, [r7, #12]
 8011926:	3314      	adds	r3, #20
 8011928:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801192a:	68fb      	ldr	r3, [r7, #12]
 801192c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011930:	2b02      	cmp	r3, #2
 8011932:	d156      	bne.n	80119e2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8011934:	693b      	ldr	r3, [r7, #16]
 8011936:	689a      	ldr	r2, [r3, #8]
 8011938:	693b      	ldr	r3, [r7, #16]
 801193a:	68db      	ldr	r3, [r3, #12]
 801193c:	429a      	cmp	r2, r3
 801193e:	d914      	bls.n	801196a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011940:	693b      	ldr	r3, [r7, #16]
 8011942:	689a      	ldr	r2, [r3, #8]
 8011944:	693b      	ldr	r3, [r7, #16]
 8011946:	68db      	ldr	r3, [r3, #12]
 8011948:	1ad2      	subs	r2, r2, r3
 801194a:	693b      	ldr	r3, [r7, #16]
 801194c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801194e:	693b      	ldr	r3, [r7, #16]
 8011950:	689b      	ldr	r3, [r3, #8]
 8011952:	461a      	mov	r2, r3
 8011954:	6879      	ldr	r1, [r7, #4]
 8011956:	68f8      	ldr	r0, [r7, #12]
 8011958:	f000 ff84 	bl	8012864 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801195c:	2300      	movs	r3, #0
 801195e:	2200      	movs	r2, #0
 8011960:	2100      	movs	r1, #0
 8011962:	68f8      	ldr	r0, [r7, #12]
 8011964:	f004 fc8a 	bl	801627c <USBD_LL_PrepareReceive>
 8011968:	e03b      	b.n	80119e2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801196a:	693b      	ldr	r3, [r7, #16]
 801196c:	68da      	ldr	r2, [r3, #12]
 801196e:	693b      	ldr	r3, [r7, #16]
 8011970:	689b      	ldr	r3, [r3, #8]
 8011972:	429a      	cmp	r2, r3
 8011974:	d11c      	bne.n	80119b0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8011976:	693b      	ldr	r3, [r7, #16]
 8011978:	685a      	ldr	r2, [r3, #4]
 801197a:	693b      	ldr	r3, [r7, #16]
 801197c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801197e:	429a      	cmp	r2, r3
 8011980:	d316      	bcc.n	80119b0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8011982:	693b      	ldr	r3, [r7, #16]
 8011984:	685a      	ldr	r2, [r3, #4]
 8011986:	68fb      	ldr	r3, [r7, #12]
 8011988:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 801198c:	429a      	cmp	r2, r3
 801198e:	d20f      	bcs.n	80119b0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8011990:	2200      	movs	r2, #0
 8011992:	2100      	movs	r1, #0
 8011994:	68f8      	ldr	r0, [r7, #12]
 8011996:	f000 ff65 	bl	8012864 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801199a:	68fb      	ldr	r3, [r7, #12]
 801199c:	2200      	movs	r2, #0
 801199e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80119a2:	2300      	movs	r3, #0
 80119a4:	2200      	movs	r2, #0
 80119a6:	2100      	movs	r1, #0
 80119a8:	68f8      	ldr	r0, [r7, #12]
 80119aa:	f004 fc67 	bl	801627c <USBD_LL_PrepareReceive>
 80119ae:	e018      	b.n	80119e2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80119b0:	68fb      	ldr	r3, [r7, #12]
 80119b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80119b6:	b2db      	uxtb	r3, r3
 80119b8:	2b03      	cmp	r3, #3
 80119ba:	d10b      	bne.n	80119d4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80119bc:	68fb      	ldr	r3, [r7, #12]
 80119be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80119c2:	68db      	ldr	r3, [r3, #12]
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	d005      	beq.n	80119d4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80119ce:	68db      	ldr	r3, [r3, #12]
 80119d0:	68f8      	ldr	r0, [r7, #12]
 80119d2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80119d4:	2180      	movs	r1, #128	; 0x80
 80119d6:	68f8      	ldr	r0, [r7, #12]
 80119d8:	f004 fb4a 	bl	8016070 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80119dc:	68f8      	ldr	r0, [r7, #12]
 80119de:	f000 ff93 	bl	8012908 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80119e2:	68fb      	ldr	r3, [r7, #12]
 80119e4:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80119e8:	2b01      	cmp	r3, #1
 80119ea:	d122      	bne.n	8011a32 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80119ec:	68f8      	ldr	r0, [r7, #12]
 80119ee:	f7ff fe98 	bl	8011722 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80119f2:	68fb      	ldr	r3, [r7, #12]
 80119f4:	2200      	movs	r2, #0
 80119f6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80119fa:	e01a      	b.n	8011a32 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011a02:	b2db      	uxtb	r3, r3
 8011a04:	2b03      	cmp	r3, #3
 8011a06:	d114      	bne.n	8011a32 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8011a08:	68fb      	ldr	r3, [r7, #12]
 8011a0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a0e:	695b      	ldr	r3, [r3, #20]
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d00e      	beq.n	8011a32 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8011a14:	68fb      	ldr	r3, [r7, #12]
 8011a16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a1a:	695b      	ldr	r3, [r3, #20]
 8011a1c:	7afa      	ldrb	r2, [r7, #11]
 8011a1e:	4611      	mov	r1, r2
 8011a20:	68f8      	ldr	r0, [r7, #12]
 8011a22:	4798      	blx	r3
 8011a24:	4603      	mov	r3, r0
 8011a26:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8011a28:	7dfb      	ldrb	r3, [r7, #23]
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d001      	beq.n	8011a32 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8011a2e:	7dfb      	ldrb	r3, [r7, #23]
 8011a30:	e000      	b.n	8011a34 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8011a32:	2300      	movs	r3, #0
}
 8011a34:	4618      	mov	r0, r3
 8011a36:	3718      	adds	r7, #24
 8011a38:	46bd      	mov	sp, r7
 8011a3a:	bd80      	pop	{r7, pc}

08011a3c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8011a3c:	b580      	push	{r7, lr}
 8011a3e:	b082      	sub	sp, #8
 8011a40:	af00      	add	r7, sp, #0
 8011a42:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	2201      	movs	r2, #1
 8011a48:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	2200      	movs	r2, #0
 8011a50:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	2200      	movs	r2, #0
 8011a58:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	2200      	movs	r2, #0
 8011a5e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a68:	2b00      	cmp	r3, #0
 8011a6a:	d101      	bne.n	8011a70 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8011a6c:	2303      	movs	r3, #3
 8011a6e:	e02f      	b.n	8011ad0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d00f      	beq.n	8011a9a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a80:	685b      	ldr	r3, [r3, #4]
 8011a82:	2b00      	cmp	r3, #0
 8011a84:	d009      	beq.n	8011a9a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a8c:	685b      	ldr	r3, [r3, #4]
 8011a8e:	687a      	ldr	r2, [r7, #4]
 8011a90:	6852      	ldr	r2, [r2, #4]
 8011a92:	b2d2      	uxtb	r2, r2
 8011a94:	4611      	mov	r1, r2
 8011a96:	6878      	ldr	r0, [r7, #4]
 8011a98:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011a9a:	2340      	movs	r3, #64	; 0x40
 8011a9c:	2200      	movs	r2, #0
 8011a9e:	2100      	movs	r1, #0
 8011aa0:	6878      	ldr	r0, [r7, #4]
 8011aa2:	f004 fa71 	bl	8015f88 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	2201      	movs	r2, #1
 8011aaa:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	2240      	movs	r2, #64	; 0x40
 8011ab2:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011ab6:	2340      	movs	r3, #64	; 0x40
 8011ab8:	2200      	movs	r2, #0
 8011aba:	2180      	movs	r1, #128	; 0x80
 8011abc:	6878      	ldr	r0, [r7, #4]
 8011abe:	f004 fa63 	bl	8015f88 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	2201      	movs	r2, #1
 8011ac6:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	2240      	movs	r2, #64	; 0x40
 8011acc:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8011ace:	2300      	movs	r3, #0
}
 8011ad0:	4618      	mov	r0, r3
 8011ad2:	3708      	adds	r7, #8
 8011ad4:	46bd      	mov	sp, r7
 8011ad6:	bd80      	pop	{r7, pc}

08011ad8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8011ad8:	b480      	push	{r7}
 8011ada:	b083      	sub	sp, #12
 8011adc:	af00      	add	r7, sp, #0
 8011ade:	6078      	str	r0, [r7, #4]
 8011ae0:	460b      	mov	r3, r1
 8011ae2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	78fa      	ldrb	r2, [r7, #3]
 8011ae8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8011aea:	2300      	movs	r3, #0
}
 8011aec:	4618      	mov	r0, r3
 8011aee:	370c      	adds	r7, #12
 8011af0:	46bd      	mov	sp, r7
 8011af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011af6:	4770      	bx	lr

08011af8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8011af8:	b480      	push	{r7}
 8011afa:	b083      	sub	sp, #12
 8011afc:	af00      	add	r7, sp, #0
 8011afe:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011b06:	b2da      	uxtb	r2, r3
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	2204      	movs	r2, #4
 8011b12:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8011b16:	2300      	movs	r3, #0
}
 8011b18:	4618      	mov	r0, r3
 8011b1a:	370c      	adds	r7, #12
 8011b1c:	46bd      	mov	sp, r7
 8011b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b22:	4770      	bx	lr

08011b24 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8011b24:	b480      	push	{r7}
 8011b26:	b083      	sub	sp, #12
 8011b28:	af00      	add	r7, sp, #0
 8011b2a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011b32:	b2db      	uxtb	r3, r3
 8011b34:	2b04      	cmp	r3, #4
 8011b36:	d106      	bne.n	8011b46 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8011b3e:	b2da      	uxtb	r2, r3
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8011b46:	2300      	movs	r3, #0
}
 8011b48:	4618      	mov	r0, r3
 8011b4a:	370c      	adds	r7, #12
 8011b4c:	46bd      	mov	sp, r7
 8011b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b52:	4770      	bx	lr

08011b54 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8011b54:	b580      	push	{r7, lr}
 8011b56:	b082      	sub	sp, #8
 8011b58:	af00      	add	r7, sp, #0
 8011b5a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011b62:	2b00      	cmp	r3, #0
 8011b64:	d101      	bne.n	8011b6a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8011b66:	2303      	movs	r3, #3
 8011b68:	e012      	b.n	8011b90 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011b6a:	687b      	ldr	r3, [r7, #4]
 8011b6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011b70:	b2db      	uxtb	r3, r3
 8011b72:	2b03      	cmp	r3, #3
 8011b74:	d10b      	bne.n	8011b8e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011b7c:	69db      	ldr	r3, [r3, #28]
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d005      	beq.n	8011b8e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011b88:	69db      	ldr	r3, [r3, #28]
 8011b8a:	6878      	ldr	r0, [r7, #4]
 8011b8c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011b8e:	2300      	movs	r3, #0
}
 8011b90:	4618      	mov	r0, r3
 8011b92:	3708      	adds	r7, #8
 8011b94:	46bd      	mov	sp, r7
 8011b96:	bd80      	pop	{r7, pc}

08011b98 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8011b98:	b580      	push	{r7, lr}
 8011b9a:	b082      	sub	sp, #8
 8011b9c:	af00      	add	r7, sp, #0
 8011b9e:	6078      	str	r0, [r7, #4]
 8011ba0:	460b      	mov	r3, r1
 8011ba2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d101      	bne.n	8011bb2 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8011bae:	2303      	movs	r3, #3
 8011bb0:	e014      	b.n	8011bdc <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011bb2:	687b      	ldr	r3, [r7, #4]
 8011bb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011bb8:	b2db      	uxtb	r3, r3
 8011bba:	2b03      	cmp	r3, #3
 8011bbc:	d10d      	bne.n	8011bda <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011bc4:	6a1b      	ldr	r3, [r3, #32]
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d007      	beq.n	8011bda <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011bd0:	6a1b      	ldr	r3, [r3, #32]
 8011bd2:	78fa      	ldrb	r2, [r7, #3]
 8011bd4:	4611      	mov	r1, r2
 8011bd6:	6878      	ldr	r0, [r7, #4]
 8011bd8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011bda:	2300      	movs	r3, #0
}
 8011bdc:	4618      	mov	r0, r3
 8011bde:	3708      	adds	r7, #8
 8011be0:	46bd      	mov	sp, r7
 8011be2:	bd80      	pop	{r7, pc}

08011be4 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8011be4:	b580      	push	{r7, lr}
 8011be6:	b082      	sub	sp, #8
 8011be8:	af00      	add	r7, sp, #0
 8011bea:	6078      	str	r0, [r7, #4]
 8011bec:	460b      	mov	r3, r1
 8011bee:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d101      	bne.n	8011bfe <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8011bfa:	2303      	movs	r3, #3
 8011bfc:	e014      	b.n	8011c28 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011c04:	b2db      	uxtb	r3, r3
 8011c06:	2b03      	cmp	r3, #3
 8011c08:	d10d      	bne.n	8011c26 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011c12:	2b00      	cmp	r3, #0
 8011c14:	d007      	beq.n	8011c26 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011c1e:	78fa      	ldrb	r2, [r7, #3]
 8011c20:	4611      	mov	r1, r2
 8011c22:	6878      	ldr	r0, [r7, #4]
 8011c24:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011c26:	2300      	movs	r3, #0
}
 8011c28:	4618      	mov	r0, r3
 8011c2a:	3708      	adds	r7, #8
 8011c2c:	46bd      	mov	sp, r7
 8011c2e:	bd80      	pop	{r7, pc}

08011c30 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8011c30:	b480      	push	{r7}
 8011c32:	b083      	sub	sp, #12
 8011c34:	af00      	add	r7, sp, #0
 8011c36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011c38:	2300      	movs	r3, #0
}
 8011c3a:	4618      	mov	r0, r3
 8011c3c:	370c      	adds	r7, #12
 8011c3e:	46bd      	mov	sp, r7
 8011c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c44:	4770      	bx	lr

08011c46 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8011c46:	b580      	push	{r7, lr}
 8011c48:	b082      	sub	sp, #8
 8011c4a:	af00      	add	r7, sp, #0
 8011c4c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	2201      	movs	r2, #1
 8011c52:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	d009      	beq.n	8011c74 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c66:	685b      	ldr	r3, [r3, #4]
 8011c68:	687a      	ldr	r2, [r7, #4]
 8011c6a:	6852      	ldr	r2, [r2, #4]
 8011c6c:	b2d2      	uxtb	r2, r2
 8011c6e:	4611      	mov	r1, r2
 8011c70:	6878      	ldr	r0, [r7, #4]
 8011c72:	4798      	blx	r3
  }

  return USBD_OK;
 8011c74:	2300      	movs	r3, #0
}
 8011c76:	4618      	mov	r0, r3
 8011c78:	3708      	adds	r7, #8
 8011c7a:	46bd      	mov	sp, r7
 8011c7c:	bd80      	pop	{r7, pc}

08011c7e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8011c7e:	b480      	push	{r7}
 8011c80:	b087      	sub	sp, #28
 8011c82:	af00      	add	r7, sp, #0
 8011c84:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8011c8a:	697b      	ldr	r3, [r7, #20]
 8011c8c:	781b      	ldrb	r3, [r3, #0]
 8011c8e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8011c90:	697b      	ldr	r3, [r7, #20]
 8011c92:	3301      	adds	r3, #1
 8011c94:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8011c96:	697b      	ldr	r3, [r7, #20]
 8011c98:	781b      	ldrb	r3, [r3, #0]
 8011c9a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8011c9c:	8a3b      	ldrh	r3, [r7, #16]
 8011c9e:	021b      	lsls	r3, r3, #8
 8011ca0:	b21a      	sxth	r2, r3
 8011ca2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011ca6:	4313      	orrs	r3, r2
 8011ca8:	b21b      	sxth	r3, r3
 8011caa:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8011cac:	89fb      	ldrh	r3, [r7, #14]
}
 8011cae:	4618      	mov	r0, r3
 8011cb0:	371c      	adds	r7, #28
 8011cb2:	46bd      	mov	sp, r7
 8011cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cb8:	4770      	bx	lr
	...

08011cbc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011cbc:	b580      	push	{r7, lr}
 8011cbe:	b084      	sub	sp, #16
 8011cc0:	af00      	add	r7, sp, #0
 8011cc2:	6078      	str	r0, [r7, #4]
 8011cc4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011cc6:	2300      	movs	r3, #0
 8011cc8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011cca:	683b      	ldr	r3, [r7, #0]
 8011ccc:	781b      	ldrb	r3, [r3, #0]
 8011cce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011cd2:	2b40      	cmp	r3, #64	; 0x40
 8011cd4:	d005      	beq.n	8011ce2 <USBD_StdDevReq+0x26>
 8011cd6:	2b40      	cmp	r3, #64	; 0x40
 8011cd8:	d853      	bhi.n	8011d82 <USBD_StdDevReq+0xc6>
 8011cda:	2b00      	cmp	r3, #0
 8011cdc:	d00b      	beq.n	8011cf6 <USBD_StdDevReq+0x3a>
 8011cde:	2b20      	cmp	r3, #32
 8011ce0:	d14f      	bne.n	8011d82 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011ce8:	689b      	ldr	r3, [r3, #8]
 8011cea:	6839      	ldr	r1, [r7, #0]
 8011cec:	6878      	ldr	r0, [r7, #4]
 8011cee:	4798      	blx	r3
 8011cf0:	4603      	mov	r3, r0
 8011cf2:	73fb      	strb	r3, [r7, #15]
      break;
 8011cf4:	e04a      	b.n	8011d8c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011cf6:	683b      	ldr	r3, [r7, #0]
 8011cf8:	785b      	ldrb	r3, [r3, #1]
 8011cfa:	2b09      	cmp	r3, #9
 8011cfc:	d83b      	bhi.n	8011d76 <USBD_StdDevReq+0xba>
 8011cfe:	a201      	add	r2, pc, #4	; (adr r2, 8011d04 <USBD_StdDevReq+0x48>)
 8011d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d04:	08011d59 	.word	0x08011d59
 8011d08:	08011d6d 	.word	0x08011d6d
 8011d0c:	08011d77 	.word	0x08011d77
 8011d10:	08011d63 	.word	0x08011d63
 8011d14:	08011d77 	.word	0x08011d77
 8011d18:	08011d37 	.word	0x08011d37
 8011d1c:	08011d2d 	.word	0x08011d2d
 8011d20:	08011d77 	.word	0x08011d77
 8011d24:	08011d4f 	.word	0x08011d4f
 8011d28:	08011d41 	.word	0x08011d41
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8011d2c:	6839      	ldr	r1, [r7, #0]
 8011d2e:	6878      	ldr	r0, [r7, #4]
 8011d30:	f000 f9de 	bl	80120f0 <USBD_GetDescriptor>
          break;
 8011d34:	e024      	b.n	8011d80 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8011d36:	6839      	ldr	r1, [r7, #0]
 8011d38:	6878      	ldr	r0, [r7, #4]
 8011d3a:	f000 fb43 	bl	80123c4 <USBD_SetAddress>
          break;
 8011d3e:	e01f      	b.n	8011d80 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8011d40:	6839      	ldr	r1, [r7, #0]
 8011d42:	6878      	ldr	r0, [r7, #4]
 8011d44:	f000 fb82 	bl	801244c <USBD_SetConfig>
 8011d48:	4603      	mov	r3, r0
 8011d4a:	73fb      	strb	r3, [r7, #15]
          break;
 8011d4c:	e018      	b.n	8011d80 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8011d4e:	6839      	ldr	r1, [r7, #0]
 8011d50:	6878      	ldr	r0, [r7, #4]
 8011d52:	f000 fc21 	bl	8012598 <USBD_GetConfig>
          break;
 8011d56:	e013      	b.n	8011d80 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8011d58:	6839      	ldr	r1, [r7, #0]
 8011d5a:	6878      	ldr	r0, [r7, #4]
 8011d5c:	f000 fc52 	bl	8012604 <USBD_GetStatus>
          break;
 8011d60:	e00e      	b.n	8011d80 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8011d62:	6839      	ldr	r1, [r7, #0]
 8011d64:	6878      	ldr	r0, [r7, #4]
 8011d66:	f000 fc81 	bl	801266c <USBD_SetFeature>
          break;
 8011d6a:	e009      	b.n	8011d80 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8011d6c:	6839      	ldr	r1, [r7, #0]
 8011d6e:	6878      	ldr	r0, [r7, #4]
 8011d70:	f000 fc90 	bl	8012694 <USBD_ClrFeature>
          break;
 8011d74:	e004      	b.n	8011d80 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8011d76:	6839      	ldr	r1, [r7, #0]
 8011d78:	6878      	ldr	r0, [r7, #4]
 8011d7a:	f000 fce7 	bl	801274c <USBD_CtlError>
          break;
 8011d7e:	bf00      	nop
      }
      break;
 8011d80:	e004      	b.n	8011d8c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8011d82:	6839      	ldr	r1, [r7, #0]
 8011d84:	6878      	ldr	r0, [r7, #4]
 8011d86:	f000 fce1 	bl	801274c <USBD_CtlError>
      break;
 8011d8a:	bf00      	nop
  }

  return ret;
 8011d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d8e:	4618      	mov	r0, r3
 8011d90:	3710      	adds	r7, #16
 8011d92:	46bd      	mov	sp, r7
 8011d94:	bd80      	pop	{r7, pc}
 8011d96:	bf00      	nop

08011d98 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011d98:	b580      	push	{r7, lr}
 8011d9a:	b084      	sub	sp, #16
 8011d9c:	af00      	add	r7, sp, #0
 8011d9e:	6078      	str	r0, [r7, #4]
 8011da0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011da2:	2300      	movs	r3, #0
 8011da4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011da6:	683b      	ldr	r3, [r7, #0]
 8011da8:	781b      	ldrb	r3, [r3, #0]
 8011daa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011dae:	2b40      	cmp	r3, #64	; 0x40
 8011db0:	d005      	beq.n	8011dbe <USBD_StdItfReq+0x26>
 8011db2:	2b40      	cmp	r3, #64	; 0x40
 8011db4:	d82f      	bhi.n	8011e16 <USBD_StdItfReq+0x7e>
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d001      	beq.n	8011dbe <USBD_StdItfReq+0x26>
 8011dba:	2b20      	cmp	r3, #32
 8011dbc:	d12b      	bne.n	8011e16 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011dc4:	b2db      	uxtb	r3, r3
 8011dc6:	3b01      	subs	r3, #1
 8011dc8:	2b02      	cmp	r3, #2
 8011dca:	d81d      	bhi.n	8011e08 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8011dcc:	683b      	ldr	r3, [r7, #0]
 8011dce:	889b      	ldrh	r3, [r3, #4]
 8011dd0:	b2db      	uxtb	r3, r3
 8011dd2:	2b01      	cmp	r3, #1
 8011dd4:	d813      	bhi.n	8011dfe <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011ddc:	689b      	ldr	r3, [r3, #8]
 8011dde:	6839      	ldr	r1, [r7, #0]
 8011de0:	6878      	ldr	r0, [r7, #4]
 8011de2:	4798      	blx	r3
 8011de4:	4603      	mov	r3, r0
 8011de6:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8011de8:	683b      	ldr	r3, [r7, #0]
 8011dea:	88db      	ldrh	r3, [r3, #6]
 8011dec:	2b00      	cmp	r3, #0
 8011dee:	d110      	bne.n	8011e12 <USBD_StdItfReq+0x7a>
 8011df0:	7bfb      	ldrb	r3, [r7, #15]
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d10d      	bne.n	8011e12 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8011df6:	6878      	ldr	r0, [r7, #4]
 8011df8:	f000 fd73 	bl	80128e2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8011dfc:	e009      	b.n	8011e12 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8011dfe:	6839      	ldr	r1, [r7, #0]
 8011e00:	6878      	ldr	r0, [r7, #4]
 8011e02:	f000 fca3 	bl	801274c <USBD_CtlError>
          break;
 8011e06:	e004      	b.n	8011e12 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8011e08:	6839      	ldr	r1, [r7, #0]
 8011e0a:	6878      	ldr	r0, [r7, #4]
 8011e0c:	f000 fc9e 	bl	801274c <USBD_CtlError>
          break;
 8011e10:	e000      	b.n	8011e14 <USBD_StdItfReq+0x7c>
          break;
 8011e12:	bf00      	nop
      }
      break;
 8011e14:	e004      	b.n	8011e20 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8011e16:	6839      	ldr	r1, [r7, #0]
 8011e18:	6878      	ldr	r0, [r7, #4]
 8011e1a:	f000 fc97 	bl	801274c <USBD_CtlError>
      break;
 8011e1e:	bf00      	nop
  }

  return ret;
 8011e20:	7bfb      	ldrb	r3, [r7, #15]
}
 8011e22:	4618      	mov	r0, r3
 8011e24:	3710      	adds	r7, #16
 8011e26:	46bd      	mov	sp, r7
 8011e28:	bd80      	pop	{r7, pc}

08011e2a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011e2a:	b580      	push	{r7, lr}
 8011e2c:	b084      	sub	sp, #16
 8011e2e:	af00      	add	r7, sp, #0
 8011e30:	6078      	str	r0, [r7, #4]
 8011e32:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8011e34:	2300      	movs	r3, #0
 8011e36:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8011e38:	683b      	ldr	r3, [r7, #0]
 8011e3a:	889b      	ldrh	r3, [r3, #4]
 8011e3c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011e3e:	683b      	ldr	r3, [r7, #0]
 8011e40:	781b      	ldrb	r3, [r3, #0]
 8011e42:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011e46:	2b40      	cmp	r3, #64	; 0x40
 8011e48:	d007      	beq.n	8011e5a <USBD_StdEPReq+0x30>
 8011e4a:	2b40      	cmp	r3, #64	; 0x40
 8011e4c:	f200 8145 	bhi.w	80120da <USBD_StdEPReq+0x2b0>
 8011e50:	2b00      	cmp	r3, #0
 8011e52:	d00c      	beq.n	8011e6e <USBD_StdEPReq+0x44>
 8011e54:	2b20      	cmp	r3, #32
 8011e56:	f040 8140 	bne.w	80120da <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011e60:	689b      	ldr	r3, [r3, #8]
 8011e62:	6839      	ldr	r1, [r7, #0]
 8011e64:	6878      	ldr	r0, [r7, #4]
 8011e66:	4798      	blx	r3
 8011e68:	4603      	mov	r3, r0
 8011e6a:	73fb      	strb	r3, [r7, #15]
      break;
 8011e6c:	e13a      	b.n	80120e4 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011e6e:	683b      	ldr	r3, [r7, #0]
 8011e70:	785b      	ldrb	r3, [r3, #1]
 8011e72:	2b03      	cmp	r3, #3
 8011e74:	d007      	beq.n	8011e86 <USBD_StdEPReq+0x5c>
 8011e76:	2b03      	cmp	r3, #3
 8011e78:	f300 8129 	bgt.w	80120ce <USBD_StdEPReq+0x2a4>
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	d07f      	beq.n	8011f80 <USBD_StdEPReq+0x156>
 8011e80:	2b01      	cmp	r3, #1
 8011e82:	d03c      	beq.n	8011efe <USBD_StdEPReq+0xd4>
 8011e84:	e123      	b.n	80120ce <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011e8c:	b2db      	uxtb	r3, r3
 8011e8e:	2b02      	cmp	r3, #2
 8011e90:	d002      	beq.n	8011e98 <USBD_StdEPReq+0x6e>
 8011e92:	2b03      	cmp	r3, #3
 8011e94:	d016      	beq.n	8011ec4 <USBD_StdEPReq+0x9a>
 8011e96:	e02c      	b.n	8011ef2 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011e98:	7bbb      	ldrb	r3, [r7, #14]
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d00d      	beq.n	8011eba <USBD_StdEPReq+0x90>
 8011e9e:	7bbb      	ldrb	r3, [r7, #14]
 8011ea0:	2b80      	cmp	r3, #128	; 0x80
 8011ea2:	d00a      	beq.n	8011eba <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011ea4:	7bbb      	ldrb	r3, [r7, #14]
 8011ea6:	4619      	mov	r1, r3
 8011ea8:	6878      	ldr	r0, [r7, #4]
 8011eaa:	f004 f8e1 	bl	8016070 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011eae:	2180      	movs	r1, #128	; 0x80
 8011eb0:	6878      	ldr	r0, [r7, #4]
 8011eb2:	f004 f8dd 	bl	8016070 <USBD_LL_StallEP>
 8011eb6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011eb8:	e020      	b.n	8011efc <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8011eba:	6839      	ldr	r1, [r7, #0]
 8011ebc:	6878      	ldr	r0, [r7, #4]
 8011ebe:	f000 fc45 	bl	801274c <USBD_CtlError>
              break;
 8011ec2:	e01b      	b.n	8011efc <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011ec4:	683b      	ldr	r3, [r7, #0]
 8011ec6:	885b      	ldrh	r3, [r3, #2]
 8011ec8:	2b00      	cmp	r3, #0
 8011eca:	d10e      	bne.n	8011eea <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8011ecc:	7bbb      	ldrb	r3, [r7, #14]
 8011ece:	2b00      	cmp	r3, #0
 8011ed0:	d00b      	beq.n	8011eea <USBD_StdEPReq+0xc0>
 8011ed2:	7bbb      	ldrb	r3, [r7, #14]
 8011ed4:	2b80      	cmp	r3, #128	; 0x80
 8011ed6:	d008      	beq.n	8011eea <USBD_StdEPReq+0xc0>
 8011ed8:	683b      	ldr	r3, [r7, #0]
 8011eda:	88db      	ldrh	r3, [r3, #6]
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	d104      	bne.n	8011eea <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8011ee0:	7bbb      	ldrb	r3, [r7, #14]
 8011ee2:	4619      	mov	r1, r3
 8011ee4:	6878      	ldr	r0, [r7, #4]
 8011ee6:	f004 f8c3 	bl	8016070 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8011eea:	6878      	ldr	r0, [r7, #4]
 8011eec:	f000 fcf9 	bl	80128e2 <USBD_CtlSendStatus>

              break;
 8011ef0:	e004      	b.n	8011efc <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8011ef2:	6839      	ldr	r1, [r7, #0]
 8011ef4:	6878      	ldr	r0, [r7, #4]
 8011ef6:	f000 fc29 	bl	801274c <USBD_CtlError>
              break;
 8011efa:	bf00      	nop
          }
          break;
 8011efc:	e0ec      	b.n	80120d8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011f04:	b2db      	uxtb	r3, r3
 8011f06:	2b02      	cmp	r3, #2
 8011f08:	d002      	beq.n	8011f10 <USBD_StdEPReq+0xe6>
 8011f0a:	2b03      	cmp	r3, #3
 8011f0c:	d016      	beq.n	8011f3c <USBD_StdEPReq+0x112>
 8011f0e:	e030      	b.n	8011f72 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011f10:	7bbb      	ldrb	r3, [r7, #14]
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d00d      	beq.n	8011f32 <USBD_StdEPReq+0x108>
 8011f16:	7bbb      	ldrb	r3, [r7, #14]
 8011f18:	2b80      	cmp	r3, #128	; 0x80
 8011f1a:	d00a      	beq.n	8011f32 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011f1c:	7bbb      	ldrb	r3, [r7, #14]
 8011f1e:	4619      	mov	r1, r3
 8011f20:	6878      	ldr	r0, [r7, #4]
 8011f22:	f004 f8a5 	bl	8016070 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011f26:	2180      	movs	r1, #128	; 0x80
 8011f28:	6878      	ldr	r0, [r7, #4]
 8011f2a:	f004 f8a1 	bl	8016070 <USBD_LL_StallEP>
 8011f2e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011f30:	e025      	b.n	8011f7e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8011f32:	6839      	ldr	r1, [r7, #0]
 8011f34:	6878      	ldr	r0, [r7, #4]
 8011f36:	f000 fc09 	bl	801274c <USBD_CtlError>
              break;
 8011f3a:	e020      	b.n	8011f7e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011f3c:	683b      	ldr	r3, [r7, #0]
 8011f3e:	885b      	ldrh	r3, [r3, #2]
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	d11b      	bne.n	8011f7c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8011f44:	7bbb      	ldrb	r3, [r7, #14]
 8011f46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d004      	beq.n	8011f58 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8011f4e:	7bbb      	ldrb	r3, [r7, #14]
 8011f50:	4619      	mov	r1, r3
 8011f52:	6878      	ldr	r0, [r7, #4]
 8011f54:	f004 f8c2 	bl	80160dc <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8011f58:	6878      	ldr	r0, [r7, #4]
 8011f5a:	f000 fcc2 	bl	80128e2 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011f64:	689b      	ldr	r3, [r3, #8]
 8011f66:	6839      	ldr	r1, [r7, #0]
 8011f68:	6878      	ldr	r0, [r7, #4]
 8011f6a:	4798      	blx	r3
 8011f6c:	4603      	mov	r3, r0
 8011f6e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8011f70:	e004      	b.n	8011f7c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8011f72:	6839      	ldr	r1, [r7, #0]
 8011f74:	6878      	ldr	r0, [r7, #4]
 8011f76:	f000 fbe9 	bl	801274c <USBD_CtlError>
              break;
 8011f7a:	e000      	b.n	8011f7e <USBD_StdEPReq+0x154>
              break;
 8011f7c:	bf00      	nop
          }
          break;
 8011f7e:	e0ab      	b.n	80120d8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8011f80:	687b      	ldr	r3, [r7, #4]
 8011f82:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011f86:	b2db      	uxtb	r3, r3
 8011f88:	2b02      	cmp	r3, #2
 8011f8a:	d002      	beq.n	8011f92 <USBD_StdEPReq+0x168>
 8011f8c:	2b03      	cmp	r3, #3
 8011f8e:	d032      	beq.n	8011ff6 <USBD_StdEPReq+0x1cc>
 8011f90:	e097      	b.n	80120c2 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011f92:	7bbb      	ldrb	r3, [r7, #14]
 8011f94:	2b00      	cmp	r3, #0
 8011f96:	d007      	beq.n	8011fa8 <USBD_StdEPReq+0x17e>
 8011f98:	7bbb      	ldrb	r3, [r7, #14]
 8011f9a:	2b80      	cmp	r3, #128	; 0x80
 8011f9c:	d004      	beq.n	8011fa8 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8011f9e:	6839      	ldr	r1, [r7, #0]
 8011fa0:	6878      	ldr	r0, [r7, #4]
 8011fa2:	f000 fbd3 	bl	801274c <USBD_CtlError>
                break;
 8011fa6:	e091      	b.n	80120cc <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011fa8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	da0b      	bge.n	8011fc8 <USBD_StdEPReq+0x19e>
 8011fb0:	7bbb      	ldrb	r3, [r7, #14]
 8011fb2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011fb6:	4613      	mov	r3, r2
 8011fb8:	009b      	lsls	r3, r3, #2
 8011fba:	4413      	add	r3, r2
 8011fbc:	009b      	lsls	r3, r3, #2
 8011fbe:	3310      	adds	r3, #16
 8011fc0:	687a      	ldr	r2, [r7, #4]
 8011fc2:	4413      	add	r3, r2
 8011fc4:	3304      	adds	r3, #4
 8011fc6:	e00b      	b.n	8011fe0 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011fc8:	7bbb      	ldrb	r3, [r7, #14]
 8011fca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011fce:	4613      	mov	r3, r2
 8011fd0:	009b      	lsls	r3, r3, #2
 8011fd2:	4413      	add	r3, r2
 8011fd4:	009b      	lsls	r3, r3, #2
 8011fd6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8011fda:	687a      	ldr	r2, [r7, #4]
 8011fdc:	4413      	add	r3, r2
 8011fde:	3304      	adds	r3, #4
 8011fe0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8011fe2:	68bb      	ldr	r3, [r7, #8]
 8011fe4:	2200      	movs	r2, #0
 8011fe6:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011fe8:	68bb      	ldr	r3, [r7, #8]
 8011fea:	2202      	movs	r2, #2
 8011fec:	4619      	mov	r1, r3
 8011fee:	6878      	ldr	r0, [r7, #4]
 8011ff0:	f000 fc1d 	bl	801282e <USBD_CtlSendData>
              break;
 8011ff4:	e06a      	b.n	80120cc <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8011ff6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	da11      	bge.n	8012022 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8011ffe:	7bbb      	ldrb	r3, [r7, #14]
 8012000:	f003 020f 	and.w	r2, r3, #15
 8012004:	6879      	ldr	r1, [r7, #4]
 8012006:	4613      	mov	r3, r2
 8012008:	009b      	lsls	r3, r3, #2
 801200a:	4413      	add	r3, r2
 801200c:	009b      	lsls	r3, r3, #2
 801200e:	440b      	add	r3, r1
 8012010:	3324      	adds	r3, #36	; 0x24
 8012012:	881b      	ldrh	r3, [r3, #0]
 8012014:	2b00      	cmp	r3, #0
 8012016:	d117      	bne.n	8012048 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8012018:	6839      	ldr	r1, [r7, #0]
 801201a:	6878      	ldr	r0, [r7, #4]
 801201c:	f000 fb96 	bl	801274c <USBD_CtlError>
                  break;
 8012020:	e054      	b.n	80120cc <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8012022:	7bbb      	ldrb	r3, [r7, #14]
 8012024:	f003 020f 	and.w	r2, r3, #15
 8012028:	6879      	ldr	r1, [r7, #4]
 801202a:	4613      	mov	r3, r2
 801202c:	009b      	lsls	r3, r3, #2
 801202e:	4413      	add	r3, r2
 8012030:	009b      	lsls	r3, r3, #2
 8012032:	440b      	add	r3, r1
 8012034:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8012038:	881b      	ldrh	r3, [r3, #0]
 801203a:	2b00      	cmp	r3, #0
 801203c:	d104      	bne.n	8012048 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 801203e:	6839      	ldr	r1, [r7, #0]
 8012040:	6878      	ldr	r0, [r7, #4]
 8012042:	f000 fb83 	bl	801274c <USBD_CtlError>
                  break;
 8012046:	e041      	b.n	80120cc <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012048:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801204c:	2b00      	cmp	r3, #0
 801204e:	da0b      	bge.n	8012068 <USBD_StdEPReq+0x23e>
 8012050:	7bbb      	ldrb	r3, [r7, #14]
 8012052:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012056:	4613      	mov	r3, r2
 8012058:	009b      	lsls	r3, r3, #2
 801205a:	4413      	add	r3, r2
 801205c:	009b      	lsls	r3, r3, #2
 801205e:	3310      	adds	r3, #16
 8012060:	687a      	ldr	r2, [r7, #4]
 8012062:	4413      	add	r3, r2
 8012064:	3304      	adds	r3, #4
 8012066:	e00b      	b.n	8012080 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012068:	7bbb      	ldrb	r3, [r7, #14]
 801206a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801206e:	4613      	mov	r3, r2
 8012070:	009b      	lsls	r3, r3, #2
 8012072:	4413      	add	r3, r2
 8012074:	009b      	lsls	r3, r3, #2
 8012076:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 801207a:	687a      	ldr	r2, [r7, #4]
 801207c:	4413      	add	r3, r2
 801207e:	3304      	adds	r3, #4
 8012080:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8012082:	7bbb      	ldrb	r3, [r7, #14]
 8012084:	2b00      	cmp	r3, #0
 8012086:	d002      	beq.n	801208e <USBD_StdEPReq+0x264>
 8012088:	7bbb      	ldrb	r3, [r7, #14]
 801208a:	2b80      	cmp	r3, #128	; 0x80
 801208c:	d103      	bne.n	8012096 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 801208e:	68bb      	ldr	r3, [r7, #8]
 8012090:	2200      	movs	r2, #0
 8012092:	601a      	str	r2, [r3, #0]
 8012094:	e00e      	b.n	80120b4 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8012096:	7bbb      	ldrb	r3, [r7, #14]
 8012098:	4619      	mov	r1, r3
 801209a:	6878      	ldr	r0, [r7, #4]
 801209c:	f004 f854 	bl	8016148 <USBD_LL_IsStallEP>
 80120a0:	4603      	mov	r3, r0
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	d003      	beq.n	80120ae <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80120a6:	68bb      	ldr	r3, [r7, #8]
 80120a8:	2201      	movs	r2, #1
 80120aa:	601a      	str	r2, [r3, #0]
 80120ac:	e002      	b.n	80120b4 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80120ae:	68bb      	ldr	r3, [r7, #8]
 80120b0:	2200      	movs	r2, #0
 80120b2:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80120b4:	68bb      	ldr	r3, [r7, #8]
 80120b6:	2202      	movs	r2, #2
 80120b8:	4619      	mov	r1, r3
 80120ba:	6878      	ldr	r0, [r7, #4]
 80120bc:	f000 fbb7 	bl	801282e <USBD_CtlSendData>
              break;
 80120c0:	e004      	b.n	80120cc <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80120c2:	6839      	ldr	r1, [r7, #0]
 80120c4:	6878      	ldr	r0, [r7, #4]
 80120c6:	f000 fb41 	bl	801274c <USBD_CtlError>
              break;
 80120ca:	bf00      	nop
          }
          break;
 80120cc:	e004      	b.n	80120d8 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80120ce:	6839      	ldr	r1, [r7, #0]
 80120d0:	6878      	ldr	r0, [r7, #4]
 80120d2:	f000 fb3b 	bl	801274c <USBD_CtlError>
          break;
 80120d6:	bf00      	nop
      }
      break;
 80120d8:	e004      	b.n	80120e4 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80120da:	6839      	ldr	r1, [r7, #0]
 80120dc:	6878      	ldr	r0, [r7, #4]
 80120de:	f000 fb35 	bl	801274c <USBD_CtlError>
      break;
 80120e2:	bf00      	nop
  }

  return ret;
 80120e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80120e6:	4618      	mov	r0, r3
 80120e8:	3710      	adds	r7, #16
 80120ea:	46bd      	mov	sp, r7
 80120ec:	bd80      	pop	{r7, pc}
	...

080120f0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80120f0:	b580      	push	{r7, lr}
 80120f2:	b084      	sub	sp, #16
 80120f4:	af00      	add	r7, sp, #0
 80120f6:	6078      	str	r0, [r7, #4]
 80120f8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80120fa:	2300      	movs	r3, #0
 80120fc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80120fe:	2300      	movs	r3, #0
 8012100:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8012102:	2300      	movs	r3, #0
 8012104:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8012106:	683b      	ldr	r3, [r7, #0]
 8012108:	885b      	ldrh	r3, [r3, #2]
 801210a:	0a1b      	lsrs	r3, r3, #8
 801210c:	b29b      	uxth	r3, r3
 801210e:	3b01      	subs	r3, #1
 8012110:	2b06      	cmp	r3, #6
 8012112:	f200 8128 	bhi.w	8012366 <USBD_GetDescriptor+0x276>
 8012116:	a201      	add	r2, pc, #4	; (adr r2, 801211c <USBD_GetDescriptor+0x2c>)
 8012118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801211c:	08012139 	.word	0x08012139
 8012120:	08012151 	.word	0x08012151
 8012124:	08012191 	.word	0x08012191
 8012128:	08012367 	.word	0x08012367
 801212c:	08012367 	.word	0x08012367
 8012130:	08012307 	.word	0x08012307
 8012134:	08012333 	.word	0x08012333
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	687a      	ldr	r2, [r7, #4]
 8012142:	7c12      	ldrb	r2, [r2, #16]
 8012144:	f107 0108 	add.w	r1, r7, #8
 8012148:	4610      	mov	r0, r2
 801214a:	4798      	blx	r3
 801214c:	60f8      	str	r0, [r7, #12]
      break;
 801214e:	e112      	b.n	8012376 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	7c1b      	ldrb	r3, [r3, #16]
 8012154:	2b00      	cmp	r3, #0
 8012156:	d10d      	bne.n	8012174 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801215e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012160:	f107 0208 	add.w	r2, r7, #8
 8012164:	4610      	mov	r0, r2
 8012166:	4798      	blx	r3
 8012168:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801216a:	68fb      	ldr	r3, [r7, #12]
 801216c:	3301      	adds	r3, #1
 801216e:	2202      	movs	r2, #2
 8012170:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8012172:	e100      	b.n	8012376 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801217a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801217c:	f107 0208 	add.w	r2, r7, #8
 8012180:	4610      	mov	r0, r2
 8012182:	4798      	blx	r3
 8012184:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8012186:	68fb      	ldr	r3, [r7, #12]
 8012188:	3301      	adds	r3, #1
 801218a:	2202      	movs	r2, #2
 801218c:	701a      	strb	r2, [r3, #0]
      break;
 801218e:	e0f2      	b.n	8012376 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8012190:	683b      	ldr	r3, [r7, #0]
 8012192:	885b      	ldrh	r3, [r3, #2]
 8012194:	b2db      	uxtb	r3, r3
 8012196:	2b05      	cmp	r3, #5
 8012198:	f200 80ac 	bhi.w	80122f4 <USBD_GetDescriptor+0x204>
 801219c:	a201      	add	r2, pc, #4	; (adr r2, 80121a4 <USBD_GetDescriptor+0xb4>)
 801219e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121a2:	bf00      	nop
 80121a4:	080121bd 	.word	0x080121bd
 80121a8:	080121f1 	.word	0x080121f1
 80121ac:	08012225 	.word	0x08012225
 80121b0:	08012259 	.word	0x08012259
 80121b4:	0801228d 	.word	0x0801228d
 80121b8:	080122c1 	.word	0x080122c1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80121c2:	685b      	ldr	r3, [r3, #4]
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	d00b      	beq.n	80121e0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80121ce:	685b      	ldr	r3, [r3, #4]
 80121d0:	687a      	ldr	r2, [r7, #4]
 80121d2:	7c12      	ldrb	r2, [r2, #16]
 80121d4:	f107 0108 	add.w	r1, r7, #8
 80121d8:	4610      	mov	r0, r2
 80121da:	4798      	blx	r3
 80121dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80121de:	e091      	b.n	8012304 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80121e0:	6839      	ldr	r1, [r7, #0]
 80121e2:	6878      	ldr	r0, [r7, #4]
 80121e4:	f000 fab2 	bl	801274c <USBD_CtlError>
            err++;
 80121e8:	7afb      	ldrb	r3, [r7, #11]
 80121ea:	3301      	adds	r3, #1
 80121ec:	72fb      	strb	r3, [r7, #11]
          break;
 80121ee:	e089      	b.n	8012304 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80121f6:	689b      	ldr	r3, [r3, #8]
 80121f8:	2b00      	cmp	r3, #0
 80121fa:	d00b      	beq.n	8012214 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012202:	689b      	ldr	r3, [r3, #8]
 8012204:	687a      	ldr	r2, [r7, #4]
 8012206:	7c12      	ldrb	r2, [r2, #16]
 8012208:	f107 0108 	add.w	r1, r7, #8
 801220c:	4610      	mov	r0, r2
 801220e:	4798      	blx	r3
 8012210:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012212:	e077      	b.n	8012304 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8012214:	6839      	ldr	r1, [r7, #0]
 8012216:	6878      	ldr	r0, [r7, #4]
 8012218:	f000 fa98 	bl	801274c <USBD_CtlError>
            err++;
 801221c:	7afb      	ldrb	r3, [r7, #11]
 801221e:	3301      	adds	r3, #1
 8012220:	72fb      	strb	r3, [r7, #11]
          break;
 8012222:	e06f      	b.n	8012304 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801222a:	68db      	ldr	r3, [r3, #12]
 801222c:	2b00      	cmp	r3, #0
 801222e:	d00b      	beq.n	8012248 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012236:	68db      	ldr	r3, [r3, #12]
 8012238:	687a      	ldr	r2, [r7, #4]
 801223a:	7c12      	ldrb	r2, [r2, #16]
 801223c:	f107 0108 	add.w	r1, r7, #8
 8012240:	4610      	mov	r0, r2
 8012242:	4798      	blx	r3
 8012244:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012246:	e05d      	b.n	8012304 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8012248:	6839      	ldr	r1, [r7, #0]
 801224a:	6878      	ldr	r0, [r7, #4]
 801224c:	f000 fa7e 	bl	801274c <USBD_CtlError>
            err++;
 8012250:	7afb      	ldrb	r3, [r7, #11]
 8012252:	3301      	adds	r3, #1
 8012254:	72fb      	strb	r3, [r7, #11]
          break;
 8012256:	e055      	b.n	8012304 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801225e:	691b      	ldr	r3, [r3, #16]
 8012260:	2b00      	cmp	r3, #0
 8012262:	d00b      	beq.n	801227c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801226a:	691b      	ldr	r3, [r3, #16]
 801226c:	687a      	ldr	r2, [r7, #4]
 801226e:	7c12      	ldrb	r2, [r2, #16]
 8012270:	f107 0108 	add.w	r1, r7, #8
 8012274:	4610      	mov	r0, r2
 8012276:	4798      	blx	r3
 8012278:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801227a:	e043      	b.n	8012304 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801227c:	6839      	ldr	r1, [r7, #0]
 801227e:	6878      	ldr	r0, [r7, #4]
 8012280:	f000 fa64 	bl	801274c <USBD_CtlError>
            err++;
 8012284:	7afb      	ldrb	r3, [r7, #11]
 8012286:	3301      	adds	r3, #1
 8012288:	72fb      	strb	r3, [r7, #11]
          break;
 801228a:	e03b      	b.n	8012304 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012292:	695b      	ldr	r3, [r3, #20]
 8012294:	2b00      	cmp	r3, #0
 8012296:	d00b      	beq.n	80122b0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801229e:	695b      	ldr	r3, [r3, #20]
 80122a0:	687a      	ldr	r2, [r7, #4]
 80122a2:	7c12      	ldrb	r2, [r2, #16]
 80122a4:	f107 0108 	add.w	r1, r7, #8
 80122a8:	4610      	mov	r0, r2
 80122aa:	4798      	blx	r3
 80122ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80122ae:	e029      	b.n	8012304 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80122b0:	6839      	ldr	r1, [r7, #0]
 80122b2:	6878      	ldr	r0, [r7, #4]
 80122b4:	f000 fa4a 	bl	801274c <USBD_CtlError>
            err++;
 80122b8:	7afb      	ldrb	r3, [r7, #11]
 80122ba:	3301      	adds	r3, #1
 80122bc:	72fb      	strb	r3, [r7, #11]
          break;
 80122be:	e021      	b.n	8012304 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80122c6:	699b      	ldr	r3, [r3, #24]
 80122c8:	2b00      	cmp	r3, #0
 80122ca:	d00b      	beq.n	80122e4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80122d2:	699b      	ldr	r3, [r3, #24]
 80122d4:	687a      	ldr	r2, [r7, #4]
 80122d6:	7c12      	ldrb	r2, [r2, #16]
 80122d8:	f107 0108 	add.w	r1, r7, #8
 80122dc:	4610      	mov	r0, r2
 80122de:	4798      	blx	r3
 80122e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80122e2:	e00f      	b.n	8012304 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80122e4:	6839      	ldr	r1, [r7, #0]
 80122e6:	6878      	ldr	r0, [r7, #4]
 80122e8:	f000 fa30 	bl	801274c <USBD_CtlError>
            err++;
 80122ec:	7afb      	ldrb	r3, [r7, #11]
 80122ee:	3301      	adds	r3, #1
 80122f0:	72fb      	strb	r3, [r7, #11]
          break;
 80122f2:	e007      	b.n	8012304 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80122f4:	6839      	ldr	r1, [r7, #0]
 80122f6:	6878      	ldr	r0, [r7, #4]
 80122f8:	f000 fa28 	bl	801274c <USBD_CtlError>
          err++;
 80122fc:	7afb      	ldrb	r3, [r7, #11]
 80122fe:	3301      	adds	r3, #1
 8012300:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8012302:	bf00      	nop
      }
      break;
 8012304:	e037      	b.n	8012376 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	7c1b      	ldrb	r3, [r3, #16]
 801230a:	2b00      	cmp	r3, #0
 801230c:	d109      	bne.n	8012322 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012314:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012316:	f107 0208 	add.w	r2, r7, #8
 801231a:	4610      	mov	r0, r2
 801231c:	4798      	blx	r3
 801231e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012320:	e029      	b.n	8012376 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8012322:	6839      	ldr	r1, [r7, #0]
 8012324:	6878      	ldr	r0, [r7, #4]
 8012326:	f000 fa11 	bl	801274c <USBD_CtlError>
        err++;
 801232a:	7afb      	ldrb	r3, [r7, #11]
 801232c:	3301      	adds	r3, #1
 801232e:	72fb      	strb	r3, [r7, #11]
      break;
 8012330:	e021      	b.n	8012376 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	7c1b      	ldrb	r3, [r3, #16]
 8012336:	2b00      	cmp	r3, #0
 8012338:	d10d      	bne.n	8012356 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801233a:	687b      	ldr	r3, [r7, #4]
 801233c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012342:	f107 0208 	add.w	r2, r7, #8
 8012346:	4610      	mov	r0, r2
 8012348:	4798      	blx	r3
 801234a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	3301      	adds	r3, #1
 8012350:	2207      	movs	r2, #7
 8012352:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012354:	e00f      	b.n	8012376 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8012356:	6839      	ldr	r1, [r7, #0]
 8012358:	6878      	ldr	r0, [r7, #4]
 801235a:	f000 f9f7 	bl	801274c <USBD_CtlError>
        err++;
 801235e:	7afb      	ldrb	r3, [r7, #11]
 8012360:	3301      	adds	r3, #1
 8012362:	72fb      	strb	r3, [r7, #11]
      break;
 8012364:	e007      	b.n	8012376 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8012366:	6839      	ldr	r1, [r7, #0]
 8012368:	6878      	ldr	r0, [r7, #4]
 801236a:	f000 f9ef 	bl	801274c <USBD_CtlError>
      err++;
 801236e:	7afb      	ldrb	r3, [r7, #11]
 8012370:	3301      	adds	r3, #1
 8012372:	72fb      	strb	r3, [r7, #11]
      break;
 8012374:	bf00      	nop
  }

  if (err != 0U)
 8012376:	7afb      	ldrb	r3, [r7, #11]
 8012378:	2b00      	cmp	r3, #0
 801237a:	d11e      	bne.n	80123ba <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 801237c:	683b      	ldr	r3, [r7, #0]
 801237e:	88db      	ldrh	r3, [r3, #6]
 8012380:	2b00      	cmp	r3, #0
 8012382:	d016      	beq.n	80123b2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8012384:	893b      	ldrh	r3, [r7, #8]
 8012386:	2b00      	cmp	r3, #0
 8012388:	d00e      	beq.n	80123a8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 801238a:	683b      	ldr	r3, [r7, #0]
 801238c:	88da      	ldrh	r2, [r3, #6]
 801238e:	893b      	ldrh	r3, [r7, #8]
 8012390:	4293      	cmp	r3, r2
 8012392:	bf28      	it	cs
 8012394:	4613      	movcs	r3, r2
 8012396:	b29b      	uxth	r3, r3
 8012398:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801239a:	893b      	ldrh	r3, [r7, #8]
 801239c:	461a      	mov	r2, r3
 801239e:	68f9      	ldr	r1, [r7, #12]
 80123a0:	6878      	ldr	r0, [r7, #4]
 80123a2:	f000 fa44 	bl	801282e <USBD_CtlSendData>
 80123a6:	e009      	b.n	80123bc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80123a8:	6839      	ldr	r1, [r7, #0]
 80123aa:	6878      	ldr	r0, [r7, #4]
 80123ac:	f000 f9ce 	bl	801274c <USBD_CtlError>
 80123b0:	e004      	b.n	80123bc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80123b2:	6878      	ldr	r0, [r7, #4]
 80123b4:	f000 fa95 	bl	80128e2 <USBD_CtlSendStatus>
 80123b8:	e000      	b.n	80123bc <USBD_GetDescriptor+0x2cc>
    return;
 80123ba:	bf00      	nop
  }
}
 80123bc:	3710      	adds	r7, #16
 80123be:	46bd      	mov	sp, r7
 80123c0:	bd80      	pop	{r7, pc}
 80123c2:	bf00      	nop

080123c4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80123c4:	b580      	push	{r7, lr}
 80123c6:	b084      	sub	sp, #16
 80123c8:	af00      	add	r7, sp, #0
 80123ca:	6078      	str	r0, [r7, #4]
 80123cc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80123ce:	683b      	ldr	r3, [r7, #0]
 80123d0:	889b      	ldrh	r3, [r3, #4]
 80123d2:	2b00      	cmp	r3, #0
 80123d4:	d131      	bne.n	801243a <USBD_SetAddress+0x76>
 80123d6:	683b      	ldr	r3, [r7, #0]
 80123d8:	88db      	ldrh	r3, [r3, #6]
 80123da:	2b00      	cmp	r3, #0
 80123dc:	d12d      	bne.n	801243a <USBD_SetAddress+0x76>
 80123de:	683b      	ldr	r3, [r7, #0]
 80123e0:	885b      	ldrh	r3, [r3, #2]
 80123e2:	2b7f      	cmp	r3, #127	; 0x7f
 80123e4:	d829      	bhi.n	801243a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80123e6:	683b      	ldr	r3, [r7, #0]
 80123e8:	885b      	ldrh	r3, [r3, #2]
 80123ea:	b2db      	uxtb	r3, r3
 80123ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80123f0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80123f8:	b2db      	uxtb	r3, r3
 80123fa:	2b03      	cmp	r3, #3
 80123fc:	d104      	bne.n	8012408 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80123fe:	6839      	ldr	r1, [r7, #0]
 8012400:	6878      	ldr	r0, [r7, #4]
 8012402:	f000 f9a3 	bl	801274c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012406:	e01d      	b.n	8012444 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8012408:	687b      	ldr	r3, [r7, #4]
 801240a:	7bfa      	ldrb	r2, [r7, #15]
 801240c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8012410:	7bfb      	ldrb	r3, [r7, #15]
 8012412:	4619      	mov	r1, r3
 8012414:	6878      	ldr	r0, [r7, #4]
 8012416:	f003 fec3 	bl	80161a0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801241a:	6878      	ldr	r0, [r7, #4]
 801241c:	f000 fa61 	bl	80128e2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8012420:	7bfb      	ldrb	r3, [r7, #15]
 8012422:	2b00      	cmp	r3, #0
 8012424:	d004      	beq.n	8012430 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	2202      	movs	r2, #2
 801242a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801242e:	e009      	b.n	8012444 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	2201      	movs	r2, #1
 8012434:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012438:	e004      	b.n	8012444 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801243a:	6839      	ldr	r1, [r7, #0]
 801243c:	6878      	ldr	r0, [r7, #4]
 801243e:	f000 f985 	bl	801274c <USBD_CtlError>
  }
}
 8012442:	bf00      	nop
 8012444:	bf00      	nop
 8012446:	3710      	adds	r7, #16
 8012448:	46bd      	mov	sp, r7
 801244a:	bd80      	pop	{r7, pc}

0801244c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801244c:	b580      	push	{r7, lr}
 801244e:	b084      	sub	sp, #16
 8012450:	af00      	add	r7, sp, #0
 8012452:	6078      	str	r0, [r7, #4]
 8012454:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012456:	2300      	movs	r3, #0
 8012458:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801245a:	683b      	ldr	r3, [r7, #0]
 801245c:	885b      	ldrh	r3, [r3, #2]
 801245e:	b2da      	uxtb	r2, r3
 8012460:	4b4c      	ldr	r3, [pc, #304]	; (8012594 <USBD_SetConfig+0x148>)
 8012462:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8012464:	4b4b      	ldr	r3, [pc, #300]	; (8012594 <USBD_SetConfig+0x148>)
 8012466:	781b      	ldrb	r3, [r3, #0]
 8012468:	2b01      	cmp	r3, #1
 801246a:	d905      	bls.n	8012478 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801246c:	6839      	ldr	r1, [r7, #0]
 801246e:	6878      	ldr	r0, [r7, #4]
 8012470:	f000 f96c 	bl	801274c <USBD_CtlError>
    return USBD_FAIL;
 8012474:	2303      	movs	r3, #3
 8012476:	e088      	b.n	801258a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8012478:	687b      	ldr	r3, [r7, #4]
 801247a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801247e:	b2db      	uxtb	r3, r3
 8012480:	2b02      	cmp	r3, #2
 8012482:	d002      	beq.n	801248a <USBD_SetConfig+0x3e>
 8012484:	2b03      	cmp	r3, #3
 8012486:	d025      	beq.n	80124d4 <USBD_SetConfig+0x88>
 8012488:	e071      	b.n	801256e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801248a:	4b42      	ldr	r3, [pc, #264]	; (8012594 <USBD_SetConfig+0x148>)
 801248c:	781b      	ldrb	r3, [r3, #0]
 801248e:	2b00      	cmp	r3, #0
 8012490:	d01c      	beq.n	80124cc <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8012492:	4b40      	ldr	r3, [pc, #256]	; (8012594 <USBD_SetConfig+0x148>)
 8012494:	781b      	ldrb	r3, [r3, #0]
 8012496:	461a      	mov	r2, r3
 8012498:	687b      	ldr	r3, [r7, #4]
 801249a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 801249c:	4b3d      	ldr	r3, [pc, #244]	; (8012594 <USBD_SetConfig+0x148>)
 801249e:	781b      	ldrb	r3, [r3, #0]
 80124a0:	4619      	mov	r1, r3
 80124a2:	6878      	ldr	r0, [r7, #4]
 80124a4:	f7ff f948 	bl	8011738 <USBD_SetClassConfig>
 80124a8:	4603      	mov	r3, r0
 80124aa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80124ac:	7bfb      	ldrb	r3, [r7, #15]
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	d004      	beq.n	80124bc <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80124b2:	6839      	ldr	r1, [r7, #0]
 80124b4:	6878      	ldr	r0, [r7, #4]
 80124b6:	f000 f949 	bl	801274c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80124ba:	e065      	b.n	8012588 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80124bc:	6878      	ldr	r0, [r7, #4]
 80124be:	f000 fa10 	bl	80128e2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80124c2:	687b      	ldr	r3, [r7, #4]
 80124c4:	2203      	movs	r2, #3
 80124c6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80124ca:	e05d      	b.n	8012588 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80124cc:	6878      	ldr	r0, [r7, #4]
 80124ce:	f000 fa08 	bl	80128e2 <USBD_CtlSendStatus>
      break;
 80124d2:	e059      	b.n	8012588 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80124d4:	4b2f      	ldr	r3, [pc, #188]	; (8012594 <USBD_SetConfig+0x148>)
 80124d6:	781b      	ldrb	r3, [r3, #0]
 80124d8:	2b00      	cmp	r3, #0
 80124da:	d112      	bne.n	8012502 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80124dc:	687b      	ldr	r3, [r7, #4]
 80124de:	2202      	movs	r2, #2
 80124e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80124e4:	4b2b      	ldr	r3, [pc, #172]	; (8012594 <USBD_SetConfig+0x148>)
 80124e6:	781b      	ldrb	r3, [r3, #0]
 80124e8:	461a      	mov	r2, r3
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80124ee:	4b29      	ldr	r3, [pc, #164]	; (8012594 <USBD_SetConfig+0x148>)
 80124f0:	781b      	ldrb	r3, [r3, #0]
 80124f2:	4619      	mov	r1, r3
 80124f4:	6878      	ldr	r0, [r7, #4]
 80124f6:	f7ff f93b 	bl	8011770 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80124fa:	6878      	ldr	r0, [r7, #4]
 80124fc:	f000 f9f1 	bl	80128e2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012500:	e042      	b.n	8012588 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8012502:	4b24      	ldr	r3, [pc, #144]	; (8012594 <USBD_SetConfig+0x148>)
 8012504:	781b      	ldrb	r3, [r3, #0]
 8012506:	461a      	mov	r2, r3
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	685b      	ldr	r3, [r3, #4]
 801250c:	429a      	cmp	r2, r3
 801250e:	d02a      	beq.n	8012566 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012510:	687b      	ldr	r3, [r7, #4]
 8012512:	685b      	ldr	r3, [r3, #4]
 8012514:	b2db      	uxtb	r3, r3
 8012516:	4619      	mov	r1, r3
 8012518:	6878      	ldr	r0, [r7, #4]
 801251a:	f7ff f929 	bl	8011770 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801251e:	4b1d      	ldr	r3, [pc, #116]	; (8012594 <USBD_SetConfig+0x148>)
 8012520:	781b      	ldrb	r3, [r3, #0]
 8012522:	461a      	mov	r2, r3
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012528:	4b1a      	ldr	r3, [pc, #104]	; (8012594 <USBD_SetConfig+0x148>)
 801252a:	781b      	ldrb	r3, [r3, #0]
 801252c:	4619      	mov	r1, r3
 801252e:	6878      	ldr	r0, [r7, #4]
 8012530:	f7ff f902 	bl	8011738 <USBD_SetClassConfig>
 8012534:	4603      	mov	r3, r0
 8012536:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8012538:	7bfb      	ldrb	r3, [r7, #15]
 801253a:	2b00      	cmp	r3, #0
 801253c:	d00f      	beq.n	801255e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 801253e:	6839      	ldr	r1, [r7, #0]
 8012540:	6878      	ldr	r0, [r7, #4]
 8012542:	f000 f903 	bl	801274c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	685b      	ldr	r3, [r3, #4]
 801254a:	b2db      	uxtb	r3, r3
 801254c:	4619      	mov	r1, r3
 801254e:	6878      	ldr	r0, [r7, #4]
 8012550:	f7ff f90e 	bl	8011770 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	2202      	movs	r2, #2
 8012558:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 801255c:	e014      	b.n	8012588 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801255e:	6878      	ldr	r0, [r7, #4]
 8012560:	f000 f9bf 	bl	80128e2 <USBD_CtlSendStatus>
      break;
 8012564:	e010      	b.n	8012588 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8012566:	6878      	ldr	r0, [r7, #4]
 8012568:	f000 f9bb 	bl	80128e2 <USBD_CtlSendStatus>
      break;
 801256c:	e00c      	b.n	8012588 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 801256e:	6839      	ldr	r1, [r7, #0]
 8012570:	6878      	ldr	r0, [r7, #4]
 8012572:	f000 f8eb 	bl	801274c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012576:	4b07      	ldr	r3, [pc, #28]	; (8012594 <USBD_SetConfig+0x148>)
 8012578:	781b      	ldrb	r3, [r3, #0]
 801257a:	4619      	mov	r1, r3
 801257c:	6878      	ldr	r0, [r7, #4]
 801257e:	f7ff f8f7 	bl	8011770 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8012582:	2303      	movs	r3, #3
 8012584:	73fb      	strb	r3, [r7, #15]
      break;
 8012586:	bf00      	nop
  }

  return ret;
 8012588:	7bfb      	ldrb	r3, [r7, #15]
}
 801258a:	4618      	mov	r0, r3
 801258c:	3710      	adds	r7, #16
 801258e:	46bd      	mov	sp, r7
 8012590:	bd80      	pop	{r7, pc}
 8012592:	bf00      	nop
 8012594:	2000132c 	.word	0x2000132c

08012598 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012598:	b580      	push	{r7, lr}
 801259a:	b082      	sub	sp, #8
 801259c:	af00      	add	r7, sp, #0
 801259e:	6078      	str	r0, [r7, #4]
 80125a0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80125a2:	683b      	ldr	r3, [r7, #0]
 80125a4:	88db      	ldrh	r3, [r3, #6]
 80125a6:	2b01      	cmp	r3, #1
 80125a8:	d004      	beq.n	80125b4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80125aa:	6839      	ldr	r1, [r7, #0]
 80125ac:	6878      	ldr	r0, [r7, #4]
 80125ae:	f000 f8cd 	bl	801274c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80125b2:	e023      	b.n	80125fc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80125ba:	b2db      	uxtb	r3, r3
 80125bc:	2b02      	cmp	r3, #2
 80125be:	dc02      	bgt.n	80125c6 <USBD_GetConfig+0x2e>
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	dc03      	bgt.n	80125cc <USBD_GetConfig+0x34>
 80125c4:	e015      	b.n	80125f2 <USBD_GetConfig+0x5a>
 80125c6:	2b03      	cmp	r3, #3
 80125c8:	d00b      	beq.n	80125e2 <USBD_GetConfig+0x4a>
 80125ca:	e012      	b.n	80125f2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	2200      	movs	r2, #0
 80125d0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	3308      	adds	r3, #8
 80125d6:	2201      	movs	r2, #1
 80125d8:	4619      	mov	r1, r3
 80125da:	6878      	ldr	r0, [r7, #4]
 80125dc:	f000 f927 	bl	801282e <USBD_CtlSendData>
        break;
 80125e0:	e00c      	b.n	80125fc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	3304      	adds	r3, #4
 80125e6:	2201      	movs	r2, #1
 80125e8:	4619      	mov	r1, r3
 80125ea:	6878      	ldr	r0, [r7, #4]
 80125ec:	f000 f91f 	bl	801282e <USBD_CtlSendData>
        break;
 80125f0:	e004      	b.n	80125fc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80125f2:	6839      	ldr	r1, [r7, #0]
 80125f4:	6878      	ldr	r0, [r7, #4]
 80125f6:	f000 f8a9 	bl	801274c <USBD_CtlError>
        break;
 80125fa:	bf00      	nop
}
 80125fc:	bf00      	nop
 80125fe:	3708      	adds	r7, #8
 8012600:	46bd      	mov	sp, r7
 8012602:	bd80      	pop	{r7, pc}

08012604 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012604:	b580      	push	{r7, lr}
 8012606:	b082      	sub	sp, #8
 8012608:	af00      	add	r7, sp, #0
 801260a:	6078      	str	r0, [r7, #4]
 801260c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801260e:	687b      	ldr	r3, [r7, #4]
 8012610:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012614:	b2db      	uxtb	r3, r3
 8012616:	3b01      	subs	r3, #1
 8012618:	2b02      	cmp	r3, #2
 801261a:	d81e      	bhi.n	801265a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801261c:	683b      	ldr	r3, [r7, #0]
 801261e:	88db      	ldrh	r3, [r3, #6]
 8012620:	2b02      	cmp	r3, #2
 8012622:	d004      	beq.n	801262e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8012624:	6839      	ldr	r1, [r7, #0]
 8012626:	6878      	ldr	r0, [r7, #4]
 8012628:	f000 f890 	bl	801274c <USBD_CtlError>
        break;
 801262c:	e01a      	b.n	8012664 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801262e:	687b      	ldr	r3, [r7, #4]
 8012630:	2201      	movs	r2, #1
 8012632:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 801263a:	2b00      	cmp	r3, #0
 801263c:	d005      	beq.n	801264a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	68db      	ldr	r3, [r3, #12]
 8012642:	f043 0202 	orr.w	r2, r3, #2
 8012646:	687b      	ldr	r3, [r7, #4]
 8012648:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	330c      	adds	r3, #12
 801264e:	2202      	movs	r2, #2
 8012650:	4619      	mov	r1, r3
 8012652:	6878      	ldr	r0, [r7, #4]
 8012654:	f000 f8eb 	bl	801282e <USBD_CtlSendData>
      break;
 8012658:	e004      	b.n	8012664 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801265a:	6839      	ldr	r1, [r7, #0]
 801265c:	6878      	ldr	r0, [r7, #4]
 801265e:	f000 f875 	bl	801274c <USBD_CtlError>
      break;
 8012662:	bf00      	nop
  }
}
 8012664:	bf00      	nop
 8012666:	3708      	adds	r7, #8
 8012668:	46bd      	mov	sp, r7
 801266a:	bd80      	pop	{r7, pc}

0801266c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801266c:	b580      	push	{r7, lr}
 801266e:	b082      	sub	sp, #8
 8012670:	af00      	add	r7, sp, #0
 8012672:	6078      	str	r0, [r7, #4]
 8012674:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012676:	683b      	ldr	r3, [r7, #0]
 8012678:	885b      	ldrh	r3, [r3, #2]
 801267a:	2b01      	cmp	r3, #1
 801267c:	d106      	bne.n	801268c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	2201      	movs	r2, #1
 8012682:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8012686:	6878      	ldr	r0, [r7, #4]
 8012688:	f000 f92b 	bl	80128e2 <USBD_CtlSendStatus>
  }
}
 801268c:	bf00      	nop
 801268e:	3708      	adds	r7, #8
 8012690:	46bd      	mov	sp, r7
 8012692:	bd80      	pop	{r7, pc}

08012694 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012694:	b580      	push	{r7, lr}
 8012696:	b082      	sub	sp, #8
 8012698:	af00      	add	r7, sp, #0
 801269a:	6078      	str	r0, [r7, #4]
 801269c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80126a4:	b2db      	uxtb	r3, r3
 80126a6:	3b01      	subs	r3, #1
 80126a8:	2b02      	cmp	r3, #2
 80126aa:	d80b      	bhi.n	80126c4 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80126ac:	683b      	ldr	r3, [r7, #0]
 80126ae:	885b      	ldrh	r3, [r3, #2]
 80126b0:	2b01      	cmp	r3, #1
 80126b2:	d10c      	bne.n	80126ce <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	2200      	movs	r2, #0
 80126b8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80126bc:	6878      	ldr	r0, [r7, #4]
 80126be:	f000 f910 	bl	80128e2 <USBD_CtlSendStatus>
      }
      break;
 80126c2:	e004      	b.n	80126ce <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80126c4:	6839      	ldr	r1, [r7, #0]
 80126c6:	6878      	ldr	r0, [r7, #4]
 80126c8:	f000 f840 	bl	801274c <USBD_CtlError>
      break;
 80126cc:	e000      	b.n	80126d0 <USBD_ClrFeature+0x3c>
      break;
 80126ce:	bf00      	nop
  }
}
 80126d0:	bf00      	nop
 80126d2:	3708      	adds	r7, #8
 80126d4:	46bd      	mov	sp, r7
 80126d6:	bd80      	pop	{r7, pc}

080126d8 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80126d8:	b580      	push	{r7, lr}
 80126da:	b084      	sub	sp, #16
 80126dc:	af00      	add	r7, sp, #0
 80126de:	6078      	str	r0, [r7, #4]
 80126e0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80126e2:	683b      	ldr	r3, [r7, #0]
 80126e4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80126e6:	68fb      	ldr	r3, [r7, #12]
 80126e8:	781a      	ldrb	r2, [r3, #0]
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80126ee:	68fb      	ldr	r3, [r7, #12]
 80126f0:	3301      	adds	r3, #1
 80126f2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80126f4:	68fb      	ldr	r3, [r7, #12]
 80126f6:	781a      	ldrb	r2, [r3, #0]
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80126fc:	68fb      	ldr	r3, [r7, #12]
 80126fe:	3301      	adds	r3, #1
 8012700:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8012702:	68f8      	ldr	r0, [r7, #12]
 8012704:	f7ff fabb 	bl	8011c7e <SWAPBYTE>
 8012708:	4603      	mov	r3, r0
 801270a:	461a      	mov	r2, r3
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8012710:	68fb      	ldr	r3, [r7, #12]
 8012712:	3301      	adds	r3, #1
 8012714:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012716:	68fb      	ldr	r3, [r7, #12]
 8012718:	3301      	adds	r3, #1
 801271a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801271c:	68f8      	ldr	r0, [r7, #12]
 801271e:	f7ff faae 	bl	8011c7e <SWAPBYTE>
 8012722:	4603      	mov	r3, r0
 8012724:	461a      	mov	r2, r3
 8012726:	687b      	ldr	r3, [r7, #4]
 8012728:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801272a:	68fb      	ldr	r3, [r7, #12]
 801272c:	3301      	adds	r3, #1
 801272e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012730:	68fb      	ldr	r3, [r7, #12]
 8012732:	3301      	adds	r3, #1
 8012734:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8012736:	68f8      	ldr	r0, [r7, #12]
 8012738:	f7ff faa1 	bl	8011c7e <SWAPBYTE>
 801273c:	4603      	mov	r3, r0
 801273e:	461a      	mov	r2, r3
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	80da      	strh	r2, [r3, #6]
}
 8012744:	bf00      	nop
 8012746:	3710      	adds	r7, #16
 8012748:	46bd      	mov	sp, r7
 801274a:	bd80      	pop	{r7, pc}

0801274c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801274c:	b580      	push	{r7, lr}
 801274e:	b082      	sub	sp, #8
 8012750:	af00      	add	r7, sp, #0
 8012752:	6078      	str	r0, [r7, #4]
 8012754:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012756:	2180      	movs	r1, #128	; 0x80
 8012758:	6878      	ldr	r0, [r7, #4]
 801275a:	f003 fc89 	bl	8016070 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801275e:	2100      	movs	r1, #0
 8012760:	6878      	ldr	r0, [r7, #4]
 8012762:	f003 fc85 	bl	8016070 <USBD_LL_StallEP>
}
 8012766:	bf00      	nop
 8012768:	3708      	adds	r7, #8
 801276a:	46bd      	mov	sp, r7
 801276c:	bd80      	pop	{r7, pc}

0801276e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801276e:	b580      	push	{r7, lr}
 8012770:	b086      	sub	sp, #24
 8012772:	af00      	add	r7, sp, #0
 8012774:	60f8      	str	r0, [r7, #12]
 8012776:	60b9      	str	r1, [r7, #8]
 8012778:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801277a:	2300      	movs	r3, #0
 801277c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801277e:	68fb      	ldr	r3, [r7, #12]
 8012780:	2b00      	cmp	r3, #0
 8012782:	d036      	beq.n	80127f2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8012784:	68fb      	ldr	r3, [r7, #12]
 8012786:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8012788:	6938      	ldr	r0, [r7, #16]
 801278a:	f000 f836 	bl	80127fa <USBD_GetLen>
 801278e:	4603      	mov	r3, r0
 8012790:	3301      	adds	r3, #1
 8012792:	b29b      	uxth	r3, r3
 8012794:	005b      	lsls	r3, r3, #1
 8012796:	b29a      	uxth	r2, r3
 8012798:	687b      	ldr	r3, [r7, #4]
 801279a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801279c:	7dfb      	ldrb	r3, [r7, #23]
 801279e:	68ba      	ldr	r2, [r7, #8]
 80127a0:	4413      	add	r3, r2
 80127a2:	687a      	ldr	r2, [r7, #4]
 80127a4:	7812      	ldrb	r2, [r2, #0]
 80127a6:	701a      	strb	r2, [r3, #0]
  idx++;
 80127a8:	7dfb      	ldrb	r3, [r7, #23]
 80127aa:	3301      	adds	r3, #1
 80127ac:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80127ae:	7dfb      	ldrb	r3, [r7, #23]
 80127b0:	68ba      	ldr	r2, [r7, #8]
 80127b2:	4413      	add	r3, r2
 80127b4:	2203      	movs	r2, #3
 80127b6:	701a      	strb	r2, [r3, #0]
  idx++;
 80127b8:	7dfb      	ldrb	r3, [r7, #23]
 80127ba:	3301      	adds	r3, #1
 80127bc:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80127be:	e013      	b.n	80127e8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80127c0:	7dfb      	ldrb	r3, [r7, #23]
 80127c2:	68ba      	ldr	r2, [r7, #8]
 80127c4:	4413      	add	r3, r2
 80127c6:	693a      	ldr	r2, [r7, #16]
 80127c8:	7812      	ldrb	r2, [r2, #0]
 80127ca:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80127cc:	693b      	ldr	r3, [r7, #16]
 80127ce:	3301      	adds	r3, #1
 80127d0:	613b      	str	r3, [r7, #16]
    idx++;
 80127d2:	7dfb      	ldrb	r3, [r7, #23]
 80127d4:	3301      	adds	r3, #1
 80127d6:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80127d8:	7dfb      	ldrb	r3, [r7, #23]
 80127da:	68ba      	ldr	r2, [r7, #8]
 80127dc:	4413      	add	r3, r2
 80127de:	2200      	movs	r2, #0
 80127e0:	701a      	strb	r2, [r3, #0]
    idx++;
 80127e2:	7dfb      	ldrb	r3, [r7, #23]
 80127e4:	3301      	adds	r3, #1
 80127e6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80127e8:	693b      	ldr	r3, [r7, #16]
 80127ea:	781b      	ldrb	r3, [r3, #0]
 80127ec:	2b00      	cmp	r3, #0
 80127ee:	d1e7      	bne.n	80127c0 <USBD_GetString+0x52>
 80127f0:	e000      	b.n	80127f4 <USBD_GetString+0x86>
    return;
 80127f2:	bf00      	nop
  }
}
 80127f4:	3718      	adds	r7, #24
 80127f6:	46bd      	mov	sp, r7
 80127f8:	bd80      	pop	{r7, pc}

080127fa <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80127fa:	b480      	push	{r7}
 80127fc:	b085      	sub	sp, #20
 80127fe:	af00      	add	r7, sp, #0
 8012800:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8012802:	2300      	movs	r3, #0
 8012804:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801280a:	e005      	b.n	8012818 <USBD_GetLen+0x1e>
  {
    len++;
 801280c:	7bfb      	ldrb	r3, [r7, #15]
 801280e:	3301      	adds	r3, #1
 8012810:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8012812:	68bb      	ldr	r3, [r7, #8]
 8012814:	3301      	adds	r3, #1
 8012816:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8012818:	68bb      	ldr	r3, [r7, #8]
 801281a:	781b      	ldrb	r3, [r3, #0]
 801281c:	2b00      	cmp	r3, #0
 801281e:	d1f5      	bne.n	801280c <USBD_GetLen+0x12>
  }

  return len;
 8012820:	7bfb      	ldrb	r3, [r7, #15]
}
 8012822:	4618      	mov	r0, r3
 8012824:	3714      	adds	r7, #20
 8012826:	46bd      	mov	sp, r7
 8012828:	f85d 7b04 	ldr.w	r7, [sp], #4
 801282c:	4770      	bx	lr

0801282e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801282e:	b580      	push	{r7, lr}
 8012830:	b084      	sub	sp, #16
 8012832:	af00      	add	r7, sp, #0
 8012834:	60f8      	str	r0, [r7, #12]
 8012836:	60b9      	str	r1, [r7, #8]
 8012838:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801283a:	68fb      	ldr	r3, [r7, #12]
 801283c:	2202      	movs	r2, #2
 801283e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8012842:	68fb      	ldr	r3, [r7, #12]
 8012844:	687a      	ldr	r2, [r7, #4]
 8012846:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8012848:	68fb      	ldr	r3, [r7, #12]
 801284a:	687a      	ldr	r2, [r7, #4]
 801284c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801284e:	687b      	ldr	r3, [r7, #4]
 8012850:	68ba      	ldr	r2, [r7, #8]
 8012852:	2100      	movs	r1, #0
 8012854:	68f8      	ldr	r0, [r7, #12]
 8012856:	f003 fcd9 	bl	801620c <USBD_LL_Transmit>

  return USBD_OK;
 801285a:	2300      	movs	r3, #0
}
 801285c:	4618      	mov	r0, r3
 801285e:	3710      	adds	r7, #16
 8012860:	46bd      	mov	sp, r7
 8012862:	bd80      	pop	{r7, pc}

08012864 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8012864:	b580      	push	{r7, lr}
 8012866:	b084      	sub	sp, #16
 8012868:	af00      	add	r7, sp, #0
 801286a:	60f8      	str	r0, [r7, #12]
 801286c:	60b9      	str	r1, [r7, #8]
 801286e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	68ba      	ldr	r2, [r7, #8]
 8012874:	2100      	movs	r1, #0
 8012876:	68f8      	ldr	r0, [r7, #12]
 8012878:	f003 fcc8 	bl	801620c <USBD_LL_Transmit>

  return USBD_OK;
 801287c:	2300      	movs	r3, #0
}
 801287e:	4618      	mov	r0, r3
 8012880:	3710      	adds	r7, #16
 8012882:	46bd      	mov	sp, r7
 8012884:	bd80      	pop	{r7, pc}

08012886 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8012886:	b580      	push	{r7, lr}
 8012888:	b084      	sub	sp, #16
 801288a:	af00      	add	r7, sp, #0
 801288c:	60f8      	str	r0, [r7, #12]
 801288e:	60b9      	str	r1, [r7, #8]
 8012890:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8012892:	68fb      	ldr	r3, [r7, #12]
 8012894:	2203      	movs	r2, #3
 8012896:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 801289a:	68fb      	ldr	r3, [r7, #12]
 801289c:	687a      	ldr	r2, [r7, #4]
 801289e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80128a2:	68fb      	ldr	r3, [r7, #12]
 80128a4:	687a      	ldr	r2, [r7, #4]
 80128a6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	68ba      	ldr	r2, [r7, #8]
 80128ae:	2100      	movs	r1, #0
 80128b0:	68f8      	ldr	r0, [r7, #12]
 80128b2:	f003 fce3 	bl	801627c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80128b6:	2300      	movs	r3, #0
}
 80128b8:	4618      	mov	r0, r3
 80128ba:	3710      	adds	r7, #16
 80128bc:	46bd      	mov	sp, r7
 80128be:	bd80      	pop	{r7, pc}

080128c0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80128c0:	b580      	push	{r7, lr}
 80128c2:	b084      	sub	sp, #16
 80128c4:	af00      	add	r7, sp, #0
 80128c6:	60f8      	str	r0, [r7, #12]
 80128c8:	60b9      	str	r1, [r7, #8]
 80128ca:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	68ba      	ldr	r2, [r7, #8]
 80128d0:	2100      	movs	r1, #0
 80128d2:	68f8      	ldr	r0, [r7, #12]
 80128d4:	f003 fcd2 	bl	801627c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80128d8:	2300      	movs	r3, #0
}
 80128da:	4618      	mov	r0, r3
 80128dc:	3710      	adds	r7, #16
 80128de:	46bd      	mov	sp, r7
 80128e0:	bd80      	pop	{r7, pc}

080128e2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80128e2:	b580      	push	{r7, lr}
 80128e4:	b082      	sub	sp, #8
 80128e6:	af00      	add	r7, sp, #0
 80128e8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	2204      	movs	r2, #4
 80128ee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80128f2:	2300      	movs	r3, #0
 80128f4:	2200      	movs	r2, #0
 80128f6:	2100      	movs	r1, #0
 80128f8:	6878      	ldr	r0, [r7, #4]
 80128fa:	f003 fc87 	bl	801620c <USBD_LL_Transmit>

  return USBD_OK;
 80128fe:	2300      	movs	r3, #0
}
 8012900:	4618      	mov	r0, r3
 8012902:	3708      	adds	r7, #8
 8012904:	46bd      	mov	sp, r7
 8012906:	bd80      	pop	{r7, pc}

08012908 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8012908:	b580      	push	{r7, lr}
 801290a:	b082      	sub	sp, #8
 801290c:	af00      	add	r7, sp, #0
 801290e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	2205      	movs	r2, #5
 8012914:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012918:	2300      	movs	r3, #0
 801291a:	2200      	movs	r2, #0
 801291c:	2100      	movs	r1, #0
 801291e:	6878      	ldr	r0, [r7, #4]
 8012920:	f003 fcac 	bl	801627c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012924:	2300      	movs	r3, #0
}
 8012926:	4618      	mov	r0, r3
 8012928:	3708      	adds	r7, #8
 801292a:	46bd      	mov	sp, r7
 801292c:	bd80      	pop	{r7, pc}
	...

08012930 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8012930:	b580      	push	{r7, lr}
 8012932:	b084      	sub	sp, #16
 8012934:	af00      	add	r7, sp, #0
 8012936:	4603      	mov	r3, r0
 8012938:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801293a:	79fb      	ldrb	r3, [r7, #7]
 801293c:	4a08      	ldr	r2, [pc, #32]	; (8012960 <disk_status+0x30>)
 801293e:	009b      	lsls	r3, r3, #2
 8012940:	4413      	add	r3, r2
 8012942:	685b      	ldr	r3, [r3, #4]
 8012944:	685b      	ldr	r3, [r3, #4]
 8012946:	79fa      	ldrb	r2, [r7, #7]
 8012948:	4905      	ldr	r1, [pc, #20]	; (8012960 <disk_status+0x30>)
 801294a:	440a      	add	r2, r1
 801294c:	7a12      	ldrb	r2, [r2, #8]
 801294e:	4610      	mov	r0, r2
 8012950:	4798      	blx	r3
 8012952:	4603      	mov	r3, r0
 8012954:	73fb      	strb	r3, [r7, #15]
  return stat;
 8012956:	7bfb      	ldrb	r3, [r7, #15]
}
 8012958:	4618      	mov	r0, r3
 801295a:	3710      	adds	r7, #16
 801295c:	46bd      	mov	sp, r7
 801295e:	bd80      	pop	{r7, pc}
 8012960:	20001358 	.word	0x20001358

08012964 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8012964:	b580      	push	{r7, lr}
 8012966:	b084      	sub	sp, #16
 8012968:	af00      	add	r7, sp, #0
 801296a:	4603      	mov	r3, r0
 801296c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 801296e:	2300      	movs	r3, #0
 8012970:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8012972:	79fb      	ldrb	r3, [r7, #7]
 8012974:	4a0d      	ldr	r2, [pc, #52]	; (80129ac <disk_initialize+0x48>)
 8012976:	5cd3      	ldrb	r3, [r2, r3]
 8012978:	2b00      	cmp	r3, #0
 801297a:	d111      	bne.n	80129a0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 801297c:	79fb      	ldrb	r3, [r7, #7]
 801297e:	4a0b      	ldr	r2, [pc, #44]	; (80129ac <disk_initialize+0x48>)
 8012980:	2101      	movs	r1, #1
 8012982:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8012984:	79fb      	ldrb	r3, [r7, #7]
 8012986:	4a09      	ldr	r2, [pc, #36]	; (80129ac <disk_initialize+0x48>)
 8012988:	009b      	lsls	r3, r3, #2
 801298a:	4413      	add	r3, r2
 801298c:	685b      	ldr	r3, [r3, #4]
 801298e:	681b      	ldr	r3, [r3, #0]
 8012990:	79fa      	ldrb	r2, [r7, #7]
 8012992:	4906      	ldr	r1, [pc, #24]	; (80129ac <disk_initialize+0x48>)
 8012994:	440a      	add	r2, r1
 8012996:	7a12      	ldrb	r2, [r2, #8]
 8012998:	4610      	mov	r0, r2
 801299a:	4798      	blx	r3
 801299c:	4603      	mov	r3, r0
 801299e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80129a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80129a2:	4618      	mov	r0, r3
 80129a4:	3710      	adds	r7, #16
 80129a6:	46bd      	mov	sp, r7
 80129a8:	bd80      	pop	{r7, pc}
 80129aa:	bf00      	nop
 80129ac:	20001358 	.word	0x20001358

080129b0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80129b0:	b590      	push	{r4, r7, lr}
 80129b2:	b087      	sub	sp, #28
 80129b4:	af00      	add	r7, sp, #0
 80129b6:	60b9      	str	r1, [r7, #8]
 80129b8:	607a      	str	r2, [r7, #4]
 80129ba:	603b      	str	r3, [r7, #0]
 80129bc:	4603      	mov	r3, r0
 80129be:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80129c0:	7bfb      	ldrb	r3, [r7, #15]
 80129c2:	4a0a      	ldr	r2, [pc, #40]	; (80129ec <disk_read+0x3c>)
 80129c4:	009b      	lsls	r3, r3, #2
 80129c6:	4413      	add	r3, r2
 80129c8:	685b      	ldr	r3, [r3, #4]
 80129ca:	689c      	ldr	r4, [r3, #8]
 80129cc:	7bfb      	ldrb	r3, [r7, #15]
 80129ce:	4a07      	ldr	r2, [pc, #28]	; (80129ec <disk_read+0x3c>)
 80129d0:	4413      	add	r3, r2
 80129d2:	7a18      	ldrb	r0, [r3, #8]
 80129d4:	683b      	ldr	r3, [r7, #0]
 80129d6:	687a      	ldr	r2, [r7, #4]
 80129d8:	68b9      	ldr	r1, [r7, #8]
 80129da:	47a0      	blx	r4
 80129dc:	4603      	mov	r3, r0
 80129de:	75fb      	strb	r3, [r7, #23]
  return res;
 80129e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80129e2:	4618      	mov	r0, r3
 80129e4:	371c      	adds	r7, #28
 80129e6:	46bd      	mov	sp, r7
 80129e8:	bd90      	pop	{r4, r7, pc}
 80129ea:	bf00      	nop
 80129ec:	20001358 	.word	0x20001358

080129f0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80129f0:	b590      	push	{r4, r7, lr}
 80129f2:	b087      	sub	sp, #28
 80129f4:	af00      	add	r7, sp, #0
 80129f6:	60b9      	str	r1, [r7, #8]
 80129f8:	607a      	str	r2, [r7, #4]
 80129fa:	603b      	str	r3, [r7, #0]
 80129fc:	4603      	mov	r3, r0
 80129fe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8012a00:	7bfb      	ldrb	r3, [r7, #15]
 8012a02:	4a0a      	ldr	r2, [pc, #40]	; (8012a2c <disk_write+0x3c>)
 8012a04:	009b      	lsls	r3, r3, #2
 8012a06:	4413      	add	r3, r2
 8012a08:	685b      	ldr	r3, [r3, #4]
 8012a0a:	68dc      	ldr	r4, [r3, #12]
 8012a0c:	7bfb      	ldrb	r3, [r7, #15]
 8012a0e:	4a07      	ldr	r2, [pc, #28]	; (8012a2c <disk_write+0x3c>)
 8012a10:	4413      	add	r3, r2
 8012a12:	7a18      	ldrb	r0, [r3, #8]
 8012a14:	683b      	ldr	r3, [r7, #0]
 8012a16:	687a      	ldr	r2, [r7, #4]
 8012a18:	68b9      	ldr	r1, [r7, #8]
 8012a1a:	47a0      	blx	r4
 8012a1c:	4603      	mov	r3, r0
 8012a1e:	75fb      	strb	r3, [r7, #23]
  return res;
 8012a20:	7dfb      	ldrb	r3, [r7, #23]
}
 8012a22:	4618      	mov	r0, r3
 8012a24:	371c      	adds	r7, #28
 8012a26:	46bd      	mov	sp, r7
 8012a28:	bd90      	pop	{r4, r7, pc}
 8012a2a:	bf00      	nop
 8012a2c:	20001358 	.word	0x20001358

08012a30 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8012a30:	b580      	push	{r7, lr}
 8012a32:	b084      	sub	sp, #16
 8012a34:	af00      	add	r7, sp, #0
 8012a36:	4603      	mov	r3, r0
 8012a38:	603a      	str	r2, [r7, #0]
 8012a3a:	71fb      	strb	r3, [r7, #7]
 8012a3c:	460b      	mov	r3, r1
 8012a3e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8012a40:	79fb      	ldrb	r3, [r7, #7]
 8012a42:	4a09      	ldr	r2, [pc, #36]	; (8012a68 <disk_ioctl+0x38>)
 8012a44:	009b      	lsls	r3, r3, #2
 8012a46:	4413      	add	r3, r2
 8012a48:	685b      	ldr	r3, [r3, #4]
 8012a4a:	691b      	ldr	r3, [r3, #16]
 8012a4c:	79fa      	ldrb	r2, [r7, #7]
 8012a4e:	4906      	ldr	r1, [pc, #24]	; (8012a68 <disk_ioctl+0x38>)
 8012a50:	440a      	add	r2, r1
 8012a52:	7a10      	ldrb	r0, [r2, #8]
 8012a54:	79b9      	ldrb	r1, [r7, #6]
 8012a56:	683a      	ldr	r2, [r7, #0]
 8012a58:	4798      	blx	r3
 8012a5a:	4603      	mov	r3, r0
 8012a5c:	73fb      	strb	r3, [r7, #15]
  return res;
 8012a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a60:	4618      	mov	r0, r3
 8012a62:	3710      	adds	r7, #16
 8012a64:	46bd      	mov	sp, r7
 8012a66:	bd80      	pop	{r7, pc}
 8012a68:	20001358 	.word	0x20001358

08012a6c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8012a6c:	b480      	push	{r7}
 8012a6e:	b085      	sub	sp, #20
 8012a70:	af00      	add	r7, sp, #0
 8012a72:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	3301      	adds	r3, #1
 8012a78:	781b      	ldrb	r3, [r3, #0]
 8012a7a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8012a7c:	89fb      	ldrh	r3, [r7, #14]
 8012a7e:	021b      	lsls	r3, r3, #8
 8012a80:	b21a      	sxth	r2, r3
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	781b      	ldrb	r3, [r3, #0]
 8012a86:	b21b      	sxth	r3, r3
 8012a88:	4313      	orrs	r3, r2
 8012a8a:	b21b      	sxth	r3, r3
 8012a8c:	81fb      	strh	r3, [r7, #14]
	return rv;
 8012a8e:	89fb      	ldrh	r3, [r7, #14]
}
 8012a90:	4618      	mov	r0, r3
 8012a92:	3714      	adds	r7, #20
 8012a94:	46bd      	mov	sp, r7
 8012a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a9a:	4770      	bx	lr

08012a9c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8012a9c:	b480      	push	{r7}
 8012a9e:	b085      	sub	sp, #20
 8012aa0:	af00      	add	r7, sp, #0
 8012aa2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	3303      	adds	r3, #3
 8012aa8:	781b      	ldrb	r3, [r3, #0]
 8012aaa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8012aac:	68fb      	ldr	r3, [r7, #12]
 8012aae:	021b      	lsls	r3, r3, #8
 8012ab0:	687a      	ldr	r2, [r7, #4]
 8012ab2:	3202      	adds	r2, #2
 8012ab4:	7812      	ldrb	r2, [r2, #0]
 8012ab6:	4313      	orrs	r3, r2
 8012ab8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8012aba:	68fb      	ldr	r3, [r7, #12]
 8012abc:	021b      	lsls	r3, r3, #8
 8012abe:	687a      	ldr	r2, [r7, #4]
 8012ac0:	3201      	adds	r2, #1
 8012ac2:	7812      	ldrb	r2, [r2, #0]
 8012ac4:	4313      	orrs	r3, r2
 8012ac6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8012ac8:	68fb      	ldr	r3, [r7, #12]
 8012aca:	021b      	lsls	r3, r3, #8
 8012acc:	687a      	ldr	r2, [r7, #4]
 8012ace:	7812      	ldrb	r2, [r2, #0]
 8012ad0:	4313      	orrs	r3, r2
 8012ad2:	60fb      	str	r3, [r7, #12]
	return rv;
 8012ad4:	68fb      	ldr	r3, [r7, #12]
}
 8012ad6:	4618      	mov	r0, r3
 8012ad8:	3714      	adds	r7, #20
 8012ada:	46bd      	mov	sp, r7
 8012adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ae0:	4770      	bx	lr

08012ae2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8012ae2:	b480      	push	{r7}
 8012ae4:	b083      	sub	sp, #12
 8012ae6:	af00      	add	r7, sp, #0
 8012ae8:	6078      	str	r0, [r7, #4]
 8012aea:	460b      	mov	r3, r1
 8012aec:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8012aee:	687b      	ldr	r3, [r7, #4]
 8012af0:	1c5a      	adds	r2, r3, #1
 8012af2:	607a      	str	r2, [r7, #4]
 8012af4:	887a      	ldrh	r2, [r7, #2]
 8012af6:	b2d2      	uxtb	r2, r2
 8012af8:	701a      	strb	r2, [r3, #0]
 8012afa:	887b      	ldrh	r3, [r7, #2]
 8012afc:	0a1b      	lsrs	r3, r3, #8
 8012afe:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	1c5a      	adds	r2, r3, #1
 8012b04:	607a      	str	r2, [r7, #4]
 8012b06:	887a      	ldrh	r2, [r7, #2]
 8012b08:	b2d2      	uxtb	r2, r2
 8012b0a:	701a      	strb	r2, [r3, #0]
}
 8012b0c:	bf00      	nop
 8012b0e:	370c      	adds	r7, #12
 8012b10:	46bd      	mov	sp, r7
 8012b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b16:	4770      	bx	lr

08012b18 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8012b18:	b480      	push	{r7}
 8012b1a:	b083      	sub	sp, #12
 8012b1c:	af00      	add	r7, sp, #0
 8012b1e:	6078      	str	r0, [r7, #4]
 8012b20:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	1c5a      	adds	r2, r3, #1
 8012b26:	607a      	str	r2, [r7, #4]
 8012b28:	683a      	ldr	r2, [r7, #0]
 8012b2a:	b2d2      	uxtb	r2, r2
 8012b2c:	701a      	strb	r2, [r3, #0]
 8012b2e:	683b      	ldr	r3, [r7, #0]
 8012b30:	0a1b      	lsrs	r3, r3, #8
 8012b32:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	1c5a      	adds	r2, r3, #1
 8012b38:	607a      	str	r2, [r7, #4]
 8012b3a:	683a      	ldr	r2, [r7, #0]
 8012b3c:	b2d2      	uxtb	r2, r2
 8012b3e:	701a      	strb	r2, [r3, #0]
 8012b40:	683b      	ldr	r3, [r7, #0]
 8012b42:	0a1b      	lsrs	r3, r3, #8
 8012b44:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012b46:	687b      	ldr	r3, [r7, #4]
 8012b48:	1c5a      	adds	r2, r3, #1
 8012b4a:	607a      	str	r2, [r7, #4]
 8012b4c:	683a      	ldr	r2, [r7, #0]
 8012b4e:	b2d2      	uxtb	r2, r2
 8012b50:	701a      	strb	r2, [r3, #0]
 8012b52:	683b      	ldr	r3, [r7, #0]
 8012b54:	0a1b      	lsrs	r3, r3, #8
 8012b56:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	1c5a      	adds	r2, r3, #1
 8012b5c:	607a      	str	r2, [r7, #4]
 8012b5e:	683a      	ldr	r2, [r7, #0]
 8012b60:	b2d2      	uxtb	r2, r2
 8012b62:	701a      	strb	r2, [r3, #0]
}
 8012b64:	bf00      	nop
 8012b66:	370c      	adds	r7, #12
 8012b68:	46bd      	mov	sp, r7
 8012b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b6e:	4770      	bx	lr

08012b70 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8012b70:	b480      	push	{r7}
 8012b72:	b087      	sub	sp, #28
 8012b74:	af00      	add	r7, sp, #0
 8012b76:	60f8      	str	r0, [r7, #12]
 8012b78:	60b9      	str	r1, [r7, #8]
 8012b7a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8012b7c:	68fb      	ldr	r3, [r7, #12]
 8012b7e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8012b80:	68bb      	ldr	r3, [r7, #8]
 8012b82:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	2b00      	cmp	r3, #0
 8012b88:	d00d      	beq.n	8012ba6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8012b8a:	693a      	ldr	r2, [r7, #16]
 8012b8c:	1c53      	adds	r3, r2, #1
 8012b8e:	613b      	str	r3, [r7, #16]
 8012b90:	697b      	ldr	r3, [r7, #20]
 8012b92:	1c59      	adds	r1, r3, #1
 8012b94:	6179      	str	r1, [r7, #20]
 8012b96:	7812      	ldrb	r2, [r2, #0]
 8012b98:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	3b01      	subs	r3, #1
 8012b9e:	607b      	str	r3, [r7, #4]
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	2b00      	cmp	r3, #0
 8012ba4:	d1f1      	bne.n	8012b8a <mem_cpy+0x1a>
	}
}
 8012ba6:	bf00      	nop
 8012ba8:	371c      	adds	r7, #28
 8012baa:	46bd      	mov	sp, r7
 8012bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bb0:	4770      	bx	lr

08012bb2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8012bb2:	b480      	push	{r7}
 8012bb4:	b087      	sub	sp, #28
 8012bb6:	af00      	add	r7, sp, #0
 8012bb8:	60f8      	str	r0, [r7, #12]
 8012bba:	60b9      	str	r1, [r7, #8]
 8012bbc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8012bbe:	68fb      	ldr	r3, [r7, #12]
 8012bc0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8012bc2:	697b      	ldr	r3, [r7, #20]
 8012bc4:	1c5a      	adds	r2, r3, #1
 8012bc6:	617a      	str	r2, [r7, #20]
 8012bc8:	68ba      	ldr	r2, [r7, #8]
 8012bca:	b2d2      	uxtb	r2, r2
 8012bcc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	3b01      	subs	r3, #1
 8012bd2:	607b      	str	r3, [r7, #4]
 8012bd4:	687b      	ldr	r3, [r7, #4]
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d1f3      	bne.n	8012bc2 <mem_set+0x10>
}
 8012bda:	bf00      	nop
 8012bdc:	bf00      	nop
 8012bde:	371c      	adds	r7, #28
 8012be0:	46bd      	mov	sp, r7
 8012be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012be6:	4770      	bx	lr

08012be8 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8012be8:	b480      	push	{r7}
 8012bea:	b089      	sub	sp, #36	; 0x24
 8012bec:	af00      	add	r7, sp, #0
 8012bee:	60f8      	str	r0, [r7, #12]
 8012bf0:	60b9      	str	r1, [r7, #8]
 8012bf2:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8012bf4:	68fb      	ldr	r3, [r7, #12]
 8012bf6:	61fb      	str	r3, [r7, #28]
 8012bf8:	68bb      	ldr	r3, [r7, #8]
 8012bfa:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8012bfc:	2300      	movs	r3, #0
 8012bfe:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8012c00:	69fb      	ldr	r3, [r7, #28]
 8012c02:	1c5a      	adds	r2, r3, #1
 8012c04:	61fa      	str	r2, [r7, #28]
 8012c06:	781b      	ldrb	r3, [r3, #0]
 8012c08:	4619      	mov	r1, r3
 8012c0a:	69bb      	ldr	r3, [r7, #24]
 8012c0c:	1c5a      	adds	r2, r3, #1
 8012c0e:	61ba      	str	r2, [r7, #24]
 8012c10:	781b      	ldrb	r3, [r3, #0]
 8012c12:	1acb      	subs	r3, r1, r3
 8012c14:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	3b01      	subs	r3, #1
 8012c1a:	607b      	str	r3, [r7, #4]
 8012c1c:	687b      	ldr	r3, [r7, #4]
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	d002      	beq.n	8012c28 <mem_cmp+0x40>
 8012c22:	697b      	ldr	r3, [r7, #20]
 8012c24:	2b00      	cmp	r3, #0
 8012c26:	d0eb      	beq.n	8012c00 <mem_cmp+0x18>

	return r;
 8012c28:	697b      	ldr	r3, [r7, #20]
}
 8012c2a:	4618      	mov	r0, r3
 8012c2c:	3724      	adds	r7, #36	; 0x24
 8012c2e:	46bd      	mov	sp, r7
 8012c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c34:	4770      	bx	lr

08012c36 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8012c36:	b480      	push	{r7}
 8012c38:	b083      	sub	sp, #12
 8012c3a:	af00      	add	r7, sp, #0
 8012c3c:	6078      	str	r0, [r7, #4]
 8012c3e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8012c40:	e002      	b.n	8012c48 <chk_chr+0x12>
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	3301      	adds	r3, #1
 8012c46:	607b      	str	r3, [r7, #4]
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	781b      	ldrb	r3, [r3, #0]
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	d005      	beq.n	8012c5c <chk_chr+0x26>
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	781b      	ldrb	r3, [r3, #0]
 8012c54:	461a      	mov	r2, r3
 8012c56:	683b      	ldr	r3, [r7, #0]
 8012c58:	4293      	cmp	r3, r2
 8012c5a:	d1f2      	bne.n	8012c42 <chk_chr+0xc>
	return *str;
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	781b      	ldrb	r3, [r3, #0]
}
 8012c60:	4618      	mov	r0, r3
 8012c62:	370c      	adds	r7, #12
 8012c64:	46bd      	mov	sp, r7
 8012c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c6a:	4770      	bx	lr

08012c6c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8012c6c:	b480      	push	{r7}
 8012c6e:	b085      	sub	sp, #20
 8012c70:	af00      	add	r7, sp, #0
 8012c72:	6078      	str	r0, [r7, #4]
 8012c74:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8012c76:	2300      	movs	r3, #0
 8012c78:	60bb      	str	r3, [r7, #8]
 8012c7a:	68bb      	ldr	r3, [r7, #8]
 8012c7c:	60fb      	str	r3, [r7, #12]
 8012c7e:	e029      	b.n	8012cd4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8012c80:	4a27      	ldr	r2, [pc, #156]	; (8012d20 <chk_lock+0xb4>)
 8012c82:	68fb      	ldr	r3, [r7, #12]
 8012c84:	011b      	lsls	r3, r3, #4
 8012c86:	4413      	add	r3, r2
 8012c88:	681b      	ldr	r3, [r3, #0]
 8012c8a:	2b00      	cmp	r3, #0
 8012c8c:	d01d      	beq.n	8012cca <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8012c8e:	4a24      	ldr	r2, [pc, #144]	; (8012d20 <chk_lock+0xb4>)
 8012c90:	68fb      	ldr	r3, [r7, #12]
 8012c92:	011b      	lsls	r3, r3, #4
 8012c94:	4413      	add	r3, r2
 8012c96:	681a      	ldr	r2, [r3, #0]
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	681b      	ldr	r3, [r3, #0]
 8012c9c:	429a      	cmp	r2, r3
 8012c9e:	d116      	bne.n	8012cce <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8012ca0:	4a1f      	ldr	r2, [pc, #124]	; (8012d20 <chk_lock+0xb4>)
 8012ca2:	68fb      	ldr	r3, [r7, #12]
 8012ca4:	011b      	lsls	r3, r3, #4
 8012ca6:	4413      	add	r3, r2
 8012ca8:	3304      	adds	r3, #4
 8012caa:	681a      	ldr	r2, [r3, #0]
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8012cb0:	429a      	cmp	r2, r3
 8012cb2:	d10c      	bne.n	8012cce <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8012cb4:	4a1a      	ldr	r2, [pc, #104]	; (8012d20 <chk_lock+0xb4>)
 8012cb6:	68fb      	ldr	r3, [r7, #12]
 8012cb8:	011b      	lsls	r3, r3, #4
 8012cba:	4413      	add	r3, r2
 8012cbc:	3308      	adds	r3, #8
 8012cbe:	681a      	ldr	r2, [r3, #0]
 8012cc0:	687b      	ldr	r3, [r7, #4]
 8012cc2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8012cc4:	429a      	cmp	r2, r3
 8012cc6:	d102      	bne.n	8012cce <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8012cc8:	e007      	b.n	8012cda <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8012cca:	2301      	movs	r3, #1
 8012ccc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8012cce:	68fb      	ldr	r3, [r7, #12]
 8012cd0:	3301      	adds	r3, #1
 8012cd2:	60fb      	str	r3, [r7, #12]
 8012cd4:	68fb      	ldr	r3, [r7, #12]
 8012cd6:	2b01      	cmp	r3, #1
 8012cd8:	d9d2      	bls.n	8012c80 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8012cda:	68fb      	ldr	r3, [r7, #12]
 8012cdc:	2b02      	cmp	r3, #2
 8012cde:	d109      	bne.n	8012cf4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8012ce0:	68bb      	ldr	r3, [r7, #8]
 8012ce2:	2b00      	cmp	r3, #0
 8012ce4:	d102      	bne.n	8012cec <chk_lock+0x80>
 8012ce6:	683b      	ldr	r3, [r7, #0]
 8012ce8:	2b02      	cmp	r3, #2
 8012cea:	d101      	bne.n	8012cf0 <chk_lock+0x84>
 8012cec:	2300      	movs	r3, #0
 8012cee:	e010      	b.n	8012d12 <chk_lock+0xa6>
 8012cf0:	2312      	movs	r3, #18
 8012cf2:	e00e      	b.n	8012d12 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8012cf4:	683b      	ldr	r3, [r7, #0]
 8012cf6:	2b00      	cmp	r3, #0
 8012cf8:	d108      	bne.n	8012d0c <chk_lock+0xa0>
 8012cfa:	4a09      	ldr	r2, [pc, #36]	; (8012d20 <chk_lock+0xb4>)
 8012cfc:	68fb      	ldr	r3, [r7, #12]
 8012cfe:	011b      	lsls	r3, r3, #4
 8012d00:	4413      	add	r3, r2
 8012d02:	330c      	adds	r3, #12
 8012d04:	881b      	ldrh	r3, [r3, #0]
 8012d06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012d0a:	d101      	bne.n	8012d10 <chk_lock+0xa4>
 8012d0c:	2310      	movs	r3, #16
 8012d0e:	e000      	b.n	8012d12 <chk_lock+0xa6>
 8012d10:	2300      	movs	r3, #0
}
 8012d12:	4618      	mov	r0, r3
 8012d14:	3714      	adds	r7, #20
 8012d16:	46bd      	mov	sp, r7
 8012d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d1c:	4770      	bx	lr
 8012d1e:	bf00      	nop
 8012d20:	20001338 	.word	0x20001338

08012d24 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8012d24:	b480      	push	{r7}
 8012d26:	b083      	sub	sp, #12
 8012d28:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8012d2a:	2300      	movs	r3, #0
 8012d2c:	607b      	str	r3, [r7, #4]
 8012d2e:	e002      	b.n	8012d36 <enq_lock+0x12>
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	3301      	adds	r3, #1
 8012d34:	607b      	str	r3, [r7, #4]
 8012d36:	687b      	ldr	r3, [r7, #4]
 8012d38:	2b01      	cmp	r3, #1
 8012d3a:	d806      	bhi.n	8012d4a <enq_lock+0x26>
 8012d3c:	4a09      	ldr	r2, [pc, #36]	; (8012d64 <enq_lock+0x40>)
 8012d3e:	687b      	ldr	r3, [r7, #4]
 8012d40:	011b      	lsls	r3, r3, #4
 8012d42:	4413      	add	r3, r2
 8012d44:	681b      	ldr	r3, [r3, #0]
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	d1f2      	bne.n	8012d30 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	2b02      	cmp	r3, #2
 8012d4e:	bf14      	ite	ne
 8012d50:	2301      	movne	r3, #1
 8012d52:	2300      	moveq	r3, #0
 8012d54:	b2db      	uxtb	r3, r3
}
 8012d56:	4618      	mov	r0, r3
 8012d58:	370c      	adds	r7, #12
 8012d5a:	46bd      	mov	sp, r7
 8012d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d60:	4770      	bx	lr
 8012d62:	bf00      	nop
 8012d64:	20001338 	.word	0x20001338

08012d68 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8012d68:	b480      	push	{r7}
 8012d6a:	b085      	sub	sp, #20
 8012d6c:	af00      	add	r7, sp, #0
 8012d6e:	6078      	str	r0, [r7, #4]
 8012d70:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8012d72:	2300      	movs	r3, #0
 8012d74:	60fb      	str	r3, [r7, #12]
 8012d76:	e01f      	b.n	8012db8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8012d78:	4a41      	ldr	r2, [pc, #260]	; (8012e80 <inc_lock+0x118>)
 8012d7a:	68fb      	ldr	r3, [r7, #12]
 8012d7c:	011b      	lsls	r3, r3, #4
 8012d7e:	4413      	add	r3, r2
 8012d80:	681a      	ldr	r2, [r3, #0]
 8012d82:	687b      	ldr	r3, [r7, #4]
 8012d84:	681b      	ldr	r3, [r3, #0]
 8012d86:	429a      	cmp	r2, r3
 8012d88:	d113      	bne.n	8012db2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8012d8a:	4a3d      	ldr	r2, [pc, #244]	; (8012e80 <inc_lock+0x118>)
 8012d8c:	68fb      	ldr	r3, [r7, #12]
 8012d8e:	011b      	lsls	r3, r3, #4
 8012d90:	4413      	add	r3, r2
 8012d92:	3304      	adds	r3, #4
 8012d94:	681a      	ldr	r2, [r3, #0]
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8012d9a:	429a      	cmp	r2, r3
 8012d9c:	d109      	bne.n	8012db2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8012d9e:	4a38      	ldr	r2, [pc, #224]	; (8012e80 <inc_lock+0x118>)
 8012da0:	68fb      	ldr	r3, [r7, #12]
 8012da2:	011b      	lsls	r3, r3, #4
 8012da4:	4413      	add	r3, r2
 8012da6:	3308      	adds	r3, #8
 8012da8:	681a      	ldr	r2, [r3, #0]
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8012dae:	429a      	cmp	r2, r3
 8012db0:	d006      	beq.n	8012dc0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8012db2:	68fb      	ldr	r3, [r7, #12]
 8012db4:	3301      	adds	r3, #1
 8012db6:	60fb      	str	r3, [r7, #12]
 8012db8:	68fb      	ldr	r3, [r7, #12]
 8012dba:	2b01      	cmp	r3, #1
 8012dbc:	d9dc      	bls.n	8012d78 <inc_lock+0x10>
 8012dbe:	e000      	b.n	8012dc2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8012dc0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8012dc2:	68fb      	ldr	r3, [r7, #12]
 8012dc4:	2b02      	cmp	r3, #2
 8012dc6:	d132      	bne.n	8012e2e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8012dc8:	2300      	movs	r3, #0
 8012dca:	60fb      	str	r3, [r7, #12]
 8012dcc:	e002      	b.n	8012dd4 <inc_lock+0x6c>
 8012dce:	68fb      	ldr	r3, [r7, #12]
 8012dd0:	3301      	adds	r3, #1
 8012dd2:	60fb      	str	r3, [r7, #12]
 8012dd4:	68fb      	ldr	r3, [r7, #12]
 8012dd6:	2b01      	cmp	r3, #1
 8012dd8:	d806      	bhi.n	8012de8 <inc_lock+0x80>
 8012dda:	4a29      	ldr	r2, [pc, #164]	; (8012e80 <inc_lock+0x118>)
 8012ddc:	68fb      	ldr	r3, [r7, #12]
 8012dde:	011b      	lsls	r3, r3, #4
 8012de0:	4413      	add	r3, r2
 8012de2:	681b      	ldr	r3, [r3, #0]
 8012de4:	2b00      	cmp	r3, #0
 8012de6:	d1f2      	bne.n	8012dce <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8012de8:	68fb      	ldr	r3, [r7, #12]
 8012dea:	2b02      	cmp	r3, #2
 8012dec:	d101      	bne.n	8012df2 <inc_lock+0x8a>
 8012dee:	2300      	movs	r3, #0
 8012df0:	e040      	b.n	8012e74 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8012df2:	687b      	ldr	r3, [r7, #4]
 8012df4:	681a      	ldr	r2, [r3, #0]
 8012df6:	4922      	ldr	r1, [pc, #136]	; (8012e80 <inc_lock+0x118>)
 8012df8:	68fb      	ldr	r3, [r7, #12]
 8012dfa:	011b      	lsls	r3, r3, #4
 8012dfc:	440b      	add	r3, r1
 8012dfe:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	689a      	ldr	r2, [r3, #8]
 8012e04:	491e      	ldr	r1, [pc, #120]	; (8012e80 <inc_lock+0x118>)
 8012e06:	68fb      	ldr	r3, [r7, #12]
 8012e08:	011b      	lsls	r3, r3, #4
 8012e0a:	440b      	add	r3, r1
 8012e0c:	3304      	adds	r3, #4
 8012e0e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8012e10:	687b      	ldr	r3, [r7, #4]
 8012e12:	695a      	ldr	r2, [r3, #20]
 8012e14:	491a      	ldr	r1, [pc, #104]	; (8012e80 <inc_lock+0x118>)
 8012e16:	68fb      	ldr	r3, [r7, #12]
 8012e18:	011b      	lsls	r3, r3, #4
 8012e1a:	440b      	add	r3, r1
 8012e1c:	3308      	adds	r3, #8
 8012e1e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8012e20:	4a17      	ldr	r2, [pc, #92]	; (8012e80 <inc_lock+0x118>)
 8012e22:	68fb      	ldr	r3, [r7, #12]
 8012e24:	011b      	lsls	r3, r3, #4
 8012e26:	4413      	add	r3, r2
 8012e28:	330c      	adds	r3, #12
 8012e2a:	2200      	movs	r2, #0
 8012e2c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8012e2e:	683b      	ldr	r3, [r7, #0]
 8012e30:	2b00      	cmp	r3, #0
 8012e32:	d009      	beq.n	8012e48 <inc_lock+0xe0>
 8012e34:	4a12      	ldr	r2, [pc, #72]	; (8012e80 <inc_lock+0x118>)
 8012e36:	68fb      	ldr	r3, [r7, #12]
 8012e38:	011b      	lsls	r3, r3, #4
 8012e3a:	4413      	add	r3, r2
 8012e3c:	330c      	adds	r3, #12
 8012e3e:	881b      	ldrh	r3, [r3, #0]
 8012e40:	2b00      	cmp	r3, #0
 8012e42:	d001      	beq.n	8012e48 <inc_lock+0xe0>
 8012e44:	2300      	movs	r3, #0
 8012e46:	e015      	b.n	8012e74 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8012e48:	683b      	ldr	r3, [r7, #0]
 8012e4a:	2b00      	cmp	r3, #0
 8012e4c:	d108      	bne.n	8012e60 <inc_lock+0xf8>
 8012e4e:	4a0c      	ldr	r2, [pc, #48]	; (8012e80 <inc_lock+0x118>)
 8012e50:	68fb      	ldr	r3, [r7, #12]
 8012e52:	011b      	lsls	r3, r3, #4
 8012e54:	4413      	add	r3, r2
 8012e56:	330c      	adds	r3, #12
 8012e58:	881b      	ldrh	r3, [r3, #0]
 8012e5a:	3301      	adds	r3, #1
 8012e5c:	b29a      	uxth	r2, r3
 8012e5e:	e001      	b.n	8012e64 <inc_lock+0xfc>
 8012e60:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012e64:	4906      	ldr	r1, [pc, #24]	; (8012e80 <inc_lock+0x118>)
 8012e66:	68fb      	ldr	r3, [r7, #12]
 8012e68:	011b      	lsls	r3, r3, #4
 8012e6a:	440b      	add	r3, r1
 8012e6c:	330c      	adds	r3, #12
 8012e6e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8012e70:	68fb      	ldr	r3, [r7, #12]
 8012e72:	3301      	adds	r3, #1
}
 8012e74:	4618      	mov	r0, r3
 8012e76:	3714      	adds	r7, #20
 8012e78:	46bd      	mov	sp, r7
 8012e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e7e:	4770      	bx	lr
 8012e80:	20001338 	.word	0x20001338

08012e84 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8012e84:	b480      	push	{r7}
 8012e86:	b085      	sub	sp, #20
 8012e88:	af00      	add	r7, sp, #0
 8012e8a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	3b01      	subs	r3, #1
 8012e90:	607b      	str	r3, [r7, #4]
 8012e92:	687b      	ldr	r3, [r7, #4]
 8012e94:	2b01      	cmp	r3, #1
 8012e96:	d825      	bhi.n	8012ee4 <dec_lock+0x60>
		n = Files[i].ctr;
 8012e98:	4a17      	ldr	r2, [pc, #92]	; (8012ef8 <dec_lock+0x74>)
 8012e9a:	687b      	ldr	r3, [r7, #4]
 8012e9c:	011b      	lsls	r3, r3, #4
 8012e9e:	4413      	add	r3, r2
 8012ea0:	330c      	adds	r3, #12
 8012ea2:	881b      	ldrh	r3, [r3, #0]
 8012ea4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8012ea6:	89fb      	ldrh	r3, [r7, #14]
 8012ea8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012eac:	d101      	bne.n	8012eb2 <dec_lock+0x2e>
 8012eae:	2300      	movs	r3, #0
 8012eb0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8012eb2:	89fb      	ldrh	r3, [r7, #14]
 8012eb4:	2b00      	cmp	r3, #0
 8012eb6:	d002      	beq.n	8012ebe <dec_lock+0x3a>
 8012eb8:	89fb      	ldrh	r3, [r7, #14]
 8012eba:	3b01      	subs	r3, #1
 8012ebc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8012ebe:	4a0e      	ldr	r2, [pc, #56]	; (8012ef8 <dec_lock+0x74>)
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	011b      	lsls	r3, r3, #4
 8012ec4:	4413      	add	r3, r2
 8012ec6:	330c      	adds	r3, #12
 8012ec8:	89fa      	ldrh	r2, [r7, #14]
 8012eca:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8012ecc:	89fb      	ldrh	r3, [r7, #14]
 8012ece:	2b00      	cmp	r3, #0
 8012ed0:	d105      	bne.n	8012ede <dec_lock+0x5a>
 8012ed2:	4a09      	ldr	r2, [pc, #36]	; (8012ef8 <dec_lock+0x74>)
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	011b      	lsls	r3, r3, #4
 8012ed8:	4413      	add	r3, r2
 8012eda:	2200      	movs	r2, #0
 8012edc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8012ede:	2300      	movs	r3, #0
 8012ee0:	737b      	strb	r3, [r7, #13]
 8012ee2:	e001      	b.n	8012ee8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8012ee4:	2302      	movs	r3, #2
 8012ee6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8012ee8:	7b7b      	ldrb	r3, [r7, #13]
}
 8012eea:	4618      	mov	r0, r3
 8012eec:	3714      	adds	r7, #20
 8012eee:	46bd      	mov	sp, r7
 8012ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ef4:	4770      	bx	lr
 8012ef6:	bf00      	nop
 8012ef8:	20001338 	.word	0x20001338

08012efc <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8012efc:	b480      	push	{r7}
 8012efe:	b085      	sub	sp, #20
 8012f00:	af00      	add	r7, sp, #0
 8012f02:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8012f04:	2300      	movs	r3, #0
 8012f06:	60fb      	str	r3, [r7, #12]
 8012f08:	e010      	b.n	8012f2c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8012f0a:	4a0d      	ldr	r2, [pc, #52]	; (8012f40 <clear_lock+0x44>)
 8012f0c:	68fb      	ldr	r3, [r7, #12]
 8012f0e:	011b      	lsls	r3, r3, #4
 8012f10:	4413      	add	r3, r2
 8012f12:	681b      	ldr	r3, [r3, #0]
 8012f14:	687a      	ldr	r2, [r7, #4]
 8012f16:	429a      	cmp	r2, r3
 8012f18:	d105      	bne.n	8012f26 <clear_lock+0x2a>
 8012f1a:	4a09      	ldr	r2, [pc, #36]	; (8012f40 <clear_lock+0x44>)
 8012f1c:	68fb      	ldr	r3, [r7, #12]
 8012f1e:	011b      	lsls	r3, r3, #4
 8012f20:	4413      	add	r3, r2
 8012f22:	2200      	movs	r2, #0
 8012f24:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8012f26:	68fb      	ldr	r3, [r7, #12]
 8012f28:	3301      	adds	r3, #1
 8012f2a:	60fb      	str	r3, [r7, #12]
 8012f2c:	68fb      	ldr	r3, [r7, #12]
 8012f2e:	2b01      	cmp	r3, #1
 8012f30:	d9eb      	bls.n	8012f0a <clear_lock+0xe>
	}
}
 8012f32:	bf00      	nop
 8012f34:	bf00      	nop
 8012f36:	3714      	adds	r7, #20
 8012f38:	46bd      	mov	sp, r7
 8012f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f3e:	4770      	bx	lr
 8012f40:	20001338 	.word	0x20001338

08012f44 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8012f44:	b580      	push	{r7, lr}
 8012f46:	b086      	sub	sp, #24
 8012f48:	af00      	add	r7, sp, #0
 8012f4a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8012f4c:	2300      	movs	r3, #0
 8012f4e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8012f50:	687b      	ldr	r3, [r7, #4]
 8012f52:	78db      	ldrb	r3, [r3, #3]
 8012f54:	2b00      	cmp	r3, #0
 8012f56:	d034      	beq.n	8012fc2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012f5c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	7858      	ldrb	r0, [r3, #1]
 8012f62:	687b      	ldr	r3, [r7, #4]
 8012f64:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012f68:	2301      	movs	r3, #1
 8012f6a:	697a      	ldr	r2, [r7, #20]
 8012f6c:	f7ff fd40 	bl	80129f0 <disk_write>
 8012f70:	4603      	mov	r3, r0
 8012f72:	2b00      	cmp	r3, #0
 8012f74:	d002      	beq.n	8012f7c <sync_window+0x38>
			res = FR_DISK_ERR;
 8012f76:	2301      	movs	r3, #1
 8012f78:	73fb      	strb	r3, [r7, #15]
 8012f7a:	e022      	b.n	8012fc2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8012f7c:	687b      	ldr	r3, [r7, #4]
 8012f7e:	2200      	movs	r2, #0
 8012f80:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8012f82:	687b      	ldr	r3, [r7, #4]
 8012f84:	6a1b      	ldr	r3, [r3, #32]
 8012f86:	697a      	ldr	r2, [r7, #20]
 8012f88:	1ad2      	subs	r2, r2, r3
 8012f8a:	687b      	ldr	r3, [r7, #4]
 8012f8c:	699b      	ldr	r3, [r3, #24]
 8012f8e:	429a      	cmp	r2, r3
 8012f90:	d217      	bcs.n	8012fc2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	789b      	ldrb	r3, [r3, #2]
 8012f96:	613b      	str	r3, [r7, #16]
 8012f98:	e010      	b.n	8012fbc <sync_window+0x78>
					wsect += fs->fsize;
 8012f9a:	687b      	ldr	r3, [r7, #4]
 8012f9c:	699b      	ldr	r3, [r3, #24]
 8012f9e:	697a      	ldr	r2, [r7, #20]
 8012fa0:	4413      	add	r3, r2
 8012fa2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	7858      	ldrb	r0, [r3, #1]
 8012fa8:	687b      	ldr	r3, [r7, #4]
 8012faa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012fae:	2301      	movs	r3, #1
 8012fb0:	697a      	ldr	r2, [r7, #20]
 8012fb2:	f7ff fd1d 	bl	80129f0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8012fb6:	693b      	ldr	r3, [r7, #16]
 8012fb8:	3b01      	subs	r3, #1
 8012fba:	613b      	str	r3, [r7, #16]
 8012fbc:	693b      	ldr	r3, [r7, #16]
 8012fbe:	2b01      	cmp	r3, #1
 8012fc0:	d8eb      	bhi.n	8012f9a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8012fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8012fc4:	4618      	mov	r0, r3
 8012fc6:	3718      	adds	r7, #24
 8012fc8:	46bd      	mov	sp, r7
 8012fca:	bd80      	pop	{r7, pc}

08012fcc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8012fcc:	b580      	push	{r7, lr}
 8012fce:	b084      	sub	sp, #16
 8012fd0:	af00      	add	r7, sp, #0
 8012fd2:	6078      	str	r0, [r7, #4]
 8012fd4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8012fd6:	2300      	movs	r3, #0
 8012fd8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012fde:	683a      	ldr	r2, [r7, #0]
 8012fe0:	429a      	cmp	r2, r3
 8012fe2:	d01b      	beq.n	801301c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8012fe4:	6878      	ldr	r0, [r7, #4]
 8012fe6:	f7ff ffad 	bl	8012f44 <sync_window>
 8012fea:	4603      	mov	r3, r0
 8012fec:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8012fee:	7bfb      	ldrb	r3, [r7, #15]
 8012ff0:	2b00      	cmp	r3, #0
 8012ff2:	d113      	bne.n	801301c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	7858      	ldrb	r0, [r3, #1]
 8012ff8:	687b      	ldr	r3, [r7, #4]
 8012ffa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012ffe:	2301      	movs	r3, #1
 8013000:	683a      	ldr	r2, [r7, #0]
 8013002:	f7ff fcd5 	bl	80129b0 <disk_read>
 8013006:	4603      	mov	r3, r0
 8013008:	2b00      	cmp	r3, #0
 801300a:	d004      	beq.n	8013016 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 801300c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013010:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8013012:	2301      	movs	r3, #1
 8013014:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	683a      	ldr	r2, [r7, #0]
 801301a:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 801301c:	7bfb      	ldrb	r3, [r7, #15]
}
 801301e:	4618      	mov	r0, r3
 8013020:	3710      	adds	r7, #16
 8013022:	46bd      	mov	sp, r7
 8013024:	bd80      	pop	{r7, pc}
	...

08013028 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8013028:	b580      	push	{r7, lr}
 801302a:	b084      	sub	sp, #16
 801302c:	af00      	add	r7, sp, #0
 801302e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8013030:	6878      	ldr	r0, [r7, #4]
 8013032:	f7ff ff87 	bl	8012f44 <sync_window>
 8013036:	4603      	mov	r3, r0
 8013038:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801303a:	7bfb      	ldrb	r3, [r7, #15]
 801303c:	2b00      	cmp	r3, #0
 801303e:	d158      	bne.n	80130f2 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	781b      	ldrb	r3, [r3, #0]
 8013044:	2b03      	cmp	r3, #3
 8013046:	d148      	bne.n	80130da <sync_fs+0xb2>
 8013048:	687b      	ldr	r3, [r7, #4]
 801304a:	791b      	ldrb	r3, [r3, #4]
 801304c:	2b01      	cmp	r3, #1
 801304e:	d144      	bne.n	80130da <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8013050:	687b      	ldr	r3, [r7, #4]
 8013052:	3330      	adds	r3, #48	; 0x30
 8013054:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013058:	2100      	movs	r1, #0
 801305a:	4618      	mov	r0, r3
 801305c:	f7ff fda9 	bl	8012bb2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	3330      	adds	r3, #48	; 0x30
 8013064:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8013068:	f64a 2155 	movw	r1, #43605	; 0xaa55
 801306c:	4618      	mov	r0, r3
 801306e:	f7ff fd38 	bl	8012ae2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	3330      	adds	r3, #48	; 0x30
 8013076:	4921      	ldr	r1, [pc, #132]	; (80130fc <sync_fs+0xd4>)
 8013078:	4618      	mov	r0, r3
 801307a:	f7ff fd4d 	bl	8012b18 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	3330      	adds	r3, #48	; 0x30
 8013082:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8013086:	491e      	ldr	r1, [pc, #120]	; (8013100 <sync_fs+0xd8>)
 8013088:	4618      	mov	r0, r3
 801308a:	f7ff fd45 	bl	8012b18 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 801308e:	687b      	ldr	r3, [r7, #4]
 8013090:	3330      	adds	r3, #48	; 0x30
 8013092:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	691b      	ldr	r3, [r3, #16]
 801309a:	4619      	mov	r1, r3
 801309c:	4610      	mov	r0, r2
 801309e:	f7ff fd3b 	bl	8012b18 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	3330      	adds	r3, #48	; 0x30
 80130a6:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80130aa:	687b      	ldr	r3, [r7, #4]
 80130ac:	68db      	ldr	r3, [r3, #12]
 80130ae:	4619      	mov	r1, r3
 80130b0:	4610      	mov	r0, r2
 80130b2:	f7ff fd31 	bl	8012b18 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	69db      	ldr	r3, [r3, #28]
 80130ba:	1c5a      	adds	r2, r3, #1
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	7858      	ldrb	r0, [r3, #1]
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80130ca:	687b      	ldr	r3, [r7, #4]
 80130cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80130ce:	2301      	movs	r3, #1
 80130d0:	f7ff fc8e 	bl	80129f0 <disk_write>
			fs->fsi_flag = 0;
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	2200      	movs	r2, #0
 80130d8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80130da:	687b      	ldr	r3, [r7, #4]
 80130dc:	785b      	ldrb	r3, [r3, #1]
 80130de:	2200      	movs	r2, #0
 80130e0:	2100      	movs	r1, #0
 80130e2:	4618      	mov	r0, r3
 80130e4:	f7ff fca4 	bl	8012a30 <disk_ioctl>
 80130e8:	4603      	mov	r3, r0
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d001      	beq.n	80130f2 <sync_fs+0xca>
 80130ee:	2301      	movs	r3, #1
 80130f0:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80130f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80130f4:	4618      	mov	r0, r3
 80130f6:	3710      	adds	r7, #16
 80130f8:	46bd      	mov	sp, r7
 80130fa:	bd80      	pop	{r7, pc}
 80130fc:	41615252 	.word	0x41615252
 8013100:	61417272 	.word	0x61417272

08013104 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8013104:	b480      	push	{r7}
 8013106:	b083      	sub	sp, #12
 8013108:	af00      	add	r7, sp, #0
 801310a:	6078      	str	r0, [r7, #4]
 801310c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 801310e:	683b      	ldr	r3, [r7, #0]
 8013110:	3b02      	subs	r3, #2
 8013112:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	695b      	ldr	r3, [r3, #20]
 8013118:	3b02      	subs	r3, #2
 801311a:	683a      	ldr	r2, [r7, #0]
 801311c:	429a      	cmp	r2, r3
 801311e:	d301      	bcc.n	8013124 <clust2sect+0x20>
 8013120:	2300      	movs	r3, #0
 8013122:	e008      	b.n	8013136 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8013124:	687b      	ldr	r3, [r7, #4]
 8013126:	895b      	ldrh	r3, [r3, #10]
 8013128:	461a      	mov	r2, r3
 801312a:	683b      	ldr	r3, [r7, #0]
 801312c:	fb03 f202 	mul.w	r2, r3, r2
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013134:	4413      	add	r3, r2
}
 8013136:	4618      	mov	r0, r3
 8013138:	370c      	adds	r7, #12
 801313a:	46bd      	mov	sp, r7
 801313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013140:	4770      	bx	lr

08013142 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8013142:	b580      	push	{r7, lr}
 8013144:	b086      	sub	sp, #24
 8013146:	af00      	add	r7, sp, #0
 8013148:	6078      	str	r0, [r7, #4]
 801314a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	681b      	ldr	r3, [r3, #0]
 8013150:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8013152:	683b      	ldr	r3, [r7, #0]
 8013154:	2b01      	cmp	r3, #1
 8013156:	d904      	bls.n	8013162 <get_fat+0x20>
 8013158:	693b      	ldr	r3, [r7, #16]
 801315a:	695b      	ldr	r3, [r3, #20]
 801315c:	683a      	ldr	r2, [r7, #0]
 801315e:	429a      	cmp	r2, r3
 8013160:	d302      	bcc.n	8013168 <get_fat+0x26>
		val = 1;	/* Internal error */
 8013162:	2301      	movs	r3, #1
 8013164:	617b      	str	r3, [r7, #20]
 8013166:	e08f      	b.n	8013288 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8013168:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801316c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 801316e:	693b      	ldr	r3, [r7, #16]
 8013170:	781b      	ldrb	r3, [r3, #0]
 8013172:	2b03      	cmp	r3, #3
 8013174:	d062      	beq.n	801323c <get_fat+0xfa>
 8013176:	2b03      	cmp	r3, #3
 8013178:	dc7c      	bgt.n	8013274 <get_fat+0x132>
 801317a:	2b01      	cmp	r3, #1
 801317c:	d002      	beq.n	8013184 <get_fat+0x42>
 801317e:	2b02      	cmp	r3, #2
 8013180:	d042      	beq.n	8013208 <get_fat+0xc6>
 8013182:	e077      	b.n	8013274 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8013184:	683b      	ldr	r3, [r7, #0]
 8013186:	60fb      	str	r3, [r7, #12]
 8013188:	68fb      	ldr	r3, [r7, #12]
 801318a:	085b      	lsrs	r3, r3, #1
 801318c:	68fa      	ldr	r2, [r7, #12]
 801318e:	4413      	add	r3, r2
 8013190:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013192:	693b      	ldr	r3, [r7, #16]
 8013194:	6a1a      	ldr	r2, [r3, #32]
 8013196:	68fb      	ldr	r3, [r7, #12]
 8013198:	0a5b      	lsrs	r3, r3, #9
 801319a:	4413      	add	r3, r2
 801319c:	4619      	mov	r1, r3
 801319e:	6938      	ldr	r0, [r7, #16]
 80131a0:	f7ff ff14 	bl	8012fcc <move_window>
 80131a4:	4603      	mov	r3, r0
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d167      	bne.n	801327a <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 80131aa:	68fb      	ldr	r3, [r7, #12]
 80131ac:	1c5a      	adds	r2, r3, #1
 80131ae:	60fa      	str	r2, [r7, #12]
 80131b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80131b4:	693a      	ldr	r2, [r7, #16]
 80131b6:	4413      	add	r3, r2
 80131b8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80131bc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80131be:	693b      	ldr	r3, [r7, #16]
 80131c0:	6a1a      	ldr	r2, [r3, #32]
 80131c2:	68fb      	ldr	r3, [r7, #12]
 80131c4:	0a5b      	lsrs	r3, r3, #9
 80131c6:	4413      	add	r3, r2
 80131c8:	4619      	mov	r1, r3
 80131ca:	6938      	ldr	r0, [r7, #16]
 80131cc:	f7ff fefe 	bl	8012fcc <move_window>
 80131d0:	4603      	mov	r3, r0
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	d153      	bne.n	801327e <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 80131d6:	68fb      	ldr	r3, [r7, #12]
 80131d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80131dc:	693a      	ldr	r2, [r7, #16]
 80131de:	4413      	add	r3, r2
 80131e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80131e4:	021b      	lsls	r3, r3, #8
 80131e6:	461a      	mov	r2, r3
 80131e8:	68bb      	ldr	r3, [r7, #8]
 80131ea:	4313      	orrs	r3, r2
 80131ec:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80131ee:	683b      	ldr	r3, [r7, #0]
 80131f0:	f003 0301 	and.w	r3, r3, #1
 80131f4:	2b00      	cmp	r3, #0
 80131f6:	d002      	beq.n	80131fe <get_fat+0xbc>
 80131f8:	68bb      	ldr	r3, [r7, #8]
 80131fa:	091b      	lsrs	r3, r3, #4
 80131fc:	e002      	b.n	8013204 <get_fat+0xc2>
 80131fe:	68bb      	ldr	r3, [r7, #8]
 8013200:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8013204:	617b      	str	r3, [r7, #20]
			break;
 8013206:	e03f      	b.n	8013288 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8013208:	693b      	ldr	r3, [r7, #16]
 801320a:	6a1a      	ldr	r2, [r3, #32]
 801320c:	683b      	ldr	r3, [r7, #0]
 801320e:	0a1b      	lsrs	r3, r3, #8
 8013210:	4413      	add	r3, r2
 8013212:	4619      	mov	r1, r3
 8013214:	6938      	ldr	r0, [r7, #16]
 8013216:	f7ff fed9 	bl	8012fcc <move_window>
 801321a:	4603      	mov	r3, r0
 801321c:	2b00      	cmp	r3, #0
 801321e:	d130      	bne.n	8013282 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8013220:	693b      	ldr	r3, [r7, #16]
 8013222:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8013226:	683b      	ldr	r3, [r7, #0]
 8013228:	005b      	lsls	r3, r3, #1
 801322a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 801322e:	4413      	add	r3, r2
 8013230:	4618      	mov	r0, r3
 8013232:	f7ff fc1b 	bl	8012a6c <ld_word>
 8013236:	4603      	mov	r3, r0
 8013238:	617b      	str	r3, [r7, #20]
			break;
 801323a:	e025      	b.n	8013288 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801323c:	693b      	ldr	r3, [r7, #16]
 801323e:	6a1a      	ldr	r2, [r3, #32]
 8013240:	683b      	ldr	r3, [r7, #0]
 8013242:	09db      	lsrs	r3, r3, #7
 8013244:	4413      	add	r3, r2
 8013246:	4619      	mov	r1, r3
 8013248:	6938      	ldr	r0, [r7, #16]
 801324a:	f7ff febf 	bl	8012fcc <move_window>
 801324e:	4603      	mov	r3, r0
 8013250:	2b00      	cmp	r3, #0
 8013252:	d118      	bne.n	8013286 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8013254:	693b      	ldr	r3, [r7, #16]
 8013256:	f103 0230 	add.w	r2, r3, #48	; 0x30
 801325a:	683b      	ldr	r3, [r7, #0]
 801325c:	009b      	lsls	r3, r3, #2
 801325e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8013262:	4413      	add	r3, r2
 8013264:	4618      	mov	r0, r3
 8013266:	f7ff fc19 	bl	8012a9c <ld_dword>
 801326a:	4603      	mov	r3, r0
 801326c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8013270:	617b      	str	r3, [r7, #20]
			break;
 8013272:	e009      	b.n	8013288 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8013274:	2301      	movs	r3, #1
 8013276:	617b      	str	r3, [r7, #20]
 8013278:	e006      	b.n	8013288 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801327a:	bf00      	nop
 801327c:	e004      	b.n	8013288 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801327e:	bf00      	nop
 8013280:	e002      	b.n	8013288 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8013282:	bf00      	nop
 8013284:	e000      	b.n	8013288 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8013286:	bf00      	nop
		}
	}

	return val;
 8013288:	697b      	ldr	r3, [r7, #20]
}
 801328a:	4618      	mov	r0, r3
 801328c:	3718      	adds	r7, #24
 801328e:	46bd      	mov	sp, r7
 8013290:	bd80      	pop	{r7, pc}

08013292 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8013292:	b590      	push	{r4, r7, lr}
 8013294:	b089      	sub	sp, #36	; 0x24
 8013296:	af00      	add	r7, sp, #0
 8013298:	60f8      	str	r0, [r7, #12]
 801329a:	60b9      	str	r1, [r7, #8]
 801329c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 801329e:	2302      	movs	r3, #2
 80132a0:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80132a2:	68bb      	ldr	r3, [r7, #8]
 80132a4:	2b01      	cmp	r3, #1
 80132a6:	f240 80d2 	bls.w	801344e <put_fat+0x1bc>
 80132aa:	68fb      	ldr	r3, [r7, #12]
 80132ac:	695b      	ldr	r3, [r3, #20]
 80132ae:	68ba      	ldr	r2, [r7, #8]
 80132b0:	429a      	cmp	r2, r3
 80132b2:	f080 80cc 	bcs.w	801344e <put_fat+0x1bc>
		switch (fs->fs_type) {
 80132b6:	68fb      	ldr	r3, [r7, #12]
 80132b8:	781b      	ldrb	r3, [r3, #0]
 80132ba:	2b03      	cmp	r3, #3
 80132bc:	f000 8096 	beq.w	80133ec <put_fat+0x15a>
 80132c0:	2b03      	cmp	r3, #3
 80132c2:	f300 80cd 	bgt.w	8013460 <put_fat+0x1ce>
 80132c6:	2b01      	cmp	r3, #1
 80132c8:	d002      	beq.n	80132d0 <put_fat+0x3e>
 80132ca:	2b02      	cmp	r3, #2
 80132cc:	d06e      	beq.n	80133ac <put_fat+0x11a>
 80132ce:	e0c7      	b.n	8013460 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80132d0:	68bb      	ldr	r3, [r7, #8]
 80132d2:	61bb      	str	r3, [r7, #24]
 80132d4:	69bb      	ldr	r3, [r7, #24]
 80132d6:	085b      	lsrs	r3, r3, #1
 80132d8:	69ba      	ldr	r2, [r7, #24]
 80132da:	4413      	add	r3, r2
 80132dc:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80132de:	68fb      	ldr	r3, [r7, #12]
 80132e0:	6a1a      	ldr	r2, [r3, #32]
 80132e2:	69bb      	ldr	r3, [r7, #24]
 80132e4:	0a5b      	lsrs	r3, r3, #9
 80132e6:	4413      	add	r3, r2
 80132e8:	4619      	mov	r1, r3
 80132ea:	68f8      	ldr	r0, [r7, #12]
 80132ec:	f7ff fe6e 	bl	8012fcc <move_window>
 80132f0:	4603      	mov	r3, r0
 80132f2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80132f4:	7ffb      	ldrb	r3, [r7, #31]
 80132f6:	2b00      	cmp	r3, #0
 80132f8:	f040 80ab 	bne.w	8013452 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 80132fc:	68fb      	ldr	r3, [r7, #12]
 80132fe:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8013302:	69bb      	ldr	r3, [r7, #24]
 8013304:	1c59      	adds	r1, r3, #1
 8013306:	61b9      	str	r1, [r7, #24]
 8013308:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801330c:	4413      	add	r3, r2
 801330e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8013310:	68bb      	ldr	r3, [r7, #8]
 8013312:	f003 0301 	and.w	r3, r3, #1
 8013316:	2b00      	cmp	r3, #0
 8013318:	d00d      	beq.n	8013336 <put_fat+0xa4>
 801331a:	697b      	ldr	r3, [r7, #20]
 801331c:	781b      	ldrb	r3, [r3, #0]
 801331e:	b25b      	sxtb	r3, r3
 8013320:	f003 030f 	and.w	r3, r3, #15
 8013324:	b25a      	sxtb	r2, r3
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	b2db      	uxtb	r3, r3
 801332a:	011b      	lsls	r3, r3, #4
 801332c:	b25b      	sxtb	r3, r3
 801332e:	4313      	orrs	r3, r2
 8013330:	b25b      	sxtb	r3, r3
 8013332:	b2db      	uxtb	r3, r3
 8013334:	e001      	b.n	801333a <put_fat+0xa8>
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	b2db      	uxtb	r3, r3
 801333a:	697a      	ldr	r2, [r7, #20]
 801333c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801333e:	68fb      	ldr	r3, [r7, #12]
 8013340:	2201      	movs	r2, #1
 8013342:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8013344:	68fb      	ldr	r3, [r7, #12]
 8013346:	6a1a      	ldr	r2, [r3, #32]
 8013348:	69bb      	ldr	r3, [r7, #24]
 801334a:	0a5b      	lsrs	r3, r3, #9
 801334c:	4413      	add	r3, r2
 801334e:	4619      	mov	r1, r3
 8013350:	68f8      	ldr	r0, [r7, #12]
 8013352:	f7ff fe3b 	bl	8012fcc <move_window>
 8013356:	4603      	mov	r3, r0
 8013358:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801335a:	7ffb      	ldrb	r3, [r7, #31]
 801335c:	2b00      	cmp	r3, #0
 801335e:	d17a      	bne.n	8013456 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8013360:	68fb      	ldr	r3, [r7, #12]
 8013362:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8013366:	69bb      	ldr	r3, [r7, #24]
 8013368:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801336c:	4413      	add	r3, r2
 801336e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8013370:	68bb      	ldr	r3, [r7, #8]
 8013372:	f003 0301 	and.w	r3, r3, #1
 8013376:	2b00      	cmp	r3, #0
 8013378:	d003      	beq.n	8013382 <put_fat+0xf0>
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	091b      	lsrs	r3, r3, #4
 801337e:	b2db      	uxtb	r3, r3
 8013380:	e00e      	b.n	80133a0 <put_fat+0x10e>
 8013382:	697b      	ldr	r3, [r7, #20]
 8013384:	781b      	ldrb	r3, [r3, #0]
 8013386:	b25b      	sxtb	r3, r3
 8013388:	f023 030f 	bic.w	r3, r3, #15
 801338c:	b25a      	sxtb	r2, r3
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	0a1b      	lsrs	r3, r3, #8
 8013392:	b25b      	sxtb	r3, r3
 8013394:	f003 030f 	and.w	r3, r3, #15
 8013398:	b25b      	sxtb	r3, r3
 801339a:	4313      	orrs	r3, r2
 801339c:	b25b      	sxtb	r3, r3
 801339e:	b2db      	uxtb	r3, r3
 80133a0:	697a      	ldr	r2, [r7, #20]
 80133a2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80133a4:	68fb      	ldr	r3, [r7, #12]
 80133a6:	2201      	movs	r2, #1
 80133a8:	70da      	strb	r2, [r3, #3]
			break;
 80133aa:	e059      	b.n	8013460 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80133ac:	68fb      	ldr	r3, [r7, #12]
 80133ae:	6a1a      	ldr	r2, [r3, #32]
 80133b0:	68bb      	ldr	r3, [r7, #8]
 80133b2:	0a1b      	lsrs	r3, r3, #8
 80133b4:	4413      	add	r3, r2
 80133b6:	4619      	mov	r1, r3
 80133b8:	68f8      	ldr	r0, [r7, #12]
 80133ba:	f7ff fe07 	bl	8012fcc <move_window>
 80133be:	4603      	mov	r3, r0
 80133c0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80133c2:	7ffb      	ldrb	r3, [r7, #31]
 80133c4:	2b00      	cmp	r3, #0
 80133c6:	d148      	bne.n	801345a <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80133c8:	68fb      	ldr	r3, [r7, #12]
 80133ca:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80133ce:	68bb      	ldr	r3, [r7, #8]
 80133d0:	005b      	lsls	r3, r3, #1
 80133d2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80133d6:	4413      	add	r3, r2
 80133d8:	687a      	ldr	r2, [r7, #4]
 80133da:	b292      	uxth	r2, r2
 80133dc:	4611      	mov	r1, r2
 80133de:	4618      	mov	r0, r3
 80133e0:	f7ff fb7f 	bl	8012ae2 <st_word>
			fs->wflag = 1;
 80133e4:	68fb      	ldr	r3, [r7, #12]
 80133e6:	2201      	movs	r2, #1
 80133e8:	70da      	strb	r2, [r3, #3]
			break;
 80133ea:	e039      	b.n	8013460 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80133ec:	68fb      	ldr	r3, [r7, #12]
 80133ee:	6a1a      	ldr	r2, [r3, #32]
 80133f0:	68bb      	ldr	r3, [r7, #8]
 80133f2:	09db      	lsrs	r3, r3, #7
 80133f4:	4413      	add	r3, r2
 80133f6:	4619      	mov	r1, r3
 80133f8:	68f8      	ldr	r0, [r7, #12]
 80133fa:	f7ff fde7 	bl	8012fcc <move_window>
 80133fe:	4603      	mov	r3, r0
 8013400:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8013402:	7ffb      	ldrb	r3, [r7, #31]
 8013404:	2b00      	cmp	r3, #0
 8013406:	d12a      	bne.n	801345e <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 801340e:	68fb      	ldr	r3, [r7, #12]
 8013410:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8013414:	68bb      	ldr	r3, [r7, #8]
 8013416:	009b      	lsls	r3, r3, #2
 8013418:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 801341c:	4413      	add	r3, r2
 801341e:	4618      	mov	r0, r3
 8013420:	f7ff fb3c 	bl	8012a9c <ld_dword>
 8013424:	4603      	mov	r3, r0
 8013426:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 801342a:	4323      	orrs	r3, r4
 801342c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 801342e:	68fb      	ldr	r3, [r7, #12]
 8013430:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8013434:	68bb      	ldr	r3, [r7, #8]
 8013436:	009b      	lsls	r3, r3, #2
 8013438:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 801343c:	4413      	add	r3, r2
 801343e:	6879      	ldr	r1, [r7, #4]
 8013440:	4618      	mov	r0, r3
 8013442:	f7ff fb69 	bl	8012b18 <st_dword>
			fs->wflag = 1;
 8013446:	68fb      	ldr	r3, [r7, #12]
 8013448:	2201      	movs	r2, #1
 801344a:	70da      	strb	r2, [r3, #3]
			break;
 801344c:	e008      	b.n	8013460 <put_fat+0x1ce>
		}
	}
 801344e:	bf00      	nop
 8013450:	e006      	b.n	8013460 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8013452:	bf00      	nop
 8013454:	e004      	b.n	8013460 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8013456:	bf00      	nop
 8013458:	e002      	b.n	8013460 <put_fat+0x1ce>
			if (res != FR_OK) break;
 801345a:	bf00      	nop
 801345c:	e000      	b.n	8013460 <put_fat+0x1ce>
			if (res != FR_OK) break;
 801345e:	bf00      	nop
	return res;
 8013460:	7ffb      	ldrb	r3, [r7, #31]
}
 8013462:	4618      	mov	r0, r3
 8013464:	3724      	adds	r7, #36	; 0x24
 8013466:	46bd      	mov	sp, r7
 8013468:	bd90      	pop	{r4, r7, pc}

0801346a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 801346a:	b580      	push	{r7, lr}
 801346c:	b088      	sub	sp, #32
 801346e:	af00      	add	r7, sp, #0
 8013470:	60f8      	str	r0, [r7, #12]
 8013472:	60b9      	str	r1, [r7, #8]
 8013474:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8013476:	2300      	movs	r3, #0
 8013478:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 801347a:	68fb      	ldr	r3, [r7, #12]
 801347c:	681b      	ldr	r3, [r3, #0]
 801347e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8013480:	68bb      	ldr	r3, [r7, #8]
 8013482:	2b01      	cmp	r3, #1
 8013484:	d904      	bls.n	8013490 <remove_chain+0x26>
 8013486:	69bb      	ldr	r3, [r7, #24]
 8013488:	695b      	ldr	r3, [r3, #20]
 801348a:	68ba      	ldr	r2, [r7, #8]
 801348c:	429a      	cmp	r2, r3
 801348e:	d301      	bcc.n	8013494 <remove_chain+0x2a>
 8013490:	2302      	movs	r3, #2
 8013492:	e04b      	b.n	801352c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8013494:	687b      	ldr	r3, [r7, #4]
 8013496:	2b00      	cmp	r3, #0
 8013498:	d00c      	beq.n	80134b4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 801349a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801349e:	6879      	ldr	r1, [r7, #4]
 80134a0:	69b8      	ldr	r0, [r7, #24]
 80134a2:	f7ff fef6 	bl	8013292 <put_fat>
 80134a6:	4603      	mov	r3, r0
 80134a8:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80134aa:	7ffb      	ldrb	r3, [r7, #31]
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	d001      	beq.n	80134b4 <remove_chain+0x4a>
 80134b0:	7ffb      	ldrb	r3, [r7, #31]
 80134b2:	e03b      	b.n	801352c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80134b4:	68b9      	ldr	r1, [r7, #8]
 80134b6:	68f8      	ldr	r0, [r7, #12]
 80134b8:	f7ff fe43 	bl	8013142 <get_fat>
 80134bc:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80134be:	697b      	ldr	r3, [r7, #20]
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d031      	beq.n	8013528 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80134c4:	697b      	ldr	r3, [r7, #20]
 80134c6:	2b01      	cmp	r3, #1
 80134c8:	d101      	bne.n	80134ce <remove_chain+0x64>
 80134ca:	2302      	movs	r3, #2
 80134cc:	e02e      	b.n	801352c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80134ce:	697b      	ldr	r3, [r7, #20]
 80134d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80134d4:	d101      	bne.n	80134da <remove_chain+0x70>
 80134d6:	2301      	movs	r3, #1
 80134d8:	e028      	b.n	801352c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80134da:	2200      	movs	r2, #0
 80134dc:	68b9      	ldr	r1, [r7, #8]
 80134de:	69b8      	ldr	r0, [r7, #24]
 80134e0:	f7ff fed7 	bl	8013292 <put_fat>
 80134e4:	4603      	mov	r3, r0
 80134e6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80134e8:	7ffb      	ldrb	r3, [r7, #31]
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	d001      	beq.n	80134f2 <remove_chain+0x88>
 80134ee:	7ffb      	ldrb	r3, [r7, #31]
 80134f0:	e01c      	b.n	801352c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80134f2:	69bb      	ldr	r3, [r7, #24]
 80134f4:	691a      	ldr	r2, [r3, #16]
 80134f6:	69bb      	ldr	r3, [r7, #24]
 80134f8:	695b      	ldr	r3, [r3, #20]
 80134fa:	3b02      	subs	r3, #2
 80134fc:	429a      	cmp	r2, r3
 80134fe:	d20b      	bcs.n	8013518 <remove_chain+0xae>
			fs->free_clst++;
 8013500:	69bb      	ldr	r3, [r7, #24]
 8013502:	691b      	ldr	r3, [r3, #16]
 8013504:	1c5a      	adds	r2, r3, #1
 8013506:	69bb      	ldr	r3, [r7, #24]
 8013508:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 801350a:	69bb      	ldr	r3, [r7, #24]
 801350c:	791b      	ldrb	r3, [r3, #4]
 801350e:	f043 0301 	orr.w	r3, r3, #1
 8013512:	b2da      	uxtb	r2, r3
 8013514:	69bb      	ldr	r3, [r7, #24]
 8013516:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8013518:	697b      	ldr	r3, [r7, #20]
 801351a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 801351c:	69bb      	ldr	r3, [r7, #24]
 801351e:	695b      	ldr	r3, [r3, #20]
 8013520:	68ba      	ldr	r2, [r7, #8]
 8013522:	429a      	cmp	r2, r3
 8013524:	d3c6      	bcc.n	80134b4 <remove_chain+0x4a>
 8013526:	e000      	b.n	801352a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8013528:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 801352a:	2300      	movs	r3, #0
}
 801352c:	4618      	mov	r0, r3
 801352e:	3720      	adds	r7, #32
 8013530:	46bd      	mov	sp, r7
 8013532:	bd80      	pop	{r7, pc}

08013534 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8013534:	b580      	push	{r7, lr}
 8013536:	b088      	sub	sp, #32
 8013538:	af00      	add	r7, sp, #0
 801353a:	6078      	str	r0, [r7, #4]
 801353c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 801353e:	687b      	ldr	r3, [r7, #4]
 8013540:	681b      	ldr	r3, [r3, #0]
 8013542:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8013544:	683b      	ldr	r3, [r7, #0]
 8013546:	2b00      	cmp	r3, #0
 8013548:	d10d      	bne.n	8013566 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 801354a:	693b      	ldr	r3, [r7, #16]
 801354c:	68db      	ldr	r3, [r3, #12]
 801354e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8013550:	69bb      	ldr	r3, [r7, #24]
 8013552:	2b00      	cmp	r3, #0
 8013554:	d004      	beq.n	8013560 <create_chain+0x2c>
 8013556:	693b      	ldr	r3, [r7, #16]
 8013558:	695b      	ldr	r3, [r3, #20]
 801355a:	69ba      	ldr	r2, [r7, #24]
 801355c:	429a      	cmp	r2, r3
 801355e:	d31b      	bcc.n	8013598 <create_chain+0x64>
 8013560:	2301      	movs	r3, #1
 8013562:	61bb      	str	r3, [r7, #24]
 8013564:	e018      	b.n	8013598 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8013566:	6839      	ldr	r1, [r7, #0]
 8013568:	6878      	ldr	r0, [r7, #4]
 801356a:	f7ff fdea 	bl	8013142 <get_fat>
 801356e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8013570:	68fb      	ldr	r3, [r7, #12]
 8013572:	2b01      	cmp	r3, #1
 8013574:	d801      	bhi.n	801357a <create_chain+0x46>
 8013576:	2301      	movs	r3, #1
 8013578:	e070      	b.n	801365c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 801357a:	68fb      	ldr	r3, [r7, #12]
 801357c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013580:	d101      	bne.n	8013586 <create_chain+0x52>
 8013582:	68fb      	ldr	r3, [r7, #12]
 8013584:	e06a      	b.n	801365c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8013586:	693b      	ldr	r3, [r7, #16]
 8013588:	695b      	ldr	r3, [r3, #20]
 801358a:	68fa      	ldr	r2, [r7, #12]
 801358c:	429a      	cmp	r2, r3
 801358e:	d201      	bcs.n	8013594 <create_chain+0x60>
 8013590:	68fb      	ldr	r3, [r7, #12]
 8013592:	e063      	b.n	801365c <create_chain+0x128>
		scl = clst;
 8013594:	683b      	ldr	r3, [r7, #0]
 8013596:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8013598:	69bb      	ldr	r3, [r7, #24]
 801359a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 801359c:	69fb      	ldr	r3, [r7, #28]
 801359e:	3301      	adds	r3, #1
 80135a0:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80135a2:	693b      	ldr	r3, [r7, #16]
 80135a4:	695b      	ldr	r3, [r3, #20]
 80135a6:	69fa      	ldr	r2, [r7, #28]
 80135a8:	429a      	cmp	r2, r3
 80135aa:	d307      	bcc.n	80135bc <create_chain+0x88>
				ncl = 2;
 80135ac:	2302      	movs	r3, #2
 80135ae:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80135b0:	69fa      	ldr	r2, [r7, #28]
 80135b2:	69bb      	ldr	r3, [r7, #24]
 80135b4:	429a      	cmp	r2, r3
 80135b6:	d901      	bls.n	80135bc <create_chain+0x88>
 80135b8:	2300      	movs	r3, #0
 80135ba:	e04f      	b.n	801365c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80135bc:	69f9      	ldr	r1, [r7, #28]
 80135be:	6878      	ldr	r0, [r7, #4]
 80135c0:	f7ff fdbf 	bl	8013142 <get_fat>
 80135c4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80135c6:	68fb      	ldr	r3, [r7, #12]
 80135c8:	2b00      	cmp	r3, #0
 80135ca:	d00e      	beq.n	80135ea <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80135cc:	68fb      	ldr	r3, [r7, #12]
 80135ce:	2b01      	cmp	r3, #1
 80135d0:	d003      	beq.n	80135da <create_chain+0xa6>
 80135d2:	68fb      	ldr	r3, [r7, #12]
 80135d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80135d8:	d101      	bne.n	80135de <create_chain+0xaa>
 80135da:	68fb      	ldr	r3, [r7, #12]
 80135dc:	e03e      	b.n	801365c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80135de:	69fa      	ldr	r2, [r7, #28]
 80135e0:	69bb      	ldr	r3, [r7, #24]
 80135e2:	429a      	cmp	r2, r3
 80135e4:	d1da      	bne.n	801359c <create_chain+0x68>
 80135e6:	2300      	movs	r3, #0
 80135e8:	e038      	b.n	801365c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80135ea:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80135ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80135f0:	69f9      	ldr	r1, [r7, #28]
 80135f2:	6938      	ldr	r0, [r7, #16]
 80135f4:	f7ff fe4d 	bl	8013292 <put_fat>
 80135f8:	4603      	mov	r3, r0
 80135fa:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80135fc:	7dfb      	ldrb	r3, [r7, #23]
 80135fe:	2b00      	cmp	r3, #0
 8013600:	d109      	bne.n	8013616 <create_chain+0xe2>
 8013602:	683b      	ldr	r3, [r7, #0]
 8013604:	2b00      	cmp	r3, #0
 8013606:	d006      	beq.n	8013616 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8013608:	69fa      	ldr	r2, [r7, #28]
 801360a:	6839      	ldr	r1, [r7, #0]
 801360c:	6938      	ldr	r0, [r7, #16]
 801360e:	f7ff fe40 	bl	8013292 <put_fat>
 8013612:	4603      	mov	r3, r0
 8013614:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8013616:	7dfb      	ldrb	r3, [r7, #23]
 8013618:	2b00      	cmp	r3, #0
 801361a:	d116      	bne.n	801364a <create_chain+0x116>
		fs->last_clst = ncl;
 801361c:	693b      	ldr	r3, [r7, #16]
 801361e:	69fa      	ldr	r2, [r7, #28]
 8013620:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8013622:	693b      	ldr	r3, [r7, #16]
 8013624:	691a      	ldr	r2, [r3, #16]
 8013626:	693b      	ldr	r3, [r7, #16]
 8013628:	695b      	ldr	r3, [r3, #20]
 801362a:	3b02      	subs	r3, #2
 801362c:	429a      	cmp	r2, r3
 801362e:	d804      	bhi.n	801363a <create_chain+0x106>
 8013630:	693b      	ldr	r3, [r7, #16]
 8013632:	691b      	ldr	r3, [r3, #16]
 8013634:	1e5a      	subs	r2, r3, #1
 8013636:	693b      	ldr	r3, [r7, #16]
 8013638:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 801363a:	693b      	ldr	r3, [r7, #16]
 801363c:	791b      	ldrb	r3, [r3, #4]
 801363e:	f043 0301 	orr.w	r3, r3, #1
 8013642:	b2da      	uxtb	r2, r3
 8013644:	693b      	ldr	r3, [r7, #16]
 8013646:	711a      	strb	r2, [r3, #4]
 8013648:	e007      	b.n	801365a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 801364a:	7dfb      	ldrb	r3, [r7, #23]
 801364c:	2b01      	cmp	r3, #1
 801364e:	d102      	bne.n	8013656 <create_chain+0x122>
 8013650:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013654:	e000      	b.n	8013658 <create_chain+0x124>
 8013656:	2301      	movs	r3, #1
 8013658:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 801365a:	69fb      	ldr	r3, [r7, #28]
}
 801365c:	4618      	mov	r0, r3
 801365e:	3720      	adds	r7, #32
 8013660:	46bd      	mov	sp, r7
 8013662:	bd80      	pop	{r7, pc}

08013664 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8013664:	b480      	push	{r7}
 8013666:	b087      	sub	sp, #28
 8013668:	af00      	add	r7, sp, #0
 801366a:	6078      	str	r0, [r7, #4]
 801366c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 801366e:	687b      	ldr	r3, [r7, #4]
 8013670:	681b      	ldr	r3, [r3, #0]
 8013672:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013678:	3304      	adds	r3, #4
 801367a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 801367c:	683b      	ldr	r3, [r7, #0]
 801367e:	0a5b      	lsrs	r3, r3, #9
 8013680:	68fa      	ldr	r2, [r7, #12]
 8013682:	8952      	ldrh	r2, [r2, #10]
 8013684:	fbb3 f3f2 	udiv	r3, r3, r2
 8013688:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801368a:	693b      	ldr	r3, [r7, #16]
 801368c:	1d1a      	adds	r2, r3, #4
 801368e:	613a      	str	r2, [r7, #16]
 8013690:	681b      	ldr	r3, [r3, #0]
 8013692:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8013694:	68bb      	ldr	r3, [r7, #8]
 8013696:	2b00      	cmp	r3, #0
 8013698:	d101      	bne.n	801369e <clmt_clust+0x3a>
 801369a:	2300      	movs	r3, #0
 801369c:	e010      	b.n	80136c0 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 801369e:	697a      	ldr	r2, [r7, #20]
 80136a0:	68bb      	ldr	r3, [r7, #8]
 80136a2:	429a      	cmp	r2, r3
 80136a4:	d307      	bcc.n	80136b6 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80136a6:	697a      	ldr	r2, [r7, #20]
 80136a8:	68bb      	ldr	r3, [r7, #8]
 80136aa:	1ad3      	subs	r3, r2, r3
 80136ac:	617b      	str	r3, [r7, #20]
 80136ae:	693b      	ldr	r3, [r7, #16]
 80136b0:	3304      	adds	r3, #4
 80136b2:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80136b4:	e7e9      	b.n	801368a <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80136b6:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80136b8:	693b      	ldr	r3, [r7, #16]
 80136ba:	681a      	ldr	r2, [r3, #0]
 80136bc:	697b      	ldr	r3, [r7, #20]
 80136be:	4413      	add	r3, r2
}
 80136c0:	4618      	mov	r0, r3
 80136c2:	371c      	adds	r7, #28
 80136c4:	46bd      	mov	sp, r7
 80136c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136ca:	4770      	bx	lr

080136cc <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80136cc:	b580      	push	{r7, lr}
 80136ce:	b086      	sub	sp, #24
 80136d0:	af00      	add	r7, sp, #0
 80136d2:	6078      	str	r0, [r7, #4]
 80136d4:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	681b      	ldr	r3, [r3, #0]
 80136da:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80136dc:	683b      	ldr	r3, [r7, #0]
 80136de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80136e2:	d204      	bcs.n	80136ee <dir_sdi+0x22>
 80136e4:	683b      	ldr	r3, [r7, #0]
 80136e6:	f003 031f 	and.w	r3, r3, #31
 80136ea:	2b00      	cmp	r3, #0
 80136ec:	d001      	beq.n	80136f2 <dir_sdi+0x26>
		return FR_INT_ERR;
 80136ee:	2302      	movs	r3, #2
 80136f0:	e063      	b.n	80137ba <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	683a      	ldr	r2, [r7, #0]
 80136f6:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	689b      	ldr	r3, [r3, #8]
 80136fc:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80136fe:	697b      	ldr	r3, [r7, #20]
 8013700:	2b00      	cmp	r3, #0
 8013702:	d106      	bne.n	8013712 <dir_sdi+0x46>
 8013704:	693b      	ldr	r3, [r7, #16]
 8013706:	781b      	ldrb	r3, [r3, #0]
 8013708:	2b02      	cmp	r3, #2
 801370a:	d902      	bls.n	8013712 <dir_sdi+0x46>
		clst = fs->dirbase;
 801370c:	693b      	ldr	r3, [r7, #16]
 801370e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013710:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8013712:	697b      	ldr	r3, [r7, #20]
 8013714:	2b00      	cmp	r3, #0
 8013716:	d10c      	bne.n	8013732 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8013718:	683b      	ldr	r3, [r7, #0]
 801371a:	095b      	lsrs	r3, r3, #5
 801371c:	693a      	ldr	r2, [r7, #16]
 801371e:	8912      	ldrh	r2, [r2, #8]
 8013720:	4293      	cmp	r3, r2
 8013722:	d301      	bcc.n	8013728 <dir_sdi+0x5c>
 8013724:	2302      	movs	r3, #2
 8013726:	e048      	b.n	80137ba <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8013728:	693b      	ldr	r3, [r7, #16]
 801372a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801372c:	687b      	ldr	r3, [r7, #4]
 801372e:	61da      	str	r2, [r3, #28]
 8013730:	e029      	b.n	8013786 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8013732:	693b      	ldr	r3, [r7, #16]
 8013734:	895b      	ldrh	r3, [r3, #10]
 8013736:	025b      	lsls	r3, r3, #9
 8013738:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 801373a:	e019      	b.n	8013770 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801373c:	687b      	ldr	r3, [r7, #4]
 801373e:	6979      	ldr	r1, [r7, #20]
 8013740:	4618      	mov	r0, r3
 8013742:	f7ff fcfe 	bl	8013142 <get_fat>
 8013746:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8013748:	697b      	ldr	r3, [r7, #20]
 801374a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801374e:	d101      	bne.n	8013754 <dir_sdi+0x88>
 8013750:	2301      	movs	r3, #1
 8013752:	e032      	b.n	80137ba <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8013754:	697b      	ldr	r3, [r7, #20]
 8013756:	2b01      	cmp	r3, #1
 8013758:	d904      	bls.n	8013764 <dir_sdi+0x98>
 801375a:	693b      	ldr	r3, [r7, #16]
 801375c:	695b      	ldr	r3, [r3, #20]
 801375e:	697a      	ldr	r2, [r7, #20]
 8013760:	429a      	cmp	r2, r3
 8013762:	d301      	bcc.n	8013768 <dir_sdi+0x9c>
 8013764:	2302      	movs	r3, #2
 8013766:	e028      	b.n	80137ba <dir_sdi+0xee>
			ofs -= csz;
 8013768:	683a      	ldr	r2, [r7, #0]
 801376a:	68fb      	ldr	r3, [r7, #12]
 801376c:	1ad3      	subs	r3, r2, r3
 801376e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013770:	683a      	ldr	r2, [r7, #0]
 8013772:	68fb      	ldr	r3, [r7, #12]
 8013774:	429a      	cmp	r2, r3
 8013776:	d2e1      	bcs.n	801373c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8013778:	6979      	ldr	r1, [r7, #20]
 801377a:	6938      	ldr	r0, [r7, #16]
 801377c:	f7ff fcc2 	bl	8013104 <clust2sect>
 8013780:	4602      	mov	r2, r0
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	697a      	ldr	r2, [r7, #20]
 801378a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 801378c:	687b      	ldr	r3, [r7, #4]
 801378e:	69db      	ldr	r3, [r3, #28]
 8013790:	2b00      	cmp	r3, #0
 8013792:	d101      	bne.n	8013798 <dir_sdi+0xcc>
 8013794:	2302      	movs	r3, #2
 8013796:	e010      	b.n	80137ba <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	69da      	ldr	r2, [r3, #28]
 801379c:	683b      	ldr	r3, [r7, #0]
 801379e:	0a5b      	lsrs	r3, r3, #9
 80137a0:	441a      	add	r2, r3
 80137a2:	687b      	ldr	r3, [r7, #4]
 80137a4:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80137a6:	693b      	ldr	r3, [r7, #16]
 80137a8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80137ac:	683b      	ldr	r3, [r7, #0]
 80137ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80137b2:	441a      	add	r2, r3
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80137b8:	2300      	movs	r3, #0
}
 80137ba:	4618      	mov	r0, r3
 80137bc:	3718      	adds	r7, #24
 80137be:	46bd      	mov	sp, r7
 80137c0:	bd80      	pop	{r7, pc}

080137c2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80137c2:	b580      	push	{r7, lr}
 80137c4:	b086      	sub	sp, #24
 80137c6:	af00      	add	r7, sp, #0
 80137c8:	6078      	str	r0, [r7, #4]
 80137ca:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80137cc:	687b      	ldr	r3, [r7, #4]
 80137ce:	681b      	ldr	r3, [r3, #0]
 80137d0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80137d2:	687b      	ldr	r3, [r7, #4]
 80137d4:	695b      	ldr	r3, [r3, #20]
 80137d6:	3320      	adds	r3, #32
 80137d8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	69db      	ldr	r3, [r3, #28]
 80137de:	2b00      	cmp	r3, #0
 80137e0:	d003      	beq.n	80137ea <dir_next+0x28>
 80137e2:	68bb      	ldr	r3, [r7, #8]
 80137e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80137e8:	d301      	bcc.n	80137ee <dir_next+0x2c>
 80137ea:	2304      	movs	r3, #4
 80137ec:	e0aa      	b.n	8013944 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80137ee:	68bb      	ldr	r3, [r7, #8]
 80137f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	f040 8098 	bne.w	801392a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80137fa:	687b      	ldr	r3, [r7, #4]
 80137fc:	69db      	ldr	r3, [r3, #28]
 80137fe:	1c5a      	adds	r2, r3, #1
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8013804:	687b      	ldr	r3, [r7, #4]
 8013806:	699b      	ldr	r3, [r3, #24]
 8013808:	2b00      	cmp	r3, #0
 801380a:	d10b      	bne.n	8013824 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801380c:	68bb      	ldr	r3, [r7, #8]
 801380e:	095b      	lsrs	r3, r3, #5
 8013810:	68fa      	ldr	r2, [r7, #12]
 8013812:	8912      	ldrh	r2, [r2, #8]
 8013814:	4293      	cmp	r3, r2
 8013816:	f0c0 8088 	bcc.w	801392a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 801381a:	687b      	ldr	r3, [r7, #4]
 801381c:	2200      	movs	r2, #0
 801381e:	61da      	str	r2, [r3, #28]
 8013820:	2304      	movs	r3, #4
 8013822:	e08f      	b.n	8013944 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8013824:	68bb      	ldr	r3, [r7, #8]
 8013826:	0a5b      	lsrs	r3, r3, #9
 8013828:	68fa      	ldr	r2, [r7, #12]
 801382a:	8952      	ldrh	r2, [r2, #10]
 801382c:	3a01      	subs	r2, #1
 801382e:	4013      	ands	r3, r2
 8013830:	2b00      	cmp	r3, #0
 8013832:	d17a      	bne.n	801392a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8013834:	687a      	ldr	r2, [r7, #4]
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	699b      	ldr	r3, [r3, #24]
 801383a:	4619      	mov	r1, r3
 801383c:	4610      	mov	r0, r2
 801383e:	f7ff fc80 	bl	8013142 <get_fat>
 8013842:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8013844:	697b      	ldr	r3, [r7, #20]
 8013846:	2b01      	cmp	r3, #1
 8013848:	d801      	bhi.n	801384e <dir_next+0x8c>
 801384a:	2302      	movs	r3, #2
 801384c:	e07a      	b.n	8013944 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 801384e:	697b      	ldr	r3, [r7, #20]
 8013850:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013854:	d101      	bne.n	801385a <dir_next+0x98>
 8013856:	2301      	movs	r3, #1
 8013858:	e074      	b.n	8013944 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 801385a:	68fb      	ldr	r3, [r7, #12]
 801385c:	695b      	ldr	r3, [r3, #20]
 801385e:	697a      	ldr	r2, [r7, #20]
 8013860:	429a      	cmp	r2, r3
 8013862:	d358      	bcc.n	8013916 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8013864:	683b      	ldr	r3, [r7, #0]
 8013866:	2b00      	cmp	r3, #0
 8013868:	d104      	bne.n	8013874 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	2200      	movs	r2, #0
 801386e:	61da      	str	r2, [r3, #28]
 8013870:	2304      	movs	r3, #4
 8013872:	e067      	b.n	8013944 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8013874:	687a      	ldr	r2, [r7, #4]
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	699b      	ldr	r3, [r3, #24]
 801387a:	4619      	mov	r1, r3
 801387c:	4610      	mov	r0, r2
 801387e:	f7ff fe59 	bl	8013534 <create_chain>
 8013882:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8013884:	697b      	ldr	r3, [r7, #20]
 8013886:	2b00      	cmp	r3, #0
 8013888:	d101      	bne.n	801388e <dir_next+0xcc>
 801388a:	2307      	movs	r3, #7
 801388c:	e05a      	b.n	8013944 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 801388e:	697b      	ldr	r3, [r7, #20]
 8013890:	2b01      	cmp	r3, #1
 8013892:	d101      	bne.n	8013898 <dir_next+0xd6>
 8013894:	2302      	movs	r3, #2
 8013896:	e055      	b.n	8013944 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8013898:	697b      	ldr	r3, [r7, #20]
 801389a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801389e:	d101      	bne.n	80138a4 <dir_next+0xe2>
 80138a0:	2301      	movs	r3, #1
 80138a2:	e04f      	b.n	8013944 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80138a4:	68f8      	ldr	r0, [r7, #12]
 80138a6:	f7ff fb4d 	bl	8012f44 <sync_window>
 80138aa:	4603      	mov	r3, r0
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	d001      	beq.n	80138b4 <dir_next+0xf2>
 80138b0:	2301      	movs	r3, #1
 80138b2:	e047      	b.n	8013944 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80138b4:	68fb      	ldr	r3, [r7, #12]
 80138b6:	3330      	adds	r3, #48	; 0x30
 80138b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80138bc:	2100      	movs	r1, #0
 80138be:	4618      	mov	r0, r3
 80138c0:	f7ff f977 	bl	8012bb2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80138c4:	2300      	movs	r3, #0
 80138c6:	613b      	str	r3, [r7, #16]
 80138c8:	6979      	ldr	r1, [r7, #20]
 80138ca:	68f8      	ldr	r0, [r7, #12]
 80138cc:	f7ff fc1a 	bl	8013104 <clust2sect>
 80138d0:	4602      	mov	r2, r0
 80138d2:	68fb      	ldr	r3, [r7, #12]
 80138d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80138d6:	e012      	b.n	80138fe <dir_next+0x13c>
						fs->wflag = 1;
 80138d8:	68fb      	ldr	r3, [r7, #12]
 80138da:	2201      	movs	r2, #1
 80138dc:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80138de:	68f8      	ldr	r0, [r7, #12]
 80138e0:	f7ff fb30 	bl	8012f44 <sync_window>
 80138e4:	4603      	mov	r3, r0
 80138e6:	2b00      	cmp	r3, #0
 80138e8:	d001      	beq.n	80138ee <dir_next+0x12c>
 80138ea:	2301      	movs	r3, #1
 80138ec:	e02a      	b.n	8013944 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80138ee:	693b      	ldr	r3, [r7, #16]
 80138f0:	3301      	adds	r3, #1
 80138f2:	613b      	str	r3, [r7, #16]
 80138f4:	68fb      	ldr	r3, [r7, #12]
 80138f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80138f8:	1c5a      	adds	r2, r3, #1
 80138fa:	68fb      	ldr	r3, [r7, #12]
 80138fc:	62da      	str	r2, [r3, #44]	; 0x2c
 80138fe:	68fb      	ldr	r3, [r7, #12]
 8013900:	895b      	ldrh	r3, [r3, #10]
 8013902:	461a      	mov	r2, r3
 8013904:	693b      	ldr	r3, [r7, #16]
 8013906:	4293      	cmp	r3, r2
 8013908:	d3e6      	bcc.n	80138d8 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 801390a:	68fb      	ldr	r3, [r7, #12]
 801390c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801390e:	693b      	ldr	r3, [r7, #16]
 8013910:	1ad2      	subs	r2, r2, r3
 8013912:	68fb      	ldr	r3, [r7, #12]
 8013914:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	697a      	ldr	r2, [r7, #20]
 801391a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 801391c:	6979      	ldr	r1, [r7, #20]
 801391e:	68f8      	ldr	r0, [r7, #12]
 8013920:	f7ff fbf0 	bl	8013104 <clust2sect>
 8013924:	4602      	mov	r2, r0
 8013926:	687b      	ldr	r3, [r7, #4]
 8013928:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801392a:	687b      	ldr	r3, [r7, #4]
 801392c:	68ba      	ldr	r2, [r7, #8]
 801392e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8013930:	68fb      	ldr	r3, [r7, #12]
 8013932:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8013936:	68bb      	ldr	r3, [r7, #8]
 8013938:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801393c:	441a      	add	r2, r3
 801393e:	687b      	ldr	r3, [r7, #4]
 8013940:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8013942:	2300      	movs	r3, #0
}
 8013944:	4618      	mov	r0, r3
 8013946:	3718      	adds	r7, #24
 8013948:	46bd      	mov	sp, r7
 801394a:	bd80      	pop	{r7, pc}

0801394c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 801394c:	b580      	push	{r7, lr}
 801394e:	b086      	sub	sp, #24
 8013950:	af00      	add	r7, sp, #0
 8013952:	6078      	str	r0, [r7, #4]
 8013954:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8013956:	687b      	ldr	r3, [r7, #4]
 8013958:	681b      	ldr	r3, [r3, #0]
 801395a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 801395c:	2100      	movs	r1, #0
 801395e:	6878      	ldr	r0, [r7, #4]
 8013960:	f7ff feb4 	bl	80136cc <dir_sdi>
 8013964:	4603      	mov	r3, r0
 8013966:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013968:	7dfb      	ldrb	r3, [r7, #23]
 801396a:	2b00      	cmp	r3, #0
 801396c:	d12b      	bne.n	80139c6 <dir_alloc+0x7a>
		n = 0;
 801396e:	2300      	movs	r3, #0
 8013970:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8013972:	687b      	ldr	r3, [r7, #4]
 8013974:	69db      	ldr	r3, [r3, #28]
 8013976:	4619      	mov	r1, r3
 8013978:	68f8      	ldr	r0, [r7, #12]
 801397a:	f7ff fb27 	bl	8012fcc <move_window>
 801397e:	4603      	mov	r3, r0
 8013980:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8013982:	7dfb      	ldrb	r3, [r7, #23]
 8013984:	2b00      	cmp	r3, #0
 8013986:	d11d      	bne.n	80139c4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	6a1b      	ldr	r3, [r3, #32]
 801398c:	781b      	ldrb	r3, [r3, #0]
 801398e:	2be5      	cmp	r3, #229	; 0xe5
 8013990:	d004      	beq.n	801399c <dir_alloc+0x50>
 8013992:	687b      	ldr	r3, [r7, #4]
 8013994:	6a1b      	ldr	r3, [r3, #32]
 8013996:	781b      	ldrb	r3, [r3, #0]
 8013998:	2b00      	cmp	r3, #0
 801399a:	d107      	bne.n	80139ac <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 801399c:	693b      	ldr	r3, [r7, #16]
 801399e:	3301      	adds	r3, #1
 80139a0:	613b      	str	r3, [r7, #16]
 80139a2:	693a      	ldr	r2, [r7, #16]
 80139a4:	683b      	ldr	r3, [r7, #0]
 80139a6:	429a      	cmp	r2, r3
 80139a8:	d102      	bne.n	80139b0 <dir_alloc+0x64>
 80139aa:	e00c      	b.n	80139c6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80139ac:	2300      	movs	r3, #0
 80139ae:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80139b0:	2101      	movs	r1, #1
 80139b2:	6878      	ldr	r0, [r7, #4]
 80139b4:	f7ff ff05 	bl	80137c2 <dir_next>
 80139b8:	4603      	mov	r3, r0
 80139ba:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80139bc:	7dfb      	ldrb	r3, [r7, #23]
 80139be:	2b00      	cmp	r3, #0
 80139c0:	d0d7      	beq.n	8013972 <dir_alloc+0x26>
 80139c2:	e000      	b.n	80139c6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80139c4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80139c6:	7dfb      	ldrb	r3, [r7, #23]
 80139c8:	2b04      	cmp	r3, #4
 80139ca:	d101      	bne.n	80139d0 <dir_alloc+0x84>
 80139cc:	2307      	movs	r3, #7
 80139ce:	75fb      	strb	r3, [r7, #23]
	return res;
 80139d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80139d2:	4618      	mov	r0, r3
 80139d4:	3718      	adds	r7, #24
 80139d6:	46bd      	mov	sp, r7
 80139d8:	bd80      	pop	{r7, pc}

080139da <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80139da:	b580      	push	{r7, lr}
 80139dc:	b084      	sub	sp, #16
 80139de:	af00      	add	r7, sp, #0
 80139e0:	6078      	str	r0, [r7, #4]
 80139e2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80139e4:	683b      	ldr	r3, [r7, #0]
 80139e6:	331a      	adds	r3, #26
 80139e8:	4618      	mov	r0, r3
 80139ea:	f7ff f83f 	bl	8012a6c <ld_word>
 80139ee:	4603      	mov	r3, r0
 80139f0:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80139f2:	687b      	ldr	r3, [r7, #4]
 80139f4:	781b      	ldrb	r3, [r3, #0]
 80139f6:	2b03      	cmp	r3, #3
 80139f8:	d109      	bne.n	8013a0e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80139fa:	683b      	ldr	r3, [r7, #0]
 80139fc:	3314      	adds	r3, #20
 80139fe:	4618      	mov	r0, r3
 8013a00:	f7ff f834 	bl	8012a6c <ld_word>
 8013a04:	4603      	mov	r3, r0
 8013a06:	041b      	lsls	r3, r3, #16
 8013a08:	68fa      	ldr	r2, [r7, #12]
 8013a0a:	4313      	orrs	r3, r2
 8013a0c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8013a0e:	68fb      	ldr	r3, [r7, #12]
}
 8013a10:	4618      	mov	r0, r3
 8013a12:	3710      	adds	r7, #16
 8013a14:	46bd      	mov	sp, r7
 8013a16:	bd80      	pop	{r7, pc}

08013a18 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8013a18:	b580      	push	{r7, lr}
 8013a1a:	b084      	sub	sp, #16
 8013a1c:	af00      	add	r7, sp, #0
 8013a1e:	60f8      	str	r0, [r7, #12]
 8013a20:	60b9      	str	r1, [r7, #8]
 8013a22:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8013a24:	68bb      	ldr	r3, [r7, #8]
 8013a26:	331a      	adds	r3, #26
 8013a28:	687a      	ldr	r2, [r7, #4]
 8013a2a:	b292      	uxth	r2, r2
 8013a2c:	4611      	mov	r1, r2
 8013a2e:	4618      	mov	r0, r3
 8013a30:	f7ff f857 	bl	8012ae2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8013a34:	68fb      	ldr	r3, [r7, #12]
 8013a36:	781b      	ldrb	r3, [r3, #0]
 8013a38:	2b03      	cmp	r3, #3
 8013a3a:	d109      	bne.n	8013a50 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8013a3c:	68bb      	ldr	r3, [r7, #8]
 8013a3e:	f103 0214 	add.w	r2, r3, #20
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	0c1b      	lsrs	r3, r3, #16
 8013a46:	b29b      	uxth	r3, r3
 8013a48:	4619      	mov	r1, r3
 8013a4a:	4610      	mov	r0, r2
 8013a4c:	f7ff f849 	bl	8012ae2 <st_word>
	}
}
 8013a50:	bf00      	nop
 8013a52:	3710      	adds	r7, #16
 8013a54:	46bd      	mov	sp, r7
 8013a56:	bd80      	pop	{r7, pc}

08013a58 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8013a58:	b580      	push	{r7, lr}
 8013a5a:	b086      	sub	sp, #24
 8013a5c:	af00      	add	r7, sp, #0
 8013a5e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8013a60:	687b      	ldr	r3, [r7, #4]
 8013a62:	681b      	ldr	r3, [r3, #0]
 8013a64:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8013a66:	2100      	movs	r1, #0
 8013a68:	6878      	ldr	r0, [r7, #4]
 8013a6a:	f7ff fe2f 	bl	80136cc <dir_sdi>
 8013a6e:	4603      	mov	r3, r0
 8013a70:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8013a72:	7dfb      	ldrb	r3, [r7, #23]
 8013a74:	2b00      	cmp	r3, #0
 8013a76:	d001      	beq.n	8013a7c <dir_find+0x24>
 8013a78:	7dfb      	ldrb	r3, [r7, #23]
 8013a7a:	e03e      	b.n	8013afa <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	69db      	ldr	r3, [r3, #28]
 8013a80:	4619      	mov	r1, r3
 8013a82:	6938      	ldr	r0, [r7, #16]
 8013a84:	f7ff faa2 	bl	8012fcc <move_window>
 8013a88:	4603      	mov	r3, r0
 8013a8a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8013a8c:	7dfb      	ldrb	r3, [r7, #23]
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d12f      	bne.n	8013af2 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	6a1b      	ldr	r3, [r3, #32]
 8013a96:	781b      	ldrb	r3, [r3, #0]
 8013a98:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8013a9a:	7bfb      	ldrb	r3, [r7, #15]
 8013a9c:	2b00      	cmp	r3, #0
 8013a9e:	d102      	bne.n	8013aa6 <dir_find+0x4e>
 8013aa0:	2304      	movs	r3, #4
 8013aa2:	75fb      	strb	r3, [r7, #23]
 8013aa4:	e028      	b.n	8013af8 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8013aa6:	687b      	ldr	r3, [r7, #4]
 8013aa8:	6a1b      	ldr	r3, [r3, #32]
 8013aaa:	330b      	adds	r3, #11
 8013aac:	781b      	ldrb	r3, [r3, #0]
 8013aae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8013ab2:	b2da      	uxtb	r2, r3
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	6a1b      	ldr	r3, [r3, #32]
 8013abc:	330b      	adds	r3, #11
 8013abe:	781b      	ldrb	r3, [r3, #0]
 8013ac0:	f003 0308 	and.w	r3, r3, #8
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	d10a      	bne.n	8013ade <dir_find+0x86>
 8013ac8:	687b      	ldr	r3, [r7, #4]
 8013aca:	6a18      	ldr	r0, [r3, #32]
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	3324      	adds	r3, #36	; 0x24
 8013ad0:	220b      	movs	r2, #11
 8013ad2:	4619      	mov	r1, r3
 8013ad4:	f7ff f888 	bl	8012be8 <mem_cmp>
 8013ad8:	4603      	mov	r3, r0
 8013ada:	2b00      	cmp	r3, #0
 8013adc:	d00b      	beq.n	8013af6 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8013ade:	2100      	movs	r1, #0
 8013ae0:	6878      	ldr	r0, [r7, #4]
 8013ae2:	f7ff fe6e 	bl	80137c2 <dir_next>
 8013ae6:	4603      	mov	r3, r0
 8013ae8:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8013aea:	7dfb      	ldrb	r3, [r7, #23]
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d0c5      	beq.n	8013a7c <dir_find+0x24>
 8013af0:	e002      	b.n	8013af8 <dir_find+0xa0>
		if (res != FR_OK) break;
 8013af2:	bf00      	nop
 8013af4:	e000      	b.n	8013af8 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8013af6:	bf00      	nop

	return res;
 8013af8:	7dfb      	ldrb	r3, [r7, #23]
}
 8013afa:	4618      	mov	r0, r3
 8013afc:	3718      	adds	r7, #24
 8013afe:	46bd      	mov	sp, r7
 8013b00:	bd80      	pop	{r7, pc}

08013b02 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8013b02:	b580      	push	{r7, lr}
 8013b04:	b084      	sub	sp, #16
 8013b06:	af00      	add	r7, sp, #0
 8013b08:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8013b0a:	687b      	ldr	r3, [r7, #4]
 8013b0c:	681b      	ldr	r3, [r3, #0]
 8013b0e:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8013b10:	2101      	movs	r1, #1
 8013b12:	6878      	ldr	r0, [r7, #4]
 8013b14:	f7ff ff1a 	bl	801394c <dir_alloc>
 8013b18:	4603      	mov	r3, r0
 8013b1a:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8013b1c:	7bfb      	ldrb	r3, [r7, #15]
 8013b1e:	2b00      	cmp	r3, #0
 8013b20:	d11c      	bne.n	8013b5c <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8013b22:	687b      	ldr	r3, [r7, #4]
 8013b24:	69db      	ldr	r3, [r3, #28]
 8013b26:	4619      	mov	r1, r3
 8013b28:	68b8      	ldr	r0, [r7, #8]
 8013b2a:	f7ff fa4f 	bl	8012fcc <move_window>
 8013b2e:	4603      	mov	r3, r0
 8013b30:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013b32:	7bfb      	ldrb	r3, [r7, #15]
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	d111      	bne.n	8013b5c <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8013b38:	687b      	ldr	r3, [r7, #4]
 8013b3a:	6a1b      	ldr	r3, [r3, #32]
 8013b3c:	2220      	movs	r2, #32
 8013b3e:	2100      	movs	r1, #0
 8013b40:	4618      	mov	r0, r3
 8013b42:	f7ff f836 	bl	8012bb2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8013b46:	687b      	ldr	r3, [r7, #4]
 8013b48:	6a18      	ldr	r0, [r3, #32]
 8013b4a:	687b      	ldr	r3, [r7, #4]
 8013b4c:	3324      	adds	r3, #36	; 0x24
 8013b4e:	220b      	movs	r2, #11
 8013b50:	4619      	mov	r1, r3
 8013b52:	f7ff f80d 	bl	8012b70 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8013b56:	68bb      	ldr	r3, [r7, #8]
 8013b58:	2201      	movs	r2, #1
 8013b5a:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8013b5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8013b5e:	4618      	mov	r0, r3
 8013b60:	3710      	adds	r7, #16
 8013b62:	46bd      	mov	sp, r7
 8013b64:	bd80      	pop	{r7, pc}
	...

08013b68 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8013b68:	b580      	push	{r7, lr}
 8013b6a:	b088      	sub	sp, #32
 8013b6c:	af00      	add	r7, sp, #0
 8013b6e:	6078      	str	r0, [r7, #4]
 8013b70:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8013b72:	683b      	ldr	r3, [r7, #0]
 8013b74:	681b      	ldr	r3, [r3, #0]
 8013b76:	60fb      	str	r3, [r7, #12]
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	3324      	adds	r3, #36	; 0x24
 8013b7c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8013b7e:	220b      	movs	r2, #11
 8013b80:	2120      	movs	r1, #32
 8013b82:	68b8      	ldr	r0, [r7, #8]
 8013b84:	f7ff f815 	bl	8012bb2 <mem_set>
	si = i = 0; ni = 8;
 8013b88:	2300      	movs	r3, #0
 8013b8a:	613b      	str	r3, [r7, #16]
 8013b8c:	693b      	ldr	r3, [r7, #16]
 8013b8e:	61fb      	str	r3, [r7, #28]
 8013b90:	2308      	movs	r3, #8
 8013b92:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8013b94:	69fb      	ldr	r3, [r7, #28]
 8013b96:	1c5a      	adds	r2, r3, #1
 8013b98:	61fa      	str	r2, [r7, #28]
 8013b9a:	68fa      	ldr	r2, [r7, #12]
 8013b9c:	4413      	add	r3, r2
 8013b9e:	781b      	ldrb	r3, [r3, #0]
 8013ba0:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8013ba2:	7efb      	ldrb	r3, [r7, #27]
 8013ba4:	2b20      	cmp	r3, #32
 8013ba6:	d94e      	bls.n	8013c46 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8013ba8:	7efb      	ldrb	r3, [r7, #27]
 8013baa:	2b2f      	cmp	r3, #47	; 0x2f
 8013bac:	d006      	beq.n	8013bbc <create_name+0x54>
 8013bae:	7efb      	ldrb	r3, [r7, #27]
 8013bb0:	2b5c      	cmp	r3, #92	; 0x5c
 8013bb2:	d110      	bne.n	8013bd6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8013bb4:	e002      	b.n	8013bbc <create_name+0x54>
 8013bb6:	69fb      	ldr	r3, [r7, #28]
 8013bb8:	3301      	adds	r3, #1
 8013bba:	61fb      	str	r3, [r7, #28]
 8013bbc:	68fa      	ldr	r2, [r7, #12]
 8013bbe:	69fb      	ldr	r3, [r7, #28]
 8013bc0:	4413      	add	r3, r2
 8013bc2:	781b      	ldrb	r3, [r3, #0]
 8013bc4:	2b2f      	cmp	r3, #47	; 0x2f
 8013bc6:	d0f6      	beq.n	8013bb6 <create_name+0x4e>
 8013bc8:	68fa      	ldr	r2, [r7, #12]
 8013bca:	69fb      	ldr	r3, [r7, #28]
 8013bcc:	4413      	add	r3, r2
 8013bce:	781b      	ldrb	r3, [r3, #0]
 8013bd0:	2b5c      	cmp	r3, #92	; 0x5c
 8013bd2:	d0f0      	beq.n	8013bb6 <create_name+0x4e>
			break;
 8013bd4:	e038      	b.n	8013c48 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8013bd6:	7efb      	ldrb	r3, [r7, #27]
 8013bd8:	2b2e      	cmp	r3, #46	; 0x2e
 8013bda:	d003      	beq.n	8013be4 <create_name+0x7c>
 8013bdc:	693a      	ldr	r2, [r7, #16]
 8013bde:	697b      	ldr	r3, [r7, #20]
 8013be0:	429a      	cmp	r2, r3
 8013be2:	d30c      	bcc.n	8013bfe <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8013be4:	697b      	ldr	r3, [r7, #20]
 8013be6:	2b0b      	cmp	r3, #11
 8013be8:	d002      	beq.n	8013bf0 <create_name+0x88>
 8013bea:	7efb      	ldrb	r3, [r7, #27]
 8013bec:	2b2e      	cmp	r3, #46	; 0x2e
 8013bee:	d001      	beq.n	8013bf4 <create_name+0x8c>
 8013bf0:	2306      	movs	r3, #6
 8013bf2:	e044      	b.n	8013c7e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8013bf4:	2308      	movs	r3, #8
 8013bf6:	613b      	str	r3, [r7, #16]
 8013bf8:	230b      	movs	r3, #11
 8013bfa:	617b      	str	r3, [r7, #20]
			continue;
 8013bfc:	e022      	b.n	8013c44 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8013bfe:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8013c02:	2b00      	cmp	r3, #0
 8013c04:	da04      	bge.n	8013c10 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8013c06:	7efb      	ldrb	r3, [r7, #27]
 8013c08:	3b80      	subs	r3, #128	; 0x80
 8013c0a:	4a1f      	ldr	r2, [pc, #124]	; (8013c88 <create_name+0x120>)
 8013c0c:	5cd3      	ldrb	r3, [r2, r3]
 8013c0e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8013c10:	7efb      	ldrb	r3, [r7, #27]
 8013c12:	4619      	mov	r1, r3
 8013c14:	481d      	ldr	r0, [pc, #116]	; (8013c8c <create_name+0x124>)
 8013c16:	f7ff f80e 	bl	8012c36 <chk_chr>
 8013c1a:	4603      	mov	r3, r0
 8013c1c:	2b00      	cmp	r3, #0
 8013c1e:	d001      	beq.n	8013c24 <create_name+0xbc>
 8013c20:	2306      	movs	r3, #6
 8013c22:	e02c      	b.n	8013c7e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8013c24:	7efb      	ldrb	r3, [r7, #27]
 8013c26:	2b60      	cmp	r3, #96	; 0x60
 8013c28:	d905      	bls.n	8013c36 <create_name+0xce>
 8013c2a:	7efb      	ldrb	r3, [r7, #27]
 8013c2c:	2b7a      	cmp	r3, #122	; 0x7a
 8013c2e:	d802      	bhi.n	8013c36 <create_name+0xce>
 8013c30:	7efb      	ldrb	r3, [r7, #27]
 8013c32:	3b20      	subs	r3, #32
 8013c34:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8013c36:	693b      	ldr	r3, [r7, #16]
 8013c38:	1c5a      	adds	r2, r3, #1
 8013c3a:	613a      	str	r2, [r7, #16]
 8013c3c:	68ba      	ldr	r2, [r7, #8]
 8013c3e:	4413      	add	r3, r2
 8013c40:	7efa      	ldrb	r2, [r7, #27]
 8013c42:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8013c44:	e7a6      	b.n	8013b94 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8013c46:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8013c48:	68fa      	ldr	r2, [r7, #12]
 8013c4a:	69fb      	ldr	r3, [r7, #28]
 8013c4c:	441a      	add	r2, r3
 8013c4e:	683b      	ldr	r3, [r7, #0]
 8013c50:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8013c52:	693b      	ldr	r3, [r7, #16]
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d101      	bne.n	8013c5c <create_name+0xf4>
 8013c58:	2306      	movs	r3, #6
 8013c5a:	e010      	b.n	8013c7e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8013c5c:	68bb      	ldr	r3, [r7, #8]
 8013c5e:	781b      	ldrb	r3, [r3, #0]
 8013c60:	2be5      	cmp	r3, #229	; 0xe5
 8013c62:	d102      	bne.n	8013c6a <create_name+0x102>
 8013c64:	68bb      	ldr	r3, [r7, #8]
 8013c66:	2205      	movs	r2, #5
 8013c68:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8013c6a:	7efb      	ldrb	r3, [r7, #27]
 8013c6c:	2b20      	cmp	r3, #32
 8013c6e:	d801      	bhi.n	8013c74 <create_name+0x10c>
 8013c70:	2204      	movs	r2, #4
 8013c72:	e000      	b.n	8013c76 <create_name+0x10e>
 8013c74:	2200      	movs	r2, #0
 8013c76:	68bb      	ldr	r3, [r7, #8]
 8013c78:	330b      	adds	r3, #11
 8013c7a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8013c7c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8013c7e:	4618      	mov	r0, r3
 8013c80:	3720      	adds	r7, #32
 8013c82:	46bd      	mov	sp, r7
 8013c84:	bd80      	pop	{r7, pc}
 8013c86:	bf00      	nop
 8013c88:	08019674 	.word	0x08019674
 8013c8c:	08019564 	.word	0x08019564

08013c90 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8013c90:	b580      	push	{r7, lr}
 8013c92:	b086      	sub	sp, #24
 8013c94:	af00      	add	r7, sp, #0
 8013c96:	6078      	str	r0, [r7, #4]
 8013c98:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8013c9e:	693b      	ldr	r3, [r7, #16]
 8013ca0:	681b      	ldr	r3, [r3, #0]
 8013ca2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8013ca4:	e002      	b.n	8013cac <follow_path+0x1c>
 8013ca6:	683b      	ldr	r3, [r7, #0]
 8013ca8:	3301      	adds	r3, #1
 8013caa:	603b      	str	r3, [r7, #0]
 8013cac:	683b      	ldr	r3, [r7, #0]
 8013cae:	781b      	ldrb	r3, [r3, #0]
 8013cb0:	2b2f      	cmp	r3, #47	; 0x2f
 8013cb2:	d0f8      	beq.n	8013ca6 <follow_path+0x16>
 8013cb4:	683b      	ldr	r3, [r7, #0]
 8013cb6:	781b      	ldrb	r3, [r3, #0]
 8013cb8:	2b5c      	cmp	r3, #92	; 0x5c
 8013cba:	d0f4      	beq.n	8013ca6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8013cbc:	693b      	ldr	r3, [r7, #16]
 8013cbe:	2200      	movs	r2, #0
 8013cc0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8013cc2:	683b      	ldr	r3, [r7, #0]
 8013cc4:	781b      	ldrb	r3, [r3, #0]
 8013cc6:	2b1f      	cmp	r3, #31
 8013cc8:	d80a      	bhi.n	8013ce0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8013cca:	687b      	ldr	r3, [r7, #4]
 8013ccc:	2280      	movs	r2, #128	; 0x80
 8013cce:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8013cd2:	2100      	movs	r1, #0
 8013cd4:	6878      	ldr	r0, [r7, #4]
 8013cd6:	f7ff fcf9 	bl	80136cc <dir_sdi>
 8013cda:	4603      	mov	r3, r0
 8013cdc:	75fb      	strb	r3, [r7, #23]
 8013cde:	e043      	b.n	8013d68 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8013ce0:	463b      	mov	r3, r7
 8013ce2:	4619      	mov	r1, r3
 8013ce4:	6878      	ldr	r0, [r7, #4]
 8013ce6:	f7ff ff3f 	bl	8013b68 <create_name>
 8013cea:	4603      	mov	r3, r0
 8013cec:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8013cee:	7dfb      	ldrb	r3, [r7, #23]
 8013cf0:	2b00      	cmp	r3, #0
 8013cf2:	d134      	bne.n	8013d5e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8013cf4:	6878      	ldr	r0, [r7, #4]
 8013cf6:	f7ff feaf 	bl	8013a58 <dir_find>
 8013cfa:	4603      	mov	r3, r0
 8013cfc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8013d04:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8013d06:	7dfb      	ldrb	r3, [r7, #23]
 8013d08:	2b00      	cmp	r3, #0
 8013d0a:	d00a      	beq.n	8013d22 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8013d0c:	7dfb      	ldrb	r3, [r7, #23]
 8013d0e:	2b04      	cmp	r3, #4
 8013d10:	d127      	bne.n	8013d62 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8013d12:	7afb      	ldrb	r3, [r7, #11]
 8013d14:	f003 0304 	and.w	r3, r3, #4
 8013d18:	2b00      	cmp	r3, #0
 8013d1a:	d122      	bne.n	8013d62 <follow_path+0xd2>
 8013d1c:	2305      	movs	r3, #5
 8013d1e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8013d20:	e01f      	b.n	8013d62 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8013d22:	7afb      	ldrb	r3, [r7, #11]
 8013d24:	f003 0304 	and.w	r3, r3, #4
 8013d28:	2b00      	cmp	r3, #0
 8013d2a:	d11c      	bne.n	8013d66 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8013d2c:	693b      	ldr	r3, [r7, #16]
 8013d2e:	799b      	ldrb	r3, [r3, #6]
 8013d30:	f003 0310 	and.w	r3, r3, #16
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	d102      	bne.n	8013d3e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8013d38:	2305      	movs	r3, #5
 8013d3a:	75fb      	strb	r3, [r7, #23]
 8013d3c:	e014      	b.n	8013d68 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8013d3e:	68fb      	ldr	r3, [r7, #12]
 8013d40:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	695b      	ldr	r3, [r3, #20]
 8013d48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013d4c:	4413      	add	r3, r2
 8013d4e:	4619      	mov	r1, r3
 8013d50:	68f8      	ldr	r0, [r7, #12]
 8013d52:	f7ff fe42 	bl	80139da <ld_clust>
 8013d56:	4602      	mov	r2, r0
 8013d58:	693b      	ldr	r3, [r7, #16]
 8013d5a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8013d5c:	e7c0      	b.n	8013ce0 <follow_path+0x50>
			if (res != FR_OK) break;
 8013d5e:	bf00      	nop
 8013d60:	e002      	b.n	8013d68 <follow_path+0xd8>
				break;
 8013d62:	bf00      	nop
 8013d64:	e000      	b.n	8013d68 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8013d66:	bf00      	nop
			}
		}
	}

	return res;
 8013d68:	7dfb      	ldrb	r3, [r7, #23]
}
 8013d6a:	4618      	mov	r0, r3
 8013d6c:	3718      	adds	r7, #24
 8013d6e:	46bd      	mov	sp, r7
 8013d70:	bd80      	pop	{r7, pc}

08013d72 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8013d72:	b480      	push	{r7}
 8013d74:	b087      	sub	sp, #28
 8013d76:	af00      	add	r7, sp, #0
 8013d78:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8013d7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013d7e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	681b      	ldr	r3, [r3, #0]
 8013d84:	2b00      	cmp	r3, #0
 8013d86:	d031      	beq.n	8013dec <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	681b      	ldr	r3, [r3, #0]
 8013d8c:	617b      	str	r3, [r7, #20]
 8013d8e:	e002      	b.n	8013d96 <get_ldnumber+0x24>
 8013d90:	697b      	ldr	r3, [r7, #20]
 8013d92:	3301      	adds	r3, #1
 8013d94:	617b      	str	r3, [r7, #20]
 8013d96:	697b      	ldr	r3, [r7, #20]
 8013d98:	781b      	ldrb	r3, [r3, #0]
 8013d9a:	2b20      	cmp	r3, #32
 8013d9c:	d903      	bls.n	8013da6 <get_ldnumber+0x34>
 8013d9e:	697b      	ldr	r3, [r7, #20]
 8013da0:	781b      	ldrb	r3, [r3, #0]
 8013da2:	2b3a      	cmp	r3, #58	; 0x3a
 8013da4:	d1f4      	bne.n	8013d90 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8013da6:	697b      	ldr	r3, [r7, #20]
 8013da8:	781b      	ldrb	r3, [r3, #0]
 8013daa:	2b3a      	cmp	r3, #58	; 0x3a
 8013dac:	d11c      	bne.n	8013de8 <get_ldnumber+0x76>
			tp = *path;
 8013dae:	687b      	ldr	r3, [r7, #4]
 8013db0:	681b      	ldr	r3, [r3, #0]
 8013db2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8013db4:	68fb      	ldr	r3, [r7, #12]
 8013db6:	1c5a      	adds	r2, r3, #1
 8013db8:	60fa      	str	r2, [r7, #12]
 8013dba:	781b      	ldrb	r3, [r3, #0]
 8013dbc:	3b30      	subs	r3, #48	; 0x30
 8013dbe:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8013dc0:	68bb      	ldr	r3, [r7, #8]
 8013dc2:	2b09      	cmp	r3, #9
 8013dc4:	d80e      	bhi.n	8013de4 <get_ldnumber+0x72>
 8013dc6:	68fa      	ldr	r2, [r7, #12]
 8013dc8:	697b      	ldr	r3, [r7, #20]
 8013dca:	429a      	cmp	r2, r3
 8013dcc:	d10a      	bne.n	8013de4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8013dce:	68bb      	ldr	r3, [r7, #8]
 8013dd0:	2b00      	cmp	r3, #0
 8013dd2:	d107      	bne.n	8013de4 <get_ldnumber+0x72>
					vol = (int)i;
 8013dd4:	68bb      	ldr	r3, [r7, #8]
 8013dd6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8013dd8:	697b      	ldr	r3, [r7, #20]
 8013dda:	3301      	adds	r3, #1
 8013ddc:	617b      	str	r3, [r7, #20]
 8013dde:	687b      	ldr	r3, [r7, #4]
 8013de0:	697a      	ldr	r2, [r7, #20]
 8013de2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8013de4:	693b      	ldr	r3, [r7, #16]
 8013de6:	e002      	b.n	8013dee <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8013de8:	2300      	movs	r3, #0
 8013dea:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8013dec:	693b      	ldr	r3, [r7, #16]
}
 8013dee:	4618      	mov	r0, r3
 8013df0:	371c      	adds	r7, #28
 8013df2:	46bd      	mov	sp, r7
 8013df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013df8:	4770      	bx	lr
	...

08013dfc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8013dfc:	b580      	push	{r7, lr}
 8013dfe:	b082      	sub	sp, #8
 8013e00:	af00      	add	r7, sp, #0
 8013e02:	6078      	str	r0, [r7, #4]
 8013e04:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	2200      	movs	r2, #0
 8013e0a:	70da      	strb	r2, [r3, #3]
 8013e0c:	687b      	ldr	r3, [r7, #4]
 8013e0e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013e12:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8013e14:	6839      	ldr	r1, [r7, #0]
 8013e16:	6878      	ldr	r0, [r7, #4]
 8013e18:	f7ff f8d8 	bl	8012fcc <move_window>
 8013e1c:	4603      	mov	r3, r0
 8013e1e:	2b00      	cmp	r3, #0
 8013e20:	d001      	beq.n	8013e26 <check_fs+0x2a>
 8013e22:	2304      	movs	r3, #4
 8013e24:	e038      	b.n	8013e98 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	3330      	adds	r3, #48	; 0x30
 8013e2a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8013e2e:	4618      	mov	r0, r3
 8013e30:	f7fe fe1c 	bl	8012a6c <ld_word>
 8013e34:	4603      	mov	r3, r0
 8013e36:	461a      	mov	r2, r3
 8013e38:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8013e3c:	429a      	cmp	r2, r3
 8013e3e:	d001      	beq.n	8013e44 <check_fs+0x48>
 8013e40:	2303      	movs	r3, #3
 8013e42:	e029      	b.n	8013e98 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8013e44:	687b      	ldr	r3, [r7, #4]
 8013e46:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013e4a:	2be9      	cmp	r3, #233	; 0xe9
 8013e4c:	d009      	beq.n	8013e62 <check_fs+0x66>
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013e54:	2beb      	cmp	r3, #235	; 0xeb
 8013e56:	d11e      	bne.n	8013e96 <check_fs+0x9a>
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8013e5e:	2b90      	cmp	r3, #144	; 0x90
 8013e60:	d119      	bne.n	8013e96 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8013e62:	687b      	ldr	r3, [r7, #4]
 8013e64:	3330      	adds	r3, #48	; 0x30
 8013e66:	3336      	adds	r3, #54	; 0x36
 8013e68:	4618      	mov	r0, r3
 8013e6a:	f7fe fe17 	bl	8012a9c <ld_dword>
 8013e6e:	4603      	mov	r3, r0
 8013e70:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8013e74:	4a0a      	ldr	r2, [pc, #40]	; (8013ea0 <check_fs+0xa4>)
 8013e76:	4293      	cmp	r3, r2
 8013e78:	d101      	bne.n	8013e7e <check_fs+0x82>
 8013e7a:	2300      	movs	r3, #0
 8013e7c:	e00c      	b.n	8013e98 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	3330      	adds	r3, #48	; 0x30
 8013e82:	3352      	adds	r3, #82	; 0x52
 8013e84:	4618      	mov	r0, r3
 8013e86:	f7fe fe09 	bl	8012a9c <ld_dword>
 8013e8a:	4603      	mov	r3, r0
 8013e8c:	4a05      	ldr	r2, [pc, #20]	; (8013ea4 <check_fs+0xa8>)
 8013e8e:	4293      	cmp	r3, r2
 8013e90:	d101      	bne.n	8013e96 <check_fs+0x9a>
 8013e92:	2300      	movs	r3, #0
 8013e94:	e000      	b.n	8013e98 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8013e96:	2302      	movs	r3, #2
}
 8013e98:	4618      	mov	r0, r3
 8013e9a:	3708      	adds	r7, #8
 8013e9c:	46bd      	mov	sp, r7
 8013e9e:	bd80      	pop	{r7, pc}
 8013ea0:	00544146 	.word	0x00544146
 8013ea4:	33544146 	.word	0x33544146

08013ea8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8013ea8:	b580      	push	{r7, lr}
 8013eaa:	b096      	sub	sp, #88	; 0x58
 8013eac:	af00      	add	r7, sp, #0
 8013eae:	60f8      	str	r0, [r7, #12]
 8013eb0:	60b9      	str	r1, [r7, #8]
 8013eb2:	4613      	mov	r3, r2
 8013eb4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8013eb6:	68bb      	ldr	r3, [r7, #8]
 8013eb8:	2200      	movs	r2, #0
 8013eba:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8013ebc:	68f8      	ldr	r0, [r7, #12]
 8013ebe:	f7ff ff58 	bl	8013d72 <get_ldnumber>
 8013ec2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8013ec4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013ec6:	2b00      	cmp	r3, #0
 8013ec8:	da01      	bge.n	8013ece <find_volume+0x26>
 8013eca:	230b      	movs	r3, #11
 8013ecc:	e22d      	b.n	801432a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8013ece:	4aa1      	ldr	r2, [pc, #644]	; (8014154 <find_volume+0x2ac>)
 8013ed0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013ed2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013ed6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8013ed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013eda:	2b00      	cmp	r3, #0
 8013edc:	d101      	bne.n	8013ee2 <find_volume+0x3a>
 8013ede:	230c      	movs	r3, #12
 8013ee0:	e223      	b.n	801432a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8013ee2:	68bb      	ldr	r3, [r7, #8]
 8013ee4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013ee6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8013ee8:	79fb      	ldrb	r3, [r7, #7]
 8013eea:	f023 0301 	bic.w	r3, r3, #1
 8013eee:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8013ef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ef2:	781b      	ldrb	r3, [r3, #0]
 8013ef4:	2b00      	cmp	r3, #0
 8013ef6:	d01a      	beq.n	8013f2e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8013ef8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013efa:	785b      	ldrb	r3, [r3, #1]
 8013efc:	4618      	mov	r0, r3
 8013efe:	f7fe fd17 	bl	8012930 <disk_status>
 8013f02:	4603      	mov	r3, r0
 8013f04:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8013f08:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013f0c:	f003 0301 	and.w	r3, r3, #1
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	d10c      	bne.n	8013f2e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8013f14:	79fb      	ldrb	r3, [r7, #7]
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	d007      	beq.n	8013f2a <find_volume+0x82>
 8013f1a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013f1e:	f003 0304 	and.w	r3, r3, #4
 8013f22:	2b00      	cmp	r3, #0
 8013f24:	d001      	beq.n	8013f2a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8013f26:	230a      	movs	r3, #10
 8013f28:	e1ff      	b.n	801432a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8013f2a:	2300      	movs	r3, #0
 8013f2c:	e1fd      	b.n	801432a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8013f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f30:	2200      	movs	r2, #0
 8013f32:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8013f34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013f36:	b2da      	uxtb	r2, r3
 8013f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f3a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8013f3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f3e:	785b      	ldrb	r3, [r3, #1]
 8013f40:	4618      	mov	r0, r3
 8013f42:	f7fe fd0f 	bl	8012964 <disk_initialize>
 8013f46:	4603      	mov	r3, r0
 8013f48:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8013f4c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013f50:	f003 0301 	and.w	r3, r3, #1
 8013f54:	2b00      	cmp	r3, #0
 8013f56:	d001      	beq.n	8013f5c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8013f58:	2303      	movs	r3, #3
 8013f5a:	e1e6      	b.n	801432a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8013f5c:	79fb      	ldrb	r3, [r7, #7]
 8013f5e:	2b00      	cmp	r3, #0
 8013f60:	d007      	beq.n	8013f72 <find_volume+0xca>
 8013f62:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013f66:	f003 0304 	and.w	r3, r3, #4
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	d001      	beq.n	8013f72 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8013f6e:	230a      	movs	r3, #10
 8013f70:	e1db      	b.n	801432a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8013f72:	2300      	movs	r3, #0
 8013f74:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8013f76:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8013f78:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013f7a:	f7ff ff3f 	bl	8013dfc <check_fs>
 8013f7e:	4603      	mov	r3, r0
 8013f80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8013f84:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013f88:	2b02      	cmp	r3, #2
 8013f8a:	d149      	bne.n	8014020 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8013f8c:	2300      	movs	r3, #0
 8013f8e:	643b      	str	r3, [r7, #64]	; 0x40
 8013f90:	e01e      	b.n	8013fd0 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8013f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f94:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8013f98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013f9a:	011b      	lsls	r3, r3, #4
 8013f9c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8013fa0:	4413      	add	r3, r2
 8013fa2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8013fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013fa6:	3304      	adds	r3, #4
 8013fa8:	781b      	ldrb	r3, [r3, #0]
 8013faa:	2b00      	cmp	r3, #0
 8013fac:	d006      	beq.n	8013fbc <find_volume+0x114>
 8013fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013fb0:	3308      	adds	r3, #8
 8013fb2:	4618      	mov	r0, r3
 8013fb4:	f7fe fd72 	bl	8012a9c <ld_dword>
 8013fb8:	4602      	mov	r2, r0
 8013fba:	e000      	b.n	8013fbe <find_volume+0x116>
 8013fbc:	2200      	movs	r2, #0
 8013fbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013fc0:	009b      	lsls	r3, r3, #2
 8013fc2:	3358      	adds	r3, #88	; 0x58
 8013fc4:	443b      	add	r3, r7
 8013fc6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8013fca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013fcc:	3301      	adds	r3, #1
 8013fce:	643b      	str	r3, [r7, #64]	; 0x40
 8013fd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013fd2:	2b03      	cmp	r3, #3
 8013fd4:	d9dd      	bls.n	8013f92 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8013fd6:	2300      	movs	r3, #0
 8013fd8:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8013fda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013fdc:	2b00      	cmp	r3, #0
 8013fde:	d002      	beq.n	8013fe6 <find_volume+0x13e>
 8013fe0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013fe2:	3b01      	subs	r3, #1
 8013fe4:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8013fe6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013fe8:	009b      	lsls	r3, r3, #2
 8013fea:	3358      	adds	r3, #88	; 0x58
 8013fec:	443b      	add	r3, r7
 8013fee:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8013ff2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8013ff4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	d005      	beq.n	8014006 <find_volume+0x15e>
 8013ffa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8013ffc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013ffe:	f7ff fefd 	bl	8013dfc <check_fs>
 8014002:	4603      	mov	r3, r0
 8014004:	e000      	b.n	8014008 <find_volume+0x160>
 8014006:	2303      	movs	r3, #3
 8014008:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801400c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014010:	2b01      	cmp	r3, #1
 8014012:	d905      	bls.n	8014020 <find_volume+0x178>
 8014014:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014016:	3301      	adds	r3, #1
 8014018:	643b      	str	r3, [r7, #64]	; 0x40
 801401a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801401c:	2b03      	cmp	r3, #3
 801401e:	d9e2      	bls.n	8013fe6 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8014020:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014024:	2b04      	cmp	r3, #4
 8014026:	d101      	bne.n	801402c <find_volume+0x184>
 8014028:	2301      	movs	r3, #1
 801402a:	e17e      	b.n	801432a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 801402c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014030:	2b01      	cmp	r3, #1
 8014032:	d901      	bls.n	8014038 <find_volume+0x190>
 8014034:	230d      	movs	r3, #13
 8014036:	e178      	b.n	801432a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8014038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801403a:	3330      	adds	r3, #48	; 0x30
 801403c:	330b      	adds	r3, #11
 801403e:	4618      	mov	r0, r3
 8014040:	f7fe fd14 	bl	8012a6c <ld_word>
 8014044:	4603      	mov	r3, r0
 8014046:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801404a:	d001      	beq.n	8014050 <find_volume+0x1a8>
 801404c:	230d      	movs	r3, #13
 801404e:	e16c      	b.n	801432a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8014050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014052:	3330      	adds	r3, #48	; 0x30
 8014054:	3316      	adds	r3, #22
 8014056:	4618      	mov	r0, r3
 8014058:	f7fe fd08 	bl	8012a6c <ld_word>
 801405c:	4603      	mov	r3, r0
 801405e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8014060:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014062:	2b00      	cmp	r3, #0
 8014064:	d106      	bne.n	8014074 <find_volume+0x1cc>
 8014066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014068:	3330      	adds	r3, #48	; 0x30
 801406a:	3324      	adds	r3, #36	; 0x24
 801406c:	4618      	mov	r0, r3
 801406e:	f7fe fd15 	bl	8012a9c <ld_dword>
 8014072:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8014074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014076:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8014078:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801407a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801407c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8014080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014082:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8014084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014086:	789b      	ldrb	r3, [r3, #2]
 8014088:	2b01      	cmp	r3, #1
 801408a:	d005      	beq.n	8014098 <find_volume+0x1f0>
 801408c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801408e:	789b      	ldrb	r3, [r3, #2]
 8014090:	2b02      	cmp	r3, #2
 8014092:	d001      	beq.n	8014098 <find_volume+0x1f0>
 8014094:	230d      	movs	r3, #13
 8014096:	e148      	b.n	801432a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8014098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801409a:	789b      	ldrb	r3, [r3, #2]
 801409c:	461a      	mov	r2, r3
 801409e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80140a0:	fb02 f303 	mul.w	r3, r2, r3
 80140a4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80140a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80140ac:	b29a      	uxth	r2, r3
 80140ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140b0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80140b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140b4:	895b      	ldrh	r3, [r3, #10]
 80140b6:	2b00      	cmp	r3, #0
 80140b8:	d008      	beq.n	80140cc <find_volume+0x224>
 80140ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140bc:	895b      	ldrh	r3, [r3, #10]
 80140be:	461a      	mov	r2, r3
 80140c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140c2:	895b      	ldrh	r3, [r3, #10]
 80140c4:	3b01      	subs	r3, #1
 80140c6:	4013      	ands	r3, r2
 80140c8:	2b00      	cmp	r3, #0
 80140ca:	d001      	beq.n	80140d0 <find_volume+0x228>
 80140cc:	230d      	movs	r3, #13
 80140ce:	e12c      	b.n	801432a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80140d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140d2:	3330      	adds	r3, #48	; 0x30
 80140d4:	3311      	adds	r3, #17
 80140d6:	4618      	mov	r0, r3
 80140d8:	f7fe fcc8 	bl	8012a6c <ld_word>
 80140dc:	4603      	mov	r3, r0
 80140de:	461a      	mov	r2, r3
 80140e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140e2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80140e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140e6:	891b      	ldrh	r3, [r3, #8]
 80140e8:	f003 030f 	and.w	r3, r3, #15
 80140ec:	b29b      	uxth	r3, r3
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	d001      	beq.n	80140f6 <find_volume+0x24e>
 80140f2:	230d      	movs	r3, #13
 80140f4:	e119      	b.n	801432a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80140f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140f8:	3330      	adds	r3, #48	; 0x30
 80140fa:	3313      	adds	r3, #19
 80140fc:	4618      	mov	r0, r3
 80140fe:	f7fe fcb5 	bl	8012a6c <ld_word>
 8014102:	4603      	mov	r3, r0
 8014104:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8014106:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014108:	2b00      	cmp	r3, #0
 801410a:	d106      	bne.n	801411a <find_volume+0x272>
 801410c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801410e:	3330      	adds	r3, #48	; 0x30
 8014110:	3320      	adds	r3, #32
 8014112:	4618      	mov	r0, r3
 8014114:	f7fe fcc2 	bl	8012a9c <ld_dword>
 8014118:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801411a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801411c:	3330      	adds	r3, #48	; 0x30
 801411e:	330e      	adds	r3, #14
 8014120:	4618      	mov	r0, r3
 8014122:	f7fe fca3 	bl	8012a6c <ld_word>
 8014126:	4603      	mov	r3, r0
 8014128:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 801412a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801412c:	2b00      	cmp	r3, #0
 801412e:	d101      	bne.n	8014134 <find_volume+0x28c>
 8014130:	230d      	movs	r3, #13
 8014132:	e0fa      	b.n	801432a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8014134:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8014136:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014138:	4413      	add	r3, r2
 801413a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801413c:	8912      	ldrh	r2, [r2, #8]
 801413e:	0912      	lsrs	r2, r2, #4
 8014140:	b292      	uxth	r2, r2
 8014142:	4413      	add	r3, r2
 8014144:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8014146:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801414a:	429a      	cmp	r2, r3
 801414c:	d204      	bcs.n	8014158 <find_volume+0x2b0>
 801414e:	230d      	movs	r3, #13
 8014150:	e0eb      	b.n	801432a <find_volume+0x482>
 8014152:	bf00      	nop
 8014154:	20001330 	.word	0x20001330
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8014158:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801415a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801415c:	1ad3      	subs	r3, r2, r3
 801415e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014160:	8952      	ldrh	r2, [r2, #10]
 8014162:	fbb3 f3f2 	udiv	r3, r3, r2
 8014166:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8014168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801416a:	2b00      	cmp	r3, #0
 801416c:	d101      	bne.n	8014172 <find_volume+0x2ca>
 801416e:	230d      	movs	r3, #13
 8014170:	e0db      	b.n	801432a <find_volume+0x482>
		fmt = FS_FAT32;
 8014172:	2303      	movs	r3, #3
 8014174:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8014178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801417a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 801417e:	4293      	cmp	r3, r2
 8014180:	d802      	bhi.n	8014188 <find_volume+0x2e0>
 8014182:	2302      	movs	r3, #2
 8014184:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8014188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801418a:	f640 72f5 	movw	r2, #4085	; 0xff5
 801418e:	4293      	cmp	r3, r2
 8014190:	d802      	bhi.n	8014198 <find_volume+0x2f0>
 8014192:	2301      	movs	r3, #1
 8014194:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8014198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801419a:	1c9a      	adds	r2, r3, #2
 801419c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801419e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80141a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141a2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80141a4:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80141a6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80141a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80141aa:	441a      	add	r2, r3
 80141ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141ae:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80141b0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80141b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80141b4:	441a      	add	r2, r3
 80141b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141b8:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 80141ba:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80141be:	2b03      	cmp	r3, #3
 80141c0:	d11e      	bne.n	8014200 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80141c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141c4:	3330      	adds	r3, #48	; 0x30
 80141c6:	332a      	adds	r3, #42	; 0x2a
 80141c8:	4618      	mov	r0, r3
 80141ca:	f7fe fc4f 	bl	8012a6c <ld_word>
 80141ce:	4603      	mov	r3, r0
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	d001      	beq.n	80141d8 <find_volume+0x330>
 80141d4:	230d      	movs	r3, #13
 80141d6:	e0a8      	b.n	801432a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80141d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141da:	891b      	ldrh	r3, [r3, #8]
 80141dc:	2b00      	cmp	r3, #0
 80141de:	d001      	beq.n	80141e4 <find_volume+0x33c>
 80141e0:	230d      	movs	r3, #13
 80141e2:	e0a2      	b.n	801432a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80141e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141e6:	3330      	adds	r3, #48	; 0x30
 80141e8:	332c      	adds	r3, #44	; 0x2c
 80141ea:	4618      	mov	r0, r3
 80141ec:	f7fe fc56 	bl	8012a9c <ld_dword>
 80141f0:	4602      	mov	r2, r0
 80141f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141f4:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80141f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141f8:	695b      	ldr	r3, [r3, #20]
 80141fa:	009b      	lsls	r3, r3, #2
 80141fc:	647b      	str	r3, [r7, #68]	; 0x44
 80141fe:	e01f      	b.n	8014240 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8014200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014202:	891b      	ldrh	r3, [r3, #8]
 8014204:	2b00      	cmp	r3, #0
 8014206:	d101      	bne.n	801420c <find_volume+0x364>
 8014208:	230d      	movs	r3, #13
 801420a:	e08e      	b.n	801432a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801420c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801420e:	6a1a      	ldr	r2, [r3, #32]
 8014210:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014212:	441a      	add	r2, r3
 8014214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014216:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8014218:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801421c:	2b02      	cmp	r3, #2
 801421e:	d103      	bne.n	8014228 <find_volume+0x380>
 8014220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014222:	695b      	ldr	r3, [r3, #20]
 8014224:	005b      	lsls	r3, r3, #1
 8014226:	e00a      	b.n	801423e <find_volume+0x396>
 8014228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801422a:	695a      	ldr	r2, [r3, #20]
 801422c:	4613      	mov	r3, r2
 801422e:	005b      	lsls	r3, r3, #1
 8014230:	4413      	add	r3, r2
 8014232:	085a      	lsrs	r2, r3, #1
 8014234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014236:	695b      	ldr	r3, [r3, #20]
 8014238:	f003 0301 	and.w	r3, r3, #1
 801423c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801423e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8014240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014242:	699a      	ldr	r2, [r3, #24]
 8014244:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014246:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 801424a:	0a5b      	lsrs	r3, r3, #9
 801424c:	429a      	cmp	r2, r3
 801424e:	d201      	bcs.n	8014254 <find_volume+0x3ac>
 8014250:	230d      	movs	r3, #13
 8014252:	e06a      	b.n	801432a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8014254:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014256:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801425a:	611a      	str	r2, [r3, #16]
 801425c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801425e:	691a      	ldr	r2, [r3, #16]
 8014260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014262:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8014264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014266:	2280      	movs	r2, #128	; 0x80
 8014268:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 801426a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801426e:	2b03      	cmp	r3, #3
 8014270:	d149      	bne.n	8014306 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8014272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014274:	3330      	adds	r3, #48	; 0x30
 8014276:	3330      	adds	r3, #48	; 0x30
 8014278:	4618      	mov	r0, r3
 801427a:	f7fe fbf7 	bl	8012a6c <ld_word>
 801427e:	4603      	mov	r3, r0
 8014280:	2b01      	cmp	r3, #1
 8014282:	d140      	bne.n	8014306 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8014284:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014286:	3301      	adds	r3, #1
 8014288:	4619      	mov	r1, r3
 801428a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801428c:	f7fe fe9e 	bl	8012fcc <move_window>
 8014290:	4603      	mov	r3, r0
 8014292:	2b00      	cmp	r3, #0
 8014294:	d137      	bne.n	8014306 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8014296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014298:	2200      	movs	r2, #0
 801429a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 801429c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801429e:	3330      	adds	r3, #48	; 0x30
 80142a0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80142a4:	4618      	mov	r0, r3
 80142a6:	f7fe fbe1 	bl	8012a6c <ld_word>
 80142aa:	4603      	mov	r3, r0
 80142ac:	461a      	mov	r2, r3
 80142ae:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80142b2:	429a      	cmp	r2, r3
 80142b4:	d127      	bne.n	8014306 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80142b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142b8:	3330      	adds	r3, #48	; 0x30
 80142ba:	4618      	mov	r0, r3
 80142bc:	f7fe fbee 	bl	8012a9c <ld_dword>
 80142c0:	4603      	mov	r3, r0
 80142c2:	4a1c      	ldr	r2, [pc, #112]	; (8014334 <find_volume+0x48c>)
 80142c4:	4293      	cmp	r3, r2
 80142c6:	d11e      	bne.n	8014306 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80142c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142ca:	3330      	adds	r3, #48	; 0x30
 80142cc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80142d0:	4618      	mov	r0, r3
 80142d2:	f7fe fbe3 	bl	8012a9c <ld_dword>
 80142d6:	4603      	mov	r3, r0
 80142d8:	4a17      	ldr	r2, [pc, #92]	; (8014338 <find_volume+0x490>)
 80142da:	4293      	cmp	r3, r2
 80142dc:	d113      	bne.n	8014306 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80142de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142e0:	3330      	adds	r3, #48	; 0x30
 80142e2:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80142e6:	4618      	mov	r0, r3
 80142e8:	f7fe fbd8 	bl	8012a9c <ld_dword>
 80142ec:	4602      	mov	r2, r0
 80142ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142f0:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80142f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142f4:	3330      	adds	r3, #48	; 0x30
 80142f6:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80142fa:	4618      	mov	r0, r3
 80142fc:	f7fe fbce 	bl	8012a9c <ld_dword>
 8014300:	4602      	mov	r2, r0
 8014302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014304:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8014306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014308:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801430c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801430e:	4b0b      	ldr	r3, [pc, #44]	; (801433c <find_volume+0x494>)
 8014310:	881b      	ldrh	r3, [r3, #0]
 8014312:	3301      	adds	r3, #1
 8014314:	b29a      	uxth	r2, r3
 8014316:	4b09      	ldr	r3, [pc, #36]	; (801433c <find_volume+0x494>)
 8014318:	801a      	strh	r2, [r3, #0]
 801431a:	4b08      	ldr	r3, [pc, #32]	; (801433c <find_volume+0x494>)
 801431c:	881a      	ldrh	r2, [r3, #0]
 801431e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014320:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8014322:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014324:	f7fe fdea 	bl	8012efc <clear_lock>
#endif
	return FR_OK;
 8014328:	2300      	movs	r3, #0
}
 801432a:	4618      	mov	r0, r3
 801432c:	3758      	adds	r7, #88	; 0x58
 801432e:	46bd      	mov	sp, r7
 8014330:	bd80      	pop	{r7, pc}
 8014332:	bf00      	nop
 8014334:	41615252 	.word	0x41615252
 8014338:	61417272 	.word	0x61417272
 801433c:	20001334 	.word	0x20001334

08014340 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8014340:	b580      	push	{r7, lr}
 8014342:	b084      	sub	sp, #16
 8014344:	af00      	add	r7, sp, #0
 8014346:	6078      	str	r0, [r7, #4]
 8014348:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801434a:	2309      	movs	r3, #9
 801434c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801434e:	687b      	ldr	r3, [r7, #4]
 8014350:	2b00      	cmp	r3, #0
 8014352:	d01c      	beq.n	801438e <validate+0x4e>
 8014354:	687b      	ldr	r3, [r7, #4]
 8014356:	681b      	ldr	r3, [r3, #0]
 8014358:	2b00      	cmp	r3, #0
 801435a:	d018      	beq.n	801438e <validate+0x4e>
 801435c:	687b      	ldr	r3, [r7, #4]
 801435e:	681b      	ldr	r3, [r3, #0]
 8014360:	781b      	ldrb	r3, [r3, #0]
 8014362:	2b00      	cmp	r3, #0
 8014364:	d013      	beq.n	801438e <validate+0x4e>
 8014366:	687b      	ldr	r3, [r7, #4]
 8014368:	889a      	ldrh	r2, [r3, #4]
 801436a:	687b      	ldr	r3, [r7, #4]
 801436c:	681b      	ldr	r3, [r3, #0]
 801436e:	88db      	ldrh	r3, [r3, #6]
 8014370:	429a      	cmp	r2, r3
 8014372:	d10c      	bne.n	801438e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8014374:	687b      	ldr	r3, [r7, #4]
 8014376:	681b      	ldr	r3, [r3, #0]
 8014378:	785b      	ldrb	r3, [r3, #1]
 801437a:	4618      	mov	r0, r3
 801437c:	f7fe fad8 	bl	8012930 <disk_status>
 8014380:	4603      	mov	r3, r0
 8014382:	f003 0301 	and.w	r3, r3, #1
 8014386:	2b00      	cmp	r3, #0
 8014388:	d101      	bne.n	801438e <validate+0x4e>
			res = FR_OK;
 801438a:	2300      	movs	r3, #0
 801438c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801438e:	7bfb      	ldrb	r3, [r7, #15]
 8014390:	2b00      	cmp	r3, #0
 8014392:	d102      	bne.n	801439a <validate+0x5a>
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	681b      	ldr	r3, [r3, #0]
 8014398:	e000      	b.n	801439c <validate+0x5c>
 801439a:	2300      	movs	r3, #0
 801439c:	683a      	ldr	r2, [r7, #0]
 801439e:	6013      	str	r3, [r2, #0]
	return res;
 80143a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80143a2:	4618      	mov	r0, r3
 80143a4:	3710      	adds	r7, #16
 80143a6:	46bd      	mov	sp, r7
 80143a8:	bd80      	pop	{r7, pc}
	...

080143ac <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80143ac:	b580      	push	{r7, lr}
 80143ae:	b088      	sub	sp, #32
 80143b0:	af00      	add	r7, sp, #0
 80143b2:	60f8      	str	r0, [r7, #12]
 80143b4:	60b9      	str	r1, [r7, #8]
 80143b6:	4613      	mov	r3, r2
 80143b8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80143ba:	68bb      	ldr	r3, [r7, #8]
 80143bc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80143be:	f107 0310 	add.w	r3, r7, #16
 80143c2:	4618      	mov	r0, r3
 80143c4:	f7ff fcd5 	bl	8013d72 <get_ldnumber>
 80143c8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80143ca:	69fb      	ldr	r3, [r7, #28]
 80143cc:	2b00      	cmp	r3, #0
 80143ce:	da01      	bge.n	80143d4 <f_mount+0x28>
 80143d0:	230b      	movs	r3, #11
 80143d2:	e02b      	b.n	801442c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80143d4:	4a17      	ldr	r2, [pc, #92]	; (8014434 <f_mount+0x88>)
 80143d6:	69fb      	ldr	r3, [r7, #28]
 80143d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80143dc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80143de:	69bb      	ldr	r3, [r7, #24]
 80143e0:	2b00      	cmp	r3, #0
 80143e2:	d005      	beq.n	80143f0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80143e4:	69b8      	ldr	r0, [r7, #24]
 80143e6:	f7fe fd89 	bl	8012efc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80143ea:	69bb      	ldr	r3, [r7, #24]
 80143ec:	2200      	movs	r2, #0
 80143ee:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80143f0:	68fb      	ldr	r3, [r7, #12]
 80143f2:	2b00      	cmp	r3, #0
 80143f4:	d002      	beq.n	80143fc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80143f6:	68fb      	ldr	r3, [r7, #12]
 80143f8:	2200      	movs	r2, #0
 80143fa:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80143fc:	68fa      	ldr	r2, [r7, #12]
 80143fe:	490d      	ldr	r1, [pc, #52]	; (8014434 <f_mount+0x88>)
 8014400:	69fb      	ldr	r3, [r7, #28]
 8014402:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8014406:	68fb      	ldr	r3, [r7, #12]
 8014408:	2b00      	cmp	r3, #0
 801440a:	d002      	beq.n	8014412 <f_mount+0x66>
 801440c:	79fb      	ldrb	r3, [r7, #7]
 801440e:	2b01      	cmp	r3, #1
 8014410:	d001      	beq.n	8014416 <f_mount+0x6a>
 8014412:	2300      	movs	r3, #0
 8014414:	e00a      	b.n	801442c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8014416:	f107 010c 	add.w	r1, r7, #12
 801441a:	f107 0308 	add.w	r3, r7, #8
 801441e:	2200      	movs	r2, #0
 8014420:	4618      	mov	r0, r3
 8014422:	f7ff fd41 	bl	8013ea8 <find_volume>
 8014426:	4603      	mov	r3, r0
 8014428:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801442a:	7dfb      	ldrb	r3, [r7, #23]
}
 801442c:	4618      	mov	r0, r3
 801442e:	3720      	adds	r7, #32
 8014430:	46bd      	mov	sp, r7
 8014432:	bd80      	pop	{r7, pc}
 8014434:	20001330 	.word	0x20001330

08014438 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8014438:	b580      	push	{r7, lr}
 801443a:	b09a      	sub	sp, #104	; 0x68
 801443c:	af00      	add	r7, sp, #0
 801443e:	60f8      	str	r0, [r7, #12]
 8014440:	60b9      	str	r1, [r7, #8]
 8014442:	4613      	mov	r3, r2
 8014444:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8014446:	68fb      	ldr	r3, [r7, #12]
 8014448:	2b00      	cmp	r3, #0
 801444a:	d101      	bne.n	8014450 <f_open+0x18>
 801444c:	2309      	movs	r3, #9
 801444e:	e1ad      	b.n	80147ac <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8014450:	79fb      	ldrb	r3, [r7, #7]
 8014452:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8014456:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8014458:	79fa      	ldrb	r2, [r7, #7]
 801445a:	f107 0114 	add.w	r1, r7, #20
 801445e:	f107 0308 	add.w	r3, r7, #8
 8014462:	4618      	mov	r0, r3
 8014464:	f7ff fd20 	bl	8013ea8 <find_volume>
 8014468:	4603      	mov	r3, r0
 801446a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 801446e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8014472:	2b00      	cmp	r3, #0
 8014474:	f040 8191 	bne.w	801479a <f_open+0x362>
		dj.obj.fs = fs;
 8014478:	697b      	ldr	r3, [r7, #20]
 801447a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 801447c:	68ba      	ldr	r2, [r7, #8]
 801447e:	f107 0318 	add.w	r3, r7, #24
 8014482:	4611      	mov	r1, r2
 8014484:	4618      	mov	r0, r3
 8014486:	f7ff fc03 	bl	8013c90 <follow_path>
 801448a:	4603      	mov	r3, r0
 801448c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8014490:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8014494:	2b00      	cmp	r3, #0
 8014496:	d11a      	bne.n	80144ce <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8014498:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801449c:	b25b      	sxtb	r3, r3
 801449e:	2b00      	cmp	r3, #0
 80144a0:	da03      	bge.n	80144aa <f_open+0x72>
				res = FR_INVALID_NAME;
 80144a2:	2306      	movs	r3, #6
 80144a4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80144a8:	e011      	b.n	80144ce <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80144aa:	79fb      	ldrb	r3, [r7, #7]
 80144ac:	f023 0301 	bic.w	r3, r3, #1
 80144b0:	2b00      	cmp	r3, #0
 80144b2:	bf14      	ite	ne
 80144b4:	2301      	movne	r3, #1
 80144b6:	2300      	moveq	r3, #0
 80144b8:	b2db      	uxtb	r3, r3
 80144ba:	461a      	mov	r2, r3
 80144bc:	f107 0318 	add.w	r3, r7, #24
 80144c0:	4611      	mov	r1, r2
 80144c2:	4618      	mov	r0, r3
 80144c4:	f7fe fbd2 	bl	8012c6c <chk_lock>
 80144c8:	4603      	mov	r3, r0
 80144ca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80144ce:	79fb      	ldrb	r3, [r7, #7]
 80144d0:	f003 031c 	and.w	r3, r3, #28
 80144d4:	2b00      	cmp	r3, #0
 80144d6:	d07f      	beq.n	80145d8 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80144d8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80144dc:	2b00      	cmp	r3, #0
 80144de:	d017      	beq.n	8014510 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80144e0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80144e4:	2b04      	cmp	r3, #4
 80144e6:	d10e      	bne.n	8014506 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80144e8:	f7fe fc1c 	bl	8012d24 <enq_lock>
 80144ec:	4603      	mov	r3, r0
 80144ee:	2b00      	cmp	r3, #0
 80144f0:	d006      	beq.n	8014500 <f_open+0xc8>
 80144f2:	f107 0318 	add.w	r3, r7, #24
 80144f6:	4618      	mov	r0, r3
 80144f8:	f7ff fb03 	bl	8013b02 <dir_register>
 80144fc:	4603      	mov	r3, r0
 80144fe:	e000      	b.n	8014502 <f_open+0xca>
 8014500:	2312      	movs	r3, #18
 8014502:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8014506:	79fb      	ldrb	r3, [r7, #7]
 8014508:	f043 0308 	orr.w	r3, r3, #8
 801450c:	71fb      	strb	r3, [r7, #7]
 801450e:	e010      	b.n	8014532 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8014510:	7fbb      	ldrb	r3, [r7, #30]
 8014512:	f003 0311 	and.w	r3, r3, #17
 8014516:	2b00      	cmp	r3, #0
 8014518:	d003      	beq.n	8014522 <f_open+0xea>
					res = FR_DENIED;
 801451a:	2307      	movs	r3, #7
 801451c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8014520:	e007      	b.n	8014532 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8014522:	79fb      	ldrb	r3, [r7, #7]
 8014524:	f003 0304 	and.w	r3, r3, #4
 8014528:	2b00      	cmp	r3, #0
 801452a:	d002      	beq.n	8014532 <f_open+0xfa>
 801452c:	2308      	movs	r3, #8
 801452e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8014532:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8014536:	2b00      	cmp	r3, #0
 8014538:	d168      	bne.n	801460c <f_open+0x1d4>
 801453a:	79fb      	ldrb	r3, [r7, #7]
 801453c:	f003 0308 	and.w	r3, r3, #8
 8014540:	2b00      	cmp	r3, #0
 8014542:	d063      	beq.n	801460c <f_open+0x1d4>
				dw = GET_FATTIME();
 8014544:	f7fc fbd0 	bl	8010ce8 <get_fattime>
 8014548:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 801454a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801454c:	330e      	adds	r3, #14
 801454e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8014550:	4618      	mov	r0, r3
 8014552:	f7fe fae1 	bl	8012b18 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8014556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014558:	3316      	adds	r3, #22
 801455a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801455c:	4618      	mov	r0, r3
 801455e:	f7fe fadb 	bl	8012b18 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8014562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014564:	330b      	adds	r3, #11
 8014566:	2220      	movs	r2, #32
 8014568:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801456a:	697b      	ldr	r3, [r7, #20]
 801456c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801456e:	4611      	mov	r1, r2
 8014570:	4618      	mov	r0, r3
 8014572:	f7ff fa32 	bl	80139da <ld_clust>
 8014576:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8014578:	697b      	ldr	r3, [r7, #20]
 801457a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801457c:	2200      	movs	r2, #0
 801457e:	4618      	mov	r0, r3
 8014580:	f7ff fa4a 	bl	8013a18 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8014584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014586:	331c      	adds	r3, #28
 8014588:	2100      	movs	r1, #0
 801458a:	4618      	mov	r0, r3
 801458c:	f7fe fac4 	bl	8012b18 <st_dword>
					fs->wflag = 1;
 8014590:	697b      	ldr	r3, [r7, #20]
 8014592:	2201      	movs	r2, #1
 8014594:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8014596:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014598:	2b00      	cmp	r3, #0
 801459a:	d037      	beq.n	801460c <f_open+0x1d4>
						dw = fs->winsect;
 801459c:	697b      	ldr	r3, [r7, #20]
 801459e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80145a0:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 80145a2:	f107 0318 	add.w	r3, r7, #24
 80145a6:	2200      	movs	r2, #0
 80145a8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80145aa:	4618      	mov	r0, r3
 80145ac:	f7fe ff5d 	bl	801346a <remove_chain>
 80145b0:	4603      	mov	r3, r0
 80145b2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 80145b6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	d126      	bne.n	801460c <f_open+0x1d4>
							res = move_window(fs, dw);
 80145be:	697b      	ldr	r3, [r7, #20]
 80145c0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80145c2:	4618      	mov	r0, r3
 80145c4:	f7fe fd02 	bl	8012fcc <move_window>
 80145c8:	4603      	mov	r3, r0
 80145ca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80145ce:	697b      	ldr	r3, [r7, #20]
 80145d0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80145d2:	3a01      	subs	r2, #1
 80145d4:	60da      	str	r2, [r3, #12]
 80145d6:	e019      	b.n	801460c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80145d8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80145dc:	2b00      	cmp	r3, #0
 80145de:	d115      	bne.n	801460c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80145e0:	7fbb      	ldrb	r3, [r7, #30]
 80145e2:	f003 0310 	and.w	r3, r3, #16
 80145e6:	2b00      	cmp	r3, #0
 80145e8:	d003      	beq.n	80145f2 <f_open+0x1ba>
					res = FR_NO_FILE;
 80145ea:	2304      	movs	r3, #4
 80145ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80145f0:	e00c      	b.n	801460c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80145f2:	79fb      	ldrb	r3, [r7, #7]
 80145f4:	f003 0302 	and.w	r3, r3, #2
 80145f8:	2b00      	cmp	r3, #0
 80145fa:	d007      	beq.n	801460c <f_open+0x1d4>
 80145fc:	7fbb      	ldrb	r3, [r7, #30]
 80145fe:	f003 0301 	and.w	r3, r3, #1
 8014602:	2b00      	cmp	r3, #0
 8014604:	d002      	beq.n	801460c <f_open+0x1d4>
						res = FR_DENIED;
 8014606:	2307      	movs	r3, #7
 8014608:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 801460c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8014610:	2b00      	cmp	r3, #0
 8014612:	d128      	bne.n	8014666 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8014614:	79fb      	ldrb	r3, [r7, #7]
 8014616:	f003 0308 	and.w	r3, r3, #8
 801461a:	2b00      	cmp	r3, #0
 801461c:	d003      	beq.n	8014626 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 801461e:	79fb      	ldrb	r3, [r7, #7]
 8014620:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014624:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8014626:	697b      	ldr	r3, [r7, #20]
 8014628:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801462a:	68fb      	ldr	r3, [r7, #12]
 801462c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 801462e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014630:	68fb      	ldr	r3, [r7, #12]
 8014632:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8014634:	79fb      	ldrb	r3, [r7, #7]
 8014636:	f023 0301 	bic.w	r3, r3, #1
 801463a:	2b00      	cmp	r3, #0
 801463c:	bf14      	ite	ne
 801463e:	2301      	movne	r3, #1
 8014640:	2300      	moveq	r3, #0
 8014642:	b2db      	uxtb	r3, r3
 8014644:	461a      	mov	r2, r3
 8014646:	f107 0318 	add.w	r3, r7, #24
 801464a:	4611      	mov	r1, r2
 801464c:	4618      	mov	r0, r3
 801464e:	f7fe fb8b 	bl	8012d68 <inc_lock>
 8014652:	4602      	mov	r2, r0
 8014654:	68fb      	ldr	r3, [r7, #12]
 8014656:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8014658:	68fb      	ldr	r3, [r7, #12]
 801465a:	691b      	ldr	r3, [r3, #16]
 801465c:	2b00      	cmp	r3, #0
 801465e:	d102      	bne.n	8014666 <f_open+0x22e>
 8014660:	2302      	movs	r3, #2
 8014662:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8014666:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801466a:	2b00      	cmp	r3, #0
 801466c:	f040 8095 	bne.w	801479a <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8014670:	697b      	ldr	r3, [r7, #20]
 8014672:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014674:	4611      	mov	r1, r2
 8014676:	4618      	mov	r0, r3
 8014678:	f7ff f9af 	bl	80139da <ld_clust>
 801467c:	4602      	mov	r2, r0
 801467e:	68fb      	ldr	r3, [r7, #12]
 8014680:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8014682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014684:	331c      	adds	r3, #28
 8014686:	4618      	mov	r0, r3
 8014688:	f7fe fa08 	bl	8012a9c <ld_dword>
 801468c:	4602      	mov	r2, r0
 801468e:	68fb      	ldr	r3, [r7, #12]
 8014690:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8014692:	68fb      	ldr	r3, [r7, #12]
 8014694:	2200      	movs	r2, #0
 8014696:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8014698:	697a      	ldr	r2, [r7, #20]
 801469a:	68fb      	ldr	r3, [r7, #12]
 801469c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801469e:	697b      	ldr	r3, [r7, #20]
 80146a0:	88da      	ldrh	r2, [r3, #6]
 80146a2:	68fb      	ldr	r3, [r7, #12]
 80146a4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80146a6:	68fb      	ldr	r3, [r7, #12]
 80146a8:	79fa      	ldrb	r2, [r7, #7]
 80146aa:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80146ac:	68fb      	ldr	r3, [r7, #12]
 80146ae:	2200      	movs	r2, #0
 80146b0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80146b2:	68fb      	ldr	r3, [r7, #12]
 80146b4:	2200      	movs	r2, #0
 80146b6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80146b8:	68fb      	ldr	r3, [r7, #12]
 80146ba:	2200      	movs	r2, #0
 80146bc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80146be:	68fb      	ldr	r3, [r7, #12]
 80146c0:	3330      	adds	r3, #48	; 0x30
 80146c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80146c6:	2100      	movs	r1, #0
 80146c8:	4618      	mov	r0, r3
 80146ca:	f7fe fa72 	bl	8012bb2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80146ce:	79fb      	ldrb	r3, [r7, #7]
 80146d0:	f003 0320 	and.w	r3, r3, #32
 80146d4:	2b00      	cmp	r3, #0
 80146d6:	d060      	beq.n	801479a <f_open+0x362>
 80146d8:	68fb      	ldr	r3, [r7, #12]
 80146da:	68db      	ldr	r3, [r3, #12]
 80146dc:	2b00      	cmp	r3, #0
 80146de:	d05c      	beq.n	801479a <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80146e0:	68fb      	ldr	r3, [r7, #12]
 80146e2:	68da      	ldr	r2, [r3, #12]
 80146e4:	68fb      	ldr	r3, [r7, #12]
 80146e6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80146e8:	697b      	ldr	r3, [r7, #20]
 80146ea:	895b      	ldrh	r3, [r3, #10]
 80146ec:	025b      	lsls	r3, r3, #9
 80146ee:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80146f0:	68fb      	ldr	r3, [r7, #12]
 80146f2:	689b      	ldr	r3, [r3, #8]
 80146f4:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80146f6:	68fb      	ldr	r3, [r7, #12]
 80146f8:	68db      	ldr	r3, [r3, #12]
 80146fa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80146fc:	e016      	b.n	801472c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 80146fe:	68fb      	ldr	r3, [r7, #12]
 8014700:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8014702:	4618      	mov	r0, r3
 8014704:	f7fe fd1d 	bl	8013142 <get_fat>
 8014708:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 801470a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801470c:	2b01      	cmp	r3, #1
 801470e:	d802      	bhi.n	8014716 <f_open+0x2de>
 8014710:	2302      	movs	r3, #2
 8014712:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8014716:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8014718:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801471c:	d102      	bne.n	8014724 <f_open+0x2ec>
 801471e:	2301      	movs	r3, #1
 8014720:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8014724:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8014726:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014728:	1ad3      	subs	r3, r2, r3
 801472a:	65fb      	str	r3, [r7, #92]	; 0x5c
 801472c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8014730:	2b00      	cmp	r3, #0
 8014732:	d103      	bne.n	801473c <f_open+0x304>
 8014734:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8014736:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014738:	429a      	cmp	r2, r3
 801473a:	d8e0      	bhi.n	80146fe <f_open+0x2c6>
				}
				fp->clust = clst;
 801473c:	68fb      	ldr	r3, [r7, #12]
 801473e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8014740:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8014742:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8014746:	2b00      	cmp	r3, #0
 8014748:	d127      	bne.n	801479a <f_open+0x362>
 801474a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801474c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014750:	2b00      	cmp	r3, #0
 8014752:	d022      	beq.n	801479a <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8014754:	697b      	ldr	r3, [r7, #20]
 8014756:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8014758:	4618      	mov	r0, r3
 801475a:	f7fe fcd3 	bl	8013104 <clust2sect>
 801475e:	64f8      	str	r0, [r7, #76]	; 0x4c
 8014760:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014762:	2b00      	cmp	r3, #0
 8014764:	d103      	bne.n	801476e <f_open+0x336>
						res = FR_INT_ERR;
 8014766:	2302      	movs	r3, #2
 8014768:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 801476c:	e015      	b.n	801479a <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801476e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8014770:	0a5a      	lsrs	r2, r3, #9
 8014772:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014774:	441a      	add	r2, r3
 8014776:	68fb      	ldr	r3, [r7, #12]
 8014778:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801477a:	697b      	ldr	r3, [r7, #20]
 801477c:	7858      	ldrb	r0, [r3, #1]
 801477e:	68fb      	ldr	r3, [r7, #12]
 8014780:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014784:	68fb      	ldr	r3, [r7, #12]
 8014786:	6a1a      	ldr	r2, [r3, #32]
 8014788:	2301      	movs	r3, #1
 801478a:	f7fe f911 	bl	80129b0 <disk_read>
 801478e:	4603      	mov	r3, r0
 8014790:	2b00      	cmp	r3, #0
 8014792:	d002      	beq.n	801479a <f_open+0x362>
 8014794:	2301      	movs	r3, #1
 8014796:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801479a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801479e:	2b00      	cmp	r3, #0
 80147a0:	d002      	beq.n	80147a8 <f_open+0x370>
 80147a2:	68fb      	ldr	r3, [r7, #12]
 80147a4:	2200      	movs	r2, #0
 80147a6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80147a8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80147ac:	4618      	mov	r0, r3
 80147ae:	3768      	adds	r7, #104	; 0x68
 80147b0:	46bd      	mov	sp, r7
 80147b2:	bd80      	pop	{r7, pc}

080147b4 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80147b4:	b580      	push	{r7, lr}
 80147b6:	b08e      	sub	sp, #56	; 0x38
 80147b8:	af00      	add	r7, sp, #0
 80147ba:	60f8      	str	r0, [r7, #12]
 80147bc:	60b9      	str	r1, [r7, #8]
 80147be:	607a      	str	r2, [r7, #4]
 80147c0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80147c2:	68bb      	ldr	r3, [r7, #8]
 80147c4:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 80147c6:	683b      	ldr	r3, [r7, #0]
 80147c8:	2200      	movs	r2, #0
 80147ca:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80147cc:	68fb      	ldr	r3, [r7, #12]
 80147ce:	f107 0214 	add.w	r2, r7, #20
 80147d2:	4611      	mov	r1, r2
 80147d4:	4618      	mov	r0, r3
 80147d6:	f7ff fdb3 	bl	8014340 <validate>
 80147da:	4603      	mov	r3, r0
 80147dc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80147e0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80147e4:	2b00      	cmp	r3, #0
 80147e6:	d107      	bne.n	80147f8 <f_read+0x44>
 80147e8:	68fb      	ldr	r3, [r7, #12]
 80147ea:	7d5b      	ldrb	r3, [r3, #21]
 80147ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80147f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80147f4:	2b00      	cmp	r3, #0
 80147f6:	d002      	beq.n	80147fe <f_read+0x4a>
 80147f8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80147fc:	e115      	b.n	8014a2a <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80147fe:	68fb      	ldr	r3, [r7, #12]
 8014800:	7d1b      	ldrb	r3, [r3, #20]
 8014802:	f003 0301 	and.w	r3, r3, #1
 8014806:	2b00      	cmp	r3, #0
 8014808:	d101      	bne.n	801480e <f_read+0x5a>
 801480a:	2307      	movs	r3, #7
 801480c:	e10d      	b.n	8014a2a <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 801480e:	68fb      	ldr	r3, [r7, #12]
 8014810:	68da      	ldr	r2, [r3, #12]
 8014812:	68fb      	ldr	r3, [r7, #12]
 8014814:	699b      	ldr	r3, [r3, #24]
 8014816:	1ad3      	subs	r3, r2, r3
 8014818:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 801481a:	687a      	ldr	r2, [r7, #4]
 801481c:	6a3b      	ldr	r3, [r7, #32]
 801481e:	429a      	cmp	r2, r3
 8014820:	f240 80fe 	bls.w	8014a20 <f_read+0x26c>
 8014824:	6a3b      	ldr	r3, [r7, #32]
 8014826:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8014828:	e0fa      	b.n	8014a20 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 801482a:	68fb      	ldr	r3, [r7, #12]
 801482c:	699b      	ldr	r3, [r3, #24]
 801482e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014832:	2b00      	cmp	r3, #0
 8014834:	f040 80c6 	bne.w	80149c4 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8014838:	68fb      	ldr	r3, [r7, #12]
 801483a:	699b      	ldr	r3, [r3, #24]
 801483c:	0a5b      	lsrs	r3, r3, #9
 801483e:	697a      	ldr	r2, [r7, #20]
 8014840:	8952      	ldrh	r2, [r2, #10]
 8014842:	3a01      	subs	r2, #1
 8014844:	4013      	ands	r3, r2
 8014846:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8014848:	69fb      	ldr	r3, [r7, #28]
 801484a:	2b00      	cmp	r3, #0
 801484c:	d12f      	bne.n	80148ae <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 801484e:	68fb      	ldr	r3, [r7, #12]
 8014850:	699b      	ldr	r3, [r3, #24]
 8014852:	2b00      	cmp	r3, #0
 8014854:	d103      	bne.n	801485e <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8014856:	68fb      	ldr	r3, [r7, #12]
 8014858:	689b      	ldr	r3, [r3, #8]
 801485a:	633b      	str	r3, [r7, #48]	; 0x30
 801485c:	e013      	b.n	8014886 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801485e:	68fb      	ldr	r3, [r7, #12]
 8014860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014862:	2b00      	cmp	r3, #0
 8014864:	d007      	beq.n	8014876 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8014866:	68fb      	ldr	r3, [r7, #12]
 8014868:	699b      	ldr	r3, [r3, #24]
 801486a:	4619      	mov	r1, r3
 801486c:	68f8      	ldr	r0, [r7, #12]
 801486e:	f7fe fef9 	bl	8013664 <clmt_clust>
 8014872:	6338      	str	r0, [r7, #48]	; 0x30
 8014874:	e007      	b.n	8014886 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8014876:	68fa      	ldr	r2, [r7, #12]
 8014878:	68fb      	ldr	r3, [r7, #12]
 801487a:	69db      	ldr	r3, [r3, #28]
 801487c:	4619      	mov	r1, r3
 801487e:	4610      	mov	r0, r2
 8014880:	f7fe fc5f 	bl	8013142 <get_fat>
 8014884:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8014886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014888:	2b01      	cmp	r3, #1
 801488a:	d804      	bhi.n	8014896 <f_read+0xe2>
 801488c:	68fb      	ldr	r3, [r7, #12]
 801488e:	2202      	movs	r2, #2
 8014890:	755a      	strb	r2, [r3, #21]
 8014892:	2302      	movs	r3, #2
 8014894:	e0c9      	b.n	8014a2a <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8014896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014898:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801489c:	d104      	bne.n	80148a8 <f_read+0xf4>
 801489e:	68fb      	ldr	r3, [r7, #12]
 80148a0:	2201      	movs	r2, #1
 80148a2:	755a      	strb	r2, [r3, #21]
 80148a4:	2301      	movs	r3, #1
 80148a6:	e0c0      	b.n	8014a2a <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 80148a8:	68fb      	ldr	r3, [r7, #12]
 80148aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80148ac:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80148ae:	697a      	ldr	r2, [r7, #20]
 80148b0:	68fb      	ldr	r3, [r7, #12]
 80148b2:	69db      	ldr	r3, [r3, #28]
 80148b4:	4619      	mov	r1, r3
 80148b6:	4610      	mov	r0, r2
 80148b8:	f7fe fc24 	bl	8013104 <clust2sect>
 80148bc:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80148be:	69bb      	ldr	r3, [r7, #24]
 80148c0:	2b00      	cmp	r3, #0
 80148c2:	d104      	bne.n	80148ce <f_read+0x11a>
 80148c4:	68fb      	ldr	r3, [r7, #12]
 80148c6:	2202      	movs	r2, #2
 80148c8:	755a      	strb	r2, [r3, #21]
 80148ca:	2302      	movs	r3, #2
 80148cc:	e0ad      	b.n	8014a2a <f_read+0x276>
			sect += csect;
 80148ce:	69ba      	ldr	r2, [r7, #24]
 80148d0:	69fb      	ldr	r3, [r7, #28]
 80148d2:	4413      	add	r3, r2
 80148d4:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80148d6:	687b      	ldr	r3, [r7, #4]
 80148d8:	0a5b      	lsrs	r3, r3, #9
 80148da:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80148dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80148de:	2b00      	cmp	r3, #0
 80148e0:	d039      	beq.n	8014956 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80148e2:	69fa      	ldr	r2, [r7, #28]
 80148e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80148e6:	4413      	add	r3, r2
 80148e8:	697a      	ldr	r2, [r7, #20]
 80148ea:	8952      	ldrh	r2, [r2, #10]
 80148ec:	4293      	cmp	r3, r2
 80148ee:	d905      	bls.n	80148fc <f_read+0x148>
					cc = fs->csize - csect;
 80148f0:	697b      	ldr	r3, [r7, #20]
 80148f2:	895b      	ldrh	r3, [r3, #10]
 80148f4:	461a      	mov	r2, r3
 80148f6:	69fb      	ldr	r3, [r7, #28]
 80148f8:	1ad3      	subs	r3, r2, r3
 80148fa:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80148fc:	697b      	ldr	r3, [r7, #20]
 80148fe:	7858      	ldrb	r0, [r3, #1]
 8014900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014902:	69ba      	ldr	r2, [r7, #24]
 8014904:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8014906:	f7fe f853 	bl	80129b0 <disk_read>
 801490a:	4603      	mov	r3, r0
 801490c:	2b00      	cmp	r3, #0
 801490e:	d004      	beq.n	801491a <f_read+0x166>
 8014910:	68fb      	ldr	r3, [r7, #12]
 8014912:	2201      	movs	r2, #1
 8014914:	755a      	strb	r2, [r3, #21]
 8014916:	2301      	movs	r3, #1
 8014918:	e087      	b.n	8014a2a <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 801491a:	68fb      	ldr	r3, [r7, #12]
 801491c:	7d1b      	ldrb	r3, [r3, #20]
 801491e:	b25b      	sxtb	r3, r3
 8014920:	2b00      	cmp	r3, #0
 8014922:	da14      	bge.n	801494e <f_read+0x19a>
 8014924:	68fb      	ldr	r3, [r7, #12]
 8014926:	6a1a      	ldr	r2, [r3, #32]
 8014928:	69bb      	ldr	r3, [r7, #24]
 801492a:	1ad3      	subs	r3, r2, r3
 801492c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801492e:	429a      	cmp	r2, r3
 8014930:	d90d      	bls.n	801494e <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8014932:	68fb      	ldr	r3, [r7, #12]
 8014934:	6a1a      	ldr	r2, [r3, #32]
 8014936:	69bb      	ldr	r3, [r7, #24]
 8014938:	1ad3      	subs	r3, r2, r3
 801493a:	025b      	lsls	r3, r3, #9
 801493c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801493e:	18d0      	adds	r0, r2, r3
 8014940:	68fb      	ldr	r3, [r7, #12]
 8014942:	3330      	adds	r3, #48	; 0x30
 8014944:	f44f 7200 	mov.w	r2, #512	; 0x200
 8014948:	4619      	mov	r1, r3
 801494a:	f7fe f911 	bl	8012b70 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 801494e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014950:	025b      	lsls	r3, r3, #9
 8014952:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8014954:	e050      	b.n	80149f8 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8014956:	68fb      	ldr	r3, [r7, #12]
 8014958:	6a1b      	ldr	r3, [r3, #32]
 801495a:	69ba      	ldr	r2, [r7, #24]
 801495c:	429a      	cmp	r2, r3
 801495e:	d02e      	beq.n	80149be <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8014960:	68fb      	ldr	r3, [r7, #12]
 8014962:	7d1b      	ldrb	r3, [r3, #20]
 8014964:	b25b      	sxtb	r3, r3
 8014966:	2b00      	cmp	r3, #0
 8014968:	da18      	bge.n	801499c <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801496a:	697b      	ldr	r3, [r7, #20]
 801496c:	7858      	ldrb	r0, [r3, #1]
 801496e:	68fb      	ldr	r3, [r7, #12]
 8014970:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014974:	68fb      	ldr	r3, [r7, #12]
 8014976:	6a1a      	ldr	r2, [r3, #32]
 8014978:	2301      	movs	r3, #1
 801497a:	f7fe f839 	bl	80129f0 <disk_write>
 801497e:	4603      	mov	r3, r0
 8014980:	2b00      	cmp	r3, #0
 8014982:	d004      	beq.n	801498e <f_read+0x1da>
 8014984:	68fb      	ldr	r3, [r7, #12]
 8014986:	2201      	movs	r2, #1
 8014988:	755a      	strb	r2, [r3, #21]
 801498a:	2301      	movs	r3, #1
 801498c:	e04d      	b.n	8014a2a <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 801498e:	68fb      	ldr	r3, [r7, #12]
 8014990:	7d1b      	ldrb	r3, [r3, #20]
 8014992:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014996:	b2da      	uxtb	r2, r3
 8014998:	68fb      	ldr	r3, [r7, #12]
 801499a:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 801499c:	697b      	ldr	r3, [r7, #20]
 801499e:	7858      	ldrb	r0, [r3, #1]
 80149a0:	68fb      	ldr	r3, [r7, #12]
 80149a2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80149a6:	2301      	movs	r3, #1
 80149a8:	69ba      	ldr	r2, [r7, #24]
 80149aa:	f7fe f801 	bl	80129b0 <disk_read>
 80149ae:	4603      	mov	r3, r0
 80149b0:	2b00      	cmp	r3, #0
 80149b2:	d004      	beq.n	80149be <f_read+0x20a>
 80149b4:	68fb      	ldr	r3, [r7, #12]
 80149b6:	2201      	movs	r2, #1
 80149b8:	755a      	strb	r2, [r3, #21]
 80149ba:	2301      	movs	r3, #1
 80149bc:	e035      	b.n	8014a2a <f_read+0x276>
			}
#endif
			fp->sect = sect;
 80149be:	68fb      	ldr	r3, [r7, #12]
 80149c0:	69ba      	ldr	r2, [r7, #24]
 80149c2:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80149c4:	68fb      	ldr	r3, [r7, #12]
 80149c6:	699b      	ldr	r3, [r3, #24]
 80149c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80149cc:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80149d0:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80149d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80149d4:	687b      	ldr	r3, [r7, #4]
 80149d6:	429a      	cmp	r2, r3
 80149d8:	d901      	bls.n	80149de <f_read+0x22a>
 80149da:	687b      	ldr	r3, [r7, #4]
 80149dc:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80149de:	68fb      	ldr	r3, [r7, #12]
 80149e0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80149e4:	68fb      	ldr	r3, [r7, #12]
 80149e6:	699b      	ldr	r3, [r3, #24]
 80149e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80149ec:	4413      	add	r3, r2
 80149ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80149f0:	4619      	mov	r1, r3
 80149f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80149f4:	f7fe f8bc 	bl	8012b70 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80149f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80149fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149fc:	4413      	add	r3, r2
 80149fe:	627b      	str	r3, [r7, #36]	; 0x24
 8014a00:	68fb      	ldr	r3, [r7, #12]
 8014a02:	699a      	ldr	r2, [r3, #24]
 8014a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a06:	441a      	add	r2, r3
 8014a08:	68fb      	ldr	r3, [r7, #12]
 8014a0a:	619a      	str	r2, [r3, #24]
 8014a0c:	683b      	ldr	r3, [r7, #0]
 8014a0e:	681a      	ldr	r2, [r3, #0]
 8014a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a12:	441a      	add	r2, r3
 8014a14:	683b      	ldr	r3, [r7, #0]
 8014a16:	601a      	str	r2, [r3, #0]
 8014a18:	687a      	ldr	r2, [r7, #4]
 8014a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a1c:	1ad3      	subs	r3, r2, r3
 8014a1e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8014a20:	687b      	ldr	r3, [r7, #4]
 8014a22:	2b00      	cmp	r3, #0
 8014a24:	f47f af01 	bne.w	801482a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8014a28:	2300      	movs	r3, #0
}
 8014a2a:	4618      	mov	r0, r3
 8014a2c:	3738      	adds	r7, #56	; 0x38
 8014a2e:	46bd      	mov	sp, r7
 8014a30:	bd80      	pop	{r7, pc}

08014a32 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8014a32:	b580      	push	{r7, lr}
 8014a34:	b08c      	sub	sp, #48	; 0x30
 8014a36:	af00      	add	r7, sp, #0
 8014a38:	60f8      	str	r0, [r7, #12]
 8014a3a:	60b9      	str	r1, [r7, #8]
 8014a3c:	607a      	str	r2, [r7, #4]
 8014a3e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8014a40:	68bb      	ldr	r3, [r7, #8]
 8014a42:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8014a44:	683b      	ldr	r3, [r7, #0]
 8014a46:	2200      	movs	r2, #0
 8014a48:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8014a4a:	68fb      	ldr	r3, [r7, #12]
 8014a4c:	f107 0210 	add.w	r2, r7, #16
 8014a50:	4611      	mov	r1, r2
 8014a52:	4618      	mov	r0, r3
 8014a54:	f7ff fc74 	bl	8014340 <validate>
 8014a58:	4603      	mov	r3, r0
 8014a5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8014a5e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014a62:	2b00      	cmp	r3, #0
 8014a64:	d107      	bne.n	8014a76 <f_write+0x44>
 8014a66:	68fb      	ldr	r3, [r7, #12]
 8014a68:	7d5b      	ldrb	r3, [r3, #21]
 8014a6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8014a6e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014a72:	2b00      	cmp	r3, #0
 8014a74:	d002      	beq.n	8014a7c <f_write+0x4a>
 8014a76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014a7a:	e14b      	b.n	8014d14 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8014a7c:	68fb      	ldr	r3, [r7, #12]
 8014a7e:	7d1b      	ldrb	r3, [r3, #20]
 8014a80:	f003 0302 	and.w	r3, r3, #2
 8014a84:	2b00      	cmp	r3, #0
 8014a86:	d101      	bne.n	8014a8c <f_write+0x5a>
 8014a88:	2307      	movs	r3, #7
 8014a8a:	e143      	b.n	8014d14 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8014a8c:	68fb      	ldr	r3, [r7, #12]
 8014a8e:	699a      	ldr	r2, [r3, #24]
 8014a90:	687b      	ldr	r3, [r7, #4]
 8014a92:	441a      	add	r2, r3
 8014a94:	68fb      	ldr	r3, [r7, #12]
 8014a96:	699b      	ldr	r3, [r3, #24]
 8014a98:	429a      	cmp	r2, r3
 8014a9a:	f080 812d 	bcs.w	8014cf8 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8014a9e:	68fb      	ldr	r3, [r7, #12]
 8014aa0:	699b      	ldr	r3, [r3, #24]
 8014aa2:	43db      	mvns	r3, r3
 8014aa4:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8014aa6:	e127      	b.n	8014cf8 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8014aa8:	68fb      	ldr	r3, [r7, #12]
 8014aaa:	699b      	ldr	r3, [r3, #24]
 8014aac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014ab0:	2b00      	cmp	r3, #0
 8014ab2:	f040 80e3 	bne.w	8014c7c <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8014ab6:	68fb      	ldr	r3, [r7, #12]
 8014ab8:	699b      	ldr	r3, [r3, #24]
 8014aba:	0a5b      	lsrs	r3, r3, #9
 8014abc:	693a      	ldr	r2, [r7, #16]
 8014abe:	8952      	ldrh	r2, [r2, #10]
 8014ac0:	3a01      	subs	r2, #1
 8014ac2:	4013      	ands	r3, r2
 8014ac4:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8014ac6:	69bb      	ldr	r3, [r7, #24]
 8014ac8:	2b00      	cmp	r3, #0
 8014aca:	d143      	bne.n	8014b54 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8014acc:	68fb      	ldr	r3, [r7, #12]
 8014ace:	699b      	ldr	r3, [r3, #24]
 8014ad0:	2b00      	cmp	r3, #0
 8014ad2:	d10c      	bne.n	8014aee <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8014ad4:	68fb      	ldr	r3, [r7, #12]
 8014ad6:	689b      	ldr	r3, [r3, #8]
 8014ad8:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8014ada:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014adc:	2b00      	cmp	r3, #0
 8014ade:	d11a      	bne.n	8014b16 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8014ae0:	68fb      	ldr	r3, [r7, #12]
 8014ae2:	2100      	movs	r1, #0
 8014ae4:	4618      	mov	r0, r3
 8014ae6:	f7fe fd25 	bl	8013534 <create_chain>
 8014aea:	62b8      	str	r0, [r7, #40]	; 0x28
 8014aec:	e013      	b.n	8014b16 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8014aee:	68fb      	ldr	r3, [r7, #12]
 8014af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014af2:	2b00      	cmp	r3, #0
 8014af4:	d007      	beq.n	8014b06 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8014af6:	68fb      	ldr	r3, [r7, #12]
 8014af8:	699b      	ldr	r3, [r3, #24]
 8014afa:	4619      	mov	r1, r3
 8014afc:	68f8      	ldr	r0, [r7, #12]
 8014afe:	f7fe fdb1 	bl	8013664 <clmt_clust>
 8014b02:	62b8      	str	r0, [r7, #40]	; 0x28
 8014b04:	e007      	b.n	8014b16 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8014b06:	68fa      	ldr	r2, [r7, #12]
 8014b08:	68fb      	ldr	r3, [r7, #12]
 8014b0a:	69db      	ldr	r3, [r3, #28]
 8014b0c:	4619      	mov	r1, r3
 8014b0e:	4610      	mov	r0, r2
 8014b10:	f7fe fd10 	bl	8013534 <create_chain>
 8014b14:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8014b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b18:	2b00      	cmp	r3, #0
 8014b1a:	f000 80f2 	beq.w	8014d02 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8014b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b20:	2b01      	cmp	r3, #1
 8014b22:	d104      	bne.n	8014b2e <f_write+0xfc>
 8014b24:	68fb      	ldr	r3, [r7, #12]
 8014b26:	2202      	movs	r2, #2
 8014b28:	755a      	strb	r2, [r3, #21]
 8014b2a:	2302      	movs	r3, #2
 8014b2c:	e0f2      	b.n	8014d14 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8014b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b30:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014b34:	d104      	bne.n	8014b40 <f_write+0x10e>
 8014b36:	68fb      	ldr	r3, [r7, #12]
 8014b38:	2201      	movs	r2, #1
 8014b3a:	755a      	strb	r2, [r3, #21]
 8014b3c:	2301      	movs	r3, #1
 8014b3e:	e0e9      	b.n	8014d14 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8014b40:	68fb      	ldr	r3, [r7, #12]
 8014b42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014b44:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8014b46:	68fb      	ldr	r3, [r7, #12]
 8014b48:	689b      	ldr	r3, [r3, #8]
 8014b4a:	2b00      	cmp	r3, #0
 8014b4c:	d102      	bne.n	8014b54 <f_write+0x122>
 8014b4e:	68fb      	ldr	r3, [r7, #12]
 8014b50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014b52:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8014b54:	68fb      	ldr	r3, [r7, #12]
 8014b56:	7d1b      	ldrb	r3, [r3, #20]
 8014b58:	b25b      	sxtb	r3, r3
 8014b5a:	2b00      	cmp	r3, #0
 8014b5c:	da18      	bge.n	8014b90 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8014b5e:	693b      	ldr	r3, [r7, #16]
 8014b60:	7858      	ldrb	r0, [r3, #1]
 8014b62:	68fb      	ldr	r3, [r7, #12]
 8014b64:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014b68:	68fb      	ldr	r3, [r7, #12]
 8014b6a:	6a1a      	ldr	r2, [r3, #32]
 8014b6c:	2301      	movs	r3, #1
 8014b6e:	f7fd ff3f 	bl	80129f0 <disk_write>
 8014b72:	4603      	mov	r3, r0
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	d004      	beq.n	8014b82 <f_write+0x150>
 8014b78:	68fb      	ldr	r3, [r7, #12]
 8014b7a:	2201      	movs	r2, #1
 8014b7c:	755a      	strb	r2, [r3, #21]
 8014b7e:	2301      	movs	r3, #1
 8014b80:	e0c8      	b.n	8014d14 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8014b82:	68fb      	ldr	r3, [r7, #12]
 8014b84:	7d1b      	ldrb	r3, [r3, #20]
 8014b86:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014b8a:	b2da      	uxtb	r2, r3
 8014b8c:	68fb      	ldr	r3, [r7, #12]
 8014b8e:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8014b90:	693a      	ldr	r2, [r7, #16]
 8014b92:	68fb      	ldr	r3, [r7, #12]
 8014b94:	69db      	ldr	r3, [r3, #28]
 8014b96:	4619      	mov	r1, r3
 8014b98:	4610      	mov	r0, r2
 8014b9a:	f7fe fab3 	bl	8013104 <clust2sect>
 8014b9e:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8014ba0:	697b      	ldr	r3, [r7, #20]
 8014ba2:	2b00      	cmp	r3, #0
 8014ba4:	d104      	bne.n	8014bb0 <f_write+0x17e>
 8014ba6:	68fb      	ldr	r3, [r7, #12]
 8014ba8:	2202      	movs	r2, #2
 8014baa:	755a      	strb	r2, [r3, #21]
 8014bac:	2302      	movs	r3, #2
 8014bae:	e0b1      	b.n	8014d14 <f_write+0x2e2>
			sect += csect;
 8014bb0:	697a      	ldr	r2, [r7, #20]
 8014bb2:	69bb      	ldr	r3, [r7, #24]
 8014bb4:	4413      	add	r3, r2
 8014bb6:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8014bb8:	687b      	ldr	r3, [r7, #4]
 8014bba:	0a5b      	lsrs	r3, r3, #9
 8014bbc:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8014bbe:	6a3b      	ldr	r3, [r7, #32]
 8014bc0:	2b00      	cmp	r3, #0
 8014bc2:	d03c      	beq.n	8014c3e <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8014bc4:	69ba      	ldr	r2, [r7, #24]
 8014bc6:	6a3b      	ldr	r3, [r7, #32]
 8014bc8:	4413      	add	r3, r2
 8014bca:	693a      	ldr	r2, [r7, #16]
 8014bcc:	8952      	ldrh	r2, [r2, #10]
 8014bce:	4293      	cmp	r3, r2
 8014bd0:	d905      	bls.n	8014bde <f_write+0x1ac>
					cc = fs->csize - csect;
 8014bd2:	693b      	ldr	r3, [r7, #16]
 8014bd4:	895b      	ldrh	r3, [r3, #10]
 8014bd6:	461a      	mov	r2, r3
 8014bd8:	69bb      	ldr	r3, [r7, #24]
 8014bda:	1ad3      	subs	r3, r2, r3
 8014bdc:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8014bde:	693b      	ldr	r3, [r7, #16]
 8014be0:	7858      	ldrb	r0, [r3, #1]
 8014be2:	6a3b      	ldr	r3, [r7, #32]
 8014be4:	697a      	ldr	r2, [r7, #20]
 8014be6:	69f9      	ldr	r1, [r7, #28]
 8014be8:	f7fd ff02 	bl	80129f0 <disk_write>
 8014bec:	4603      	mov	r3, r0
 8014bee:	2b00      	cmp	r3, #0
 8014bf0:	d004      	beq.n	8014bfc <f_write+0x1ca>
 8014bf2:	68fb      	ldr	r3, [r7, #12]
 8014bf4:	2201      	movs	r2, #1
 8014bf6:	755a      	strb	r2, [r3, #21]
 8014bf8:	2301      	movs	r3, #1
 8014bfa:	e08b      	b.n	8014d14 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8014bfc:	68fb      	ldr	r3, [r7, #12]
 8014bfe:	6a1a      	ldr	r2, [r3, #32]
 8014c00:	697b      	ldr	r3, [r7, #20]
 8014c02:	1ad3      	subs	r3, r2, r3
 8014c04:	6a3a      	ldr	r2, [r7, #32]
 8014c06:	429a      	cmp	r2, r3
 8014c08:	d915      	bls.n	8014c36 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8014c0a:	68fb      	ldr	r3, [r7, #12]
 8014c0c:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8014c10:	68fb      	ldr	r3, [r7, #12]
 8014c12:	6a1a      	ldr	r2, [r3, #32]
 8014c14:	697b      	ldr	r3, [r7, #20]
 8014c16:	1ad3      	subs	r3, r2, r3
 8014c18:	025b      	lsls	r3, r3, #9
 8014c1a:	69fa      	ldr	r2, [r7, #28]
 8014c1c:	4413      	add	r3, r2
 8014c1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8014c22:	4619      	mov	r1, r3
 8014c24:	f7fd ffa4 	bl	8012b70 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8014c28:	68fb      	ldr	r3, [r7, #12]
 8014c2a:	7d1b      	ldrb	r3, [r3, #20]
 8014c2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014c30:	b2da      	uxtb	r2, r3
 8014c32:	68fb      	ldr	r3, [r7, #12]
 8014c34:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8014c36:	6a3b      	ldr	r3, [r7, #32]
 8014c38:	025b      	lsls	r3, r3, #9
 8014c3a:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8014c3c:	e03f      	b.n	8014cbe <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8014c3e:	68fb      	ldr	r3, [r7, #12]
 8014c40:	6a1b      	ldr	r3, [r3, #32]
 8014c42:	697a      	ldr	r2, [r7, #20]
 8014c44:	429a      	cmp	r2, r3
 8014c46:	d016      	beq.n	8014c76 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8014c48:	68fb      	ldr	r3, [r7, #12]
 8014c4a:	699a      	ldr	r2, [r3, #24]
 8014c4c:	68fb      	ldr	r3, [r7, #12]
 8014c4e:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8014c50:	429a      	cmp	r2, r3
 8014c52:	d210      	bcs.n	8014c76 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8014c54:	693b      	ldr	r3, [r7, #16]
 8014c56:	7858      	ldrb	r0, [r3, #1]
 8014c58:	68fb      	ldr	r3, [r7, #12]
 8014c5a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014c5e:	2301      	movs	r3, #1
 8014c60:	697a      	ldr	r2, [r7, #20]
 8014c62:	f7fd fea5 	bl	80129b0 <disk_read>
 8014c66:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8014c68:	2b00      	cmp	r3, #0
 8014c6a:	d004      	beq.n	8014c76 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8014c6c:	68fb      	ldr	r3, [r7, #12]
 8014c6e:	2201      	movs	r2, #1
 8014c70:	755a      	strb	r2, [r3, #21]
 8014c72:	2301      	movs	r3, #1
 8014c74:	e04e      	b.n	8014d14 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8014c76:	68fb      	ldr	r3, [r7, #12]
 8014c78:	697a      	ldr	r2, [r7, #20]
 8014c7a:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8014c7c:	68fb      	ldr	r3, [r7, #12]
 8014c7e:	699b      	ldr	r3, [r3, #24]
 8014c80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014c84:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8014c88:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8014c8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014c8c:	687b      	ldr	r3, [r7, #4]
 8014c8e:	429a      	cmp	r2, r3
 8014c90:	d901      	bls.n	8014c96 <f_write+0x264>
 8014c92:	687b      	ldr	r3, [r7, #4]
 8014c94:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8014c96:	68fb      	ldr	r3, [r7, #12]
 8014c98:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8014c9c:	68fb      	ldr	r3, [r7, #12]
 8014c9e:	699b      	ldr	r3, [r3, #24]
 8014ca0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014ca4:	4413      	add	r3, r2
 8014ca6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014ca8:	69f9      	ldr	r1, [r7, #28]
 8014caa:	4618      	mov	r0, r3
 8014cac:	f7fd ff60 	bl	8012b70 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8014cb0:	68fb      	ldr	r3, [r7, #12]
 8014cb2:	7d1b      	ldrb	r3, [r3, #20]
 8014cb4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8014cb8:	b2da      	uxtb	r2, r3
 8014cba:	68fb      	ldr	r3, [r7, #12]
 8014cbc:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8014cbe:	69fa      	ldr	r2, [r7, #28]
 8014cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014cc2:	4413      	add	r3, r2
 8014cc4:	61fb      	str	r3, [r7, #28]
 8014cc6:	68fb      	ldr	r3, [r7, #12]
 8014cc8:	699a      	ldr	r2, [r3, #24]
 8014cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ccc:	441a      	add	r2, r3
 8014cce:	68fb      	ldr	r3, [r7, #12]
 8014cd0:	619a      	str	r2, [r3, #24]
 8014cd2:	68fb      	ldr	r3, [r7, #12]
 8014cd4:	68da      	ldr	r2, [r3, #12]
 8014cd6:	68fb      	ldr	r3, [r7, #12]
 8014cd8:	699b      	ldr	r3, [r3, #24]
 8014cda:	429a      	cmp	r2, r3
 8014cdc:	bf38      	it	cc
 8014cde:	461a      	movcc	r2, r3
 8014ce0:	68fb      	ldr	r3, [r7, #12]
 8014ce2:	60da      	str	r2, [r3, #12]
 8014ce4:	683b      	ldr	r3, [r7, #0]
 8014ce6:	681a      	ldr	r2, [r3, #0]
 8014ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014cea:	441a      	add	r2, r3
 8014cec:	683b      	ldr	r3, [r7, #0]
 8014cee:	601a      	str	r2, [r3, #0]
 8014cf0:	687a      	ldr	r2, [r7, #4]
 8014cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014cf4:	1ad3      	subs	r3, r2, r3
 8014cf6:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	f47f aed4 	bne.w	8014aa8 <f_write+0x76>
 8014d00:	e000      	b.n	8014d04 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8014d02:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8014d04:	68fb      	ldr	r3, [r7, #12]
 8014d06:	7d1b      	ldrb	r3, [r3, #20]
 8014d08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014d0c:	b2da      	uxtb	r2, r3
 8014d0e:	68fb      	ldr	r3, [r7, #12]
 8014d10:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8014d12:	2300      	movs	r3, #0
}
 8014d14:	4618      	mov	r0, r3
 8014d16:	3730      	adds	r7, #48	; 0x30
 8014d18:	46bd      	mov	sp, r7
 8014d1a:	bd80      	pop	{r7, pc}

08014d1c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8014d1c:	b580      	push	{r7, lr}
 8014d1e:	b086      	sub	sp, #24
 8014d20:	af00      	add	r7, sp, #0
 8014d22:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8014d24:	687b      	ldr	r3, [r7, #4]
 8014d26:	f107 0208 	add.w	r2, r7, #8
 8014d2a:	4611      	mov	r1, r2
 8014d2c:	4618      	mov	r0, r3
 8014d2e:	f7ff fb07 	bl	8014340 <validate>
 8014d32:	4603      	mov	r3, r0
 8014d34:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8014d36:	7dfb      	ldrb	r3, [r7, #23]
 8014d38:	2b00      	cmp	r3, #0
 8014d3a:	d168      	bne.n	8014e0e <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8014d3c:	687b      	ldr	r3, [r7, #4]
 8014d3e:	7d1b      	ldrb	r3, [r3, #20]
 8014d40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014d44:	2b00      	cmp	r3, #0
 8014d46:	d062      	beq.n	8014e0e <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	7d1b      	ldrb	r3, [r3, #20]
 8014d4c:	b25b      	sxtb	r3, r3
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	da15      	bge.n	8014d7e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8014d52:	68bb      	ldr	r3, [r7, #8]
 8014d54:	7858      	ldrb	r0, [r3, #1]
 8014d56:	687b      	ldr	r3, [r7, #4]
 8014d58:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	6a1a      	ldr	r2, [r3, #32]
 8014d60:	2301      	movs	r3, #1
 8014d62:	f7fd fe45 	bl	80129f0 <disk_write>
 8014d66:	4603      	mov	r3, r0
 8014d68:	2b00      	cmp	r3, #0
 8014d6a:	d001      	beq.n	8014d70 <f_sync+0x54>
 8014d6c:	2301      	movs	r3, #1
 8014d6e:	e04f      	b.n	8014e10 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	7d1b      	ldrb	r3, [r3, #20]
 8014d74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014d78:	b2da      	uxtb	r2, r3
 8014d7a:	687b      	ldr	r3, [r7, #4]
 8014d7c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8014d7e:	f7fb ffb3 	bl	8010ce8 <get_fattime>
 8014d82:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8014d84:	68ba      	ldr	r2, [r7, #8]
 8014d86:	687b      	ldr	r3, [r7, #4]
 8014d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014d8a:	4619      	mov	r1, r3
 8014d8c:	4610      	mov	r0, r2
 8014d8e:	f7fe f91d 	bl	8012fcc <move_window>
 8014d92:	4603      	mov	r3, r0
 8014d94:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8014d96:	7dfb      	ldrb	r3, [r7, #23]
 8014d98:	2b00      	cmp	r3, #0
 8014d9a:	d138      	bne.n	8014e0e <f_sync+0xf2>
					dir = fp->dir_ptr;
 8014d9c:	687b      	ldr	r3, [r7, #4]
 8014d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014da0:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8014da2:	68fb      	ldr	r3, [r7, #12]
 8014da4:	330b      	adds	r3, #11
 8014da6:	781a      	ldrb	r2, [r3, #0]
 8014da8:	68fb      	ldr	r3, [r7, #12]
 8014daa:	330b      	adds	r3, #11
 8014dac:	f042 0220 	orr.w	r2, r2, #32
 8014db0:	b2d2      	uxtb	r2, r2
 8014db2:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	6818      	ldr	r0, [r3, #0]
 8014db8:	687b      	ldr	r3, [r7, #4]
 8014dba:	689b      	ldr	r3, [r3, #8]
 8014dbc:	461a      	mov	r2, r3
 8014dbe:	68f9      	ldr	r1, [r7, #12]
 8014dc0:	f7fe fe2a 	bl	8013a18 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8014dc4:	68fb      	ldr	r3, [r7, #12]
 8014dc6:	f103 021c 	add.w	r2, r3, #28
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	68db      	ldr	r3, [r3, #12]
 8014dce:	4619      	mov	r1, r3
 8014dd0:	4610      	mov	r0, r2
 8014dd2:	f7fd fea1 	bl	8012b18 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8014dd6:	68fb      	ldr	r3, [r7, #12]
 8014dd8:	3316      	adds	r3, #22
 8014dda:	6939      	ldr	r1, [r7, #16]
 8014ddc:	4618      	mov	r0, r3
 8014dde:	f7fd fe9b 	bl	8012b18 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8014de2:	68fb      	ldr	r3, [r7, #12]
 8014de4:	3312      	adds	r3, #18
 8014de6:	2100      	movs	r1, #0
 8014de8:	4618      	mov	r0, r3
 8014dea:	f7fd fe7a 	bl	8012ae2 <st_word>
					fs->wflag = 1;
 8014dee:	68bb      	ldr	r3, [r7, #8]
 8014df0:	2201      	movs	r2, #1
 8014df2:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8014df4:	68bb      	ldr	r3, [r7, #8]
 8014df6:	4618      	mov	r0, r3
 8014df8:	f7fe f916 	bl	8013028 <sync_fs>
 8014dfc:	4603      	mov	r3, r0
 8014dfe:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8014e00:	687b      	ldr	r3, [r7, #4]
 8014e02:	7d1b      	ldrb	r3, [r3, #20]
 8014e04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8014e08:	b2da      	uxtb	r2, r3
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8014e0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014e10:	4618      	mov	r0, r3
 8014e12:	3718      	adds	r7, #24
 8014e14:	46bd      	mov	sp, r7
 8014e16:	bd80      	pop	{r7, pc}

08014e18 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8014e18:	b580      	push	{r7, lr}
 8014e1a:	b084      	sub	sp, #16
 8014e1c:	af00      	add	r7, sp, #0
 8014e1e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8014e20:	6878      	ldr	r0, [r7, #4]
 8014e22:	f7ff ff7b 	bl	8014d1c <f_sync>
 8014e26:	4603      	mov	r3, r0
 8014e28:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8014e2a:	7bfb      	ldrb	r3, [r7, #15]
 8014e2c:	2b00      	cmp	r3, #0
 8014e2e:	d118      	bne.n	8014e62 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8014e30:	687b      	ldr	r3, [r7, #4]
 8014e32:	f107 0208 	add.w	r2, r7, #8
 8014e36:	4611      	mov	r1, r2
 8014e38:	4618      	mov	r0, r3
 8014e3a:	f7ff fa81 	bl	8014340 <validate>
 8014e3e:	4603      	mov	r3, r0
 8014e40:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8014e42:	7bfb      	ldrb	r3, [r7, #15]
 8014e44:	2b00      	cmp	r3, #0
 8014e46:	d10c      	bne.n	8014e62 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8014e48:	687b      	ldr	r3, [r7, #4]
 8014e4a:	691b      	ldr	r3, [r3, #16]
 8014e4c:	4618      	mov	r0, r3
 8014e4e:	f7fe f819 	bl	8012e84 <dec_lock>
 8014e52:	4603      	mov	r3, r0
 8014e54:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8014e56:	7bfb      	ldrb	r3, [r7, #15]
 8014e58:	2b00      	cmp	r3, #0
 8014e5a:	d102      	bne.n	8014e62 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8014e5c:	687b      	ldr	r3, [r7, #4]
 8014e5e:	2200      	movs	r2, #0
 8014e60:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8014e62:	7bfb      	ldrb	r3, [r7, #15]
}
 8014e64:	4618      	mov	r0, r3
 8014e66:	3710      	adds	r7, #16
 8014e68:	46bd      	mov	sp, r7
 8014e6a:	bd80      	pop	{r7, pc}

08014e6c <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 8014e6c:	b590      	push	{r4, r7, lr}
 8014e6e:	b09d      	sub	sp, #116	; 0x74
 8014e70:	af00      	add	r7, sp, #0
 8014e72:	60f8      	str	r0, [r7, #12]
 8014e74:	607a      	str	r2, [r7, #4]
 8014e76:	603b      	str	r3, [r7, #0]
 8014e78:	460b      	mov	r3, r1
 8014e7a:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 8014e7c:	2301      	movs	r3, #1
 8014e7e:	647b      	str	r3, [r7, #68]	; 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 8014e80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014e84:	643b      	str	r3, [r7, #64]	; 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 8014e86:	f107 030c 	add.w	r3, r7, #12
 8014e8a:	4618      	mov	r0, r3
 8014e8c:	f7fe ff71 	bl	8013d72 <get_ldnumber>
 8014e90:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8014e92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	da02      	bge.n	8014e9e <f_mkfs+0x32>
 8014e98:	230b      	movs	r3, #11
 8014e9a:	f000 bc0d 	b.w	80156b8 <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 8014e9e:	4a94      	ldr	r2, [pc, #592]	; (80150f0 <f_mkfs+0x284>)
 8014ea0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014ea2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014ea6:	2b00      	cmp	r3, #0
 8014ea8:	d005      	beq.n	8014eb6 <f_mkfs+0x4a>
 8014eaa:	4a91      	ldr	r2, [pc, #580]	; (80150f0 <f_mkfs+0x284>)
 8014eac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014eae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014eb2:	2200      	movs	r2, #0
 8014eb4:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 8014eb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014eb8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 8014ebc:	2300      	movs	r3, #0
 8014ebe:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 8014ec2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8014ec6:	4618      	mov	r0, r3
 8014ec8:	f7fd fd4c 	bl	8012964 <disk_initialize>
 8014ecc:	4603      	mov	r3, r0
 8014ece:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 8014ed2:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8014ed6:	f003 0301 	and.w	r3, r3, #1
 8014eda:	2b00      	cmp	r3, #0
 8014edc:	d001      	beq.n	8014ee2 <f_mkfs+0x76>
 8014ede:	2303      	movs	r3, #3
 8014ee0:	e3ea      	b.n	80156b8 <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 8014ee2:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8014ee6:	f003 0304 	and.w	r3, r3, #4
 8014eea:	2b00      	cmp	r3, #0
 8014eec:	d001      	beq.n	8014ef2 <f_mkfs+0x86>
 8014eee:	230a      	movs	r3, #10
 8014ef0:	e3e2      	b.n	80156b8 <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 8014ef2:	f107 0214 	add.w	r2, r7, #20
 8014ef6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8014efa:	2103      	movs	r1, #3
 8014efc:	4618      	mov	r0, r3
 8014efe:	f7fd fd97 	bl	8012a30 <disk_ioctl>
 8014f02:	4603      	mov	r3, r0
 8014f04:	2b00      	cmp	r3, #0
 8014f06:	d10c      	bne.n	8014f22 <f_mkfs+0xb6>
 8014f08:	697b      	ldr	r3, [r7, #20]
 8014f0a:	2b00      	cmp	r3, #0
 8014f0c:	d009      	beq.n	8014f22 <f_mkfs+0xb6>
 8014f0e:	697b      	ldr	r3, [r7, #20]
 8014f10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8014f14:	d805      	bhi.n	8014f22 <f_mkfs+0xb6>
 8014f16:	697b      	ldr	r3, [r7, #20]
 8014f18:	1e5a      	subs	r2, r3, #1
 8014f1a:	697b      	ldr	r3, [r7, #20]
 8014f1c:	4013      	ands	r3, r2
 8014f1e:	2b00      	cmp	r3, #0
 8014f20:	d001      	beq.n	8014f26 <f_mkfs+0xba>
 8014f22:	2301      	movs	r3, #1
 8014f24:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 8014f26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014f2a:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 8014f2c:	687b      	ldr	r3, [r7, #4]
 8014f2e:	2b00      	cmp	r3, #0
 8014f30:	d003      	beq.n	8014f3a <f_mkfs+0xce>
 8014f32:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8014f34:	687a      	ldr	r2, [r7, #4]
 8014f36:	429a      	cmp	r2, r3
 8014f38:	d309      	bcc.n	8014f4e <f_mkfs+0xe2>
 8014f3a:	687b      	ldr	r3, [r7, #4]
 8014f3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8014f40:	d805      	bhi.n	8014f4e <f_mkfs+0xe2>
 8014f42:	687b      	ldr	r3, [r7, #4]
 8014f44:	1e5a      	subs	r2, r3, #1
 8014f46:	687b      	ldr	r3, [r7, #4]
 8014f48:	4013      	ands	r3, r2
 8014f4a:	2b00      	cmp	r3, #0
 8014f4c:	d001      	beq.n	8014f52 <f_mkfs+0xe6>
 8014f4e:	2313      	movs	r3, #19
 8014f50:	e3b2      	b.n	80156b8 <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 8014f52:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8014f54:	687a      	ldr	r2, [r7, #4]
 8014f56:	fbb2 f3f3 	udiv	r3, r2, r3
 8014f5a:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 8014f5c:	683b      	ldr	r3, [r7, #0]
 8014f5e:	633b      	str	r3, [r7, #48]	; 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 8014f60:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8014f62:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8014f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8014f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 8014f6c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8014f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014f70:	fb02 f303 	mul.w	r3, r2, r3
 8014f74:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 8014f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014f78:	2b00      	cmp	r3, #0
 8014f7a:	d101      	bne.n	8014f80 <f_mkfs+0x114>
 8014f7c:	230e      	movs	r3, #14
 8014f7e:	e39b      	b.n	80156b8 <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 8014f80:	f107 0210 	add.w	r2, r7, #16
 8014f84:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8014f88:	2101      	movs	r1, #1
 8014f8a:	4618      	mov	r0, r3
 8014f8c:	f7fd fd50 	bl	8012a30 <disk_ioctl>
 8014f90:	4603      	mov	r3, r0
 8014f92:	2b00      	cmp	r3, #0
 8014f94:	d001      	beq.n	8014f9a <f_mkfs+0x12e>
 8014f96:	2301      	movs	r3, #1
 8014f98:	e38e      	b.n	80156b8 <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 8014f9a:	7afb      	ldrb	r3, [r7, #11]
 8014f9c:	f003 0308 	and.w	r3, r3, #8
 8014fa0:	2b00      	cmp	r3, #0
 8014fa2:	d001      	beq.n	8014fa8 <f_mkfs+0x13c>
 8014fa4:	2300      	movs	r3, #0
 8014fa6:	e000      	b.n	8014faa <f_mkfs+0x13e>
 8014fa8:	233f      	movs	r3, #63	; 0x3f
 8014faa:	627b      	str	r3, [r7, #36]	; 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 8014fac:	693b      	ldr	r3, [r7, #16]
 8014fae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014fb0:	429a      	cmp	r2, r3
 8014fb2:	d901      	bls.n	8014fb8 <f_mkfs+0x14c>
 8014fb4:	230e      	movs	r3, #14
 8014fb6:	e37f      	b.n	80156b8 <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 8014fb8:	693a      	ldr	r2, [r7, #16]
 8014fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014fbc:	1ad3      	subs	r3, r2, r3
 8014fbe:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 8014fc0:	693b      	ldr	r3, [r7, #16]
 8014fc2:	2b7f      	cmp	r3, #127	; 0x7f
 8014fc4:	d801      	bhi.n	8014fca <f_mkfs+0x15e>
 8014fc6:	230e      	movs	r3, #14
 8014fc8:	e376      	b.n	80156b8 <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 8014fca:	687b      	ldr	r3, [r7, #4]
 8014fcc:	2b80      	cmp	r3, #128	; 0x80
 8014fce:	d901      	bls.n	8014fd4 <f_mkfs+0x168>
 8014fd0:	2313      	movs	r3, #19
 8014fd2:	e371      	b.n	80156b8 <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 8014fd4:	7afb      	ldrb	r3, [r7, #11]
 8014fd6:	f003 0302 	and.w	r3, r3, #2
 8014fda:	2b00      	cmp	r3, #0
 8014fdc:	d00d      	beq.n	8014ffa <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 8014fde:	7afb      	ldrb	r3, [r7, #11]
 8014fe0:	f003 0307 	and.w	r3, r3, #7
 8014fe4:	2b02      	cmp	r3, #2
 8014fe6:	d004      	beq.n	8014ff2 <f_mkfs+0x186>
 8014fe8:	7afb      	ldrb	r3, [r7, #11]
 8014fea:	f003 0301 	and.w	r3, r3, #1
 8014fee:	2b00      	cmp	r3, #0
 8014ff0:	d103      	bne.n	8014ffa <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 8014ff2:	2303      	movs	r3, #3
 8014ff4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8014ff8:	e009      	b.n	801500e <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 8014ffa:	7afb      	ldrb	r3, [r7, #11]
 8014ffc:	f003 0301 	and.w	r3, r3, #1
 8015000:	2b00      	cmp	r3, #0
 8015002:	d101      	bne.n	8015008 <f_mkfs+0x19c>
 8015004:	2313      	movs	r3, #19
 8015006:	e357      	b.n	80156b8 <f_mkfs+0x84c>
		fmt = FS_FAT16;
 8015008:	2302      	movs	r3, #2
 801500a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 801500e:	687b      	ldr	r3, [r7, #4]
 8015010:	653b      	str	r3, [r7, #80]	; 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 8015012:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015016:	2b03      	cmp	r3, #3
 8015018:	d13c      	bne.n	8015094 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 801501a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801501c:	2b00      	cmp	r3, #0
 801501e:	d11b      	bne.n	8015058 <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 8015020:	693b      	ldr	r3, [r7, #16]
 8015022:	0c5b      	lsrs	r3, r3, #17
 8015024:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 8015026:	2300      	movs	r3, #0
 8015028:	64bb      	str	r3, [r7, #72]	; 0x48
 801502a:	2301      	movs	r3, #1
 801502c:	653b      	str	r3, [r7, #80]	; 0x50
 801502e:	e005      	b.n	801503c <f_mkfs+0x1d0>
 8015030:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015032:	3301      	adds	r3, #1
 8015034:	64bb      	str	r3, [r7, #72]	; 0x48
 8015036:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015038:	005b      	lsls	r3, r3, #1
 801503a:	653b      	str	r3, [r7, #80]	; 0x50
 801503c:	4a2d      	ldr	r2, [pc, #180]	; (80150f4 <f_mkfs+0x288>)
 801503e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015040:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015044:	2b00      	cmp	r3, #0
 8015046:	d007      	beq.n	8015058 <f_mkfs+0x1ec>
 8015048:	4a2a      	ldr	r2, [pc, #168]	; (80150f4 <f_mkfs+0x288>)
 801504a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801504c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015050:	461a      	mov	r2, r3
 8015052:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8015054:	4293      	cmp	r3, r2
 8015056:	d2eb      	bcs.n	8015030 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 8015058:	693a      	ldr	r2, [r7, #16]
 801505a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801505c:	fbb2 f3f3 	udiv	r3, r2, r3
 8015060:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 8015062:	6a3b      	ldr	r3, [r7, #32]
 8015064:	3302      	adds	r3, #2
 8015066:	009a      	lsls	r2, r3, #2
 8015068:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801506a:	4413      	add	r3, r2
 801506c:	1e5a      	subs	r2, r3, #1
 801506e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015070:	fbb2 f3f3 	udiv	r3, r2, r3
 8015074:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 8015076:	2320      	movs	r3, #32
 8015078:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = 0;		/* No static directory */
 801507a:	2300      	movs	r3, #0
 801507c:	66fb      	str	r3, [r7, #108]	; 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 801507e:	6a3b      	ldr	r3, [r7, #32]
 8015080:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8015084:	4293      	cmp	r3, r2
 8015086:	d903      	bls.n	8015090 <f_mkfs+0x224>
 8015088:	6a3b      	ldr	r3, [r7, #32]
 801508a:	4a1b      	ldr	r2, [pc, #108]	; (80150f8 <f_mkfs+0x28c>)
 801508c:	4293      	cmp	r3, r2
 801508e:	d952      	bls.n	8015136 <f_mkfs+0x2ca>
 8015090:	230e      	movs	r3, #14
 8015092:	e311      	b.n	80156b8 <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 8015094:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015096:	2b00      	cmp	r3, #0
 8015098:	d11b      	bne.n	80150d2 <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 801509a:	693b      	ldr	r3, [r7, #16]
 801509c:	0b1b      	lsrs	r3, r3, #12
 801509e:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 80150a0:	2300      	movs	r3, #0
 80150a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80150a4:	2301      	movs	r3, #1
 80150a6:	653b      	str	r3, [r7, #80]	; 0x50
 80150a8:	e005      	b.n	80150b6 <f_mkfs+0x24a>
 80150aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80150ac:	3301      	adds	r3, #1
 80150ae:	64bb      	str	r3, [r7, #72]	; 0x48
 80150b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80150b2:	005b      	lsls	r3, r3, #1
 80150b4:	653b      	str	r3, [r7, #80]	; 0x50
 80150b6:	4a11      	ldr	r2, [pc, #68]	; (80150fc <f_mkfs+0x290>)
 80150b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80150ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80150be:	2b00      	cmp	r3, #0
 80150c0:	d007      	beq.n	80150d2 <f_mkfs+0x266>
 80150c2:	4a0e      	ldr	r2, [pc, #56]	; (80150fc <f_mkfs+0x290>)
 80150c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80150c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80150ca:	461a      	mov	r2, r3
 80150cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80150ce:	4293      	cmp	r3, r2
 80150d0:	d2eb      	bcs.n	80150aa <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 80150d2:	693a      	ldr	r2, [r7, #16]
 80150d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80150d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80150da:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 80150dc:	6a3b      	ldr	r3, [r7, #32]
 80150de:	f640 72f5 	movw	r2, #4085	; 0xff5
 80150e2:	4293      	cmp	r3, r2
 80150e4:	d90c      	bls.n	8015100 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 80150e6:	6a3b      	ldr	r3, [r7, #32]
 80150e8:	3302      	adds	r3, #2
 80150ea:	005b      	lsls	r3, r3, #1
 80150ec:	65fb      	str	r3, [r7, #92]	; 0x5c
 80150ee:	e012      	b.n	8015116 <f_mkfs+0x2aa>
 80150f0:	20001330 	.word	0x20001330
 80150f4:	080196f4 	.word	0x080196f4
 80150f8:	0ffffff5 	.word	0x0ffffff5
 80150fc:	08019704 	.word	0x08019704
				} else {
					fmt = FS_FAT12;
 8015100:	2301      	movs	r3, #1
 8015102:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 8015106:	6a3a      	ldr	r2, [r7, #32]
 8015108:	4613      	mov	r3, r2
 801510a:	005b      	lsls	r3, r3, #1
 801510c:	4413      	add	r3, r2
 801510e:	3301      	adds	r3, #1
 8015110:	085b      	lsrs	r3, r3, #1
 8015112:	3303      	adds	r3, #3
 8015114:	65fb      	str	r3, [r7, #92]	; 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 8015116:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8015118:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801511a:	4413      	add	r3, r2
 801511c:	1e5a      	subs	r2, r3, #1
 801511e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015120:	fbb2 f3f3 	udiv	r3, r2, r3
 8015124:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 8015126:	2301      	movs	r3, #1
 8015128:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 801512a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801512c:	015a      	lsls	r2, r3, #5
 801512e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015130:	fbb2 f3f3 	udiv	r3, r2, r3
 8015134:	66fb      	str	r3, [r7, #108]	; 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 8015136:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015138:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801513a:	4413      	add	r3, r2
 801513c:	65bb      	str	r3, [r7, #88]	; 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 801513e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8015140:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8015142:	fb03 f202 	mul.w	r2, r3, r2
 8015146:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8015148:	4413      	add	r3, r2
 801514a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 801514c:	4413      	add	r3, r2
 801514e:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 8015150:	697a      	ldr	r2, [r7, #20]
 8015152:	69fb      	ldr	r3, [r7, #28]
 8015154:	4413      	add	r3, r2
 8015156:	1e5a      	subs	r2, r3, #1
 8015158:	697b      	ldr	r3, [r7, #20]
 801515a:	425b      	negs	r3, r3
 801515c:	401a      	ands	r2, r3
 801515e:	69fb      	ldr	r3, [r7, #28]
 8015160:	1ad3      	subs	r3, r2, r3
 8015162:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 8015164:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015168:	2b03      	cmp	r3, #3
 801516a:	d108      	bne.n	801517e <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 801516c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801516e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8015170:	4413      	add	r3, r2
 8015172:	657b      	str	r3, [r7, #84]	; 0x54
 8015174:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8015176:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8015178:	4413      	add	r3, r2
 801517a:	65bb      	str	r3, [r7, #88]	; 0x58
 801517c:	e006      	b.n	801518c <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 801517e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8015180:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015182:	fbb2 f3f3 	udiv	r3, r2, r3
 8015186:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8015188:	4413      	add	r3, r2
 801518a:	66bb      	str	r3, [r7, #104]	; 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 801518c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801518e:	011a      	lsls	r2, r3, #4
 8015190:	69fb      	ldr	r3, [r7, #28]
 8015192:	441a      	add	r2, r3
 8015194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015196:	1ad2      	subs	r2, r2, r3
 8015198:	693b      	ldr	r3, [r7, #16]
 801519a:	429a      	cmp	r2, r3
 801519c:	d901      	bls.n	80151a2 <f_mkfs+0x336>
 801519e:	230e      	movs	r3, #14
 80151a0:	e28a      	b.n	80156b8 <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 80151a2:	693a      	ldr	r2, [r7, #16]
 80151a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80151a6:	1ad2      	subs	r2, r2, r3
 80151a8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80151aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80151ac:	fb01 f303 	mul.w	r3, r1, r3
 80151b0:	1ad2      	subs	r2, r2, r3
 80151b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80151b4:	1ad2      	subs	r2, r2, r3
 80151b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80151b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80151bc:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 80151be:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80151c2:	2b03      	cmp	r3, #3
 80151c4:	d10f      	bne.n	80151e6 <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 80151c6:	6a3b      	ldr	r3, [r7, #32]
 80151c8:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80151cc:	4293      	cmp	r3, r2
 80151ce:	d80a      	bhi.n	80151e6 <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 80151d0:	687b      	ldr	r3, [r7, #4]
 80151d2:	2b00      	cmp	r3, #0
 80151d4:	d105      	bne.n	80151e2 <f_mkfs+0x376>
 80151d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80151d8:	085b      	lsrs	r3, r3, #1
 80151da:	607b      	str	r3, [r7, #4]
 80151dc:	687b      	ldr	r3, [r7, #4]
 80151de:	2b00      	cmp	r3, #0
 80151e0:	d144      	bne.n	801526c <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 80151e2:	230e      	movs	r3, #14
 80151e4:	e268      	b.n	80156b8 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 80151e6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80151ea:	2b02      	cmp	r3, #2
 80151ec:	d133      	bne.n	8015256 <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 80151ee:	6a3b      	ldr	r3, [r7, #32]
 80151f0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80151f4:	4293      	cmp	r3, r2
 80151f6:	d91e      	bls.n	8015236 <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 80151f8:	687b      	ldr	r3, [r7, #4]
 80151fa:	2b00      	cmp	r3, #0
 80151fc:	d107      	bne.n	801520e <f_mkfs+0x3a2>
 80151fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015200:	005b      	lsls	r3, r3, #1
 8015202:	2b40      	cmp	r3, #64	; 0x40
 8015204:	d803      	bhi.n	801520e <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 8015206:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015208:	005b      	lsls	r3, r3, #1
 801520a:	607b      	str	r3, [r7, #4]
 801520c:	e033      	b.n	8015276 <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 801520e:	7afb      	ldrb	r3, [r7, #11]
 8015210:	f003 0302 	and.w	r3, r3, #2
 8015214:	2b00      	cmp	r3, #0
 8015216:	d003      	beq.n	8015220 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 8015218:	2303      	movs	r3, #3
 801521a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 801521e:	e02a      	b.n	8015276 <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8015220:	687b      	ldr	r3, [r7, #4]
 8015222:	2b00      	cmp	r3, #0
 8015224:	d105      	bne.n	8015232 <f_mkfs+0x3c6>
 8015226:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015228:	005b      	lsls	r3, r3, #1
 801522a:	607b      	str	r3, [r7, #4]
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	2b80      	cmp	r3, #128	; 0x80
 8015230:	d91e      	bls.n	8015270 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 8015232:	230e      	movs	r3, #14
 8015234:	e240      	b.n	80156b8 <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 8015236:	6a3b      	ldr	r3, [r7, #32]
 8015238:	f640 72f5 	movw	r2, #4085	; 0xff5
 801523c:	4293      	cmp	r3, r2
 801523e:	d80a      	bhi.n	8015256 <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8015240:	687b      	ldr	r3, [r7, #4]
 8015242:	2b00      	cmp	r3, #0
 8015244:	d105      	bne.n	8015252 <f_mkfs+0x3e6>
 8015246:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015248:	005b      	lsls	r3, r3, #1
 801524a:	607b      	str	r3, [r7, #4]
 801524c:	687b      	ldr	r3, [r7, #4]
 801524e:	2b80      	cmp	r3, #128	; 0x80
 8015250:	d910      	bls.n	8015274 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 8015252:	230e      	movs	r3, #14
 8015254:	e230      	b.n	80156b8 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 8015256:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801525a:	2b01      	cmp	r3, #1
 801525c:	d10c      	bne.n	8015278 <f_mkfs+0x40c>
 801525e:	6a3b      	ldr	r3, [r7, #32]
 8015260:	f640 72f5 	movw	r2, #4085	; 0xff5
 8015264:	4293      	cmp	r3, r2
 8015266:	d907      	bls.n	8015278 <f_mkfs+0x40c>
 8015268:	230e      	movs	r3, #14
 801526a:	e225      	b.n	80156b8 <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 801526c:	bf00      	nop
 801526e:	e6ce      	b.n	801500e <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8015270:	bf00      	nop
 8015272:	e6cc      	b.n	801500e <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8015274:	bf00      	nop
			pau = au;
 8015276:	e6ca      	b.n	801500e <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 8015278:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 801527a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801527c:	461a      	mov	r2, r3
 801527e:	2100      	movs	r1, #0
 8015280:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015282:	f7fd fc96 	bl	8012bb2 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 8015286:	220b      	movs	r2, #11
 8015288:	49b2      	ldr	r1, [pc, #712]	; (8015554 <f_mkfs+0x6e8>)
 801528a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801528c:	f7fd fc70 	bl	8012b70 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 8015290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015292:	330b      	adds	r3, #11
 8015294:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8015296:	4611      	mov	r1, r2
 8015298:	4618      	mov	r0, r3
 801529a:	f7fd fc22 	bl	8012ae2 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 801529e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80152a0:	330d      	adds	r3, #13
 80152a2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80152a4:	b2d2      	uxtb	r2, r2
 80152a6:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 80152a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80152aa:	330e      	adds	r3, #14
 80152ac:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80152ae:	b292      	uxth	r2, r2
 80152b0:	4611      	mov	r1, r2
 80152b2:	4618      	mov	r0, r3
 80152b4:	f7fd fc15 	bl	8012ae2 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 80152b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80152ba:	3310      	adds	r3, #16
 80152bc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80152be:	b2d2      	uxtb	r2, r2
 80152c0:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 80152c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80152c4:	f103 0211 	add.w	r2, r3, #17
 80152c8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80152cc:	2b03      	cmp	r3, #3
 80152ce:	d002      	beq.n	80152d6 <f_mkfs+0x46a>
 80152d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80152d2:	b29b      	uxth	r3, r3
 80152d4:	e000      	b.n	80152d8 <f_mkfs+0x46c>
 80152d6:	2300      	movs	r3, #0
 80152d8:	4619      	mov	r1, r3
 80152da:	4610      	mov	r0, r2
 80152dc:	f7fd fc01 	bl	8012ae2 <st_word>
		if (sz_vol < 0x10000) {
 80152e0:	693b      	ldr	r3, [r7, #16]
 80152e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80152e6:	d208      	bcs.n	80152fa <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 80152e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80152ea:	3313      	adds	r3, #19
 80152ec:	693a      	ldr	r2, [r7, #16]
 80152ee:	b292      	uxth	r2, r2
 80152f0:	4611      	mov	r1, r2
 80152f2:	4618      	mov	r0, r3
 80152f4:	f7fd fbf5 	bl	8012ae2 <st_word>
 80152f8:	e006      	b.n	8015308 <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 80152fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80152fc:	3320      	adds	r3, #32
 80152fe:	693a      	ldr	r2, [r7, #16]
 8015300:	4611      	mov	r1, r2
 8015302:	4618      	mov	r0, r3
 8015304:	f7fd fc08 	bl	8012b18 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 8015308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801530a:	3315      	adds	r3, #21
 801530c:	22f8      	movs	r2, #248	; 0xf8
 801530e:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 8015310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015312:	3318      	adds	r3, #24
 8015314:	213f      	movs	r1, #63	; 0x3f
 8015316:	4618      	mov	r0, r3
 8015318:	f7fd fbe3 	bl	8012ae2 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 801531c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801531e:	331a      	adds	r3, #26
 8015320:	21ff      	movs	r1, #255	; 0xff
 8015322:	4618      	mov	r0, r3
 8015324:	f7fd fbdd 	bl	8012ae2 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 8015328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801532a:	331c      	adds	r3, #28
 801532c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801532e:	4618      	mov	r0, r3
 8015330:	f7fd fbf2 	bl	8012b18 <st_dword>
		if (fmt == FS_FAT32) {
 8015334:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015338:	2b03      	cmp	r3, #3
 801533a:	d131      	bne.n	80153a0 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 801533c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801533e:	f103 0443 	add.w	r4, r3, #67	; 0x43
 8015342:	f7fb fcd1 	bl	8010ce8 <get_fattime>
 8015346:	4603      	mov	r3, r0
 8015348:	4619      	mov	r1, r3
 801534a:	4620      	mov	r0, r4
 801534c:	f7fd fbe4 	bl	8012b18 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 8015350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015352:	3324      	adds	r3, #36	; 0x24
 8015354:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8015356:	4618      	mov	r0, r3
 8015358:	f7fd fbde 	bl	8012b18 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 801535c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801535e:	332c      	adds	r3, #44	; 0x2c
 8015360:	2102      	movs	r1, #2
 8015362:	4618      	mov	r0, r3
 8015364:	f7fd fbd8 	bl	8012b18 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 8015368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801536a:	3330      	adds	r3, #48	; 0x30
 801536c:	2101      	movs	r1, #1
 801536e:	4618      	mov	r0, r3
 8015370:	f7fd fbb7 	bl	8012ae2 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 8015374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015376:	3332      	adds	r3, #50	; 0x32
 8015378:	2106      	movs	r1, #6
 801537a:	4618      	mov	r0, r3
 801537c:	f7fd fbb1 	bl	8012ae2 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 8015380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015382:	3340      	adds	r3, #64	; 0x40
 8015384:	2280      	movs	r2, #128	; 0x80
 8015386:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 8015388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801538a:	3342      	adds	r3, #66	; 0x42
 801538c:	2229      	movs	r2, #41	; 0x29
 801538e:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 8015390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015392:	3347      	adds	r3, #71	; 0x47
 8015394:	2213      	movs	r2, #19
 8015396:	4970      	ldr	r1, [pc, #448]	; (8015558 <f_mkfs+0x6ec>)
 8015398:	4618      	mov	r0, r3
 801539a:	f7fd fbe9 	bl	8012b70 <mem_cpy>
 801539e:	e020      	b.n	80153e2 <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 80153a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80153a2:	f103 0427 	add.w	r4, r3, #39	; 0x27
 80153a6:	f7fb fc9f 	bl	8010ce8 <get_fattime>
 80153aa:	4603      	mov	r3, r0
 80153ac:	4619      	mov	r1, r3
 80153ae:	4620      	mov	r0, r4
 80153b0:	f7fd fbb2 	bl	8012b18 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 80153b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80153b6:	3316      	adds	r3, #22
 80153b8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80153ba:	b292      	uxth	r2, r2
 80153bc:	4611      	mov	r1, r2
 80153be:	4618      	mov	r0, r3
 80153c0:	f7fd fb8f 	bl	8012ae2 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 80153c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80153c6:	3324      	adds	r3, #36	; 0x24
 80153c8:	2280      	movs	r2, #128	; 0x80
 80153ca:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 80153cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80153ce:	3326      	adds	r3, #38	; 0x26
 80153d0:	2229      	movs	r2, #41	; 0x29
 80153d2:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 80153d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80153d6:	332b      	adds	r3, #43	; 0x2b
 80153d8:	2213      	movs	r2, #19
 80153da:	4960      	ldr	r1, [pc, #384]	; (801555c <f_mkfs+0x6f0>)
 80153dc:	4618      	mov	r0, r3
 80153de:	f7fd fbc7 	bl	8012b70 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 80153e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80153e4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80153e8:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80153ec:	4618      	mov	r0, r3
 80153ee:	f7fd fb78 	bl	8012ae2 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 80153f2:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 80153f6:	2301      	movs	r3, #1
 80153f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80153fa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80153fc:	f7fd faf8 	bl	80129f0 <disk_write>
 8015400:	4603      	mov	r3, r0
 8015402:	2b00      	cmp	r3, #0
 8015404:	d001      	beq.n	801540a <f_mkfs+0x59e>
 8015406:	2301      	movs	r3, #1
 8015408:	e156      	b.n	80156b8 <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 801540a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801540e:	2b03      	cmp	r3, #3
 8015410:	d140      	bne.n	8015494 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 8015412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015414:	1d9a      	adds	r2, r3, #6
 8015416:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 801541a:	2301      	movs	r3, #1
 801541c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801541e:	f7fd fae7 	bl	80129f0 <disk_write>
			mem_set(buf, 0, ss);
 8015422:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015424:	461a      	mov	r2, r3
 8015426:	2100      	movs	r1, #0
 8015428:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801542a:	f7fd fbc2 	bl	8012bb2 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 801542e:	494c      	ldr	r1, [pc, #304]	; (8015560 <f_mkfs+0x6f4>)
 8015430:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015432:	f7fd fb71 	bl	8012b18 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 8015436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015438:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801543c:	4949      	ldr	r1, [pc, #292]	; (8015564 <f_mkfs+0x6f8>)
 801543e:	4618      	mov	r0, r3
 8015440:	f7fd fb6a 	bl	8012b18 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 8015444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015446:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 801544a:	6a3b      	ldr	r3, [r7, #32]
 801544c:	3b01      	subs	r3, #1
 801544e:	4619      	mov	r1, r3
 8015450:	4610      	mov	r0, r2
 8015452:	f7fd fb61 	bl	8012b18 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 8015456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015458:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 801545c:	2102      	movs	r1, #2
 801545e:	4618      	mov	r0, r3
 8015460:	f7fd fb5a 	bl	8012b18 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 8015464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015466:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801546a:	f64a 2155 	movw	r1, #43605	; 0xaa55
 801546e:	4618      	mov	r0, r3
 8015470:	f7fd fb37 	bl	8012ae2 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 8015474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015476:	1dda      	adds	r2, r3, #7
 8015478:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 801547c:	2301      	movs	r3, #1
 801547e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8015480:	f7fd fab6 	bl	80129f0 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 8015484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015486:	1c5a      	adds	r2, r3, #1
 8015488:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 801548c:	2301      	movs	r3, #1
 801548e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8015490:	f7fd faae 	bl	80129f0 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 8015494:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015496:	2100      	movs	r1, #0
 8015498:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801549a:	f7fd fb8a 	bl	8012bb2 <mem_set>
		sect = b_fat;		/* FAT start sector */
 801549e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80154a0:	667b      	str	r3, [r7, #100]	; 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 80154a2:	2300      	movs	r3, #0
 80154a4:	64bb      	str	r3, [r7, #72]	; 0x48
 80154a6:	e04b      	b.n	8015540 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 80154a8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80154ac:	2b03      	cmp	r3, #3
 80154ae:	d113      	bne.n	80154d8 <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 80154b0:	f06f 0107 	mvn.w	r1, #7
 80154b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80154b6:	f7fd fb2f 	bl	8012b18 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 80154ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80154bc:	3304      	adds	r3, #4
 80154be:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80154c2:	4618      	mov	r0, r3
 80154c4:	f7fd fb28 	bl	8012b18 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 80154c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80154ca:	3308      	adds	r3, #8
 80154cc:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80154d0:	4618      	mov	r0, r3
 80154d2:	f7fd fb21 	bl	8012b18 <st_dword>
 80154d6:	e00b      	b.n	80154f0 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 80154d8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80154dc:	2b01      	cmp	r3, #1
 80154de:	d101      	bne.n	80154e4 <f_mkfs+0x678>
 80154e0:	4b21      	ldr	r3, [pc, #132]	; (8015568 <f_mkfs+0x6fc>)
 80154e2:	e001      	b.n	80154e8 <f_mkfs+0x67c>
 80154e4:	f06f 0307 	mvn.w	r3, #7
 80154e8:	4619      	mov	r1, r3
 80154ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80154ec:	f7fd fb14 	bl	8012b18 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 80154f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80154f2:	663b      	str	r3, [r7, #96]	; 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 80154f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80154f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80154f8:	4293      	cmp	r3, r2
 80154fa:	bf28      	it	cs
 80154fc:	4613      	movcs	r3, r2
 80154fe:	65fb      	str	r3, [r7, #92]	; 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8015500:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8015504:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8015506:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8015508:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801550a:	f7fd fa71 	bl	80129f0 <disk_write>
 801550e:	4603      	mov	r3, r0
 8015510:	2b00      	cmp	r3, #0
 8015512:	d001      	beq.n	8015518 <f_mkfs+0x6ac>
 8015514:	2301      	movs	r3, #1
 8015516:	e0cf      	b.n	80156b8 <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 8015518:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801551a:	461a      	mov	r2, r3
 801551c:	2100      	movs	r1, #0
 801551e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015520:	f7fd fb47 	bl	8012bb2 <mem_set>
				sect += n; nsect -= n;
 8015524:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8015526:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8015528:	4413      	add	r3, r2
 801552a:	667b      	str	r3, [r7, #100]	; 0x64
 801552c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801552e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8015530:	1ad3      	subs	r3, r2, r3
 8015532:	663b      	str	r3, [r7, #96]	; 0x60
			} while (nsect);
 8015534:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8015536:	2b00      	cmp	r3, #0
 8015538:	d1dc      	bne.n	80154f4 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 801553a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801553c:	3301      	adds	r3, #1
 801553e:	64bb      	str	r3, [r7, #72]	; 0x48
 8015540:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8015542:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015544:	429a      	cmp	r2, r3
 8015546:	d3af      	bcc.n	80154a8 <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 8015548:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801554c:	2b03      	cmp	r3, #3
 801554e:	d10d      	bne.n	801556c <f_mkfs+0x700>
 8015550:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015552:	e00c      	b.n	801556e <f_mkfs+0x702>
 8015554:	08019574 	.word	0x08019574
 8015558:	08019580 	.word	0x08019580
 801555c:	08019594 	.word	0x08019594
 8015560:	41615252 	.word	0x41615252
 8015564:	61417272 	.word	0x61417272
 8015568:	00fffff8 	.word	0x00fffff8
 801556c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801556e:	663b      	str	r3, [r7, #96]	; 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 8015570:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8015572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015574:	4293      	cmp	r3, r2
 8015576:	bf28      	it	cs
 8015578:	4613      	movcs	r3, r2
 801557a:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 801557c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8015580:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8015582:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8015584:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8015586:	f7fd fa33 	bl	80129f0 <disk_write>
 801558a:	4603      	mov	r3, r0
 801558c:	2b00      	cmp	r3, #0
 801558e:	d001      	beq.n	8015594 <f_mkfs+0x728>
 8015590:	2301      	movs	r3, #1
 8015592:	e091      	b.n	80156b8 <f_mkfs+0x84c>
			sect += n; nsect -= n;
 8015594:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8015596:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8015598:	4413      	add	r3, r2
 801559a:	667b      	str	r3, [r7, #100]	; 0x64
 801559c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801559e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80155a0:	1ad3      	subs	r3, r2, r3
 80155a2:	663b      	str	r3, [r7, #96]	; 0x60
		} while (nsect);
 80155a4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80155a6:	2b00      	cmp	r3, #0
 80155a8:	d1e2      	bne.n	8015570 <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 80155aa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80155ae:	2b03      	cmp	r3, #3
 80155b0:	d103      	bne.n	80155ba <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 80155b2:	230c      	movs	r3, #12
 80155b4:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 80155b8:	e010      	b.n	80155dc <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 80155ba:	693b      	ldr	r3, [r7, #16]
 80155bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80155c0:	d303      	bcc.n	80155ca <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 80155c2:	2306      	movs	r3, #6
 80155c4:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 80155c8:	e008      	b.n	80155dc <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 80155ca:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80155ce:	2b02      	cmp	r3, #2
 80155d0:	d101      	bne.n	80155d6 <f_mkfs+0x76a>
 80155d2:	2304      	movs	r3, #4
 80155d4:	e000      	b.n	80155d8 <f_mkfs+0x76c>
 80155d6:	2301      	movs	r3, #1
 80155d8:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 80155dc:	7afb      	ldrb	r3, [r7, #11]
 80155de:	f003 0308 	and.w	r3, r3, #8
 80155e2:	2b00      	cmp	r3, #0
 80155e4:	d15b      	bne.n	801569e <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 80155e6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80155e8:	461a      	mov	r2, r3
 80155ea:	2100      	movs	r1, #0
 80155ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80155ee:	f7fd fae0 	bl	8012bb2 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 80155f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80155f4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80155f8:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80155fc:	4618      	mov	r0, r3
 80155fe:	f7fd fa70 	bl	8012ae2 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 8015602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015604:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8015608:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 801560a:	69bb      	ldr	r3, [r7, #24]
 801560c:	2200      	movs	r2, #0
 801560e:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 8015610:	69bb      	ldr	r3, [r7, #24]
 8015612:	3301      	adds	r3, #1
 8015614:	2201      	movs	r2, #1
 8015616:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 8015618:	69bb      	ldr	r3, [r7, #24]
 801561a:	3302      	adds	r3, #2
 801561c:	2201      	movs	r2, #1
 801561e:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 8015620:	69bb      	ldr	r3, [r7, #24]
 8015622:	3303      	adds	r3, #3
 8015624:	2200      	movs	r2, #0
 8015626:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 8015628:	69bb      	ldr	r3, [r7, #24]
 801562a:	3304      	adds	r3, #4
 801562c:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 8015630:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 8015632:	693a      	ldr	r2, [r7, #16]
 8015634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015636:	441a      	add	r2, r3
 8015638:	4b21      	ldr	r3, [pc, #132]	; (80156c0 <f_mkfs+0x854>)
 801563a:	fba3 1302 	umull	r1, r3, r3, r2
 801563e:	1ad2      	subs	r2, r2, r3
 8015640:	0852      	lsrs	r2, r2, #1
 8015642:	4413      	add	r3, r2
 8015644:	0b5b      	lsrs	r3, r3, #13
 8015646:	65fb      	str	r3, [r7, #92]	; 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 8015648:	69bb      	ldr	r3, [r7, #24]
 801564a:	3305      	adds	r3, #5
 801564c:	22fe      	movs	r2, #254	; 0xfe
 801564e:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 8015650:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8015652:	089b      	lsrs	r3, r3, #2
 8015654:	b2da      	uxtb	r2, r3
 8015656:	69bb      	ldr	r3, [r7, #24]
 8015658:	3306      	adds	r3, #6
 801565a:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 801565e:	b2d2      	uxtb	r2, r2
 8015660:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 8015662:	69bb      	ldr	r3, [r7, #24]
 8015664:	3307      	adds	r3, #7
 8015666:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8015668:	b2d2      	uxtb	r2, r2
 801566a:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 801566c:	69bb      	ldr	r3, [r7, #24]
 801566e:	3308      	adds	r3, #8
 8015670:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8015672:	4618      	mov	r0, r3
 8015674:	f7fd fa50 	bl	8012b18 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 8015678:	69bb      	ldr	r3, [r7, #24]
 801567a:	330c      	adds	r3, #12
 801567c:	693a      	ldr	r2, [r7, #16]
 801567e:	4611      	mov	r1, r2
 8015680:	4618      	mov	r0, r3
 8015682:	f7fd fa49 	bl	8012b18 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 8015686:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 801568a:	2301      	movs	r3, #1
 801568c:	2200      	movs	r2, #0
 801568e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8015690:	f7fd f9ae 	bl	80129f0 <disk_write>
 8015694:	4603      	mov	r3, r0
 8015696:	2b00      	cmp	r3, #0
 8015698:	d001      	beq.n	801569e <f_mkfs+0x832>
 801569a:	2301      	movs	r3, #1
 801569c:	e00c      	b.n	80156b8 <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 801569e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80156a2:	2200      	movs	r2, #0
 80156a4:	2100      	movs	r1, #0
 80156a6:	4618      	mov	r0, r3
 80156a8:	f7fd f9c2 	bl	8012a30 <disk_ioctl>
 80156ac:	4603      	mov	r3, r0
 80156ae:	2b00      	cmp	r3, #0
 80156b0:	d001      	beq.n	80156b6 <f_mkfs+0x84a>
 80156b2:	2301      	movs	r3, #1
 80156b4:	e000      	b.n	80156b8 <f_mkfs+0x84c>

	return FR_OK;
 80156b6:	2300      	movs	r3, #0
}
 80156b8:	4618      	mov	r0, r3
 80156ba:	3774      	adds	r7, #116	; 0x74
 80156bc:	46bd      	mov	sp, r7
 80156be:	bd90      	pop	{r4, r7, pc}
 80156c0:	0515565b 	.word	0x0515565b

080156c4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80156c4:	b480      	push	{r7}
 80156c6:	b087      	sub	sp, #28
 80156c8:	af00      	add	r7, sp, #0
 80156ca:	60f8      	str	r0, [r7, #12]
 80156cc:	60b9      	str	r1, [r7, #8]
 80156ce:	4613      	mov	r3, r2
 80156d0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80156d2:	2301      	movs	r3, #1
 80156d4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80156d6:	2300      	movs	r3, #0
 80156d8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80156da:	4b1f      	ldr	r3, [pc, #124]	; (8015758 <FATFS_LinkDriverEx+0x94>)
 80156dc:	7a5b      	ldrb	r3, [r3, #9]
 80156de:	b2db      	uxtb	r3, r3
 80156e0:	2b00      	cmp	r3, #0
 80156e2:	d131      	bne.n	8015748 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80156e4:	4b1c      	ldr	r3, [pc, #112]	; (8015758 <FATFS_LinkDriverEx+0x94>)
 80156e6:	7a5b      	ldrb	r3, [r3, #9]
 80156e8:	b2db      	uxtb	r3, r3
 80156ea:	461a      	mov	r2, r3
 80156ec:	4b1a      	ldr	r3, [pc, #104]	; (8015758 <FATFS_LinkDriverEx+0x94>)
 80156ee:	2100      	movs	r1, #0
 80156f0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80156f2:	4b19      	ldr	r3, [pc, #100]	; (8015758 <FATFS_LinkDriverEx+0x94>)
 80156f4:	7a5b      	ldrb	r3, [r3, #9]
 80156f6:	b2db      	uxtb	r3, r3
 80156f8:	4a17      	ldr	r2, [pc, #92]	; (8015758 <FATFS_LinkDriverEx+0x94>)
 80156fa:	009b      	lsls	r3, r3, #2
 80156fc:	4413      	add	r3, r2
 80156fe:	68fa      	ldr	r2, [r7, #12]
 8015700:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8015702:	4b15      	ldr	r3, [pc, #84]	; (8015758 <FATFS_LinkDriverEx+0x94>)
 8015704:	7a5b      	ldrb	r3, [r3, #9]
 8015706:	b2db      	uxtb	r3, r3
 8015708:	461a      	mov	r2, r3
 801570a:	4b13      	ldr	r3, [pc, #76]	; (8015758 <FATFS_LinkDriverEx+0x94>)
 801570c:	4413      	add	r3, r2
 801570e:	79fa      	ldrb	r2, [r7, #7]
 8015710:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8015712:	4b11      	ldr	r3, [pc, #68]	; (8015758 <FATFS_LinkDriverEx+0x94>)
 8015714:	7a5b      	ldrb	r3, [r3, #9]
 8015716:	b2db      	uxtb	r3, r3
 8015718:	1c5a      	adds	r2, r3, #1
 801571a:	b2d1      	uxtb	r1, r2
 801571c:	4a0e      	ldr	r2, [pc, #56]	; (8015758 <FATFS_LinkDriverEx+0x94>)
 801571e:	7251      	strb	r1, [r2, #9]
 8015720:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8015722:	7dbb      	ldrb	r3, [r7, #22]
 8015724:	3330      	adds	r3, #48	; 0x30
 8015726:	b2da      	uxtb	r2, r3
 8015728:	68bb      	ldr	r3, [r7, #8]
 801572a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801572c:	68bb      	ldr	r3, [r7, #8]
 801572e:	3301      	adds	r3, #1
 8015730:	223a      	movs	r2, #58	; 0x3a
 8015732:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8015734:	68bb      	ldr	r3, [r7, #8]
 8015736:	3302      	adds	r3, #2
 8015738:	222f      	movs	r2, #47	; 0x2f
 801573a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801573c:	68bb      	ldr	r3, [r7, #8]
 801573e:	3303      	adds	r3, #3
 8015740:	2200      	movs	r2, #0
 8015742:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8015744:	2300      	movs	r3, #0
 8015746:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8015748:	7dfb      	ldrb	r3, [r7, #23]
}
 801574a:	4618      	mov	r0, r3
 801574c:	371c      	adds	r7, #28
 801574e:	46bd      	mov	sp, r7
 8015750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015754:	4770      	bx	lr
 8015756:	bf00      	nop
 8015758:	20001358 	.word	0x20001358

0801575c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801575c:	b580      	push	{r7, lr}
 801575e:	b082      	sub	sp, #8
 8015760:	af00      	add	r7, sp, #0
 8015762:	6078      	str	r0, [r7, #4]
 8015764:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8015766:	2200      	movs	r2, #0
 8015768:	6839      	ldr	r1, [r7, #0]
 801576a:	6878      	ldr	r0, [r7, #4]
 801576c:	f7ff ffaa 	bl	80156c4 <FATFS_LinkDriverEx>
 8015770:	4603      	mov	r3, r0
}
 8015772:	4618      	mov	r0, r3
 8015774:	3708      	adds	r7, #8
 8015776:	46bd      	mov	sp, r7
 8015778:	bd80      	pop	{r7, pc}
	...

0801577c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801577c:	b580      	push	{r7, lr}
 801577e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8015780:	2200      	movs	r2, #0
 8015782:	4912      	ldr	r1, [pc, #72]	; (80157cc <MX_USB_DEVICE_Init+0x50>)
 8015784:	4812      	ldr	r0, [pc, #72]	; (80157d0 <MX_USB_DEVICE_Init+0x54>)
 8015786:	f7fb ff69 	bl	801165c <USBD_Init>
 801578a:	4603      	mov	r3, r0
 801578c:	2b00      	cmp	r3, #0
 801578e:	d001      	beq.n	8015794 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8015790:	f7ee fb14 	bl	8003dbc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8015794:	490f      	ldr	r1, [pc, #60]	; (80157d4 <MX_USB_DEVICE_Init+0x58>)
 8015796:	480e      	ldr	r0, [pc, #56]	; (80157d0 <MX_USB_DEVICE_Init+0x54>)
 8015798:	f7fb ff90 	bl	80116bc <USBD_RegisterClass>
 801579c:	4603      	mov	r3, r0
 801579e:	2b00      	cmp	r3, #0
 80157a0:	d001      	beq.n	80157a6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80157a2:	f7ee fb0b 	bl	8003dbc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80157a6:	490c      	ldr	r1, [pc, #48]	; (80157d8 <MX_USB_DEVICE_Init+0x5c>)
 80157a8:	4809      	ldr	r0, [pc, #36]	; (80157d0 <MX_USB_DEVICE_Init+0x54>)
 80157aa:	f7fb feb1 	bl	8011510 <USBD_CDC_RegisterInterface>
 80157ae:	4603      	mov	r3, r0
 80157b0:	2b00      	cmp	r3, #0
 80157b2:	d001      	beq.n	80157b8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80157b4:	f7ee fb02 	bl	8003dbc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80157b8:	4805      	ldr	r0, [pc, #20]	; (80157d0 <MX_USB_DEVICE_Init+0x54>)
 80157ba:	f7fb ffa6 	bl	801170a <USBD_Start>
 80157be:	4603      	mov	r3, r0
 80157c0:	2b00      	cmp	r3, #0
 80157c2:	d001      	beq.n	80157c8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80157c4:	f7ee fafa 	bl	8003dbc <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80157c8:	bf00      	nop
 80157ca:	bd80      	pop	{r7, pc}
 80157cc:	20000134 	.word	0x20000134
 80157d0:	20001364 	.word	0x20001364
 80157d4:	2000001c 	.word	0x2000001c
 80157d8:	20000120 	.word	0x20000120

080157dc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80157dc:	b580      	push	{r7, lr}
 80157de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80157e0:	2200      	movs	r2, #0
 80157e2:	4905      	ldr	r1, [pc, #20]	; (80157f8 <CDC_Init_FS+0x1c>)
 80157e4:	4805      	ldr	r0, [pc, #20]	; (80157fc <CDC_Init_FS+0x20>)
 80157e6:	f7fb fea8 	bl	801153a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80157ea:	4905      	ldr	r1, [pc, #20]	; (8015800 <CDC_Init_FS+0x24>)
 80157ec:	4803      	ldr	r0, [pc, #12]	; (80157fc <CDC_Init_FS+0x20>)
 80157ee:	f7fb fec2 	bl	8011576 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80157f2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80157f4:	4618      	mov	r0, r3
 80157f6:	bd80      	pop	{r7, pc}
 80157f8:	20001e34 	.word	0x20001e34
 80157fc:	20001364 	.word	0x20001364
 8015800:	20001634 	.word	0x20001634

08015804 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8015804:	b480      	push	{r7}
 8015806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8015808:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801580a:	4618      	mov	r0, r3
 801580c:	46bd      	mov	sp, r7
 801580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015812:	4770      	bx	lr

08015814 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8015814:	b480      	push	{r7}
 8015816:	b083      	sub	sp, #12
 8015818:	af00      	add	r7, sp, #0
 801581a:	4603      	mov	r3, r0
 801581c:	6039      	str	r1, [r7, #0]
 801581e:	71fb      	strb	r3, [r7, #7]
 8015820:	4613      	mov	r3, r2
 8015822:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8015824:	79fb      	ldrb	r3, [r7, #7]
 8015826:	2b23      	cmp	r3, #35	; 0x23
 8015828:	d84a      	bhi.n	80158c0 <CDC_Control_FS+0xac>
 801582a:	a201      	add	r2, pc, #4	; (adr r2, 8015830 <CDC_Control_FS+0x1c>)
 801582c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015830:	080158c1 	.word	0x080158c1
 8015834:	080158c1 	.word	0x080158c1
 8015838:	080158c1 	.word	0x080158c1
 801583c:	080158c1 	.word	0x080158c1
 8015840:	080158c1 	.word	0x080158c1
 8015844:	080158c1 	.word	0x080158c1
 8015848:	080158c1 	.word	0x080158c1
 801584c:	080158c1 	.word	0x080158c1
 8015850:	080158c1 	.word	0x080158c1
 8015854:	080158c1 	.word	0x080158c1
 8015858:	080158c1 	.word	0x080158c1
 801585c:	080158c1 	.word	0x080158c1
 8015860:	080158c1 	.word	0x080158c1
 8015864:	080158c1 	.word	0x080158c1
 8015868:	080158c1 	.word	0x080158c1
 801586c:	080158c1 	.word	0x080158c1
 8015870:	080158c1 	.word	0x080158c1
 8015874:	080158c1 	.word	0x080158c1
 8015878:	080158c1 	.word	0x080158c1
 801587c:	080158c1 	.word	0x080158c1
 8015880:	080158c1 	.word	0x080158c1
 8015884:	080158c1 	.word	0x080158c1
 8015888:	080158c1 	.word	0x080158c1
 801588c:	080158c1 	.word	0x080158c1
 8015890:	080158c1 	.word	0x080158c1
 8015894:	080158c1 	.word	0x080158c1
 8015898:	080158c1 	.word	0x080158c1
 801589c:	080158c1 	.word	0x080158c1
 80158a0:	080158c1 	.word	0x080158c1
 80158a4:	080158c1 	.word	0x080158c1
 80158a8:	080158c1 	.word	0x080158c1
 80158ac:	080158c1 	.word	0x080158c1
 80158b0:	080158c1 	.word	0x080158c1
 80158b4:	080158c1 	.word	0x080158c1
 80158b8:	080158c1 	.word	0x080158c1
 80158bc:	080158c1 	.word	0x080158c1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80158c0:	bf00      	nop
  }

  return (USBD_OK);
 80158c2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80158c4:	4618      	mov	r0, r3
 80158c6:	370c      	adds	r7, #12
 80158c8:	46bd      	mov	sp, r7
 80158ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158ce:	4770      	bx	lr

080158d0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80158d0:	b580      	push	{r7, lr}
 80158d2:	b082      	sub	sp, #8
 80158d4:	af00      	add	r7, sp, #0
 80158d6:	6078      	str	r0, [r7, #4]
 80158d8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80158da:	6879      	ldr	r1, [r7, #4]
 80158dc:	4805      	ldr	r0, [pc, #20]	; (80158f4 <CDC_Receive_FS+0x24>)
 80158de:	f7fb fe4a 	bl	8011576 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80158e2:	4804      	ldr	r0, [pc, #16]	; (80158f4 <CDC_Receive_FS+0x24>)
 80158e4:	f7fb fe90 	bl	8011608 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80158e8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80158ea:	4618      	mov	r0, r3
 80158ec:	3708      	adds	r7, #8
 80158ee:	46bd      	mov	sp, r7
 80158f0:	bd80      	pop	{r7, pc}
 80158f2:	bf00      	nop
 80158f4:	20001364 	.word	0x20001364

080158f8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80158f8:	b580      	push	{r7, lr}
 80158fa:	b084      	sub	sp, #16
 80158fc:	af00      	add	r7, sp, #0
 80158fe:	6078      	str	r0, [r7, #4]
 8015900:	460b      	mov	r3, r1
 8015902:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8015904:	2300      	movs	r3, #0
 8015906:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8015908:	4b0d      	ldr	r3, [pc, #52]	; (8015940 <CDC_Transmit_FS+0x48>)
 801590a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801590e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8015910:	68bb      	ldr	r3, [r7, #8]
 8015912:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8015916:	2b00      	cmp	r3, #0
 8015918:	d001      	beq.n	801591e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801591a:	2301      	movs	r3, #1
 801591c:	e00b      	b.n	8015936 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801591e:	887b      	ldrh	r3, [r7, #2]
 8015920:	461a      	mov	r2, r3
 8015922:	6879      	ldr	r1, [r7, #4]
 8015924:	4806      	ldr	r0, [pc, #24]	; (8015940 <CDC_Transmit_FS+0x48>)
 8015926:	f7fb fe08 	bl	801153a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801592a:	4805      	ldr	r0, [pc, #20]	; (8015940 <CDC_Transmit_FS+0x48>)
 801592c:	f7fb fe3c 	bl	80115a8 <USBD_CDC_TransmitPacket>
 8015930:	4603      	mov	r3, r0
 8015932:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8015934:	7bfb      	ldrb	r3, [r7, #15]
}
 8015936:	4618      	mov	r0, r3
 8015938:	3710      	adds	r7, #16
 801593a:	46bd      	mov	sp, r7
 801593c:	bd80      	pop	{r7, pc}
 801593e:	bf00      	nop
 8015940:	20001364 	.word	0x20001364

08015944 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8015944:	b480      	push	{r7}
 8015946:	b087      	sub	sp, #28
 8015948:	af00      	add	r7, sp, #0
 801594a:	60f8      	str	r0, [r7, #12]
 801594c:	60b9      	str	r1, [r7, #8]
 801594e:	4613      	mov	r3, r2
 8015950:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8015952:	2300      	movs	r3, #0
 8015954:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8015956:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801595a:	4618      	mov	r0, r3
 801595c:	371c      	adds	r7, #28
 801595e:	46bd      	mov	sp, r7
 8015960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015964:	4770      	bx	lr
	...

08015968 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015968:	b480      	push	{r7}
 801596a:	b083      	sub	sp, #12
 801596c:	af00      	add	r7, sp, #0
 801596e:	4603      	mov	r3, r0
 8015970:	6039      	str	r1, [r7, #0]
 8015972:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8015974:	683b      	ldr	r3, [r7, #0]
 8015976:	2212      	movs	r2, #18
 8015978:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801597a:	4b03      	ldr	r3, [pc, #12]	; (8015988 <USBD_FS_DeviceDescriptor+0x20>)
}
 801597c:	4618      	mov	r0, r3
 801597e:	370c      	adds	r7, #12
 8015980:	46bd      	mov	sp, r7
 8015982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015986:	4770      	bx	lr
 8015988:	20000150 	.word	0x20000150

0801598c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801598c:	b480      	push	{r7}
 801598e:	b083      	sub	sp, #12
 8015990:	af00      	add	r7, sp, #0
 8015992:	4603      	mov	r3, r0
 8015994:	6039      	str	r1, [r7, #0]
 8015996:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8015998:	683b      	ldr	r3, [r7, #0]
 801599a:	2204      	movs	r2, #4
 801599c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801599e:	4b03      	ldr	r3, [pc, #12]	; (80159ac <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80159a0:	4618      	mov	r0, r3
 80159a2:	370c      	adds	r7, #12
 80159a4:	46bd      	mov	sp, r7
 80159a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159aa:	4770      	bx	lr
 80159ac:	20000164 	.word	0x20000164

080159b0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80159b0:	b580      	push	{r7, lr}
 80159b2:	b082      	sub	sp, #8
 80159b4:	af00      	add	r7, sp, #0
 80159b6:	4603      	mov	r3, r0
 80159b8:	6039      	str	r1, [r7, #0]
 80159ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80159bc:	79fb      	ldrb	r3, [r7, #7]
 80159be:	2b00      	cmp	r3, #0
 80159c0:	d105      	bne.n	80159ce <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80159c2:	683a      	ldr	r2, [r7, #0]
 80159c4:	4907      	ldr	r1, [pc, #28]	; (80159e4 <USBD_FS_ProductStrDescriptor+0x34>)
 80159c6:	4808      	ldr	r0, [pc, #32]	; (80159e8 <USBD_FS_ProductStrDescriptor+0x38>)
 80159c8:	f7fc fed1 	bl	801276e <USBD_GetString>
 80159cc:	e004      	b.n	80159d8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80159ce:	683a      	ldr	r2, [r7, #0]
 80159d0:	4904      	ldr	r1, [pc, #16]	; (80159e4 <USBD_FS_ProductStrDescriptor+0x34>)
 80159d2:	4805      	ldr	r0, [pc, #20]	; (80159e8 <USBD_FS_ProductStrDescriptor+0x38>)
 80159d4:	f7fc fecb 	bl	801276e <USBD_GetString>
  }
  return USBD_StrDesc;
 80159d8:	4b02      	ldr	r3, [pc, #8]	; (80159e4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80159da:	4618      	mov	r0, r3
 80159dc:	3708      	adds	r7, #8
 80159de:	46bd      	mov	sp, r7
 80159e0:	bd80      	pop	{r7, pc}
 80159e2:	bf00      	nop
 80159e4:	20002634 	.word	0x20002634
 80159e8:	080195a8 	.word	0x080195a8

080159ec <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80159ec:	b580      	push	{r7, lr}
 80159ee:	b082      	sub	sp, #8
 80159f0:	af00      	add	r7, sp, #0
 80159f2:	4603      	mov	r3, r0
 80159f4:	6039      	str	r1, [r7, #0]
 80159f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80159f8:	683a      	ldr	r2, [r7, #0]
 80159fa:	4904      	ldr	r1, [pc, #16]	; (8015a0c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80159fc:	4804      	ldr	r0, [pc, #16]	; (8015a10 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80159fe:	f7fc feb6 	bl	801276e <USBD_GetString>
  return USBD_StrDesc;
 8015a02:	4b02      	ldr	r3, [pc, #8]	; (8015a0c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8015a04:	4618      	mov	r0, r3
 8015a06:	3708      	adds	r7, #8
 8015a08:	46bd      	mov	sp, r7
 8015a0a:	bd80      	pop	{r7, pc}
 8015a0c:	20002634 	.word	0x20002634
 8015a10:	080195c0 	.word	0x080195c0

08015a14 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015a14:	b580      	push	{r7, lr}
 8015a16:	b082      	sub	sp, #8
 8015a18:	af00      	add	r7, sp, #0
 8015a1a:	4603      	mov	r3, r0
 8015a1c:	6039      	str	r1, [r7, #0]
 8015a1e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8015a20:	683b      	ldr	r3, [r7, #0]
 8015a22:	221a      	movs	r2, #26
 8015a24:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8015a26:	f000 f843 	bl	8015ab0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8015a2a:	4b02      	ldr	r3, [pc, #8]	; (8015a34 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8015a2c:	4618      	mov	r0, r3
 8015a2e:	3708      	adds	r7, #8
 8015a30:	46bd      	mov	sp, r7
 8015a32:	bd80      	pop	{r7, pc}
 8015a34:	20000168 	.word	0x20000168

08015a38 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015a38:	b580      	push	{r7, lr}
 8015a3a:	b082      	sub	sp, #8
 8015a3c:	af00      	add	r7, sp, #0
 8015a3e:	4603      	mov	r3, r0
 8015a40:	6039      	str	r1, [r7, #0]
 8015a42:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8015a44:	79fb      	ldrb	r3, [r7, #7]
 8015a46:	2b00      	cmp	r3, #0
 8015a48:	d105      	bne.n	8015a56 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8015a4a:	683a      	ldr	r2, [r7, #0]
 8015a4c:	4907      	ldr	r1, [pc, #28]	; (8015a6c <USBD_FS_ConfigStrDescriptor+0x34>)
 8015a4e:	4808      	ldr	r0, [pc, #32]	; (8015a70 <USBD_FS_ConfigStrDescriptor+0x38>)
 8015a50:	f7fc fe8d 	bl	801276e <USBD_GetString>
 8015a54:	e004      	b.n	8015a60 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8015a56:	683a      	ldr	r2, [r7, #0]
 8015a58:	4904      	ldr	r1, [pc, #16]	; (8015a6c <USBD_FS_ConfigStrDescriptor+0x34>)
 8015a5a:	4805      	ldr	r0, [pc, #20]	; (8015a70 <USBD_FS_ConfigStrDescriptor+0x38>)
 8015a5c:	f7fc fe87 	bl	801276e <USBD_GetString>
  }
  return USBD_StrDesc;
 8015a60:	4b02      	ldr	r3, [pc, #8]	; (8015a6c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8015a62:	4618      	mov	r0, r3
 8015a64:	3708      	adds	r7, #8
 8015a66:	46bd      	mov	sp, r7
 8015a68:	bd80      	pop	{r7, pc}
 8015a6a:	bf00      	nop
 8015a6c:	20002634 	.word	0x20002634
 8015a70:	080195d4 	.word	0x080195d4

08015a74 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015a74:	b580      	push	{r7, lr}
 8015a76:	b082      	sub	sp, #8
 8015a78:	af00      	add	r7, sp, #0
 8015a7a:	4603      	mov	r3, r0
 8015a7c:	6039      	str	r1, [r7, #0]
 8015a7e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8015a80:	79fb      	ldrb	r3, [r7, #7]
 8015a82:	2b00      	cmp	r3, #0
 8015a84:	d105      	bne.n	8015a92 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8015a86:	683a      	ldr	r2, [r7, #0]
 8015a88:	4907      	ldr	r1, [pc, #28]	; (8015aa8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8015a8a:	4808      	ldr	r0, [pc, #32]	; (8015aac <USBD_FS_InterfaceStrDescriptor+0x38>)
 8015a8c:	f7fc fe6f 	bl	801276e <USBD_GetString>
 8015a90:	e004      	b.n	8015a9c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8015a92:	683a      	ldr	r2, [r7, #0]
 8015a94:	4904      	ldr	r1, [pc, #16]	; (8015aa8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8015a96:	4805      	ldr	r0, [pc, #20]	; (8015aac <USBD_FS_InterfaceStrDescriptor+0x38>)
 8015a98:	f7fc fe69 	bl	801276e <USBD_GetString>
  }
  return USBD_StrDesc;
 8015a9c:	4b02      	ldr	r3, [pc, #8]	; (8015aa8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8015a9e:	4618      	mov	r0, r3
 8015aa0:	3708      	adds	r7, #8
 8015aa2:	46bd      	mov	sp, r7
 8015aa4:	bd80      	pop	{r7, pc}
 8015aa6:	bf00      	nop
 8015aa8:	20002634 	.word	0x20002634
 8015aac:	080195e0 	.word	0x080195e0

08015ab0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8015ab0:	b580      	push	{r7, lr}
 8015ab2:	b084      	sub	sp, #16
 8015ab4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8015ab6:	4b0f      	ldr	r3, [pc, #60]	; (8015af4 <Get_SerialNum+0x44>)
 8015ab8:	681b      	ldr	r3, [r3, #0]
 8015aba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8015abc:	4b0e      	ldr	r3, [pc, #56]	; (8015af8 <Get_SerialNum+0x48>)
 8015abe:	681b      	ldr	r3, [r3, #0]
 8015ac0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8015ac2:	4b0e      	ldr	r3, [pc, #56]	; (8015afc <Get_SerialNum+0x4c>)
 8015ac4:	681b      	ldr	r3, [r3, #0]
 8015ac6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8015ac8:	68fa      	ldr	r2, [r7, #12]
 8015aca:	687b      	ldr	r3, [r7, #4]
 8015acc:	4413      	add	r3, r2
 8015ace:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8015ad0:	68fb      	ldr	r3, [r7, #12]
 8015ad2:	2b00      	cmp	r3, #0
 8015ad4:	d009      	beq.n	8015aea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8015ad6:	2208      	movs	r2, #8
 8015ad8:	4909      	ldr	r1, [pc, #36]	; (8015b00 <Get_SerialNum+0x50>)
 8015ada:	68f8      	ldr	r0, [r7, #12]
 8015adc:	f000 f814 	bl	8015b08 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8015ae0:	2204      	movs	r2, #4
 8015ae2:	4908      	ldr	r1, [pc, #32]	; (8015b04 <Get_SerialNum+0x54>)
 8015ae4:	68b8      	ldr	r0, [r7, #8]
 8015ae6:	f000 f80f 	bl	8015b08 <IntToUnicode>
  }
}
 8015aea:	bf00      	nop
 8015aec:	3710      	adds	r7, #16
 8015aee:	46bd      	mov	sp, r7
 8015af0:	bd80      	pop	{r7, pc}
 8015af2:	bf00      	nop
 8015af4:	1fff7590 	.word	0x1fff7590
 8015af8:	1fff7594 	.word	0x1fff7594
 8015afc:	1fff7598 	.word	0x1fff7598
 8015b00:	2000016a 	.word	0x2000016a
 8015b04:	2000017a 	.word	0x2000017a

08015b08 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8015b08:	b480      	push	{r7}
 8015b0a:	b087      	sub	sp, #28
 8015b0c:	af00      	add	r7, sp, #0
 8015b0e:	60f8      	str	r0, [r7, #12]
 8015b10:	60b9      	str	r1, [r7, #8]
 8015b12:	4613      	mov	r3, r2
 8015b14:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8015b16:	2300      	movs	r3, #0
 8015b18:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8015b1a:	2300      	movs	r3, #0
 8015b1c:	75fb      	strb	r3, [r7, #23]
 8015b1e:	e027      	b.n	8015b70 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8015b20:	68fb      	ldr	r3, [r7, #12]
 8015b22:	0f1b      	lsrs	r3, r3, #28
 8015b24:	2b09      	cmp	r3, #9
 8015b26:	d80b      	bhi.n	8015b40 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8015b28:	68fb      	ldr	r3, [r7, #12]
 8015b2a:	0f1b      	lsrs	r3, r3, #28
 8015b2c:	b2da      	uxtb	r2, r3
 8015b2e:	7dfb      	ldrb	r3, [r7, #23]
 8015b30:	005b      	lsls	r3, r3, #1
 8015b32:	4619      	mov	r1, r3
 8015b34:	68bb      	ldr	r3, [r7, #8]
 8015b36:	440b      	add	r3, r1
 8015b38:	3230      	adds	r2, #48	; 0x30
 8015b3a:	b2d2      	uxtb	r2, r2
 8015b3c:	701a      	strb	r2, [r3, #0]
 8015b3e:	e00a      	b.n	8015b56 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8015b40:	68fb      	ldr	r3, [r7, #12]
 8015b42:	0f1b      	lsrs	r3, r3, #28
 8015b44:	b2da      	uxtb	r2, r3
 8015b46:	7dfb      	ldrb	r3, [r7, #23]
 8015b48:	005b      	lsls	r3, r3, #1
 8015b4a:	4619      	mov	r1, r3
 8015b4c:	68bb      	ldr	r3, [r7, #8]
 8015b4e:	440b      	add	r3, r1
 8015b50:	3237      	adds	r2, #55	; 0x37
 8015b52:	b2d2      	uxtb	r2, r2
 8015b54:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8015b56:	68fb      	ldr	r3, [r7, #12]
 8015b58:	011b      	lsls	r3, r3, #4
 8015b5a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8015b5c:	7dfb      	ldrb	r3, [r7, #23]
 8015b5e:	005b      	lsls	r3, r3, #1
 8015b60:	3301      	adds	r3, #1
 8015b62:	68ba      	ldr	r2, [r7, #8]
 8015b64:	4413      	add	r3, r2
 8015b66:	2200      	movs	r2, #0
 8015b68:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8015b6a:	7dfb      	ldrb	r3, [r7, #23]
 8015b6c:	3301      	adds	r3, #1
 8015b6e:	75fb      	strb	r3, [r7, #23]
 8015b70:	7dfa      	ldrb	r2, [r7, #23]
 8015b72:	79fb      	ldrb	r3, [r7, #7]
 8015b74:	429a      	cmp	r2, r3
 8015b76:	d3d3      	bcc.n	8015b20 <IntToUnicode+0x18>
  }
}
 8015b78:	bf00      	nop
 8015b7a:	bf00      	nop
 8015b7c:	371c      	adds	r7, #28
 8015b7e:	46bd      	mov	sp, r7
 8015b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b84:	4770      	bx	lr
	...

08015b88 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8015b88:	b580      	push	{r7, lr}
 8015b8a:	b0b0      	sub	sp, #192	; 0xc0
 8015b8c:	af00      	add	r7, sp, #0
 8015b8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8015b90:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8015b94:	2200      	movs	r2, #0
 8015b96:	601a      	str	r2, [r3, #0]
 8015b98:	605a      	str	r2, [r3, #4]
 8015b9a:	609a      	str	r2, [r3, #8]
 8015b9c:	60da      	str	r2, [r3, #12]
 8015b9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8015ba0:	f107 0318 	add.w	r3, r7, #24
 8015ba4:	2294      	movs	r2, #148	; 0x94
 8015ba6:	2100      	movs	r1, #0
 8015ba8:	4618      	mov	r0, r3
 8015baa:	f000 fc0b 	bl	80163c4 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8015bae:	687b      	ldr	r3, [r7, #4]
 8015bb0:	681b      	ldr	r3, [r3, #0]
 8015bb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8015bb6:	d163      	bne.n	8015c80 <HAL_PCD_MspInit+0xf8>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8015bb8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8015bbc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8015bbe:	2300      	movs	r3, #0
 8015bc0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8015bc4:	f107 0318 	add.w	r3, r7, #24
 8015bc8:	4618      	mov	r0, r3
 8015bca:	f7f3 fc29 	bl	8009420 <HAL_RCCEx_PeriphCLKConfig>
 8015bce:	4603      	mov	r3, r0
 8015bd0:	2b00      	cmp	r3, #0
 8015bd2:	d001      	beq.n	8015bd8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8015bd4:	f7ee f8f2 	bl	8003dbc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8015bd8:	4b2b      	ldr	r3, [pc, #172]	; (8015c88 <HAL_PCD_MspInit+0x100>)
 8015bda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8015bdc:	4a2a      	ldr	r2, [pc, #168]	; (8015c88 <HAL_PCD_MspInit+0x100>)
 8015bde:	f043 0301 	orr.w	r3, r3, #1
 8015be2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8015be4:	4b28      	ldr	r3, [pc, #160]	; (8015c88 <HAL_PCD_MspInit+0x100>)
 8015be6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8015be8:	f003 0301 	and.w	r3, r3, #1
 8015bec:	617b      	str	r3, [r7, #20]
 8015bee:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8015bf0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8015bf4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015bf8:	2302      	movs	r3, #2
 8015bfa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015bfe:	2300      	movs	r3, #0
 8015c00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015c04:	2303      	movs	r3, #3
 8015c06:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8015c0a:	230a      	movs	r3, #10
 8015c0c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015c10:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8015c14:	4619      	mov	r1, r3
 8015c16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8015c1a:	f7ef fde1 	bl	80057e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8015c1e:	4b1a      	ldr	r3, [pc, #104]	; (8015c88 <HAL_PCD_MspInit+0x100>)
 8015c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8015c22:	4a19      	ldr	r2, [pc, #100]	; (8015c88 <HAL_PCD_MspInit+0x100>)
 8015c24:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8015c28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8015c2a:	4b17      	ldr	r3, [pc, #92]	; (8015c88 <HAL_PCD_MspInit+0x100>)
 8015c2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8015c2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8015c32:	613b      	str	r3, [r7, #16]
 8015c34:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8015c36:	4b14      	ldr	r3, [pc, #80]	; (8015c88 <HAL_PCD_MspInit+0x100>)
 8015c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8015c3e:	2b00      	cmp	r3, #0
 8015c40:	d114      	bne.n	8015c6c <HAL_PCD_MspInit+0xe4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8015c42:	4b11      	ldr	r3, [pc, #68]	; (8015c88 <HAL_PCD_MspInit+0x100>)
 8015c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015c46:	4a10      	ldr	r2, [pc, #64]	; (8015c88 <HAL_PCD_MspInit+0x100>)
 8015c48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8015c4c:	6593      	str	r3, [r2, #88]	; 0x58
 8015c4e:	4b0e      	ldr	r3, [pc, #56]	; (8015c88 <HAL_PCD_MspInit+0x100>)
 8015c50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8015c56:	60fb      	str	r3, [r7, #12]
 8015c58:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8015c5a:	f7f2 fccd 	bl	80085f8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8015c5e:	4b0a      	ldr	r3, [pc, #40]	; (8015c88 <HAL_PCD_MspInit+0x100>)
 8015c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015c62:	4a09      	ldr	r2, [pc, #36]	; (8015c88 <HAL_PCD_MspInit+0x100>)
 8015c64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8015c68:	6593      	str	r3, [r2, #88]	; 0x58
 8015c6a:	e001      	b.n	8015c70 <HAL_PCD_MspInit+0xe8>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8015c6c:	f7f2 fcc4 	bl	80085f8 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8015c70:	2200      	movs	r2, #0
 8015c72:	2100      	movs	r1, #0
 8015c74:	2043      	movs	r0, #67	; 0x43
 8015c76:	f7ef fcc2 	bl	80055fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8015c7a:	2043      	movs	r0, #67	; 0x43
 8015c7c:	f7ef fcdb 	bl	8005636 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8015c80:	bf00      	nop
 8015c82:	37c0      	adds	r7, #192	; 0xc0
 8015c84:	46bd      	mov	sp, r7
 8015c86:	bd80      	pop	{r7, pc}
 8015c88:	40021000 	.word	0x40021000

08015c8c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015c8c:	b580      	push	{r7, lr}
 8015c8e:	b082      	sub	sp, #8
 8015c90:	af00      	add	r7, sp, #0
 8015c92:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8015c94:	687b      	ldr	r3, [r7, #4]
 8015c96:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8015c9a:	687b      	ldr	r3, [r7, #4]
 8015c9c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8015ca0:	4619      	mov	r1, r3
 8015ca2:	4610      	mov	r0, r2
 8015ca4:	f7fb fd7c 	bl	80117a0 <USBD_LL_SetupStage>
}
 8015ca8:	bf00      	nop
 8015caa:	3708      	adds	r7, #8
 8015cac:	46bd      	mov	sp, r7
 8015cae:	bd80      	pop	{r7, pc}

08015cb0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015cb0:	b580      	push	{r7, lr}
 8015cb2:	b082      	sub	sp, #8
 8015cb4:	af00      	add	r7, sp, #0
 8015cb6:	6078      	str	r0, [r7, #4]
 8015cb8:	460b      	mov	r3, r1
 8015cba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8015cbc:	687b      	ldr	r3, [r7, #4]
 8015cbe:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8015cc2:	78fa      	ldrb	r2, [r7, #3]
 8015cc4:	6879      	ldr	r1, [r7, #4]
 8015cc6:	4613      	mov	r3, r2
 8015cc8:	00db      	lsls	r3, r3, #3
 8015cca:	4413      	add	r3, r2
 8015ccc:	009b      	lsls	r3, r3, #2
 8015cce:	440b      	add	r3, r1
 8015cd0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8015cd4:	681a      	ldr	r2, [r3, #0]
 8015cd6:	78fb      	ldrb	r3, [r7, #3]
 8015cd8:	4619      	mov	r1, r3
 8015cda:	f7fb fdb6 	bl	801184a <USBD_LL_DataOutStage>
}
 8015cde:	bf00      	nop
 8015ce0:	3708      	adds	r7, #8
 8015ce2:	46bd      	mov	sp, r7
 8015ce4:	bd80      	pop	{r7, pc}

08015ce6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015ce6:	b580      	push	{r7, lr}
 8015ce8:	b082      	sub	sp, #8
 8015cea:	af00      	add	r7, sp, #0
 8015cec:	6078      	str	r0, [r7, #4]
 8015cee:	460b      	mov	r3, r1
 8015cf0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8015cf2:	687b      	ldr	r3, [r7, #4]
 8015cf4:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8015cf8:	78fa      	ldrb	r2, [r7, #3]
 8015cfa:	6879      	ldr	r1, [r7, #4]
 8015cfc:	4613      	mov	r3, r2
 8015cfe:	00db      	lsls	r3, r3, #3
 8015d00:	4413      	add	r3, r2
 8015d02:	009b      	lsls	r3, r3, #2
 8015d04:	440b      	add	r3, r1
 8015d06:	334c      	adds	r3, #76	; 0x4c
 8015d08:	681a      	ldr	r2, [r3, #0]
 8015d0a:	78fb      	ldrb	r3, [r7, #3]
 8015d0c:	4619      	mov	r1, r3
 8015d0e:	f7fb fdff 	bl	8011910 <USBD_LL_DataInStage>
}
 8015d12:	bf00      	nop
 8015d14:	3708      	adds	r7, #8
 8015d16:	46bd      	mov	sp, r7
 8015d18:	bd80      	pop	{r7, pc}

08015d1a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015d1a:	b580      	push	{r7, lr}
 8015d1c:	b082      	sub	sp, #8
 8015d1e:	af00      	add	r7, sp, #0
 8015d20:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8015d22:	687b      	ldr	r3, [r7, #4]
 8015d24:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8015d28:	4618      	mov	r0, r3
 8015d2a:	f7fb ff13 	bl	8011b54 <USBD_LL_SOF>
}
 8015d2e:	bf00      	nop
 8015d30:	3708      	adds	r7, #8
 8015d32:	46bd      	mov	sp, r7
 8015d34:	bd80      	pop	{r7, pc}

08015d36 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015d36:	b580      	push	{r7, lr}
 8015d38:	b084      	sub	sp, #16
 8015d3a:	af00      	add	r7, sp, #0
 8015d3c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8015d3e:	2301      	movs	r3, #1
 8015d40:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8015d42:	687b      	ldr	r3, [r7, #4]
 8015d44:	68db      	ldr	r3, [r3, #12]
 8015d46:	2b02      	cmp	r3, #2
 8015d48:	d001      	beq.n	8015d4e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8015d4a:	f7ee f837 	bl	8003dbc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8015d4e:	687b      	ldr	r3, [r7, #4]
 8015d50:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8015d54:	7bfa      	ldrb	r2, [r7, #15]
 8015d56:	4611      	mov	r1, r2
 8015d58:	4618      	mov	r0, r3
 8015d5a:	f7fb febd 	bl	8011ad8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8015d5e:	687b      	ldr	r3, [r7, #4]
 8015d60:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8015d64:	4618      	mov	r0, r3
 8015d66:	f7fb fe69 	bl	8011a3c <USBD_LL_Reset>
}
 8015d6a:	bf00      	nop
 8015d6c:	3710      	adds	r7, #16
 8015d6e:	46bd      	mov	sp, r7
 8015d70:	bd80      	pop	{r7, pc}
	...

08015d74 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015d74:	b580      	push	{r7, lr}
 8015d76:	b082      	sub	sp, #8
 8015d78:	af00      	add	r7, sp, #0
 8015d7a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8015d7c:	687b      	ldr	r3, [r7, #4]
 8015d7e:	681b      	ldr	r3, [r3, #0]
 8015d80:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8015d84:	681b      	ldr	r3, [r3, #0]
 8015d86:	687a      	ldr	r2, [r7, #4]
 8015d88:	6812      	ldr	r2, [r2, #0]
 8015d8a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8015d8e:	f043 0301 	orr.w	r3, r3, #1
 8015d92:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8015d94:	687b      	ldr	r3, [r7, #4]
 8015d96:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8015d9a:	4618      	mov	r0, r3
 8015d9c:	f7fb feac 	bl	8011af8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	6a1b      	ldr	r3, [r3, #32]
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	d005      	beq.n	8015db4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8015da8:	4b04      	ldr	r3, [pc, #16]	; (8015dbc <HAL_PCD_SuspendCallback+0x48>)
 8015daa:	691b      	ldr	r3, [r3, #16]
 8015dac:	4a03      	ldr	r2, [pc, #12]	; (8015dbc <HAL_PCD_SuspendCallback+0x48>)
 8015dae:	f043 0306 	orr.w	r3, r3, #6
 8015db2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8015db4:	bf00      	nop
 8015db6:	3708      	adds	r7, #8
 8015db8:	46bd      	mov	sp, r7
 8015dba:	bd80      	pop	{r7, pc}
 8015dbc:	e000ed00 	.word	0xe000ed00

08015dc0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015dc0:	b580      	push	{r7, lr}
 8015dc2:	b082      	sub	sp, #8
 8015dc4:	af00      	add	r7, sp, #0
 8015dc6:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	681b      	ldr	r3, [r3, #0]
 8015dcc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8015dd0:	681b      	ldr	r3, [r3, #0]
 8015dd2:	687a      	ldr	r2, [r7, #4]
 8015dd4:	6812      	ldr	r2, [r2, #0]
 8015dd6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8015dda:	f023 0301 	bic.w	r3, r3, #1
 8015dde:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8015de0:	687b      	ldr	r3, [r7, #4]
 8015de2:	6a1b      	ldr	r3, [r3, #32]
 8015de4:	2b00      	cmp	r3, #0
 8015de6:	d007      	beq.n	8015df8 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8015de8:	4b08      	ldr	r3, [pc, #32]	; (8015e0c <HAL_PCD_ResumeCallback+0x4c>)
 8015dea:	691b      	ldr	r3, [r3, #16]
 8015dec:	4a07      	ldr	r2, [pc, #28]	; (8015e0c <HAL_PCD_ResumeCallback+0x4c>)
 8015dee:	f023 0306 	bic.w	r3, r3, #6
 8015df2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8015df4:	f000 faa6 	bl	8016344 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8015df8:	687b      	ldr	r3, [r7, #4]
 8015dfa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8015dfe:	4618      	mov	r0, r3
 8015e00:	f7fb fe90 	bl	8011b24 <USBD_LL_Resume>
}
 8015e04:	bf00      	nop
 8015e06:	3708      	adds	r7, #8
 8015e08:	46bd      	mov	sp, r7
 8015e0a:	bd80      	pop	{r7, pc}
 8015e0c:	e000ed00 	.word	0xe000ed00

08015e10 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015e10:	b580      	push	{r7, lr}
 8015e12:	b082      	sub	sp, #8
 8015e14:	af00      	add	r7, sp, #0
 8015e16:	6078      	str	r0, [r7, #4]
 8015e18:	460b      	mov	r3, r1
 8015e1a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8015e1c:	687b      	ldr	r3, [r7, #4]
 8015e1e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8015e22:	78fa      	ldrb	r2, [r7, #3]
 8015e24:	4611      	mov	r1, r2
 8015e26:	4618      	mov	r0, r3
 8015e28:	f7fb fedc 	bl	8011be4 <USBD_LL_IsoOUTIncomplete>
}
 8015e2c:	bf00      	nop
 8015e2e:	3708      	adds	r7, #8
 8015e30:	46bd      	mov	sp, r7
 8015e32:	bd80      	pop	{r7, pc}

08015e34 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015e34:	b580      	push	{r7, lr}
 8015e36:	b082      	sub	sp, #8
 8015e38:	af00      	add	r7, sp, #0
 8015e3a:	6078      	str	r0, [r7, #4]
 8015e3c:	460b      	mov	r3, r1
 8015e3e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8015e40:	687b      	ldr	r3, [r7, #4]
 8015e42:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8015e46:	78fa      	ldrb	r2, [r7, #3]
 8015e48:	4611      	mov	r1, r2
 8015e4a:	4618      	mov	r0, r3
 8015e4c:	f7fb fea4 	bl	8011b98 <USBD_LL_IsoINIncomplete>
}
 8015e50:	bf00      	nop
 8015e52:	3708      	adds	r7, #8
 8015e54:	46bd      	mov	sp, r7
 8015e56:	bd80      	pop	{r7, pc}

08015e58 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015e58:	b580      	push	{r7, lr}
 8015e5a:	b082      	sub	sp, #8
 8015e5c:	af00      	add	r7, sp, #0
 8015e5e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8015e60:	687b      	ldr	r3, [r7, #4]
 8015e62:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8015e66:	4618      	mov	r0, r3
 8015e68:	f7fb fee2 	bl	8011c30 <USBD_LL_DevConnected>
}
 8015e6c:	bf00      	nop
 8015e6e:	3708      	adds	r7, #8
 8015e70:	46bd      	mov	sp, r7
 8015e72:	bd80      	pop	{r7, pc}

08015e74 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015e74:	b580      	push	{r7, lr}
 8015e76:	b082      	sub	sp, #8
 8015e78:	af00      	add	r7, sp, #0
 8015e7a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8015e7c:	687b      	ldr	r3, [r7, #4]
 8015e7e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8015e82:	4618      	mov	r0, r3
 8015e84:	f7fb fedf 	bl	8011c46 <USBD_LL_DevDisconnected>
}
 8015e88:	bf00      	nop
 8015e8a:	3708      	adds	r7, #8
 8015e8c:	46bd      	mov	sp, r7
 8015e8e:	bd80      	pop	{r7, pc}

08015e90 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8015e90:	b580      	push	{r7, lr}
 8015e92:	b082      	sub	sp, #8
 8015e94:	af00      	add	r7, sp, #0
 8015e96:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8015e98:	687b      	ldr	r3, [r7, #4]
 8015e9a:	781b      	ldrb	r3, [r3, #0]
 8015e9c:	2b00      	cmp	r3, #0
 8015e9e:	d139      	bne.n	8015f14 <USBD_LL_Init+0x84>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8015ea0:	4a1f      	ldr	r2, [pc, #124]	; (8015f20 <USBD_LL_Init+0x90>)
 8015ea2:	687b      	ldr	r3, [r7, #4]
 8015ea4:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	4a1d      	ldr	r2, [pc, #116]	; (8015f20 <USBD_LL_Init+0x90>)
 8015eac:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8015eb0:	4b1b      	ldr	r3, [pc, #108]	; (8015f20 <USBD_LL_Init+0x90>)
 8015eb2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8015eb6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8015eb8:	4b19      	ldr	r3, [pc, #100]	; (8015f20 <USBD_LL_Init+0x90>)
 8015eba:	2206      	movs	r2, #6
 8015ebc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8015ebe:	4b18      	ldr	r3, [pc, #96]	; (8015f20 <USBD_LL_Init+0x90>)
 8015ec0:	2202      	movs	r2, #2
 8015ec2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8015ec4:	4b16      	ldr	r3, [pc, #88]	; (8015f20 <USBD_LL_Init+0x90>)
 8015ec6:	2200      	movs	r2, #0
 8015ec8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8015eca:	4b15      	ldr	r3, [pc, #84]	; (8015f20 <USBD_LL_Init+0x90>)
 8015ecc:	2200      	movs	r2, #0
 8015ece:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8015ed0:	4b13      	ldr	r3, [pc, #76]	; (8015f20 <USBD_LL_Init+0x90>)
 8015ed2:	2200      	movs	r2, #0
 8015ed4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8015ed6:	4b12      	ldr	r3, [pc, #72]	; (8015f20 <USBD_LL_Init+0x90>)
 8015ed8:	2200      	movs	r2, #0
 8015eda:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8015edc:	4b10      	ldr	r3, [pc, #64]	; (8015f20 <USBD_LL_Init+0x90>)
 8015ede:	2200      	movs	r2, #0
 8015ee0:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8015ee2:	4b0f      	ldr	r3, [pc, #60]	; (8015f20 <USBD_LL_Init+0x90>)
 8015ee4:	2200      	movs	r2, #0
 8015ee6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8015ee8:	480d      	ldr	r0, [pc, #52]	; (8015f20 <USBD_LL_Init+0x90>)
 8015eea:	f7f1 f8f6 	bl	80070da <HAL_PCD_Init>
 8015eee:	4603      	mov	r3, r0
 8015ef0:	2b00      	cmp	r3, #0
 8015ef2:	d001      	beq.n	8015ef8 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 8015ef4:	f7ed ff62 	bl	8003dbc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8015ef8:	2180      	movs	r1, #128	; 0x80
 8015efa:	4809      	ldr	r0, [pc, #36]	; (8015f20 <USBD_LL_Init+0x90>)
 8015efc:	f7f2 fa77 	bl	80083ee <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8015f00:	2240      	movs	r2, #64	; 0x40
 8015f02:	2100      	movs	r1, #0
 8015f04:	4806      	ldr	r0, [pc, #24]	; (8015f20 <USBD_LL_Init+0x90>)
 8015f06:	f7f2 fa2b 	bl	8008360 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8015f0a:	2280      	movs	r2, #128	; 0x80
 8015f0c:	2101      	movs	r1, #1
 8015f0e:	4804      	ldr	r0, [pc, #16]	; (8015f20 <USBD_LL_Init+0x90>)
 8015f10:	f7f2 fa26 	bl	8008360 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8015f14:	2300      	movs	r3, #0
}
 8015f16:	4618      	mov	r0, r3
 8015f18:	3708      	adds	r7, #8
 8015f1a:	46bd      	mov	sp, r7
 8015f1c:	bd80      	pop	{r7, pc}
 8015f1e:	bf00      	nop
 8015f20:	20002834 	.word	0x20002834

08015f24 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8015f24:	b580      	push	{r7, lr}
 8015f26:	b084      	sub	sp, #16
 8015f28:	af00      	add	r7, sp, #0
 8015f2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015f2c:	2300      	movs	r3, #0
 8015f2e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015f30:	2300      	movs	r3, #0
 8015f32:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8015f34:	687b      	ldr	r3, [r7, #4]
 8015f36:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015f3a:	4618      	mov	r0, r3
 8015f3c:	f7f1 f9f1 	bl	8007322 <HAL_PCD_Start>
 8015f40:	4603      	mov	r3, r0
 8015f42:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8015f44:	7bbb      	ldrb	r3, [r7, #14]
 8015f46:	2b03      	cmp	r3, #3
 8015f48:	d816      	bhi.n	8015f78 <USBD_LL_Start+0x54>
 8015f4a:	a201      	add	r2, pc, #4	; (adr r2, 8015f50 <USBD_LL_Start+0x2c>)
 8015f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015f50:	08015f61 	.word	0x08015f61
 8015f54:	08015f67 	.word	0x08015f67
 8015f58:	08015f6d 	.word	0x08015f6d
 8015f5c:	08015f73 	.word	0x08015f73
    case HAL_OK :
      usb_status = USBD_OK;
 8015f60:	2300      	movs	r3, #0
 8015f62:	73fb      	strb	r3, [r7, #15]
    break;
 8015f64:	e00b      	b.n	8015f7e <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8015f66:	2303      	movs	r3, #3
 8015f68:	73fb      	strb	r3, [r7, #15]
    break;
 8015f6a:	e008      	b.n	8015f7e <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8015f6c:	2301      	movs	r3, #1
 8015f6e:	73fb      	strb	r3, [r7, #15]
    break;
 8015f70:	e005      	b.n	8015f7e <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8015f72:	2303      	movs	r3, #3
 8015f74:	73fb      	strb	r3, [r7, #15]
    break;
 8015f76:	e002      	b.n	8015f7e <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8015f78:	2303      	movs	r3, #3
 8015f7a:	73fb      	strb	r3, [r7, #15]
    break;
 8015f7c:	bf00      	nop
  }
  return usb_status;
 8015f7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015f80:	4618      	mov	r0, r3
 8015f82:	3710      	adds	r7, #16
 8015f84:	46bd      	mov	sp, r7
 8015f86:	bd80      	pop	{r7, pc}

08015f88 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8015f88:	b580      	push	{r7, lr}
 8015f8a:	b084      	sub	sp, #16
 8015f8c:	af00      	add	r7, sp, #0
 8015f8e:	6078      	str	r0, [r7, #4]
 8015f90:	4608      	mov	r0, r1
 8015f92:	4611      	mov	r1, r2
 8015f94:	461a      	mov	r2, r3
 8015f96:	4603      	mov	r3, r0
 8015f98:	70fb      	strb	r3, [r7, #3]
 8015f9a:	460b      	mov	r3, r1
 8015f9c:	70bb      	strb	r3, [r7, #2]
 8015f9e:	4613      	mov	r3, r2
 8015fa0:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015fa2:	2300      	movs	r3, #0
 8015fa4:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015fa6:	2300      	movs	r3, #0
 8015fa8:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8015faa:	687b      	ldr	r3, [r7, #4]
 8015fac:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015fb0:	78bb      	ldrb	r3, [r7, #2]
 8015fb2:	883a      	ldrh	r2, [r7, #0]
 8015fb4:	78f9      	ldrb	r1, [r7, #3]
 8015fb6:	f7f1 fe9b 	bl	8007cf0 <HAL_PCD_EP_Open>
 8015fba:	4603      	mov	r3, r0
 8015fbc:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8015fbe:	7bbb      	ldrb	r3, [r7, #14]
 8015fc0:	2b03      	cmp	r3, #3
 8015fc2:	d817      	bhi.n	8015ff4 <USBD_LL_OpenEP+0x6c>
 8015fc4:	a201      	add	r2, pc, #4	; (adr r2, 8015fcc <USBD_LL_OpenEP+0x44>)
 8015fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015fca:	bf00      	nop
 8015fcc:	08015fdd 	.word	0x08015fdd
 8015fd0:	08015fe3 	.word	0x08015fe3
 8015fd4:	08015fe9 	.word	0x08015fe9
 8015fd8:	08015fef 	.word	0x08015fef
    case HAL_OK :
      usb_status = USBD_OK;
 8015fdc:	2300      	movs	r3, #0
 8015fde:	73fb      	strb	r3, [r7, #15]
    break;
 8015fe0:	e00b      	b.n	8015ffa <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8015fe2:	2303      	movs	r3, #3
 8015fe4:	73fb      	strb	r3, [r7, #15]
    break;
 8015fe6:	e008      	b.n	8015ffa <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8015fe8:	2301      	movs	r3, #1
 8015fea:	73fb      	strb	r3, [r7, #15]
    break;
 8015fec:	e005      	b.n	8015ffa <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8015fee:	2303      	movs	r3, #3
 8015ff0:	73fb      	strb	r3, [r7, #15]
    break;
 8015ff2:	e002      	b.n	8015ffa <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8015ff4:	2303      	movs	r3, #3
 8015ff6:	73fb      	strb	r3, [r7, #15]
    break;
 8015ff8:	bf00      	nop
  }
  return usb_status;
 8015ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8015ffc:	4618      	mov	r0, r3
 8015ffe:	3710      	adds	r7, #16
 8016000:	46bd      	mov	sp, r7
 8016002:	bd80      	pop	{r7, pc}

08016004 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016004:	b580      	push	{r7, lr}
 8016006:	b084      	sub	sp, #16
 8016008:	af00      	add	r7, sp, #0
 801600a:	6078      	str	r0, [r7, #4]
 801600c:	460b      	mov	r3, r1
 801600e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016010:	2300      	movs	r3, #0
 8016012:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016014:	2300      	movs	r3, #0
 8016016:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8016018:	687b      	ldr	r3, [r7, #4]
 801601a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801601e:	78fa      	ldrb	r2, [r7, #3]
 8016020:	4611      	mov	r1, r2
 8016022:	4618      	mov	r0, r3
 8016024:	f7f1 fecc 	bl	8007dc0 <HAL_PCD_EP_Close>
 8016028:	4603      	mov	r3, r0
 801602a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801602c:	7bbb      	ldrb	r3, [r7, #14]
 801602e:	2b03      	cmp	r3, #3
 8016030:	d816      	bhi.n	8016060 <USBD_LL_CloseEP+0x5c>
 8016032:	a201      	add	r2, pc, #4	; (adr r2, 8016038 <USBD_LL_CloseEP+0x34>)
 8016034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016038:	08016049 	.word	0x08016049
 801603c:	0801604f 	.word	0x0801604f
 8016040:	08016055 	.word	0x08016055
 8016044:	0801605b 	.word	0x0801605b
    case HAL_OK :
      usb_status = USBD_OK;
 8016048:	2300      	movs	r3, #0
 801604a:	73fb      	strb	r3, [r7, #15]
    break;
 801604c:	e00b      	b.n	8016066 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801604e:	2303      	movs	r3, #3
 8016050:	73fb      	strb	r3, [r7, #15]
    break;
 8016052:	e008      	b.n	8016066 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8016054:	2301      	movs	r3, #1
 8016056:	73fb      	strb	r3, [r7, #15]
    break;
 8016058:	e005      	b.n	8016066 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801605a:	2303      	movs	r3, #3
 801605c:	73fb      	strb	r3, [r7, #15]
    break;
 801605e:	e002      	b.n	8016066 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8016060:	2303      	movs	r3, #3
 8016062:	73fb      	strb	r3, [r7, #15]
    break;
 8016064:	bf00      	nop
  }
  return usb_status;
 8016066:	7bfb      	ldrb	r3, [r7, #15]
}
 8016068:	4618      	mov	r0, r3
 801606a:	3710      	adds	r7, #16
 801606c:	46bd      	mov	sp, r7
 801606e:	bd80      	pop	{r7, pc}

08016070 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016070:	b580      	push	{r7, lr}
 8016072:	b084      	sub	sp, #16
 8016074:	af00      	add	r7, sp, #0
 8016076:	6078      	str	r0, [r7, #4]
 8016078:	460b      	mov	r3, r1
 801607a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801607c:	2300      	movs	r3, #0
 801607e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016080:	2300      	movs	r3, #0
 8016082:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8016084:	687b      	ldr	r3, [r7, #4]
 8016086:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801608a:	78fa      	ldrb	r2, [r7, #3]
 801608c:	4611      	mov	r1, r2
 801608e:	4618      	mov	r0, r3
 8016090:	f7f1 ff73 	bl	8007f7a <HAL_PCD_EP_SetStall>
 8016094:	4603      	mov	r3, r0
 8016096:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8016098:	7bbb      	ldrb	r3, [r7, #14]
 801609a:	2b03      	cmp	r3, #3
 801609c:	d816      	bhi.n	80160cc <USBD_LL_StallEP+0x5c>
 801609e:	a201      	add	r2, pc, #4	; (adr r2, 80160a4 <USBD_LL_StallEP+0x34>)
 80160a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80160a4:	080160b5 	.word	0x080160b5
 80160a8:	080160bb 	.word	0x080160bb
 80160ac:	080160c1 	.word	0x080160c1
 80160b0:	080160c7 	.word	0x080160c7
    case HAL_OK :
      usb_status = USBD_OK;
 80160b4:	2300      	movs	r3, #0
 80160b6:	73fb      	strb	r3, [r7, #15]
    break;
 80160b8:	e00b      	b.n	80160d2 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80160ba:	2303      	movs	r3, #3
 80160bc:	73fb      	strb	r3, [r7, #15]
    break;
 80160be:	e008      	b.n	80160d2 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80160c0:	2301      	movs	r3, #1
 80160c2:	73fb      	strb	r3, [r7, #15]
    break;
 80160c4:	e005      	b.n	80160d2 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80160c6:	2303      	movs	r3, #3
 80160c8:	73fb      	strb	r3, [r7, #15]
    break;
 80160ca:	e002      	b.n	80160d2 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80160cc:	2303      	movs	r3, #3
 80160ce:	73fb      	strb	r3, [r7, #15]
    break;
 80160d0:	bf00      	nop
  }
  return usb_status;
 80160d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80160d4:	4618      	mov	r0, r3
 80160d6:	3710      	adds	r7, #16
 80160d8:	46bd      	mov	sp, r7
 80160da:	bd80      	pop	{r7, pc}

080160dc <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80160dc:	b580      	push	{r7, lr}
 80160de:	b084      	sub	sp, #16
 80160e0:	af00      	add	r7, sp, #0
 80160e2:	6078      	str	r0, [r7, #4]
 80160e4:	460b      	mov	r3, r1
 80160e6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80160e8:	2300      	movs	r3, #0
 80160ea:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80160ec:	2300      	movs	r3, #0
 80160ee:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80160f0:	687b      	ldr	r3, [r7, #4]
 80160f2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80160f6:	78fa      	ldrb	r2, [r7, #3]
 80160f8:	4611      	mov	r1, r2
 80160fa:	4618      	mov	r0, r3
 80160fc:	f7f1 ff9f 	bl	800803e <HAL_PCD_EP_ClrStall>
 8016100:	4603      	mov	r3, r0
 8016102:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8016104:	7bbb      	ldrb	r3, [r7, #14]
 8016106:	2b03      	cmp	r3, #3
 8016108:	d816      	bhi.n	8016138 <USBD_LL_ClearStallEP+0x5c>
 801610a:	a201      	add	r2, pc, #4	; (adr r2, 8016110 <USBD_LL_ClearStallEP+0x34>)
 801610c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016110:	08016121 	.word	0x08016121
 8016114:	08016127 	.word	0x08016127
 8016118:	0801612d 	.word	0x0801612d
 801611c:	08016133 	.word	0x08016133
    case HAL_OK :
      usb_status = USBD_OK;
 8016120:	2300      	movs	r3, #0
 8016122:	73fb      	strb	r3, [r7, #15]
    break;
 8016124:	e00b      	b.n	801613e <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8016126:	2303      	movs	r3, #3
 8016128:	73fb      	strb	r3, [r7, #15]
    break;
 801612a:	e008      	b.n	801613e <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801612c:	2301      	movs	r3, #1
 801612e:	73fb      	strb	r3, [r7, #15]
    break;
 8016130:	e005      	b.n	801613e <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8016132:	2303      	movs	r3, #3
 8016134:	73fb      	strb	r3, [r7, #15]
    break;
 8016136:	e002      	b.n	801613e <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8016138:	2303      	movs	r3, #3
 801613a:	73fb      	strb	r3, [r7, #15]
    break;
 801613c:	bf00      	nop
  }
  return usb_status;
 801613e:	7bfb      	ldrb	r3, [r7, #15]
}
 8016140:	4618      	mov	r0, r3
 8016142:	3710      	adds	r7, #16
 8016144:	46bd      	mov	sp, r7
 8016146:	bd80      	pop	{r7, pc}

08016148 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016148:	b480      	push	{r7}
 801614a:	b085      	sub	sp, #20
 801614c:	af00      	add	r7, sp, #0
 801614e:	6078      	str	r0, [r7, #4]
 8016150:	460b      	mov	r3, r1
 8016152:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8016154:	687b      	ldr	r3, [r7, #4]
 8016156:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801615a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801615c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016160:	2b00      	cmp	r3, #0
 8016162:	da0b      	bge.n	801617c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8016164:	78fb      	ldrb	r3, [r7, #3]
 8016166:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801616a:	68f9      	ldr	r1, [r7, #12]
 801616c:	4613      	mov	r3, r2
 801616e:	00db      	lsls	r3, r3, #3
 8016170:	4413      	add	r3, r2
 8016172:	009b      	lsls	r3, r3, #2
 8016174:	440b      	add	r3, r1
 8016176:	333e      	adds	r3, #62	; 0x3e
 8016178:	781b      	ldrb	r3, [r3, #0]
 801617a:	e00b      	b.n	8016194 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801617c:	78fb      	ldrb	r3, [r7, #3]
 801617e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016182:	68f9      	ldr	r1, [r7, #12]
 8016184:	4613      	mov	r3, r2
 8016186:	00db      	lsls	r3, r3, #3
 8016188:	4413      	add	r3, r2
 801618a:	009b      	lsls	r3, r3, #2
 801618c:	440b      	add	r3, r1
 801618e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8016192:	781b      	ldrb	r3, [r3, #0]
  }
}
 8016194:	4618      	mov	r0, r3
 8016196:	3714      	adds	r7, #20
 8016198:	46bd      	mov	sp, r7
 801619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801619e:	4770      	bx	lr

080161a0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80161a0:	b580      	push	{r7, lr}
 80161a2:	b084      	sub	sp, #16
 80161a4:	af00      	add	r7, sp, #0
 80161a6:	6078      	str	r0, [r7, #4]
 80161a8:	460b      	mov	r3, r1
 80161aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80161ac:	2300      	movs	r3, #0
 80161ae:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80161b0:	2300      	movs	r3, #0
 80161b2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80161b4:	687b      	ldr	r3, [r7, #4]
 80161b6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80161ba:	78fa      	ldrb	r2, [r7, #3]
 80161bc:	4611      	mov	r1, r2
 80161be:	4618      	mov	r0, r3
 80161c0:	f7f1 fd71 	bl	8007ca6 <HAL_PCD_SetAddress>
 80161c4:	4603      	mov	r3, r0
 80161c6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80161c8:	7bbb      	ldrb	r3, [r7, #14]
 80161ca:	2b03      	cmp	r3, #3
 80161cc:	d816      	bhi.n	80161fc <USBD_LL_SetUSBAddress+0x5c>
 80161ce:	a201      	add	r2, pc, #4	; (adr r2, 80161d4 <USBD_LL_SetUSBAddress+0x34>)
 80161d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80161d4:	080161e5 	.word	0x080161e5
 80161d8:	080161eb 	.word	0x080161eb
 80161dc:	080161f1 	.word	0x080161f1
 80161e0:	080161f7 	.word	0x080161f7
    case HAL_OK :
      usb_status = USBD_OK;
 80161e4:	2300      	movs	r3, #0
 80161e6:	73fb      	strb	r3, [r7, #15]
    break;
 80161e8:	e00b      	b.n	8016202 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80161ea:	2303      	movs	r3, #3
 80161ec:	73fb      	strb	r3, [r7, #15]
    break;
 80161ee:	e008      	b.n	8016202 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80161f0:	2301      	movs	r3, #1
 80161f2:	73fb      	strb	r3, [r7, #15]
    break;
 80161f4:	e005      	b.n	8016202 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80161f6:	2303      	movs	r3, #3
 80161f8:	73fb      	strb	r3, [r7, #15]
    break;
 80161fa:	e002      	b.n	8016202 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 80161fc:	2303      	movs	r3, #3
 80161fe:	73fb      	strb	r3, [r7, #15]
    break;
 8016200:	bf00      	nop
  }
  return usb_status;
 8016202:	7bfb      	ldrb	r3, [r7, #15]
}
 8016204:	4618      	mov	r0, r3
 8016206:	3710      	adds	r7, #16
 8016208:	46bd      	mov	sp, r7
 801620a:	bd80      	pop	{r7, pc}

0801620c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801620c:	b580      	push	{r7, lr}
 801620e:	b086      	sub	sp, #24
 8016210:	af00      	add	r7, sp, #0
 8016212:	60f8      	str	r0, [r7, #12]
 8016214:	607a      	str	r2, [r7, #4]
 8016216:	603b      	str	r3, [r7, #0]
 8016218:	460b      	mov	r3, r1
 801621a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801621c:	2300      	movs	r3, #0
 801621e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016220:	2300      	movs	r3, #0
 8016222:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8016224:	68fb      	ldr	r3, [r7, #12]
 8016226:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801622a:	7af9      	ldrb	r1, [r7, #11]
 801622c:	683b      	ldr	r3, [r7, #0]
 801622e:	687a      	ldr	r2, [r7, #4]
 8016230:	f7f1 fe66 	bl	8007f00 <HAL_PCD_EP_Transmit>
 8016234:	4603      	mov	r3, r0
 8016236:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8016238:	7dbb      	ldrb	r3, [r7, #22]
 801623a:	2b03      	cmp	r3, #3
 801623c:	d816      	bhi.n	801626c <USBD_LL_Transmit+0x60>
 801623e:	a201      	add	r2, pc, #4	; (adr r2, 8016244 <USBD_LL_Transmit+0x38>)
 8016240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016244:	08016255 	.word	0x08016255
 8016248:	0801625b 	.word	0x0801625b
 801624c:	08016261 	.word	0x08016261
 8016250:	08016267 	.word	0x08016267
    case HAL_OK :
      usb_status = USBD_OK;
 8016254:	2300      	movs	r3, #0
 8016256:	75fb      	strb	r3, [r7, #23]
    break;
 8016258:	e00b      	b.n	8016272 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801625a:	2303      	movs	r3, #3
 801625c:	75fb      	strb	r3, [r7, #23]
    break;
 801625e:	e008      	b.n	8016272 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8016260:	2301      	movs	r3, #1
 8016262:	75fb      	strb	r3, [r7, #23]
    break;
 8016264:	e005      	b.n	8016272 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8016266:	2303      	movs	r3, #3
 8016268:	75fb      	strb	r3, [r7, #23]
    break;
 801626a:	e002      	b.n	8016272 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 801626c:	2303      	movs	r3, #3
 801626e:	75fb      	strb	r3, [r7, #23]
    break;
 8016270:	bf00      	nop
  }
  return usb_status;
 8016272:	7dfb      	ldrb	r3, [r7, #23]
}
 8016274:	4618      	mov	r0, r3
 8016276:	3718      	adds	r7, #24
 8016278:	46bd      	mov	sp, r7
 801627a:	bd80      	pop	{r7, pc}

0801627c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801627c:	b580      	push	{r7, lr}
 801627e:	b086      	sub	sp, #24
 8016280:	af00      	add	r7, sp, #0
 8016282:	60f8      	str	r0, [r7, #12]
 8016284:	607a      	str	r2, [r7, #4]
 8016286:	603b      	str	r3, [r7, #0]
 8016288:	460b      	mov	r3, r1
 801628a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801628c:	2300      	movs	r3, #0
 801628e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016290:	2300      	movs	r3, #0
 8016292:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8016294:	68fb      	ldr	r3, [r7, #12]
 8016296:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801629a:	7af9      	ldrb	r1, [r7, #11]
 801629c:	683b      	ldr	r3, [r7, #0]
 801629e:	687a      	ldr	r2, [r7, #4]
 80162a0:	f7f1 fdd8 	bl	8007e54 <HAL_PCD_EP_Receive>
 80162a4:	4603      	mov	r3, r0
 80162a6:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80162a8:	7dbb      	ldrb	r3, [r7, #22]
 80162aa:	2b03      	cmp	r3, #3
 80162ac:	d816      	bhi.n	80162dc <USBD_LL_PrepareReceive+0x60>
 80162ae:	a201      	add	r2, pc, #4	; (adr r2, 80162b4 <USBD_LL_PrepareReceive+0x38>)
 80162b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80162b4:	080162c5 	.word	0x080162c5
 80162b8:	080162cb 	.word	0x080162cb
 80162bc:	080162d1 	.word	0x080162d1
 80162c0:	080162d7 	.word	0x080162d7
    case HAL_OK :
      usb_status = USBD_OK;
 80162c4:	2300      	movs	r3, #0
 80162c6:	75fb      	strb	r3, [r7, #23]
    break;
 80162c8:	e00b      	b.n	80162e2 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80162ca:	2303      	movs	r3, #3
 80162cc:	75fb      	strb	r3, [r7, #23]
    break;
 80162ce:	e008      	b.n	80162e2 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80162d0:	2301      	movs	r3, #1
 80162d2:	75fb      	strb	r3, [r7, #23]
    break;
 80162d4:	e005      	b.n	80162e2 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80162d6:	2303      	movs	r3, #3
 80162d8:	75fb      	strb	r3, [r7, #23]
    break;
 80162da:	e002      	b.n	80162e2 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 80162dc:	2303      	movs	r3, #3
 80162de:	75fb      	strb	r3, [r7, #23]
    break;
 80162e0:	bf00      	nop
  }
  return usb_status;
 80162e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80162e4:	4618      	mov	r0, r3
 80162e6:	3718      	adds	r7, #24
 80162e8:	46bd      	mov	sp, r7
 80162ea:	bd80      	pop	{r7, pc}

080162ec <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80162ec:	b580      	push	{r7, lr}
 80162ee:	b082      	sub	sp, #8
 80162f0:	af00      	add	r7, sp, #0
 80162f2:	6078      	str	r0, [r7, #4]
 80162f4:	460b      	mov	r3, r1
 80162f6:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80162f8:	687b      	ldr	r3, [r7, #4]
 80162fa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80162fe:	78fa      	ldrb	r2, [r7, #3]
 8016300:	4611      	mov	r1, r2
 8016302:	4618      	mov	r0, r3
 8016304:	f7f1 fde4 	bl	8007ed0 <HAL_PCD_EP_GetRxCount>
 8016308:	4603      	mov	r3, r0
}
 801630a:	4618      	mov	r0, r3
 801630c:	3708      	adds	r7, #8
 801630e:	46bd      	mov	sp, r7
 8016310:	bd80      	pop	{r7, pc}
	...

08016314 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8016314:	b480      	push	{r7}
 8016316:	b083      	sub	sp, #12
 8016318:	af00      	add	r7, sp, #0
 801631a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801631c:	4b03      	ldr	r3, [pc, #12]	; (801632c <USBD_static_malloc+0x18>)
}
 801631e:	4618      	mov	r0, r3
 8016320:	370c      	adds	r7, #12
 8016322:	46bd      	mov	sp, r7
 8016324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016328:	4770      	bx	lr
 801632a:	bf00      	nop
 801632c:	20002d40 	.word	0x20002d40

08016330 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8016330:	b480      	push	{r7}
 8016332:	b083      	sub	sp, #12
 8016334:	af00      	add	r7, sp, #0
 8016336:	6078      	str	r0, [r7, #4]

}
 8016338:	bf00      	nop
 801633a:	370c      	adds	r7, #12
 801633c:	46bd      	mov	sp, r7
 801633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016342:	4770      	bx	lr

08016344 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8016344:	b580      	push	{r7, lr}
 8016346:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8016348:	f7ed fa4e 	bl	80037e8 <SystemClock_Config>
}
 801634c:	bf00      	nop
 801634e:	bd80      	pop	{r7, pc}

08016350 <__libc_init_array>:
 8016350:	b570      	push	{r4, r5, r6, lr}
 8016352:	4d0d      	ldr	r5, [pc, #52]	; (8016388 <__libc_init_array+0x38>)
 8016354:	4c0d      	ldr	r4, [pc, #52]	; (801638c <__libc_init_array+0x3c>)
 8016356:	1b64      	subs	r4, r4, r5
 8016358:	10a4      	asrs	r4, r4, #2
 801635a:	2600      	movs	r6, #0
 801635c:	42a6      	cmp	r6, r4
 801635e:	d109      	bne.n	8016374 <__libc_init_array+0x24>
 8016360:	4d0b      	ldr	r5, [pc, #44]	; (8016390 <__libc_init_array+0x40>)
 8016362:	4c0c      	ldr	r4, [pc, #48]	; (8016394 <__libc_init_array+0x44>)
 8016364:	f002 ff70 	bl	8019248 <_init>
 8016368:	1b64      	subs	r4, r4, r5
 801636a:	10a4      	asrs	r4, r4, #2
 801636c:	2600      	movs	r6, #0
 801636e:	42a6      	cmp	r6, r4
 8016370:	d105      	bne.n	801637e <__libc_init_array+0x2e>
 8016372:	bd70      	pop	{r4, r5, r6, pc}
 8016374:	f855 3b04 	ldr.w	r3, [r5], #4
 8016378:	4798      	blx	r3
 801637a:	3601      	adds	r6, #1
 801637c:	e7ee      	b.n	801635c <__libc_init_array+0xc>
 801637e:	f855 3b04 	ldr.w	r3, [r5], #4
 8016382:	4798      	blx	r3
 8016384:	3601      	adds	r6, #1
 8016386:	e7f2      	b.n	801636e <__libc_init_array+0x1e>
 8016388:	08019b00 	.word	0x08019b00
 801638c:	08019b00 	.word	0x08019b00
 8016390:	08019b00 	.word	0x08019b00
 8016394:	08019b04 	.word	0x08019b04

08016398 <malloc>:
 8016398:	4b02      	ldr	r3, [pc, #8]	; (80163a4 <malloc+0xc>)
 801639a:	4601      	mov	r1, r0
 801639c:	6818      	ldr	r0, [r3, #0]
 801639e:	f000 b885 	b.w	80164ac <_malloc_r>
 80163a2:	bf00      	nop
 80163a4:	20000184 	.word	0x20000184

080163a8 <memcpy>:
 80163a8:	440a      	add	r2, r1
 80163aa:	4291      	cmp	r1, r2
 80163ac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80163b0:	d100      	bne.n	80163b4 <memcpy+0xc>
 80163b2:	4770      	bx	lr
 80163b4:	b510      	push	{r4, lr}
 80163b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80163ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80163be:	4291      	cmp	r1, r2
 80163c0:	d1f9      	bne.n	80163b6 <memcpy+0xe>
 80163c2:	bd10      	pop	{r4, pc}

080163c4 <memset>:
 80163c4:	4402      	add	r2, r0
 80163c6:	4603      	mov	r3, r0
 80163c8:	4293      	cmp	r3, r2
 80163ca:	d100      	bne.n	80163ce <memset+0xa>
 80163cc:	4770      	bx	lr
 80163ce:	f803 1b01 	strb.w	r1, [r3], #1
 80163d2:	e7f9      	b.n	80163c8 <memset+0x4>

080163d4 <_free_r>:
 80163d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80163d6:	2900      	cmp	r1, #0
 80163d8:	d044      	beq.n	8016464 <_free_r+0x90>
 80163da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80163de:	9001      	str	r0, [sp, #4]
 80163e0:	2b00      	cmp	r3, #0
 80163e2:	f1a1 0404 	sub.w	r4, r1, #4
 80163e6:	bfb8      	it	lt
 80163e8:	18e4      	addlt	r4, r4, r3
 80163ea:	f001 fd41 	bl	8017e70 <__malloc_lock>
 80163ee:	4a1e      	ldr	r2, [pc, #120]	; (8016468 <_free_r+0x94>)
 80163f0:	9801      	ldr	r0, [sp, #4]
 80163f2:	6813      	ldr	r3, [r2, #0]
 80163f4:	b933      	cbnz	r3, 8016404 <_free_r+0x30>
 80163f6:	6063      	str	r3, [r4, #4]
 80163f8:	6014      	str	r4, [r2, #0]
 80163fa:	b003      	add	sp, #12
 80163fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016400:	f001 bd3c 	b.w	8017e7c <__malloc_unlock>
 8016404:	42a3      	cmp	r3, r4
 8016406:	d908      	bls.n	801641a <_free_r+0x46>
 8016408:	6825      	ldr	r5, [r4, #0]
 801640a:	1961      	adds	r1, r4, r5
 801640c:	428b      	cmp	r3, r1
 801640e:	bf01      	itttt	eq
 8016410:	6819      	ldreq	r1, [r3, #0]
 8016412:	685b      	ldreq	r3, [r3, #4]
 8016414:	1949      	addeq	r1, r1, r5
 8016416:	6021      	streq	r1, [r4, #0]
 8016418:	e7ed      	b.n	80163f6 <_free_r+0x22>
 801641a:	461a      	mov	r2, r3
 801641c:	685b      	ldr	r3, [r3, #4]
 801641e:	b10b      	cbz	r3, 8016424 <_free_r+0x50>
 8016420:	42a3      	cmp	r3, r4
 8016422:	d9fa      	bls.n	801641a <_free_r+0x46>
 8016424:	6811      	ldr	r1, [r2, #0]
 8016426:	1855      	adds	r5, r2, r1
 8016428:	42a5      	cmp	r5, r4
 801642a:	d10b      	bne.n	8016444 <_free_r+0x70>
 801642c:	6824      	ldr	r4, [r4, #0]
 801642e:	4421      	add	r1, r4
 8016430:	1854      	adds	r4, r2, r1
 8016432:	42a3      	cmp	r3, r4
 8016434:	6011      	str	r1, [r2, #0]
 8016436:	d1e0      	bne.n	80163fa <_free_r+0x26>
 8016438:	681c      	ldr	r4, [r3, #0]
 801643a:	685b      	ldr	r3, [r3, #4]
 801643c:	6053      	str	r3, [r2, #4]
 801643e:	4421      	add	r1, r4
 8016440:	6011      	str	r1, [r2, #0]
 8016442:	e7da      	b.n	80163fa <_free_r+0x26>
 8016444:	d902      	bls.n	801644c <_free_r+0x78>
 8016446:	230c      	movs	r3, #12
 8016448:	6003      	str	r3, [r0, #0]
 801644a:	e7d6      	b.n	80163fa <_free_r+0x26>
 801644c:	6825      	ldr	r5, [r4, #0]
 801644e:	1961      	adds	r1, r4, r5
 8016450:	428b      	cmp	r3, r1
 8016452:	bf04      	itt	eq
 8016454:	6819      	ldreq	r1, [r3, #0]
 8016456:	685b      	ldreq	r3, [r3, #4]
 8016458:	6063      	str	r3, [r4, #4]
 801645a:	bf04      	itt	eq
 801645c:	1949      	addeq	r1, r1, r5
 801645e:	6021      	streq	r1, [r4, #0]
 8016460:	6054      	str	r4, [r2, #4]
 8016462:	e7ca      	b.n	80163fa <_free_r+0x26>
 8016464:	b003      	add	sp, #12
 8016466:	bd30      	pop	{r4, r5, pc}
 8016468:	20002f60 	.word	0x20002f60

0801646c <sbrk_aligned>:
 801646c:	b570      	push	{r4, r5, r6, lr}
 801646e:	4e0e      	ldr	r6, [pc, #56]	; (80164a8 <sbrk_aligned+0x3c>)
 8016470:	460c      	mov	r4, r1
 8016472:	6831      	ldr	r1, [r6, #0]
 8016474:	4605      	mov	r5, r0
 8016476:	b911      	cbnz	r1, 801647e <sbrk_aligned+0x12>
 8016478:	f000 fd0e 	bl	8016e98 <_sbrk_r>
 801647c:	6030      	str	r0, [r6, #0]
 801647e:	4621      	mov	r1, r4
 8016480:	4628      	mov	r0, r5
 8016482:	f000 fd09 	bl	8016e98 <_sbrk_r>
 8016486:	1c43      	adds	r3, r0, #1
 8016488:	d00a      	beq.n	80164a0 <sbrk_aligned+0x34>
 801648a:	1cc4      	adds	r4, r0, #3
 801648c:	f024 0403 	bic.w	r4, r4, #3
 8016490:	42a0      	cmp	r0, r4
 8016492:	d007      	beq.n	80164a4 <sbrk_aligned+0x38>
 8016494:	1a21      	subs	r1, r4, r0
 8016496:	4628      	mov	r0, r5
 8016498:	f000 fcfe 	bl	8016e98 <_sbrk_r>
 801649c:	3001      	adds	r0, #1
 801649e:	d101      	bne.n	80164a4 <sbrk_aligned+0x38>
 80164a0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80164a4:	4620      	mov	r0, r4
 80164a6:	bd70      	pop	{r4, r5, r6, pc}
 80164a8:	20002f64 	.word	0x20002f64

080164ac <_malloc_r>:
 80164ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80164b0:	1ccd      	adds	r5, r1, #3
 80164b2:	f025 0503 	bic.w	r5, r5, #3
 80164b6:	3508      	adds	r5, #8
 80164b8:	2d0c      	cmp	r5, #12
 80164ba:	bf38      	it	cc
 80164bc:	250c      	movcc	r5, #12
 80164be:	2d00      	cmp	r5, #0
 80164c0:	4607      	mov	r7, r0
 80164c2:	db01      	blt.n	80164c8 <_malloc_r+0x1c>
 80164c4:	42a9      	cmp	r1, r5
 80164c6:	d905      	bls.n	80164d4 <_malloc_r+0x28>
 80164c8:	230c      	movs	r3, #12
 80164ca:	603b      	str	r3, [r7, #0]
 80164cc:	2600      	movs	r6, #0
 80164ce:	4630      	mov	r0, r6
 80164d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80164d4:	4e2e      	ldr	r6, [pc, #184]	; (8016590 <_malloc_r+0xe4>)
 80164d6:	f001 fccb 	bl	8017e70 <__malloc_lock>
 80164da:	6833      	ldr	r3, [r6, #0]
 80164dc:	461c      	mov	r4, r3
 80164de:	bb34      	cbnz	r4, 801652e <_malloc_r+0x82>
 80164e0:	4629      	mov	r1, r5
 80164e2:	4638      	mov	r0, r7
 80164e4:	f7ff ffc2 	bl	801646c <sbrk_aligned>
 80164e8:	1c43      	adds	r3, r0, #1
 80164ea:	4604      	mov	r4, r0
 80164ec:	d14d      	bne.n	801658a <_malloc_r+0xde>
 80164ee:	6834      	ldr	r4, [r6, #0]
 80164f0:	4626      	mov	r6, r4
 80164f2:	2e00      	cmp	r6, #0
 80164f4:	d140      	bne.n	8016578 <_malloc_r+0xcc>
 80164f6:	6823      	ldr	r3, [r4, #0]
 80164f8:	4631      	mov	r1, r6
 80164fa:	4638      	mov	r0, r7
 80164fc:	eb04 0803 	add.w	r8, r4, r3
 8016500:	f000 fcca 	bl	8016e98 <_sbrk_r>
 8016504:	4580      	cmp	r8, r0
 8016506:	d13a      	bne.n	801657e <_malloc_r+0xd2>
 8016508:	6821      	ldr	r1, [r4, #0]
 801650a:	3503      	adds	r5, #3
 801650c:	1a6d      	subs	r5, r5, r1
 801650e:	f025 0503 	bic.w	r5, r5, #3
 8016512:	3508      	adds	r5, #8
 8016514:	2d0c      	cmp	r5, #12
 8016516:	bf38      	it	cc
 8016518:	250c      	movcc	r5, #12
 801651a:	4629      	mov	r1, r5
 801651c:	4638      	mov	r0, r7
 801651e:	f7ff ffa5 	bl	801646c <sbrk_aligned>
 8016522:	3001      	adds	r0, #1
 8016524:	d02b      	beq.n	801657e <_malloc_r+0xd2>
 8016526:	6823      	ldr	r3, [r4, #0]
 8016528:	442b      	add	r3, r5
 801652a:	6023      	str	r3, [r4, #0]
 801652c:	e00e      	b.n	801654c <_malloc_r+0xa0>
 801652e:	6822      	ldr	r2, [r4, #0]
 8016530:	1b52      	subs	r2, r2, r5
 8016532:	d41e      	bmi.n	8016572 <_malloc_r+0xc6>
 8016534:	2a0b      	cmp	r2, #11
 8016536:	d916      	bls.n	8016566 <_malloc_r+0xba>
 8016538:	1961      	adds	r1, r4, r5
 801653a:	42a3      	cmp	r3, r4
 801653c:	6025      	str	r5, [r4, #0]
 801653e:	bf18      	it	ne
 8016540:	6059      	strne	r1, [r3, #4]
 8016542:	6863      	ldr	r3, [r4, #4]
 8016544:	bf08      	it	eq
 8016546:	6031      	streq	r1, [r6, #0]
 8016548:	5162      	str	r2, [r4, r5]
 801654a:	604b      	str	r3, [r1, #4]
 801654c:	4638      	mov	r0, r7
 801654e:	f104 060b 	add.w	r6, r4, #11
 8016552:	f001 fc93 	bl	8017e7c <__malloc_unlock>
 8016556:	f026 0607 	bic.w	r6, r6, #7
 801655a:	1d23      	adds	r3, r4, #4
 801655c:	1af2      	subs	r2, r6, r3
 801655e:	d0b6      	beq.n	80164ce <_malloc_r+0x22>
 8016560:	1b9b      	subs	r3, r3, r6
 8016562:	50a3      	str	r3, [r4, r2]
 8016564:	e7b3      	b.n	80164ce <_malloc_r+0x22>
 8016566:	6862      	ldr	r2, [r4, #4]
 8016568:	42a3      	cmp	r3, r4
 801656a:	bf0c      	ite	eq
 801656c:	6032      	streq	r2, [r6, #0]
 801656e:	605a      	strne	r2, [r3, #4]
 8016570:	e7ec      	b.n	801654c <_malloc_r+0xa0>
 8016572:	4623      	mov	r3, r4
 8016574:	6864      	ldr	r4, [r4, #4]
 8016576:	e7b2      	b.n	80164de <_malloc_r+0x32>
 8016578:	4634      	mov	r4, r6
 801657a:	6876      	ldr	r6, [r6, #4]
 801657c:	e7b9      	b.n	80164f2 <_malloc_r+0x46>
 801657e:	230c      	movs	r3, #12
 8016580:	603b      	str	r3, [r7, #0]
 8016582:	4638      	mov	r0, r7
 8016584:	f001 fc7a 	bl	8017e7c <__malloc_unlock>
 8016588:	e7a1      	b.n	80164ce <_malloc_r+0x22>
 801658a:	6025      	str	r5, [r4, #0]
 801658c:	e7de      	b.n	801654c <_malloc_r+0xa0>
 801658e:	bf00      	nop
 8016590:	20002f60 	.word	0x20002f60

08016594 <__cvt>:
 8016594:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016598:	ec55 4b10 	vmov	r4, r5, d0
 801659c:	2d00      	cmp	r5, #0
 801659e:	460e      	mov	r6, r1
 80165a0:	4619      	mov	r1, r3
 80165a2:	462b      	mov	r3, r5
 80165a4:	bfbb      	ittet	lt
 80165a6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80165aa:	461d      	movlt	r5, r3
 80165ac:	2300      	movge	r3, #0
 80165ae:	232d      	movlt	r3, #45	; 0x2d
 80165b0:	700b      	strb	r3, [r1, #0]
 80165b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80165b4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80165b8:	4691      	mov	r9, r2
 80165ba:	f023 0820 	bic.w	r8, r3, #32
 80165be:	bfbc      	itt	lt
 80165c0:	4622      	movlt	r2, r4
 80165c2:	4614      	movlt	r4, r2
 80165c4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80165c8:	d005      	beq.n	80165d6 <__cvt+0x42>
 80165ca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80165ce:	d100      	bne.n	80165d2 <__cvt+0x3e>
 80165d0:	3601      	adds	r6, #1
 80165d2:	2102      	movs	r1, #2
 80165d4:	e000      	b.n	80165d8 <__cvt+0x44>
 80165d6:	2103      	movs	r1, #3
 80165d8:	ab03      	add	r3, sp, #12
 80165da:	9301      	str	r3, [sp, #4]
 80165dc:	ab02      	add	r3, sp, #8
 80165de:	9300      	str	r3, [sp, #0]
 80165e0:	ec45 4b10 	vmov	d0, r4, r5
 80165e4:	4653      	mov	r3, sl
 80165e6:	4632      	mov	r2, r6
 80165e8:	f000 fd32 	bl	8017050 <_dtoa_r>
 80165ec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80165f0:	4607      	mov	r7, r0
 80165f2:	d102      	bne.n	80165fa <__cvt+0x66>
 80165f4:	f019 0f01 	tst.w	r9, #1
 80165f8:	d022      	beq.n	8016640 <__cvt+0xac>
 80165fa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80165fe:	eb07 0906 	add.w	r9, r7, r6
 8016602:	d110      	bne.n	8016626 <__cvt+0x92>
 8016604:	783b      	ldrb	r3, [r7, #0]
 8016606:	2b30      	cmp	r3, #48	; 0x30
 8016608:	d10a      	bne.n	8016620 <__cvt+0x8c>
 801660a:	2200      	movs	r2, #0
 801660c:	2300      	movs	r3, #0
 801660e:	4620      	mov	r0, r4
 8016610:	4629      	mov	r1, r5
 8016612:	f7ea fa71 	bl	8000af8 <__aeabi_dcmpeq>
 8016616:	b918      	cbnz	r0, 8016620 <__cvt+0x8c>
 8016618:	f1c6 0601 	rsb	r6, r6, #1
 801661c:	f8ca 6000 	str.w	r6, [sl]
 8016620:	f8da 3000 	ldr.w	r3, [sl]
 8016624:	4499      	add	r9, r3
 8016626:	2200      	movs	r2, #0
 8016628:	2300      	movs	r3, #0
 801662a:	4620      	mov	r0, r4
 801662c:	4629      	mov	r1, r5
 801662e:	f7ea fa63 	bl	8000af8 <__aeabi_dcmpeq>
 8016632:	b108      	cbz	r0, 8016638 <__cvt+0xa4>
 8016634:	f8cd 900c 	str.w	r9, [sp, #12]
 8016638:	2230      	movs	r2, #48	; 0x30
 801663a:	9b03      	ldr	r3, [sp, #12]
 801663c:	454b      	cmp	r3, r9
 801663e:	d307      	bcc.n	8016650 <__cvt+0xbc>
 8016640:	9b03      	ldr	r3, [sp, #12]
 8016642:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8016644:	1bdb      	subs	r3, r3, r7
 8016646:	4638      	mov	r0, r7
 8016648:	6013      	str	r3, [r2, #0]
 801664a:	b004      	add	sp, #16
 801664c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016650:	1c59      	adds	r1, r3, #1
 8016652:	9103      	str	r1, [sp, #12]
 8016654:	701a      	strb	r2, [r3, #0]
 8016656:	e7f0      	b.n	801663a <__cvt+0xa6>

08016658 <__exponent>:
 8016658:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801665a:	4603      	mov	r3, r0
 801665c:	2900      	cmp	r1, #0
 801665e:	bfb8      	it	lt
 8016660:	4249      	neglt	r1, r1
 8016662:	f803 2b02 	strb.w	r2, [r3], #2
 8016666:	bfb4      	ite	lt
 8016668:	222d      	movlt	r2, #45	; 0x2d
 801666a:	222b      	movge	r2, #43	; 0x2b
 801666c:	2909      	cmp	r1, #9
 801666e:	7042      	strb	r2, [r0, #1]
 8016670:	dd2a      	ble.n	80166c8 <__exponent+0x70>
 8016672:	f10d 0407 	add.w	r4, sp, #7
 8016676:	46a4      	mov	ip, r4
 8016678:	270a      	movs	r7, #10
 801667a:	46a6      	mov	lr, r4
 801667c:	460a      	mov	r2, r1
 801667e:	fb91 f6f7 	sdiv	r6, r1, r7
 8016682:	fb07 1516 	mls	r5, r7, r6, r1
 8016686:	3530      	adds	r5, #48	; 0x30
 8016688:	2a63      	cmp	r2, #99	; 0x63
 801668a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 801668e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8016692:	4631      	mov	r1, r6
 8016694:	dcf1      	bgt.n	801667a <__exponent+0x22>
 8016696:	3130      	adds	r1, #48	; 0x30
 8016698:	f1ae 0502 	sub.w	r5, lr, #2
 801669c:	f804 1c01 	strb.w	r1, [r4, #-1]
 80166a0:	1c44      	adds	r4, r0, #1
 80166a2:	4629      	mov	r1, r5
 80166a4:	4561      	cmp	r1, ip
 80166a6:	d30a      	bcc.n	80166be <__exponent+0x66>
 80166a8:	f10d 0209 	add.w	r2, sp, #9
 80166ac:	eba2 020e 	sub.w	r2, r2, lr
 80166b0:	4565      	cmp	r5, ip
 80166b2:	bf88      	it	hi
 80166b4:	2200      	movhi	r2, #0
 80166b6:	4413      	add	r3, r2
 80166b8:	1a18      	subs	r0, r3, r0
 80166ba:	b003      	add	sp, #12
 80166bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80166be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80166c2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80166c6:	e7ed      	b.n	80166a4 <__exponent+0x4c>
 80166c8:	2330      	movs	r3, #48	; 0x30
 80166ca:	3130      	adds	r1, #48	; 0x30
 80166cc:	7083      	strb	r3, [r0, #2]
 80166ce:	70c1      	strb	r1, [r0, #3]
 80166d0:	1d03      	adds	r3, r0, #4
 80166d2:	e7f1      	b.n	80166b8 <__exponent+0x60>

080166d4 <_printf_float>:
 80166d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80166d8:	ed2d 8b02 	vpush	{d8}
 80166dc:	b08d      	sub	sp, #52	; 0x34
 80166de:	460c      	mov	r4, r1
 80166e0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80166e4:	4616      	mov	r6, r2
 80166e6:	461f      	mov	r7, r3
 80166e8:	4605      	mov	r5, r0
 80166ea:	f001 fba7 	bl	8017e3c <_localeconv_r>
 80166ee:	f8d0 a000 	ldr.w	sl, [r0]
 80166f2:	4650      	mov	r0, sl
 80166f4:	f7e9 fd84 	bl	8000200 <strlen>
 80166f8:	2300      	movs	r3, #0
 80166fa:	930a      	str	r3, [sp, #40]	; 0x28
 80166fc:	6823      	ldr	r3, [r4, #0]
 80166fe:	9305      	str	r3, [sp, #20]
 8016700:	f8d8 3000 	ldr.w	r3, [r8]
 8016704:	f894 b018 	ldrb.w	fp, [r4, #24]
 8016708:	3307      	adds	r3, #7
 801670a:	f023 0307 	bic.w	r3, r3, #7
 801670e:	f103 0208 	add.w	r2, r3, #8
 8016712:	f8c8 2000 	str.w	r2, [r8]
 8016716:	e9d3 2300 	ldrd	r2, r3, [r3]
 801671a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801671e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8016722:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8016726:	9307      	str	r3, [sp, #28]
 8016728:	f8cd 8018 	str.w	r8, [sp, #24]
 801672c:	ee08 0a10 	vmov	s16, r0
 8016730:	4b9f      	ldr	r3, [pc, #636]	; (80169b0 <_printf_float+0x2dc>)
 8016732:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016736:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801673a:	f7ea fa0f 	bl	8000b5c <__aeabi_dcmpun>
 801673e:	bb88      	cbnz	r0, 80167a4 <_printf_float+0xd0>
 8016740:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016744:	4b9a      	ldr	r3, [pc, #616]	; (80169b0 <_printf_float+0x2dc>)
 8016746:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801674a:	f7ea f9e9 	bl	8000b20 <__aeabi_dcmple>
 801674e:	bb48      	cbnz	r0, 80167a4 <_printf_float+0xd0>
 8016750:	2200      	movs	r2, #0
 8016752:	2300      	movs	r3, #0
 8016754:	4640      	mov	r0, r8
 8016756:	4649      	mov	r1, r9
 8016758:	f7ea f9d8 	bl	8000b0c <__aeabi_dcmplt>
 801675c:	b110      	cbz	r0, 8016764 <_printf_float+0x90>
 801675e:	232d      	movs	r3, #45	; 0x2d
 8016760:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016764:	4b93      	ldr	r3, [pc, #588]	; (80169b4 <_printf_float+0x2e0>)
 8016766:	4894      	ldr	r0, [pc, #592]	; (80169b8 <_printf_float+0x2e4>)
 8016768:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 801676c:	bf94      	ite	ls
 801676e:	4698      	movls	r8, r3
 8016770:	4680      	movhi	r8, r0
 8016772:	2303      	movs	r3, #3
 8016774:	6123      	str	r3, [r4, #16]
 8016776:	9b05      	ldr	r3, [sp, #20]
 8016778:	f023 0204 	bic.w	r2, r3, #4
 801677c:	6022      	str	r2, [r4, #0]
 801677e:	f04f 0900 	mov.w	r9, #0
 8016782:	9700      	str	r7, [sp, #0]
 8016784:	4633      	mov	r3, r6
 8016786:	aa0b      	add	r2, sp, #44	; 0x2c
 8016788:	4621      	mov	r1, r4
 801678a:	4628      	mov	r0, r5
 801678c:	f000 f9d8 	bl	8016b40 <_printf_common>
 8016790:	3001      	adds	r0, #1
 8016792:	f040 8090 	bne.w	80168b6 <_printf_float+0x1e2>
 8016796:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801679a:	b00d      	add	sp, #52	; 0x34
 801679c:	ecbd 8b02 	vpop	{d8}
 80167a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80167a4:	4642      	mov	r2, r8
 80167a6:	464b      	mov	r3, r9
 80167a8:	4640      	mov	r0, r8
 80167aa:	4649      	mov	r1, r9
 80167ac:	f7ea f9d6 	bl	8000b5c <__aeabi_dcmpun>
 80167b0:	b140      	cbz	r0, 80167c4 <_printf_float+0xf0>
 80167b2:	464b      	mov	r3, r9
 80167b4:	2b00      	cmp	r3, #0
 80167b6:	bfbc      	itt	lt
 80167b8:	232d      	movlt	r3, #45	; 0x2d
 80167ba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80167be:	487f      	ldr	r0, [pc, #508]	; (80169bc <_printf_float+0x2e8>)
 80167c0:	4b7f      	ldr	r3, [pc, #508]	; (80169c0 <_printf_float+0x2ec>)
 80167c2:	e7d1      	b.n	8016768 <_printf_float+0x94>
 80167c4:	6863      	ldr	r3, [r4, #4]
 80167c6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80167ca:	9206      	str	r2, [sp, #24]
 80167cc:	1c5a      	adds	r2, r3, #1
 80167ce:	d13f      	bne.n	8016850 <_printf_float+0x17c>
 80167d0:	2306      	movs	r3, #6
 80167d2:	6063      	str	r3, [r4, #4]
 80167d4:	9b05      	ldr	r3, [sp, #20]
 80167d6:	6861      	ldr	r1, [r4, #4]
 80167d8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80167dc:	2300      	movs	r3, #0
 80167de:	9303      	str	r3, [sp, #12]
 80167e0:	ab0a      	add	r3, sp, #40	; 0x28
 80167e2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80167e6:	ab09      	add	r3, sp, #36	; 0x24
 80167e8:	ec49 8b10 	vmov	d0, r8, r9
 80167ec:	9300      	str	r3, [sp, #0]
 80167ee:	6022      	str	r2, [r4, #0]
 80167f0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80167f4:	4628      	mov	r0, r5
 80167f6:	f7ff fecd 	bl	8016594 <__cvt>
 80167fa:	9b06      	ldr	r3, [sp, #24]
 80167fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80167fe:	2b47      	cmp	r3, #71	; 0x47
 8016800:	4680      	mov	r8, r0
 8016802:	d108      	bne.n	8016816 <_printf_float+0x142>
 8016804:	1cc8      	adds	r0, r1, #3
 8016806:	db02      	blt.n	801680e <_printf_float+0x13a>
 8016808:	6863      	ldr	r3, [r4, #4]
 801680a:	4299      	cmp	r1, r3
 801680c:	dd41      	ble.n	8016892 <_printf_float+0x1be>
 801680e:	f1ab 0b02 	sub.w	fp, fp, #2
 8016812:	fa5f fb8b 	uxtb.w	fp, fp
 8016816:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801681a:	d820      	bhi.n	801685e <_printf_float+0x18a>
 801681c:	3901      	subs	r1, #1
 801681e:	465a      	mov	r2, fp
 8016820:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8016824:	9109      	str	r1, [sp, #36]	; 0x24
 8016826:	f7ff ff17 	bl	8016658 <__exponent>
 801682a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801682c:	1813      	adds	r3, r2, r0
 801682e:	2a01      	cmp	r2, #1
 8016830:	4681      	mov	r9, r0
 8016832:	6123      	str	r3, [r4, #16]
 8016834:	dc02      	bgt.n	801683c <_printf_float+0x168>
 8016836:	6822      	ldr	r2, [r4, #0]
 8016838:	07d2      	lsls	r2, r2, #31
 801683a:	d501      	bpl.n	8016840 <_printf_float+0x16c>
 801683c:	3301      	adds	r3, #1
 801683e:	6123      	str	r3, [r4, #16]
 8016840:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8016844:	2b00      	cmp	r3, #0
 8016846:	d09c      	beq.n	8016782 <_printf_float+0xae>
 8016848:	232d      	movs	r3, #45	; 0x2d
 801684a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801684e:	e798      	b.n	8016782 <_printf_float+0xae>
 8016850:	9a06      	ldr	r2, [sp, #24]
 8016852:	2a47      	cmp	r2, #71	; 0x47
 8016854:	d1be      	bne.n	80167d4 <_printf_float+0x100>
 8016856:	2b00      	cmp	r3, #0
 8016858:	d1bc      	bne.n	80167d4 <_printf_float+0x100>
 801685a:	2301      	movs	r3, #1
 801685c:	e7b9      	b.n	80167d2 <_printf_float+0xfe>
 801685e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8016862:	d118      	bne.n	8016896 <_printf_float+0x1c2>
 8016864:	2900      	cmp	r1, #0
 8016866:	6863      	ldr	r3, [r4, #4]
 8016868:	dd0b      	ble.n	8016882 <_printf_float+0x1ae>
 801686a:	6121      	str	r1, [r4, #16]
 801686c:	b913      	cbnz	r3, 8016874 <_printf_float+0x1a0>
 801686e:	6822      	ldr	r2, [r4, #0]
 8016870:	07d0      	lsls	r0, r2, #31
 8016872:	d502      	bpl.n	801687a <_printf_float+0x1a6>
 8016874:	3301      	adds	r3, #1
 8016876:	440b      	add	r3, r1
 8016878:	6123      	str	r3, [r4, #16]
 801687a:	65a1      	str	r1, [r4, #88]	; 0x58
 801687c:	f04f 0900 	mov.w	r9, #0
 8016880:	e7de      	b.n	8016840 <_printf_float+0x16c>
 8016882:	b913      	cbnz	r3, 801688a <_printf_float+0x1b6>
 8016884:	6822      	ldr	r2, [r4, #0]
 8016886:	07d2      	lsls	r2, r2, #31
 8016888:	d501      	bpl.n	801688e <_printf_float+0x1ba>
 801688a:	3302      	adds	r3, #2
 801688c:	e7f4      	b.n	8016878 <_printf_float+0x1a4>
 801688e:	2301      	movs	r3, #1
 8016890:	e7f2      	b.n	8016878 <_printf_float+0x1a4>
 8016892:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8016896:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016898:	4299      	cmp	r1, r3
 801689a:	db05      	blt.n	80168a8 <_printf_float+0x1d4>
 801689c:	6823      	ldr	r3, [r4, #0]
 801689e:	6121      	str	r1, [r4, #16]
 80168a0:	07d8      	lsls	r0, r3, #31
 80168a2:	d5ea      	bpl.n	801687a <_printf_float+0x1a6>
 80168a4:	1c4b      	adds	r3, r1, #1
 80168a6:	e7e7      	b.n	8016878 <_printf_float+0x1a4>
 80168a8:	2900      	cmp	r1, #0
 80168aa:	bfd4      	ite	le
 80168ac:	f1c1 0202 	rsble	r2, r1, #2
 80168b0:	2201      	movgt	r2, #1
 80168b2:	4413      	add	r3, r2
 80168b4:	e7e0      	b.n	8016878 <_printf_float+0x1a4>
 80168b6:	6823      	ldr	r3, [r4, #0]
 80168b8:	055a      	lsls	r2, r3, #21
 80168ba:	d407      	bmi.n	80168cc <_printf_float+0x1f8>
 80168bc:	6923      	ldr	r3, [r4, #16]
 80168be:	4642      	mov	r2, r8
 80168c0:	4631      	mov	r1, r6
 80168c2:	4628      	mov	r0, r5
 80168c4:	47b8      	blx	r7
 80168c6:	3001      	adds	r0, #1
 80168c8:	d12c      	bne.n	8016924 <_printf_float+0x250>
 80168ca:	e764      	b.n	8016796 <_printf_float+0xc2>
 80168cc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80168d0:	f240 80e0 	bls.w	8016a94 <_printf_float+0x3c0>
 80168d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80168d8:	2200      	movs	r2, #0
 80168da:	2300      	movs	r3, #0
 80168dc:	f7ea f90c 	bl	8000af8 <__aeabi_dcmpeq>
 80168e0:	2800      	cmp	r0, #0
 80168e2:	d034      	beq.n	801694e <_printf_float+0x27a>
 80168e4:	4a37      	ldr	r2, [pc, #220]	; (80169c4 <_printf_float+0x2f0>)
 80168e6:	2301      	movs	r3, #1
 80168e8:	4631      	mov	r1, r6
 80168ea:	4628      	mov	r0, r5
 80168ec:	47b8      	blx	r7
 80168ee:	3001      	adds	r0, #1
 80168f0:	f43f af51 	beq.w	8016796 <_printf_float+0xc2>
 80168f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80168f8:	429a      	cmp	r2, r3
 80168fa:	db02      	blt.n	8016902 <_printf_float+0x22e>
 80168fc:	6823      	ldr	r3, [r4, #0]
 80168fe:	07d8      	lsls	r0, r3, #31
 8016900:	d510      	bpl.n	8016924 <_printf_float+0x250>
 8016902:	ee18 3a10 	vmov	r3, s16
 8016906:	4652      	mov	r2, sl
 8016908:	4631      	mov	r1, r6
 801690a:	4628      	mov	r0, r5
 801690c:	47b8      	blx	r7
 801690e:	3001      	adds	r0, #1
 8016910:	f43f af41 	beq.w	8016796 <_printf_float+0xc2>
 8016914:	f04f 0800 	mov.w	r8, #0
 8016918:	f104 091a 	add.w	r9, r4, #26
 801691c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801691e:	3b01      	subs	r3, #1
 8016920:	4543      	cmp	r3, r8
 8016922:	dc09      	bgt.n	8016938 <_printf_float+0x264>
 8016924:	6823      	ldr	r3, [r4, #0]
 8016926:	079b      	lsls	r3, r3, #30
 8016928:	f100 8105 	bmi.w	8016b36 <_printf_float+0x462>
 801692c:	68e0      	ldr	r0, [r4, #12]
 801692e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016930:	4298      	cmp	r0, r3
 8016932:	bfb8      	it	lt
 8016934:	4618      	movlt	r0, r3
 8016936:	e730      	b.n	801679a <_printf_float+0xc6>
 8016938:	2301      	movs	r3, #1
 801693a:	464a      	mov	r2, r9
 801693c:	4631      	mov	r1, r6
 801693e:	4628      	mov	r0, r5
 8016940:	47b8      	blx	r7
 8016942:	3001      	adds	r0, #1
 8016944:	f43f af27 	beq.w	8016796 <_printf_float+0xc2>
 8016948:	f108 0801 	add.w	r8, r8, #1
 801694c:	e7e6      	b.n	801691c <_printf_float+0x248>
 801694e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016950:	2b00      	cmp	r3, #0
 8016952:	dc39      	bgt.n	80169c8 <_printf_float+0x2f4>
 8016954:	4a1b      	ldr	r2, [pc, #108]	; (80169c4 <_printf_float+0x2f0>)
 8016956:	2301      	movs	r3, #1
 8016958:	4631      	mov	r1, r6
 801695a:	4628      	mov	r0, r5
 801695c:	47b8      	blx	r7
 801695e:	3001      	adds	r0, #1
 8016960:	f43f af19 	beq.w	8016796 <_printf_float+0xc2>
 8016964:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016968:	4313      	orrs	r3, r2
 801696a:	d102      	bne.n	8016972 <_printf_float+0x29e>
 801696c:	6823      	ldr	r3, [r4, #0]
 801696e:	07d9      	lsls	r1, r3, #31
 8016970:	d5d8      	bpl.n	8016924 <_printf_float+0x250>
 8016972:	ee18 3a10 	vmov	r3, s16
 8016976:	4652      	mov	r2, sl
 8016978:	4631      	mov	r1, r6
 801697a:	4628      	mov	r0, r5
 801697c:	47b8      	blx	r7
 801697e:	3001      	adds	r0, #1
 8016980:	f43f af09 	beq.w	8016796 <_printf_float+0xc2>
 8016984:	f04f 0900 	mov.w	r9, #0
 8016988:	f104 0a1a 	add.w	sl, r4, #26
 801698c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801698e:	425b      	negs	r3, r3
 8016990:	454b      	cmp	r3, r9
 8016992:	dc01      	bgt.n	8016998 <_printf_float+0x2c4>
 8016994:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016996:	e792      	b.n	80168be <_printf_float+0x1ea>
 8016998:	2301      	movs	r3, #1
 801699a:	4652      	mov	r2, sl
 801699c:	4631      	mov	r1, r6
 801699e:	4628      	mov	r0, r5
 80169a0:	47b8      	blx	r7
 80169a2:	3001      	adds	r0, #1
 80169a4:	f43f aef7 	beq.w	8016796 <_printf_float+0xc2>
 80169a8:	f109 0901 	add.w	r9, r9, #1
 80169ac:	e7ee      	b.n	801698c <_printf_float+0x2b8>
 80169ae:	bf00      	nop
 80169b0:	7fefffff 	.word	0x7fefffff
 80169b4:	08019718 	.word	0x08019718
 80169b8:	0801971c 	.word	0x0801971c
 80169bc:	08019724 	.word	0x08019724
 80169c0:	08019720 	.word	0x08019720
 80169c4:	08019728 	.word	0x08019728
 80169c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80169ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80169cc:	429a      	cmp	r2, r3
 80169ce:	bfa8      	it	ge
 80169d0:	461a      	movge	r2, r3
 80169d2:	2a00      	cmp	r2, #0
 80169d4:	4691      	mov	r9, r2
 80169d6:	dc37      	bgt.n	8016a48 <_printf_float+0x374>
 80169d8:	f04f 0b00 	mov.w	fp, #0
 80169dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80169e0:	f104 021a 	add.w	r2, r4, #26
 80169e4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80169e6:	9305      	str	r3, [sp, #20]
 80169e8:	eba3 0309 	sub.w	r3, r3, r9
 80169ec:	455b      	cmp	r3, fp
 80169ee:	dc33      	bgt.n	8016a58 <_printf_float+0x384>
 80169f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80169f4:	429a      	cmp	r2, r3
 80169f6:	db3b      	blt.n	8016a70 <_printf_float+0x39c>
 80169f8:	6823      	ldr	r3, [r4, #0]
 80169fa:	07da      	lsls	r2, r3, #31
 80169fc:	d438      	bmi.n	8016a70 <_printf_float+0x39c>
 80169fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016a00:	9a05      	ldr	r2, [sp, #20]
 8016a02:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016a04:	1a9a      	subs	r2, r3, r2
 8016a06:	eba3 0901 	sub.w	r9, r3, r1
 8016a0a:	4591      	cmp	r9, r2
 8016a0c:	bfa8      	it	ge
 8016a0e:	4691      	movge	r9, r2
 8016a10:	f1b9 0f00 	cmp.w	r9, #0
 8016a14:	dc35      	bgt.n	8016a82 <_printf_float+0x3ae>
 8016a16:	f04f 0800 	mov.w	r8, #0
 8016a1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016a1e:	f104 0a1a 	add.w	sl, r4, #26
 8016a22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016a26:	1a9b      	subs	r3, r3, r2
 8016a28:	eba3 0309 	sub.w	r3, r3, r9
 8016a2c:	4543      	cmp	r3, r8
 8016a2e:	f77f af79 	ble.w	8016924 <_printf_float+0x250>
 8016a32:	2301      	movs	r3, #1
 8016a34:	4652      	mov	r2, sl
 8016a36:	4631      	mov	r1, r6
 8016a38:	4628      	mov	r0, r5
 8016a3a:	47b8      	blx	r7
 8016a3c:	3001      	adds	r0, #1
 8016a3e:	f43f aeaa 	beq.w	8016796 <_printf_float+0xc2>
 8016a42:	f108 0801 	add.w	r8, r8, #1
 8016a46:	e7ec      	b.n	8016a22 <_printf_float+0x34e>
 8016a48:	4613      	mov	r3, r2
 8016a4a:	4631      	mov	r1, r6
 8016a4c:	4642      	mov	r2, r8
 8016a4e:	4628      	mov	r0, r5
 8016a50:	47b8      	blx	r7
 8016a52:	3001      	adds	r0, #1
 8016a54:	d1c0      	bne.n	80169d8 <_printf_float+0x304>
 8016a56:	e69e      	b.n	8016796 <_printf_float+0xc2>
 8016a58:	2301      	movs	r3, #1
 8016a5a:	4631      	mov	r1, r6
 8016a5c:	4628      	mov	r0, r5
 8016a5e:	9205      	str	r2, [sp, #20]
 8016a60:	47b8      	blx	r7
 8016a62:	3001      	adds	r0, #1
 8016a64:	f43f ae97 	beq.w	8016796 <_printf_float+0xc2>
 8016a68:	9a05      	ldr	r2, [sp, #20]
 8016a6a:	f10b 0b01 	add.w	fp, fp, #1
 8016a6e:	e7b9      	b.n	80169e4 <_printf_float+0x310>
 8016a70:	ee18 3a10 	vmov	r3, s16
 8016a74:	4652      	mov	r2, sl
 8016a76:	4631      	mov	r1, r6
 8016a78:	4628      	mov	r0, r5
 8016a7a:	47b8      	blx	r7
 8016a7c:	3001      	adds	r0, #1
 8016a7e:	d1be      	bne.n	80169fe <_printf_float+0x32a>
 8016a80:	e689      	b.n	8016796 <_printf_float+0xc2>
 8016a82:	9a05      	ldr	r2, [sp, #20]
 8016a84:	464b      	mov	r3, r9
 8016a86:	4442      	add	r2, r8
 8016a88:	4631      	mov	r1, r6
 8016a8a:	4628      	mov	r0, r5
 8016a8c:	47b8      	blx	r7
 8016a8e:	3001      	adds	r0, #1
 8016a90:	d1c1      	bne.n	8016a16 <_printf_float+0x342>
 8016a92:	e680      	b.n	8016796 <_printf_float+0xc2>
 8016a94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8016a96:	2a01      	cmp	r2, #1
 8016a98:	dc01      	bgt.n	8016a9e <_printf_float+0x3ca>
 8016a9a:	07db      	lsls	r3, r3, #31
 8016a9c:	d538      	bpl.n	8016b10 <_printf_float+0x43c>
 8016a9e:	2301      	movs	r3, #1
 8016aa0:	4642      	mov	r2, r8
 8016aa2:	4631      	mov	r1, r6
 8016aa4:	4628      	mov	r0, r5
 8016aa6:	47b8      	blx	r7
 8016aa8:	3001      	adds	r0, #1
 8016aaa:	f43f ae74 	beq.w	8016796 <_printf_float+0xc2>
 8016aae:	ee18 3a10 	vmov	r3, s16
 8016ab2:	4652      	mov	r2, sl
 8016ab4:	4631      	mov	r1, r6
 8016ab6:	4628      	mov	r0, r5
 8016ab8:	47b8      	blx	r7
 8016aba:	3001      	adds	r0, #1
 8016abc:	f43f ae6b 	beq.w	8016796 <_printf_float+0xc2>
 8016ac0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8016ac4:	2200      	movs	r2, #0
 8016ac6:	2300      	movs	r3, #0
 8016ac8:	f7ea f816 	bl	8000af8 <__aeabi_dcmpeq>
 8016acc:	b9d8      	cbnz	r0, 8016b06 <_printf_float+0x432>
 8016ace:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016ad0:	f108 0201 	add.w	r2, r8, #1
 8016ad4:	3b01      	subs	r3, #1
 8016ad6:	4631      	mov	r1, r6
 8016ad8:	4628      	mov	r0, r5
 8016ada:	47b8      	blx	r7
 8016adc:	3001      	adds	r0, #1
 8016ade:	d10e      	bne.n	8016afe <_printf_float+0x42a>
 8016ae0:	e659      	b.n	8016796 <_printf_float+0xc2>
 8016ae2:	2301      	movs	r3, #1
 8016ae4:	4652      	mov	r2, sl
 8016ae6:	4631      	mov	r1, r6
 8016ae8:	4628      	mov	r0, r5
 8016aea:	47b8      	blx	r7
 8016aec:	3001      	adds	r0, #1
 8016aee:	f43f ae52 	beq.w	8016796 <_printf_float+0xc2>
 8016af2:	f108 0801 	add.w	r8, r8, #1
 8016af6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016af8:	3b01      	subs	r3, #1
 8016afa:	4543      	cmp	r3, r8
 8016afc:	dcf1      	bgt.n	8016ae2 <_printf_float+0x40e>
 8016afe:	464b      	mov	r3, r9
 8016b00:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8016b04:	e6dc      	b.n	80168c0 <_printf_float+0x1ec>
 8016b06:	f04f 0800 	mov.w	r8, #0
 8016b0a:	f104 0a1a 	add.w	sl, r4, #26
 8016b0e:	e7f2      	b.n	8016af6 <_printf_float+0x422>
 8016b10:	2301      	movs	r3, #1
 8016b12:	4642      	mov	r2, r8
 8016b14:	e7df      	b.n	8016ad6 <_printf_float+0x402>
 8016b16:	2301      	movs	r3, #1
 8016b18:	464a      	mov	r2, r9
 8016b1a:	4631      	mov	r1, r6
 8016b1c:	4628      	mov	r0, r5
 8016b1e:	47b8      	blx	r7
 8016b20:	3001      	adds	r0, #1
 8016b22:	f43f ae38 	beq.w	8016796 <_printf_float+0xc2>
 8016b26:	f108 0801 	add.w	r8, r8, #1
 8016b2a:	68e3      	ldr	r3, [r4, #12]
 8016b2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8016b2e:	1a5b      	subs	r3, r3, r1
 8016b30:	4543      	cmp	r3, r8
 8016b32:	dcf0      	bgt.n	8016b16 <_printf_float+0x442>
 8016b34:	e6fa      	b.n	801692c <_printf_float+0x258>
 8016b36:	f04f 0800 	mov.w	r8, #0
 8016b3a:	f104 0919 	add.w	r9, r4, #25
 8016b3e:	e7f4      	b.n	8016b2a <_printf_float+0x456>

08016b40 <_printf_common>:
 8016b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016b44:	4616      	mov	r6, r2
 8016b46:	4699      	mov	r9, r3
 8016b48:	688a      	ldr	r2, [r1, #8]
 8016b4a:	690b      	ldr	r3, [r1, #16]
 8016b4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8016b50:	4293      	cmp	r3, r2
 8016b52:	bfb8      	it	lt
 8016b54:	4613      	movlt	r3, r2
 8016b56:	6033      	str	r3, [r6, #0]
 8016b58:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8016b5c:	4607      	mov	r7, r0
 8016b5e:	460c      	mov	r4, r1
 8016b60:	b10a      	cbz	r2, 8016b66 <_printf_common+0x26>
 8016b62:	3301      	adds	r3, #1
 8016b64:	6033      	str	r3, [r6, #0]
 8016b66:	6823      	ldr	r3, [r4, #0]
 8016b68:	0699      	lsls	r1, r3, #26
 8016b6a:	bf42      	ittt	mi
 8016b6c:	6833      	ldrmi	r3, [r6, #0]
 8016b6e:	3302      	addmi	r3, #2
 8016b70:	6033      	strmi	r3, [r6, #0]
 8016b72:	6825      	ldr	r5, [r4, #0]
 8016b74:	f015 0506 	ands.w	r5, r5, #6
 8016b78:	d106      	bne.n	8016b88 <_printf_common+0x48>
 8016b7a:	f104 0a19 	add.w	sl, r4, #25
 8016b7e:	68e3      	ldr	r3, [r4, #12]
 8016b80:	6832      	ldr	r2, [r6, #0]
 8016b82:	1a9b      	subs	r3, r3, r2
 8016b84:	42ab      	cmp	r3, r5
 8016b86:	dc26      	bgt.n	8016bd6 <_printf_common+0x96>
 8016b88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8016b8c:	1e13      	subs	r3, r2, #0
 8016b8e:	6822      	ldr	r2, [r4, #0]
 8016b90:	bf18      	it	ne
 8016b92:	2301      	movne	r3, #1
 8016b94:	0692      	lsls	r2, r2, #26
 8016b96:	d42b      	bmi.n	8016bf0 <_printf_common+0xb0>
 8016b98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8016b9c:	4649      	mov	r1, r9
 8016b9e:	4638      	mov	r0, r7
 8016ba0:	47c0      	blx	r8
 8016ba2:	3001      	adds	r0, #1
 8016ba4:	d01e      	beq.n	8016be4 <_printf_common+0xa4>
 8016ba6:	6823      	ldr	r3, [r4, #0]
 8016ba8:	68e5      	ldr	r5, [r4, #12]
 8016baa:	6832      	ldr	r2, [r6, #0]
 8016bac:	f003 0306 	and.w	r3, r3, #6
 8016bb0:	2b04      	cmp	r3, #4
 8016bb2:	bf08      	it	eq
 8016bb4:	1aad      	subeq	r5, r5, r2
 8016bb6:	68a3      	ldr	r3, [r4, #8]
 8016bb8:	6922      	ldr	r2, [r4, #16]
 8016bba:	bf0c      	ite	eq
 8016bbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016bc0:	2500      	movne	r5, #0
 8016bc2:	4293      	cmp	r3, r2
 8016bc4:	bfc4      	itt	gt
 8016bc6:	1a9b      	subgt	r3, r3, r2
 8016bc8:	18ed      	addgt	r5, r5, r3
 8016bca:	2600      	movs	r6, #0
 8016bcc:	341a      	adds	r4, #26
 8016bce:	42b5      	cmp	r5, r6
 8016bd0:	d11a      	bne.n	8016c08 <_printf_common+0xc8>
 8016bd2:	2000      	movs	r0, #0
 8016bd4:	e008      	b.n	8016be8 <_printf_common+0xa8>
 8016bd6:	2301      	movs	r3, #1
 8016bd8:	4652      	mov	r2, sl
 8016bda:	4649      	mov	r1, r9
 8016bdc:	4638      	mov	r0, r7
 8016bde:	47c0      	blx	r8
 8016be0:	3001      	adds	r0, #1
 8016be2:	d103      	bne.n	8016bec <_printf_common+0xac>
 8016be4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016bec:	3501      	adds	r5, #1
 8016bee:	e7c6      	b.n	8016b7e <_printf_common+0x3e>
 8016bf0:	18e1      	adds	r1, r4, r3
 8016bf2:	1c5a      	adds	r2, r3, #1
 8016bf4:	2030      	movs	r0, #48	; 0x30
 8016bf6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8016bfa:	4422      	add	r2, r4
 8016bfc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8016c00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8016c04:	3302      	adds	r3, #2
 8016c06:	e7c7      	b.n	8016b98 <_printf_common+0x58>
 8016c08:	2301      	movs	r3, #1
 8016c0a:	4622      	mov	r2, r4
 8016c0c:	4649      	mov	r1, r9
 8016c0e:	4638      	mov	r0, r7
 8016c10:	47c0      	blx	r8
 8016c12:	3001      	adds	r0, #1
 8016c14:	d0e6      	beq.n	8016be4 <_printf_common+0xa4>
 8016c16:	3601      	adds	r6, #1
 8016c18:	e7d9      	b.n	8016bce <_printf_common+0x8e>
	...

08016c1c <_printf_i>:
 8016c1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016c20:	7e0f      	ldrb	r7, [r1, #24]
 8016c22:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8016c24:	2f78      	cmp	r7, #120	; 0x78
 8016c26:	4691      	mov	r9, r2
 8016c28:	4680      	mov	r8, r0
 8016c2a:	460c      	mov	r4, r1
 8016c2c:	469a      	mov	sl, r3
 8016c2e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8016c32:	d807      	bhi.n	8016c44 <_printf_i+0x28>
 8016c34:	2f62      	cmp	r7, #98	; 0x62
 8016c36:	d80a      	bhi.n	8016c4e <_printf_i+0x32>
 8016c38:	2f00      	cmp	r7, #0
 8016c3a:	f000 80d8 	beq.w	8016dee <_printf_i+0x1d2>
 8016c3e:	2f58      	cmp	r7, #88	; 0x58
 8016c40:	f000 80a3 	beq.w	8016d8a <_printf_i+0x16e>
 8016c44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8016c48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8016c4c:	e03a      	b.n	8016cc4 <_printf_i+0xa8>
 8016c4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8016c52:	2b15      	cmp	r3, #21
 8016c54:	d8f6      	bhi.n	8016c44 <_printf_i+0x28>
 8016c56:	a101      	add	r1, pc, #4	; (adr r1, 8016c5c <_printf_i+0x40>)
 8016c58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8016c5c:	08016cb5 	.word	0x08016cb5
 8016c60:	08016cc9 	.word	0x08016cc9
 8016c64:	08016c45 	.word	0x08016c45
 8016c68:	08016c45 	.word	0x08016c45
 8016c6c:	08016c45 	.word	0x08016c45
 8016c70:	08016c45 	.word	0x08016c45
 8016c74:	08016cc9 	.word	0x08016cc9
 8016c78:	08016c45 	.word	0x08016c45
 8016c7c:	08016c45 	.word	0x08016c45
 8016c80:	08016c45 	.word	0x08016c45
 8016c84:	08016c45 	.word	0x08016c45
 8016c88:	08016dd5 	.word	0x08016dd5
 8016c8c:	08016cf9 	.word	0x08016cf9
 8016c90:	08016db7 	.word	0x08016db7
 8016c94:	08016c45 	.word	0x08016c45
 8016c98:	08016c45 	.word	0x08016c45
 8016c9c:	08016df7 	.word	0x08016df7
 8016ca0:	08016c45 	.word	0x08016c45
 8016ca4:	08016cf9 	.word	0x08016cf9
 8016ca8:	08016c45 	.word	0x08016c45
 8016cac:	08016c45 	.word	0x08016c45
 8016cb0:	08016dbf 	.word	0x08016dbf
 8016cb4:	682b      	ldr	r3, [r5, #0]
 8016cb6:	1d1a      	adds	r2, r3, #4
 8016cb8:	681b      	ldr	r3, [r3, #0]
 8016cba:	602a      	str	r2, [r5, #0]
 8016cbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8016cc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8016cc4:	2301      	movs	r3, #1
 8016cc6:	e0a3      	b.n	8016e10 <_printf_i+0x1f4>
 8016cc8:	6820      	ldr	r0, [r4, #0]
 8016cca:	6829      	ldr	r1, [r5, #0]
 8016ccc:	0606      	lsls	r6, r0, #24
 8016cce:	f101 0304 	add.w	r3, r1, #4
 8016cd2:	d50a      	bpl.n	8016cea <_printf_i+0xce>
 8016cd4:	680e      	ldr	r6, [r1, #0]
 8016cd6:	602b      	str	r3, [r5, #0]
 8016cd8:	2e00      	cmp	r6, #0
 8016cda:	da03      	bge.n	8016ce4 <_printf_i+0xc8>
 8016cdc:	232d      	movs	r3, #45	; 0x2d
 8016cde:	4276      	negs	r6, r6
 8016ce0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016ce4:	485e      	ldr	r0, [pc, #376]	; (8016e60 <_printf_i+0x244>)
 8016ce6:	230a      	movs	r3, #10
 8016ce8:	e019      	b.n	8016d1e <_printf_i+0x102>
 8016cea:	680e      	ldr	r6, [r1, #0]
 8016cec:	602b      	str	r3, [r5, #0]
 8016cee:	f010 0f40 	tst.w	r0, #64	; 0x40
 8016cf2:	bf18      	it	ne
 8016cf4:	b236      	sxthne	r6, r6
 8016cf6:	e7ef      	b.n	8016cd8 <_printf_i+0xbc>
 8016cf8:	682b      	ldr	r3, [r5, #0]
 8016cfa:	6820      	ldr	r0, [r4, #0]
 8016cfc:	1d19      	adds	r1, r3, #4
 8016cfe:	6029      	str	r1, [r5, #0]
 8016d00:	0601      	lsls	r1, r0, #24
 8016d02:	d501      	bpl.n	8016d08 <_printf_i+0xec>
 8016d04:	681e      	ldr	r6, [r3, #0]
 8016d06:	e002      	b.n	8016d0e <_printf_i+0xf2>
 8016d08:	0646      	lsls	r6, r0, #25
 8016d0a:	d5fb      	bpl.n	8016d04 <_printf_i+0xe8>
 8016d0c:	881e      	ldrh	r6, [r3, #0]
 8016d0e:	4854      	ldr	r0, [pc, #336]	; (8016e60 <_printf_i+0x244>)
 8016d10:	2f6f      	cmp	r7, #111	; 0x6f
 8016d12:	bf0c      	ite	eq
 8016d14:	2308      	moveq	r3, #8
 8016d16:	230a      	movne	r3, #10
 8016d18:	2100      	movs	r1, #0
 8016d1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8016d1e:	6865      	ldr	r5, [r4, #4]
 8016d20:	60a5      	str	r5, [r4, #8]
 8016d22:	2d00      	cmp	r5, #0
 8016d24:	bfa2      	ittt	ge
 8016d26:	6821      	ldrge	r1, [r4, #0]
 8016d28:	f021 0104 	bicge.w	r1, r1, #4
 8016d2c:	6021      	strge	r1, [r4, #0]
 8016d2e:	b90e      	cbnz	r6, 8016d34 <_printf_i+0x118>
 8016d30:	2d00      	cmp	r5, #0
 8016d32:	d04d      	beq.n	8016dd0 <_printf_i+0x1b4>
 8016d34:	4615      	mov	r5, r2
 8016d36:	fbb6 f1f3 	udiv	r1, r6, r3
 8016d3a:	fb03 6711 	mls	r7, r3, r1, r6
 8016d3e:	5dc7      	ldrb	r7, [r0, r7]
 8016d40:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8016d44:	4637      	mov	r7, r6
 8016d46:	42bb      	cmp	r3, r7
 8016d48:	460e      	mov	r6, r1
 8016d4a:	d9f4      	bls.n	8016d36 <_printf_i+0x11a>
 8016d4c:	2b08      	cmp	r3, #8
 8016d4e:	d10b      	bne.n	8016d68 <_printf_i+0x14c>
 8016d50:	6823      	ldr	r3, [r4, #0]
 8016d52:	07de      	lsls	r6, r3, #31
 8016d54:	d508      	bpl.n	8016d68 <_printf_i+0x14c>
 8016d56:	6923      	ldr	r3, [r4, #16]
 8016d58:	6861      	ldr	r1, [r4, #4]
 8016d5a:	4299      	cmp	r1, r3
 8016d5c:	bfde      	ittt	le
 8016d5e:	2330      	movle	r3, #48	; 0x30
 8016d60:	f805 3c01 	strble.w	r3, [r5, #-1]
 8016d64:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8016d68:	1b52      	subs	r2, r2, r5
 8016d6a:	6122      	str	r2, [r4, #16]
 8016d6c:	f8cd a000 	str.w	sl, [sp]
 8016d70:	464b      	mov	r3, r9
 8016d72:	aa03      	add	r2, sp, #12
 8016d74:	4621      	mov	r1, r4
 8016d76:	4640      	mov	r0, r8
 8016d78:	f7ff fee2 	bl	8016b40 <_printf_common>
 8016d7c:	3001      	adds	r0, #1
 8016d7e:	d14c      	bne.n	8016e1a <_printf_i+0x1fe>
 8016d80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016d84:	b004      	add	sp, #16
 8016d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016d8a:	4835      	ldr	r0, [pc, #212]	; (8016e60 <_printf_i+0x244>)
 8016d8c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8016d90:	6829      	ldr	r1, [r5, #0]
 8016d92:	6823      	ldr	r3, [r4, #0]
 8016d94:	f851 6b04 	ldr.w	r6, [r1], #4
 8016d98:	6029      	str	r1, [r5, #0]
 8016d9a:	061d      	lsls	r5, r3, #24
 8016d9c:	d514      	bpl.n	8016dc8 <_printf_i+0x1ac>
 8016d9e:	07df      	lsls	r7, r3, #31
 8016da0:	bf44      	itt	mi
 8016da2:	f043 0320 	orrmi.w	r3, r3, #32
 8016da6:	6023      	strmi	r3, [r4, #0]
 8016da8:	b91e      	cbnz	r6, 8016db2 <_printf_i+0x196>
 8016daa:	6823      	ldr	r3, [r4, #0]
 8016dac:	f023 0320 	bic.w	r3, r3, #32
 8016db0:	6023      	str	r3, [r4, #0]
 8016db2:	2310      	movs	r3, #16
 8016db4:	e7b0      	b.n	8016d18 <_printf_i+0xfc>
 8016db6:	6823      	ldr	r3, [r4, #0]
 8016db8:	f043 0320 	orr.w	r3, r3, #32
 8016dbc:	6023      	str	r3, [r4, #0]
 8016dbe:	2378      	movs	r3, #120	; 0x78
 8016dc0:	4828      	ldr	r0, [pc, #160]	; (8016e64 <_printf_i+0x248>)
 8016dc2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8016dc6:	e7e3      	b.n	8016d90 <_printf_i+0x174>
 8016dc8:	0659      	lsls	r1, r3, #25
 8016dca:	bf48      	it	mi
 8016dcc:	b2b6      	uxthmi	r6, r6
 8016dce:	e7e6      	b.n	8016d9e <_printf_i+0x182>
 8016dd0:	4615      	mov	r5, r2
 8016dd2:	e7bb      	b.n	8016d4c <_printf_i+0x130>
 8016dd4:	682b      	ldr	r3, [r5, #0]
 8016dd6:	6826      	ldr	r6, [r4, #0]
 8016dd8:	6961      	ldr	r1, [r4, #20]
 8016dda:	1d18      	adds	r0, r3, #4
 8016ddc:	6028      	str	r0, [r5, #0]
 8016dde:	0635      	lsls	r5, r6, #24
 8016de0:	681b      	ldr	r3, [r3, #0]
 8016de2:	d501      	bpl.n	8016de8 <_printf_i+0x1cc>
 8016de4:	6019      	str	r1, [r3, #0]
 8016de6:	e002      	b.n	8016dee <_printf_i+0x1d2>
 8016de8:	0670      	lsls	r0, r6, #25
 8016dea:	d5fb      	bpl.n	8016de4 <_printf_i+0x1c8>
 8016dec:	8019      	strh	r1, [r3, #0]
 8016dee:	2300      	movs	r3, #0
 8016df0:	6123      	str	r3, [r4, #16]
 8016df2:	4615      	mov	r5, r2
 8016df4:	e7ba      	b.n	8016d6c <_printf_i+0x150>
 8016df6:	682b      	ldr	r3, [r5, #0]
 8016df8:	1d1a      	adds	r2, r3, #4
 8016dfa:	602a      	str	r2, [r5, #0]
 8016dfc:	681d      	ldr	r5, [r3, #0]
 8016dfe:	6862      	ldr	r2, [r4, #4]
 8016e00:	2100      	movs	r1, #0
 8016e02:	4628      	mov	r0, r5
 8016e04:	f7e9 fa04 	bl	8000210 <memchr>
 8016e08:	b108      	cbz	r0, 8016e0e <_printf_i+0x1f2>
 8016e0a:	1b40      	subs	r0, r0, r5
 8016e0c:	6060      	str	r0, [r4, #4]
 8016e0e:	6863      	ldr	r3, [r4, #4]
 8016e10:	6123      	str	r3, [r4, #16]
 8016e12:	2300      	movs	r3, #0
 8016e14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016e18:	e7a8      	b.n	8016d6c <_printf_i+0x150>
 8016e1a:	6923      	ldr	r3, [r4, #16]
 8016e1c:	462a      	mov	r2, r5
 8016e1e:	4649      	mov	r1, r9
 8016e20:	4640      	mov	r0, r8
 8016e22:	47d0      	blx	sl
 8016e24:	3001      	adds	r0, #1
 8016e26:	d0ab      	beq.n	8016d80 <_printf_i+0x164>
 8016e28:	6823      	ldr	r3, [r4, #0]
 8016e2a:	079b      	lsls	r3, r3, #30
 8016e2c:	d413      	bmi.n	8016e56 <_printf_i+0x23a>
 8016e2e:	68e0      	ldr	r0, [r4, #12]
 8016e30:	9b03      	ldr	r3, [sp, #12]
 8016e32:	4298      	cmp	r0, r3
 8016e34:	bfb8      	it	lt
 8016e36:	4618      	movlt	r0, r3
 8016e38:	e7a4      	b.n	8016d84 <_printf_i+0x168>
 8016e3a:	2301      	movs	r3, #1
 8016e3c:	4632      	mov	r2, r6
 8016e3e:	4649      	mov	r1, r9
 8016e40:	4640      	mov	r0, r8
 8016e42:	47d0      	blx	sl
 8016e44:	3001      	adds	r0, #1
 8016e46:	d09b      	beq.n	8016d80 <_printf_i+0x164>
 8016e48:	3501      	adds	r5, #1
 8016e4a:	68e3      	ldr	r3, [r4, #12]
 8016e4c:	9903      	ldr	r1, [sp, #12]
 8016e4e:	1a5b      	subs	r3, r3, r1
 8016e50:	42ab      	cmp	r3, r5
 8016e52:	dcf2      	bgt.n	8016e3a <_printf_i+0x21e>
 8016e54:	e7eb      	b.n	8016e2e <_printf_i+0x212>
 8016e56:	2500      	movs	r5, #0
 8016e58:	f104 0619 	add.w	r6, r4, #25
 8016e5c:	e7f5      	b.n	8016e4a <_printf_i+0x22e>
 8016e5e:	bf00      	nop
 8016e60:	0801972a 	.word	0x0801972a
 8016e64:	0801973b 	.word	0x0801973b

08016e68 <iprintf>:
 8016e68:	b40f      	push	{r0, r1, r2, r3}
 8016e6a:	4b0a      	ldr	r3, [pc, #40]	; (8016e94 <iprintf+0x2c>)
 8016e6c:	b513      	push	{r0, r1, r4, lr}
 8016e6e:	681c      	ldr	r4, [r3, #0]
 8016e70:	b124      	cbz	r4, 8016e7c <iprintf+0x14>
 8016e72:	69a3      	ldr	r3, [r4, #24]
 8016e74:	b913      	cbnz	r3, 8016e7c <iprintf+0x14>
 8016e76:	4620      	mov	r0, r4
 8016e78:	f000 ff30 	bl	8017cdc <__sinit>
 8016e7c:	ab05      	add	r3, sp, #20
 8016e7e:	9a04      	ldr	r2, [sp, #16]
 8016e80:	68a1      	ldr	r1, [r4, #8]
 8016e82:	9301      	str	r3, [sp, #4]
 8016e84:	4620      	mov	r0, r4
 8016e86:	f001 fd1f 	bl	80188c8 <_vfiprintf_r>
 8016e8a:	b002      	add	sp, #8
 8016e8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016e90:	b004      	add	sp, #16
 8016e92:	4770      	bx	lr
 8016e94:	20000184 	.word	0x20000184

08016e98 <_sbrk_r>:
 8016e98:	b538      	push	{r3, r4, r5, lr}
 8016e9a:	4d06      	ldr	r5, [pc, #24]	; (8016eb4 <_sbrk_r+0x1c>)
 8016e9c:	2300      	movs	r3, #0
 8016e9e:	4604      	mov	r4, r0
 8016ea0:	4608      	mov	r0, r1
 8016ea2:	602b      	str	r3, [r5, #0]
 8016ea4:	f002 f9b8 	bl	8019218 <_sbrk>
 8016ea8:	1c43      	adds	r3, r0, #1
 8016eaa:	d102      	bne.n	8016eb2 <_sbrk_r+0x1a>
 8016eac:	682b      	ldr	r3, [r5, #0]
 8016eae:	b103      	cbz	r3, 8016eb2 <_sbrk_r+0x1a>
 8016eb0:	6023      	str	r3, [r4, #0]
 8016eb2:	bd38      	pop	{r3, r4, r5, pc}
 8016eb4:	20002f6c 	.word	0x20002f6c

08016eb8 <siprintf>:
 8016eb8:	b40e      	push	{r1, r2, r3}
 8016eba:	b500      	push	{lr}
 8016ebc:	b09c      	sub	sp, #112	; 0x70
 8016ebe:	ab1d      	add	r3, sp, #116	; 0x74
 8016ec0:	9002      	str	r0, [sp, #8]
 8016ec2:	9006      	str	r0, [sp, #24]
 8016ec4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8016ec8:	4809      	ldr	r0, [pc, #36]	; (8016ef0 <siprintf+0x38>)
 8016eca:	9107      	str	r1, [sp, #28]
 8016ecc:	9104      	str	r1, [sp, #16]
 8016ece:	4909      	ldr	r1, [pc, #36]	; (8016ef4 <siprintf+0x3c>)
 8016ed0:	f853 2b04 	ldr.w	r2, [r3], #4
 8016ed4:	9105      	str	r1, [sp, #20]
 8016ed6:	6800      	ldr	r0, [r0, #0]
 8016ed8:	9301      	str	r3, [sp, #4]
 8016eda:	a902      	add	r1, sp, #8
 8016edc:	f001 fbca 	bl	8018674 <_svfiprintf_r>
 8016ee0:	9b02      	ldr	r3, [sp, #8]
 8016ee2:	2200      	movs	r2, #0
 8016ee4:	701a      	strb	r2, [r3, #0]
 8016ee6:	b01c      	add	sp, #112	; 0x70
 8016ee8:	f85d eb04 	ldr.w	lr, [sp], #4
 8016eec:	b003      	add	sp, #12
 8016eee:	4770      	bx	lr
 8016ef0:	20000184 	.word	0x20000184
 8016ef4:	ffff0208 	.word	0xffff0208

08016ef8 <__assert_func>:
 8016ef8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016efa:	4614      	mov	r4, r2
 8016efc:	461a      	mov	r2, r3
 8016efe:	4b09      	ldr	r3, [pc, #36]	; (8016f24 <__assert_func+0x2c>)
 8016f00:	681b      	ldr	r3, [r3, #0]
 8016f02:	4605      	mov	r5, r0
 8016f04:	68d8      	ldr	r0, [r3, #12]
 8016f06:	b14c      	cbz	r4, 8016f1c <__assert_func+0x24>
 8016f08:	4b07      	ldr	r3, [pc, #28]	; (8016f28 <__assert_func+0x30>)
 8016f0a:	9100      	str	r1, [sp, #0]
 8016f0c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016f10:	4906      	ldr	r1, [pc, #24]	; (8016f2c <__assert_func+0x34>)
 8016f12:	462b      	mov	r3, r5
 8016f14:	f000 ff60 	bl	8017dd8 <fiprintf>
 8016f18:	f001 ff2a 	bl	8018d70 <abort>
 8016f1c:	4b04      	ldr	r3, [pc, #16]	; (8016f30 <__assert_func+0x38>)
 8016f1e:	461c      	mov	r4, r3
 8016f20:	e7f3      	b.n	8016f0a <__assert_func+0x12>
 8016f22:	bf00      	nop
 8016f24:	20000184 	.word	0x20000184
 8016f28:	0801974c 	.word	0x0801974c
 8016f2c:	08019759 	.word	0x08019759
 8016f30:	08019787 	.word	0x08019787

08016f34 <quorem>:
 8016f34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f38:	6903      	ldr	r3, [r0, #16]
 8016f3a:	690c      	ldr	r4, [r1, #16]
 8016f3c:	42a3      	cmp	r3, r4
 8016f3e:	4607      	mov	r7, r0
 8016f40:	f2c0 8081 	blt.w	8017046 <quorem+0x112>
 8016f44:	3c01      	subs	r4, #1
 8016f46:	f101 0814 	add.w	r8, r1, #20
 8016f4a:	f100 0514 	add.w	r5, r0, #20
 8016f4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8016f52:	9301      	str	r3, [sp, #4]
 8016f54:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8016f58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8016f5c:	3301      	adds	r3, #1
 8016f5e:	429a      	cmp	r2, r3
 8016f60:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8016f64:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8016f68:	fbb2 f6f3 	udiv	r6, r2, r3
 8016f6c:	d331      	bcc.n	8016fd2 <quorem+0x9e>
 8016f6e:	f04f 0e00 	mov.w	lr, #0
 8016f72:	4640      	mov	r0, r8
 8016f74:	46ac      	mov	ip, r5
 8016f76:	46f2      	mov	sl, lr
 8016f78:	f850 2b04 	ldr.w	r2, [r0], #4
 8016f7c:	b293      	uxth	r3, r2
 8016f7e:	fb06 e303 	mla	r3, r6, r3, lr
 8016f82:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8016f86:	b29b      	uxth	r3, r3
 8016f88:	ebaa 0303 	sub.w	r3, sl, r3
 8016f8c:	f8dc a000 	ldr.w	sl, [ip]
 8016f90:	0c12      	lsrs	r2, r2, #16
 8016f92:	fa13 f38a 	uxtah	r3, r3, sl
 8016f96:	fb06 e202 	mla	r2, r6, r2, lr
 8016f9a:	9300      	str	r3, [sp, #0]
 8016f9c:	9b00      	ldr	r3, [sp, #0]
 8016f9e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8016fa2:	b292      	uxth	r2, r2
 8016fa4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8016fa8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016fac:	f8bd 3000 	ldrh.w	r3, [sp]
 8016fb0:	4581      	cmp	r9, r0
 8016fb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016fb6:	f84c 3b04 	str.w	r3, [ip], #4
 8016fba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8016fbe:	d2db      	bcs.n	8016f78 <quorem+0x44>
 8016fc0:	f855 300b 	ldr.w	r3, [r5, fp]
 8016fc4:	b92b      	cbnz	r3, 8016fd2 <quorem+0x9e>
 8016fc6:	9b01      	ldr	r3, [sp, #4]
 8016fc8:	3b04      	subs	r3, #4
 8016fca:	429d      	cmp	r5, r3
 8016fcc:	461a      	mov	r2, r3
 8016fce:	d32e      	bcc.n	801702e <quorem+0xfa>
 8016fd0:	613c      	str	r4, [r7, #16]
 8016fd2:	4638      	mov	r0, r7
 8016fd4:	f001 f9da 	bl	801838c <__mcmp>
 8016fd8:	2800      	cmp	r0, #0
 8016fda:	db24      	blt.n	8017026 <quorem+0xf2>
 8016fdc:	3601      	adds	r6, #1
 8016fde:	4628      	mov	r0, r5
 8016fe0:	f04f 0c00 	mov.w	ip, #0
 8016fe4:	f858 2b04 	ldr.w	r2, [r8], #4
 8016fe8:	f8d0 e000 	ldr.w	lr, [r0]
 8016fec:	b293      	uxth	r3, r2
 8016fee:	ebac 0303 	sub.w	r3, ip, r3
 8016ff2:	0c12      	lsrs	r2, r2, #16
 8016ff4:	fa13 f38e 	uxtah	r3, r3, lr
 8016ff8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8016ffc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017000:	b29b      	uxth	r3, r3
 8017002:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017006:	45c1      	cmp	r9, r8
 8017008:	f840 3b04 	str.w	r3, [r0], #4
 801700c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8017010:	d2e8      	bcs.n	8016fe4 <quorem+0xb0>
 8017012:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017016:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801701a:	b922      	cbnz	r2, 8017026 <quorem+0xf2>
 801701c:	3b04      	subs	r3, #4
 801701e:	429d      	cmp	r5, r3
 8017020:	461a      	mov	r2, r3
 8017022:	d30a      	bcc.n	801703a <quorem+0x106>
 8017024:	613c      	str	r4, [r7, #16]
 8017026:	4630      	mov	r0, r6
 8017028:	b003      	add	sp, #12
 801702a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801702e:	6812      	ldr	r2, [r2, #0]
 8017030:	3b04      	subs	r3, #4
 8017032:	2a00      	cmp	r2, #0
 8017034:	d1cc      	bne.n	8016fd0 <quorem+0x9c>
 8017036:	3c01      	subs	r4, #1
 8017038:	e7c7      	b.n	8016fca <quorem+0x96>
 801703a:	6812      	ldr	r2, [r2, #0]
 801703c:	3b04      	subs	r3, #4
 801703e:	2a00      	cmp	r2, #0
 8017040:	d1f0      	bne.n	8017024 <quorem+0xf0>
 8017042:	3c01      	subs	r4, #1
 8017044:	e7eb      	b.n	801701e <quorem+0xea>
 8017046:	2000      	movs	r0, #0
 8017048:	e7ee      	b.n	8017028 <quorem+0xf4>
 801704a:	0000      	movs	r0, r0
 801704c:	0000      	movs	r0, r0
	...

08017050 <_dtoa_r>:
 8017050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017054:	ed2d 8b04 	vpush	{d8-d9}
 8017058:	ec57 6b10 	vmov	r6, r7, d0
 801705c:	b093      	sub	sp, #76	; 0x4c
 801705e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8017060:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8017064:	9106      	str	r1, [sp, #24]
 8017066:	ee10 aa10 	vmov	sl, s0
 801706a:	4604      	mov	r4, r0
 801706c:	9209      	str	r2, [sp, #36]	; 0x24
 801706e:	930c      	str	r3, [sp, #48]	; 0x30
 8017070:	46bb      	mov	fp, r7
 8017072:	b975      	cbnz	r5, 8017092 <_dtoa_r+0x42>
 8017074:	2010      	movs	r0, #16
 8017076:	f7ff f98f 	bl	8016398 <malloc>
 801707a:	4602      	mov	r2, r0
 801707c:	6260      	str	r0, [r4, #36]	; 0x24
 801707e:	b920      	cbnz	r0, 801708a <_dtoa_r+0x3a>
 8017080:	4ba7      	ldr	r3, [pc, #668]	; (8017320 <_dtoa_r+0x2d0>)
 8017082:	21ea      	movs	r1, #234	; 0xea
 8017084:	48a7      	ldr	r0, [pc, #668]	; (8017324 <_dtoa_r+0x2d4>)
 8017086:	f7ff ff37 	bl	8016ef8 <__assert_func>
 801708a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801708e:	6005      	str	r5, [r0, #0]
 8017090:	60c5      	str	r5, [r0, #12]
 8017092:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017094:	6819      	ldr	r1, [r3, #0]
 8017096:	b151      	cbz	r1, 80170ae <_dtoa_r+0x5e>
 8017098:	685a      	ldr	r2, [r3, #4]
 801709a:	604a      	str	r2, [r1, #4]
 801709c:	2301      	movs	r3, #1
 801709e:	4093      	lsls	r3, r2
 80170a0:	608b      	str	r3, [r1, #8]
 80170a2:	4620      	mov	r0, r4
 80170a4:	f000 ff30 	bl	8017f08 <_Bfree>
 80170a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80170aa:	2200      	movs	r2, #0
 80170ac:	601a      	str	r2, [r3, #0]
 80170ae:	1e3b      	subs	r3, r7, #0
 80170b0:	bfaa      	itet	ge
 80170b2:	2300      	movge	r3, #0
 80170b4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80170b8:	f8c8 3000 	strge.w	r3, [r8]
 80170bc:	4b9a      	ldr	r3, [pc, #616]	; (8017328 <_dtoa_r+0x2d8>)
 80170be:	bfbc      	itt	lt
 80170c0:	2201      	movlt	r2, #1
 80170c2:	f8c8 2000 	strlt.w	r2, [r8]
 80170c6:	ea33 030b 	bics.w	r3, r3, fp
 80170ca:	d11b      	bne.n	8017104 <_dtoa_r+0xb4>
 80170cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80170ce:	f242 730f 	movw	r3, #9999	; 0x270f
 80170d2:	6013      	str	r3, [r2, #0]
 80170d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80170d8:	4333      	orrs	r3, r6
 80170da:	f000 8592 	beq.w	8017c02 <_dtoa_r+0xbb2>
 80170de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80170e0:	b963      	cbnz	r3, 80170fc <_dtoa_r+0xac>
 80170e2:	4b92      	ldr	r3, [pc, #584]	; (801732c <_dtoa_r+0x2dc>)
 80170e4:	e022      	b.n	801712c <_dtoa_r+0xdc>
 80170e6:	4b92      	ldr	r3, [pc, #584]	; (8017330 <_dtoa_r+0x2e0>)
 80170e8:	9301      	str	r3, [sp, #4]
 80170ea:	3308      	adds	r3, #8
 80170ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80170ee:	6013      	str	r3, [r2, #0]
 80170f0:	9801      	ldr	r0, [sp, #4]
 80170f2:	b013      	add	sp, #76	; 0x4c
 80170f4:	ecbd 8b04 	vpop	{d8-d9}
 80170f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80170fc:	4b8b      	ldr	r3, [pc, #556]	; (801732c <_dtoa_r+0x2dc>)
 80170fe:	9301      	str	r3, [sp, #4]
 8017100:	3303      	adds	r3, #3
 8017102:	e7f3      	b.n	80170ec <_dtoa_r+0x9c>
 8017104:	2200      	movs	r2, #0
 8017106:	2300      	movs	r3, #0
 8017108:	4650      	mov	r0, sl
 801710a:	4659      	mov	r1, fp
 801710c:	f7e9 fcf4 	bl	8000af8 <__aeabi_dcmpeq>
 8017110:	ec4b ab19 	vmov	d9, sl, fp
 8017114:	4680      	mov	r8, r0
 8017116:	b158      	cbz	r0, 8017130 <_dtoa_r+0xe0>
 8017118:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801711a:	2301      	movs	r3, #1
 801711c:	6013      	str	r3, [r2, #0]
 801711e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017120:	2b00      	cmp	r3, #0
 8017122:	f000 856b 	beq.w	8017bfc <_dtoa_r+0xbac>
 8017126:	4883      	ldr	r0, [pc, #524]	; (8017334 <_dtoa_r+0x2e4>)
 8017128:	6018      	str	r0, [r3, #0]
 801712a:	1e43      	subs	r3, r0, #1
 801712c:	9301      	str	r3, [sp, #4]
 801712e:	e7df      	b.n	80170f0 <_dtoa_r+0xa0>
 8017130:	ec4b ab10 	vmov	d0, sl, fp
 8017134:	aa10      	add	r2, sp, #64	; 0x40
 8017136:	a911      	add	r1, sp, #68	; 0x44
 8017138:	4620      	mov	r0, r4
 801713a:	f001 f9cd 	bl	80184d8 <__d2b>
 801713e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8017142:	ee08 0a10 	vmov	s16, r0
 8017146:	2d00      	cmp	r5, #0
 8017148:	f000 8084 	beq.w	8017254 <_dtoa_r+0x204>
 801714c:	ee19 3a90 	vmov	r3, s19
 8017150:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017154:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8017158:	4656      	mov	r6, sl
 801715a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801715e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8017162:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8017166:	4b74      	ldr	r3, [pc, #464]	; (8017338 <_dtoa_r+0x2e8>)
 8017168:	2200      	movs	r2, #0
 801716a:	4630      	mov	r0, r6
 801716c:	4639      	mov	r1, r7
 801716e:	f7e9 f8a3 	bl	80002b8 <__aeabi_dsub>
 8017172:	a365      	add	r3, pc, #404	; (adr r3, 8017308 <_dtoa_r+0x2b8>)
 8017174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017178:	f7e9 fa56 	bl	8000628 <__aeabi_dmul>
 801717c:	a364      	add	r3, pc, #400	; (adr r3, 8017310 <_dtoa_r+0x2c0>)
 801717e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017182:	f7e9 f89b 	bl	80002bc <__adddf3>
 8017186:	4606      	mov	r6, r0
 8017188:	4628      	mov	r0, r5
 801718a:	460f      	mov	r7, r1
 801718c:	f7e9 f9e2 	bl	8000554 <__aeabi_i2d>
 8017190:	a361      	add	r3, pc, #388	; (adr r3, 8017318 <_dtoa_r+0x2c8>)
 8017192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017196:	f7e9 fa47 	bl	8000628 <__aeabi_dmul>
 801719a:	4602      	mov	r2, r0
 801719c:	460b      	mov	r3, r1
 801719e:	4630      	mov	r0, r6
 80171a0:	4639      	mov	r1, r7
 80171a2:	f7e9 f88b 	bl	80002bc <__adddf3>
 80171a6:	4606      	mov	r6, r0
 80171a8:	460f      	mov	r7, r1
 80171aa:	f7e9 fced 	bl	8000b88 <__aeabi_d2iz>
 80171ae:	2200      	movs	r2, #0
 80171b0:	9000      	str	r0, [sp, #0]
 80171b2:	2300      	movs	r3, #0
 80171b4:	4630      	mov	r0, r6
 80171b6:	4639      	mov	r1, r7
 80171b8:	f7e9 fca8 	bl	8000b0c <__aeabi_dcmplt>
 80171bc:	b150      	cbz	r0, 80171d4 <_dtoa_r+0x184>
 80171be:	9800      	ldr	r0, [sp, #0]
 80171c0:	f7e9 f9c8 	bl	8000554 <__aeabi_i2d>
 80171c4:	4632      	mov	r2, r6
 80171c6:	463b      	mov	r3, r7
 80171c8:	f7e9 fc96 	bl	8000af8 <__aeabi_dcmpeq>
 80171cc:	b910      	cbnz	r0, 80171d4 <_dtoa_r+0x184>
 80171ce:	9b00      	ldr	r3, [sp, #0]
 80171d0:	3b01      	subs	r3, #1
 80171d2:	9300      	str	r3, [sp, #0]
 80171d4:	9b00      	ldr	r3, [sp, #0]
 80171d6:	2b16      	cmp	r3, #22
 80171d8:	d85a      	bhi.n	8017290 <_dtoa_r+0x240>
 80171da:	9a00      	ldr	r2, [sp, #0]
 80171dc:	4b57      	ldr	r3, [pc, #348]	; (801733c <_dtoa_r+0x2ec>)
 80171de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80171e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171e6:	ec51 0b19 	vmov	r0, r1, d9
 80171ea:	f7e9 fc8f 	bl	8000b0c <__aeabi_dcmplt>
 80171ee:	2800      	cmp	r0, #0
 80171f0:	d050      	beq.n	8017294 <_dtoa_r+0x244>
 80171f2:	9b00      	ldr	r3, [sp, #0]
 80171f4:	3b01      	subs	r3, #1
 80171f6:	9300      	str	r3, [sp, #0]
 80171f8:	2300      	movs	r3, #0
 80171fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80171fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80171fe:	1b5d      	subs	r5, r3, r5
 8017200:	1e6b      	subs	r3, r5, #1
 8017202:	9305      	str	r3, [sp, #20]
 8017204:	bf45      	ittet	mi
 8017206:	f1c5 0301 	rsbmi	r3, r5, #1
 801720a:	9304      	strmi	r3, [sp, #16]
 801720c:	2300      	movpl	r3, #0
 801720e:	2300      	movmi	r3, #0
 8017210:	bf4c      	ite	mi
 8017212:	9305      	strmi	r3, [sp, #20]
 8017214:	9304      	strpl	r3, [sp, #16]
 8017216:	9b00      	ldr	r3, [sp, #0]
 8017218:	2b00      	cmp	r3, #0
 801721a:	db3d      	blt.n	8017298 <_dtoa_r+0x248>
 801721c:	9b05      	ldr	r3, [sp, #20]
 801721e:	9a00      	ldr	r2, [sp, #0]
 8017220:	920a      	str	r2, [sp, #40]	; 0x28
 8017222:	4413      	add	r3, r2
 8017224:	9305      	str	r3, [sp, #20]
 8017226:	2300      	movs	r3, #0
 8017228:	9307      	str	r3, [sp, #28]
 801722a:	9b06      	ldr	r3, [sp, #24]
 801722c:	2b09      	cmp	r3, #9
 801722e:	f200 8089 	bhi.w	8017344 <_dtoa_r+0x2f4>
 8017232:	2b05      	cmp	r3, #5
 8017234:	bfc4      	itt	gt
 8017236:	3b04      	subgt	r3, #4
 8017238:	9306      	strgt	r3, [sp, #24]
 801723a:	9b06      	ldr	r3, [sp, #24]
 801723c:	f1a3 0302 	sub.w	r3, r3, #2
 8017240:	bfcc      	ite	gt
 8017242:	2500      	movgt	r5, #0
 8017244:	2501      	movle	r5, #1
 8017246:	2b03      	cmp	r3, #3
 8017248:	f200 8087 	bhi.w	801735a <_dtoa_r+0x30a>
 801724c:	e8df f003 	tbb	[pc, r3]
 8017250:	59383a2d 	.word	0x59383a2d
 8017254:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8017258:	441d      	add	r5, r3
 801725a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801725e:	2b20      	cmp	r3, #32
 8017260:	bfc1      	itttt	gt
 8017262:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8017266:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801726a:	fa0b f303 	lslgt.w	r3, fp, r3
 801726e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8017272:	bfda      	itte	le
 8017274:	f1c3 0320 	rsble	r3, r3, #32
 8017278:	fa06 f003 	lslle.w	r0, r6, r3
 801727c:	4318      	orrgt	r0, r3
 801727e:	f7e9 f959 	bl	8000534 <__aeabi_ui2d>
 8017282:	2301      	movs	r3, #1
 8017284:	4606      	mov	r6, r0
 8017286:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801728a:	3d01      	subs	r5, #1
 801728c:	930e      	str	r3, [sp, #56]	; 0x38
 801728e:	e76a      	b.n	8017166 <_dtoa_r+0x116>
 8017290:	2301      	movs	r3, #1
 8017292:	e7b2      	b.n	80171fa <_dtoa_r+0x1aa>
 8017294:	900b      	str	r0, [sp, #44]	; 0x2c
 8017296:	e7b1      	b.n	80171fc <_dtoa_r+0x1ac>
 8017298:	9b04      	ldr	r3, [sp, #16]
 801729a:	9a00      	ldr	r2, [sp, #0]
 801729c:	1a9b      	subs	r3, r3, r2
 801729e:	9304      	str	r3, [sp, #16]
 80172a0:	4253      	negs	r3, r2
 80172a2:	9307      	str	r3, [sp, #28]
 80172a4:	2300      	movs	r3, #0
 80172a6:	930a      	str	r3, [sp, #40]	; 0x28
 80172a8:	e7bf      	b.n	801722a <_dtoa_r+0x1da>
 80172aa:	2300      	movs	r3, #0
 80172ac:	9308      	str	r3, [sp, #32]
 80172ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80172b0:	2b00      	cmp	r3, #0
 80172b2:	dc55      	bgt.n	8017360 <_dtoa_r+0x310>
 80172b4:	2301      	movs	r3, #1
 80172b6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80172ba:	461a      	mov	r2, r3
 80172bc:	9209      	str	r2, [sp, #36]	; 0x24
 80172be:	e00c      	b.n	80172da <_dtoa_r+0x28a>
 80172c0:	2301      	movs	r3, #1
 80172c2:	e7f3      	b.n	80172ac <_dtoa_r+0x25c>
 80172c4:	2300      	movs	r3, #0
 80172c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80172c8:	9308      	str	r3, [sp, #32]
 80172ca:	9b00      	ldr	r3, [sp, #0]
 80172cc:	4413      	add	r3, r2
 80172ce:	9302      	str	r3, [sp, #8]
 80172d0:	3301      	adds	r3, #1
 80172d2:	2b01      	cmp	r3, #1
 80172d4:	9303      	str	r3, [sp, #12]
 80172d6:	bfb8      	it	lt
 80172d8:	2301      	movlt	r3, #1
 80172da:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80172dc:	2200      	movs	r2, #0
 80172de:	6042      	str	r2, [r0, #4]
 80172e0:	2204      	movs	r2, #4
 80172e2:	f102 0614 	add.w	r6, r2, #20
 80172e6:	429e      	cmp	r6, r3
 80172e8:	6841      	ldr	r1, [r0, #4]
 80172ea:	d93d      	bls.n	8017368 <_dtoa_r+0x318>
 80172ec:	4620      	mov	r0, r4
 80172ee:	f000 fdcb 	bl	8017e88 <_Balloc>
 80172f2:	9001      	str	r0, [sp, #4]
 80172f4:	2800      	cmp	r0, #0
 80172f6:	d13b      	bne.n	8017370 <_dtoa_r+0x320>
 80172f8:	4b11      	ldr	r3, [pc, #68]	; (8017340 <_dtoa_r+0x2f0>)
 80172fa:	4602      	mov	r2, r0
 80172fc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8017300:	e6c0      	b.n	8017084 <_dtoa_r+0x34>
 8017302:	2301      	movs	r3, #1
 8017304:	e7df      	b.n	80172c6 <_dtoa_r+0x276>
 8017306:	bf00      	nop
 8017308:	636f4361 	.word	0x636f4361
 801730c:	3fd287a7 	.word	0x3fd287a7
 8017310:	8b60c8b3 	.word	0x8b60c8b3
 8017314:	3fc68a28 	.word	0x3fc68a28
 8017318:	509f79fb 	.word	0x509f79fb
 801731c:	3fd34413 	.word	0x3fd34413
 8017320:	08019896 	.word	0x08019896
 8017324:	080198ad 	.word	0x080198ad
 8017328:	7ff00000 	.word	0x7ff00000
 801732c:	08019892 	.word	0x08019892
 8017330:	08019889 	.word	0x08019889
 8017334:	08019729 	.word	0x08019729
 8017338:	3ff80000 	.word	0x3ff80000
 801733c:	08019a10 	.word	0x08019a10
 8017340:	08019908 	.word	0x08019908
 8017344:	2501      	movs	r5, #1
 8017346:	2300      	movs	r3, #0
 8017348:	9306      	str	r3, [sp, #24]
 801734a:	9508      	str	r5, [sp, #32]
 801734c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8017350:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8017354:	2200      	movs	r2, #0
 8017356:	2312      	movs	r3, #18
 8017358:	e7b0      	b.n	80172bc <_dtoa_r+0x26c>
 801735a:	2301      	movs	r3, #1
 801735c:	9308      	str	r3, [sp, #32]
 801735e:	e7f5      	b.n	801734c <_dtoa_r+0x2fc>
 8017360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017362:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8017366:	e7b8      	b.n	80172da <_dtoa_r+0x28a>
 8017368:	3101      	adds	r1, #1
 801736a:	6041      	str	r1, [r0, #4]
 801736c:	0052      	lsls	r2, r2, #1
 801736e:	e7b8      	b.n	80172e2 <_dtoa_r+0x292>
 8017370:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017372:	9a01      	ldr	r2, [sp, #4]
 8017374:	601a      	str	r2, [r3, #0]
 8017376:	9b03      	ldr	r3, [sp, #12]
 8017378:	2b0e      	cmp	r3, #14
 801737a:	f200 809d 	bhi.w	80174b8 <_dtoa_r+0x468>
 801737e:	2d00      	cmp	r5, #0
 8017380:	f000 809a 	beq.w	80174b8 <_dtoa_r+0x468>
 8017384:	9b00      	ldr	r3, [sp, #0]
 8017386:	2b00      	cmp	r3, #0
 8017388:	dd32      	ble.n	80173f0 <_dtoa_r+0x3a0>
 801738a:	4ab7      	ldr	r2, [pc, #732]	; (8017668 <_dtoa_r+0x618>)
 801738c:	f003 030f 	and.w	r3, r3, #15
 8017390:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8017394:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017398:	9b00      	ldr	r3, [sp, #0]
 801739a:	05d8      	lsls	r0, r3, #23
 801739c:	ea4f 1723 	mov.w	r7, r3, asr #4
 80173a0:	d516      	bpl.n	80173d0 <_dtoa_r+0x380>
 80173a2:	4bb2      	ldr	r3, [pc, #712]	; (801766c <_dtoa_r+0x61c>)
 80173a4:	ec51 0b19 	vmov	r0, r1, d9
 80173a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80173ac:	f7e9 fa66 	bl	800087c <__aeabi_ddiv>
 80173b0:	f007 070f 	and.w	r7, r7, #15
 80173b4:	4682      	mov	sl, r0
 80173b6:	468b      	mov	fp, r1
 80173b8:	2503      	movs	r5, #3
 80173ba:	4eac      	ldr	r6, [pc, #688]	; (801766c <_dtoa_r+0x61c>)
 80173bc:	b957      	cbnz	r7, 80173d4 <_dtoa_r+0x384>
 80173be:	4642      	mov	r2, r8
 80173c0:	464b      	mov	r3, r9
 80173c2:	4650      	mov	r0, sl
 80173c4:	4659      	mov	r1, fp
 80173c6:	f7e9 fa59 	bl	800087c <__aeabi_ddiv>
 80173ca:	4682      	mov	sl, r0
 80173cc:	468b      	mov	fp, r1
 80173ce:	e028      	b.n	8017422 <_dtoa_r+0x3d2>
 80173d0:	2502      	movs	r5, #2
 80173d2:	e7f2      	b.n	80173ba <_dtoa_r+0x36a>
 80173d4:	07f9      	lsls	r1, r7, #31
 80173d6:	d508      	bpl.n	80173ea <_dtoa_r+0x39a>
 80173d8:	4640      	mov	r0, r8
 80173da:	4649      	mov	r1, r9
 80173dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80173e0:	f7e9 f922 	bl	8000628 <__aeabi_dmul>
 80173e4:	3501      	adds	r5, #1
 80173e6:	4680      	mov	r8, r0
 80173e8:	4689      	mov	r9, r1
 80173ea:	107f      	asrs	r7, r7, #1
 80173ec:	3608      	adds	r6, #8
 80173ee:	e7e5      	b.n	80173bc <_dtoa_r+0x36c>
 80173f0:	f000 809b 	beq.w	801752a <_dtoa_r+0x4da>
 80173f4:	9b00      	ldr	r3, [sp, #0]
 80173f6:	4f9d      	ldr	r7, [pc, #628]	; (801766c <_dtoa_r+0x61c>)
 80173f8:	425e      	negs	r6, r3
 80173fa:	4b9b      	ldr	r3, [pc, #620]	; (8017668 <_dtoa_r+0x618>)
 80173fc:	f006 020f 	and.w	r2, r6, #15
 8017400:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017408:	ec51 0b19 	vmov	r0, r1, d9
 801740c:	f7e9 f90c 	bl	8000628 <__aeabi_dmul>
 8017410:	1136      	asrs	r6, r6, #4
 8017412:	4682      	mov	sl, r0
 8017414:	468b      	mov	fp, r1
 8017416:	2300      	movs	r3, #0
 8017418:	2502      	movs	r5, #2
 801741a:	2e00      	cmp	r6, #0
 801741c:	d17a      	bne.n	8017514 <_dtoa_r+0x4c4>
 801741e:	2b00      	cmp	r3, #0
 8017420:	d1d3      	bne.n	80173ca <_dtoa_r+0x37a>
 8017422:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017424:	2b00      	cmp	r3, #0
 8017426:	f000 8082 	beq.w	801752e <_dtoa_r+0x4de>
 801742a:	4b91      	ldr	r3, [pc, #580]	; (8017670 <_dtoa_r+0x620>)
 801742c:	2200      	movs	r2, #0
 801742e:	4650      	mov	r0, sl
 8017430:	4659      	mov	r1, fp
 8017432:	f7e9 fb6b 	bl	8000b0c <__aeabi_dcmplt>
 8017436:	2800      	cmp	r0, #0
 8017438:	d079      	beq.n	801752e <_dtoa_r+0x4de>
 801743a:	9b03      	ldr	r3, [sp, #12]
 801743c:	2b00      	cmp	r3, #0
 801743e:	d076      	beq.n	801752e <_dtoa_r+0x4de>
 8017440:	9b02      	ldr	r3, [sp, #8]
 8017442:	2b00      	cmp	r3, #0
 8017444:	dd36      	ble.n	80174b4 <_dtoa_r+0x464>
 8017446:	9b00      	ldr	r3, [sp, #0]
 8017448:	4650      	mov	r0, sl
 801744a:	4659      	mov	r1, fp
 801744c:	1e5f      	subs	r7, r3, #1
 801744e:	2200      	movs	r2, #0
 8017450:	4b88      	ldr	r3, [pc, #544]	; (8017674 <_dtoa_r+0x624>)
 8017452:	f7e9 f8e9 	bl	8000628 <__aeabi_dmul>
 8017456:	9e02      	ldr	r6, [sp, #8]
 8017458:	4682      	mov	sl, r0
 801745a:	468b      	mov	fp, r1
 801745c:	3501      	adds	r5, #1
 801745e:	4628      	mov	r0, r5
 8017460:	f7e9 f878 	bl	8000554 <__aeabi_i2d>
 8017464:	4652      	mov	r2, sl
 8017466:	465b      	mov	r3, fp
 8017468:	f7e9 f8de 	bl	8000628 <__aeabi_dmul>
 801746c:	4b82      	ldr	r3, [pc, #520]	; (8017678 <_dtoa_r+0x628>)
 801746e:	2200      	movs	r2, #0
 8017470:	f7e8 ff24 	bl	80002bc <__adddf3>
 8017474:	46d0      	mov	r8, sl
 8017476:	46d9      	mov	r9, fp
 8017478:	4682      	mov	sl, r0
 801747a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 801747e:	2e00      	cmp	r6, #0
 8017480:	d158      	bne.n	8017534 <_dtoa_r+0x4e4>
 8017482:	4b7e      	ldr	r3, [pc, #504]	; (801767c <_dtoa_r+0x62c>)
 8017484:	2200      	movs	r2, #0
 8017486:	4640      	mov	r0, r8
 8017488:	4649      	mov	r1, r9
 801748a:	f7e8 ff15 	bl	80002b8 <__aeabi_dsub>
 801748e:	4652      	mov	r2, sl
 8017490:	465b      	mov	r3, fp
 8017492:	4680      	mov	r8, r0
 8017494:	4689      	mov	r9, r1
 8017496:	f7e9 fb57 	bl	8000b48 <__aeabi_dcmpgt>
 801749a:	2800      	cmp	r0, #0
 801749c:	f040 8295 	bne.w	80179ca <_dtoa_r+0x97a>
 80174a0:	4652      	mov	r2, sl
 80174a2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80174a6:	4640      	mov	r0, r8
 80174a8:	4649      	mov	r1, r9
 80174aa:	f7e9 fb2f 	bl	8000b0c <__aeabi_dcmplt>
 80174ae:	2800      	cmp	r0, #0
 80174b0:	f040 8289 	bne.w	80179c6 <_dtoa_r+0x976>
 80174b4:	ec5b ab19 	vmov	sl, fp, d9
 80174b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80174ba:	2b00      	cmp	r3, #0
 80174bc:	f2c0 8148 	blt.w	8017750 <_dtoa_r+0x700>
 80174c0:	9a00      	ldr	r2, [sp, #0]
 80174c2:	2a0e      	cmp	r2, #14
 80174c4:	f300 8144 	bgt.w	8017750 <_dtoa_r+0x700>
 80174c8:	4b67      	ldr	r3, [pc, #412]	; (8017668 <_dtoa_r+0x618>)
 80174ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80174ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 80174d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80174d4:	2b00      	cmp	r3, #0
 80174d6:	f280 80d5 	bge.w	8017684 <_dtoa_r+0x634>
 80174da:	9b03      	ldr	r3, [sp, #12]
 80174dc:	2b00      	cmp	r3, #0
 80174de:	f300 80d1 	bgt.w	8017684 <_dtoa_r+0x634>
 80174e2:	f040 826f 	bne.w	80179c4 <_dtoa_r+0x974>
 80174e6:	4b65      	ldr	r3, [pc, #404]	; (801767c <_dtoa_r+0x62c>)
 80174e8:	2200      	movs	r2, #0
 80174ea:	4640      	mov	r0, r8
 80174ec:	4649      	mov	r1, r9
 80174ee:	f7e9 f89b 	bl	8000628 <__aeabi_dmul>
 80174f2:	4652      	mov	r2, sl
 80174f4:	465b      	mov	r3, fp
 80174f6:	f7e9 fb1d 	bl	8000b34 <__aeabi_dcmpge>
 80174fa:	9e03      	ldr	r6, [sp, #12]
 80174fc:	4637      	mov	r7, r6
 80174fe:	2800      	cmp	r0, #0
 8017500:	f040 8245 	bne.w	801798e <_dtoa_r+0x93e>
 8017504:	9d01      	ldr	r5, [sp, #4]
 8017506:	2331      	movs	r3, #49	; 0x31
 8017508:	f805 3b01 	strb.w	r3, [r5], #1
 801750c:	9b00      	ldr	r3, [sp, #0]
 801750e:	3301      	adds	r3, #1
 8017510:	9300      	str	r3, [sp, #0]
 8017512:	e240      	b.n	8017996 <_dtoa_r+0x946>
 8017514:	07f2      	lsls	r2, r6, #31
 8017516:	d505      	bpl.n	8017524 <_dtoa_r+0x4d4>
 8017518:	e9d7 2300 	ldrd	r2, r3, [r7]
 801751c:	f7e9 f884 	bl	8000628 <__aeabi_dmul>
 8017520:	3501      	adds	r5, #1
 8017522:	2301      	movs	r3, #1
 8017524:	1076      	asrs	r6, r6, #1
 8017526:	3708      	adds	r7, #8
 8017528:	e777      	b.n	801741a <_dtoa_r+0x3ca>
 801752a:	2502      	movs	r5, #2
 801752c:	e779      	b.n	8017422 <_dtoa_r+0x3d2>
 801752e:	9f00      	ldr	r7, [sp, #0]
 8017530:	9e03      	ldr	r6, [sp, #12]
 8017532:	e794      	b.n	801745e <_dtoa_r+0x40e>
 8017534:	9901      	ldr	r1, [sp, #4]
 8017536:	4b4c      	ldr	r3, [pc, #304]	; (8017668 <_dtoa_r+0x618>)
 8017538:	4431      	add	r1, r6
 801753a:	910d      	str	r1, [sp, #52]	; 0x34
 801753c:	9908      	ldr	r1, [sp, #32]
 801753e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8017542:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8017546:	2900      	cmp	r1, #0
 8017548:	d043      	beq.n	80175d2 <_dtoa_r+0x582>
 801754a:	494d      	ldr	r1, [pc, #308]	; (8017680 <_dtoa_r+0x630>)
 801754c:	2000      	movs	r0, #0
 801754e:	f7e9 f995 	bl	800087c <__aeabi_ddiv>
 8017552:	4652      	mov	r2, sl
 8017554:	465b      	mov	r3, fp
 8017556:	f7e8 feaf 	bl	80002b8 <__aeabi_dsub>
 801755a:	9d01      	ldr	r5, [sp, #4]
 801755c:	4682      	mov	sl, r0
 801755e:	468b      	mov	fp, r1
 8017560:	4649      	mov	r1, r9
 8017562:	4640      	mov	r0, r8
 8017564:	f7e9 fb10 	bl	8000b88 <__aeabi_d2iz>
 8017568:	4606      	mov	r6, r0
 801756a:	f7e8 fff3 	bl	8000554 <__aeabi_i2d>
 801756e:	4602      	mov	r2, r0
 8017570:	460b      	mov	r3, r1
 8017572:	4640      	mov	r0, r8
 8017574:	4649      	mov	r1, r9
 8017576:	f7e8 fe9f 	bl	80002b8 <__aeabi_dsub>
 801757a:	3630      	adds	r6, #48	; 0x30
 801757c:	f805 6b01 	strb.w	r6, [r5], #1
 8017580:	4652      	mov	r2, sl
 8017582:	465b      	mov	r3, fp
 8017584:	4680      	mov	r8, r0
 8017586:	4689      	mov	r9, r1
 8017588:	f7e9 fac0 	bl	8000b0c <__aeabi_dcmplt>
 801758c:	2800      	cmp	r0, #0
 801758e:	d163      	bne.n	8017658 <_dtoa_r+0x608>
 8017590:	4642      	mov	r2, r8
 8017592:	464b      	mov	r3, r9
 8017594:	4936      	ldr	r1, [pc, #216]	; (8017670 <_dtoa_r+0x620>)
 8017596:	2000      	movs	r0, #0
 8017598:	f7e8 fe8e 	bl	80002b8 <__aeabi_dsub>
 801759c:	4652      	mov	r2, sl
 801759e:	465b      	mov	r3, fp
 80175a0:	f7e9 fab4 	bl	8000b0c <__aeabi_dcmplt>
 80175a4:	2800      	cmp	r0, #0
 80175a6:	f040 80b5 	bne.w	8017714 <_dtoa_r+0x6c4>
 80175aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80175ac:	429d      	cmp	r5, r3
 80175ae:	d081      	beq.n	80174b4 <_dtoa_r+0x464>
 80175b0:	4b30      	ldr	r3, [pc, #192]	; (8017674 <_dtoa_r+0x624>)
 80175b2:	2200      	movs	r2, #0
 80175b4:	4650      	mov	r0, sl
 80175b6:	4659      	mov	r1, fp
 80175b8:	f7e9 f836 	bl	8000628 <__aeabi_dmul>
 80175bc:	4b2d      	ldr	r3, [pc, #180]	; (8017674 <_dtoa_r+0x624>)
 80175be:	4682      	mov	sl, r0
 80175c0:	468b      	mov	fp, r1
 80175c2:	4640      	mov	r0, r8
 80175c4:	4649      	mov	r1, r9
 80175c6:	2200      	movs	r2, #0
 80175c8:	f7e9 f82e 	bl	8000628 <__aeabi_dmul>
 80175cc:	4680      	mov	r8, r0
 80175ce:	4689      	mov	r9, r1
 80175d0:	e7c6      	b.n	8017560 <_dtoa_r+0x510>
 80175d2:	4650      	mov	r0, sl
 80175d4:	4659      	mov	r1, fp
 80175d6:	f7e9 f827 	bl	8000628 <__aeabi_dmul>
 80175da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80175dc:	9d01      	ldr	r5, [sp, #4]
 80175de:	930f      	str	r3, [sp, #60]	; 0x3c
 80175e0:	4682      	mov	sl, r0
 80175e2:	468b      	mov	fp, r1
 80175e4:	4649      	mov	r1, r9
 80175e6:	4640      	mov	r0, r8
 80175e8:	f7e9 face 	bl	8000b88 <__aeabi_d2iz>
 80175ec:	4606      	mov	r6, r0
 80175ee:	f7e8 ffb1 	bl	8000554 <__aeabi_i2d>
 80175f2:	3630      	adds	r6, #48	; 0x30
 80175f4:	4602      	mov	r2, r0
 80175f6:	460b      	mov	r3, r1
 80175f8:	4640      	mov	r0, r8
 80175fa:	4649      	mov	r1, r9
 80175fc:	f7e8 fe5c 	bl	80002b8 <__aeabi_dsub>
 8017600:	f805 6b01 	strb.w	r6, [r5], #1
 8017604:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017606:	429d      	cmp	r5, r3
 8017608:	4680      	mov	r8, r0
 801760a:	4689      	mov	r9, r1
 801760c:	f04f 0200 	mov.w	r2, #0
 8017610:	d124      	bne.n	801765c <_dtoa_r+0x60c>
 8017612:	4b1b      	ldr	r3, [pc, #108]	; (8017680 <_dtoa_r+0x630>)
 8017614:	4650      	mov	r0, sl
 8017616:	4659      	mov	r1, fp
 8017618:	f7e8 fe50 	bl	80002bc <__adddf3>
 801761c:	4602      	mov	r2, r0
 801761e:	460b      	mov	r3, r1
 8017620:	4640      	mov	r0, r8
 8017622:	4649      	mov	r1, r9
 8017624:	f7e9 fa90 	bl	8000b48 <__aeabi_dcmpgt>
 8017628:	2800      	cmp	r0, #0
 801762a:	d173      	bne.n	8017714 <_dtoa_r+0x6c4>
 801762c:	4652      	mov	r2, sl
 801762e:	465b      	mov	r3, fp
 8017630:	4913      	ldr	r1, [pc, #76]	; (8017680 <_dtoa_r+0x630>)
 8017632:	2000      	movs	r0, #0
 8017634:	f7e8 fe40 	bl	80002b8 <__aeabi_dsub>
 8017638:	4602      	mov	r2, r0
 801763a:	460b      	mov	r3, r1
 801763c:	4640      	mov	r0, r8
 801763e:	4649      	mov	r1, r9
 8017640:	f7e9 fa64 	bl	8000b0c <__aeabi_dcmplt>
 8017644:	2800      	cmp	r0, #0
 8017646:	f43f af35 	beq.w	80174b4 <_dtoa_r+0x464>
 801764a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801764c:	1e6b      	subs	r3, r5, #1
 801764e:	930f      	str	r3, [sp, #60]	; 0x3c
 8017650:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017654:	2b30      	cmp	r3, #48	; 0x30
 8017656:	d0f8      	beq.n	801764a <_dtoa_r+0x5fa>
 8017658:	9700      	str	r7, [sp, #0]
 801765a:	e049      	b.n	80176f0 <_dtoa_r+0x6a0>
 801765c:	4b05      	ldr	r3, [pc, #20]	; (8017674 <_dtoa_r+0x624>)
 801765e:	f7e8 ffe3 	bl	8000628 <__aeabi_dmul>
 8017662:	4680      	mov	r8, r0
 8017664:	4689      	mov	r9, r1
 8017666:	e7bd      	b.n	80175e4 <_dtoa_r+0x594>
 8017668:	08019a10 	.word	0x08019a10
 801766c:	080199e8 	.word	0x080199e8
 8017670:	3ff00000 	.word	0x3ff00000
 8017674:	40240000 	.word	0x40240000
 8017678:	401c0000 	.word	0x401c0000
 801767c:	40140000 	.word	0x40140000
 8017680:	3fe00000 	.word	0x3fe00000
 8017684:	9d01      	ldr	r5, [sp, #4]
 8017686:	4656      	mov	r6, sl
 8017688:	465f      	mov	r7, fp
 801768a:	4642      	mov	r2, r8
 801768c:	464b      	mov	r3, r9
 801768e:	4630      	mov	r0, r6
 8017690:	4639      	mov	r1, r7
 8017692:	f7e9 f8f3 	bl	800087c <__aeabi_ddiv>
 8017696:	f7e9 fa77 	bl	8000b88 <__aeabi_d2iz>
 801769a:	4682      	mov	sl, r0
 801769c:	f7e8 ff5a 	bl	8000554 <__aeabi_i2d>
 80176a0:	4642      	mov	r2, r8
 80176a2:	464b      	mov	r3, r9
 80176a4:	f7e8 ffc0 	bl	8000628 <__aeabi_dmul>
 80176a8:	4602      	mov	r2, r0
 80176aa:	460b      	mov	r3, r1
 80176ac:	4630      	mov	r0, r6
 80176ae:	4639      	mov	r1, r7
 80176b0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80176b4:	f7e8 fe00 	bl	80002b8 <__aeabi_dsub>
 80176b8:	f805 6b01 	strb.w	r6, [r5], #1
 80176bc:	9e01      	ldr	r6, [sp, #4]
 80176be:	9f03      	ldr	r7, [sp, #12]
 80176c0:	1bae      	subs	r6, r5, r6
 80176c2:	42b7      	cmp	r7, r6
 80176c4:	4602      	mov	r2, r0
 80176c6:	460b      	mov	r3, r1
 80176c8:	d135      	bne.n	8017736 <_dtoa_r+0x6e6>
 80176ca:	f7e8 fdf7 	bl	80002bc <__adddf3>
 80176ce:	4642      	mov	r2, r8
 80176d0:	464b      	mov	r3, r9
 80176d2:	4606      	mov	r6, r0
 80176d4:	460f      	mov	r7, r1
 80176d6:	f7e9 fa37 	bl	8000b48 <__aeabi_dcmpgt>
 80176da:	b9d0      	cbnz	r0, 8017712 <_dtoa_r+0x6c2>
 80176dc:	4642      	mov	r2, r8
 80176de:	464b      	mov	r3, r9
 80176e0:	4630      	mov	r0, r6
 80176e2:	4639      	mov	r1, r7
 80176e4:	f7e9 fa08 	bl	8000af8 <__aeabi_dcmpeq>
 80176e8:	b110      	cbz	r0, 80176f0 <_dtoa_r+0x6a0>
 80176ea:	f01a 0f01 	tst.w	sl, #1
 80176ee:	d110      	bne.n	8017712 <_dtoa_r+0x6c2>
 80176f0:	4620      	mov	r0, r4
 80176f2:	ee18 1a10 	vmov	r1, s16
 80176f6:	f000 fc07 	bl	8017f08 <_Bfree>
 80176fa:	2300      	movs	r3, #0
 80176fc:	9800      	ldr	r0, [sp, #0]
 80176fe:	702b      	strb	r3, [r5, #0]
 8017700:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017702:	3001      	adds	r0, #1
 8017704:	6018      	str	r0, [r3, #0]
 8017706:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017708:	2b00      	cmp	r3, #0
 801770a:	f43f acf1 	beq.w	80170f0 <_dtoa_r+0xa0>
 801770e:	601d      	str	r5, [r3, #0]
 8017710:	e4ee      	b.n	80170f0 <_dtoa_r+0xa0>
 8017712:	9f00      	ldr	r7, [sp, #0]
 8017714:	462b      	mov	r3, r5
 8017716:	461d      	mov	r5, r3
 8017718:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801771c:	2a39      	cmp	r2, #57	; 0x39
 801771e:	d106      	bne.n	801772e <_dtoa_r+0x6de>
 8017720:	9a01      	ldr	r2, [sp, #4]
 8017722:	429a      	cmp	r2, r3
 8017724:	d1f7      	bne.n	8017716 <_dtoa_r+0x6c6>
 8017726:	9901      	ldr	r1, [sp, #4]
 8017728:	2230      	movs	r2, #48	; 0x30
 801772a:	3701      	adds	r7, #1
 801772c:	700a      	strb	r2, [r1, #0]
 801772e:	781a      	ldrb	r2, [r3, #0]
 8017730:	3201      	adds	r2, #1
 8017732:	701a      	strb	r2, [r3, #0]
 8017734:	e790      	b.n	8017658 <_dtoa_r+0x608>
 8017736:	4ba6      	ldr	r3, [pc, #664]	; (80179d0 <_dtoa_r+0x980>)
 8017738:	2200      	movs	r2, #0
 801773a:	f7e8 ff75 	bl	8000628 <__aeabi_dmul>
 801773e:	2200      	movs	r2, #0
 8017740:	2300      	movs	r3, #0
 8017742:	4606      	mov	r6, r0
 8017744:	460f      	mov	r7, r1
 8017746:	f7e9 f9d7 	bl	8000af8 <__aeabi_dcmpeq>
 801774a:	2800      	cmp	r0, #0
 801774c:	d09d      	beq.n	801768a <_dtoa_r+0x63a>
 801774e:	e7cf      	b.n	80176f0 <_dtoa_r+0x6a0>
 8017750:	9a08      	ldr	r2, [sp, #32]
 8017752:	2a00      	cmp	r2, #0
 8017754:	f000 80d7 	beq.w	8017906 <_dtoa_r+0x8b6>
 8017758:	9a06      	ldr	r2, [sp, #24]
 801775a:	2a01      	cmp	r2, #1
 801775c:	f300 80ba 	bgt.w	80178d4 <_dtoa_r+0x884>
 8017760:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017762:	2a00      	cmp	r2, #0
 8017764:	f000 80b2 	beq.w	80178cc <_dtoa_r+0x87c>
 8017768:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801776c:	9e07      	ldr	r6, [sp, #28]
 801776e:	9d04      	ldr	r5, [sp, #16]
 8017770:	9a04      	ldr	r2, [sp, #16]
 8017772:	441a      	add	r2, r3
 8017774:	9204      	str	r2, [sp, #16]
 8017776:	9a05      	ldr	r2, [sp, #20]
 8017778:	2101      	movs	r1, #1
 801777a:	441a      	add	r2, r3
 801777c:	4620      	mov	r0, r4
 801777e:	9205      	str	r2, [sp, #20]
 8017780:	f000 fc7a 	bl	8018078 <__i2b>
 8017784:	4607      	mov	r7, r0
 8017786:	2d00      	cmp	r5, #0
 8017788:	dd0c      	ble.n	80177a4 <_dtoa_r+0x754>
 801778a:	9b05      	ldr	r3, [sp, #20]
 801778c:	2b00      	cmp	r3, #0
 801778e:	dd09      	ble.n	80177a4 <_dtoa_r+0x754>
 8017790:	42ab      	cmp	r3, r5
 8017792:	9a04      	ldr	r2, [sp, #16]
 8017794:	bfa8      	it	ge
 8017796:	462b      	movge	r3, r5
 8017798:	1ad2      	subs	r2, r2, r3
 801779a:	9204      	str	r2, [sp, #16]
 801779c:	9a05      	ldr	r2, [sp, #20]
 801779e:	1aed      	subs	r5, r5, r3
 80177a0:	1ad3      	subs	r3, r2, r3
 80177a2:	9305      	str	r3, [sp, #20]
 80177a4:	9b07      	ldr	r3, [sp, #28]
 80177a6:	b31b      	cbz	r3, 80177f0 <_dtoa_r+0x7a0>
 80177a8:	9b08      	ldr	r3, [sp, #32]
 80177aa:	2b00      	cmp	r3, #0
 80177ac:	f000 80af 	beq.w	801790e <_dtoa_r+0x8be>
 80177b0:	2e00      	cmp	r6, #0
 80177b2:	dd13      	ble.n	80177dc <_dtoa_r+0x78c>
 80177b4:	4639      	mov	r1, r7
 80177b6:	4632      	mov	r2, r6
 80177b8:	4620      	mov	r0, r4
 80177ba:	f000 fd1d 	bl	80181f8 <__pow5mult>
 80177be:	ee18 2a10 	vmov	r2, s16
 80177c2:	4601      	mov	r1, r0
 80177c4:	4607      	mov	r7, r0
 80177c6:	4620      	mov	r0, r4
 80177c8:	f000 fc6c 	bl	80180a4 <__multiply>
 80177cc:	ee18 1a10 	vmov	r1, s16
 80177d0:	4680      	mov	r8, r0
 80177d2:	4620      	mov	r0, r4
 80177d4:	f000 fb98 	bl	8017f08 <_Bfree>
 80177d8:	ee08 8a10 	vmov	s16, r8
 80177dc:	9b07      	ldr	r3, [sp, #28]
 80177de:	1b9a      	subs	r2, r3, r6
 80177e0:	d006      	beq.n	80177f0 <_dtoa_r+0x7a0>
 80177e2:	ee18 1a10 	vmov	r1, s16
 80177e6:	4620      	mov	r0, r4
 80177e8:	f000 fd06 	bl	80181f8 <__pow5mult>
 80177ec:	ee08 0a10 	vmov	s16, r0
 80177f0:	2101      	movs	r1, #1
 80177f2:	4620      	mov	r0, r4
 80177f4:	f000 fc40 	bl	8018078 <__i2b>
 80177f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80177fa:	2b00      	cmp	r3, #0
 80177fc:	4606      	mov	r6, r0
 80177fe:	f340 8088 	ble.w	8017912 <_dtoa_r+0x8c2>
 8017802:	461a      	mov	r2, r3
 8017804:	4601      	mov	r1, r0
 8017806:	4620      	mov	r0, r4
 8017808:	f000 fcf6 	bl	80181f8 <__pow5mult>
 801780c:	9b06      	ldr	r3, [sp, #24]
 801780e:	2b01      	cmp	r3, #1
 8017810:	4606      	mov	r6, r0
 8017812:	f340 8081 	ble.w	8017918 <_dtoa_r+0x8c8>
 8017816:	f04f 0800 	mov.w	r8, #0
 801781a:	6933      	ldr	r3, [r6, #16]
 801781c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8017820:	6918      	ldr	r0, [r3, #16]
 8017822:	f000 fbd9 	bl	8017fd8 <__hi0bits>
 8017826:	f1c0 0020 	rsb	r0, r0, #32
 801782a:	9b05      	ldr	r3, [sp, #20]
 801782c:	4418      	add	r0, r3
 801782e:	f010 001f 	ands.w	r0, r0, #31
 8017832:	f000 8092 	beq.w	801795a <_dtoa_r+0x90a>
 8017836:	f1c0 0320 	rsb	r3, r0, #32
 801783a:	2b04      	cmp	r3, #4
 801783c:	f340 808a 	ble.w	8017954 <_dtoa_r+0x904>
 8017840:	f1c0 001c 	rsb	r0, r0, #28
 8017844:	9b04      	ldr	r3, [sp, #16]
 8017846:	4403      	add	r3, r0
 8017848:	9304      	str	r3, [sp, #16]
 801784a:	9b05      	ldr	r3, [sp, #20]
 801784c:	4403      	add	r3, r0
 801784e:	4405      	add	r5, r0
 8017850:	9305      	str	r3, [sp, #20]
 8017852:	9b04      	ldr	r3, [sp, #16]
 8017854:	2b00      	cmp	r3, #0
 8017856:	dd07      	ble.n	8017868 <_dtoa_r+0x818>
 8017858:	ee18 1a10 	vmov	r1, s16
 801785c:	461a      	mov	r2, r3
 801785e:	4620      	mov	r0, r4
 8017860:	f000 fd24 	bl	80182ac <__lshift>
 8017864:	ee08 0a10 	vmov	s16, r0
 8017868:	9b05      	ldr	r3, [sp, #20]
 801786a:	2b00      	cmp	r3, #0
 801786c:	dd05      	ble.n	801787a <_dtoa_r+0x82a>
 801786e:	4631      	mov	r1, r6
 8017870:	461a      	mov	r2, r3
 8017872:	4620      	mov	r0, r4
 8017874:	f000 fd1a 	bl	80182ac <__lshift>
 8017878:	4606      	mov	r6, r0
 801787a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801787c:	2b00      	cmp	r3, #0
 801787e:	d06e      	beq.n	801795e <_dtoa_r+0x90e>
 8017880:	ee18 0a10 	vmov	r0, s16
 8017884:	4631      	mov	r1, r6
 8017886:	f000 fd81 	bl	801838c <__mcmp>
 801788a:	2800      	cmp	r0, #0
 801788c:	da67      	bge.n	801795e <_dtoa_r+0x90e>
 801788e:	9b00      	ldr	r3, [sp, #0]
 8017890:	3b01      	subs	r3, #1
 8017892:	ee18 1a10 	vmov	r1, s16
 8017896:	9300      	str	r3, [sp, #0]
 8017898:	220a      	movs	r2, #10
 801789a:	2300      	movs	r3, #0
 801789c:	4620      	mov	r0, r4
 801789e:	f000 fb55 	bl	8017f4c <__multadd>
 80178a2:	9b08      	ldr	r3, [sp, #32]
 80178a4:	ee08 0a10 	vmov	s16, r0
 80178a8:	2b00      	cmp	r3, #0
 80178aa:	f000 81b1 	beq.w	8017c10 <_dtoa_r+0xbc0>
 80178ae:	2300      	movs	r3, #0
 80178b0:	4639      	mov	r1, r7
 80178b2:	220a      	movs	r2, #10
 80178b4:	4620      	mov	r0, r4
 80178b6:	f000 fb49 	bl	8017f4c <__multadd>
 80178ba:	9b02      	ldr	r3, [sp, #8]
 80178bc:	2b00      	cmp	r3, #0
 80178be:	4607      	mov	r7, r0
 80178c0:	f300 808e 	bgt.w	80179e0 <_dtoa_r+0x990>
 80178c4:	9b06      	ldr	r3, [sp, #24]
 80178c6:	2b02      	cmp	r3, #2
 80178c8:	dc51      	bgt.n	801796e <_dtoa_r+0x91e>
 80178ca:	e089      	b.n	80179e0 <_dtoa_r+0x990>
 80178cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80178ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80178d2:	e74b      	b.n	801776c <_dtoa_r+0x71c>
 80178d4:	9b03      	ldr	r3, [sp, #12]
 80178d6:	1e5e      	subs	r6, r3, #1
 80178d8:	9b07      	ldr	r3, [sp, #28]
 80178da:	42b3      	cmp	r3, r6
 80178dc:	bfbf      	itttt	lt
 80178de:	9b07      	ldrlt	r3, [sp, #28]
 80178e0:	9607      	strlt	r6, [sp, #28]
 80178e2:	1af2      	sublt	r2, r6, r3
 80178e4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80178e6:	bfb6      	itet	lt
 80178e8:	189b      	addlt	r3, r3, r2
 80178ea:	1b9e      	subge	r6, r3, r6
 80178ec:	930a      	strlt	r3, [sp, #40]	; 0x28
 80178ee:	9b03      	ldr	r3, [sp, #12]
 80178f0:	bfb8      	it	lt
 80178f2:	2600      	movlt	r6, #0
 80178f4:	2b00      	cmp	r3, #0
 80178f6:	bfb7      	itett	lt
 80178f8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80178fc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8017900:	1a9d      	sublt	r5, r3, r2
 8017902:	2300      	movlt	r3, #0
 8017904:	e734      	b.n	8017770 <_dtoa_r+0x720>
 8017906:	9e07      	ldr	r6, [sp, #28]
 8017908:	9d04      	ldr	r5, [sp, #16]
 801790a:	9f08      	ldr	r7, [sp, #32]
 801790c:	e73b      	b.n	8017786 <_dtoa_r+0x736>
 801790e:	9a07      	ldr	r2, [sp, #28]
 8017910:	e767      	b.n	80177e2 <_dtoa_r+0x792>
 8017912:	9b06      	ldr	r3, [sp, #24]
 8017914:	2b01      	cmp	r3, #1
 8017916:	dc18      	bgt.n	801794a <_dtoa_r+0x8fa>
 8017918:	f1ba 0f00 	cmp.w	sl, #0
 801791c:	d115      	bne.n	801794a <_dtoa_r+0x8fa>
 801791e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8017922:	b993      	cbnz	r3, 801794a <_dtoa_r+0x8fa>
 8017924:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8017928:	0d1b      	lsrs	r3, r3, #20
 801792a:	051b      	lsls	r3, r3, #20
 801792c:	b183      	cbz	r3, 8017950 <_dtoa_r+0x900>
 801792e:	9b04      	ldr	r3, [sp, #16]
 8017930:	3301      	adds	r3, #1
 8017932:	9304      	str	r3, [sp, #16]
 8017934:	9b05      	ldr	r3, [sp, #20]
 8017936:	3301      	adds	r3, #1
 8017938:	9305      	str	r3, [sp, #20]
 801793a:	f04f 0801 	mov.w	r8, #1
 801793e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017940:	2b00      	cmp	r3, #0
 8017942:	f47f af6a 	bne.w	801781a <_dtoa_r+0x7ca>
 8017946:	2001      	movs	r0, #1
 8017948:	e76f      	b.n	801782a <_dtoa_r+0x7da>
 801794a:	f04f 0800 	mov.w	r8, #0
 801794e:	e7f6      	b.n	801793e <_dtoa_r+0x8ee>
 8017950:	4698      	mov	r8, r3
 8017952:	e7f4      	b.n	801793e <_dtoa_r+0x8ee>
 8017954:	f43f af7d 	beq.w	8017852 <_dtoa_r+0x802>
 8017958:	4618      	mov	r0, r3
 801795a:	301c      	adds	r0, #28
 801795c:	e772      	b.n	8017844 <_dtoa_r+0x7f4>
 801795e:	9b03      	ldr	r3, [sp, #12]
 8017960:	2b00      	cmp	r3, #0
 8017962:	dc37      	bgt.n	80179d4 <_dtoa_r+0x984>
 8017964:	9b06      	ldr	r3, [sp, #24]
 8017966:	2b02      	cmp	r3, #2
 8017968:	dd34      	ble.n	80179d4 <_dtoa_r+0x984>
 801796a:	9b03      	ldr	r3, [sp, #12]
 801796c:	9302      	str	r3, [sp, #8]
 801796e:	9b02      	ldr	r3, [sp, #8]
 8017970:	b96b      	cbnz	r3, 801798e <_dtoa_r+0x93e>
 8017972:	4631      	mov	r1, r6
 8017974:	2205      	movs	r2, #5
 8017976:	4620      	mov	r0, r4
 8017978:	f000 fae8 	bl	8017f4c <__multadd>
 801797c:	4601      	mov	r1, r0
 801797e:	4606      	mov	r6, r0
 8017980:	ee18 0a10 	vmov	r0, s16
 8017984:	f000 fd02 	bl	801838c <__mcmp>
 8017988:	2800      	cmp	r0, #0
 801798a:	f73f adbb 	bgt.w	8017504 <_dtoa_r+0x4b4>
 801798e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017990:	9d01      	ldr	r5, [sp, #4]
 8017992:	43db      	mvns	r3, r3
 8017994:	9300      	str	r3, [sp, #0]
 8017996:	f04f 0800 	mov.w	r8, #0
 801799a:	4631      	mov	r1, r6
 801799c:	4620      	mov	r0, r4
 801799e:	f000 fab3 	bl	8017f08 <_Bfree>
 80179a2:	2f00      	cmp	r7, #0
 80179a4:	f43f aea4 	beq.w	80176f0 <_dtoa_r+0x6a0>
 80179a8:	f1b8 0f00 	cmp.w	r8, #0
 80179ac:	d005      	beq.n	80179ba <_dtoa_r+0x96a>
 80179ae:	45b8      	cmp	r8, r7
 80179b0:	d003      	beq.n	80179ba <_dtoa_r+0x96a>
 80179b2:	4641      	mov	r1, r8
 80179b4:	4620      	mov	r0, r4
 80179b6:	f000 faa7 	bl	8017f08 <_Bfree>
 80179ba:	4639      	mov	r1, r7
 80179bc:	4620      	mov	r0, r4
 80179be:	f000 faa3 	bl	8017f08 <_Bfree>
 80179c2:	e695      	b.n	80176f0 <_dtoa_r+0x6a0>
 80179c4:	2600      	movs	r6, #0
 80179c6:	4637      	mov	r7, r6
 80179c8:	e7e1      	b.n	801798e <_dtoa_r+0x93e>
 80179ca:	9700      	str	r7, [sp, #0]
 80179cc:	4637      	mov	r7, r6
 80179ce:	e599      	b.n	8017504 <_dtoa_r+0x4b4>
 80179d0:	40240000 	.word	0x40240000
 80179d4:	9b08      	ldr	r3, [sp, #32]
 80179d6:	2b00      	cmp	r3, #0
 80179d8:	f000 80ca 	beq.w	8017b70 <_dtoa_r+0xb20>
 80179dc:	9b03      	ldr	r3, [sp, #12]
 80179de:	9302      	str	r3, [sp, #8]
 80179e0:	2d00      	cmp	r5, #0
 80179e2:	dd05      	ble.n	80179f0 <_dtoa_r+0x9a0>
 80179e4:	4639      	mov	r1, r7
 80179e6:	462a      	mov	r2, r5
 80179e8:	4620      	mov	r0, r4
 80179ea:	f000 fc5f 	bl	80182ac <__lshift>
 80179ee:	4607      	mov	r7, r0
 80179f0:	f1b8 0f00 	cmp.w	r8, #0
 80179f4:	d05b      	beq.n	8017aae <_dtoa_r+0xa5e>
 80179f6:	6879      	ldr	r1, [r7, #4]
 80179f8:	4620      	mov	r0, r4
 80179fa:	f000 fa45 	bl	8017e88 <_Balloc>
 80179fe:	4605      	mov	r5, r0
 8017a00:	b928      	cbnz	r0, 8017a0e <_dtoa_r+0x9be>
 8017a02:	4b87      	ldr	r3, [pc, #540]	; (8017c20 <_dtoa_r+0xbd0>)
 8017a04:	4602      	mov	r2, r0
 8017a06:	f240 21ea 	movw	r1, #746	; 0x2ea
 8017a0a:	f7ff bb3b 	b.w	8017084 <_dtoa_r+0x34>
 8017a0e:	693a      	ldr	r2, [r7, #16]
 8017a10:	3202      	adds	r2, #2
 8017a12:	0092      	lsls	r2, r2, #2
 8017a14:	f107 010c 	add.w	r1, r7, #12
 8017a18:	300c      	adds	r0, #12
 8017a1a:	f7fe fcc5 	bl	80163a8 <memcpy>
 8017a1e:	2201      	movs	r2, #1
 8017a20:	4629      	mov	r1, r5
 8017a22:	4620      	mov	r0, r4
 8017a24:	f000 fc42 	bl	80182ac <__lshift>
 8017a28:	9b01      	ldr	r3, [sp, #4]
 8017a2a:	f103 0901 	add.w	r9, r3, #1
 8017a2e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8017a32:	4413      	add	r3, r2
 8017a34:	9305      	str	r3, [sp, #20]
 8017a36:	f00a 0301 	and.w	r3, sl, #1
 8017a3a:	46b8      	mov	r8, r7
 8017a3c:	9304      	str	r3, [sp, #16]
 8017a3e:	4607      	mov	r7, r0
 8017a40:	4631      	mov	r1, r6
 8017a42:	ee18 0a10 	vmov	r0, s16
 8017a46:	f7ff fa75 	bl	8016f34 <quorem>
 8017a4a:	4641      	mov	r1, r8
 8017a4c:	9002      	str	r0, [sp, #8]
 8017a4e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8017a52:	ee18 0a10 	vmov	r0, s16
 8017a56:	f000 fc99 	bl	801838c <__mcmp>
 8017a5a:	463a      	mov	r2, r7
 8017a5c:	9003      	str	r0, [sp, #12]
 8017a5e:	4631      	mov	r1, r6
 8017a60:	4620      	mov	r0, r4
 8017a62:	f000 fcaf 	bl	80183c4 <__mdiff>
 8017a66:	68c2      	ldr	r2, [r0, #12]
 8017a68:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8017a6c:	4605      	mov	r5, r0
 8017a6e:	bb02      	cbnz	r2, 8017ab2 <_dtoa_r+0xa62>
 8017a70:	4601      	mov	r1, r0
 8017a72:	ee18 0a10 	vmov	r0, s16
 8017a76:	f000 fc89 	bl	801838c <__mcmp>
 8017a7a:	4602      	mov	r2, r0
 8017a7c:	4629      	mov	r1, r5
 8017a7e:	4620      	mov	r0, r4
 8017a80:	9207      	str	r2, [sp, #28]
 8017a82:	f000 fa41 	bl	8017f08 <_Bfree>
 8017a86:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8017a8a:	ea43 0102 	orr.w	r1, r3, r2
 8017a8e:	9b04      	ldr	r3, [sp, #16]
 8017a90:	430b      	orrs	r3, r1
 8017a92:	464d      	mov	r5, r9
 8017a94:	d10f      	bne.n	8017ab6 <_dtoa_r+0xa66>
 8017a96:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8017a9a:	d02a      	beq.n	8017af2 <_dtoa_r+0xaa2>
 8017a9c:	9b03      	ldr	r3, [sp, #12]
 8017a9e:	2b00      	cmp	r3, #0
 8017aa0:	dd02      	ble.n	8017aa8 <_dtoa_r+0xa58>
 8017aa2:	9b02      	ldr	r3, [sp, #8]
 8017aa4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8017aa8:	f88b a000 	strb.w	sl, [fp]
 8017aac:	e775      	b.n	801799a <_dtoa_r+0x94a>
 8017aae:	4638      	mov	r0, r7
 8017ab0:	e7ba      	b.n	8017a28 <_dtoa_r+0x9d8>
 8017ab2:	2201      	movs	r2, #1
 8017ab4:	e7e2      	b.n	8017a7c <_dtoa_r+0xa2c>
 8017ab6:	9b03      	ldr	r3, [sp, #12]
 8017ab8:	2b00      	cmp	r3, #0
 8017aba:	db04      	blt.n	8017ac6 <_dtoa_r+0xa76>
 8017abc:	9906      	ldr	r1, [sp, #24]
 8017abe:	430b      	orrs	r3, r1
 8017ac0:	9904      	ldr	r1, [sp, #16]
 8017ac2:	430b      	orrs	r3, r1
 8017ac4:	d122      	bne.n	8017b0c <_dtoa_r+0xabc>
 8017ac6:	2a00      	cmp	r2, #0
 8017ac8:	ddee      	ble.n	8017aa8 <_dtoa_r+0xa58>
 8017aca:	ee18 1a10 	vmov	r1, s16
 8017ace:	2201      	movs	r2, #1
 8017ad0:	4620      	mov	r0, r4
 8017ad2:	f000 fbeb 	bl	80182ac <__lshift>
 8017ad6:	4631      	mov	r1, r6
 8017ad8:	ee08 0a10 	vmov	s16, r0
 8017adc:	f000 fc56 	bl	801838c <__mcmp>
 8017ae0:	2800      	cmp	r0, #0
 8017ae2:	dc03      	bgt.n	8017aec <_dtoa_r+0xa9c>
 8017ae4:	d1e0      	bne.n	8017aa8 <_dtoa_r+0xa58>
 8017ae6:	f01a 0f01 	tst.w	sl, #1
 8017aea:	d0dd      	beq.n	8017aa8 <_dtoa_r+0xa58>
 8017aec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8017af0:	d1d7      	bne.n	8017aa2 <_dtoa_r+0xa52>
 8017af2:	2339      	movs	r3, #57	; 0x39
 8017af4:	f88b 3000 	strb.w	r3, [fp]
 8017af8:	462b      	mov	r3, r5
 8017afa:	461d      	mov	r5, r3
 8017afc:	3b01      	subs	r3, #1
 8017afe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8017b02:	2a39      	cmp	r2, #57	; 0x39
 8017b04:	d071      	beq.n	8017bea <_dtoa_r+0xb9a>
 8017b06:	3201      	adds	r2, #1
 8017b08:	701a      	strb	r2, [r3, #0]
 8017b0a:	e746      	b.n	801799a <_dtoa_r+0x94a>
 8017b0c:	2a00      	cmp	r2, #0
 8017b0e:	dd07      	ble.n	8017b20 <_dtoa_r+0xad0>
 8017b10:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8017b14:	d0ed      	beq.n	8017af2 <_dtoa_r+0xaa2>
 8017b16:	f10a 0301 	add.w	r3, sl, #1
 8017b1a:	f88b 3000 	strb.w	r3, [fp]
 8017b1e:	e73c      	b.n	801799a <_dtoa_r+0x94a>
 8017b20:	9b05      	ldr	r3, [sp, #20]
 8017b22:	f809 ac01 	strb.w	sl, [r9, #-1]
 8017b26:	4599      	cmp	r9, r3
 8017b28:	d047      	beq.n	8017bba <_dtoa_r+0xb6a>
 8017b2a:	ee18 1a10 	vmov	r1, s16
 8017b2e:	2300      	movs	r3, #0
 8017b30:	220a      	movs	r2, #10
 8017b32:	4620      	mov	r0, r4
 8017b34:	f000 fa0a 	bl	8017f4c <__multadd>
 8017b38:	45b8      	cmp	r8, r7
 8017b3a:	ee08 0a10 	vmov	s16, r0
 8017b3e:	f04f 0300 	mov.w	r3, #0
 8017b42:	f04f 020a 	mov.w	r2, #10
 8017b46:	4641      	mov	r1, r8
 8017b48:	4620      	mov	r0, r4
 8017b4a:	d106      	bne.n	8017b5a <_dtoa_r+0xb0a>
 8017b4c:	f000 f9fe 	bl	8017f4c <__multadd>
 8017b50:	4680      	mov	r8, r0
 8017b52:	4607      	mov	r7, r0
 8017b54:	f109 0901 	add.w	r9, r9, #1
 8017b58:	e772      	b.n	8017a40 <_dtoa_r+0x9f0>
 8017b5a:	f000 f9f7 	bl	8017f4c <__multadd>
 8017b5e:	4639      	mov	r1, r7
 8017b60:	4680      	mov	r8, r0
 8017b62:	2300      	movs	r3, #0
 8017b64:	220a      	movs	r2, #10
 8017b66:	4620      	mov	r0, r4
 8017b68:	f000 f9f0 	bl	8017f4c <__multadd>
 8017b6c:	4607      	mov	r7, r0
 8017b6e:	e7f1      	b.n	8017b54 <_dtoa_r+0xb04>
 8017b70:	9b03      	ldr	r3, [sp, #12]
 8017b72:	9302      	str	r3, [sp, #8]
 8017b74:	9d01      	ldr	r5, [sp, #4]
 8017b76:	ee18 0a10 	vmov	r0, s16
 8017b7a:	4631      	mov	r1, r6
 8017b7c:	f7ff f9da 	bl	8016f34 <quorem>
 8017b80:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8017b84:	9b01      	ldr	r3, [sp, #4]
 8017b86:	f805 ab01 	strb.w	sl, [r5], #1
 8017b8a:	1aea      	subs	r2, r5, r3
 8017b8c:	9b02      	ldr	r3, [sp, #8]
 8017b8e:	4293      	cmp	r3, r2
 8017b90:	dd09      	ble.n	8017ba6 <_dtoa_r+0xb56>
 8017b92:	ee18 1a10 	vmov	r1, s16
 8017b96:	2300      	movs	r3, #0
 8017b98:	220a      	movs	r2, #10
 8017b9a:	4620      	mov	r0, r4
 8017b9c:	f000 f9d6 	bl	8017f4c <__multadd>
 8017ba0:	ee08 0a10 	vmov	s16, r0
 8017ba4:	e7e7      	b.n	8017b76 <_dtoa_r+0xb26>
 8017ba6:	9b02      	ldr	r3, [sp, #8]
 8017ba8:	2b00      	cmp	r3, #0
 8017baa:	bfc8      	it	gt
 8017bac:	461d      	movgt	r5, r3
 8017bae:	9b01      	ldr	r3, [sp, #4]
 8017bb0:	bfd8      	it	le
 8017bb2:	2501      	movle	r5, #1
 8017bb4:	441d      	add	r5, r3
 8017bb6:	f04f 0800 	mov.w	r8, #0
 8017bba:	ee18 1a10 	vmov	r1, s16
 8017bbe:	2201      	movs	r2, #1
 8017bc0:	4620      	mov	r0, r4
 8017bc2:	f000 fb73 	bl	80182ac <__lshift>
 8017bc6:	4631      	mov	r1, r6
 8017bc8:	ee08 0a10 	vmov	s16, r0
 8017bcc:	f000 fbde 	bl	801838c <__mcmp>
 8017bd0:	2800      	cmp	r0, #0
 8017bd2:	dc91      	bgt.n	8017af8 <_dtoa_r+0xaa8>
 8017bd4:	d102      	bne.n	8017bdc <_dtoa_r+0xb8c>
 8017bd6:	f01a 0f01 	tst.w	sl, #1
 8017bda:	d18d      	bne.n	8017af8 <_dtoa_r+0xaa8>
 8017bdc:	462b      	mov	r3, r5
 8017bde:	461d      	mov	r5, r3
 8017be0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8017be4:	2a30      	cmp	r2, #48	; 0x30
 8017be6:	d0fa      	beq.n	8017bde <_dtoa_r+0xb8e>
 8017be8:	e6d7      	b.n	801799a <_dtoa_r+0x94a>
 8017bea:	9a01      	ldr	r2, [sp, #4]
 8017bec:	429a      	cmp	r2, r3
 8017bee:	d184      	bne.n	8017afa <_dtoa_r+0xaaa>
 8017bf0:	9b00      	ldr	r3, [sp, #0]
 8017bf2:	3301      	adds	r3, #1
 8017bf4:	9300      	str	r3, [sp, #0]
 8017bf6:	2331      	movs	r3, #49	; 0x31
 8017bf8:	7013      	strb	r3, [r2, #0]
 8017bfa:	e6ce      	b.n	801799a <_dtoa_r+0x94a>
 8017bfc:	4b09      	ldr	r3, [pc, #36]	; (8017c24 <_dtoa_r+0xbd4>)
 8017bfe:	f7ff ba95 	b.w	801712c <_dtoa_r+0xdc>
 8017c02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017c04:	2b00      	cmp	r3, #0
 8017c06:	f47f aa6e 	bne.w	80170e6 <_dtoa_r+0x96>
 8017c0a:	4b07      	ldr	r3, [pc, #28]	; (8017c28 <_dtoa_r+0xbd8>)
 8017c0c:	f7ff ba8e 	b.w	801712c <_dtoa_r+0xdc>
 8017c10:	9b02      	ldr	r3, [sp, #8]
 8017c12:	2b00      	cmp	r3, #0
 8017c14:	dcae      	bgt.n	8017b74 <_dtoa_r+0xb24>
 8017c16:	9b06      	ldr	r3, [sp, #24]
 8017c18:	2b02      	cmp	r3, #2
 8017c1a:	f73f aea8 	bgt.w	801796e <_dtoa_r+0x91e>
 8017c1e:	e7a9      	b.n	8017b74 <_dtoa_r+0xb24>
 8017c20:	08019908 	.word	0x08019908
 8017c24:	08019728 	.word	0x08019728
 8017c28:	08019889 	.word	0x08019889

08017c2c <std>:
 8017c2c:	2300      	movs	r3, #0
 8017c2e:	b510      	push	{r4, lr}
 8017c30:	4604      	mov	r4, r0
 8017c32:	e9c0 3300 	strd	r3, r3, [r0]
 8017c36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8017c3a:	6083      	str	r3, [r0, #8]
 8017c3c:	8181      	strh	r1, [r0, #12]
 8017c3e:	6643      	str	r3, [r0, #100]	; 0x64
 8017c40:	81c2      	strh	r2, [r0, #14]
 8017c42:	6183      	str	r3, [r0, #24]
 8017c44:	4619      	mov	r1, r3
 8017c46:	2208      	movs	r2, #8
 8017c48:	305c      	adds	r0, #92	; 0x5c
 8017c4a:	f7fe fbbb 	bl	80163c4 <memset>
 8017c4e:	4b05      	ldr	r3, [pc, #20]	; (8017c64 <std+0x38>)
 8017c50:	6263      	str	r3, [r4, #36]	; 0x24
 8017c52:	4b05      	ldr	r3, [pc, #20]	; (8017c68 <std+0x3c>)
 8017c54:	62a3      	str	r3, [r4, #40]	; 0x28
 8017c56:	4b05      	ldr	r3, [pc, #20]	; (8017c6c <std+0x40>)
 8017c58:	62e3      	str	r3, [r4, #44]	; 0x2c
 8017c5a:	4b05      	ldr	r3, [pc, #20]	; (8017c70 <std+0x44>)
 8017c5c:	6224      	str	r4, [r4, #32]
 8017c5e:	6323      	str	r3, [r4, #48]	; 0x30
 8017c60:	bd10      	pop	{r4, pc}
 8017c62:	bf00      	nop
 8017c64:	08018b29 	.word	0x08018b29
 8017c68:	08018b4b 	.word	0x08018b4b
 8017c6c:	08018b83 	.word	0x08018b83
 8017c70:	08018ba7 	.word	0x08018ba7

08017c74 <_cleanup_r>:
 8017c74:	4901      	ldr	r1, [pc, #4]	; (8017c7c <_cleanup_r+0x8>)
 8017c76:	f000 b8c1 	b.w	8017dfc <_fwalk_reent>
 8017c7a:	bf00      	nop
 8017c7c:	08018ead 	.word	0x08018ead

08017c80 <__sfmoreglue>:
 8017c80:	b570      	push	{r4, r5, r6, lr}
 8017c82:	2268      	movs	r2, #104	; 0x68
 8017c84:	1e4d      	subs	r5, r1, #1
 8017c86:	4355      	muls	r5, r2
 8017c88:	460e      	mov	r6, r1
 8017c8a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8017c8e:	f7fe fc0d 	bl	80164ac <_malloc_r>
 8017c92:	4604      	mov	r4, r0
 8017c94:	b140      	cbz	r0, 8017ca8 <__sfmoreglue+0x28>
 8017c96:	2100      	movs	r1, #0
 8017c98:	e9c0 1600 	strd	r1, r6, [r0]
 8017c9c:	300c      	adds	r0, #12
 8017c9e:	60a0      	str	r0, [r4, #8]
 8017ca0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8017ca4:	f7fe fb8e 	bl	80163c4 <memset>
 8017ca8:	4620      	mov	r0, r4
 8017caa:	bd70      	pop	{r4, r5, r6, pc}

08017cac <__sfp_lock_acquire>:
 8017cac:	4801      	ldr	r0, [pc, #4]	; (8017cb4 <__sfp_lock_acquire+0x8>)
 8017cae:	f000 b8ca 	b.w	8017e46 <__retarget_lock_acquire_recursive>
 8017cb2:	bf00      	nop
 8017cb4:	20002f69 	.word	0x20002f69

08017cb8 <__sfp_lock_release>:
 8017cb8:	4801      	ldr	r0, [pc, #4]	; (8017cc0 <__sfp_lock_release+0x8>)
 8017cba:	f000 b8c5 	b.w	8017e48 <__retarget_lock_release_recursive>
 8017cbe:	bf00      	nop
 8017cc0:	20002f69 	.word	0x20002f69

08017cc4 <__sinit_lock_acquire>:
 8017cc4:	4801      	ldr	r0, [pc, #4]	; (8017ccc <__sinit_lock_acquire+0x8>)
 8017cc6:	f000 b8be 	b.w	8017e46 <__retarget_lock_acquire_recursive>
 8017cca:	bf00      	nop
 8017ccc:	20002f6a 	.word	0x20002f6a

08017cd0 <__sinit_lock_release>:
 8017cd0:	4801      	ldr	r0, [pc, #4]	; (8017cd8 <__sinit_lock_release+0x8>)
 8017cd2:	f000 b8b9 	b.w	8017e48 <__retarget_lock_release_recursive>
 8017cd6:	bf00      	nop
 8017cd8:	20002f6a 	.word	0x20002f6a

08017cdc <__sinit>:
 8017cdc:	b510      	push	{r4, lr}
 8017cde:	4604      	mov	r4, r0
 8017ce0:	f7ff fff0 	bl	8017cc4 <__sinit_lock_acquire>
 8017ce4:	69a3      	ldr	r3, [r4, #24]
 8017ce6:	b11b      	cbz	r3, 8017cf0 <__sinit+0x14>
 8017ce8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017cec:	f7ff bff0 	b.w	8017cd0 <__sinit_lock_release>
 8017cf0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8017cf4:	6523      	str	r3, [r4, #80]	; 0x50
 8017cf6:	4b13      	ldr	r3, [pc, #76]	; (8017d44 <__sinit+0x68>)
 8017cf8:	4a13      	ldr	r2, [pc, #76]	; (8017d48 <__sinit+0x6c>)
 8017cfa:	681b      	ldr	r3, [r3, #0]
 8017cfc:	62a2      	str	r2, [r4, #40]	; 0x28
 8017cfe:	42a3      	cmp	r3, r4
 8017d00:	bf04      	itt	eq
 8017d02:	2301      	moveq	r3, #1
 8017d04:	61a3      	streq	r3, [r4, #24]
 8017d06:	4620      	mov	r0, r4
 8017d08:	f000 f820 	bl	8017d4c <__sfp>
 8017d0c:	6060      	str	r0, [r4, #4]
 8017d0e:	4620      	mov	r0, r4
 8017d10:	f000 f81c 	bl	8017d4c <__sfp>
 8017d14:	60a0      	str	r0, [r4, #8]
 8017d16:	4620      	mov	r0, r4
 8017d18:	f000 f818 	bl	8017d4c <__sfp>
 8017d1c:	2200      	movs	r2, #0
 8017d1e:	60e0      	str	r0, [r4, #12]
 8017d20:	2104      	movs	r1, #4
 8017d22:	6860      	ldr	r0, [r4, #4]
 8017d24:	f7ff ff82 	bl	8017c2c <std>
 8017d28:	68a0      	ldr	r0, [r4, #8]
 8017d2a:	2201      	movs	r2, #1
 8017d2c:	2109      	movs	r1, #9
 8017d2e:	f7ff ff7d 	bl	8017c2c <std>
 8017d32:	68e0      	ldr	r0, [r4, #12]
 8017d34:	2202      	movs	r2, #2
 8017d36:	2112      	movs	r1, #18
 8017d38:	f7ff ff78 	bl	8017c2c <std>
 8017d3c:	2301      	movs	r3, #1
 8017d3e:	61a3      	str	r3, [r4, #24]
 8017d40:	e7d2      	b.n	8017ce8 <__sinit+0xc>
 8017d42:	bf00      	nop
 8017d44:	08019714 	.word	0x08019714
 8017d48:	08017c75 	.word	0x08017c75

08017d4c <__sfp>:
 8017d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017d4e:	4607      	mov	r7, r0
 8017d50:	f7ff ffac 	bl	8017cac <__sfp_lock_acquire>
 8017d54:	4b1e      	ldr	r3, [pc, #120]	; (8017dd0 <__sfp+0x84>)
 8017d56:	681e      	ldr	r6, [r3, #0]
 8017d58:	69b3      	ldr	r3, [r6, #24]
 8017d5a:	b913      	cbnz	r3, 8017d62 <__sfp+0x16>
 8017d5c:	4630      	mov	r0, r6
 8017d5e:	f7ff ffbd 	bl	8017cdc <__sinit>
 8017d62:	3648      	adds	r6, #72	; 0x48
 8017d64:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8017d68:	3b01      	subs	r3, #1
 8017d6a:	d503      	bpl.n	8017d74 <__sfp+0x28>
 8017d6c:	6833      	ldr	r3, [r6, #0]
 8017d6e:	b30b      	cbz	r3, 8017db4 <__sfp+0x68>
 8017d70:	6836      	ldr	r6, [r6, #0]
 8017d72:	e7f7      	b.n	8017d64 <__sfp+0x18>
 8017d74:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8017d78:	b9d5      	cbnz	r5, 8017db0 <__sfp+0x64>
 8017d7a:	4b16      	ldr	r3, [pc, #88]	; (8017dd4 <__sfp+0x88>)
 8017d7c:	60e3      	str	r3, [r4, #12]
 8017d7e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8017d82:	6665      	str	r5, [r4, #100]	; 0x64
 8017d84:	f000 f85e 	bl	8017e44 <__retarget_lock_init_recursive>
 8017d88:	f7ff ff96 	bl	8017cb8 <__sfp_lock_release>
 8017d8c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8017d90:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8017d94:	6025      	str	r5, [r4, #0]
 8017d96:	61a5      	str	r5, [r4, #24]
 8017d98:	2208      	movs	r2, #8
 8017d9a:	4629      	mov	r1, r5
 8017d9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8017da0:	f7fe fb10 	bl	80163c4 <memset>
 8017da4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8017da8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8017dac:	4620      	mov	r0, r4
 8017dae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017db0:	3468      	adds	r4, #104	; 0x68
 8017db2:	e7d9      	b.n	8017d68 <__sfp+0x1c>
 8017db4:	2104      	movs	r1, #4
 8017db6:	4638      	mov	r0, r7
 8017db8:	f7ff ff62 	bl	8017c80 <__sfmoreglue>
 8017dbc:	4604      	mov	r4, r0
 8017dbe:	6030      	str	r0, [r6, #0]
 8017dc0:	2800      	cmp	r0, #0
 8017dc2:	d1d5      	bne.n	8017d70 <__sfp+0x24>
 8017dc4:	f7ff ff78 	bl	8017cb8 <__sfp_lock_release>
 8017dc8:	230c      	movs	r3, #12
 8017dca:	603b      	str	r3, [r7, #0]
 8017dcc:	e7ee      	b.n	8017dac <__sfp+0x60>
 8017dce:	bf00      	nop
 8017dd0:	08019714 	.word	0x08019714
 8017dd4:	ffff0001 	.word	0xffff0001

08017dd8 <fiprintf>:
 8017dd8:	b40e      	push	{r1, r2, r3}
 8017dda:	b503      	push	{r0, r1, lr}
 8017ddc:	4601      	mov	r1, r0
 8017dde:	ab03      	add	r3, sp, #12
 8017de0:	4805      	ldr	r0, [pc, #20]	; (8017df8 <fiprintf+0x20>)
 8017de2:	f853 2b04 	ldr.w	r2, [r3], #4
 8017de6:	6800      	ldr	r0, [r0, #0]
 8017de8:	9301      	str	r3, [sp, #4]
 8017dea:	f000 fd6d 	bl	80188c8 <_vfiprintf_r>
 8017dee:	b002      	add	sp, #8
 8017df0:	f85d eb04 	ldr.w	lr, [sp], #4
 8017df4:	b003      	add	sp, #12
 8017df6:	4770      	bx	lr
 8017df8:	20000184 	.word	0x20000184

08017dfc <_fwalk_reent>:
 8017dfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017e00:	4606      	mov	r6, r0
 8017e02:	4688      	mov	r8, r1
 8017e04:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8017e08:	2700      	movs	r7, #0
 8017e0a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8017e0e:	f1b9 0901 	subs.w	r9, r9, #1
 8017e12:	d505      	bpl.n	8017e20 <_fwalk_reent+0x24>
 8017e14:	6824      	ldr	r4, [r4, #0]
 8017e16:	2c00      	cmp	r4, #0
 8017e18:	d1f7      	bne.n	8017e0a <_fwalk_reent+0xe>
 8017e1a:	4638      	mov	r0, r7
 8017e1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017e20:	89ab      	ldrh	r3, [r5, #12]
 8017e22:	2b01      	cmp	r3, #1
 8017e24:	d907      	bls.n	8017e36 <_fwalk_reent+0x3a>
 8017e26:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017e2a:	3301      	adds	r3, #1
 8017e2c:	d003      	beq.n	8017e36 <_fwalk_reent+0x3a>
 8017e2e:	4629      	mov	r1, r5
 8017e30:	4630      	mov	r0, r6
 8017e32:	47c0      	blx	r8
 8017e34:	4307      	orrs	r7, r0
 8017e36:	3568      	adds	r5, #104	; 0x68
 8017e38:	e7e9      	b.n	8017e0e <_fwalk_reent+0x12>
	...

08017e3c <_localeconv_r>:
 8017e3c:	4800      	ldr	r0, [pc, #0]	; (8017e40 <_localeconv_r+0x4>)
 8017e3e:	4770      	bx	lr
 8017e40:	200002d8 	.word	0x200002d8

08017e44 <__retarget_lock_init_recursive>:
 8017e44:	4770      	bx	lr

08017e46 <__retarget_lock_acquire_recursive>:
 8017e46:	4770      	bx	lr

08017e48 <__retarget_lock_release_recursive>:
 8017e48:	4770      	bx	lr

08017e4a <__ascii_mbtowc>:
 8017e4a:	b082      	sub	sp, #8
 8017e4c:	b901      	cbnz	r1, 8017e50 <__ascii_mbtowc+0x6>
 8017e4e:	a901      	add	r1, sp, #4
 8017e50:	b142      	cbz	r2, 8017e64 <__ascii_mbtowc+0x1a>
 8017e52:	b14b      	cbz	r3, 8017e68 <__ascii_mbtowc+0x1e>
 8017e54:	7813      	ldrb	r3, [r2, #0]
 8017e56:	600b      	str	r3, [r1, #0]
 8017e58:	7812      	ldrb	r2, [r2, #0]
 8017e5a:	1e10      	subs	r0, r2, #0
 8017e5c:	bf18      	it	ne
 8017e5e:	2001      	movne	r0, #1
 8017e60:	b002      	add	sp, #8
 8017e62:	4770      	bx	lr
 8017e64:	4610      	mov	r0, r2
 8017e66:	e7fb      	b.n	8017e60 <__ascii_mbtowc+0x16>
 8017e68:	f06f 0001 	mvn.w	r0, #1
 8017e6c:	e7f8      	b.n	8017e60 <__ascii_mbtowc+0x16>
	...

08017e70 <__malloc_lock>:
 8017e70:	4801      	ldr	r0, [pc, #4]	; (8017e78 <__malloc_lock+0x8>)
 8017e72:	f7ff bfe8 	b.w	8017e46 <__retarget_lock_acquire_recursive>
 8017e76:	bf00      	nop
 8017e78:	20002f68 	.word	0x20002f68

08017e7c <__malloc_unlock>:
 8017e7c:	4801      	ldr	r0, [pc, #4]	; (8017e84 <__malloc_unlock+0x8>)
 8017e7e:	f7ff bfe3 	b.w	8017e48 <__retarget_lock_release_recursive>
 8017e82:	bf00      	nop
 8017e84:	20002f68 	.word	0x20002f68

08017e88 <_Balloc>:
 8017e88:	b570      	push	{r4, r5, r6, lr}
 8017e8a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8017e8c:	4604      	mov	r4, r0
 8017e8e:	460d      	mov	r5, r1
 8017e90:	b976      	cbnz	r6, 8017eb0 <_Balloc+0x28>
 8017e92:	2010      	movs	r0, #16
 8017e94:	f7fe fa80 	bl	8016398 <malloc>
 8017e98:	4602      	mov	r2, r0
 8017e9a:	6260      	str	r0, [r4, #36]	; 0x24
 8017e9c:	b920      	cbnz	r0, 8017ea8 <_Balloc+0x20>
 8017e9e:	4b18      	ldr	r3, [pc, #96]	; (8017f00 <_Balloc+0x78>)
 8017ea0:	4818      	ldr	r0, [pc, #96]	; (8017f04 <_Balloc+0x7c>)
 8017ea2:	2166      	movs	r1, #102	; 0x66
 8017ea4:	f7ff f828 	bl	8016ef8 <__assert_func>
 8017ea8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017eac:	6006      	str	r6, [r0, #0]
 8017eae:	60c6      	str	r6, [r0, #12]
 8017eb0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8017eb2:	68f3      	ldr	r3, [r6, #12]
 8017eb4:	b183      	cbz	r3, 8017ed8 <_Balloc+0x50>
 8017eb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017eb8:	68db      	ldr	r3, [r3, #12]
 8017eba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8017ebe:	b9b8      	cbnz	r0, 8017ef0 <_Balloc+0x68>
 8017ec0:	2101      	movs	r1, #1
 8017ec2:	fa01 f605 	lsl.w	r6, r1, r5
 8017ec6:	1d72      	adds	r2, r6, #5
 8017ec8:	0092      	lsls	r2, r2, #2
 8017eca:	4620      	mov	r0, r4
 8017ecc:	f000 fb60 	bl	8018590 <_calloc_r>
 8017ed0:	b160      	cbz	r0, 8017eec <_Balloc+0x64>
 8017ed2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8017ed6:	e00e      	b.n	8017ef6 <_Balloc+0x6e>
 8017ed8:	2221      	movs	r2, #33	; 0x21
 8017eda:	2104      	movs	r1, #4
 8017edc:	4620      	mov	r0, r4
 8017ede:	f000 fb57 	bl	8018590 <_calloc_r>
 8017ee2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017ee4:	60f0      	str	r0, [r6, #12]
 8017ee6:	68db      	ldr	r3, [r3, #12]
 8017ee8:	2b00      	cmp	r3, #0
 8017eea:	d1e4      	bne.n	8017eb6 <_Balloc+0x2e>
 8017eec:	2000      	movs	r0, #0
 8017eee:	bd70      	pop	{r4, r5, r6, pc}
 8017ef0:	6802      	ldr	r2, [r0, #0]
 8017ef2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017ef6:	2300      	movs	r3, #0
 8017ef8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8017efc:	e7f7      	b.n	8017eee <_Balloc+0x66>
 8017efe:	bf00      	nop
 8017f00:	08019896 	.word	0x08019896
 8017f04:	08019986 	.word	0x08019986

08017f08 <_Bfree>:
 8017f08:	b570      	push	{r4, r5, r6, lr}
 8017f0a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8017f0c:	4605      	mov	r5, r0
 8017f0e:	460c      	mov	r4, r1
 8017f10:	b976      	cbnz	r6, 8017f30 <_Bfree+0x28>
 8017f12:	2010      	movs	r0, #16
 8017f14:	f7fe fa40 	bl	8016398 <malloc>
 8017f18:	4602      	mov	r2, r0
 8017f1a:	6268      	str	r0, [r5, #36]	; 0x24
 8017f1c:	b920      	cbnz	r0, 8017f28 <_Bfree+0x20>
 8017f1e:	4b09      	ldr	r3, [pc, #36]	; (8017f44 <_Bfree+0x3c>)
 8017f20:	4809      	ldr	r0, [pc, #36]	; (8017f48 <_Bfree+0x40>)
 8017f22:	218a      	movs	r1, #138	; 0x8a
 8017f24:	f7fe ffe8 	bl	8016ef8 <__assert_func>
 8017f28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017f2c:	6006      	str	r6, [r0, #0]
 8017f2e:	60c6      	str	r6, [r0, #12]
 8017f30:	b13c      	cbz	r4, 8017f42 <_Bfree+0x3a>
 8017f32:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8017f34:	6862      	ldr	r2, [r4, #4]
 8017f36:	68db      	ldr	r3, [r3, #12]
 8017f38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8017f3c:	6021      	str	r1, [r4, #0]
 8017f3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8017f42:	bd70      	pop	{r4, r5, r6, pc}
 8017f44:	08019896 	.word	0x08019896
 8017f48:	08019986 	.word	0x08019986

08017f4c <__multadd>:
 8017f4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017f50:	690d      	ldr	r5, [r1, #16]
 8017f52:	4607      	mov	r7, r0
 8017f54:	460c      	mov	r4, r1
 8017f56:	461e      	mov	r6, r3
 8017f58:	f101 0c14 	add.w	ip, r1, #20
 8017f5c:	2000      	movs	r0, #0
 8017f5e:	f8dc 3000 	ldr.w	r3, [ip]
 8017f62:	b299      	uxth	r1, r3
 8017f64:	fb02 6101 	mla	r1, r2, r1, r6
 8017f68:	0c1e      	lsrs	r6, r3, #16
 8017f6a:	0c0b      	lsrs	r3, r1, #16
 8017f6c:	fb02 3306 	mla	r3, r2, r6, r3
 8017f70:	b289      	uxth	r1, r1
 8017f72:	3001      	adds	r0, #1
 8017f74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8017f78:	4285      	cmp	r5, r0
 8017f7a:	f84c 1b04 	str.w	r1, [ip], #4
 8017f7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8017f82:	dcec      	bgt.n	8017f5e <__multadd+0x12>
 8017f84:	b30e      	cbz	r6, 8017fca <__multadd+0x7e>
 8017f86:	68a3      	ldr	r3, [r4, #8]
 8017f88:	42ab      	cmp	r3, r5
 8017f8a:	dc19      	bgt.n	8017fc0 <__multadd+0x74>
 8017f8c:	6861      	ldr	r1, [r4, #4]
 8017f8e:	4638      	mov	r0, r7
 8017f90:	3101      	adds	r1, #1
 8017f92:	f7ff ff79 	bl	8017e88 <_Balloc>
 8017f96:	4680      	mov	r8, r0
 8017f98:	b928      	cbnz	r0, 8017fa6 <__multadd+0x5a>
 8017f9a:	4602      	mov	r2, r0
 8017f9c:	4b0c      	ldr	r3, [pc, #48]	; (8017fd0 <__multadd+0x84>)
 8017f9e:	480d      	ldr	r0, [pc, #52]	; (8017fd4 <__multadd+0x88>)
 8017fa0:	21b5      	movs	r1, #181	; 0xb5
 8017fa2:	f7fe ffa9 	bl	8016ef8 <__assert_func>
 8017fa6:	6922      	ldr	r2, [r4, #16]
 8017fa8:	3202      	adds	r2, #2
 8017faa:	f104 010c 	add.w	r1, r4, #12
 8017fae:	0092      	lsls	r2, r2, #2
 8017fb0:	300c      	adds	r0, #12
 8017fb2:	f7fe f9f9 	bl	80163a8 <memcpy>
 8017fb6:	4621      	mov	r1, r4
 8017fb8:	4638      	mov	r0, r7
 8017fba:	f7ff ffa5 	bl	8017f08 <_Bfree>
 8017fbe:	4644      	mov	r4, r8
 8017fc0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8017fc4:	3501      	adds	r5, #1
 8017fc6:	615e      	str	r6, [r3, #20]
 8017fc8:	6125      	str	r5, [r4, #16]
 8017fca:	4620      	mov	r0, r4
 8017fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017fd0:	08019908 	.word	0x08019908
 8017fd4:	08019986 	.word	0x08019986

08017fd8 <__hi0bits>:
 8017fd8:	0c03      	lsrs	r3, r0, #16
 8017fda:	041b      	lsls	r3, r3, #16
 8017fdc:	b9d3      	cbnz	r3, 8018014 <__hi0bits+0x3c>
 8017fde:	0400      	lsls	r0, r0, #16
 8017fe0:	2310      	movs	r3, #16
 8017fe2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8017fe6:	bf04      	itt	eq
 8017fe8:	0200      	lsleq	r0, r0, #8
 8017fea:	3308      	addeq	r3, #8
 8017fec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8017ff0:	bf04      	itt	eq
 8017ff2:	0100      	lsleq	r0, r0, #4
 8017ff4:	3304      	addeq	r3, #4
 8017ff6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8017ffa:	bf04      	itt	eq
 8017ffc:	0080      	lsleq	r0, r0, #2
 8017ffe:	3302      	addeq	r3, #2
 8018000:	2800      	cmp	r0, #0
 8018002:	db05      	blt.n	8018010 <__hi0bits+0x38>
 8018004:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8018008:	f103 0301 	add.w	r3, r3, #1
 801800c:	bf08      	it	eq
 801800e:	2320      	moveq	r3, #32
 8018010:	4618      	mov	r0, r3
 8018012:	4770      	bx	lr
 8018014:	2300      	movs	r3, #0
 8018016:	e7e4      	b.n	8017fe2 <__hi0bits+0xa>

08018018 <__lo0bits>:
 8018018:	6803      	ldr	r3, [r0, #0]
 801801a:	f013 0207 	ands.w	r2, r3, #7
 801801e:	4601      	mov	r1, r0
 8018020:	d00b      	beq.n	801803a <__lo0bits+0x22>
 8018022:	07da      	lsls	r2, r3, #31
 8018024:	d423      	bmi.n	801806e <__lo0bits+0x56>
 8018026:	0798      	lsls	r0, r3, #30
 8018028:	bf49      	itett	mi
 801802a:	085b      	lsrmi	r3, r3, #1
 801802c:	089b      	lsrpl	r3, r3, #2
 801802e:	2001      	movmi	r0, #1
 8018030:	600b      	strmi	r3, [r1, #0]
 8018032:	bf5c      	itt	pl
 8018034:	600b      	strpl	r3, [r1, #0]
 8018036:	2002      	movpl	r0, #2
 8018038:	4770      	bx	lr
 801803a:	b298      	uxth	r0, r3
 801803c:	b9a8      	cbnz	r0, 801806a <__lo0bits+0x52>
 801803e:	0c1b      	lsrs	r3, r3, #16
 8018040:	2010      	movs	r0, #16
 8018042:	b2da      	uxtb	r2, r3
 8018044:	b90a      	cbnz	r2, 801804a <__lo0bits+0x32>
 8018046:	3008      	adds	r0, #8
 8018048:	0a1b      	lsrs	r3, r3, #8
 801804a:	071a      	lsls	r2, r3, #28
 801804c:	bf04      	itt	eq
 801804e:	091b      	lsreq	r3, r3, #4
 8018050:	3004      	addeq	r0, #4
 8018052:	079a      	lsls	r2, r3, #30
 8018054:	bf04      	itt	eq
 8018056:	089b      	lsreq	r3, r3, #2
 8018058:	3002      	addeq	r0, #2
 801805a:	07da      	lsls	r2, r3, #31
 801805c:	d403      	bmi.n	8018066 <__lo0bits+0x4e>
 801805e:	085b      	lsrs	r3, r3, #1
 8018060:	f100 0001 	add.w	r0, r0, #1
 8018064:	d005      	beq.n	8018072 <__lo0bits+0x5a>
 8018066:	600b      	str	r3, [r1, #0]
 8018068:	4770      	bx	lr
 801806a:	4610      	mov	r0, r2
 801806c:	e7e9      	b.n	8018042 <__lo0bits+0x2a>
 801806e:	2000      	movs	r0, #0
 8018070:	4770      	bx	lr
 8018072:	2020      	movs	r0, #32
 8018074:	4770      	bx	lr
	...

08018078 <__i2b>:
 8018078:	b510      	push	{r4, lr}
 801807a:	460c      	mov	r4, r1
 801807c:	2101      	movs	r1, #1
 801807e:	f7ff ff03 	bl	8017e88 <_Balloc>
 8018082:	4602      	mov	r2, r0
 8018084:	b928      	cbnz	r0, 8018092 <__i2b+0x1a>
 8018086:	4b05      	ldr	r3, [pc, #20]	; (801809c <__i2b+0x24>)
 8018088:	4805      	ldr	r0, [pc, #20]	; (80180a0 <__i2b+0x28>)
 801808a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801808e:	f7fe ff33 	bl	8016ef8 <__assert_func>
 8018092:	2301      	movs	r3, #1
 8018094:	6144      	str	r4, [r0, #20]
 8018096:	6103      	str	r3, [r0, #16]
 8018098:	bd10      	pop	{r4, pc}
 801809a:	bf00      	nop
 801809c:	08019908 	.word	0x08019908
 80180a0:	08019986 	.word	0x08019986

080180a4 <__multiply>:
 80180a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80180a8:	4691      	mov	r9, r2
 80180aa:	690a      	ldr	r2, [r1, #16]
 80180ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80180b0:	429a      	cmp	r2, r3
 80180b2:	bfb8      	it	lt
 80180b4:	460b      	movlt	r3, r1
 80180b6:	460c      	mov	r4, r1
 80180b8:	bfbc      	itt	lt
 80180ba:	464c      	movlt	r4, r9
 80180bc:	4699      	movlt	r9, r3
 80180be:	6927      	ldr	r7, [r4, #16]
 80180c0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80180c4:	68a3      	ldr	r3, [r4, #8]
 80180c6:	6861      	ldr	r1, [r4, #4]
 80180c8:	eb07 060a 	add.w	r6, r7, sl
 80180cc:	42b3      	cmp	r3, r6
 80180ce:	b085      	sub	sp, #20
 80180d0:	bfb8      	it	lt
 80180d2:	3101      	addlt	r1, #1
 80180d4:	f7ff fed8 	bl	8017e88 <_Balloc>
 80180d8:	b930      	cbnz	r0, 80180e8 <__multiply+0x44>
 80180da:	4602      	mov	r2, r0
 80180dc:	4b44      	ldr	r3, [pc, #272]	; (80181f0 <__multiply+0x14c>)
 80180de:	4845      	ldr	r0, [pc, #276]	; (80181f4 <__multiply+0x150>)
 80180e0:	f240 115d 	movw	r1, #349	; 0x15d
 80180e4:	f7fe ff08 	bl	8016ef8 <__assert_func>
 80180e8:	f100 0514 	add.w	r5, r0, #20
 80180ec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80180f0:	462b      	mov	r3, r5
 80180f2:	2200      	movs	r2, #0
 80180f4:	4543      	cmp	r3, r8
 80180f6:	d321      	bcc.n	801813c <__multiply+0x98>
 80180f8:	f104 0314 	add.w	r3, r4, #20
 80180fc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8018100:	f109 0314 	add.w	r3, r9, #20
 8018104:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8018108:	9202      	str	r2, [sp, #8]
 801810a:	1b3a      	subs	r2, r7, r4
 801810c:	3a15      	subs	r2, #21
 801810e:	f022 0203 	bic.w	r2, r2, #3
 8018112:	3204      	adds	r2, #4
 8018114:	f104 0115 	add.w	r1, r4, #21
 8018118:	428f      	cmp	r7, r1
 801811a:	bf38      	it	cc
 801811c:	2204      	movcc	r2, #4
 801811e:	9201      	str	r2, [sp, #4]
 8018120:	9a02      	ldr	r2, [sp, #8]
 8018122:	9303      	str	r3, [sp, #12]
 8018124:	429a      	cmp	r2, r3
 8018126:	d80c      	bhi.n	8018142 <__multiply+0x9e>
 8018128:	2e00      	cmp	r6, #0
 801812a:	dd03      	ble.n	8018134 <__multiply+0x90>
 801812c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8018130:	2b00      	cmp	r3, #0
 8018132:	d05a      	beq.n	80181ea <__multiply+0x146>
 8018134:	6106      	str	r6, [r0, #16]
 8018136:	b005      	add	sp, #20
 8018138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801813c:	f843 2b04 	str.w	r2, [r3], #4
 8018140:	e7d8      	b.n	80180f4 <__multiply+0x50>
 8018142:	f8b3 a000 	ldrh.w	sl, [r3]
 8018146:	f1ba 0f00 	cmp.w	sl, #0
 801814a:	d024      	beq.n	8018196 <__multiply+0xf2>
 801814c:	f104 0e14 	add.w	lr, r4, #20
 8018150:	46a9      	mov	r9, r5
 8018152:	f04f 0c00 	mov.w	ip, #0
 8018156:	f85e 2b04 	ldr.w	r2, [lr], #4
 801815a:	f8d9 1000 	ldr.w	r1, [r9]
 801815e:	fa1f fb82 	uxth.w	fp, r2
 8018162:	b289      	uxth	r1, r1
 8018164:	fb0a 110b 	mla	r1, sl, fp, r1
 8018168:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801816c:	f8d9 2000 	ldr.w	r2, [r9]
 8018170:	4461      	add	r1, ip
 8018172:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8018176:	fb0a c20b 	mla	r2, sl, fp, ip
 801817a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801817e:	b289      	uxth	r1, r1
 8018180:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8018184:	4577      	cmp	r7, lr
 8018186:	f849 1b04 	str.w	r1, [r9], #4
 801818a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801818e:	d8e2      	bhi.n	8018156 <__multiply+0xb2>
 8018190:	9a01      	ldr	r2, [sp, #4]
 8018192:	f845 c002 	str.w	ip, [r5, r2]
 8018196:	9a03      	ldr	r2, [sp, #12]
 8018198:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801819c:	3304      	adds	r3, #4
 801819e:	f1b9 0f00 	cmp.w	r9, #0
 80181a2:	d020      	beq.n	80181e6 <__multiply+0x142>
 80181a4:	6829      	ldr	r1, [r5, #0]
 80181a6:	f104 0c14 	add.w	ip, r4, #20
 80181aa:	46ae      	mov	lr, r5
 80181ac:	f04f 0a00 	mov.w	sl, #0
 80181b0:	f8bc b000 	ldrh.w	fp, [ip]
 80181b4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80181b8:	fb09 220b 	mla	r2, r9, fp, r2
 80181bc:	4492      	add	sl, r2
 80181be:	b289      	uxth	r1, r1
 80181c0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80181c4:	f84e 1b04 	str.w	r1, [lr], #4
 80181c8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80181cc:	f8be 1000 	ldrh.w	r1, [lr]
 80181d0:	0c12      	lsrs	r2, r2, #16
 80181d2:	fb09 1102 	mla	r1, r9, r2, r1
 80181d6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80181da:	4567      	cmp	r7, ip
 80181dc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80181e0:	d8e6      	bhi.n	80181b0 <__multiply+0x10c>
 80181e2:	9a01      	ldr	r2, [sp, #4]
 80181e4:	50a9      	str	r1, [r5, r2]
 80181e6:	3504      	adds	r5, #4
 80181e8:	e79a      	b.n	8018120 <__multiply+0x7c>
 80181ea:	3e01      	subs	r6, #1
 80181ec:	e79c      	b.n	8018128 <__multiply+0x84>
 80181ee:	bf00      	nop
 80181f0:	08019908 	.word	0x08019908
 80181f4:	08019986 	.word	0x08019986

080181f8 <__pow5mult>:
 80181f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80181fc:	4615      	mov	r5, r2
 80181fe:	f012 0203 	ands.w	r2, r2, #3
 8018202:	4606      	mov	r6, r0
 8018204:	460f      	mov	r7, r1
 8018206:	d007      	beq.n	8018218 <__pow5mult+0x20>
 8018208:	4c25      	ldr	r4, [pc, #148]	; (80182a0 <__pow5mult+0xa8>)
 801820a:	3a01      	subs	r2, #1
 801820c:	2300      	movs	r3, #0
 801820e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8018212:	f7ff fe9b 	bl	8017f4c <__multadd>
 8018216:	4607      	mov	r7, r0
 8018218:	10ad      	asrs	r5, r5, #2
 801821a:	d03d      	beq.n	8018298 <__pow5mult+0xa0>
 801821c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801821e:	b97c      	cbnz	r4, 8018240 <__pow5mult+0x48>
 8018220:	2010      	movs	r0, #16
 8018222:	f7fe f8b9 	bl	8016398 <malloc>
 8018226:	4602      	mov	r2, r0
 8018228:	6270      	str	r0, [r6, #36]	; 0x24
 801822a:	b928      	cbnz	r0, 8018238 <__pow5mult+0x40>
 801822c:	4b1d      	ldr	r3, [pc, #116]	; (80182a4 <__pow5mult+0xac>)
 801822e:	481e      	ldr	r0, [pc, #120]	; (80182a8 <__pow5mult+0xb0>)
 8018230:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8018234:	f7fe fe60 	bl	8016ef8 <__assert_func>
 8018238:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801823c:	6004      	str	r4, [r0, #0]
 801823e:	60c4      	str	r4, [r0, #12]
 8018240:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8018244:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018248:	b94c      	cbnz	r4, 801825e <__pow5mult+0x66>
 801824a:	f240 2171 	movw	r1, #625	; 0x271
 801824e:	4630      	mov	r0, r6
 8018250:	f7ff ff12 	bl	8018078 <__i2b>
 8018254:	2300      	movs	r3, #0
 8018256:	f8c8 0008 	str.w	r0, [r8, #8]
 801825a:	4604      	mov	r4, r0
 801825c:	6003      	str	r3, [r0, #0]
 801825e:	f04f 0900 	mov.w	r9, #0
 8018262:	07eb      	lsls	r3, r5, #31
 8018264:	d50a      	bpl.n	801827c <__pow5mult+0x84>
 8018266:	4639      	mov	r1, r7
 8018268:	4622      	mov	r2, r4
 801826a:	4630      	mov	r0, r6
 801826c:	f7ff ff1a 	bl	80180a4 <__multiply>
 8018270:	4639      	mov	r1, r7
 8018272:	4680      	mov	r8, r0
 8018274:	4630      	mov	r0, r6
 8018276:	f7ff fe47 	bl	8017f08 <_Bfree>
 801827a:	4647      	mov	r7, r8
 801827c:	106d      	asrs	r5, r5, #1
 801827e:	d00b      	beq.n	8018298 <__pow5mult+0xa0>
 8018280:	6820      	ldr	r0, [r4, #0]
 8018282:	b938      	cbnz	r0, 8018294 <__pow5mult+0x9c>
 8018284:	4622      	mov	r2, r4
 8018286:	4621      	mov	r1, r4
 8018288:	4630      	mov	r0, r6
 801828a:	f7ff ff0b 	bl	80180a4 <__multiply>
 801828e:	6020      	str	r0, [r4, #0]
 8018290:	f8c0 9000 	str.w	r9, [r0]
 8018294:	4604      	mov	r4, r0
 8018296:	e7e4      	b.n	8018262 <__pow5mult+0x6a>
 8018298:	4638      	mov	r0, r7
 801829a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801829e:	bf00      	nop
 80182a0:	08019ad8 	.word	0x08019ad8
 80182a4:	08019896 	.word	0x08019896
 80182a8:	08019986 	.word	0x08019986

080182ac <__lshift>:
 80182ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80182b0:	460c      	mov	r4, r1
 80182b2:	6849      	ldr	r1, [r1, #4]
 80182b4:	6923      	ldr	r3, [r4, #16]
 80182b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80182ba:	68a3      	ldr	r3, [r4, #8]
 80182bc:	4607      	mov	r7, r0
 80182be:	4691      	mov	r9, r2
 80182c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80182c4:	f108 0601 	add.w	r6, r8, #1
 80182c8:	42b3      	cmp	r3, r6
 80182ca:	db0b      	blt.n	80182e4 <__lshift+0x38>
 80182cc:	4638      	mov	r0, r7
 80182ce:	f7ff fddb 	bl	8017e88 <_Balloc>
 80182d2:	4605      	mov	r5, r0
 80182d4:	b948      	cbnz	r0, 80182ea <__lshift+0x3e>
 80182d6:	4602      	mov	r2, r0
 80182d8:	4b2a      	ldr	r3, [pc, #168]	; (8018384 <__lshift+0xd8>)
 80182da:	482b      	ldr	r0, [pc, #172]	; (8018388 <__lshift+0xdc>)
 80182dc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80182e0:	f7fe fe0a 	bl	8016ef8 <__assert_func>
 80182e4:	3101      	adds	r1, #1
 80182e6:	005b      	lsls	r3, r3, #1
 80182e8:	e7ee      	b.n	80182c8 <__lshift+0x1c>
 80182ea:	2300      	movs	r3, #0
 80182ec:	f100 0114 	add.w	r1, r0, #20
 80182f0:	f100 0210 	add.w	r2, r0, #16
 80182f4:	4618      	mov	r0, r3
 80182f6:	4553      	cmp	r3, sl
 80182f8:	db37      	blt.n	801836a <__lshift+0xbe>
 80182fa:	6920      	ldr	r0, [r4, #16]
 80182fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018300:	f104 0314 	add.w	r3, r4, #20
 8018304:	f019 091f 	ands.w	r9, r9, #31
 8018308:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801830c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8018310:	d02f      	beq.n	8018372 <__lshift+0xc6>
 8018312:	f1c9 0e20 	rsb	lr, r9, #32
 8018316:	468a      	mov	sl, r1
 8018318:	f04f 0c00 	mov.w	ip, #0
 801831c:	681a      	ldr	r2, [r3, #0]
 801831e:	fa02 f209 	lsl.w	r2, r2, r9
 8018322:	ea42 020c 	orr.w	r2, r2, ip
 8018326:	f84a 2b04 	str.w	r2, [sl], #4
 801832a:	f853 2b04 	ldr.w	r2, [r3], #4
 801832e:	4298      	cmp	r0, r3
 8018330:	fa22 fc0e 	lsr.w	ip, r2, lr
 8018334:	d8f2      	bhi.n	801831c <__lshift+0x70>
 8018336:	1b03      	subs	r3, r0, r4
 8018338:	3b15      	subs	r3, #21
 801833a:	f023 0303 	bic.w	r3, r3, #3
 801833e:	3304      	adds	r3, #4
 8018340:	f104 0215 	add.w	r2, r4, #21
 8018344:	4290      	cmp	r0, r2
 8018346:	bf38      	it	cc
 8018348:	2304      	movcc	r3, #4
 801834a:	f841 c003 	str.w	ip, [r1, r3]
 801834e:	f1bc 0f00 	cmp.w	ip, #0
 8018352:	d001      	beq.n	8018358 <__lshift+0xac>
 8018354:	f108 0602 	add.w	r6, r8, #2
 8018358:	3e01      	subs	r6, #1
 801835a:	4638      	mov	r0, r7
 801835c:	612e      	str	r6, [r5, #16]
 801835e:	4621      	mov	r1, r4
 8018360:	f7ff fdd2 	bl	8017f08 <_Bfree>
 8018364:	4628      	mov	r0, r5
 8018366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801836a:	f842 0f04 	str.w	r0, [r2, #4]!
 801836e:	3301      	adds	r3, #1
 8018370:	e7c1      	b.n	80182f6 <__lshift+0x4a>
 8018372:	3904      	subs	r1, #4
 8018374:	f853 2b04 	ldr.w	r2, [r3], #4
 8018378:	f841 2f04 	str.w	r2, [r1, #4]!
 801837c:	4298      	cmp	r0, r3
 801837e:	d8f9      	bhi.n	8018374 <__lshift+0xc8>
 8018380:	e7ea      	b.n	8018358 <__lshift+0xac>
 8018382:	bf00      	nop
 8018384:	08019908 	.word	0x08019908
 8018388:	08019986 	.word	0x08019986

0801838c <__mcmp>:
 801838c:	b530      	push	{r4, r5, lr}
 801838e:	6902      	ldr	r2, [r0, #16]
 8018390:	690c      	ldr	r4, [r1, #16]
 8018392:	1b12      	subs	r2, r2, r4
 8018394:	d10e      	bne.n	80183b4 <__mcmp+0x28>
 8018396:	f100 0314 	add.w	r3, r0, #20
 801839a:	3114      	adds	r1, #20
 801839c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80183a0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80183a4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80183a8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80183ac:	42a5      	cmp	r5, r4
 80183ae:	d003      	beq.n	80183b8 <__mcmp+0x2c>
 80183b0:	d305      	bcc.n	80183be <__mcmp+0x32>
 80183b2:	2201      	movs	r2, #1
 80183b4:	4610      	mov	r0, r2
 80183b6:	bd30      	pop	{r4, r5, pc}
 80183b8:	4283      	cmp	r3, r0
 80183ba:	d3f3      	bcc.n	80183a4 <__mcmp+0x18>
 80183bc:	e7fa      	b.n	80183b4 <__mcmp+0x28>
 80183be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80183c2:	e7f7      	b.n	80183b4 <__mcmp+0x28>

080183c4 <__mdiff>:
 80183c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80183c8:	460c      	mov	r4, r1
 80183ca:	4606      	mov	r6, r0
 80183cc:	4611      	mov	r1, r2
 80183ce:	4620      	mov	r0, r4
 80183d0:	4690      	mov	r8, r2
 80183d2:	f7ff ffdb 	bl	801838c <__mcmp>
 80183d6:	1e05      	subs	r5, r0, #0
 80183d8:	d110      	bne.n	80183fc <__mdiff+0x38>
 80183da:	4629      	mov	r1, r5
 80183dc:	4630      	mov	r0, r6
 80183de:	f7ff fd53 	bl	8017e88 <_Balloc>
 80183e2:	b930      	cbnz	r0, 80183f2 <__mdiff+0x2e>
 80183e4:	4b3a      	ldr	r3, [pc, #232]	; (80184d0 <__mdiff+0x10c>)
 80183e6:	4602      	mov	r2, r0
 80183e8:	f240 2132 	movw	r1, #562	; 0x232
 80183ec:	4839      	ldr	r0, [pc, #228]	; (80184d4 <__mdiff+0x110>)
 80183ee:	f7fe fd83 	bl	8016ef8 <__assert_func>
 80183f2:	2301      	movs	r3, #1
 80183f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80183f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80183fc:	bfa4      	itt	ge
 80183fe:	4643      	movge	r3, r8
 8018400:	46a0      	movge	r8, r4
 8018402:	4630      	mov	r0, r6
 8018404:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8018408:	bfa6      	itte	ge
 801840a:	461c      	movge	r4, r3
 801840c:	2500      	movge	r5, #0
 801840e:	2501      	movlt	r5, #1
 8018410:	f7ff fd3a 	bl	8017e88 <_Balloc>
 8018414:	b920      	cbnz	r0, 8018420 <__mdiff+0x5c>
 8018416:	4b2e      	ldr	r3, [pc, #184]	; (80184d0 <__mdiff+0x10c>)
 8018418:	4602      	mov	r2, r0
 801841a:	f44f 7110 	mov.w	r1, #576	; 0x240
 801841e:	e7e5      	b.n	80183ec <__mdiff+0x28>
 8018420:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8018424:	6926      	ldr	r6, [r4, #16]
 8018426:	60c5      	str	r5, [r0, #12]
 8018428:	f104 0914 	add.w	r9, r4, #20
 801842c:	f108 0514 	add.w	r5, r8, #20
 8018430:	f100 0e14 	add.w	lr, r0, #20
 8018434:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8018438:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801843c:	f108 0210 	add.w	r2, r8, #16
 8018440:	46f2      	mov	sl, lr
 8018442:	2100      	movs	r1, #0
 8018444:	f859 3b04 	ldr.w	r3, [r9], #4
 8018448:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801844c:	fa1f f883 	uxth.w	r8, r3
 8018450:	fa11 f18b 	uxtah	r1, r1, fp
 8018454:	0c1b      	lsrs	r3, r3, #16
 8018456:	eba1 0808 	sub.w	r8, r1, r8
 801845a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801845e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8018462:	fa1f f888 	uxth.w	r8, r8
 8018466:	1419      	asrs	r1, r3, #16
 8018468:	454e      	cmp	r6, r9
 801846a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801846e:	f84a 3b04 	str.w	r3, [sl], #4
 8018472:	d8e7      	bhi.n	8018444 <__mdiff+0x80>
 8018474:	1b33      	subs	r3, r6, r4
 8018476:	3b15      	subs	r3, #21
 8018478:	f023 0303 	bic.w	r3, r3, #3
 801847c:	3304      	adds	r3, #4
 801847e:	3415      	adds	r4, #21
 8018480:	42a6      	cmp	r6, r4
 8018482:	bf38      	it	cc
 8018484:	2304      	movcc	r3, #4
 8018486:	441d      	add	r5, r3
 8018488:	4473      	add	r3, lr
 801848a:	469e      	mov	lr, r3
 801848c:	462e      	mov	r6, r5
 801848e:	4566      	cmp	r6, ip
 8018490:	d30e      	bcc.n	80184b0 <__mdiff+0xec>
 8018492:	f10c 0203 	add.w	r2, ip, #3
 8018496:	1b52      	subs	r2, r2, r5
 8018498:	f022 0203 	bic.w	r2, r2, #3
 801849c:	3d03      	subs	r5, #3
 801849e:	45ac      	cmp	ip, r5
 80184a0:	bf38      	it	cc
 80184a2:	2200      	movcc	r2, #0
 80184a4:	441a      	add	r2, r3
 80184a6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80184aa:	b17b      	cbz	r3, 80184cc <__mdiff+0x108>
 80184ac:	6107      	str	r7, [r0, #16]
 80184ae:	e7a3      	b.n	80183f8 <__mdiff+0x34>
 80184b0:	f856 8b04 	ldr.w	r8, [r6], #4
 80184b4:	fa11 f288 	uxtah	r2, r1, r8
 80184b8:	1414      	asrs	r4, r2, #16
 80184ba:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80184be:	b292      	uxth	r2, r2
 80184c0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80184c4:	f84e 2b04 	str.w	r2, [lr], #4
 80184c8:	1421      	asrs	r1, r4, #16
 80184ca:	e7e0      	b.n	801848e <__mdiff+0xca>
 80184cc:	3f01      	subs	r7, #1
 80184ce:	e7ea      	b.n	80184a6 <__mdiff+0xe2>
 80184d0:	08019908 	.word	0x08019908
 80184d4:	08019986 	.word	0x08019986

080184d8 <__d2b>:
 80184d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80184dc:	4689      	mov	r9, r1
 80184de:	2101      	movs	r1, #1
 80184e0:	ec57 6b10 	vmov	r6, r7, d0
 80184e4:	4690      	mov	r8, r2
 80184e6:	f7ff fccf 	bl	8017e88 <_Balloc>
 80184ea:	4604      	mov	r4, r0
 80184ec:	b930      	cbnz	r0, 80184fc <__d2b+0x24>
 80184ee:	4602      	mov	r2, r0
 80184f0:	4b25      	ldr	r3, [pc, #148]	; (8018588 <__d2b+0xb0>)
 80184f2:	4826      	ldr	r0, [pc, #152]	; (801858c <__d2b+0xb4>)
 80184f4:	f240 310a 	movw	r1, #778	; 0x30a
 80184f8:	f7fe fcfe 	bl	8016ef8 <__assert_func>
 80184fc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8018500:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8018504:	bb35      	cbnz	r5, 8018554 <__d2b+0x7c>
 8018506:	2e00      	cmp	r6, #0
 8018508:	9301      	str	r3, [sp, #4]
 801850a:	d028      	beq.n	801855e <__d2b+0x86>
 801850c:	4668      	mov	r0, sp
 801850e:	9600      	str	r6, [sp, #0]
 8018510:	f7ff fd82 	bl	8018018 <__lo0bits>
 8018514:	9900      	ldr	r1, [sp, #0]
 8018516:	b300      	cbz	r0, 801855a <__d2b+0x82>
 8018518:	9a01      	ldr	r2, [sp, #4]
 801851a:	f1c0 0320 	rsb	r3, r0, #32
 801851e:	fa02 f303 	lsl.w	r3, r2, r3
 8018522:	430b      	orrs	r3, r1
 8018524:	40c2      	lsrs	r2, r0
 8018526:	6163      	str	r3, [r4, #20]
 8018528:	9201      	str	r2, [sp, #4]
 801852a:	9b01      	ldr	r3, [sp, #4]
 801852c:	61a3      	str	r3, [r4, #24]
 801852e:	2b00      	cmp	r3, #0
 8018530:	bf14      	ite	ne
 8018532:	2202      	movne	r2, #2
 8018534:	2201      	moveq	r2, #1
 8018536:	6122      	str	r2, [r4, #16]
 8018538:	b1d5      	cbz	r5, 8018570 <__d2b+0x98>
 801853a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801853e:	4405      	add	r5, r0
 8018540:	f8c9 5000 	str.w	r5, [r9]
 8018544:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8018548:	f8c8 0000 	str.w	r0, [r8]
 801854c:	4620      	mov	r0, r4
 801854e:	b003      	add	sp, #12
 8018550:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018554:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8018558:	e7d5      	b.n	8018506 <__d2b+0x2e>
 801855a:	6161      	str	r1, [r4, #20]
 801855c:	e7e5      	b.n	801852a <__d2b+0x52>
 801855e:	a801      	add	r0, sp, #4
 8018560:	f7ff fd5a 	bl	8018018 <__lo0bits>
 8018564:	9b01      	ldr	r3, [sp, #4]
 8018566:	6163      	str	r3, [r4, #20]
 8018568:	2201      	movs	r2, #1
 801856a:	6122      	str	r2, [r4, #16]
 801856c:	3020      	adds	r0, #32
 801856e:	e7e3      	b.n	8018538 <__d2b+0x60>
 8018570:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8018574:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8018578:	f8c9 0000 	str.w	r0, [r9]
 801857c:	6918      	ldr	r0, [r3, #16]
 801857e:	f7ff fd2b 	bl	8017fd8 <__hi0bits>
 8018582:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8018586:	e7df      	b.n	8018548 <__d2b+0x70>
 8018588:	08019908 	.word	0x08019908
 801858c:	08019986 	.word	0x08019986

08018590 <_calloc_r>:
 8018590:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8018592:	fba1 2402 	umull	r2, r4, r1, r2
 8018596:	b94c      	cbnz	r4, 80185ac <_calloc_r+0x1c>
 8018598:	4611      	mov	r1, r2
 801859a:	9201      	str	r2, [sp, #4]
 801859c:	f7fd ff86 	bl	80164ac <_malloc_r>
 80185a0:	9a01      	ldr	r2, [sp, #4]
 80185a2:	4605      	mov	r5, r0
 80185a4:	b930      	cbnz	r0, 80185b4 <_calloc_r+0x24>
 80185a6:	4628      	mov	r0, r5
 80185a8:	b003      	add	sp, #12
 80185aa:	bd30      	pop	{r4, r5, pc}
 80185ac:	220c      	movs	r2, #12
 80185ae:	6002      	str	r2, [r0, #0]
 80185b0:	2500      	movs	r5, #0
 80185b2:	e7f8      	b.n	80185a6 <_calloc_r+0x16>
 80185b4:	4621      	mov	r1, r4
 80185b6:	f7fd ff05 	bl	80163c4 <memset>
 80185ba:	e7f4      	b.n	80185a6 <_calloc_r+0x16>

080185bc <__ssputs_r>:
 80185bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80185c0:	688e      	ldr	r6, [r1, #8]
 80185c2:	429e      	cmp	r6, r3
 80185c4:	4682      	mov	sl, r0
 80185c6:	460c      	mov	r4, r1
 80185c8:	4690      	mov	r8, r2
 80185ca:	461f      	mov	r7, r3
 80185cc:	d838      	bhi.n	8018640 <__ssputs_r+0x84>
 80185ce:	898a      	ldrh	r2, [r1, #12]
 80185d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80185d4:	d032      	beq.n	801863c <__ssputs_r+0x80>
 80185d6:	6825      	ldr	r5, [r4, #0]
 80185d8:	6909      	ldr	r1, [r1, #16]
 80185da:	eba5 0901 	sub.w	r9, r5, r1
 80185de:	6965      	ldr	r5, [r4, #20]
 80185e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80185e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80185e8:	3301      	adds	r3, #1
 80185ea:	444b      	add	r3, r9
 80185ec:	106d      	asrs	r5, r5, #1
 80185ee:	429d      	cmp	r5, r3
 80185f0:	bf38      	it	cc
 80185f2:	461d      	movcc	r5, r3
 80185f4:	0553      	lsls	r3, r2, #21
 80185f6:	d531      	bpl.n	801865c <__ssputs_r+0xa0>
 80185f8:	4629      	mov	r1, r5
 80185fa:	f7fd ff57 	bl	80164ac <_malloc_r>
 80185fe:	4606      	mov	r6, r0
 8018600:	b950      	cbnz	r0, 8018618 <__ssputs_r+0x5c>
 8018602:	230c      	movs	r3, #12
 8018604:	f8ca 3000 	str.w	r3, [sl]
 8018608:	89a3      	ldrh	r3, [r4, #12]
 801860a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801860e:	81a3      	strh	r3, [r4, #12]
 8018610:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018618:	6921      	ldr	r1, [r4, #16]
 801861a:	464a      	mov	r2, r9
 801861c:	f7fd fec4 	bl	80163a8 <memcpy>
 8018620:	89a3      	ldrh	r3, [r4, #12]
 8018622:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8018626:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801862a:	81a3      	strh	r3, [r4, #12]
 801862c:	6126      	str	r6, [r4, #16]
 801862e:	6165      	str	r5, [r4, #20]
 8018630:	444e      	add	r6, r9
 8018632:	eba5 0509 	sub.w	r5, r5, r9
 8018636:	6026      	str	r6, [r4, #0]
 8018638:	60a5      	str	r5, [r4, #8]
 801863a:	463e      	mov	r6, r7
 801863c:	42be      	cmp	r6, r7
 801863e:	d900      	bls.n	8018642 <__ssputs_r+0x86>
 8018640:	463e      	mov	r6, r7
 8018642:	6820      	ldr	r0, [r4, #0]
 8018644:	4632      	mov	r2, r6
 8018646:	4641      	mov	r1, r8
 8018648:	f000 fce4 	bl	8019014 <memmove>
 801864c:	68a3      	ldr	r3, [r4, #8]
 801864e:	1b9b      	subs	r3, r3, r6
 8018650:	60a3      	str	r3, [r4, #8]
 8018652:	6823      	ldr	r3, [r4, #0]
 8018654:	4433      	add	r3, r6
 8018656:	6023      	str	r3, [r4, #0]
 8018658:	2000      	movs	r0, #0
 801865a:	e7db      	b.n	8018614 <__ssputs_r+0x58>
 801865c:	462a      	mov	r2, r5
 801865e:	f000 fcf3 	bl	8019048 <_realloc_r>
 8018662:	4606      	mov	r6, r0
 8018664:	2800      	cmp	r0, #0
 8018666:	d1e1      	bne.n	801862c <__ssputs_r+0x70>
 8018668:	6921      	ldr	r1, [r4, #16]
 801866a:	4650      	mov	r0, sl
 801866c:	f7fd feb2 	bl	80163d4 <_free_r>
 8018670:	e7c7      	b.n	8018602 <__ssputs_r+0x46>
	...

08018674 <_svfiprintf_r>:
 8018674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018678:	4698      	mov	r8, r3
 801867a:	898b      	ldrh	r3, [r1, #12]
 801867c:	061b      	lsls	r3, r3, #24
 801867e:	b09d      	sub	sp, #116	; 0x74
 8018680:	4607      	mov	r7, r0
 8018682:	460d      	mov	r5, r1
 8018684:	4614      	mov	r4, r2
 8018686:	d50e      	bpl.n	80186a6 <_svfiprintf_r+0x32>
 8018688:	690b      	ldr	r3, [r1, #16]
 801868a:	b963      	cbnz	r3, 80186a6 <_svfiprintf_r+0x32>
 801868c:	2140      	movs	r1, #64	; 0x40
 801868e:	f7fd ff0d 	bl	80164ac <_malloc_r>
 8018692:	6028      	str	r0, [r5, #0]
 8018694:	6128      	str	r0, [r5, #16]
 8018696:	b920      	cbnz	r0, 80186a2 <_svfiprintf_r+0x2e>
 8018698:	230c      	movs	r3, #12
 801869a:	603b      	str	r3, [r7, #0]
 801869c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80186a0:	e0d1      	b.n	8018846 <_svfiprintf_r+0x1d2>
 80186a2:	2340      	movs	r3, #64	; 0x40
 80186a4:	616b      	str	r3, [r5, #20]
 80186a6:	2300      	movs	r3, #0
 80186a8:	9309      	str	r3, [sp, #36]	; 0x24
 80186aa:	2320      	movs	r3, #32
 80186ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80186b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80186b4:	2330      	movs	r3, #48	; 0x30
 80186b6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8018860 <_svfiprintf_r+0x1ec>
 80186ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80186be:	f04f 0901 	mov.w	r9, #1
 80186c2:	4623      	mov	r3, r4
 80186c4:	469a      	mov	sl, r3
 80186c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80186ca:	b10a      	cbz	r2, 80186d0 <_svfiprintf_r+0x5c>
 80186cc:	2a25      	cmp	r2, #37	; 0x25
 80186ce:	d1f9      	bne.n	80186c4 <_svfiprintf_r+0x50>
 80186d0:	ebba 0b04 	subs.w	fp, sl, r4
 80186d4:	d00b      	beq.n	80186ee <_svfiprintf_r+0x7a>
 80186d6:	465b      	mov	r3, fp
 80186d8:	4622      	mov	r2, r4
 80186da:	4629      	mov	r1, r5
 80186dc:	4638      	mov	r0, r7
 80186de:	f7ff ff6d 	bl	80185bc <__ssputs_r>
 80186e2:	3001      	adds	r0, #1
 80186e4:	f000 80aa 	beq.w	801883c <_svfiprintf_r+0x1c8>
 80186e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80186ea:	445a      	add	r2, fp
 80186ec:	9209      	str	r2, [sp, #36]	; 0x24
 80186ee:	f89a 3000 	ldrb.w	r3, [sl]
 80186f2:	2b00      	cmp	r3, #0
 80186f4:	f000 80a2 	beq.w	801883c <_svfiprintf_r+0x1c8>
 80186f8:	2300      	movs	r3, #0
 80186fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80186fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018702:	f10a 0a01 	add.w	sl, sl, #1
 8018706:	9304      	str	r3, [sp, #16]
 8018708:	9307      	str	r3, [sp, #28]
 801870a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801870e:	931a      	str	r3, [sp, #104]	; 0x68
 8018710:	4654      	mov	r4, sl
 8018712:	2205      	movs	r2, #5
 8018714:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018718:	4851      	ldr	r0, [pc, #324]	; (8018860 <_svfiprintf_r+0x1ec>)
 801871a:	f7e7 fd79 	bl	8000210 <memchr>
 801871e:	9a04      	ldr	r2, [sp, #16]
 8018720:	b9d8      	cbnz	r0, 801875a <_svfiprintf_r+0xe6>
 8018722:	06d0      	lsls	r0, r2, #27
 8018724:	bf44      	itt	mi
 8018726:	2320      	movmi	r3, #32
 8018728:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801872c:	0711      	lsls	r1, r2, #28
 801872e:	bf44      	itt	mi
 8018730:	232b      	movmi	r3, #43	; 0x2b
 8018732:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018736:	f89a 3000 	ldrb.w	r3, [sl]
 801873a:	2b2a      	cmp	r3, #42	; 0x2a
 801873c:	d015      	beq.n	801876a <_svfiprintf_r+0xf6>
 801873e:	9a07      	ldr	r2, [sp, #28]
 8018740:	4654      	mov	r4, sl
 8018742:	2000      	movs	r0, #0
 8018744:	f04f 0c0a 	mov.w	ip, #10
 8018748:	4621      	mov	r1, r4
 801874a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801874e:	3b30      	subs	r3, #48	; 0x30
 8018750:	2b09      	cmp	r3, #9
 8018752:	d94e      	bls.n	80187f2 <_svfiprintf_r+0x17e>
 8018754:	b1b0      	cbz	r0, 8018784 <_svfiprintf_r+0x110>
 8018756:	9207      	str	r2, [sp, #28]
 8018758:	e014      	b.n	8018784 <_svfiprintf_r+0x110>
 801875a:	eba0 0308 	sub.w	r3, r0, r8
 801875e:	fa09 f303 	lsl.w	r3, r9, r3
 8018762:	4313      	orrs	r3, r2
 8018764:	9304      	str	r3, [sp, #16]
 8018766:	46a2      	mov	sl, r4
 8018768:	e7d2      	b.n	8018710 <_svfiprintf_r+0x9c>
 801876a:	9b03      	ldr	r3, [sp, #12]
 801876c:	1d19      	adds	r1, r3, #4
 801876e:	681b      	ldr	r3, [r3, #0]
 8018770:	9103      	str	r1, [sp, #12]
 8018772:	2b00      	cmp	r3, #0
 8018774:	bfbb      	ittet	lt
 8018776:	425b      	neglt	r3, r3
 8018778:	f042 0202 	orrlt.w	r2, r2, #2
 801877c:	9307      	strge	r3, [sp, #28]
 801877e:	9307      	strlt	r3, [sp, #28]
 8018780:	bfb8      	it	lt
 8018782:	9204      	strlt	r2, [sp, #16]
 8018784:	7823      	ldrb	r3, [r4, #0]
 8018786:	2b2e      	cmp	r3, #46	; 0x2e
 8018788:	d10c      	bne.n	80187a4 <_svfiprintf_r+0x130>
 801878a:	7863      	ldrb	r3, [r4, #1]
 801878c:	2b2a      	cmp	r3, #42	; 0x2a
 801878e:	d135      	bne.n	80187fc <_svfiprintf_r+0x188>
 8018790:	9b03      	ldr	r3, [sp, #12]
 8018792:	1d1a      	adds	r2, r3, #4
 8018794:	681b      	ldr	r3, [r3, #0]
 8018796:	9203      	str	r2, [sp, #12]
 8018798:	2b00      	cmp	r3, #0
 801879a:	bfb8      	it	lt
 801879c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80187a0:	3402      	adds	r4, #2
 80187a2:	9305      	str	r3, [sp, #20]
 80187a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8018870 <_svfiprintf_r+0x1fc>
 80187a8:	7821      	ldrb	r1, [r4, #0]
 80187aa:	2203      	movs	r2, #3
 80187ac:	4650      	mov	r0, sl
 80187ae:	f7e7 fd2f 	bl	8000210 <memchr>
 80187b2:	b140      	cbz	r0, 80187c6 <_svfiprintf_r+0x152>
 80187b4:	2340      	movs	r3, #64	; 0x40
 80187b6:	eba0 000a 	sub.w	r0, r0, sl
 80187ba:	fa03 f000 	lsl.w	r0, r3, r0
 80187be:	9b04      	ldr	r3, [sp, #16]
 80187c0:	4303      	orrs	r3, r0
 80187c2:	3401      	adds	r4, #1
 80187c4:	9304      	str	r3, [sp, #16]
 80187c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80187ca:	4826      	ldr	r0, [pc, #152]	; (8018864 <_svfiprintf_r+0x1f0>)
 80187cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80187d0:	2206      	movs	r2, #6
 80187d2:	f7e7 fd1d 	bl	8000210 <memchr>
 80187d6:	2800      	cmp	r0, #0
 80187d8:	d038      	beq.n	801884c <_svfiprintf_r+0x1d8>
 80187da:	4b23      	ldr	r3, [pc, #140]	; (8018868 <_svfiprintf_r+0x1f4>)
 80187dc:	bb1b      	cbnz	r3, 8018826 <_svfiprintf_r+0x1b2>
 80187de:	9b03      	ldr	r3, [sp, #12]
 80187e0:	3307      	adds	r3, #7
 80187e2:	f023 0307 	bic.w	r3, r3, #7
 80187e6:	3308      	adds	r3, #8
 80187e8:	9303      	str	r3, [sp, #12]
 80187ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80187ec:	4433      	add	r3, r6
 80187ee:	9309      	str	r3, [sp, #36]	; 0x24
 80187f0:	e767      	b.n	80186c2 <_svfiprintf_r+0x4e>
 80187f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80187f6:	460c      	mov	r4, r1
 80187f8:	2001      	movs	r0, #1
 80187fa:	e7a5      	b.n	8018748 <_svfiprintf_r+0xd4>
 80187fc:	2300      	movs	r3, #0
 80187fe:	3401      	adds	r4, #1
 8018800:	9305      	str	r3, [sp, #20]
 8018802:	4619      	mov	r1, r3
 8018804:	f04f 0c0a 	mov.w	ip, #10
 8018808:	4620      	mov	r0, r4
 801880a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801880e:	3a30      	subs	r2, #48	; 0x30
 8018810:	2a09      	cmp	r2, #9
 8018812:	d903      	bls.n	801881c <_svfiprintf_r+0x1a8>
 8018814:	2b00      	cmp	r3, #0
 8018816:	d0c5      	beq.n	80187a4 <_svfiprintf_r+0x130>
 8018818:	9105      	str	r1, [sp, #20]
 801881a:	e7c3      	b.n	80187a4 <_svfiprintf_r+0x130>
 801881c:	fb0c 2101 	mla	r1, ip, r1, r2
 8018820:	4604      	mov	r4, r0
 8018822:	2301      	movs	r3, #1
 8018824:	e7f0      	b.n	8018808 <_svfiprintf_r+0x194>
 8018826:	ab03      	add	r3, sp, #12
 8018828:	9300      	str	r3, [sp, #0]
 801882a:	462a      	mov	r2, r5
 801882c:	4b0f      	ldr	r3, [pc, #60]	; (801886c <_svfiprintf_r+0x1f8>)
 801882e:	a904      	add	r1, sp, #16
 8018830:	4638      	mov	r0, r7
 8018832:	f7fd ff4f 	bl	80166d4 <_printf_float>
 8018836:	1c42      	adds	r2, r0, #1
 8018838:	4606      	mov	r6, r0
 801883a:	d1d6      	bne.n	80187ea <_svfiprintf_r+0x176>
 801883c:	89ab      	ldrh	r3, [r5, #12]
 801883e:	065b      	lsls	r3, r3, #25
 8018840:	f53f af2c 	bmi.w	801869c <_svfiprintf_r+0x28>
 8018844:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018846:	b01d      	add	sp, #116	; 0x74
 8018848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801884c:	ab03      	add	r3, sp, #12
 801884e:	9300      	str	r3, [sp, #0]
 8018850:	462a      	mov	r2, r5
 8018852:	4b06      	ldr	r3, [pc, #24]	; (801886c <_svfiprintf_r+0x1f8>)
 8018854:	a904      	add	r1, sp, #16
 8018856:	4638      	mov	r0, r7
 8018858:	f7fe f9e0 	bl	8016c1c <_printf_i>
 801885c:	e7eb      	b.n	8018836 <_svfiprintf_r+0x1c2>
 801885e:	bf00      	nop
 8018860:	08019ae4 	.word	0x08019ae4
 8018864:	08019aee 	.word	0x08019aee
 8018868:	080166d5 	.word	0x080166d5
 801886c:	080185bd 	.word	0x080185bd
 8018870:	08019aea 	.word	0x08019aea

08018874 <__sfputc_r>:
 8018874:	6893      	ldr	r3, [r2, #8]
 8018876:	3b01      	subs	r3, #1
 8018878:	2b00      	cmp	r3, #0
 801887a:	b410      	push	{r4}
 801887c:	6093      	str	r3, [r2, #8]
 801887e:	da08      	bge.n	8018892 <__sfputc_r+0x1e>
 8018880:	6994      	ldr	r4, [r2, #24]
 8018882:	42a3      	cmp	r3, r4
 8018884:	db01      	blt.n	801888a <__sfputc_r+0x16>
 8018886:	290a      	cmp	r1, #10
 8018888:	d103      	bne.n	8018892 <__sfputc_r+0x1e>
 801888a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801888e:	f000 b98f 	b.w	8018bb0 <__swbuf_r>
 8018892:	6813      	ldr	r3, [r2, #0]
 8018894:	1c58      	adds	r0, r3, #1
 8018896:	6010      	str	r0, [r2, #0]
 8018898:	7019      	strb	r1, [r3, #0]
 801889a:	4608      	mov	r0, r1
 801889c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80188a0:	4770      	bx	lr

080188a2 <__sfputs_r>:
 80188a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80188a4:	4606      	mov	r6, r0
 80188a6:	460f      	mov	r7, r1
 80188a8:	4614      	mov	r4, r2
 80188aa:	18d5      	adds	r5, r2, r3
 80188ac:	42ac      	cmp	r4, r5
 80188ae:	d101      	bne.n	80188b4 <__sfputs_r+0x12>
 80188b0:	2000      	movs	r0, #0
 80188b2:	e007      	b.n	80188c4 <__sfputs_r+0x22>
 80188b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80188b8:	463a      	mov	r2, r7
 80188ba:	4630      	mov	r0, r6
 80188bc:	f7ff ffda 	bl	8018874 <__sfputc_r>
 80188c0:	1c43      	adds	r3, r0, #1
 80188c2:	d1f3      	bne.n	80188ac <__sfputs_r+0xa>
 80188c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080188c8 <_vfiprintf_r>:
 80188c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80188cc:	460d      	mov	r5, r1
 80188ce:	b09d      	sub	sp, #116	; 0x74
 80188d0:	4614      	mov	r4, r2
 80188d2:	4698      	mov	r8, r3
 80188d4:	4606      	mov	r6, r0
 80188d6:	b118      	cbz	r0, 80188e0 <_vfiprintf_r+0x18>
 80188d8:	6983      	ldr	r3, [r0, #24]
 80188da:	b90b      	cbnz	r3, 80188e0 <_vfiprintf_r+0x18>
 80188dc:	f7ff f9fe 	bl	8017cdc <__sinit>
 80188e0:	4b89      	ldr	r3, [pc, #548]	; (8018b08 <_vfiprintf_r+0x240>)
 80188e2:	429d      	cmp	r5, r3
 80188e4:	d11b      	bne.n	801891e <_vfiprintf_r+0x56>
 80188e6:	6875      	ldr	r5, [r6, #4]
 80188e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80188ea:	07d9      	lsls	r1, r3, #31
 80188ec:	d405      	bmi.n	80188fa <_vfiprintf_r+0x32>
 80188ee:	89ab      	ldrh	r3, [r5, #12]
 80188f0:	059a      	lsls	r2, r3, #22
 80188f2:	d402      	bmi.n	80188fa <_vfiprintf_r+0x32>
 80188f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80188f6:	f7ff faa6 	bl	8017e46 <__retarget_lock_acquire_recursive>
 80188fa:	89ab      	ldrh	r3, [r5, #12]
 80188fc:	071b      	lsls	r3, r3, #28
 80188fe:	d501      	bpl.n	8018904 <_vfiprintf_r+0x3c>
 8018900:	692b      	ldr	r3, [r5, #16]
 8018902:	b9eb      	cbnz	r3, 8018940 <_vfiprintf_r+0x78>
 8018904:	4629      	mov	r1, r5
 8018906:	4630      	mov	r0, r6
 8018908:	f000 f9c4 	bl	8018c94 <__swsetup_r>
 801890c:	b1c0      	cbz	r0, 8018940 <_vfiprintf_r+0x78>
 801890e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018910:	07dc      	lsls	r4, r3, #31
 8018912:	d50e      	bpl.n	8018932 <_vfiprintf_r+0x6a>
 8018914:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018918:	b01d      	add	sp, #116	; 0x74
 801891a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801891e:	4b7b      	ldr	r3, [pc, #492]	; (8018b0c <_vfiprintf_r+0x244>)
 8018920:	429d      	cmp	r5, r3
 8018922:	d101      	bne.n	8018928 <_vfiprintf_r+0x60>
 8018924:	68b5      	ldr	r5, [r6, #8]
 8018926:	e7df      	b.n	80188e8 <_vfiprintf_r+0x20>
 8018928:	4b79      	ldr	r3, [pc, #484]	; (8018b10 <_vfiprintf_r+0x248>)
 801892a:	429d      	cmp	r5, r3
 801892c:	bf08      	it	eq
 801892e:	68f5      	ldreq	r5, [r6, #12]
 8018930:	e7da      	b.n	80188e8 <_vfiprintf_r+0x20>
 8018932:	89ab      	ldrh	r3, [r5, #12]
 8018934:	0598      	lsls	r0, r3, #22
 8018936:	d4ed      	bmi.n	8018914 <_vfiprintf_r+0x4c>
 8018938:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801893a:	f7ff fa85 	bl	8017e48 <__retarget_lock_release_recursive>
 801893e:	e7e9      	b.n	8018914 <_vfiprintf_r+0x4c>
 8018940:	2300      	movs	r3, #0
 8018942:	9309      	str	r3, [sp, #36]	; 0x24
 8018944:	2320      	movs	r3, #32
 8018946:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801894a:	f8cd 800c 	str.w	r8, [sp, #12]
 801894e:	2330      	movs	r3, #48	; 0x30
 8018950:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8018b14 <_vfiprintf_r+0x24c>
 8018954:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018958:	f04f 0901 	mov.w	r9, #1
 801895c:	4623      	mov	r3, r4
 801895e:	469a      	mov	sl, r3
 8018960:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018964:	b10a      	cbz	r2, 801896a <_vfiprintf_r+0xa2>
 8018966:	2a25      	cmp	r2, #37	; 0x25
 8018968:	d1f9      	bne.n	801895e <_vfiprintf_r+0x96>
 801896a:	ebba 0b04 	subs.w	fp, sl, r4
 801896e:	d00b      	beq.n	8018988 <_vfiprintf_r+0xc0>
 8018970:	465b      	mov	r3, fp
 8018972:	4622      	mov	r2, r4
 8018974:	4629      	mov	r1, r5
 8018976:	4630      	mov	r0, r6
 8018978:	f7ff ff93 	bl	80188a2 <__sfputs_r>
 801897c:	3001      	adds	r0, #1
 801897e:	f000 80aa 	beq.w	8018ad6 <_vfiprintf_r+0x20e>
 8018982:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018984:	445a      	add	r2, fp
 8018986:	9209      	str	r2, [sp, #36]	; 0x24
 8018988:	f89a 3000 	ldrb.w	r3, [sl]
 801898c:	2b00      	cmp	r3, #0
 801898e:	f000 80a2 	beq.w	8018ad6 <_vfiprintf_r+0x20e>
 8018992:	2300      	movs	r3, #0
 8018994:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018998:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801899c:	f10a 0a01 	add.w	sl, sl, #1
 80189a0:	9304      	str	r3, [sp, #16]
 80189a2:	9307      	str	r3, [sp, #28]
 80189a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80189a8:	931a      	str	r3, [sp, #104]	; 0x68
 80189aa:	4654      	mov	r4, sl
 80189ac:	2205      	movs	r2, #5
 80189ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80189b2:	4858      	ldr	r0, [pc, #352]	; (8018b14 <_vfiprintf_r+0x24c>)
 80189b4:	f7e7 fc2c 	bl	8000210 <memchr>
 80189b8:	9a04      	ldr	r2, [sp, #16]
 80189ba:	b9d8      	cbnz	r0, 80189f4 <_vfiprintf_r+0x12c>
 80189bc:	06d1      	lsls	r1, r2, #27
 80189be:	bf44      	itt	mi
 80189c0:	2320      	movmi	r3, #32
 80189c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80189c6:	0713      	lsls	r3, r2, #28
 80189c8:	bf44      	itt	mi
 80189ca:	232b      	movmi	r3, #43	; 0x2b
 80189cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80189d0:	f89a 3000 	ldrb.w	r3, [sl]
 80189d4:	2b2a      	cmp	r3, #42	; 0x2a
 80189d6:	d015      	beq.n	8018a04 <_vfiprintf_r+0x13c>
 80189d8:	9a07      	ldr	r2, [sp, #28]
 80189da:	4654      	mov	r4, sl
 80189dc:	2000      	movs	r0, #0
 80189de:	f04f 0c0a 	mov.w	ip, #10
 80189e2:	4621      	mov	r1, r4
 80189e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80189e8:	3b30      	subs	r3, #48	; 0x30
 80189ea:	2b09      	cmp	r3, #9
 80189ec:	d94e      	bls.n	8018a8c <_vfiprintf_r+0x1c4>
 80189ee:	b1b0      	cbz	r0, 8018a1e <_vfiprintf_r+0x156>
 80189f0:	9207      	str	r2, [sp, #28]
 80189f2:	e014      	b.n	8018a1e <_vfiprintf_r+0x156>
 80189f4:	eba0 0308 	sub.w	r3, r0, r8
 80189f8:	fa09 f303 	lsl.w	r3, r9, r3
 80189fc:	4313      	orrs	r3, r2
 80189fe:	9304      	str	r3, [sp, #16]
 8018a00:	46a2      	mov	sl, r4
 8018a02:	e7d2      	b.n	80189aa <_vfiprintf_r+0xe2>
 8018a04:	9b03      	ldr	r3, [sp, #12]
 8018a06:	1d19      	adds	r1, r3, #4
 8018a08:	681b      	ldr	r3, [r3, #0]
 8018a0a:	9103      	str	r1, [sp, #12]
 8018a0c:	2b00      	cmp	r3, #0
 8018a0e:	bfbb      	ittet	lt
 8018a10:	425b      	neglt	r3, r3
 8018a12:	f042 0202 	orrlt.w	r2, r2, #2
 8018a16:	9307      	strge	r3, [sp, #28]
 8018a18:	9307      	strlt	r3, [sp, #28]
 8018a1a:	bfb8      	it	lt
 8018a1c:	9204      	strlt	r2, [sp, #16]
 8018a1e:	7823      	ldrb	r3, [r4, #0]
 8018a20:	2b2e      	cmp	r3, #46	; 0x2e
 8018a22:	d10c      	bne.n	8018a3e <_vfiprintf_r+0x176>
 8018a24:	7863      	ldrb	r3, [r4, #1]
 8018a26:	2b2a      	cmp	r3, #42	; 0x2a
 8018a28:	d135      	bne.n	8018a96 <_vfiprintf_r+0x1ce>
 8018a2a:	9b03      	ldr	r3, [sp, #12]
 8018a2c:	1d1a      	adds	r2, r3, #4
 8018a2e:	681b      	ldr	r3, [r3, #0]
 8018a30:	9203      	str	r2, [sp, #12]
 8018a32:	2b00      	cmp	r3, #0
 8018a34:	bfb8      	it	lt
 8018a36:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8018a3a:	3402      	adds	r4, #2
 8018a3c:	9305      	str	r3, [sp, #20]
 8018a3e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8018b24 <_vfiprintf_r+0x25c>
 8018a42:	7821      	ldrb	r1, [r4, #0]
 8018a44:	2203      	movs	r2, #3
 8018a46:	4650      	mov	r0, sl
 8018a48:	f7e7 fbe2 	bl	8000210 <memchr>
 8018a4c:	b140      	cbz	r0, 8018a60 <_vfiprintf_r+0x198>
 8018a4e:	2340      	movs	r3, #64	; 0x40
 8018a50:	eba0 000a 	sub.w	r0, r0, sl
 8018a54:	fa03 f000 	lsl.w	r0, r3, r0
 8018a58:	9b04      	ldr	r3, [sp, #16]
 8018a5a:	4303      	orrs	r3, r0
 8018a5c:	3401      	adds	r4, #1
 8018a5e:	9304      	str	r3, [sp, #16]
 8018a60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018a64:	482c      	ldr	r0, [pc, #176]	; (8018b18 <_vfiprintf_r+0x250>)
 8018a66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018a6a:	2206      	movs	r2, #6
 8018a6c:	f7e7 fbd0 	bl	8000210 <memchr>
 8018a70:	2800      	cmp	r0, #0
 8018a72:	d03f      	beq.n	8018af4 <_vfiprintf_r+0x22c>
 8018a74:	4b29      	ldr	r3, [pc, #164]	; (8018b1c <_vfiprintf_r+0x254>)
 8018a76:	bb1b      	cbnz	r3, 8018ac0 <_vfiprintf_r+0x1f8>
 8018a78:	9b03      	ldr	r3, [sp, #12]
 8018a7a:	3307      	adds	r3, #7
 8018a7c:	f023 0307 	bic.w	r3, r3, #7
 8018a80:	3308      	adds	r3, #8
 8018a82:	9303      	str	r3, [sp, #12]
 8018a84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018a86:	443b      	add	r3, r7
 8018a88:	9309      	str	r3, [sp, #36]	; 0x24
 8018a8a:	e767      	b.n	801895c <_vfiprintf_r+0x94>
 8018a8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8018a90:	460c      	mov	r4, r1
 8018a92:	2001      	movs	r0, #1
 8018a94:	e7a5      	b.n	80189e2 <_vfiprintf_r+0x11a>
 8018a96:	2300      	movs	r3, #0
 8018a98:	3401      	adds	r4, #1
 8018a9a:	9305      	str	r3, [sp, #20]
 8018a9c:	4619      	mov	r1, r3
 8018a9e:	f04f 0c0a 	mov.w	ip, #10
 8018aa2:	4620      	mov	r0, r4
 8018aa4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018aa8:	3a30      	subs	r2, #48	; 0x30
 8018aaa:	2a09      	cmp	r2, #9
 8018aac:	d903      	bls.n	8018ab6 <_vfiprintf_r+0x1ee>
 8018aae:	2b00      	cmp	r3, #0
 8018ab0:	d0c5      	beq.n	8018a3e <_vfiprintf_r+0x176>
 8018ab2:	9105      	str	r1, [sp, #20]
 8018ab4:	e7c3      	b.n	8018a3e <_vfiprintf_r+0x176>
 8018ab6:	fb0c 2101 	mla	r1, ip, r1, r2
 8018aba:	4604      	mov	r4, r0
 8018abc:	2301      	movs	r3, #1
 8018abe:	e7f0      	b.n	8018aa2 <_vfiprintf_r+0x1da>
 8018ac0:	ab03      	add	r3, sp, #12
 8018ac2:	9300      	str	r3, [sp, #0]
 8018ac4:	462a      	mov	r2, r5
 8018ac6:	4b16      	ldr	r3, [pc, #88]	; (8018b20 <_vfiprintf_r+0x258>)
 8018ac8:	a904      	add	r1, sp, #16
 8018aca:	4630      	mov	r0, r6
 8018acc:	f7fd fe02 	bl	80166d4 <_printf_float>
 8018ad0:	4607      	mov	r7, r0
 8018ad2:	1c78      	adds	r0, r7, #1
 8018ad4:	d1d6      	bne.n	8018a84 <_vfiprintf_r+0x1bc>
 8018ad6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018ad8:	07d9      	lsls	r1, r3, #31
 8018ada:	d405      	bmi.n	8018ae8 <_vfiprintf_r+0x220>
 8018adc:	89ab      	ldrh	r3, [r5, #12]
 8018ade:	059a      	lsls	r2, r3, #22
 8018ae0:	d402      	bmi.n	8018ae8 <_vfiprintf_r+0x220>
 8018ae2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018ae4:	f7ff f9b0 	bl	8017e48 <__retarget_lock_release_recursive>
 8018ae8:	89ab      	ldrh	r3, [r5, #12]
 8018aea:	065b      	lsls	r3, r3, #25
 8018aec:	f53f af12 	bmi.w	8018914 <_vfiprintf_r+0x4c>
 8018af0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018af2:	e711      	b.n	8018918 <_vfiprintf_r+0x50>
 8018af4:	ab03      	add	r3, sp, #12
 8018af6:	9300      	str	r3, [sp, #0]
 8018af8:	462a      	mov	r2, r5
 8018afa:	4b09      	ldr	r3, [pc, #36]	; (8018b20 <_vfiprintf_r+0x258>)
 8018afc:	a904      	add	r1, sp, #16
 8018afe:	4630      	mov	r0, r6
 8018b00:	f7fe f88c 	bl	8016c1c <_printf_i>
 8018b04:	e7e4      	b.n	8018ad0 <_vfiprintf_r+0x208>
 8018b06:	bf00      	nop
 8018b08:	0801993c 	.word	0x0801993c
 8018b0c:	0801995c 	.word	0x0801995c
 8018b10:	0801991c 	.word	0x0801991c
 8018b14:	08019ae4 	.word	0x08019ae4
 8018b18:	08019aee 	.word	0x08019aee
 8018b1c:	080166d5 	.word	0x080166d5
 8018b20:	080188a3 	.word	0x080188a3
 8018b24:	08019aea 	.word	0x08019aea

08018b28 <__sread>:
 8018b28:	b510      	push	{r4, lr}
 8018b2a:	460c      	mov	r4, r1
 8018b2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018b30:	f000 faba 	bl	80190a8 <_read_r>
 8018b34:	2800      	cmp	r0, #0
 8018b36:	bfab      	itete	ge
 8018b38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8018b3a:	89a3      	ldrhlt	r3, [r4, #12]
 8018b3c:	181b      	addge	r3, r3, r0
 8018b3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8018b42:	bfac      	ite	ge
 8018b44:	6563      	strge	r3, [r4, #84]	; 0x54
 8018b46:	81a3      	strhlt	r3, [r4, #12]
 8018b48:	bd10      	pop	{r4, pc}

08018b4a <__swrite>:
 8018b4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018b4e:	461f      	mov	r7, r3
 8018b50:	898b      	ldrh	r3, [r1, #12]
 8018b52:	05db      	lsls	r3, r3, #23
 8018b54:	4605      	mov	r5, r0
 8018b56:	460c      	mov	r4, r1
 8018b58:	4616      	mov	r6, r2
 8018b5a:	d505      	bpl.n	8018b68 <__swrite+0x1e>
 8018b5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018b60:	2302      	movs	r3, #2
 8018b62:	2200      	movs	r2, #0
 8018b64:	f000 f9de 	bl	8018f24 <_lseek_r>
 8018b68:	89a3      	ldrh	r3, [r4, #12]
 8018b6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018b6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8018b72:	81a3      	strh	r3, [r4, #12]
 8018b74:	4632      	mov	r2, r6
 8018b76:	463b      	mov	r3, r7
 8018b78:	4628      	mov	r0, r5
 8018b7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018b7e:	f000 b877 	b.w	8018c70 <_write_r>

08018b82 <__sseek>:
 8018b82:	b510      	push	{r4, lr}
 8018b84:	460c      	mov	r4, r1
 8018b86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018b8a:	f000 f9cb 	bl	8018f24 <_lseek_r>
 8018b8e:	1c43      	adds	r3, r0, #1
 8018b90:	89a3      	ldrh	r3, [r4, #12]
 8018b92:	bf15      	itete	ne
 8018b94:	6560      	strne	r0, [r4, #84]	; 0x54
 8018b96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8018b9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8018b9e:	81a3      	strheq	r3, [r4, #12]
 8018ba0:	bf18      	it	ne
 8018ba2:	81a3      	strhne	r3, [r4, #12]
 8018ba4:	bd10      	pop	{r4, pc}

08018ba6 <__sclose>:
 8018ba6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018baa:	f000 b8e9 	b.w	8018d80 <_close_r>
	...

08018bb0 <__swbuf_r>:
 8018bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018bb2:	460e      	mov	r6, r1
 8018bb4:	4614      	mov	r4, r2
 8018bb6:	4605      	mov	r5, r0
 8018bb8:	b118      	cbz	r0, 8018bc2 <__swbuf_r+0x12>
 8018bba:	6983      	ldr	r3, [r0, #24]
 8018bbc:	b90b      	cbnz	r3, 8018bc2 <__swbuf_r+0x12>
 8018bbe:	f7ff f88d 	bl	8017cdc <__sinit>
 8018bc2:	4b21      	ldr	r3, [pc, #132]	; (8018c48 <__swbuf_r+0x98>)
 8018bc4:	429c      	cmp	r4, r3
 8018bc6:	d12b      	bne.n	8018c20 <__swbuf_r+0x70>
 8018bc8:	686c      	ldr	r4, [r5, #4]
 8018bca:	69a3      	ldr	r3, [r4, #24]
 8018bcc:	60a3      	str	r3, [r4, #8]
 8018bce:	89a3      	ldrh	r3, [r4, #12]
 8018bd0:	071a      	lsls	r2, r3, #28
 8018bd2:	d52f      	bpl.n	8018c34 <__swbuf_r+0x84>
 8018bd4:	6923      	ldr	r3, [r4, #16]
 8018bd6:	b36b      	cbz	r3, 8018c34 <__swbuf_r+0x84>
 8018bd8:	6923      	ldr	r3, [r4, #16]
 8018bda:	6820      	ldr	r0, [r4, #0]
 8018bdc:	1ac0      	subs	r0, r0, r3
 8018bde:	6963      	ldr	r3, [r4, #20]
 8018be0:	b2f6      	uxtb	r6, r6
 8018be2:	4283      	cmp	r3, r0
 8018be4:	4637      	mov	r7, r6
 8018be6:	dc04      	bgt.n	8018bf2 <__swbuf_r+0x42>
 8018be8:	4621      	mov	r1, r4
 8018bea:	4628      	mov	r0, r5
 8018bec:	f000 f95e 	bl	8018eac <_fflush_r>
 8018bf0:	bb30      	cbnz	r0, 8018c40 <__swbuf_r+0x90>
 8018bf2:	68a3      	ldr	r3, [r4, #8]
 8018bf4:	3b01      	subs	r3, #1
 8018bf6:	60a3      	str	r3, [r4, #8]
 8018bf8:	6823      	ldr	r3, [r4, #0]
 8018bfa:	1c5a      	adds	r2, r3, #1
 8018bfc:	6022      	str	r2, [r4, #0]
 8018bfe:	701e      	strb	r6, [r3, #0]
 8018c00:	6963      	ldr	r3, [r4, #20]
 8018c02:	3001      	adds	r0, #1
 8018c04:	4283      	cmp	r3, r0
 8018c06:	d004      	beq.n	8018c12 <__swbuf_r+0x62>
 8018c08:	89a3      	ldrh	r3, [r4, #12]
 8018c0a:	07db      	lsls	r3, r3, #31
 8018c0c:	d506      	bpl.n	8018c1c <__swbuf_r+0x6c>
 8018c0e:	2e0a      	cmp	r6, #10
 8018c10:	d104      	bne.n	8018c1c <__swbuf_r+0x6c>
 8018c12:	4621      	mov	r1, r4
 8018c14:	4628      	mov	r0, r5
 8018c16:	f000 f949 	bl	8018eac <_fflush_r>
 8018c1a:	b988      	cbnz	r0, 8018c40 <__swbuf_r+0x90>
 8018c1c:	4638      	mov	r0, r7
 8018c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018c20:	4b0a      	ldr	r3, [pc, #40]	; (8018c4c <__swbuf_r+0x9c>)
 8018c22:	429c      	cmp	r4, r3
 8018c24:	d101      	bne.n	8018c2a <__swbuf_r+0x7a>
 8018c26:	68ac      	ldr	r4, [r5, #8]
 8018c28:	e7cf      	b.n	8018bca <__swbuf_r+0x1a>
 8018c2a:	4b09      	ldr	r3, [pc, #36]	; (8018c50 <__swbuf_r+0xa0>)
 8018c2c:	429c      	cmp	r4, r3
 8018c2e:	bf08      	it	eq
 8018c30:	68ec      	ldreq	r4, [r5, #12]
 8018c32:	e7ca      	b.n	8018bca <__swbuf_r+0x1a>
 8018c34:	4621      	mov	r1, r4
 8018c36:	4628      	mov	r0, r5
 8018c38:	f000 f82c 	bl	8018c94 <__swsetup_r>
 8018c3c:	2800      	cmp	r0, #0
 8018c3e:	d0cb      	beq.n	8018bd8 <__swbuf_r+0x28>
 8018c40:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8018c44:	e7ea      	b.n	8018c1c <__swbuf_r+0x6c>
 8018c46:	bf00      	nop
 8018c48:	0801993c 	.word	0x0801993c
 8018c4c:	0801995c 	.word	0x0801995c
 8018c50:	0801991c 	.word	0x0801991c

08018c54 <__ascii_wctomb>:
 8018c54:	b149      	cbz	r1, 8018c6a <__ascii_wctomb+0x16>
 8018c56:	2aff      	cmp	r2, #255	; 0xff
 8018c58:	bf85      	ittet	hi
 8018c5a:	238a      	movhi	r3, #138	; 0x8a
 8018c5c:	6003      	strhi	r3, [r0, #0]
 8018c5e:	700a      	strbls	r2, [r1, #0]
 8018c60:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8018c64:	bf98      	it	ls
 8018c66:	2001      	movls	r0, #1
 8018c68:	4770      	bx	lr
 8018c6a:	4608      	mov	r0, r1
 8018c6c:	4770      	bx	lr
	...

08018c70 <_write_r>:
 8018c70:	b538      	push	{r3, r4, r5, lr}
 8018c72:	4d07      	ldr	r5, [pc, #28]	; (8018c90 <_write_r+0x20>)
 8018c74:	4604      	mov	r4, r0
 8018c76:	4608      	mov	r0, r1
 8018c78:	4611      	mov	r1, r2
 8018c7a:	2200      	movs	r2, #0
 8018c7c:	602a      	str	r2, [r5, #0]
 8018c7e:	461a      	mov	r2, r3
 8018c80:	f000 fad8 	bl	8019234 <_write>
 8018c84:	1c43      	adds	r3, r0, #1
 8018c86:	d102      	bne.n	8018c8e <_write_r+0x1e>
 8018c88:	682b      	ldr	r3, [r5, #0]
 8018c8a:	b103      	cbz	r3, 8018c8e <_write_r+0x1e>
 8018c8c:	6023      	str	r3, [r4, #0]
 8018c8e:	bd38      	pop	{r3, r4, r5, pc}
 8018c90:	20002f6c 	.word	0x20002f6c

08018c94 <__swsetup_r>:
 8018c94:	4b32      	ldr	r3, [pc, #200]	; (8018d60 <__swsetup_r+0xcc>)
 8018c96:	b570      	push	{r4, r5, r6, lr}
 8018c98:	681d      	ldr	r5, [r3, #0]
 8018c9a:	4606      	mov	r6, r0
 8018c9c:	460c      	mov	r4, r1
 8018c9e:	b125      	cbz	r5, 8018caa <__swsetup_r+0x16>
 8018ca0:	69ab      	ldr	r3, [r5, #24]
 8018ca2:	b913      	cbnz	r3, 8018caa <__swsetup_r+0x16>
 8018ca4:	4628      	mov	r0, r5
 8018ca6:	f7ff f819 	bl	8017cdc <__sinit>
 8018caa:	4b2e      	ldr	r3, [pc, #184]	; (8018d64 <__swsetup_r+0xd0>)
 8018cac:	429c      	cmp	r4, r3
 8018cae:	d10f      	bne.n	8018cd0 <__swsetup_r+0x3c>
 8018cb0:	686c      	ldr	r4, [r5, #4]
 8018cb2:	89a3      	ldrh	r3, [r4, #12]
 8018cb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018cb8:	0719      	lsls	r1, r3, #28
 8018cba:	d42c      	bmi.n	8018d16 <__swsetup_r+0x82>
 8018cbc:	06dd      	lsls	r5, r3, #27
 8018cbe:	d411      	bmi.n	8018ce4 <__swsetup_r+0x50>
 8018cc0:	2309      	movs	r3, #9
 8018cc2:	6033      	str	r3, [r6, #0]
 8018cc4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8018cc8:	81a3      	strh	r3, [r4, #12]
 8018cca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018cce:	e03e      	b.n	8018d4e <__swsetup_r+0xba>
 8018cd0:	4b25      	ldr	r3, [pc, #148]	; (8018d68 <__swsetup_r+0xd4>)
 8018cd2:	429c      	cmp	r4, r3
 8018cd4:	d101      	bne.n	8018cda <__swsetup_r+0x46>
 8018cd6:	68ac      	ldr	r4, [r5, #8]
 8018cd8:	e7eb      	b.n	8018cb2 <__swsetup_r+0x1e>
 8018cda:	4b24      	ldr	r3, [pc, #144]	; (8018d6c <__swsetup_r+0xd8>)
 8018cdc:	429c      	cmp	r4, r3
 8018cde:	bf08      	it	eq
 8018ce0:	68ec      	ldreq	r4, [r5, #12]
 8018ce2:	e7e6      	b.n	8018cb2 <__swsetup_r+0x1e>
 8018ce4:	0758      	lsls	r0, r3, #29
 8018ce6:	d512      	bpl.n	8018d0e <__swsetup_r+0x7a>
 8018ce8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018cea:	b141      	cbz	r1, 8018cfe <__swsetup_r+0x6a>
 8018cec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018cf0:	4299      	cmp	r1, r3
 8018cf2:	d002      	beq.n	8018cfa <__swsetup_r+0x66>
 8018cf4:	4630      	mov	r0, r6
 8018cf6:	f7fd fb6d 	bl	80163d4 <_free_r>
 8018cfa:	2300      	movs	r3, #0
 8018cfc:	6363      	str	r3, [r4, #52]	; 0x34
 8018cfe:	89a3      	ldrh	r3, [r4, #12]
 8018d00:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8018d04:	81a3      	strh	r3, [r4, #12]
 8018d06:	2300      	movs	r3, #0
 8018d08:	6063      	str	r3, [r4, #4]
 8018d0a:	6923      	ldr	r3, [r4, #16]
 8018d0c:	6023      	str	r3, [r4, #0]
 8018d0e:	89a3      	ldrh	r3, [r4, #12]
 8018d10:	f043 0308 	orr.w	r3, r3, #8
 8018d14:	81a3      	strh	r3, [r4, #12]
 8018d16:	6923      	ldr	r3, [r4, #16]
 8018d18:	b94b      	cbnz	r3, 8018d2e <__swsetup_r+0x9a>
 8018d1a:	89a3      	ldrh	r3, [r4, #12]
 8018d1c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8018d20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8018d24:	d003      	beq.n	8018d2e <__swsetup_r+0x9a>
 8018d26:	4621      	mov	r1, r4
 8018d28:	4630      	mov	r0, r6
 8018d2a:	f000 f933 	bl	8018f94 <__smakebuf_r>
 8018d2e:	89a0      	ldrh	r0, [r4, #12]
 8018d30:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018d34:	f010 0301 	ands.w	r3, r0, #1
 8018d38:	d00a      	beq.n	8018d50 <__swsetup_r+0xbc>
 8018d3a:	2300      	movs	r3, #0
 8018d3c:	60a3      	str	r3, [r4, #8]
 8018d3e:	6963      	ldr	r3, [r4, #20]
 8018d40:	425b      	negs	r3, r3
 8018d42:	61a3      	str	r3, [r4, #24]
 8018d44:	6923      	ldr	r3, [r4, #16]
 8018d46:	b943      	cbnz	r3, 8018d5a <__swsetup_r+0xc6>
 8018d48:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8018d4c:	d1ba      	bne.n	8018cc4 <__swsetup_r+0x30>
 8018d4e:	bd70      	pop	{r4, r5, r6, pc}
 8018d50:	0781      	lsls	r1, r0, #30
 8018d52:	bf58      	it	pl
 8018d54:	6963      	ldrpl	r3, [r4, #20]
 8018d56:	60a3      	str	r3, [r4, #8]
 8018d58:	e7f4      	b.n	8018d44 <__swsetup_r+0xb0>
 8018d5a:	2000      	movs	r0, #0
 8018d5c:	e7f7      	b.n	8018d4e <__swsetup_r+0xba>
 8018d5e:	bf00      	nop
 8018d60:	20000184 	.word	0x20000184
 8018d64:	0801993c 	.word	0x0801993c
 8018d68:	0801995c 	.word	0x0801995c
 8018d6c:	0801991c 	.word	0x0801991c

08018d70 <abort>:
 8018d70:	b508      	push	{r3, lr}
 8018d72:	2006      	movs	r0, #6
 8018d74:	f000 f9d2 	bl	801911c <raise>
 8018d78:	2001      	movs	r0, #1
 8018d7a:	f000 fa63 	bl	8019244 <_exit>
	...

08018d80 <_close_r>:
 8018d80:	b538      	push	{r3, r4, r5, lr}
 8018d82:	4d06      	ldr	r5, [pc, #24]	; (8018d9c <_close_r+0x1c>)
 8018d84:	2300      	movs	r3, #0
 8018d86:	4604      	mov	r4, r0
 8018d88:	4608      	mov	r0, r1
 8018d8a:	602b      	str	r3, [r5, #0]
 8018d8c:	f000 fa0c 	bl	80191a8 <_close>
 8018d90:	1c43      	adds	r3, r0, #1
 8018d92:	d102      	bne.n	8018d9a <_close_r+0x1a>
 8018d94:	682b      	ldr	r3, [r5, #0]
 8018d96:	b103      	cbz	r3, 8018d9a <_close_r+0x1a>
 8018d98:	6023      	str	r3, [r4, #0]
 8018d9a:	bd38      	pop	{r3, r4, r5, pc}
 8018d9c:	20002f6c 	.word	0x20002f6c

08018da0 <__sflush_r>:
 8018da0:	898a      	ldrh	r2, [r1, #12]
 8018da2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018da6:	4605      	mov	r5, r0
 8018da8:	0710      	lsls	r0, r2, #28
 8018daa:	460c      	mov	r4, r1
 8018dac:	d458      	bmi.n	8018e60 <__sflush_r+0xc0>
 8018dae:	684b      	ldr	r3, [r1, #4]
 8018db0:	2b00      	cmp	r3, #0
 8018db2:	dc05      	bgt.n	8018dc0 <__sflush_r+0x20>
 8018db4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8018db6:	2b00      	cmp	r3, #0
 8018db8:	dc02      	bgt.n	8018dc0 <__sflush_r+0x20>
 8018dba:	2000      	movs	r0, #0
 8018dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018dc0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8018dc2:	2e00      	cmp	r6, #0
 8018dc4:	d0f9      	beq.n	8018dba <__sflush_r+0x1a>
 8018dc6:	2300      	movs	r3, #0
 8018dc8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8018dcc:	682f      	ldr	r7, [r5, #0]
 8018dce:	602b      	str	r3, [r5, #0]
 8018dd0:	d032      	beq.n	8018e38 <__sflush_r+0x98>
 8018dd2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8018dd4:	89a3      	ldrh	r3, [r4, #12]
 8018dd6:	075a      	lsls	r2, r3, #29
 8018dd8:	d505      	bpl.n	8018de6 <__sflush_r+0x46>
 8018dda:	6863      	ldr	r3, [r4, #4]
 8018ddc:	1ac0      	subs	r0, r0, r3
 8018dde:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8018de0:	b10b      	cbz	r3, 8018de6 <__sflush_r+0x46>
 8018de2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8018de4:	1ac0      	subs	r0, r0, r3
 8018de6:	2300      	movs	r3, #0
 8018de8:	4602      	mov	r2, r0
 8018dea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8018dec:	6a21      	ldr	r1, [r4, #32]
 8018dee:	4628      	mov	r0, r5
 8018df0:	47b0      	blx	r6
 8018df2:	1c43      	adds	r3, r0, #1
 8018df4:	89a3      	ldrh	r3, [r4, #12]
 8018df6:	d106      	bne.n	8018e06 <__sflush_r+0x66>
 8018df8:	6829      	ldr	r1, [r5, #0]
 8018dfa:	291d      	cmp	r1, #29
 8018dfc:	d82c      	bhi.n	8018e58 <__sflush_r+0xb8>
 8018dfe:	4a2a      	ldr	r2, [pc, #168]	; (8018ea8 <__sflush_r+0x108>)
 8018e00:	40ca      	lsrs	r2, r1
 8018e02:	07d6      	lsls	r6, r2, #31
 8018e04:	d528      	bpl.n	8018e58 <__sflush_r+0xb8>
 8018e06:	2200      	movs	r2, #0
 8018e08:	6062      	str	r2, [r4, #4]
 8018e0a:	04d9      	lsls	r1, r3, #19
 8018e0c:	6922      	ldr	r2, [r4, #16]
 8018e0e:	6022      	str	r2, [r4, #0]
 8018e10:	d504      	bpl.n	8018e1c <__sflush_r+0x7c>
 8018e12:	1c42      	adds	r2, r0, #1
 8018e14:	d101      	bne.n	8018e1a <__sflush_r+0x7a>
 8018e16:	682b      	ldr	r3, [r5, #0]
 8018e18:	b903      	cbnz	r3, 8018e1c <__sflush_r+0x7c>
 8018e1a:	6560      	str	r0, [r4, #84]	; 0x54
 8018e1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018e1e:	602f      	str	r7, [r5, #0]
 8018e20:	2900      	cmp	r1, #0
 8018e22:	d0ca      	beq.n	8018dba <__sflush_r+0x1a>
 8018e24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018e28:	4299      	cmp	r1, r3
 8018e2a:	d002      	beq.n	8018e32 <__sflush_r+0x92>
 8018e2c:	4628      	mov	r0, r5
 8018e2e:	f7fd fad1 	bl	80163d4 <_free_r>
 8018e32:	2000      	movs	r0, #0
 8018e34:	6360      	str	r0, [r4, #52]	; 0x34
 8018e36:	e7c1      	b.n	8018dbc <__sflush_r+0x1c>
 8018e38:	6a21      	ldr	r1, [r4, #32]
 8018e3a:	2301      	movs	r3, #1
 8018e3c:	4628      	mov	r0, r5
 8018e3e:	47b0      	blx	r6
 8018e40:	1c41      	adds	r1, r0, #1
 8018e42:	d1c7      	bne.n	8018dd4 <__sflush_r+0x34>
 8018e44:	682b      	ldr	r3, [r5, #0]
 8018e46:	2b00      	cmp	r3, #0
 8018e48:	d0c4      	beq.n	8018dd4 <__sflush_r+0x34>
 8018e4a:	2b1d      	cmp	r3, #29
 8018e4c:	d001      	beq.n	8018e52 <__sflush_r+0xb2>
 8018e4e:	2b16      	cmp	r3, #22
 8018e50:	d101      	bne.n	8018e56 <__sflush_r+0xb6>
 8018e52:	602f      	str	r7, [r5, #0]
 8018e54:	e7b1      	b.n	8018dba <__sflush_r+0x1a>
 8018e56:	89a3      	ldrh	r3, [r4, #12]
 8018e58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018e5c:	81a3      	strh	r3, [r4, #12]
 8018e5e:	e7ad      	b.n	8018dbc <__sflush_r+0x1c>
 8018e60:	690f      	ldr	r7, [r1, #16]
 8018e62:	2f00      	cmp	r7, #0
 8018e64:	d0a9      	beq.n	8018dba <__sflush_r+0x1a>
 8018e66:	0793      	lsls	r3, r2, #30
 8018e68:	680e      	ldr	r6, [r1, #0]
 8018e6a:	bf08      	it	eq
 8018e6c:	694b      	ldreq	r3, [r1, #20]
 8018e6e:	600f      	str	r7, [r1, #0]
 8018e70:	bf18      	it	ne
 8018e72:	2300      	movne	r3, #0
 8018e74:	eba6 0807 	sub.w	r8, r6, r7
 8018e78:	608b      	str	r3, [r1, #8]
 8018e7a:	f1b8 0f00 	cmp.w	r8, #0
 8018e7e:	dd9c      	ble.n	8018dba <__sflush_r+0x1a>
 8018e80:	6a21      	ldr	r1, [r4, #32]
 8018e82:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8018e84:	4643      	mov	r3, r8
 8018e86:	463a      	mov	r2, r7
 8018e88:	4628      	mov	r0, r5
 8018e8a:	47b0      	blx	r6
 8018e8c:	2800      	cmp	r0, #0
 8018e8e:	dc06      	bgt.n	8018e9e <__sflush_r+0xfe>
 8018e90:	89a3      	ldrh	r3, [r4, #12]
 8018e92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018e96:	81a3      	strh	r3, [r4, #12]
 8018e98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018e9c:	e78e      	b.n	8018dbc <__sflush_r+0x1c>
 8018e9e:	4407      	add	r7, r0
 8018ea0:	eba8 0800 	sub.w	r8, r8, r0
 8018ea4:	e7e9      	b.n	8018e7a <__sflush_r+0xda>
 8018ea6:	bf00      	nop
 8018ea8:	20400001 	.word	0x20400001

08018eac <_fflush_r>:
 8018eac:	b538      	push	{r3, r4, r5, lr}
 8018eae:	690b      	ldr	r3, [r1, #16]
 8018eb0:	4605      	mov	r5, r0
 8018eb2:	460c      	mov	r4, r1
 8018eb4:	b913      	cbnz	r3, 8018ebc <_fflush_r+0x10>
 8018eb6:	2500      	movs	r5, #0
 8018eb8:	4628      	mov	r0, r5
 8018eba:	bd38      	pop	{r3, r4, r5, pc}
 8018ebc:	b118      	cbz	r0, 8018ec6 <_fflush_r+0x1a>
 8018ebe:	6983      	ldr	r3, [r0, #24]
 8018ec0:	b90b      	cbnz	r3, 8018ec6 <_fflush_r+0x1a>
 8018ec2:	f7fe ff0b 	bl	8017cdc <__sinit>
 8018ec6:	4b14      	ldr	r3, [pc, #80]	; (8018f18 <_fflush_r+0x6c>)
 8018ec8:	429c      	cmp	r4, r3
 8018eca:	d11b      	bne.n	8018f04 <_fflush_r+0x58>
 8018ecc:	686c      	ldr	r4, [r5, #4]
 8018ece:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018ed2:	2b00      	cmp	r3, #0
 8018ed4:	d0ef      	beq.n	8018eb6 <_fflush_r+0xa>
 8018ed6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8018ed8:	07d0      	lsls	r0, r2, #31
 8018eda:	d404      	bmi.n	8018ee6 <_fflush_r+0x3a>
 8018edc:	0599      	lsls	r1, r3, #22
 8018ede:	d402      	bmi.n	8018ee6 <_fflush_r+0x3a>
 8018ee0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018ee2:	f7fe ffb0 	bl	8017e46 <__retarget_lock_acquire_recursive>
 8018ee6:	4628      	mov	r0, r5
 8018ee8:	4621      	mov	r1, r4
 8018eea:	f7ff ff59 	bl	8018da0 <__sflush_r>
 8018eee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018ef0:	07da      	lsls	r2, r3, #31
 8018ef2:	4605      	mov	r5, r0
 8018ef4:	d4e0      	bmi.n	8018eb8 <_fflush_r+0xc>
 8018ef6:	89a3      	ldrh	r3, [r4, #12]
 8018ef8:	059b      	lsls	r3, r3, #22
 8018efa:	d4dd      	bmi.n	8018eb8 <_fflush_r+0xc>
 8018efc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018efe:	f7fe ffa3 	bl	8017e48 <__retarget_lock_release_recursive>
 8018f02:	e7d9      	b.n	8018eb8 <_fflush_r+0xc>
 8018f04:	4b05      	ldr	r3, [pc, #20]	; (8018f1c <_fflush_r+0x70>)
 8018f06:	429c      	cmp	r4, r3
 8018f08:	d101      	bne.n	8018f0e <_fflush_r+0x62>
 8018f0a:	68ac      	ldr	r4, [r5, #8]
 8018f0c:	e7df      	b.n	8018ece <_fflush_r+0x22>
 8018f0e:	4b04      	ldr	r3, [pc, #16]	; (8018f20 <_fflush_r+0x74>)
 8018f10:	429c      	cmp	r4, r3
 8018f12:	bf08      	it	eq
 8018f14:	68ec      	ldreq	r4, [r5, #12]
 8018f16:	e7da      	b.n	8018ece <_fflush_r+0x22>
 8018f18:	0801993c 	.word	0x0801993c
 8018f1c:	0801995c 	.word	0x0801995c
 8018f20:	0801991c 	.word	0x0801991c

08018f24 <_lseek_r>:
 8018f24:	b538      	push	{r3, r4, r5, lr}
 8018f26:	4d07      	ldr	r5, [pc, #28]	; (8018f44 <_lseek_r+0x20>)
 8018f28:	4604      	mov	r4, r0
 8018f2a:	4608      	mov	r0, r1
 8018f2c:	4611      	mov	r1, r2
 8018f2e:	2200      	movs	r2, #0
 8018f30:	602a      	str	r2, [r5, #0]
 8018f32:	461a      	mov	r2, r3
 8018f34:	f000 f960 	bl	80191f8 <_lseek>
 8018f38:	1c43      	adds	r3, r0, #1
 8018f3a:	d102      	bne.n	8018f42 <_lseek_r+0x1e>
 8018f3c:	682b      	ldr	r3, [r5, #0]
 8018f3e:	b103      	cbz	r3, 8018f42 <_lseek_r+0x1e>
 8018f40:	6023      	str	r3, [r4, #0]
 8018f42:	bd38      	pop	{r3, r4, r5, pc}
 8018f44:	20002f6c 	.word	0x20002f6c

08018f48 <__swhatbuf_r>:
 8018f48:	b570      	push	{r4, r5, r6, lr}
 8018f4a:	460e      	mov	r6, r1
 8018f4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018f50:	2900      	cmp	r1, #0
 8018f52:	b096      	sub	sp, #88	; 0x58
 8018f54:	4614      	mov	r4, r2
 8018f56:	461d      	mov	r5, r3
 8018f58:	da08      	bge.n	8018f6c <__swhatbuf_r+0x24>
 8018f5a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8018f5e:	2200      	movs	r2, #0
 8018f60:	602a      	str	r2, [r5, #0]
 8018f62:	061a      	lsls	r2, r3, #24
 8018f64:	d410      	bmi.n	8018f88 <__swhatbuf_r+0x40>
 8018f66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8018f6a:	e00e      	b.n	8018f8a <__swhatbuf_r+0x42>
 8018f6c:	466a      	mov	r2, sp
 8018f6e:	f000 f8f1 	bl	8019154 <_fstat_r>
 8018f72:	2800      	cmp	r0, #0
 8018f74:	dbf1      	blt.n	8018f5a <__swhatbuf_r+0x12>
 8018f76:	9a01      	ldr	r2, [sp, #4]
 8018f78:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8018f7c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8018f80:	425a      	negs	r2, r3
 8018f82:	415a      	adcs	r2, r3
 8018f84:	602a      	str	r2, [r5, #0]
 8018f86:	e7ee      	b.n	8018f66 <__swhatbuf_r+0x1e>
 8018f88:	2340      	movs	r3, #64	; 0x40
 8018f8a:	2000      	movs	r0, #0
 8018f8c:	6023      	str	r3, [r4, #0]
 8018f8e:	b016      	add	sp, #88	; 0x58
 8018f90:	bd70      	pop	{r4, r5, r6, pc}
	...

08018f94 <__smakebuf_r>:
 8018f94:	898b      	ldrh	r3, [r1, #12]
 8018f96:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8018f98:	079d      	lsls	r5, r3, #30
 8018f9a:	4606      	mov	r6, r0
 8018f9c:	460c      	mov	r4, r1
 8018f9e:	d507      	bpl.n	8018fb0 <__smakebuf_r+0x1c>
 8018fa0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8018fa4:	6023      	str	r3, [r4, #0]
 8018fa6:	6123      	str	r3, [r4, #16]
 8018fa8:	2301      	movs	r3, #1
 8018faa:	6163      	str	r3, [r4, #20]
 8018fac:	b002      	add	sp, #8
 8018fae:	bd70      	pop	{r4, r5, r6, pc}
 8018fb0:	ab01      	add	r3, sp, #4
 8018fb2:	466a      	mov	r2, sp
 8018fb4:	f7ff ffc8 	bl	8018f48 <__swhatbuf_r>
 8018fb8:	9900      	ldr	r1, [sp, #0]
 8018fba:	4605      	mov	r5, r0
 8018fbc:	4630      	mov	r0, r6
 8018fbe:	f7fd fa75 	bl	80164ac <_malloc_r>
 8018fc2:	b948      	cbnz	r0, 8018fd8 <__smakebuf_r+0x44>
 8018fc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018fc8:	059a      	lsls	r2, r3, #22
 8018fca:	d4ef      	bmi.n	8018fac <__smakebuf_r+0x18>
 8018fcc:	f023 0303 	bic.w	r3, r3, #3
 8018fd0:	f043 0302 	orr.w	r3, r3, #2
 8018fd4:	81a3      	strh	r3, [r4, #12]
 8018fd6:	e7e3      	b.n	8018fa0 <__smakebuf_r+0xc>
 8018fd8:	4b0d      	ldr	r3, [pc, #52]	; (8019010 <__smakebuf_r+0x7c>)
 8018fda:	62b3      	str	r3, [r6, #40]	; 0x28
 8018fdc:	89a3      	ldrh	r3, [r4, #12]
 8018fde:	6020      	str	r0, [r4, #0]
 8018fe0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018fe4:	81a3      	strh	r3, [r4, #12]
 8018fe6:	9b00      	ldr	r3, [sp, #0]
 8018fe8:	6163      	str	r3, [r4, #20]
 8018fea:	9b01      	ldr	r3, [sp, #4]
 8018fec:	6120      	str	r0, [r4, #16]
 8018fee:	b15b      	cbz	r3, 8019008 <__smakebuf_r+0x74>
 8018ff0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018ff4:	4630      	mov	r0, r6
 8018ff6:	f000 f8bf 	bl	8019178 <_isatty_r>
 8018ffa:	b128      	cbz	r0, 8019008 <__smakebuf_r+0x74>
 8018ffc:	89a3      	ldrh	r3, [r4, #12]
 8018ffe:	f023 0303 	bic.w	r3, r3, #3
 8019002:	f043 0301 	orr.w	r3, r3, #1
 8019006:	81a3      	strh	r3, [r4, #12]
 8019008:	89a0      	ldrh	r0, [r4, #12]
 801900a:	4305      	orrs	r5, r0
 801900c:	81a5      	strh	r5, [r4, #12]
 801900e:	e7cd      	b.n	8018fac <__smakebuf_r+0x18>
 8019010:	08017c75 	.word	0x08017c75

08019014 <memmove>:
 8019014:	4288      	cmp	r0, r1
 8019016:	b510      	push	{r4, lr}
 8019018:	eb01 0402 	add.w	r4, r1, r2
 801901c:	d902      	bls.n	8019024 <memmove+0x10>
 801901e:	4284      	cmp	r4, r0
 8019020:	4623      	mov	r3, r4
 8019022:	d807      	bhi.n	8019034 <memmove+0x20>
 8019024:	1e43      	subs	r3, r0, #1
 8019026:	42a1      	cmp	r1, r4
 8019028:	d008      	beq.n	801903c <memmove+0x28>
 801902a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801902e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019032:	e7f8      	b.n	8019026 <memmove+0x12>
 8019034:	4402      	add	r2, r0
 8019036:	4601      	mov	r1, r0
 8019038:	428a      	cmp	r2, r1
 801903a:	d100      	bne.n	801903e <memmove+0x2a>
 801903c:	bd10      	pop	{r4, pc}
 801903e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019042:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019046:	e7f7      	b.n	8019038 <memmove+0x24>

08019048 <_realloc_r>:
 8019048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801904c:	4680      	mov	r8, r0
 801904e:	4614      	mov	r4, r2
 8019050:	460e      	mov	r6, r1
 8019052:	b921      	cbnz	r1, 801905e <_realloc_r+0x16>
 8019054:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019058:	4611      	mov	r1, r2
 801905a:	f7fd ba27 	b.w	80164ac <_malloc_r>
 801905e:	b92a      	cbnz	r2, 801906c <_realloc_r+0x24>
 8019060:	f7fd f9b8 	bl	80163d4 <_free_r>
 8019064:	4625      	mov	r5, r4
 8019066:	4628      	mov	r0, r5
 8019068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801906c:	f000 f894 	bl	8019198 <_malloc_usable_size_r>
 8019070:	4284      	cmp	r4, r0
 8019072:	4607      	mov	r7, r0
 8019074:	d802      	bhi.n	801907c <_realloc_r+0x34>
 8019076:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801907a:	d812      	bhi.n	80190a2 <_realloc_r+0x5a>
 801907c:	4621      	mov	r1, r4
 801907e:	4640      	mov	r0, r8
 8019080:	f7fd fa14 	bl	80164ac <_malloc_r>
 8019084:	4605      	mov	r5, r0
 8019086:	2800      	cmp	r0, #0
 8019088:	d0ed      	beq.n	8019066 <_realloc_r+0x1e>
 801908a:	42bc      	cmp	r4, r7
 801908c:	4622      	mov	r2, r4
 801908e:	4631      	mov	r1, r6
 8019090:	bf28      	it	cs
 8019092:	463a      	movcs	r2, r7
 8019094:	f7fd f988 	bl	80163a8 <memcpy>
 8019098:	4631      	mov	r1, r6
 801909a:	4640      	mov	r0, r8
 801909c:	f7fd f99a 	bl	80163d4 <_free_r>
 80190a0:	e7e1      	b.n	8019066 <_realloc_r+0x1e>
 80190a2:	4635      	mov	r5, r6
 80190a4:	e7df      	b.n	8019066 <_realloc_r+0x1e>
	...

080190a8 <_read_r>:
 80190a8:	b538      	push	{r3, r4, r5, lr}
 80190aa:	4d07      	ldr	r5, [pc, #28]	; (80190c8 <_read_r+0x20>)
 80190ac:	4604      	mov	r4, r0
 80190ae:	4608      	mov	r0, r1
 80190b0:	4611      	mov	r1, r2
 80190b2:	2200      	movs	r2, #0
 80190b4:	602a      	str	r2, [r5, #0]
 80190b6:	461a      	mov	r2, r3
 80190b8:	f000 f8a6 	bl	8019208 <_read>
 80190bc:	1c43      	adds	r3, r0, #1
 80190be:	d102      	bne.n	80190c6 <_read_r+0x1e>
 80190c0:	682b      	ldr	r3, [r5, #0]
 80190c2:	b103      	cbz	r3, 80190c6 <_read_r+0x1e>
 80190c4:	6023      	str	r3, [r4, #0]
 80190c6:	bd38      	pop	{r3, r4, r5, pc}
 80190c8:	20002f6c 	.word	0x20002f6c

080190cc <_raise_r>:
 80190cc:	291f      	cmp	r1, #31
 80190ce:	b538      	push	{r3, r4, r5, lr}
 80190d0:	4604      	mov	r4, r0
 80190d2:	460d      	mov	r5, r1
 80190d4:	d904      	bls.n	80190e0 <_raise_r+0x14>
 80190d6:	2316      	movs	r3, #22
 80190d8:	6003      	str	r3, [r0, #0]
 80190da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80190de:	bd38      	pop	{r3, r4, r5, pc}
 80190e0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80190e2:	b112      	cbz	r2, 80190ea <_raise_r+0x1e>
 80190e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80190e8:	b94b      	cbnz	r3, 80190fe <_raise_r+0x32>
 80190ea:	4620      	mov	r0, r4
 80190ec:	f000 f830 	bl	8019150 <_getpid_r>
 80190f0:	462a      	mov	r2, r5
 80190f2:	4601      	mov	r1, r0
 80190f4:	4620      	mov	r0, r4
 80190f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80190fa:	f000 b817 	b.w	801912c <_kill_r>
 80190fe:	2b01      	cmp	r3, #1
 8019100:	d00a      	beq.n	8019118 <_raise_r+0x4c>
 8019102:	1c59      	adds	r1, r3, #1
 8019104:	d103      	bne.n	801910e <_raise_r+0x42>
 8019106:	2316      	movs	r3, #22
 8019108:	6003      	str	r3, [r0, #0]
 801910a:	2001      	movs	r0, #1
 801910c:	e7e7      	b.n	80190de <_raise_r+0x12>
 801910e:	2400      	movs	r4, #0
 8019110:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8019114:	4628      	mov	r0, r5
 8019116:	4798      	blx	r3
 8019118:	2000      	movs	r0, #0
 801911a:	e7e0      	b.n	80190de <_raise_r+0x12>

0801911c <raise>:
 801911c:	4b02      	ldr	r3, [pc, #8]	; (8019128 <raise+0xc>)
 801911e:	4601      	mov	r1, r0
 8019120:	6818      	ldr	r0, [r3, #0]
 8019122:	f7ff bfd3 	b.w	80190cc <_raise_r>
 8019126:	bf00      	nop
 8019128:	20000184 	.word	0x20000184

0801912c <_kill_r>:
 801912c:	b538      	push	{r3, r4, r5, lr}
 801912e:	4d07      	ldr	r5, [pc, #28]	; (801914c <_kill_r+0x20>)
 8019130:	2300      	movs	r3, #0
 8019132:	4604      	mov	r4, r0
 8019134:	4608      	mov	r0, r1
 8019136:	4611      	mov	r1, r2
 8019138:	602b      	str	r3, [r5, #0]
 801913a:	f000 f855 	bl	80191e8 <_kill>
 801913e:	1c43      	adds	r3, r0, #1
 8019140:	d102      	bne.n	8019148 <_kill_r+0x1c>
 8019142:	682b      	ldr	r3, [r5, #0]
 8019144:	b103      	cbz	r3, 8019148 <_kill_r+0x1c>
 8019146:	6023      	str	r3, [r4, #0]
 8019148:	bd38      	pop	{r3, r4, r5, pc}
 801914a:	bf00      	nop
 801914c:	20002f6c 	.word	0x20002f6c

08019150 <_getpid_r>:
 8019150:	f000 b83a 	b.w	80191c8 <_getpid>

08019154 <_fstat_r>:
 8019154:	b538      	push	{r3, r4, r5, lr}
 8019156:	4d07      	ldr	r5, [pc, #28]	; (8019174 <_fstat_r+0x20>)
 8019158:	2300      	movs	r3, #0
 801915a:	4604      	mov	r4, r0
 801915c:	4608      	mov	r0, r1
 801915e:	4611      	mov	r1, r2
 8019160:	602b      	str	r3, [r5, #0]
 8019162:	f000 f829 	bl	80191b8 <_fstat>
 8019166:	1c43      	adds	r3, r0, #1
 8019168:	d102      	bne.n	8019170 <_fstat_r+0x1c>
 801916a:	682b      	ldr	r3, [r5, #0]
 801916c:	b103      	cbz	r3, 8019170 <_fstat_r+0x1c>
 801916e:	6023      	str	r3, [r4, #0]
 8019170:	bd38      	pop	{r3, r4, r5, pc}
 8019172:	bf00      	nop
 8019174:	20002f6c 	.word	0x20002f6c

08019178 <_isatty_r>:
 8019178:	b538      	push	{r3, r4, r5, lr}
 801917a:	4d06      	ldr	r5, [pc, #24]	; (8019194 <_isatty_r+0x1c>)
 801917c:	2300      	movs	r3, #0
 801917e:	4604      	mov	r4, r0
 8019180:	4608      	mov	r0, r1
 8019182:	602b      	str	r3, [r5, #0]
 8019184:	f000 f828 	bl	80191d8 <_isatty>
 8019188:	1c43      	adds	r3, r0, #1
 801918a:	d102      	bne.n	8019192 <_isatty_r+0x1a>
 801918c:	682b      	ldr	r3, [r5, #0]
 801918e:	b103      	cbz	r3, 8019192 <_isatty_r+0x1a>
 8019190:	6023      	str	r3, [r4, #0]
 8019192:	bd38      	pop	{r3, r4, r5, pc}
 8019194:	20002f6c 	.word	0x20002f6c

08019198 <_malloc_usable_size_r>:
 8019198:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801919c:	1f18      	subs	r0, r3, #4
 801919e:	2b00      	cmp	r3, #0
 80191a0:	bfbc      	itt	lt
 80191a2:	580b      	ldrlt	r3, [r1, r0]
 80191a4:	18c0      	addlt	r0, r0, r3
 80191a6:	4770      	bx	lr

080191a8 <_close>:
 80191a8:	4b02      	ldr	r3, [pc, #8]	; (80191b4 <_close+0xc>)
 80191aa:	2258      	movs	r2, #88	; 0x58
 80191ac:	601a      	str	r2, [r3, #0]
 80191ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80191b2:	4770      	bx	lr
 80191b4:	20002f6c 	.word	0x20002f6c

080191b8 <_fstat>:
 80191b8:	4b02      	ldr	r3, [pc, #8]	; (80191c4 <_fstat+0xc>)
 80191ba:	2258      	movs	r2, #88	; 0x58
 80191bc:	601a      	str	r2, [r3, #0]
 80191be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80191c2:	4770      	bx	lr
 80191c4:	20002f6c 	.word	0x20002f6c

080191c8 <_getpid>:
 80191c8:	4b02      	ldr	r3, [pc, #8]	; (80191d4 <_getpid+0xc>)
 80191ca:	2258      	movs	r2, #88	; 0x58
 80191cc:	601a      	str	r2, [r3, #0]
 80191ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80191d2:	4770      	bx	lr
 80191d4:	20002f6c 	.word	0x20002f6c

080191d8 <_isatty>:
 80191d8:	4b02      	ldr	r3, [pc, #8]	; (80191e4 <_isatty+0xc>)
 80191da:	2258      	movs	r2, #88	; 0x58
 80191dc:	601a      	str	r2, [r3, #0]
 80191de:	2000      	movs	r0, #0
 80191e0:	4770      	bx	lr
 80191e2:	bf00      	nop
 80191e4:	20002f6c 	.word	0x20002f6c

080191e8 <_kill>:
 80191e8:	4b02      	ldr	r3, [pc, #8]	; (80191f4 <_kill+0xc>)
 80191ea:	2258      	movs	r2, #88	; 0x58
 80191ec:	601a      	str	r2, [r3, #0]
 80191ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80191f2:	4770      	bx	lr
 80191f4:	20002f6c 	.word	0x20002f6c

080191f8 <_lseek>:
 80191f8:	4b02      	ldr	r3, [pc, #8]	; (8019204 <_lseek+0xc>)
 80191fa:	2258      	movs	r2, #88	; 0x58
 80191fc:	601a      	str	r2, [r3, #0]
 80191fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8019202:	4770      	bx	lr
 8019204:	20002f6c 	.word	0x20002f6c

08019208 <_read>:
 8019208:	4b02      	ldr	r3, [pc, #8]	; (8019214 <_read+0xc>)
 801920a:	2258      	movs	r2, #88	; 0x58
 801920c:	601a      	str	r2, [r3, #0]
 801920e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8019212:	4770      	bx	lr
 8019214:	20002f6c 	.word	0x20002f6c

08019218 <_sbrk>:
 8019218:	4a04      	ldr	r2, [pc, #16]	; (801922c <_sbrk+0x14>)
 801921a:	6811      	ldr	r1, [r2, #0]
 801921c:	4603      	mov	r3, r0
 801921e:	b909      	cbnz	r1, 8019224 <_sbrk+0xc>
 8019220:	4903      	ldr	r1, [pc, #12]	; (8019230 <_sbrk+0x18>)
 8019222:	6011      	str	r1, [r2, #0]
 8019224:	6810      	ldr	r0, [r2, #0]
 8019226:	4403      	add	r3, r0
 8019228:	6013      	str	r3, [r2, #0]
 801922a:	4770      	bx	lr
 801922c:	20002f70 	.word	0x20002f70
 8019230:	20002f78 	.word	0x20002f78

08019234 <_write>:
 8019234:	4b02      	ldr	r3, [pc, #8]	; (8019240 <_write+0xc>)
 8019236:	2258      	movs	r2, #88	; 0x58
 8019238:	601a      	str	r2, [r3, #0]
 801923a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801923e:	4770      	bx	lr
 8019240:	20002f6c 	.word	0x20002f6c

08019244 <_exit>:
 8019244:	e7fe      	b.n	8019244 <_exit>
	...

08019248 <_init>:
 8019248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801924a:	bf00      	nop
 801924c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801924e:	bc08      	pop	{r3}
 8019250:	469e      	mov	lr, r3
 8019252:	4770      	bx	lr

08019254 <_fini>:
 8019254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019256:	bf00      	nop
 8019258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801925a:	bc08      	pop	{r3}
 801925c:	469e      	mov	lr, r3
 801925e:	4770      	bx	lr
