# Synthesis
* Timing
* Usage

  hls

  

  verilog
  
  ![image](https://github.com/Kman1016/SocLab/assets/72218646/98691ae1-fe15-48ed-aa82-b0f9a1a55bb1)

* Power
