# Simple-RISC-Machine
Finate state machine controlled reduced instruction set computing machine. Simulated using ModelSim and compiled with Quartus II. Simulated on the DE1-SoC (Cyclone V FPGA).
