module ecg_Wave(
 input clk,rst,
 output signed [15:0] ecg_out
);

 reg [7:0] addr;
 
 ecg_lut u_ecg_lut(clk,addr,ecg_out);
 
always@(posedge clk)
 begin
  if (rst)
   addr <= 8'h00;
  else
   addr <= addr + 1'b1;
	 end
	 
endmodule
 
