[View]
Entity=Signed_Unsigned_Comparator_tb
Architecture=
TopLevelType=3
[file:.\src\main.v]
Enabled=1
LIB=
Strict=0
VerilogLanguage=9
VerilogNoSpecify=0
DisabledAssertionsProcessing=None
DisableEmbeddedOvaPslProcessing=0
DisablePslProcessing=0
DisableSvaProcessing=0
[file:.\src\main.v]
LIB=
Strict=0
Enabled=1
VerilogLanguage=9
VerilogNoSpecify=0
DisabledAssertionsProcessing=None
DisableEmbeddedOvaPslProcessing=0
DisablePslProcessing=0
DisableSvaProcessing=0
