{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649184513837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649184513837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 14:48:33 2022 " "Processing started: Tue Apr 05 14:48:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649184513837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649184513837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EECS3216-Project -c EECS3216-Project " "Command: quartus_sta EECS3216-Project -c EECS3216-Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649184513838 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1649184513952 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649184514125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649184514125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514156 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1649184514367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EECS3216-Project.sdc " "Synopsys Design Constraints File file not found: 'EECS3216-Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1649184514384 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514384 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649184514385 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649184514385 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer:Time\|ClockDivider:comb_5\|cout timer:Time\|ClockDivider:comb_5\|cout " "create_clock -period 1.000 -name timer:Time\|ClockDivider:comb_5\|cout timer:Time\|ClockDivider:comb_5\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649184514385 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Show_Colours:VGA\|ClockDivider:MHz25\|cout Show_Colours:VGA\|ClockDivider:MHz25\|cout " "create_clock -period 1.000 -name Show_Colours:VGA\|ClockDivider:MHz25\|cout Show_Colours:VGA\|ClockDivider:MHz25\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649184514385 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649184514385 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "Switches\|correct_signal~2\|combout " "Node \"Switches\|correct_signal~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649184514386 ""} { "Warning" "WSTA_SCC_NODE" "Switches\|correct_signal~15\|dataa " "Node \"Switches\|correct_signal~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649184514386 ""} { "Warning" "WSTA_SCC_NODE" "Switches\|correct_signal~15\|combout " "Node \"Switches\|correct_signal~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649184514386 ""} { "Warning" "WSTA_SCC_NODE" "Switches\|correct_signal~2\|datab " "Node \"Switches\|correct_signal~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649184514386 ""} { "Warning" "WSTA_SCC_NODE" "Switches\|correct_signal~14\|datab " "Node \"Switches\|correct_signal~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649184514386 ""} { "Warning" "WSTA_SCC_NODE" "Switches\|correct_signal~14\|combout " "Node \"Switches\|correct_signal~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649184514386 ""} { "Warning" "WSTA_SCC_NODE" "Switches\|correct_signal~15\|datab " "Node \"Switches\|correct_signal~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649184514386 ""}  } { { "switch.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/switch.sv" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649184514386 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Switches\|correct_signal~2\|dataa  to: Switches\|correct_signal~15\|combout " "From: Switches\|correct_signal~2\|dataa  to: Switches\|correct_signal~15\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649184514387 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649184514387 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1649184514388 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649184514389 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649184514389 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649184514397 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1649184514402 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649184514404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.417 " "Worst-case setup slack is -4.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.417            -133.885 CLOCK_50  " "   -4.417            -133.885 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.396             -20.040 KEY\[1\]  " "   -4.396             -20.040 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.158            -134.619 Show_Colours:VGA\|ClockDivider:MHz25\|cout  " "   -4.158            -134.619 Show_Colours:VGA\|ClockDivider:MHz25\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.638             -14.364 timer:Time\|ClockDivider:comb_5\|cout  " "   -3.638             -14.364 timer:Time\|ClockDivider:comb_5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.144 " "Worst-case hold slack is -0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -0.144 CLOCK_50  " "   -0.144              -0.144 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 KEY\[1\]  " "    0.324               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 timer:Time\|ClockDivider:comb_5\|cout  " "    0.324               0.000 timer:Time\|ClockDivider:comb_5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 Show_Colours:VGA\|ClockDivider:MHz25\|cout  " "    0.547               0.000 Show_Colours:VGA\|ClockDivider:MHz25\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.591 " "Worst-case recovery slack is -1.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.591              -1.591 CLOCK_50  " "   -1.591              -1.591 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.266 " "Worst-case removal slack is 1.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.266               0.000 CLOCK_50  " "    1.266               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.343 CLOCK_50  " "   -3.000             -65.343 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.170 KEY\[1\]  " "   -3.000             -12.170 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -54.990 Show_Colours:VGA\|ClockDivider:MHz25\|cout  " "   -1.222             -54.990 Show_Colours:VGA\|ClockDivider:MHz25\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -13.442 timer:Time\|ClockDivider:comb_5\|cout  " "   -1.222             -13.442 timer:Time\|ClockDivider:comb_5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514414 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649184514422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649184514441 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1649184514441 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649184514770 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Switches\|correct_signal~2\|dataa  to: Switches\|correct_signal~15\|combout " "From: Switches\|correct_signal~2\|dataa  to: Switches\|correct_signal~15\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649184514806 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649184514806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649184514807 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649184514813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.004 " "Worst-case setup slack is -4.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.004            -119.205 CLOCK_50  " "   -4.004            -119.205 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.894             -17.507 KEY\[1\]  " "   -3.894             -17.507 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.669            -119.068 Show_Colours:VGA\|ClockDivider:MHz25\|cout  " "   -3.669            -119.068 Show_Colours:VGA\|ClockDivider:MHz25\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.240             -12.186 timer:Time\|ClockDivider:comb_5\|cout  " "   -3.240             -12.186 timer:Time\|ClockDivider:comb_5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.113 " "Worst-case hold slack is -0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.113 CLOCK_50  " "   -0.113              -0.113 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 KEY\[1\]  " "    0.294               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 timer:Time\|ClockDivider:comb_5\|cout  " "    0.295               0.000 timer:Time\|ClockDivider:comb_5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 Show_Colours:VGA\|ClockDivider:MHz25\|cout  " "    0.502               0.000 Show_Colours:VGA\|ClockDivider:MHz25\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.330 " "Worst-case recovery slack is -1.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.330              -1.330 CLOCK_50  " "   -1.330              -1.330 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.171 " "Worst-case removal slack is 1.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 CLOCK_50  " "    1.171               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.322 CLOCK_50  " "   -3.000             -65.322 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.554 KEY\[1\]  " "   -3.000             -11.554 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -54.990 Show_Colours:VGA\|ClockDivider:MHz25\|cout  " "   -1.222             -54.990 Show_Colours:VGA\|ClockDivider:MHz25\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -13.442 timer:Time\|ClockDivider:comb_5\|cout  " "   -1.222             -13.442 timer:Time\|ClockDivider:comb_5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514824 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649184514832 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Switches\|correct_signal~2\|dataa  to: Switches\|correct_signal~15\|combout " "From: Switches\|correct_signal~2\|dataa  to: Switches\|correct_signal~15\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649184514942 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649184514942 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649184514943 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649184514945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.262 " "Worst-case setup slack is -2.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.262              -6.764 KEY\[1\]  " "   -2.262              -6.764 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.482             -38.068 CLOCK_50  " "   -1.482             -38.068 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469             -40.361 Show_Colours:VGA\|ClockDivider:MHz25\|cout  " "   -1.469             -40.361 Show_Colours:VGA\|ClockDivider:MHz25\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.360              -1.959 timer:Time\|ClockDivider:comb_5\|cout  " "   -1.360              -1.959 timer:Time\|ClockDivider:comb_5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.185 " "Worst-case hold slack is -0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.185              -0.185 CLOCK_50  " "   -0.185              -0.185 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 KEY\[1\]  " "    0.147               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 timer:Time\|ClockDivider:comb_5\|cout  " "    0.147               0.000 timer:Time\|ClockDivider:comb_5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 Show_Colours:VGA\|ClockDivider:MHz25\|cout  " "    0.170               0.000 Show_Colours:VGA\|ClockDivider:MHz25\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.100 " "Worst-case recovery slack is -1.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.100              -1.100 CLOCK_50  " "   -1.100              -1.100 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.632 " "Worst-case removal slack is 0.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 CLOCK_50  " "    0.632               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -63.597 CLOCK_50  " "   -3.000             -63.597 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.272 KEY\[1\]  " "   -3.000             -15.272 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -45.000 Show_Colours:VGA\|ClockDivider:MHz25\|cout  " "   -1.000             -45.000 Show_Colours:VGA\|ClockDivider:MHz25\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 timer:Time\|ClockDivider:comb_5\|cout  " "   -1.000             -11.000 timer:Time\|ClockDivider:comb_5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649184514956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649184514956 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649184515789 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649184515791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649184515829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 14:48:35 2022 " "Processing ended: Tue Apr 05 14:48:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649184515829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649184515829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649184515829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649184515829 ""}
