# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Lab7.1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Lab7.1.gen/sources_1/bd/design_1/ipshared/7698" --include "../../../../Lab7.1.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/clk_wiz_0_1" \
"../../../../Lab7.1.ip_user_files/bd/design_1/ip/design_1_lmb_bram_1/sim/design_1_lmb_bram_1.v" \
"../../../../Lab7.1.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../../Lab7.1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_clk_wiz.v" \
"../../../../Lab7.1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.v" \
"../../../../Lab7.1.ip_user_files/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/hdmi_tx_0_1/hdl/encode.v" \
"../../../../Lab7.1.ip_user_files/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/hdmi_tx_0_1/hdl/serdes_10_to_1.v" \
"../../../../Lab7.1.ip_user_files/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/hdmi_tx_0_1/hdl/srldelay.v" \
"../../../../Lab7.1.ip_user_files/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v" \
"../../../../Lab7.1.ip_user_files/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/hdmi_tx_0_1/sim/hdmi_tx_0.v" \
"../../../../Lab7.1.ip_user_files/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../../Lab7.1.ip_user_files/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/clk_wiz_0_1/clk_wiz_0.v" \

sv xil_defaultlib  --include "../../../../Lab7.1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Lab7.1.gen/sources_1/bd/design_1/ipshared/7698" --include "../../../../Lab7.1.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/clk_wiz_0_1" \
"../../../../Lab7.1.ip_user_files/bd/design_1/ipshared/6ff4/src/VGA_controller.sv" \
"../../../../Lab7.1.ip_user_files/bd/design_1/ipshared/6ff4/src/font_rom.sv" \
"../../../../Lab7.1.ip_user_files/bd/design_1/ipshared/6ff4/src/hdmi_text_controller_v1_0_AXI.sv" \
"../../../../Lab7.1.ip_user_files/bd/design_1/ipshared/6ff4/src/hdmi_text_controller_v1_0.sv" \
"../../../../Lab7.1.ip_user_files/bd/design_1/ip/design_1_hdmi_text_controller_0_2/sim/design_1_hdmi_text_controller_0_2.sv" \

verilog xil_defaultlib  --include "../../../../Lab7.1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Lab7.1.gen/sources_1/bd/design_1/ipshared/7698" --include "../../../../Lab7.1.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/clk_wiz_0_1" \
"../../../../Lab7.1.ip_user_files/bd/design_1/sim/design_1.v" \

sv xil_defaultlib  --include "../../../../Lab7.1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Lab7.1.gen/sources_1/bd/design_1/ipshared/7698" --include "../../../../Lab7.1.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/clk_wiz_0_1" \
"../../../../../ip_repo/hdmi_text_controller_1_0/src/mb_usb_hdmi_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
