/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  reg [7:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [22:0] celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire [4:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [10:0] celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_25z = celloutsig_0_13z ? celloutsig_0_0z[8] : celloutsig_0_15z;
  assign celloutsig_0_31z = ~(celloutsig_0_27z[2] | celloutsig_0_11z);
  assign celloutsig_1_11z = ~(in_data[144] | celloutsig_1_16z);
  assign celloutsig_0_13z = ~(celloutsig_0_2z | celloutsig_0_6z);
  assign celloutsig_0_19z = ~(celloutsig_0_7z | in_data[45]);
  assign celloutsig_0_34z = ~((celloutsig_0_23z | celloutsig_0_18z) & (celloutsig_0_16z[0] | celloutsig_0_17z[0]));
  assign celloutsig_0_11z = ~((celloutsig_0_0z[4] | celloutsig_0_4z[20]) & (celloutsig_0_10z | celloutsig_0_9z[3]));
  assign celloutsig_0_15z = ~((celloutsig_0_13z | celloutsig_0_4z[20]) & (in_data[73] | celloutsig_0_7z));
  assign celloutsig_0_1z = celloutsig_0_0z[7] | in_data[81];
  assign celloutsig_0_7z = ~(celloutsig_0_2z ^ celloutsig_0_0z[7]);
  assign celloutsig_1_19z = { celloutsig_1_0z[4:1], celloutsig_1_5z } / { 1'h1, celloutsig_1_17z[2], celloutsig_1_15z, celloutsig_1_12z };
  assign celloutsig_1_3z = celloutsig_1_1z[2:0] / { 1'h1, in_data[161:160] };
  assign celloutsig_1_9z = celloutsig_1_5z / { 1'h1, celloutsig_1_4z, celloutsig_1_16z };
  assign celloutsig_0_16z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_10z } / { 1'h1, celloutsig_0_4z[4], celloutsig_0_14z };
  assign celloutsig_0_22z = { celloutsig_0_9z[3:2], celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_17z } === { celloutsig_0_21z[3:0], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_32z = celloutsig_0_4z[9:6] > { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_2z = in_data[50:48] > in_data[66:64];
  assign celloutsig_0_8z = { celloutsig_0_0z[2:0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z } && in_data[54:47];
  assign celloutsig_1_16z = in_data[191:181] < { celloutsig_1_0z[4], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_12z = celloutsig_0_4z[20:10] < { in_data[58:52], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_9z[1:0], celloutsig_0_5z } < { celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_45z = celloutsig_0_7z ? { celloutsig_0_4z[0], celloutsig_0_19z, celloutsig_0_31z, celloutsig_0_37z, celloutsig_0_23z } : celloutsig_0_21z;
  assign celloutsig_1_6z = celloutsig_1_5z[0] ? celloutsig_1_0z[3:1] : in_data[163:161];
  assign celloutsig_1_4z = { in_data[151:149], celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_3z } != { celloutsig_1_3z[2], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_16z };
  assign celloutsig_0_14z = celloutsig_0_9z != celloutsig_0_0z;
  assign celloutsig_0_23z = { celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_13z } != { celloutsig_0_9z[5], celloutsig_0_17z };
  assign celloutsig_1_0z = - in_data[155:151];
  assign celloutsig_1_15z = - celloutsig_1_14z[4:1];
  assign celloutsig_0_21z = - { celloutsig_0_0z[2], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_0_46z = | { celloutsig_0_27z[5:0], celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_15z };
  assign celloutsig_0_6z = | celloutsig_0_0z[5:2];
  assign celloutsig_0_26z = | { celloutsig_0_16z[2], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_37z = celloutsig_0_9z[6] & in_data[40];
  assign celloutsig_0_0z = in_data[38:30] >> in_data[34:26];
  assign celloutsig_0_9z = celloutsig_0_0z >> celloutsig_0_4z[13:5];
  assign celloutsig_1_1z = in_data[117:109] << { in_data[190:187], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_1z[2], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z } << { celloutsig_1_16z, celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_3z[2], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z } << { celloutsig_1_0z[4], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_3z } << in_data[166:153];
  assign celloutsig_0_59z = { in_data[49:46], celloutsig_0_46z } <<< { celloutsig_0_27z[3:0], celloutsig_0_32z };
  assign celloutsig_1_14z = { celloutsig_1_6z[1:0], celloutsig_1_3z } - { in_data[164], celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_1_17z = { celloutsig_1_13z[5:3], celloutsig_1_6z, celloutsig_1_14z } - { celloutsig_1_1z[6:5], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_16z };
  assign celloutsig_0_17z = { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_14z } - { celloutsig_0_0z[6:5], celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_4z = in_data[82:60] ^ { in_data[58:50], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_5z = { celloutsig_1_0z[1:0], celloutsig_1_4z } ^ in_data[112:110];
  assign celloutsig_0_5z = ~((celloutsig_0_1z & celloutsig_0_3z) | celloutsig_0_1z);
  assign celloutsig_0_58z = ~((celloutsig_0_45z[1] & celloutsig_0_34z) | celloutsig_0_8z);
  assign celloutsig_0_10z = ~((celloutsig_0_3z & celloutsig_0_5z) | celloutsig_0_9z[2]);
  assign celloutsig_0_20z = ~((celloutsig_0_2z & celloutsig_0_2z) | celloutsig_0_10z);
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_27z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_27z = { celloutsig_0_9z[2:1], celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_20z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_1z) | (celloutsig_0_1z & celloutsig_0_2z));
  assign celloutsig_1_7z = ~((celloutsig_1_3z[2] & celloutsig_1_4z) | (celloutsig_1_16z & celloutsig_1_0z[4]));
  assign celloutsig_1_12z = ~((in_data[191] & in_data[179]) | (celloutsig_1_7z & celloutsig_1_8z[1]));
  assign { out_data[141:128], out_data[102:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
