# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 924 \
    name qk_0_val25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_0_val25 \
    op interface \
    ports { qk_0_val25 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 925 \
    name qk_1_val49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_1_val49 \
    op interface \
    ports { qk_1_val49 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 926 \
    name qk_2_val74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_2_val74 \
    op interface \
    ports { qk_2_val74 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 927 \
    name qk_3_val98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_3_val98 \
    op interface \
    ports { qk_3_val98 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 928 \
    name qk_4_val123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_4_val123 \
    op interface \
    ports { qk_4_val123 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 929 \
    name qk_5_val147 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_5_val147 \
    op interface \
    ports { qk_5_val147 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 930 \
    name qk_6_val172 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_6_val172 \
    op interface \
    ports { qk_6_val172 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 931 \
    name qk_7_val196 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_7_val196 \
    op interface \
    ports { qk_7_val196 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 932 \
    name qk_8_val220 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_8_val220 \
    op interface \
    ports { qk_8_val220 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 933 \
    name qk_9_val244 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_9_val244 \
    op interface \
    ports { qk_9_val244 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 934 \
    name qk_10_val268 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_10_val268 \
    op interface \
    ports { qk_10_val268 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 935 \
    name qk_11_val293 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_11_val293 \
    op interface \
    ports { qk_11_val293 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 936 \
    name qk_12_val317 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_12_val317 \
    op interface \
    ports { qk_12_val317 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 937 \
    name qk_13_val342 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_13_val342 \
    op interface \
    ports { qk_13_val342 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 938 \
    name qk_14_val366 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_14_val366 \
    op interface \
    ports { qk_14_val366 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 939 \
    name qk_15_val391 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_15_val391 \
    op interface \
    ports { qk_15_val391 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 940 \
    name qk_16_val415 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_16_val415 \
    op interface \
    ports { qk_16_val415 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 941 \
    name qk_17_val439 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_17_val439 \
    op interface \
    ports { qk_17_val439 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 942 \
    name qk_18_val463 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_18_val463 \
    op interface \
    ports { qk_18_val463 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 943 \
    name qk_19_val487 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_19_val487 \
    op interface \
    ports { qk_19_val487 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 944 \
    name qk_20_val512 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_20_val512 \
    op interface \
    ports { qk_20_val512 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 945 \
    name qk_21_val536 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_21_val536 \
    op interface \
    ports { qk_21_val536 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 946 \
    name qk_22_val561 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_22_val561 \
    op interface \
    ports { qk_22_val561 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 947 \
    name qk_23_val585 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_23_val585 \
    op interface \
    ports { qk_23_val585 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 948 \
    name qk_24_val609 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_24_val609 \
    op interface \
    ports { qk_24_val609 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 949 \
    name qk_25_val633 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_25_val633 \
    op interface \
    ports { qk_25_val633 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 950 \
    name qk_26_val657 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_26_val657 \
    op interface \
    ports { qk_26_val657 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 951 \
    name qk_27_val681 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_27_val681 \
    op interface \
    ports { qk_27_val681 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 952 \
    name qk_28_val705 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_28_val705 \
    op interface \
    ports { qk_28_val705 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 953 \
    name qk_29_val730 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_29_val730 \
    op interface \
    ports { qk_29_val730 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 954 \
    name qk_30_val754 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_30_val754 \
    op interface \
    ports { qk_30_val754 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 955 \
    name qk_31_val779 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_31_val779 \
    op interface \
    ports { qk_31_val779 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 956 \
    name qk_32_val803 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_32_val803 \
    op interface \
    ports { qk_32_val803 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 957 \
    name qk_33_val827 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_33_val827 \
    op interface \
    ports { qk_33_val827 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 958 \
    name qk_34_val851 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_34_val851 \
    op interface \
    ports { qk_34_val851 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 959 \
    name qk_35_val875 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_35_val875 \
    op interface \
    ports { qk_35_val875 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 960 \
    name qk_36_val899 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_36_val899 \
    op interface \
    ports { qk_36_val899 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 961 \
    name qk_37_val923 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_37_val923 \
    op interface \
    ports { qk_37_val923 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 962 \
    name qk_38_val948 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_38_val948 \
    op interface \
    ports { qk_38_val948 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 963 \
    name qk_39_val972 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_39_val972 \
    op interface \
    ports { qk_39_val972 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 964 \
    name qk_40_val997 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_40_val997 \
    op interface \
    ports { qk_40_val997 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 965 \
    name qk_41_val1021 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_41_val1021 \
    op interface \
    ports { qk_41_val1021 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 966 \
    name qk_42_val1045 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_42_val1045 \
    op interface \
    ports { qk_42_val1045 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 967 \
    name qk_43_val1069 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_43_val1069 \
    op interface \
    ports { qk_43_val1069 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 968 \
    name qk_44_val1093 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_44_val1093 \
    op interface \
    ports { qk_44_val1093 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 969 \
    name qk_45_val1117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_45_val1117 \
    op interface \
    ports { qk_45_val1117 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 970 \
    name qk_46_val1141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_46_val1141 \
    op interface \
    ports { qk_46_val1141 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 971 \
    name qk_47_val1166 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_47_val1166 \
    op interface \
    ports { qk_47_val1166 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 972 \
    name value_0_val1168 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_0_val1168 \
    op interface \
    ports { value_0_val1168 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 973 \
    name value_1_val1170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_1_val1170 \
    op interface \
    ports { value_1_val1170 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 974 \
    name value_2_val1172 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_2_val1172 \
    op interface \
    ports { value_2_val1172 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 975 \
    name value_3_val1174 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_3_val1174 \
    op interface \
    ports { value_3_val1174 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 976 \
    name value_4_val1176 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_4_val1176 \
    op interface \
    ports { value_4_val1176 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 977 \
    name value_5_val1178 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_5_val1178 \
    op interface \
    ports { value_5_val1178 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 978 \
    name value_6_val1180 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_6_val1180 \
    op interface \
    ports { value_6_val1180 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 979 \
    name value_7_val1182 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_7_val1182 \
    op interface \
    ports { value_7_val1182 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 980 \
    name value_8_val1184 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_8_val1184 \
    op interface \
    ports { value_8_val1184 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 981 \
    name value_9_val1186 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_9_val1186 \
    op interface \
    ports { value_9_val1186 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 982 \
    name value_10_val1188 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_10_val1188 \
    op interface \
    ports { value_10_val1188 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 983 \
    name value_11_val1190 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_11_val1190 \
    op interface \
    ports { value_11_val1190 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 984 \
    name value_12_val1192 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_12_val1192 \
    op interface \
    ports { value_12_val1192 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 985 \
    name value_13_val1194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_13_val1194 \
    op interface \
    ports { value_13_val1194 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 986 \
    name value_14_val1196 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_14_val1196 \
    op interface \
    ports { value_14_val1196 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 987 \
    name value_15_val1198 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_15_val1198 \
    op interface \
    ports { value_15_val1198 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 988 \
    name value_16_val1200 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_16_val1200 \
    op interface \
    ports { value_16_val1200 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 989 \
    name value_17_val1202 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_17_val1202 \
    op interface \
    ports { value_17_val1202 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 990 \
    name value_18_val1204 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_18_val1204 \
    op interface \
    ports { value_18_val1204 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 991 \
    name value_19_val1206 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_19_val1206 \
    op interface \
    ports { value_19_val1206 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 992 \
    name value_20_val1208 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_20_val1208 \
    op interface \
    ports { value_20_val1208 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 993 \
    name value_21_val1210 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_21_val1210 \
    op interface \
    ports { value_21_val1210 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 994 \
    name value_22_val1212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_22_val1212 \
    op interface \
    ports { value_22_val1212 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 995 \
    name value_23_val1214 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_23_val1214 \
    op interface \
    ports { value_23_val1214 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 996 \
    name value_24_val1216 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_24_val1216 \
    op interface \
    ports { value_24_val1216 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 997 \
    name value_25_val1218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_25_val1218 \
    op interface \
    ports { value_25_val1218 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 998 \
    name value_26_val1220 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_26_val1220 \
    op interface \
    ports { value_26_val1220 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 999 \
    name value_27_val1222 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_27_val1222 \
    op interface \
    ports { value_27_val1222 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1000 \
    name value_28_val1224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_28_val1224 \
    op interface \
    ports { value_28_val1224 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1001 \
    name value_29_val1226 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_29_val1226 \
    op interface \
    ports { value_29_val1226 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1002 \
    name value_30_val1228 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_30_val1228 \
    op interface \
    ports { value_30_val1228 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1003 \
    name value_31_val1230 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_31_val1230 \
    op interface \
    ports { value_31_val1230 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1004 \
    name value_32_val1232 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_32_val1232 \
    op interface \
    ports { value_32_val1232 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1005 \
    name value_33_val1234 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_33_val1234 \
    op interface \
    ports { value_33_val1234 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1006 \
    name value_34_val1236 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_34_val1236 \
    op interface \
    ports { value_34_val1236 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1007 \
    name value_35_val1238 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_35_val1238 \
    op interface \
    ports { value_35_val1238 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1008 \
    name value_36_val1240 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_36_val1240 \
    op interface \
    ports { value_36_val1240 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1009 \
    name value_37_val1242 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_37_val1242 \
    op interface \
    ports { value_37_val1242 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1010 \
    name value_38_val1244 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_38_val1244 \
    op interface \
    ports { value_38_val1244 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1011 \
    name value_39_val1246 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_39_val1246 \
    op interface \
    ports { value_39_val1246 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1012 \
    name value_40_val1248 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_40_val1248 \
    op interface \
    ports { value_40_val1248 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1013 \
    name value_41_val1250 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_41_val1250 \
    op interface \
    ports { value_41_val1250 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1014 \
    name value_42_val1252 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_42_val1252 \
    op interface \
    ports { value_42_val1252 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1015 \
    name value_43_val1254 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_43_val1254 \
    op interface \
    ports { value_43_val1254 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1016 \
    name value_44_val1256 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_44_val1256 \
    op interface \
    ports { value_44_val1256 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1017 \
    name value_45_val1258 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_45_val1258 \
    op interface \
    ports { value_45_val1258 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1018 \
    name value_46_val1260 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_46_val1260 \
    op interface \
    ports { value_46_val1260 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1019 \
    name value_47_val1262 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_47_val1262 \
    op interface \
    ports { value_47_val1262 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


