// SPDX-License-Identifier: Apache-2.0

// Block-level multi-layer KV transfer between the engine's paged buffers and
// LMCache contiguous memory objects, for the MP (multiprocess) mode.

#include "multi_layer_block_mem_kernels.h"
#include "kernel_operator.h"

namespace {

class MultiLayerBlockTransfer {
 public:
  __aicore__ inline void Init(
      GM_ADDR pointers, GM_ADDR object, GM_ADDR ids, int32_t blocks,
      int32_t skip, int32_t nl, int32_t nb, int32_t bs, bool separate_plane,
      kvcache_ops::BlockTransferLayout layout, int64_t ub_bytes,
      AscendC::TPipe* pipe) {
    paged_kv_ptrs_ = reinterpret_cast<__gm__ uint64_t*>(pointers);
    block_ids_ = reinterpret_cast<__gm__ int64_t*>(ids);
    lmcache_obj_base_ = reinterpret_cast<__gm__ uint8_t*>(object);
    lmcache_obj_.SetGlobalBuffer(lmcache_obj_base_, layout.lmc_object_bytes);
    blocks_per_obj_ = blocks;
    skip_blocks_ = skip;
    num_layers_ = nl;
    engine_block_count_ = nb;
    tokens_per_block_ = bs;
    separate_plane_ = separate_plane;
    layout_ = layout;

    // UB segmentation: every token row occupies AlignUp32(payload) in UB
    // (DataCopyPad rounds each row up to the 32B boundary). All planes share
    // one queue buffer, so the segment must fit the widest aligned row.
    const int64_t max_row = MaxAlignedRowBytes();
    // One in-flight segment per queue slot: host guarantees
    // align_up32(payload) <= ub_budget / kBlockTransferQueueDepth, so
    // fit >= 1. ub_bytes == 0 -> built-in conservative default (see
    // layout.h).
    const int64_t ub_budget =
        ub_bytes > 0 ? ub_bytes : kvcache_ops::kBlockTransferUbBytes;
    const int64_t fit =
        ub_budget / (kvcache_ops::kBlockTransferQueueDepth * max_row);
    int64_t rows = fit < bs ? fit : bs;
    // Keep blockCount inside the DataCopyPad range; see
    // kMaxRowsPerDataCopyPad in block_transfer_layout.h.
    if (rows > kvcache_ops::kMaxRowsPerDataCopyPad) {
      rows = kvcache_ops::kMaxRowsPerDataCopyPad;
    }
    if (rows < 1) {
      rows = 1;  // unreachable after host validation; keeps InitBuffer sane
    }
    tokens_per_segment_ = static_cast<int32_t>(rows);
    pipe->InitBuffer(queue_, kvcache_ops::kBlockTransferQueueDepth,
                     tokens_per_segment_ * max_row);
  }

  template <bool ToEngine>
  __aicore__ inline void Process() {
    //   true  -> format 16 (NL_X_TWO_X_NB_BS_NH_HS): K/V are disjoint LMC
    //            slabs, work item = (layer, plane, block);
    //   false -> format 17 (NL_X_NP_X_NB_BS_ONE_HS): packed multi-plane LMC
    //            rows, work item = (layer, block); one core moves every
    //            plane of the page so no two cores share a 32B LMC line.
    const int32_t plane_slots = separate_plane_ ? layout_.num_planes : 1;
    const int32_t active_blocks = blocks_per_obj_ - skip_blocks_;
    const int64_t work =
        static_cast<int64_t>(num_layers_) * plane_slots * active_blocks;
    for (int64_t w = AscendC::GetBlockIdx(); w < work; w += AscendC::GetBlockNum()) {
      const int32_t block =
          skip_blocks_ + static_cast<int32_t>(w % active_blocks);
      const int32_t plane =
          static_cast<int32_t>((w / active_blocks) % plane_slots);
      const int32_t layer = static_cast<int32_t>(
          w / (static_cast<int64_t>(active_blocks) * plane_slots));
      // Engine block id: data-dependent (lives in GM), so unlike skip it
      // cannot be folded into the launch. Producer contract: 0 <= id < nb.
      const int64_t engine_block = block_ids_[block];
      if (engine_block < 0 || engine_block >= engine_block_count_) continue;
      if (separate_plane_) {
        ProcessPlaneBlock<ToEngine>(layer, plane, block, engine_block);
      } else {
        for (int32_t p = 0; p < layout_.num_planes; ++p) {
          ProcessPlaneBlock<ToEngine>(layer, p, block, engine_block);
        }
      }
    }
  }

 private:
  __aicore__ inline int64_t AlignUp32(int64_t bytes) const {
    return (bytes + 31) & ~int64_t(31);
  }

  __aicore__ inline int64_t MaxAlignedRowBytes() const {
    int64_t max_row = 0;
    for (int32_t p = 0; p < layout_.num_planes; ++p) {
      const int64_t row = AlignUp32(layout_.planes[p].payload_bytes);
      max_row = row > max_row ? row : max_row;
    }
    return max_row;
  }

  // Pointer table: ptrs[layer * num_planes + plane]; each entry already
  // includes the view's storage_offset.
  __aicore__ inline __gm__ uint8_t* ResolveEnginePlanePtr(
      int32_t layer, int32_t plane) const {
    return reinterpret_cast<__gm__ uint8_t*>(
        paged_kv_ptrs_[static_cast<int64_t>(layer) * layout_.num_planes + plane]);
  }

  // LMC side: plane column offset + layer stride + in-object block offset.
  // The in-object block index (not the engine block id) addresses LMC
  // pages: object token order is contiguous regardless of engine placement.
  __aicore__ inline int64_t LmcGlobalOffset(
      int32_t layer, int32_t block,
      const kvcache_ops::PlaneLayout& plane) const {
    return plane.lmc_base_offset_bytes +
           static_cast<int64_t>(layer) * layout_.lmc_layer_stride_bytes +
           static_cast<int64_t>(block) * tokens_per_block_ *
               layout_.lmc_token_stride_bytes;
  }

  // GM -> UB strided rows. DataCopyExtParams: blockCount = rows,
  // blockLen = payload, srcStride = GM-side row gap in bytes,
  // dstStride = extra UB gap in 32B blocks (0: rows land at
  // AlignUp32(payload) pitch, matching the InitBuffer budget).
  __aicore__ inline void CopyRowsToUb(
      AscendC::LocalTensor<uint8_t> ub, AscendC::GlobalTensor<uint8_t>& gm,
      int64_t offset, uint16_t rows, uint32_t bytes, int64_t row_stride) {
    AscendC::DataCopyExtParams copy{
        rows, bytes, static_cast<uint32_t>(row_stride - bytes), 0u, 0u};
    AscendC::DataCopyPadExtParams<uint8_t> pad{false, 0u, 0u, 0u};
    AscendC::DataCopyPad(ub, gm[offset], copy, pad);
  }

  // UB -> GM strided rows: the stride roles swap. UB rows are read at
  // AlignUp32(payload) pitch (srcStride = 0); dstStride is the GM-side row
  // gap in bytes.
  __aicore__ inline void CopyUbToRows(
      AscendC::GlobalTensor<uint8_t>& gm, int64_t offset,
      AscendC::LocalTensor<uint8_t> ub, uint16_t rows, uint32_t bytes,
      int64_t row_stride) {
    AscendC::DataCopyExtParams copy{
        rows, bytes, 0u, static_cast<uint32_t>(row_stride - bytes), 0u};
    AscendC::DataCopyPad(gm[offset], ub, copy);
  }

  // Move one (layer, plane, block) between the engine page and the LMC
  // packed row, segmented to fit the UB budget.
  template <bool ToEngine>
  __aicore__ inline void ProcessPlaneBlock(int32_t layer, int32_t plane_idx,
                                           int32_t block,
                                           int64_t engine_block) {
    const auto& plane = layout_.planes[plane_idx];
    // Engine side: dense token rows, so the token step equals the payload.
    auto* engine_ptr = ResolveEnginePlanePtr(layer, plane_idx) +
                       engine_block * plane.engine_block_stride_bytes;
    AscendC::GlobalTensor<uint8_t> engine;
    engine.SetGlobalBuffer(
        engine_ptr, static_cast<uint64_t>(tokens_per_block_) * plane.payload_bytes);
    const int64_t lmc_base = LmcGlobalOffset(layer, block, plane);

    // Fast path: the LMC row holds exactly this plane, the payload is a 32B
    // multiple and both GM bases are 32B aligned -> whole segment in one
    // DataCopy. Packed multi-plane rows always take the row path.
    const bool contiguous =
        layout_.lmc_token_stride_bytes == plane.payload_bytes &&
        plane.payload_bytes % 32 == 0 &&
        reinterpret_cast<uint64_t>(engine_ptr) % 32 == 0 &&
        reinterpret_cast<uint64_t>(lmcache_obj_base_ + lmc_base) % 32 == 0;

    for (int32_t start = 0; start < tokens_per_block_;
         start += tokens_per_segment_) {
      const int32_t remaining = tokens_per_block_ - start;
      const int32_t rows =
          remaining < tokens_per_segment_ ? remaining : tokens_per_segment_;
      const int64_t engine_offset =
          static_cast<int64_t>(start) * plane.payload_bytes;
      const int64_t lmc_offset = lmc_base +
                                 static_cast<int64_t>(start) *
                                     layout_.lmc_token_stride_bytes;

      auto ub = queue_.AllocTensor<uint8_t>();
      if (contiguous) {
        const uint32_t bytes =
            static_cast<uint32_t>(rows * plane.payload_bytes);
        if constexpr (ToEngine) {
          AscendC::DataCopy(ub, lmcache_obj_[lmc_offset], bytes);
        } else {
          AscendC::DataCopy(ub, engine[engine_offset], bytes);
        }
      } else {
        // Row path, GM -> UB: the source stride is the LMC packed row for
        // H2D (reading LMC), the dense payload for D2H (reading engine).
        if constexpr (ToEngine) {
          CopyRowsToUb(ub, lmcache_obj_, lmc_offset, rows, plane.payload_bytes,
                       layout_.lmc_token_stride_bytes);
        } else {
          CopyRowsToUb(ub, engine, engine_offset, rows, plane.payload_bytes,
                       plane.payload_bytes);
        }
      }
      queue_.EnQue(ub);
      ub = queue_.DeQue<uint8_t>();
      if (contiguous) {
        const uint32_t bytes =
            static_cast<uint32_t>(rows * plane.payload_bytes);
        if constexpr (ToEngine) {
          AscendC::DataCopy(engine[engine_offset], ub, bytes);
        } else {
          AscendC::DataCopy(lmcache_obj_[lmc_offset], ub, bytes);
        }
      } else {
        // Row path, UB -> GM: same stride choice on the destination side.
        if constexpr (ToEngine) {
          CopyUbToRows(engine, engine_offset, ub, rows, plane.payload_bytes,
                       plane.payload_bytes);
        } else {
          CopyUbToRows(lmcache_obj_, lmc_offset, ub, rows, plane.payload_bytes,
                       layout_.lmc_token_stride_bytes);
        }
      }
      queue_.FreeTensor(ub);
    }
  }

  __gm__ uint64_t* paged_kv_ptrs_;  // ptrs[layer * num_planes + plane]
  __gm__ int64_t* block_ids_;       // logical block -> engine physical block
  __gm__ uint8_t* lmcache_obj_base_;  // LMC object base (device VA, staged?)
  AscendC::GlobalTensor<uint8_t> lmcache_obj_;
  AscendC::TQueBind<AscendC::QuePosition::VECIN, AscendC::QuePosition::VECOUT,
                    kvcache_ops::kBlockTransferQueueDepth>
      queue_;
  kvcache_ops::BlockTransferLayout layout_;
  int32_t blocks_per_obj_, skip_blocks_, num_layers_, engine_block_count_,
      tokens_per_block_, tokens_per_segment_;
  bool separate_plane_;
};

}  // namespace


extern "C" __global__ __aicore__ void multi_layer_block_transfer_kernel(
    GM_ADDR pointers, GM_ADDR object, GM_ADDR ids, int32_t blocks,
    int32_t skip, int32_t nl, int32_t nb, int32_t bs, bool separate_plane,
    bool to_engine, int32_t num_planes, int64_t lmc_row_bytes,
    int64_t lmc_layer_stride, int64_t lmc_object_bytes, int64_t p0_payload,
    int64_t p0_block_stride, int64_t p0_base, int64_t p1_payload,
    int64_t p1_block_stride, int64_t p1_base, int64_t p2_payload,
    int64_t p2_block_stride, int64_t p2_base, int64_t p3_payload,
    int64_t p3_block_stride, int64_t p3_base, int64_t ub_bytes) {
  kvcache_ops::BlockTransferLayout layout = {};
  layout.num_planes = num_planes;
  layout.lmc_token_stride_bytes = lmc_row_bytes;
  layout.lmc_layer_stride_bytes = lmc_layer_stride;
  layout.lmc_object_bytes = lmc_object_bytes;
  const int64_t payloads[kvcache_ops::kMaxPlanes] = {p0_payload, p1_payload,
                                                     p2_payload, p3_payload};
  const int64_t block_strides[kvcache_ops::kMaxPlanes] = {
      p0_block_stride, p1_block_stride, p2_block_stride, p3_block_stride};
  const int64_t bases[kvcache_ops::kMaxPlanes] = {p0_base, p1_base, p2_base,
                                                  p3_base};
  for (int32_t p = 0; p < num_planes; ++p) {
    layout.planes[p] = kvcache_ops::PlaneLayout{payloads[p], block_strides[p],
                                                bases[p]};
  }
  AscendC::TPipe pipe;
  MultiLayerBlockTransfer op;
  op.Init(pointers, object, ids, blocks, skip, nl, nb, bs, separate_plane,
          layout, ub_bytes, &pipe);
  if (to_engine) {
    op.Process<true>();
  } else {
    op.Process<false>();
  }
}

namespace kvcache_ops {

void multi_layer_block_transfer_kernel(
    uint32_t block_dim, void* stream, uint8_t* paged_buffer_ptrs,
    uint8_t* lmcache_obj, uint8_t* engine_block_ids,
    int32_t num_blocks_per_object, int32_t skip_prefix_n_blocks, int32_t nl,
    int32_t nb, int32_t bs, bool separate_plane, BlockTransferLayout layout,
    bool to_engine, int64_t ub_bytes) {
  ::multi_layer_block_transfer_kernel<<<block_dim, nullptr, stream>>>(
      paged_buffer_ptrs, lmcache_obj, engine_block_ids,
      num_blocks_per_object, skip_prefix_n_blocks, nl, nb, bs, separate_plane,
      to_engine, layout.num_planes, layout.lmc_token_stride_bytes,
      layout.lmc_layer_stride_bytes, layout.lmc_object_bytes,
      layout.planes[0].payload_bytes,
      layout.planes[0].engine_block_stride_bytes,
      layout.planes[0].lmc_base_offset_bytes,
      layout.planes[1].payload_bytes,
      layout.planes[1].engine_block_stride_bytes,
      layout.planes[1].lmc_base_offset_bytes,
      layout.planes[2].payload_bytes,
      layout.planes[2].engine_block_stride_bytes,
      layout.planes[2].lmc_base_offset_bytes,
      layout.planes[3].payload_bytes,
      layout.planes[3].engine_block_stride_bytes,
      layout.planes[3].lmc_base_offset_bytes, ub_bytes);
}

} // namespace kvcache_ops
