
stone_subsystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f714  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f0  0800f8c4  0800f8c4  0001f8c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fdb4  0800fdb4  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  0800fdb4  0800fdb4  0001fdb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fdbc  0800fdbc  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fdbc  0800fdbc  0001fdbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fdc0  0800fdc0  0001fdc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  0800fdc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
 10 .bss          00003ab8  20000094  20000094  00020094  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20003b4c  20003b4c  00020094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   000265da  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005815  00000000  00000000  0004669e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b58  00000000  00000000  0004beb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001928  00000000  00000000  0004da10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a2d2  00000000  00000000  0004f338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00027bfa  00000000  00000000  0007960a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e7653  00000000  00000000  000a1204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00188857  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007a14  00000000  00000000  001888a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000094 	.word	0x20000094
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800f8ac 	.word	0x0800f8ac

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000098 	.word	0x20000098
 80001ec:	0800f8ac 	.word	0x0800f8ac

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <ConsoleCommandMatch>:

// ConsoleCommandMatch
// Look to see if the data in the buffer matches the command name given that
// the strings are different lengths and we have parameter separators
static uint32_t ConsoleCommandMatch(const char* name, const char *buffer)
{
 8000594:	b480      	push	{r7}
 8000596:	b085      	sub	sp, #20
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
 800059c:	6039      	str	r1, [r7, #0]
	uint32_t i = 0u;
 800059e:	2300      	movs	r3, #0
 80005a0:	60fb      	str	r3, [r7, #12]
	uint32_t result = 0u; // match
 80005a2:	2300      	movs	r3, #0
 80005a4:	60bb      	str	r3, [r7, #8]

	if ( buffer[i] == name [i] )
 80005a6:	683a      	ldr	r2, [r7, #0]
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4413      	add	r3, r2
 80005ac:	781a      	ldrb	r2, [r3, #0]
 80005ae:	6879      	ldr	r1, [r7, #4]
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	440b      	add	r3, r1
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	429a      	cmp	r2, r3
 80005b8:	d114      	bne.n	80005e4 <ConsoleCommandMatch+0x50>
	{
		result = 1u;
 80005ba:	2301      	movs	r3, #1
 80005bc:	60bb      	str	r3, [r7, #8]
		i++;
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	3301      	adds	r3, #1
 80005c2:	60fb      	str	r3, [r7, #12]
	}

	while ( ( 1u == result ) &&
 80005c4:	e00e      	b.n	80005e4 <ConsoleCommandMatch+0x50>
		( buffer[i] != PARAMETER_SEPARATER ) &&
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
		( buffer[i] != (char) NULL_CHAR )
		)
	{
		if ( buffer[i] != name[i] )
 80005c6:	683a      	ldr	r2, [r7, #0]
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	4413      	add	r3, r2
 80005cc:	781a      	ldrb	r2, [r3, #0]
 80005ce:	6879      	ldr	r1, [r7, #4]
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	440b      	add	r3, r1
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d001      	beq.n	80005de <ConsoleCommandMatch+0x4a>
		{
			result = 0u;
 80005da:	2300      	movs	r3, #0
 80005dc:	60bb      	str	r3, [r7, #8]
		}
		i++;
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	3301      	adds	r3, #1
 80005e2:	60fb      	str	r3, [r7, #12]
	while ( ( 1u == result ) &&
 80005e4:	68bb      	ldr	r3, [r7, #8]
 80005e6:	2b01      	cmp	r3, #1
 80005e8:	d11a      	bne.n	8000620 <ConsoleCommandMatch+0x8c>
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	2b09      	cmp	r3, #9
 80005ee:	d817      	bhi.n	8000620 <ConsoleCommandMatch+0x8c>
		( buffer[i] != PARAMETER_SEPARATER ) &&
 80005f0:	683a      	ldr	r2, [r7, #0]
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	4413      	add	r3, r2
 80005f6:	781b      	ldrb	r3, [r3, #0]
		( i < CONSOLE_COMMAND_MAX_COMMAND_LENGTH )  &&
 80005f8:	2b20      	cmp	r3, #32
 80005fa:	d011      	beq.n	8000620 <ConsoleCommandMatch+0x8c>
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 80005fc:	683a      	ldr	r2, [r7, #0]
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	4413      	add	r3, r2
 8000602:	781b      	ldrb	r3, [r3, #0]
		( buffer[i] != PARAMETER_SEPARATER ) &&
 8000604:	2b0a      	cmp	r3, #10
 8000606:	d00b      	beq.n	8000620 <ConsoleCommandMatch+0x8c>
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 8000608:	683a      	ldr	r2, [r7, #0]
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	4413      	add	r3, r2
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	2b0d      	cmp	r3, #13
 8000612:	d005      	beq.n	8000620 <ConsoleCommandMatch+0x8c>
		( buffer[i] != (char) NULL_CHAR )
 8000614:	683a      	ldr	r2, [r7, #0]
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	4413      	add	r3, r2
 800061a:	781b      	ldrb	r3, [r3, #0]
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 800061c:	2b00      	cmp	r3, #0
 800061e:	d1d2      	bne.n	80005c6 <ConsoleCommandMatch+0x32>
	}

	return result;
 8000620:	68bb      	ldr	r3, [r7, #8]
}
 8000622:	4618      	mov	r0, r3
 8000624:	3714      	adds	r7, #20
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr

0800062e <ConsoleResetBuffer>:
// In an ideal world, this would just zero out the buffer. However, thre are times when the
// buffer may have data beyond what was used in the last command.
// We don't want to lose that data so we move it to the start of the command buffer and then zero
// the rest.
static uint32_t ConsoleResetBuffer(char receiveBuffer[], const uint32_t filledLength, uint32_t usedSoFar)
{
 800062e:	b480      	push	{r7}
 8000630:	b087      	sub	sp, #28
 8000632:	af00      	add	r7, sp, #0
 8000634:	60f8      	str	r0, [r7, #12]
 8000636:	60b9      	str	r1, [r7, #8]
 8000638:	607a      	str	r2, [r7, #4]
	uint32_t remaining = (filledLength - usedSoFar);
 800063a:	68ba      	ldr	r2, [r7, #8]
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	1ad3      	subs	r3, r2, r3
 8000640:	613b      	str	r3, [r7, #16]
	uint32_t i = 0;
 8000642:	2300      	movs	r3, #0
 8000644:	617b      	str	r3, [r7, #20]

	while (usedSoFar < filledLength)
 8000646:	e00d      	b.n	8000664 <ConsoleResetBuffer+0x36>
	{
		receiveBuffer[i] = receiveBuffer[usedSoFar]; // move the end to the start
 8000648:	68fa      	ldr	r2, [r7, #12]
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	441a      	add	r2, r3
 800064e:	68f9      	ldr	r1, [r7, #12]
 8000650:	697b      	ldr	r3, [r7, #20]
 8000652:	440b      	add	r3, r1
 8000654:	7812      	ldrb	r2, [r2, #0]
 8000656:	701a      	strb	r2, [r3, #0]
		i++;
 8000658:	697b      	ldr	r3, [r7, #20]
 800065a:	3301      	adds	r3, #1
 800065c:	617b      	str	r3, [r7, #20]
		usedSoFar++;
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	3301      	adds	r3, #1
 8000662:	607b      	str	r3, [r7, #4]
	while (usedSoFar < filledLength)
 8000664:	687a      	ldr	r2, [r7, #4]
 8000666:	68bb      	ldr	r3, [r7, #8]
 8000668:	429a      	cmp	r2, r3
 800066a:	d3ed      	bcc.n	8000648 <ConsoleResetBuffer+0x1a>
	}
	for ( /* nothing */ ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 800066c:	e007      	b.n	800067e <ConsoleResetBuffer+0x50>
	{
		receiveBuffer[i] =  NULL_CHAR;
 800066e:	68fa      	ldr	r2, [r7, #12]
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	4413      	add	r3, r2
 8000674:	2200      	movs	r2, #0
 8000676:	701a      	strb	r2, [r3, #0]
	for ( /* nothing */ ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	3301      	adds	r3, #1
 800067c:	617b      	str	r3, [r7, #20]
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	2bff      	cmp	r3, #255	; 0xff
 8000682:	d9f4      	bls.n	800066e <ConsoleResetBuffer+0x40>
	}
	return remaining;
 8000684:	693b      	ldr	r3, [r7, #16]
}
 8000686:	4618      	mov	r0, r3
 8000688:	371c      	adds	r7, #28
 800068a:	46bd      	mov	sp, r7
 800068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000690:	4770      	bx	lr

08000692 <ConsoleCommandEndline>:

// ConsoleCommandEndline
// Check to see where in the buffer stream the endline is; that is the end of the command and parameters
static int32_t ConsoleCommandEndline(const char receiveBuffer[], const  uint32_t filledLength)
{
 8000692:	b480      	push	{r7}
 8000694:	b085      	sub	sp, #20
 8000696:	af00      	add	r7, sp, #0
 8000698:	6078      	str	r0, [r7, #4]
 800069a:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
 800069c:	2300      	movs	r3, #0
 800069e:	60fb      	str	r3, [r7, #12]
	int32_t result = NOT_FOUND; // if no endline is found, then return -1 (NOT_FOUND)
 80006a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80006a4:	60bb      	str	r3, [r7, #8]

	while ( ( CR_CHAR != receiveBuffer[i])  && (LF_CHAR != receiveBuffer[i])
 80006a6:	e002      	b.n	80006ae <ConsoleCommandEndline+0x1c>
			&& ( i < filledLength ) )
	{
		i++;
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	3301      	adds	r3, #1
 80006ac:	60fb      	str	r3, [r7, #12]
	while ( ( CR_CHAR != receiveBuffer[i])  && (LF_CHAR != receiveBuffer[i])
 80006ae:	687a      	ldr	r2, [r7, #4]
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	4413      	add	r3, r2
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	2b0d      	cmp	r3, #13
 80006b8:	d009      	beq.n	80006ce <ConsoleCommandEndline+0x3c>
 80006ba:	687a      	ldr	r2, [r7, #4]
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	4413      	add	r3, r2
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	2b0a      	cmp	r3, #10
 80006c4:	d003      	beq.n	80006ce <ConsoleCommandEndline+0x3c>
			&& ( i < filledLength ) )
 80006c6:	68fa      	ldr	r2, [r7, #12]
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	429a      	cmp	r2, r3
 80006cc:	d3ec      	bcc.n	80006a8 <ConsoleCommandEndline+0x16>
	}
	if ( i < filledLength )
 80006ce:	68fa      	ldr	r2, [r7, #12]
 80006d0:	683b      	ldr	r3, [r7, #0]
 80006d2:	429a      	cmp	r2, r3
 80006d4:	d201      	bcs.n	80006da <ConsoleCommandEndline+0x48>
	{
		result = i;
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	60bb      	str	r3, [r7, #8]
	}
	return result;
 80006da:	68bb      	ldr	r3, [r7, #8]
}
 80006dc:	4618      	mov	r0, r3
 80006de:	3714      	adds	r7, #20
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr

080006e8 <ConsoleInit>:

// ConsoleInit
// Initialize the console interface and all it depends on
void ConsoleInit(UART_HandleTypeDef *huart)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
	uint32_t i;

	ConsoleIoInit(huart);
 80006f0:	6878      	ldr	r0, [r7, #4]
 80006f2:	f000 fbcb 	bl	8000e8c <ConsoleIoInit>
	ConsoleIoSendString("Welcome to the Stone Subsystem, your gateway to testing code and hardware.");
 80006f6:	480f      	ldr	r0, [pc, #60]	; (8000734 <ConsoleInit+0x4c>)
 80006f8:	f000 fc1c 	bl	8000f34 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 80006fc:	480e      	ldr	r0, [pc, #56]	; (8000738 <ConsoleInit+0x50>)
 80006fe:	f000 fc19 	bl	8000f34 <ConsoleIoSendString>
	ConsoleIoSendString(CONSOLE_PROMPT);
 8000702:	480e      	ldr	r0, [pc, #56]	; (800073c <ConsoleInit+0x54>)
 8000704:	f000 fc16 	bl	8000f34 <ConsoleIoSendString>
	mReceivedSoFar = 0u;
 8000708:	4b0d      	ldr	r3, [pc, #52]	; (8000740 <ConsoleInit+0x58>)
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]

	for ( i = 0u ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 800070e:	2300      	movs	r3, #0
 8000710:	60fb      	str	r3, [r7, #12]
 8000712:	e007      	b.n	8000724 <ConsoleInit+0x3c>
	{
		mReceiveBuffer[i] = NULL_CHAR;
 8000714:	4a0b      	ldr	r2, [pc, #44]	; (8000744 <ConsoleInit+0x5c>)
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	4413      	add	r3, r2
 800071a:	2200      	movs	r2, #0
 800071c:	701a      	strb	r2, [r3, #0]
	for ( i = 0u ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	3301      	adds	r3, #1
 8000722:	60fb      	str	r3, [r7, #12]
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	2bff      	cmp	r3, #255	; 0xff
 8000728:	d9f4      	bls.n	8000714 <ConsoleInit+0x2c>
	}

}
 800072a:	bf00      	nop
 800072c:	bf00      	nop
 800072e:	3710      	adds	r7, #16
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	0800f8c4 	.word	0x0800f8c4
 8000738:	0800f910 	.word	0x0800f910
 800073c:	0800f914 	.word	0x0800f914
 8000740:	200001b0 	.word	0x200001b0
 8000744:	200000b0 	.word	0x200000b0

08000748 <ConsoleProcess>:

// ConsoleProcess
// Looks for new inputs, checks for endline, then runs the matching command.
// Call ConsoleProcess from a loop, it will handle commands as they become available
void ConsoleProcess(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af00      	add	r7, sp, #0
	uint32_t cmdIndex;
	int32_t  cmdEndline;
	int32_t  found;
	eCommandResult_T result;

	ConsoleIoReceive((uint8_t*)&(mReceiveBuffer[mReceivedSoFar]), ( CONSOLE_COMMAND_MAX_LENGTH - mReceivedSoFar ), &received);
 800074e:	4b54      	ldr	r3, [pc, #336]	; (80008a0 <ConsoleProcess+0x158>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4a54      	ldr	r2, [pc, #336]	; (80008a4 <ConsoleProcess+0x15c>)
 8000754:	1898      	adds	r0, r3, r2
 8000756:	4b52      	ldr	r3, [pc, #328]	; (80008a0 <ConsoleProcess+0x158>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800075e:	463a      	mov	r2, r7
 8000760:	4619      	mov	r1, r3
 8000762:	f000 fbab 	bl	8000ebc <ConsoleIoReceive>
	if ( received > 0u || mReceiveBufferNeedsChecking)
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d104      	bne.n	8000776 <ConsoleProcess+0x2e>
 800076c:	4b4e      	ldr	r3, [pc, #312]	; (80008a8 <ConsoleProcess+0x160>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b00      	cmp	r3, #0
 8000772:	f000 8091 	beq.w	8000898 <ConsoleProcess+0x150>
	{
		mReceiveBufferNeedsChecking = false;
 8000776:	4b4c      	ldr	r3, [pc, #304]	; (80008a8 <ConsoleProcess+0x160>)
 8000778:	2200      	movs	r2, #0
 800077a:	701a      	strb	r2, [r3, #0]
		mReceivedSoFar += received;
 800077c:	4b48      	ldr	r3, [pc, #288]	; (80008a0 <ConsoleProcess+0x158>)
 800077e:	681a      	ldr	r2, [r3, #0]
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	4413      	add	r3, r2
 8000784:	4a46      	ldr	r2, [pc, #280]	; (80008a0 <ConsoleProcess+0x158>)
 8000786:	6013      	str	r3, [r2, #0]
		cmdEndline = ConsoleCommandEndline(mReceiveBuffer, mReceivedSoFar);
 8000788:	4b45      	ldr	r3, [pc, #276]	; (80008a0 <ConsoleProcess+0x158>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4619      	mov	r1, r3
 800078e:	4845      	ldr	r0, [pc, #276]	; (80008a4 <ConsoleProcess+0x15c>)
 8000790:	f7ff ff7f 	bl	8000692 <ConsoleCommandEndline>
 8000794:	60f8      	str	r0, [r7, #12]
		if ( cmdEndline >= 0 )  // have complete string, find command
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	2b00      	cmp	r3, #0
 800079a:	db7d      	blt.n	8000898 <ConsoleProcess+0x150>
		{
			commandTable = ConsoleCommandsGetTable();
 800079c:	f000 fb5a 	bl	8000e54 <ConsoleCommandsGetTable>
 80007a0:	60b8      	str	r0, [r7, #8]
			cmdIndex = 0u;
 80007a2:	2300      	movs	r3, #0
 80007a4:	617b      	str	r3, [r7, #20]
			found = NOT_FOUND;
 80007a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80007aa:	613b      	str	r3, [r7, #16]
			while ( ( NULL != commandTable[cmdIndex].name ) && ( NOT_FOUND == found ) )
 80007ac:	e03d      	b.n	800082a <ConsoleProcess+0xe2>
			{
				if ( ConsoleCommandMatch(commandTable[cmdIndex].name, mReceiveBuffer) )
 80007ae:	697a      	ldr	r2, [r7, #20]
 80007b0:	4613      	mov	r3, r2
 80007b2:	00db      	lsls	r3, r3, #3
 80007b4:	4413      	add	r3, r2
 80007b6:	00db      	lsls	r3, r3, #3
 80007b8:	461a      	mov	r2, r3
 80007ba:	68bb      	ldr	r3, [r7, #8]
 80007bc:	4413      	add	r3, r2
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4938      	ldr	r1, [pc, #224]	; (80008a4 <ConsoleProcess+0x15c>)
 80007c2:	4618      	mov	r0, r3
 80007c4:	f7ff fee6 	bl	8000594 <ConsoleCommandMatch>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d02a      	beq.n	8000824 <ConsoleProcess+0xdc>
				{
					result = commandTable[cmdIndex].execute(mReceiveBuffer);
 80007ce:	697a      	ldr	r2, [r7, #20]
 80007d0:	4613      	mov	r3, r2
 80007d2:	00db      	lsls	r3, r3, #3
 80007d4:	4413      	add	r3, r2
 80007d6:	00db      	lsls	r3, r3, #3
 80007d8:	461a      	mov	r2, r3
 80007da:	68bb      	ldr	r3, [r7, #8]
 80007dc:	4413      	add	r3, r2
 80007de:	685b      	ldr	r3, [r3, #4]
 80007e0:	4830      	ldr	r0, [pc, #192]	; (80008a4 <ConsoleProcess+0x15c>)
 80007e2:	4798      	blx	r3
 80007e4:	4603      	mov	r3, r0
 80007e6:	71fb      	strb	r3, [r7, #7]
					if ( COMMAND_SUCCESS != result )
 80007e8:	79fb      	ldrb	r3, [r7, #7]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d017      	beq.n	800081e <ConsoleProcess+0xd6>
					{
						ConsoleIoSendString("Error: ");
 80007ee:	482f      	ldr	r0, [pc, #188]	; (80008ac <ConsoleProcess+0x164>)
 80007f0:	f000 fba0 	bl	8000f34 <ConsoleIoSendString>
						ConsoleIoSendString(mReceiveBuffer);
 80007f4:	482b      	ldr	r0, [pc, #172]	; (80008a4 <ConsoleProcess+0x15c>)
 80007f6:	f000 fb9d 	bl	8000f34 <ConsoleIoSendString>

						ConsoleIoSendString("Help: ");
 80007fa:	482d      	ldr	r0, [pc, #180]	; (80008b0 <ConsoleProcess+0x168>)
 80007fc:	f000 fb9a 	bl	8000f34 <ConsoleIoSendString>
						ConsoleIoSendString(commandTable[cmdIndex].help);
 8000800:	697a      	ldr	r2, [r7, #20]
 8000802:	4613      	mov	r3, r2
 8000804:	00db      	lsls	r3, r3, #3
 8000806:	4413      	add	r3, r2
 8000808:	00db      	lsls	r3, r3, #3
 800080a:	461a      	mov	r2, r3
 800080c:	68bb      	ldr	r3, [r7, #8]
 800080e:	4413      	add	r3, r2
 8000810:	3308      	adds	r3, #8
 8000812:	4618      	mov	r0, r3
 8000814:	f000 fb8e 	bl	8000f34 <ConsoleIoSendString>
						ConsoleIoSendString(STR_ENDLINE);
 8000818:	4826      	ldr	r0, [pc, #152]	; (80008b4 <ConsoleProcess+0x16c>)
 800081a:	f000 fb8b 	bl	8000f34 <ConsoleIoSendString>

					}
					found = cmdIndex;
 800081e:	697b      	ldr	r3, [r7, #20]
 8000820:	613b      	str	r3, [r7, #16]
 8000822:	e002      	b.n	800082a <ConsoleProcess+0xe2>
				}
				else
				{
					cmdIndex++;
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	3301      	adds	r3, #1
 8000828:	617b      	str	r3, [r7, #20]
			while ( ( NULL != commandTable[cmdIndex].name ) && ( NOT_FOUND == found ) )
 800082a:	697a      	ldr	r2, [r7, #20]
 800082c:	4613      	mov	r3, r2
 800082e:	00db      	lsls	r3, r3, #3
 8000830:	4413      	add	r3, r2
 8000832:	00db      	lsls	r3, r3, #3
 8000834:	461a      	mov	r2, r3
 8000836:	68bb      	ldr	r3, [r7, #8]
 8000838:	4413      	add	r3, r2
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d003      	beq.n	8000848 <ConsoleProcess+0x100>
 8000840:	693b      	ldr	r3, [r7, #16]
 8000842:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000846:	d0b2      	beq.n	80007ae <ConsoleProcess+0x66>

				}
			}
			if ( ( cmdEndline != 0 ) && ( NOT_FOUND == found ) )
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d00d      	beq.n	800086a <ConsoleProcess+0x122>
 800084e:	693b      	ldr	r3, [r7, #16]
 8000850:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000854:	d109      	bne.n	800086a <ConsoleProcess+0x122>
			{
				if (mReceivedSoFar > 2) /// shorter than that, it is probably nothing
 8000856:	4b12      	ldr	r3, [pc, #72]	; (80008a0 <ConsoleProcess+0x158>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2b02      	cmp	r3, #2
 800085c:	d905      	bls.n	800086a <ConsoleProcess+0x122>
				{
					ConsoleIoSendString("Command not found.");
 800085e:	4816      	ldr	r0, [pc, #88]	; (80008b8 <ConsoleProcess+0x170>)
 8000860:	f000 fb68 	bl	8000f34 <ConsoleIoSendString>
					ConsoleIoSendString(STR_ENDLINE);
 8000864:	4813      	ldr	r0, [pc, #76]	; (80008b4 <ConsoleProcess+0x16c>)
 8000866:	f000 fb65 	bl	8000f34 <ConsoleIoSendString>
				}
			}
			//reset the buffer by moving over any leftovers and nulling the rest
			// clear up to and including the found end line character
			mReceivedSoFar = ConsoleResetBuffer(mReceiveBuffer, mReceivedSoFar, cmdEndline + 1);
 800086a:	4b0d      	ldr	r3, [pc, #52]	; (80008a0 <ConsoleProcess+0x158>)
 800086c:	6819      	ldr	r1, [r3, #0]
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	3301      	adds	r3, #1
 8000872:	461a      	mov	r2, r3
 8000874:	480b      	ldr	r0, [pc, #44]	; (80008a4 <ConsoleProcess+0x15c>)
 8000876:	f7ff feda 	bl	800062e <ConsoleResetBuffer>
 800087a:	4603      	mov	r3, r0
 800087c:	4a08      	ldr	r2, [pc, #32]	; (80008a0 <ConsoleProcess+0x158>)
 800087e:	6013      	str	r3, [r2, #0]
			mReceiveBufferNeedsChecking = mReceivedSoFar > 0 ? true : false;
 8000880:	4b07      	ldr	r3, [pc, #28]	; (80008a0 <ConsoleProcess+0x158>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2b00      	cmp	r3, #0
 8000886:	bf14      	ite	ne
 8000888:	2301      	movne	r3, #1
 800088a:	2300      	moveq	r3, #0
 800088c:	b2da      	uxtb	r2, r3
 800088e:	4b06      	ldr	r3, [pc, #24]	; (80008a8 <ConsoleProcess+0x160>)
 8000890:	701a      	strb	r2, [r3, #0]
			ConsoleIoSendString(CONSOLE_PROMPT);
 8000892:	480a      	ldr	r0, [pc, #40]	; (80008bc <ConsoleProcess+0x174>)
 8000894:	f000 fb4e 	bl	8000f34 <ConsoleIoSendString>
		}
	}
}
 8000898:	bf00      	nop
 800089a:	3718      	adds	r7, #24
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	200001b0 	.word	0x200001b0
 80008a4:	200000b0 	.word	0x200000b0
 80008a8:	200001b4 	.word	0x200001b4
 80008ac:	0800f918 	.word	0x0800f918
 80008b0:	0800f920 	.word	0x0800f920
 80008b4:	0800f910 	.word	0x0800f910
 80008b8:	0800f928 	.word	0x0800f928
 80008bc:	0800f914 	.word	0x0800f914

080008c0 <ConsoleParamFindN>:

// ConsoleParamFindN
// Find the start location of the nth parametr in the buffer where the command itself is parameter 0
static eCommandResult_T ConsoleParamFindN(const char * buffer, const uint8_t parameterNumber, uint32_t *startLocation)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b089      	sub	sp, #36	; 0x24
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	60f8      	str	r0, [r7, #12]
 80008c8:	460b      	mov	r3, r1
 80008ca:	607a      	str	r2, [r7, #4]
 80008cc:	72fb      	strb	r3, [r7, #11]
	uint32_t bufferIndex = 0;
 80008ce:	2300      	movs	r3, #0
 80008d0:	61fb      	str	r3, [r7, #28]
	uint32_t parameterIndex = 0;
 80008d2:	2300      	movs	r3, #0
 80008d4:	61bb      	str	r3, [r7, #24]
	eCommandResult_T result = COMMAND_SUCCESS;
 80008d6:	2300      	movs	r3, #0
 80008d8:	75fb      	strb	r3, [r7, #23]


	while ( ( parameterNumber != parameterIndex ) && ( bufferIndex < CONSOLE_COMMAND_MAX_LENGTH ) )
 80008da:	e00b      	b.n	80008f4 <ConsoleParamFindN+0x34>
	{
		if ( PARAMETER_SEPARATER == buffer[bufferIndex] )
 80008dc:	68fa      	ldr	r2, [r7, #12]
 80008de:	69fb      	ldr	r3, [r7, #28]
 80008e0:	4413      	add	r3, r2
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	2b20      	cmp	r3, #32
 80008e6:	d102      	bne.n	80008ee <ConsoleParamFindN+0x2e>
		{
			parameterIndex++;
 80008e8:	69bb      	ldr	r3, [r7, #24]
 80008ea:	3301      	adds	r3, #1
 80008ec:	61bb      	str	r3, [r7, #24]
		}
		bufferIndex++;
 80008ee:	69fb      	ldr	r3, [r7, #28]
 80008f0:	3301      	adds	r3, #1
 80008f2:	61fb      	str	r3, [r7, #28]
	while ( ( parameterNumber != parameterIndex ) && ( bufferIndex < CONSOLE_COMMAND_MAX_LENGTH ) )
 80008f4:	7afb      	ldrb	r3, [r7, #11]
 80008f6:	69ba      	ldr	r2, [r7, #24]
 80008f8:	429a      	cmp	r2, r3
 80008fa:	d002      	beq.n	8000902 <ConsoleParamFindN+0x42>
 80008fc:	69fb      	ldr	r3, [r7, #28]
 80008fe:	2bff      	cmp	r3, #255	; 0xff
 8000900:	d9ec      	bls.n	80008dc <ConsoleParamFindN+0x1c>
	}
	if  ( CONSOLE_COMMAND_MAX_LENGTH == bufferIndex )
 8000902:	69fb      	ldr	r3, [r7, #28]
 8000904:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000908:	d102      	bne.n	8000910 <ConsoleParamFindN+0x50>
	{
		result = COMMAND_PARAMETER_ERROR;
 800090a:	2310      	movs	r3, #16
 800090c:	75fb      	strb	r3, [r7, #23]
 800090e:	e002      	b.n	8000916 <ConsoleParamFindN+0x56>
	}
	else
	{
		*startLocation = bufferIndex;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	69fa      	ldr	r2, [r7, #28]
 8000914:	601a      	str	r2, [r3, #0]
	}
	return result;
 8000916:	7dfb      	ldrb	r3, [r7, #23]
}
 8000918:	4618      	mov	r0, r3
 800091a:	3724      	adds	r7, #36	; 0x24
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr

08000924 <ConsoleReceiveParamInt16>:
// ConsoleReceiveParamInt16
// Identify and obtain a parameter of type int16_t, sent in in decimal, possibly with a negative sign.
// Note that this uses atoi, a somewhat costly function. You may want to replace it, see ConsoleReceiveParamHexUint16
// for some ideas on how to do that.
eCommandResult_T ConsoleReceiveParamInt16(const char * buffer, const uint8_t parameterNumber, int16_t* parameterInt)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b08a      	sub	sp, #40	; 0x28
 8000928:	af00      	add	r7, sp, #0
 800092a:	60f8      	str	r0, [r7, #12]
 800092c:	460b      	mov	r3, r1
 800092e:	607a      	str	r2, [r7, #4]
 8000930:	72fb      	strb	r3, [r7, #11]
	uint32_t startIndex = 0;
 8000932:	2300      	movs	r3, #0
 8000934:	61fb      	str	r3, [r7, #28]
	uint32_t i;
	eCommandResult_T result;
	char charVal;
	char str[INT16_MAX_STR_LENGTH];

	result = ConsoleParamFindN(buffer, parameterNumber, &startIndex);
 8000936:	f107 021c 	add.w	r2, r7, #28
 800093a:	7afb      	ldrb	r3, [r7, #11]
 800093c:	4619      	mov	r1, r3
 800093e:	68f8      	ldr	r0, [r7, #12]
 8000940:	f7ff ffbe 	bl	80008c0 <ConsoleParamFindN>
 8000944:	4603      	mov	r3, r0
 8000946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	i = 0;
 800094a:	2300      	movs	r3, #0
 800094c:	627b      	str	r3, [r7, #36]	; 0x24
	charVal = buffer[startIndex + i];
 800094e:	69fa      	ldr	r2, [r7, #28]
 8000950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000952:	4413      	add	r3, r2
 8000954:	68fa      	ldr	r2, [r7, #12]
 8000956:	4413      	add	r3, r2
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	while ( ( LF_CHAR != charVal ) && ( CR_CHAR != charVal )
 800095e:	e011      	b.n	8000984 <ConsoleReceiveParamInt16+0x60>
			&& ( PARAMETER_SEPARATER != charVal )
		&& ( i < INT16_MAX_STR_LENGTH ) )
	{
		str[i] = charVal;					// copy the relevant part
 8000960:	f107 0214 	add.w	r2, r7, #20
 8000964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000966:	4413      	add	r3, r2
 8000968:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800096c:	701a      	strb	r2, [r3, #0]
		i++;
 800096e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000970:	3301      	adds	r3, #1
 8000972:	627b      	str	r3, [r7, #36]	; 0x24
		charVal = buffer[startIndex + i];
 8000974:	69fa      	ldr	r2, [r7, #28]
 8000976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000978:	4413      	add	r3, r2
 800097a:	68fa      	ldr	r2, [r7, #12]
 800097c:	4413      	add	r3, r2
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	while ( ( LF_CHAR != charVal ) && ( CR_CHAR != charVal )
 8000984:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000988:	2b0a      	cmp	r3, #10
 800098a:	d00a      	beq.n	80009a2 <ConsoleReceiveParamInt16+0x7e>
 800098c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000990:	2b0d      	cmp	r3, #13
 8000992:	d006      	beq.n	80009a2 <ConsoleReceiveParamInt16+0x7e>
			&& ( PARAMETER_SEPARATER != charVal )
 8000994:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000998:	2b20      	cmp	r3, #32
 800099a:	d002      	beq.n	80009a2 <ConsoleReceiveParamInt16+0x7e>
		&& ( i < INT16_MAX_STR_LENGTH ) )
 800099c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800099e:	2b07      	cmp	r3, #7
 80009a0:	d9de      	bls.n	8000960 <ConsoleReceiveParamInt16+0x3c>
	}
	if ( i == INT16_MAX_STR_LENGTH)
 80009a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a4:	2b08      	cmp	r3, #8
 80009a6:	d102      	bne.n	80009ae <ConsoleReceiveParamInt16+0x8a>
	{
		result = COMMAND_PARAMETER_ERROR;
 80009a8:	2310      	movs	r3, #16
 80009aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	}
	if ( COMMAND_SUCCESS == result )
 80009ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d10e      	bne.n	80009d4 <ConsoleReceiveParamInt16+0xb0>
	{
		str[i] = NULL_CHAR;
 80009b6:	f107 0214 	add.w	r2, r7, #20
 80009ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009bc:	4413      	add	r3, r2
 80009be:	2200      	movs	r2, #0
 80009c0:	701a      	strb	r2, [r3, #0]
		*parameterInt = atoi(str);
 80009c2:	f107 0314 	add.w	r3, r7, #20
 80009c6:	4618      	mov	r0, r3
 80009c8:	f00d fe3c 	bl	800e644 <atoi>
 80009cc:	4603      	mov	r3, r0
 80009ce:	b21a      	sxth	r2, r3
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	801a      	strh	r2, [r3, #0]
	}
	return result;
 80009d4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80009d8:	4618      	mov	r0, r3
 80009da:	3728      	adds	r7, #40	; 0x28
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}

080009e0 <ConsoleReceiveParamHexUint16>:

// ConsoleReceiveParamHexUint16
// Identify and obtain a parameter of type uint16, sent in as hex. This parses the number and does not use
// a library function to do it.
eCommandResult_T ConsoleReceiveParamHexUint16(const char * buffer, const uint8_t parameterNumber, uint16_t* parameterUint16)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b08a      	sub	sp, #40	; 0x28
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	60f8      	str	r0, [r7, #12]
 80009e8:	460b      	mov	r3, r1
 80009ea:	607a      	str	r2, [r7, #4]
 80009ec:	72fb      	strb	r3, [r7, #11]
	uint32_t startIndex = 0;
 80009ee:	2300      	movs	r3, #0
 80009f0:	61bb      	str	r3, [r7, #24]
	uint16_t value = 0;
 80009f2:	2300      	movs	r3, #0
 80009f4:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint32_t i;
	eCommandResult_T result;
	uint8_t tmpUint8;

	result = ConsoleParamFindN(buffer, parameterNumber, &startIndex);
 80009f6:	f107 0218 	add.w	r2, r7, #24
 80009fa:	7afb      	ldrb	r3, [r7, #11]
 80009fc:	4619      	mov	r1, r3
 80009fe:	68f8      	ldr	r0, [r7, #12]
 8000a00:	f7ff ff5e 	bl	80008c0 <ConsoleParamFindN>
 8000a04:	4603      	mov	r3, r0
 8000a06:	77fb      	strb	r3, [r7, #31]
	if ( COMMAND_SUCCESS == result )
 8000a08:	7ffb      	ldrb	r3, [r7, #31]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d12c      	bne.n	8000a68 <ConsoleReceiveParamHexUint16+0x88>
	{
		// bufferIndex points to start of integer
		// next separator or newline or NULL indicates end of parameter
		for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000a0e:	2300      	movs	r3, #0
 8000a10:	623b      	str	r3, [r7, #32]
 8000a12:	e01e      	b.n	8000a52 <ConsoleReceiveParamHexUint16+0x72>
		{
			if ( COMMAND_SUCCESS == result )
 8000a14:	7ffb      	ldrb	r3, [r7, #31]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d10d      	bne.n	8000a36 <ConsoleReceiveParamHexUint16+0x56>
			{
				result = ConsoleUtilHexCharToInt(buffer[startIndex + i], &tmpUint8);
 8000a1a:	69ba      	ldr	r2, [r7, #24]
 8000a1c:	6a3b      	ldr	r3, [r7, #32]
 8000a1e:	4413      	add	r3, r2
 8000a20:	68fa      	ldr	r2, [r7, #12]
 8000a22:	4413      	add	r3, r2
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	f107 0217 	add.w	r2, r7, #23
 8000a2a:	4611      	mov	r1, r2
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f000 f8c5 	bl	8000bbc <ConsoleUtilHexCharToInt>
 8000a32:	4603      	mov	r3, r0
 8000a34:	77fb      	strb	r3, [r7, #31]
			}
			if ( COMMAND_SUCCESS == result )
 8000a36:	7ffb      	ldrb	r3, [r7, #31]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d107      	bne.n	8000a4c <ConsoleReceiveParamHexUint16+0x6c>
			{
				value = (value << 4u);
 8000a3c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000a3e:	011b      	lsls	r3, r3, #4
 8000a40:	84fb      	strh	r3, [r7, #38]	; 0x26
				value += tmpUint8;
 8000a42:	7dfb      	ldrb	r3, [r7, #23]
 8000a44:	b29a      	uxth	r2, r3
 8000a46:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000a48:	4413      	add	r3, r2
 8000a4a:	84fb      	strh	r3, [r7, #38]	; 0x26
		for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000a4c:	6a3b      	ldr	r3, [r7, #32]
 8000a4e:	3301      	adds	r3, #1
 8000a50:	623b      	str	r3, [r7, #32]
 8000a52:	6a3b      	ldr	r3, [r7, #32]
 8000a54:	2b03      	cmp	r3, #3
 8000a56:	d9dd      	bls.n	8000a14 <ConsoleReceiveParamHexUint16+0x34>
			}
		}
		if  ( COMMAND_PARAMETER_END == result )
 8000a58:	7ffb      	ldrb	r3, [r7, #31]
 8000a5a:	2b11      	cmp	r3, #17
 8000a5c:	d101      	bne.n	8000a62 <ConsoleReceiveParamHexUint16+0x82>
		{
			result = COMMAND_SUCCESS;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	77fb      	strb	r3, [r7, #31]
		}
		*parameterUint16 = value;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000a66:	801a      	strh	r2, [r3, #0]
	}
	return result;
 8000a68:	7ffb      	ldrb	r3, [r7, #31]
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	3728      	adds	r7, #40	; 0x28
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}

08000a72 <ConsoleSendParamHexUint16>:
// ConsoleSendParamHexUint16
// Send a parameter of type uint16 as hex.
// This does not use a library function to do it (though you could
// do itoa (parameterUint16, out, 16);  instead of building it up
eCommandResult_T ConsoleSendParamHexUint16(uint16_t parameterUint16)
{
 8000a72:	b580      	push	{r7, lr}
 8000a74:	b086      	sub	sp, #24
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	4603      	mov	r3, r0
 8000a7a:	80fb      	strh	r3, [r7, #6]
	uint32_t i;
	char out[4u + 1u];  // U16 must be less than 4 hex digits: 0xFFFF, end buffer with a NULL
	eCommandResult_T result = COMMAND_SUCCESS;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	74fb      	strb	r3, [r7, #19]
	uint8_t tmpUint8;

	for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000a80:	2300      	movs	r3, #0
 8000a82:	617b      	str	r3, [r7, #20]
 8000a84:	e01b      	b.n	8000abe <ConsoleSendParamHexUint16+0x4c>
	{
		if ( COMMAND_SUCCESS == result )
 8000a86:	7cfb      	ldrb	r3, [r7, #19]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d115      	bne.n	8000ab8 <ConsoleSendParamHexUint16+0x46>
		{
			tmpUint8 = ( parameterUint16 >> (12u - (i*4u)) & 0xF);
 8000a8c:	88fa      	ldrh	r2, [r7, #6]
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	f1c3 0303 	rsb	r3, r3, #3
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	fa42 f303 	asr.w	r3, r2, r3
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	f003 030f 	and.w	r3, r3, #15
 8000aa0:	74bb      	strb	r3, [r7, #18]
			result = ConsoleUtilsIntToHexChar(tmpUint8, &(out[i]));
 8000aa2:	f107 020c 	add.w	r2, r7, #12
 8000aa6:	697b      	ldr	r3, [r7, #20]
 8000aa8:	441a      	add	r2, r3
 8000aaa:	7cbb      	ldrb	r3, [r7, #18]
 8000aac:	4611      	mov	r1, r2
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f000 f8c5 	bl	8000c3e <ConsoleUtilsIntToHexChar>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	74fb      	strb	r3, [r7, #19]
	for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	3301      	adds	r3, #1
 8000abc:	617b      	str	r3, [r7, #20]
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	2b03      	cmp	r3, #3
 8000ac2:	d9e0      	bls.n	8000a86 <ConsoleSendParamHexUint16+0x14>
		}
	}
	out[i] = NULL_CHAR;
 8000ac4:	f107 020c 	add.w	r2, r7, #12
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	4413      	add	r3, r2
 8000acc:	2200      	movs	r2, #0
 8000ace:	701a      	strb	r2, [r3, #0]
	ConsoleIoSendString(out);
 8000ad0:	f107 030c 	add.w	r3, r7, #12
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f000 fa2d 	bl	8000f34 <ConsoleIoSendString>

	return COMMAND_SUCCESS;
 8000ada:	2300      	movs	r3, #0
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	3718      	adds	r7, #24
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}

08000ae4 <smallItoa>:
#if CONSOLE_USE_BUILTIN_ITOA
#define itoa smallItoa
// The C library itoa is sometimes a complicated function and the library costs aren't worth it
// so this is implements the parts of the function needed for console.
static void smallItoa(int in, char* outBuffer, int radix)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b089      	sub	sp, #36	; 0x24
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	60f8      	str	r0, [r7, #12]
 8000aec:	60b9      	str	r1, [r7, #8]
 8000aee:	607a      	str	r2, [r7, #4]
	bool isNegative = false;
 8000af0:	2300      	movs	r3, #0
 8000af2:	77fb      	strb	r3, [r7, #31]
	int tmpIn;
	int stringLen = 1u; // it will be at least as long as the NULL character
 8000af4:	2301      	movs	r3, #1
 8000af6:	617b      	str	r3, [r7, #20]

	if (in < 0) {
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	da07      	bge.n	8000b0e <smallItoa+0x2a>
		isNegative = true;
 8000afe:	2301      	movs	r3, #1
 8000b00:	77fb      	strb	r3, [r7, #31]
		in = -in;
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	425b      	negs	r3, r3
 8000b06:	60fb      	str	r3, [r7, #12]
		stringLen++;
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	617b      	str	r3, [r7, #20]
	}

	tmpIn = in;
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	61bb      	str	r3, [r7, #24]
	while ((int)tmpIn/radix != 0) {
 8000b12:	e007      	b.n	8000b24 <smallItoa+0x40>
		tmpIn = (int)tmpIn/radix;
 8000b14:	69ba      	ldr	r2, [r7, #24]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b1c:	61bb      	str	r3, [r7, #24]
		stringLen++;
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	3301      	adds	r3, #1
 8000b22:	617b      	str	r3, [r7, #20]
	while ((int)tmpIn/radix != 0) {
 8000b24:	69ba      	ldr	r2, [r7, #24]
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d1f1      	bne.n	8000b14 <smallItoa+0x30>
	}

    // Now fill it in backwards, starting with the NULL at the end
    *(outBuffer + stringLen) = NULL_CHAR;
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	68ba      	ldr	r2, [r7, #8]
 8000b34:	4413      	add	r3, r2
 8000b36:	2200      	movs	r2, #0
 8000b38:	701a      	strb	r2, [r3, #0]
    stringLen--;
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	3b01      	subs	r3, #1
 8000b3e:	617b      	str	r3, [r7, #20]

	tmpIn = in;
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	61bb      	str	r3, [r7, #24]
	do {
		*(outBuffer+stringLen) = (tmpIn%radix)+'0';
 8000b44:	69bb      	ldr	r3, [r7, #24]
 8000b46:	687a      	ldr	r2, [r7, #4]
 8000b48:	fb93 f2f2 	sdiv	r2, r3, r2
 8000b4c:	6879      	ldr	r1, [r7, #4]
 8000b4e:	fb01 f202 	mul.w	r2, r1, r2
 8000b52:	1a9b      	subs	r3, r3, r2
 8000b54:	b2da      	uxtb	r2, r3
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	68b9      	ldr	r1, [r7, #8]
 8000b5a:	440b      	add	r3, r1
 8000b5c:	3230      	adds	r2, #48	; 0x30
 8000b5e:	b2d2      	uxtb	r2, r2
 8000b60:	701a      	strb	r2, [r3, #0]
		tmpIn = (int) tmpIn / radix;
 8000b62:	69ba      	ldr	r2, [r7, #24]
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b6a:	61bb      	str	r3, [r7, #24]
	} while(stringLen--);
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	1e5a      	subs	r2, r3, #1
 8000b70:	617a      	str	r2, [r7, #20]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d1e6      	bne.n	8000b44 <smallItoa+0x60>

	if (isNegative) {
 8000b76:	7ffb      	ldrb	r3, [r7, #31]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d002      	beq.n	8000b82 <smallItoa+0x9e>
		*(outBuffer) = '-';
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	222d      	movs	r2, #45	; 0x2d
 8000b80:	701a      	strb	r2, [r3, #0]
	}
}
 8000b82:	bf00      	nop
 8000b84:	3724      	adds	r7, #36	; 0x24
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr

08000b8e <ConsoleSendParamInt16>:

// ConsoleSendParamInt16
// Send a parameter of type int16 using the (unsafe) C library function
// itoa to translate from integer to string.
eCommandResult_T ConsoleSendParamInt16(int16_t parameterInt)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	b084      	sub	sp, #16
 8000b92:	af00      	add	r7, sp, #0
 8000b94:	4603      	mov	r3, r0
 8000b96:	80fb      	strh	r3, [r7, #6]
	char out[INT16_MAX_STR_LENGTH];
//	memset(out, 0, INT16_MAX_STR_LENGTH);

	itoa (parameterInt, out, 10);
 8000b98:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b9c:	f107 0108 	add.w	r1, r7, #8
 8000ba0:	220a      	movs	r2, #10
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f7ff ff9e 	bl	8000ae4 <smallItoa>
	ConsoleIoSendString(out);
 8000ba8:	f107 0308 	add.w	r3, r7, #8
 8000bac:	4618      	mov	r0, r3
 8000bae:	f000 f9c1 	bl	8000f34 <ConsoleIoSendString>

	return COMMAND_SUCCESS;
 8000bb2:	2300      	movs	r3, #0
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3710      	adds	r7, #16
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <ConsoleUtilHexCharToInt>:
	return COMMAND_SUCCESS;
}
// ConsoleUtilHexCharToInt
// Converts a single hex character (0-9,A-F) to an integer (0-15)
static eCommandResult_T ConsoleUtilHexCharToInt(char charVal, uint8_t* pInt)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b085      	sub	sp, #20
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	6039      	str	r1, [r7, #0]
 8000bc6:	71fb      	strb	r3, [r7, #7]
    eCommandResult_T result = COMMAND_SUCCESS;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	73fb      	strb	r3, [r7, #15]

    if ( ( '0' <= charVal ) && ( charVal <= '9' ) )
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	2b2f      	cmp	r3, #47	; 0x2f
 8000bd0:	d908      	bls.n	8000be4 <ConsoleUtilHexCharToInt+0x28>
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	2b39      	cmp	r3, #57	; 0x39
 8000bd6:	d805      	bhi.n	8000be4 <ConsoleUtilHexCharToInt+0x28>
    {
        *pInt = charVal - '0';
 8000bd8:	79fb      	ldrb	r3, [r7, #7]
 8000bda:	3b30      	subs	r3, #48	; 0x30
 8000bdc:	b2da      	uxtb	r2, r3
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	701a      	strb	r2, [r3, #0]
 8000be2:	e025      	b.n	8000c30 <ConsoleUtilHexCharToInt+0x74>
    }
    else if ( ( 'A' <= charVal ) && ( charVal <= 'F' ) )
 8000be4:	79fb      	ldrb	r3, [r7, #7]
 8000be6:	2b40      	cmp	r3, #64	; 0x40
 8000be8:	d908      	bls.n	8000bfc <ConsoleUtilHexCharToInt+0x40>
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	2b46      	cmp	r3, #70	; 0x46
 8000bee:	d805      	bhi.n	8000bfc <ConsoleUtilHexCharToInt+0x40>
    {
        *pInt = 10u + charVal - 'A';
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	3b37      	subs	r3, #55	; 0x37
 8000bf4:	b2da      	uxtb	r2, r3
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	701a      	strb	r2, [r3, #0]
 8000bfa:	e019      	b.n	8000c30 <ConsoleUtilHexCharToInt+0x74>
    }
    else if( ( 'a' <= charVal ) && ( charVal <= 'f' ) )
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	2b60      	cmp	r3, #96	; 0x60
 8000c00:	d908      	bls.n	8000c14 <ConsoleUtilHexCharToInt+0x58>
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	2b66      	cmp	r3, #102	; 0x66
 8000c06:	d805      	bhi.n	8000c14 <ConsoleUtilHexCharToInt+0x58>
    {
        *pInt = 10u + charVal - 'a';
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	3b57      	subs	r3, #87	; 0x57
 8000c0c:	b2da      	uxtb	r2, r3
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	701a      	strb	r2, [r3, #0]
 8000c12:	e00d      	b.n	8000c30 <ConsoleUtilHexCharToInt+0x74>
    }
	else if ( ( LF_CHAR != charVal ) || ( CR_CHAR != charVal )
 8000c14:	79fb      	ldrb	r3, [r7, #7]
 8000c16:	2b0a      	cmp	r3, #10
 8000c18:	d105      	bne.n	8000c26 <ConsoleUtilHexCharToInt+0x6a>
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	2b0d      	cmp	r3, #13
 8000c1e:	d102      	bne.n	8000c26 <ConsoleUtilHexCharToInt+0x6a>
			|| ( PARAMETER_SEPARATER == charVal ) )
 8000c20:	79fb      	ldrb	r3, [r7, #7]
 8000c22:	2b20      	cmp	r3, #32
 8000c24:	d102      	bne.n	8000c2c <ConsoleUtilHexCharToInt+0x70>
	{
		result = COMMAND_PARAMETER_END;
 8000c26:	2311      	movs	r3, #17
 8000c28:	73fb      	strb	r3, [r7, #15]
 8000c2a:	e001      	b.n	8000c30 <ConsoleUtilHexCharToInt+0x74>

	}
    else
    {
        result = COMMAND_PARAMETER_ERROR;
 8000c2c:	2310      	movs	r3, #16
 8000c2e:	73fb      	strb	r3, [r7, #15]
    }

    return result;
 8000c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3714      	adds	r7, #20
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr

08000c3e <ConsoleUtilsIntToHexChar>:
// ConsoleUtilsIntToHexChar
// Converts an integer nibble (0-15) to a hex character (0-9,A-F)
static eCommandResult_T ConsoleUtilsIntToHexChar(uint8_t intVal, char* pChar)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	b085      	sub	sp, #20
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	4603      	mov	r3, r0
 8000c46:	6039      	str	r1, [r7, #0]
 8000c48:	71fb      	strb	r3, [r7, #7]
    eCommandResult_T result = COMMAND_SUCCESS;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	73fb      	strb	r3, [r7, #15]

    if ( intVal <= 9u )
 8000c4e:	79fb      	ldrb	r3, [r7, #7]
 8000c50:	2b09      	cmp	r3, #9
 8000c52:	d805      	bhi.n	8000c60 <ConsoleUtilsIntToHexChar+0x22>
    {
        *pChar = intVal + '0';
 8000c54:	79fb      	ldrb	r3, [r7, #7]
 8000c56:	3330      	adds	r3, #48	; 0x30
 8000c58:	b2da      	uxtb	r2, r3
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	701a      	strb	r2, [r3, #0]
 8000c5e:	e00d      	b.n	8000c7c <ConsoleUtilsIntToHexChar+0x3e>
    }
    else if ( ( 10u <= intVal ) && ( intVal <= 15u ) )
 8000c60:	79fb      	ldrb	r3, [r7, #7]
 8000c62:	2b09      	cmp	r3, #9
 8000c64:	d908      	bls.n	8000c78 <ConsoleUtilsIntToHexChar+0x3a>
 8000c66:	79fb      	ldrb	r3, [r7, #7]
 8000c68:	2b0f      	cmp	r3, #15
 8000c6a:	d805      	bhi.n	8000c78 <ConsoleUtilsIntToHexChar+0x3a>
    {
        *pChar = intVal - 10u + 'A';
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	3337      	adds	r3, #55	; 0x37
 8000c70:	b2da      	uxtb	r2, r3
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	701a      	strb	r2, [r3, #0]
 8000c76:	e001      	b.n	8000c7c <ConsoleUtilsIntToHexChar+0x3e>
    }
    else
    {
        result = COMMAND_PARAMETER_ERROR;
 8000c78:	2310      	movs	r3, #16
 8000c7a:	73fb      	strb	r3, [r7, #15]
    }

    return result;
 8000c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3714      	adds	r7, #20
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr

08000c8a <ConsoleCommandComment>:

	CONSOLE_COMMAND_TABLE_END // must be LAST
};

static eCommandResult_T ConsoleCommandComment(const char buffer[])
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	b083      	sub	sp, #12
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
	// do nothing
	IGNORE_UNUSED_VARIABLE(buffer);
	return COMMAND_SUCCESS;
 8000c92:	2300      	movs	r3, #0
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr

08000ca0 <ConsoleCommandHelp>:

static eCommandResult_T ConsoleCommandHelp(const char buffer[])
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
	uint32_t i;
	uint32_t tableLength;
	eCommandResult_T result = COMMAND_SUCCESS;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	74fb      	strb	r3, [r7, #19]

    IGNORE_UNUSED_VARIABLE(buffer);

	tableLength = sizeof(mConsoleCommandTable) / sizeof(mConsoleCommandTable[0]);
 8000cac:	2307      	movs	r3, #7
 8000cae:	60fb      	str	r3, [r7, #12]
	for ( i = 0u ; i < tableLength - 1u ; i++ )
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	617b      	str	r3, [r7, #20]
 8000cb4:	e01e      	b.n	8000cf4 <ConsoleCommandHelp+0x54>
	{
		ConsoleIoSendString(mConsoleCommandTable[i].name);
 8000cb6:	4914      	ldr	r1, [pc, #80]	; (8000d08 <ConsoleCommandHelp+0x68>)
 8000cb8:	697a      	ldr	r2, [r7, #20]
 8000cba:	4613      	mov	r3, r2
 8000cbc:	00db      	lsls	r3, r3, #3
 8000cbe:	4413      	add	r3, r2
 8000cc0:	00db      	lsls	r3, r3, #3
 8000cc2:	440b      	add	r3, r1
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f000 f934 	bl	8000f34 <ConsoleIoSendString>
#if CONSOLE_COMMAND_MAX_HELP_LENGTH > 0
		ConsoleIoSendString(" : ");
 8000ccc:	480f      	ldr	r0, [pc, #60]	; (8000d0c <ConsoleCommandHelp+0x6c>)
 8000cce:	f000 f931 	bl	8000f34 <ConsoleIoSendString>
		ConsoleIoSendString(mConsoleCommandTable[i].help);
 8000cd2:	697a      	ldr	r2, [r7, #20]
 8000cd4:	4613      	mov	r3, r2
 8000cd6:	00db      	lsls	r3, r3, #3
 8000cd8:	4413      	add	r3, r2
 8000cda:	00db      	lsls	r3, r3, #3
 8000cdc:	3308      	adds	r3, #8
 8000cde:	4a0a      	ldr	r2, [pc, #40]	; (8000d08 <ConsoleCommandHelp+0x68>)
 8000ce0:	4413      	add	r3, r2
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f000 f926 	bl	8000f34 <ConsoleIoSendString>
#endif // CONSOLE_COMMAND_MAX_HELP_LENGTH > 0
		ConsoleIoSendString(STR_ENDLINE);
 8000ce8:	4809      	ldr	r0, [pc, #36]	; (8000d10 <ConsoleCommandHelp+0x70>)
 8000cea:	f000 f923 	bl	8000f34 <ConsoleIoSendString>
	for ( i = 0u ; i < tableLength - 1u ; i++ )
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	617b      	str	r3, [r7, #20]
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	3b01      	subs	r3, #1
 8000cf8:	697a      	ldr	r2, [r7, #20]
 8000cfa:	429a      	cmp	r2, r3
 8000cfc:	d3db      	bcc.n	8000cb6 <ConsoleCommandHelp+0x16>
	}
	return result;
 8000cfe:	7cfb      	ldrb	r3, [r7, #19]
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3718      	adds	r7, #24
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	0800f9ec 	.word	0x0800f9ec
 8000d0c:	0800f960 	.word	0x0800f960
 8000d10:	0800f964 	.word	0x0800f964

08000d14 <ConsoleCommandParamExampleInt16>:

static eCommandResult_T ConsoleCommandParamExampleInt16(const char buffer[])
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
	int16_t parameterInt;
	eCommandResult_T result;
	result = ConsoleReceiveParamInt16(buffer, 1, &parameterInt);
 8000d1c:	f107 030c 	add.w	r3, r7, #12
 8000d20:	461a      	mov	r2, r3
 8000d22:	2101      	movs	r1, #1
 8000d24:	6878      	ldr	r0, [r7, #4]
 8000d26:	f7ff fdfd 	bl	8000924 <ConsoleReceiveParamInt16>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	73fb      	strb	r3, [r7, #15]
	if ( COMMAND_SUCCESS == result )
 8000d2e:	7bfb      	ldrb	r3, [r7, #15]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d116      	bne.n	8000d62 <ConsoleCommandParamExampleInt16+0x4e>
	{
		ConsoleIoSendString("Parameter is ");
 8000d34:	480d      	ldr	r0, [pc, #52]	; (8000d6c <ConsoleCommandParamExampleInt16+0x58>)
 8000d36:	f000 f8fd 	bl	8000f34 <ConsoleIoSendString>
		ConsoleSendParamInt16(parameterInt);
 8000d3a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f7ff ff25 	bl	8000b8e <ConsoleSendParamInt16>
		ConsoleIoSendString(" (0x");
 8000d44:	480a      	ldr	r0, [pc, #40]	; (8000d70 <ConsoleCommandParamExampleInt16+0x5c>)
 8000d46:	f000 f8f5 	bl	8000f34 <ConsoleIoSendString>
		ConsoleSendParamHexUint16((uint16_t)parameterInt);
 8000d4a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000d4e:	b29b      	uxth	r3, r3
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff fe8e 	bl	8000a72 <ConsoleSendParamHexUint16>
		ConsoleIoSendString(")");
 8000d56:	4807      	ldr	r0, [pc, #28]	; (8000d74 <ConsoleCommandParamExampleInt16+0x60>)
 8000d58:	f000 f8ec 	bl	8000f34 <ConsoleIoSendString>
		ConsoleIoSendString(STR_ENDLINE);
 8000d5c:	4806      	ldr	r0, [pc, #24]	; (8000d78 <ConsoleCommandParamExampleInt16+0x64>)
 8000d5e:	f000 f8e9 	bl	8000f34 <ConsoleIoSendString>
	}
	return result;
 8000d62:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	3710      	adds	r7, #16
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	0800f968 	.word	0x0800f968
 8000d70:	0800f978 	.word	0x0800f978
 8000d74:	0800f980 	.word	0x0800f980
 8000d78:	0800f964 	.word	0x0800f964

08000d7c <ConsoleCommandParamExampleHexUint16>:
static eCommandResult_T ConsoleCommandParamExampleHexUint16(const char buffer[])
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b084      	sub	sp, #16
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
	uint16_t parameterUint16;
	eCommandResult_T result;
	result = ConsoleReceiveParamHexUint16(buffer, 1, &parameterUint16);
 8000d84:	f107 030c 	add.w	r3, r7, #12
 8000d88:	461a      	mov	r2, r3
 8000d8a:	2101      	movs	r1, #1
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f7ff fe27 	bl	80009e0 <ConsoleReceiveParamHexUint16>
 8000d92:	4603      	mov	r3, r0
 8000d94:	73fb      	strb	r3, [r7, #15]
	if ( COMMAND_SUCCESS == result )
 8000d96:	7bfb      	ldrb	r3, [r7, #15]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d109      	bne.n	8000db0 <ConsoleCommandParamExampleHexUint16+0x34>
	{
		ConsoleIoSendString("Parameter is 0x");
 8000d9c:	4807      	ldr	r0, [pc, #28]	; (8000dbc <ConsoleCommandParamExampleHexUint16+0x40>)
 8000d9e:	f000 f8c9 	bl	8000f34 <ConsoleIoSendString>
		ConsoleSendParamHexUint16(parameterUint16);
 8000da2:	89bb      	ldrh	r3, [r7, #12]
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff fe64 	bl	8000a72 <ConsoleSendParamHexUint16>
		ConsoleIoSendString(STR_ENDLINE);
 8000daa:	4805      	ldr	r0, [pc, #20]	; (8000dc0 <ConsoleCommandParamExampleHexUint16+0x44>)
 8000dac:	f000 f8c2 	bl	8000f34 <ConsoleIoSendString>
	}
	return result;
 8000db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3710      	adds	r7, #16
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	0800f984 	.word	0x0800f984
 8000dc0:	0800f964 	.word	0x0800f964

08000dc4 <ConsoleCommandWeek8Homework>:
static eCommandResult_T ConsoleCommandWeek8Homework(const char buffer[])
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b08a      	sub	sp, #40	; 0x28
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	// stack pointer.
	int p;
	uint32_t stack_pointer = &p;
 8000dd2:	f107 030c 	add.w	r3, r7, #12
 8000dd6:	623b      	str	r3, [r7, #32]

	// the heap pointer
	int *ptr;
	ptr = malloc(15 * sizeof(*ptr));
 8000dd8:	203c      	movs	r0, #60	; 0x3c
 8000dda:	f00d fc61 	bl	800e6a0 <malloc>
 8000dde:	4603      	mov	r3, r0
 8000de0:	61fb      	str	r3, [r7, #28]

	// An unintialise global variable
	uint32_t gVar = &dummyGlobal;
 8000de2:	4b0c      	ldr	r3, [pc, #48]	; (8000e14 <ConsoleCommandWeek8Homework+0x50>)
 8000de4:	61bb      	str	r3, [r7, #24]

	// A static variable inside a function
	static int staticInFunc = 0;
	uint32_t staticInFunAddress = &staticInFunc;
 8000de6:	4b0c      	ldr	r3, [pc, #48]	; (8000e18 <ConsoleCommandWeek8Homework+0x54>)
 8000de8:	617b      	str	r3, [r7, #20]

	// A variable inside a function.
	int v = 0;
 8000dea:	2300      	movs	r3, #0
 8000dec:	60bb      	str	r3, [r7, #8]
	uint32_t varInFunc = &v;
 8000dee:	f107 0308 	add.w	r3, r7, #8
 8000df2:	613b      	str	r3, [r7, #16]


	ConsoleIoSendString("----------- Home Work Week 8 -----------\n");
 8000df4:	4809      	ldr	r0, [pc, #36]	; (8000e1c <ConsoleCommandWeek8Homework+0x58>)
 8000df6:	f000 f89d 	bl	8000f34 <ConsoleIoSendString>
	ConsoleIoSendString("Stack Pointer: ");
 8000dfa:	4809      	ldr	r0, [pc, #36]	; (8000e20 <ConsoleCommandWeek8Homework+0x5c>)
 8000dfc:	f000 f89a 	bl	8000f34 <ConsoleIoSendString>
	ConsoleIoSendString(" (0x");
 8000e00:	4808      	ldr	r0, [pc, #32]	; (8000e24 <ConsoleCommandWeek8Homework+0x60>)
 8000e02:	f000 f897 	bl	8000f34 <ConsoleIoSendString>


		return result;
 8000e06:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27

}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3728      	adds	r7, #40	; 0x28
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	200001b5 	.word	0x200001b5
 8000e18:	200001b8 	.word	0x200001b8
 8000e1c:	0800f994 	.word	0x0800f994
 8000e20:	0800f9c0 	.word	0x0800f9c0
 8000e24:	0800f978 	.word	0x0800f978

08000e28 <ConsoleCommandVer>:
static eCommandResult_T ConsoleCommandVer(const char buffer[])
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 8000e30:	2300      	movs	r3, #0
 8000e32:	73fb      	strb	r3, [r7, #15]

    IGNORE_UNUSED_VARIABLE(buffer);

	ConsoleIoSendString(VERSION_STRING);
 8000e34:	4805      	ldr	r0, [pc, #20]	; (8000e4c <ConsoleCommandVer+0x24>)
 8000e36:	f000 f87d 	bl	8000f34 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 8000e3a:	4805      	ldr	r0, [pc, #20]	; (8000e50 <ConsoleCommandVer+0x28>)
 8000e3c:	f000 f87a 	bl	8000f34 <ConsoleIoSendString>
	return result;
 8000e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3710      	adds	r7, #16
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	0800f9d0 	.word	0x0800f9d0
 8000e50:	0800f964 	.word	0x0800f964

08000e54 <ConsoleCommandsGetTable>:


const sConsoleCommandTable_T* ConsoleCommandsGetTable(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
	return (mConsoleCommandTable);
 8000e58:	4b02      	ldr	r3, [pc, #8]	; (8000e64 <ConsoleCommandsGetTable+0x10>)
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr
 8000e64:	0800f9ec 	.word	0x0800f9ec

08000e68 <reset>:
int readComplete = 0;
int charCount = 0;
// Buffer to hold command
uint8_t tempBuffer[10];
uint8_t byte;
void reset(){
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
	charCount = 0;
 8000e6c:	4b05      	ldr	r3, [pc, #20]	; (8000e84 <reset+0x1c>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	601a      	str	r2, [r3, #0]
	readComplete =0;
 8000e72:	4b05      	ldr	r3, [pc, #20]	; (8000e88 <reset+0x20>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]

}
 8000e78:	bf00      	nop
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	200001c4 	.word	0x200001c4
 8000e88:	200001c0 	.word	0x200001c0

08000e8c <ConsoleIoInit>:

eConsoleError ConsoleIoInit(UART_HandleTypeDef *huart)

{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
	consoleHuart = huart;
 8000e94:	4a07      	ldr	r2, [pc, #28]	; (8000eb4 <ConsoleIoInit+0x28>)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6013      	str	r3, [r2, #0]
	// So that we start the call back
	HAL_UART_Receive_IT(consoleHuart,&byte,1);
 8000e9a:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <ConsoleIoInit+0x28>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	4905      	ldr	r1, [pc, #20]	; (8000eb8 <ConsoleIoInit+0x2c>)
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f007 ff9d 	bl	8008de2 <HAL_UART_Receive_IT>
	return CONSOLE_SUCCESS;
 8000ea8:	2300      	movs	r3, #0
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3708      	adds	r7, #8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	200001bc 	.word	0x200001bc
 8000eb8:	200001d2 	.word	0x200001d2

08000ebc <ConsoleIoReceive>:
// This is modified for the Wokwi RPi Pico simulator. It works fine
// but that's partially because the serial terminal sends all of the
// characters at a time without losing any of them. What if this function
// wasn't called fast enough?
eConsoleError ConsoleIoReceive(uint8_t *buffer, const uint32_t bufferLength, uint32_t *readLength)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b086      	sub	sp, #24
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	60f8      	str	r0, [r7, #12]
 8000ec4:	60b9      	str	r1, [r7, #8]
 8000ec6:	607a      	str	r2, [r7, #4]
	uint32_t i = 0;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	617b      	str	r3, [r7, #20]


	///HAL_UART_Receive_IT(consoleHuart,byte,1);
	if( readComplete==1)
 8000ecc:	4b15      	ldr	r3, [pc, #84]	; (8000f24 <ConsoleIoReceive+0x68>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d11f      	bne.n	8000f14 <ConsoleIoReceive+0x58>
	{
		// copy the command to the buffer
		// set the length
		//return console_success
		while(i<charCount+1){
 8000ed4:	e00a      	b.n	8000eec <ConsoleIoReceive+0x30>
			buffer[i] = tempBuffer[i];
 8000ed6:	68fa      	ldr	r2, [r7, #12]
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	4413      	add	r3, r2
 8000edc:	4912      	ldr	r1, [pc, #72]	; (8000f28 <ConsoleIoReceive+0x6c>)
 8000ede:	697a      	ldr	r2, [r7, #20]
 8000ee0:	440a      	add	r2, r1
 8000ee2:	7812      	ldrb	r2, [r2, #0]
 8000ee4:	701a      	strb	r2, [r3, #0]
			i++;
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	3301      	adds	r3, #1
 8000eea:	617b      	str	r3, [r7, #20]
		while(i<charCount+1){
 8000eec:	4b0f      	ldr	r3, [pc, #60]	; (8000f2c <ConsoleIoReceive+0x70>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	461a      	mov	r2, r3
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d3ed      	bcc.n	8000ed6 <ConsoleIoReceive+0x1a>
		}
		*readLength = charCount;
 8000efa:	4b0c      	ldr	r3, [pc, #48]	; (8000f2c <ConsoleIoReceive+0x70>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	461a      	mov	r2, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	601a      	str	r2, [r3, #0]
		printf("%s", tempBuffer);
 8000f04:	4908      	ldr	r1, [pc, #32]	; (8000f28 <ConsoleIoReceive+0x6c>)
 8000f06:	480a      	ldr	r0, [pc, #40]	; (8000f30 <ConsoleIoReceive+0x74>)
 8000f08:	f00d fcd0 	bl	800e8ac <iprintf>
		// reset counts
		reset();
 8000f0c:	f7ff ffac 	bl	8000e68 <reset>
		//return console_success

		return CONSOLE_SUCCESS;
 8000f10:	2300      	movs	r3, #0
 8000f12:	e003      	b.n	8000f1c <ConsoleIoReceive+0x60>

	}


	*readLength = i;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	697a      	ldr	r2, [r7, #20]
 8000f18:	601a      	str	r2, [r3, #0]
	return CONSOLE_SUCCESS;
 8000f1a:	2300      	movs	r3, #0
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3718      	adds	r7, #24
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	200001c0 	.word	0x200001c0
 8000f28:	200001c8 	.word	0x200001c8
 8000f2c:	200001c4 	.word	0x200001c4
 8000f30:	0800f9e4 	.word	0x0800f9e4

08000f34 <ConsoleIoSendString>:

eConsoleError ConsoleIoSendString(const char *buffer)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
	printf("%s", buffer);
 8000f3c:	6879      	ldr	r1, [r7, #4]
 8000f3e:	4804      	ldr	r0, [pc, #16]	; (8000f50 <ConsoleIoSendString+0x1c>)
 8000f40:	f00d fcb4 	bl	800e8ac <iprintf>
	return CONSOLE_SUCCESS;
 8000f44:	2300      	movs	r3, #0
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	0800f9e4 	.word	0x0800f9e4

08000f54 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback (UART_HandleTypeDef *huart)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]


	//uint8_t lastChar = *(huart->pRxBuffPtr);
	tempBuffer[charCount] = byte;
 8000f5c:	4b0e      	ldr	r3, [pc, #56]	; (8000f98 <HAL_UART_RxCpltCallback+0x44>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a0e      	ldr	r2, [pc, #56]	; (8000f9c <HAL_UART_RxCpltCallback+0x48>)
 8000f62:	7811      	ldrb	r1, [r2, #0]
 8000f64:	4a0e      	ldr	r2, [pc, #56]	; (8000fa0 <HAL_UART_RxCpltCallback+0x4c>)
 8000f66:	54d1      	strb	r1, [r2, r3]

	charCount ++;
 8000f68:	4b0b      	ldr	r3, [pc, #44]	; (8000f98 <HAL_UART_RxCpltCallback+0x44>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	4a0a      	ldr	r2, [pc, #40]	; (8000f98 <HAL_UART_RxCpltCallback+0x44>)
 8000f70:	6013      	str	r3, [r2, #0]

	if( byte == '\n'){
 8000f72:	4b0a      	ldr	r3, [pc, #40]	; (8000f9c <HAL_UART_RxCpltCallback+0x48>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b0a      	cmp	r3, #10
 8000f78:	d102      	bne.n	8000f80 <HAL_UART_RxCpltCallback+0x2c>
	readComplete = 1;
 8000f7a:	4b0a      	ldr	r3, [pc, #40]	; (8000fa4 <HAL_UART_RxCpltCallback+0x50>)
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	601a      	str	r2, [r3, #0]

	}
	HAL_UART_Receive_IT(consoleHuart,&byte,1);
 8000f80:	4b09      	ldr	r3, [pc, #36]	; (8000fa8 <HAL_UART_RxCpltCallback+0x54>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	2201      	movs	r2, #1
 8000f86:	4905      	ldr	r1, [pc, #20]	; (8000f9c <HAL_UART_RxCpltCallback+0x48>)
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f007 ff2a 	bl	8008de2 <HAL_UART_Receive_IT>

}
 8000f8e:	bf00      	nop
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	200001c4 	.word	0x200001c4
 8000f9c:	200001d2 	.word	0x200001d2
 8000fa0:	200001c8 	.word	0x200001c8
 8000fa4:	200001c0 	.word	0x200001c0
 8000fa8:	200001bc 	.word	0x200001bc

08000fac <I3G450D_Init>:

static uint8_t spiTxBuf[2];
static uint8_t spiRxBuf[7];

void I3G450D_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	2102      	movs	r1, #2
 8000fb4:	4856      	ldr	r0, [pc, #344]	; (8001110 <I3G450D_Init+0x164>)
 8000fb6:	f002 ff4b 	bl	8003e50 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000fba:	2014      	movs	r0, #20
 8000fbc:	f002 f8ce 	bl	800315c <HAL_Delay>

	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	2102      	movs	r1, #2
 8000fc4:	4852      	ldr	r0, [pc, #328]	; (8001110 <I3G450D_Init+0x164>)
 8000fc6:	f002 ff43 	bl	8003e50 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000fca:	2014      	movs	r0, #20
 8000fcc:	f002 f8c6 	bl	800315c <HAL_Delay>
	spiTxBuf[0]=0x20;
 8000fd0:	4b50      	ldr	r3, [pc, #320]	; (8001114 <I3G450D_Init+0x168>)
 8000fd2:	2220      	movs	r2, #32
 8000fd4:	701a      	strb	r2, [r3, #0]
	spiTxBuf[1]=0xff;
 8000fd6:	4b4f      	ldr	r3, [pc, #316]	; (8001114 <I3G450D_Init+0x168>)
 8000fd8:	22ff      	movs	r2, #255	; 0xff
 8000fda:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(&hspi5,spiTxBuf,2,50);
 8000fdc:	2332      	movs	r3, #50	; 0x32
 8000fde:	2202      	movs	r2, #2
 8000fe0:	494c      	ldr	r1, [pc, #304]	; (8001114 <I3G450D_Init+0x168>)
 8000fe2:	484d      	ldr	r0, [pc, #308]	; (8001118 <I3G450D_Init+0x16c>)
 8000fe4:	f006 f889 	bl	80070fa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8000fe8:	2201      	movs	r2, #1
 8000fea:	2102      	movs	r1, #2
 8000fec:	4848      	ldr	r0, [pc, #288]	; (8001110 <I3G450D_Init+0x164>)
 8000fee:	f002 ff2f 	bl	8003e50 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000ff2:	2014      	movs	r0, #20
 8000ff4:	f002 f8b2 	bl	800315c <HAL_Delay>

	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	2102      	movs	r1, #2
 8000ffc:	4844      	ldr	r0, [pc, #272]	; (8001110 <I3G450D_Init+0x164>)
 8000ffe:	f002 ff27 	bl	8003e50 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001002:	2014      	movs	r0, #20
 8001004:	f002 f8aa 	bl	800315c <HAL_Delay>
	spiTxBuf[0]=0x21;
 8001008:	4b42      	ldr	r3, [pc, #264]	; (8001114 <I3G450D_Init+0x168>)
 800100a:	2221      	movs	r2, #33	; 0x21
 800100c:	701a      	strb	r2, [r3, #0]
	spiTxBuf[1]=0x00;
 800100e:	4b41      	ldr	r3, [pc, #260]	; (8001114 <I3G450D_Init+0x168>)
 8001010:	2200      	movs	r2, #0
 8001012:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(&hspi5,spiTxBuf,2,50);
 8001014:	2332      	movs	r3, #50	; 0x32
 8001016:	2202      	movs	r2, #2
 8001018:	493e      	ldr	r1, [pc, #248]	; (8001114 <I3G450D_Init+0x168>)
 800101a:	483f      	ldr	r0, [pc, #252]	; (8001118 <I3G450D_Init+0x16c>)
 800101c:	f006 f86d 	bl	80070fa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8001020:	2201      	movs	r2, #1
 8001022:	2102      	movs	r1, #2
 8001024:	483a      	ldr	r0, [pc, #232]	; (8001110 <I3G450D_Init+0x164>)
 8001026:	f002 ff13 	bl	8003e50 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800102a:	2014      	movs	r0, #20
 800102c:	f002 f896 	bl	800315c <HAL_Delay>

	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8001030:	2200      	movs	r2, #0
 8001032:	2102      	movs	r1, #2
 8001034:	4836      	ldr	r0, [pc, #216]	; (8001110 <I3G450D_Init+0x164>)
 8001036:	f002 ff0b 	bl	8003e50 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800103a:	2014      	movs	r0, #20
 800103c:	f002 f88e 	bl	800315c <HAL_Delay>
	spiTxBuf[0]=0x22;
 8001040:	4b34      	ldr	r3, [pc, #208]	; (8001114 <I3G450D_Init+0x168>)
 8001042:	2222      	movs	r2, #34	; 0x22
 8001044:	701a      	strb	r2, [r3, #0]
	spiTxBuf[1]=0x00;
 8001046:	4b33      	ldr	r3, [pc, #204]	; (8001114 <I3G450D_Init+0x168>)
 8001048:	2200      	movs	r2, #0
 800104a:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(&hspi5,spiTxBuf,2,50);
 800104c:	2332      	movs	r3, #50	; 0x32
 800104e:	2202      	movs	r2, #2
 8001050:	4930      	ldr	r1, [pc, #192]	; (8001114 <I3G450D_Init+0x168>)
 8001052:	4831      	ldr	r0, [pc, #196]	; (8001118 <I3G450D_Init+0x16c>)
 8001054:	f006 f851 	bl	80070fa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8001058:	2201      	movs	r2, #1
 800105a:	2102      	movs	r1, #2
 800105c:	482c      	ldr	r0, [pc, #176]	; (8001110 <I3G450D_Init+0x164>)
 800105e:	f002 fef7 	bl	8003e50 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001062:	2014      	movs	r0, #20
 8001064:	f002 f87a 	bl	800315c <HAL_Delay>

	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8001068:	2200      	movs	r2, #0
 800106a:	2102      	movs	r1, #2
 800106c:	4828      	ldr	r0, [pc, #160]	; (8001110 <I3G450D_Init+0x164>)
 800106e:	f002 feef 	bl	8003e50 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001072:	2014      	movs	r0, #20
 8001074:	f002 f872 	bl	800315c <HAL_Delay>
	spiTxBuf[0]=0x23;
 8001078:	4b26      	ldr	r3, [pc, #152]	; (8001114 <I3G450D_Init+0x168>)
 800107a:	2223      	movs	r2, #35	; 0x23
 800107c:	701a      	strb	r2, [r3, #0]
	spiTxBuf[1]=0x20;
 800107e:	4b25      	ldr	r3, [pc, #148]	; (8001114 <I3G450D_Init+0x168>)
 8001080:	2220      	movs	r2, #32
 8001082:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(&hspi5,spiTxBuf,2,50);
 8001084:	2332      	movs	r3, #50	; 0x32
 8001086:	2202      	movs	r2, #2
 8001088:	4922      	ldr	r1, [pc, #136]	; (8001114 <I3G450D_Init+0x168>)
 800108a:	4823      	ldr	r0, [pc, #140]	; (8001118 <I3G450D_Init+0x16c>)
 800108c:	f006 f835 	bl	80070fa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8001090:	2201      	movs	r2, #1
 8001092:	2102      	movs	r1, #2
 8001094:	481e      	ldr	r0, [pc, #120]	; (8001110 <I3G450D_Init+0x164>)
 8001096:	f002 fedb 	bl	8003e50 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800109a:	2014      	movs	r0, #20
 800109c:	f002 f85e 	bl	800315c <HAL_Delay>

	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 80010a0:	2200      	movs	r2, #0
 80010a2:	2102      	movs	r1, #2
 80010a4:	481a      	ldr	r0, [pc, #104]	; (8001110 <I3G450D_Init+0x164>)
 80010a6:	f002 fed3 	bl	8003e50 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80010aa:	2014      	movs	r0, #20
 80010ac:	f002 f856 	bl	800315c <HAL_Delay>
	spiTxBuf[0]=0x24;
 80010b0:	4b18      	ldr	r3, [pc, #96]	; (8001114 <I3G450D_Init+0x168>)
 80010b2:	2224      	movs	r2, #36	; 0x24
 80010b4:	701a      	strb	r2, [r3, #0]
	spiTxBuf[1]=0x10;
 80010b6:	4b17      	ldr	r3, [pc, #92]	; (8001114 <I3G450D_Init+0x168>)
 80010b8:	2210      	movs	r2, #16
 80010ba:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(&hspi5,spiTxBuf,2,50);
 80010bc:	2332      	movs	r3, #50	; 0x32
 80010be:	2202      	movs	r2, #2
 80010c0:	4914      	ldr	r1, [pc, #80]	; (8001114 <I3G450D_Init+0x168>)
 80010c2:	4815      	ldr	r0, [pc, #84]	; (8001118 <I3G450D_Init+0x16c>)
 80010c4:	f006 f819 	bl	80070fa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 80010c8:	2201      	movs	r2, #1
 80010ca:	2102      	movs	r1, #2
 80010cc:	4810      	ldr	r0, [pc, #64]	; (8001110 <I3G450D_Init+0x164>)
 80010ce:	f002 febf 	bl	8003e50 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80010d2:	2014      	movs	r0, #20
 80010d4:	f002 f842 	bl	800315c <HAL_Delay>
	// read who am i register
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 80010d8:	2200      	movs	r2, #0
 80010da:	2102      	movs	r1, #2
 80010dc:	480c      	ldr	r0, [pc, #48]	; (8001110 <I3G450D_Init+0x164>)
 80010de:	f002 feb7 	bl	8003e50 <HAL_GPIO_WritePin>
	spiTxBuf[0]=0x0F|0x80;
 80010e2:	4b0c      	ldr	r3, [pc, #48]	; (8001114 <I3G450D_Init+0x168>)
 80010e4:	228f      	movs	r2, #143	; 0x8f
 80010e6:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi5,spiTxBuf,1,50);
 80010e8:	2332      	movs	r3, #50	; 0x32
 80010ea:	2201      	movs	r2, #1
 80010ec:	4909      	ldr	r1, [pc, #36]	; (8001114 <I3G450D_Init+0x168>)
 80010ee:	480a      	ldr	r0, [pc, #40]	; (8001118 <I3G450D_Init+0x16c>)
 80010f0:	f006 f803 	bl	80070fa <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi5,&spiRxBuf[1],1,50);
 80010f4:	2332      	movs	r3, #50	; 0x32
 80010f6:	2201      	movs	r2, #1
 80010f8:	4908      	ldr	r1, [pc, #32]	; (800111c <I3G450D_Init+0x170>)
 80010fa:	4807      	ldr	r0, [pc, #28]	; (8001118 <I3G450D_Init+0x16c>)
 80010fc:	f006 f939 	bl	8007372 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8001100:	2201      	movs	r2, #1
 8001102:	2102      	movs	r1, #2
 8001104:	4802      	ldr	r0, [pc, #8]	; (8001110 <I3G450D_Init+0x164>)
 8001106:	f002 fea3 	bl	8003e50 <HAL_GPIO_WritePin>
}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	40020800 	.word	0x40020800
 8001114:	2000310c 	.word	0x2000310c
 8001118:	20003224 	.word	0x20003224
 800111c:	20003111 	.word	0x20003111

08001120 <I3G450D_loop>:

void I3G450D_loop(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b098      	sub	sp, #96	; 0x60
 8001124:	af00      	add	r7, sp, #0
		volatile int16_t Raw_x=0;
 8001126:	2300      	movs	r3, #0
 8001128:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		volatile int16_t Raw_y=0;
 800112c:	2300      	movs	r3, #0
 800112e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
		volatile int16_t Raw_z=0;
 8001132:	2300      	movs	r3, #0
 8001134:	87fb      	strh	r3, [r7, #62]	; 0x3e

		float difftime=0;
 8001136:	f04f 0300 	mov.w	r3, #0
 800113a:	647b      	str	r3, [r7, #68]	; 0x44

		int16_t averageWindow_X[AVERAGE_WINDOW_SIZE] = {0};
 800113c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	609a      	str	r2, [r3, #8]
 8001148:	60da      	str	r2, [r3, #12]
 800114a:	611a      	str	r2, [r3, #16]
		int16_t averageWindow_Y[AVERAGE_WINDOW_SIZE] = {0};
 800114c:	f107 0314 	add.w	r3, r7, #20
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
 800115a:	611a      	str	r2, [r3, #16]
		int16_t averageWindow_Z[AVERAGE_WINDOW_SIZE] = {0};
 800115c:	463b      	mov	r3, r7
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	605a      	str	r2, [r3, #4]
 8001164:	609a      	str	r2, [r3, #8]
 8001166:	60da      	str	r2, [r3, #12]
 8001168:	611a      	str	r2, [r3, #16]

		uint32_t windowPosition = 0;
 800116a:	2300      	movs	r3, #0
 800116c:	65fb      	str	r3, [r7, #92]	; 0x5c
		int32_t tempSum_X = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	65bb      	str	r3, [r7, #88]	; 0x58
		int32_t tempSum_Y = 0;
 8001172:	2300      	movs	r3, #0
 8001174:	657b      	str	r3, [r7, #84]	; 0x54
		int32_t tempSum_Z = 0;
 8001176:	2300      	movs	r3, #0
 8001178:	653b      	str	r3, [r7, #80]	; 0x50

		switch(currentState)
 800117a:	4b55      	ldr	r3, [pc, #340]	; (80012d0 <I3G450D_loop+0x1b0>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d003      	beq.n	800118a <I3G450D_loop+0x6a>
 8001182:	2b01      	cmp	r3, #1
 8001184:	f000 80ba 	beq.w	80012fc <I3G450D_loop+0x1dc>
			currentState=L3GD20_fisrt;
			dataReadyFlag=L3GD20_DATA_READY;
			break;

					default:
						break;
 8001188:	e36d      	b.n	8001866 <I3G450D_loop+0x746>
				if(dataReadyFlag==L3GD20_DATA_READY)
 800118a:	4b52      	ldr	r3, [pc, #328]	; (80012d4 <I3G450D_loop+0x1b4>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	2b01      	cmp	r3, #1
 8001190:	f040 8368 	bne.w	8001864 <I3G450D_loop+0x744>
					HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8001194:	2200      	movs	r2, #0
 8001196:	2102      	movs	r1, #2
 8001198:	484f      	ldr	r0, [pc, #316]	; (80012d8 <I3G450D_loop+0x1b8>)
 800119a:	f002 fe59 	bl	8003e50 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x28|0x80;
 800119e:	4b4f      	ldr	r3, [pc, #316]	; (80012dc <I3G450D_loop+0x1bc>)
 80011a0:	22a8      	movs	r2, #168	; 0xa8
 80011a2:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(&hspi5,spiTxBuf,1,50);
 80011a4:	2332      	movs	r3, #50	; 0x32
 80011a6:	2201      	movs	r2, #1
 80011a8:	494c      	ldr	r1, [pc, #304]	; (80012dc <I3G450D_loop+0x1bc>)
 80011aa:	484d      	ldr	r0, [pc, #308]	; (80012e0 <I3G450D_loop+0x1c0>)
 80011ac:	f005 ffa5 	bl	80070fa <HAL_SPI_Transmit>
						HAL_SPI_Receive(&hspi5,&spiRxBuf[1],1,50);
 80011b0:	2332      	movs	r3, #50	; 0x32
 80011b2:	2201      	movs	r2, #1
 80011b4:	494b      	ldr	r1, [pc, #300]	; (80012e4 <I3G450D_loop+0x1c4>)
 80011b6:	484a      	ldr	r0, [pc, #296]	; (80012e0 <I3G450D_loop+0x1c0>)
 80011b8:	f006 f8db 	bl	8007372 <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 80011bc:	2201      	movs	r2, #1
 80011be:	2102      	movs	r1, #2
 80011c0:	4845      	ldr	r0, [pc, #276]	; (80012d8 <I3G450D_loop+0x1b8>)
 80011c2:	f002 fe45 	bl	8003e50 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	2102      	movs	r1, #2
 80011ca:	4843      	ldr	r0, [pc, #268]	; (80012d8 <I3G450D_loop+0x1b8>)
 80011cc:	f002 fe40 	bl	8003e50 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x29|0x80;
 80011d0:	4b42      	ldr	r3, [pc, #264]	; (80012dc <I3G450D_loop+0x1bc>)
 80011d2:	22a9      	movs	r2, #169	; 0xa9
 80011d4:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(&hspi5,spiTxBuf,1,50);
 80011d6:	2332      	movs	r3, #50	; 0x32
 80011d8:	2201      	movs	r2, #1
 80011da:	4940      	ldr	r1, [pc, #256]	; (80012dc <I3G450D_loop+0x1bc>)
 80011dc:	4840      	ldr	r0, [pc, #256]	; (80012e0 <I3G450D_loop+0x1c0>)
 80011de:	f005 ff8c 	bl	80070fa <HAL_SPI_Transmit>
						HAL_SPI_Receive(&hspi5,&spiRxBuf[2],1,50);
 80011e2:	2332      	movs	r3, #50	; 0x32
 80011e4:	2201      	movs	r2, #1
 80011e6:	4940      	ldr	r1, [pc, #256]	; (80012e8 <I3G450D_loop+0x1c8>)
 80011e8:	483d      	ldr	r0, [pc, #244]	; (80012e0 <I3G450D_loop+0x1c0>)
 80011ea:	f006 f8c2 	bl	8007372 <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 80011ee:	2201      	movs	r2, #1
 80011f0:	2102      	movs	r1, #2
 80011f2:	4839      	ldr	r0, [pc, #228]	; (80012d8 <I3G450D_loop+0x1b8>)
 80011f4:	f002 fe2c 	bl	8003e50 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 80011f8:	2200      	movs	r2, #0
 80011fa:	2102      	movs	r1, #2
 80011fc:	4836      	ldr	r0, [pc, #216]	; (80012d8 <I3G450D_loop+0x1b8>)
 80011fe:	f002 fe27 	bl	8003e50 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x2a|0x80;
 8001202:	4b36      	ldr	r3, [pc, #216]	; (80012dc <I3G450D_loop+0x1bc>)
 8001204:	22aa      	movs	r2, #170	; 0xaa
 8001206:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(&hspi5,spiTxBuf,1,50);
 8001208:	2332      	movs	r3, #50	; 0x32
 800120a:	2201      	movs	r2, #1
 800120c:	4933      	ldr	r1, [pc, #204]	; (80012dc <I3G450D_loop+0x1bc>)
 800120e:	4834      	ldr	r0, [pc, #208]	; (80012e0 <I3G450D_loop+0x1c0>)
 8001210:	f005 ff73 	bl	80070fa <HAL_SPI_Transmit>
						HAL_SPI_Receive(&hspi5,&spiRxBuf[3],1,50);
 8001214:	2332      	movs	r3, #50	; 0x32
 8001216:	2201      	movs	r2, #1
 8001218:	4934      	ldr	r1, [pc, #208]	; (80012ec <I3G450D_loop+0x1cc>)
 800121a:	4831      	ldr	r0, [pc, #196]	; (80012e0 <I3G450D_loop+0x1c0>)
 800121c:	f006 f8a9 	bl	8007372 <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8001220:	2201      	movs	r2, #1
 8001222:	2102      	movs	r1, #2
 8001224:	482c      	ldr	r0, [pc, #176]	; (80012d8 <I3G450D_loop+0x1b8>)
 8001226:	f002 fe13 	bl	8003e50 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 800122a:	2200      	movs	r2, #0
 800122c:	2102      	movs	r1, #2
 800122e:	482a      	ldr	r0, [pc, #168]	; (80012d8 <I3G450D_loop+0x1b8>)
 8001230:	f002 fe0e 	bl	8003e50 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x2b|0x80;
 8001234:	4b29      	ldr	r3, [pc, #164]	; (80012dc <I3G450D_loop+0x1bc>)
 8001236:	22ab      	movs	r2, #171	; 0xab
 8001238:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(&hspi5,spiTxBuf,1,50);
 800123a:	2332      	movs	r3, #50	; 0x32
 800123c:	2201      	movs	r2, #1
 800123e:	4927      	ldr	r1, [pc, #156]	; (80012dc <I3G450D_loop+0x1bc>)
 8001240:	4827      	ldr	r0, [pc, #156]	; (80012e0 <I3G450D_loop+0x1c0>)
 8001242:	f005 ff5a 	bl	80070fa <HAL_SPI_Transmit>
						HAL_SPI_Receive(&hspi5,&spiRxBuf[4],1,50);
 8001246:	2332      	movs	r3, #50	; 0x32
 8001248:	2201      	movs	r2, #1
 800124a:	4929      	ldr	r1, [pc, #164]	; (80012f0 <I3G450D_loop+0x1d0>)
 800124c:	4824      	ldr	r0, [pc, #144]	; (80012e0 <I3G450D_loop+0x1c0>)
 800124e:	f006 f890 	bl	8007372 <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8001252:	2201      	movs	r2, #1
 8001254:	2102      	movs	r1, #2
 8001256:	4820      	ldr	r0, [pc, #128]	; (80012d8 <I3G450D_loop+0x1b8>)
 8001258:	f002 fdfa 	bl	8003e50 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 800125c:	2200      	movs	r2, #0
 800125e:	2102      	movs	r1, #2
 8001260:	481d      	ldr	r0, [pc, #116]	; (80012d8 <I3G450D_loop+0x1b8>)
 8001262:	f002 fdf5 	bl	8003e50 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x2c|0x80;
 8001266:	4b1d      	ldr	r3, [pc, #116]	; (80012dc <I3G450D_loop+0x1bc>)
 8001268:	22ac      	movs	r2, #172	; 0xac
 800126a:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(&hspi5,spiTxBuf,1,50);
 800126c:	2332      	movs	r3, #50	; 0x32
 800126e:	2201      	movs	r2, #1
 8001270:	491a      	ldr	r1, [pc, #104]	; (80012dc <I3G450D_loop+0x1bc>)
 8001272:	481b      	ldr	r0, [pc, #108]	; (80012e0 <I3G450D_loop+0x1c0>)
 8001274:	f005 ff41 	bl	80070fa <HAL_SPI_Transmit>
						HAL_SPI_Receive(&hspi5,&spiRxBuf[5],1,50);
 8001278:	2332      	movs	r3, #50	; 0x32
 800127a:	2201      	movs	r2, #1
 800127c:	491d      	ldr	r1, [pc, #116]	; (80012f4 <I3G450D_loop+0x1d4>)
 800127e:	4818      	ldr	r0, [pc, #96]	; (80012e0 <I3G450D_loop+0x1c0>)
 8001280:	f006 f877 	bl	8007372 <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8001284:	2201      	movs	r2, #1
 8001286:	2102      	movs	r1, #2
 8001288:	4813      	ldr	r0, [pc, #76]	; (80012d8 <I3G450D_loop+0x1b8>)
 800128a:	f002 fde1 	bl	8003e50 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 800128e:	2200      	movs	r2, #0
 8001290:	2102      	movs	r1, #2
 8001292:	4811      	ldr	r0, [pc, #68]	; (80012d8 <I3G450D_loop+0x1b8>)
 8001294:	f002 fddc 	bl	8003e50 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x2d|0x80;
 8001298:	4b10      	ldr	r3, [pc, #64]	; (80012dc <I3G450D_loop+0x1bc>)
 800129a:	22ad      	movs	r2, #173	; 0xad
 800129c:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(&hspi5,spiTxBuf,1,50);
 800129e:	2332      	movs	r3, #50	; 0x32
 80012a0:	2201      	movs	r2, #1
 80012a2:	490e      	ldr	r1, [pc, #56]	; (80012dc <I3G450D_loop+0x1bc>)
 80012a4:	480e      	ldr	r0, [pc, #56]	; (80012e0 <I3G450D_loop+0x1c0>)
 80012a6:	f005 ff28 	bl	80070fa <HAL_SPI_Transmit>
						HAL_SPI_Receive(&hspi5,&spiRxBuf[6],1,50);
 80012aa:	2332      	movs	r3, #50	; 0x32
 80012ac:	2201      	movs	r2, #1
 80012ae:	4912      	ldr	r1, [pc, #72]	; (80012f8 <I3G450D_loop+0x1d8>)
 80012b0:	480b      	ldr	r0, [pc, #44]	; (80012e0 <I3G450D_loop+0x1c0>)
 80012b2:	f006 f85e 	bl	8007372 <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 80012b6:	2201      	movs	r2, #1
 80012b8:	2102      	movs	r1, #2
 80012ba:	4807      	ldr	r0, [pc, #28]	; (80012d8 <I3G450D_loop+0x1b8>)
 80012bc:	f002 fdc8 	bl	8003e50 <HAL_GPIO_WritePin>
						currentState=L3GD20_second;
 80012c0:	4b03      	ldr	r3, [pc, #12]	; (80012d0 <I3G450D_loop+0x1b0>)
 80012c2:	2201      	movs	r2, #1
 80012c4:	701a      	strb	r2, [r3, #0]
						dataReadyFlag=L3GD20_DATA_NOT_READY;
 80012c6:	4b03      	ldr	r3, [pc, #12]	; (80012d4 <I3G450D_loop+0x1b4>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	701a      	strb	r2, [r3, #0]
				break;
 80012cc:	e2ca      	b.n	8001864 <I3G450D_loop+0x744>
 80012ce:	bf00      	nop
 80012d0:	200001d4 	.word	0x200001d4
 80012d4:	20000000 	.word	0x20000000
 80012d8:	40020800 	.word	0x40020800
 80012dc:	2000310c 	.word	0x2000310c
 80012e0:	20003224 	.word	0x20003224
 80012e4:	20003111 	.word	0x20003111
 80012e8:	20003112 	.word	0x20003112
 80012ec:	20003113 	.word	0x20003113
 80012f0:	20003114 	.word	0x20003114
 80012f4:	20003115 	.word	0x20003115
 80012f8:	20003116 	.word	0x20003116
				Raw_x=(spiRxBuf[2]<<8)|spiRxBuf[1];
 80012fc:	4ba0      	ldr	r3, [pc, #640]	; (8001580 <I3G450D_loop+0x460>)
 80012fe:	789b      	ldrb	r3, [r3, #2]
 8001300:	021b      	lsls	r3, r3, #8
 8001302:	b21a      	sxth	r2, r3
 8001304:	4b9e      	ldr	r3, [pc, #632]	; (8001580 <I3G450D_loop+0x460>)
 8001306:	785b      	ldrb	r3, [r3, #1]
 8001308:	b21b      	sxth	r3, r3
 800130a:	4313      	orrs	r3, r2
 800130c:	b21b      	sxth	r3, r3
 800130e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
				Raw_y=(spiRxBuf[4]<<8)|spiRxBuf[3];
 8001312:	4b9b      	ldr	r3, [pc, #620]	; (8001580 <I3G450D_loop+0x460>)
 8001314:	791b      	ldrb	r3, [r3, #4]
 8001316:	021b      	lsls	r3, r3, #8
 8001318:	b21a      	sxth	r2, r3
 800131a:	4b99      	ldr	r3, [pc, #612]	; (8001580 <I3G450D_loop+0x460>)
 800131c:	78db      	ldrb	r3, [r3, #3]
 800131e:	b21b      	sxth	r3, r3
 8001320:	4313      	orrs	r3, r2
 8001322:	b21b      	sxth	r3, r3
 8001324:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
				Raw_z=(spiRxBuf[6]<<8)|spiRxBuf[5];
 8001328:	4b95      	ldr	r3, [pc, #596]	; (8001580 <I3G450D_loop+0x460>)
 800132a:	799b      	ldrb	r3, [r3, #6]
 800132c:	021b      	lsls	r3, r3, #8
 800132e:	b21a      	sxth	r2, r3
 8001330:	4b93      	ldr	r3, [pc, #588]	; (8001580 <I3G450D_loop+0x460>)
 8001332:	795b      	ldrb	r3, [r3, #5]
 8001334:	b21b      	sxth	r3, r3
 8001336:	4313      	orrs	r3, r2
 8001338:	b21b      	sxth	r3, r3
 800133a:	87fb      	strh	r3, [r7, #62]	; 0x3e
				test_Raw_x = Raw_x;
 800133c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8001340:	b21a      	sxth	r2, r3
 8001342:	4b90      	ldr	r3, [pc, #576]	; (8001584 <I3G450D_loop+0x464>)
 8001344:	801a      	strh	r2, [r3, #0]
				test_Raw_y = Raw_y;
 8001346:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800134a:	b21a      	sxth	r2, r3
 800134c:	4b8e      	ldr	r3, [pc, #568]	; (8001588 <I3G450D_loop+0x468>)
 800134e:	801a      	strh	r2, [r3, #0]
				test_Raw_z = Raw_z;
 8001350:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001352:	b21a      	sxth	r2, r3
 8001354:	4b8d      	ldr	r3, [pc, #564]	; (800158c <I3G450D_loop+0x46c>)
 8001356:	801a      	strh	r2, [r3, #0]
			if(currentcalistate==L3GD20_calibrated)
 8001358:	4b8d      	ldr	r3, [pc, #564]	; (8001590 <I3G450D_loop+0x470>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b02      	cmp	r3, #2
 800135e:	f040 80d5 	bne.w	800150c <I3G450D_loop+0x3ec>
				angleRate_x=(float) (Raw_x - (offset_x))*L3GD20_SENSITIVITY;
 8001362:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8001366:	b21b      	sxth	r3, r3
 8001368:	461a      	mov	r2, r3
 800136a:	4b8a      	ldr	r3, [pc, #552]	; (8001594 <I3G450D_loop+0x474>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	ee07 3a90 	vmov	s15, r3
 8001374:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001378:	ed9f 7a87 	vldr	s14, [pc, #540]	; 8001598 <I3G450D_loop+0x478>
 800137c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001380:	4b86      	ldr	r3, [pc, #536]	; (800159c <I3G450D_loop+0x47c>)
 8001382:	edc3 7a00 	vstr	s15, [r3]
				angleRate_y=(float) (Raw_y - (offset_y))*L3GD20_SENSITIVITY;
 8001386:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800138a:	b21b      	sxth	r3, r3
 800138c:	461a      	mov	r2, r3
 800138e:	4b84      	ldr	r3, [pc, #528]	; (80015a0 <I3G450D_loop+0x480>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	ee07 3a90 	vmov	s15, r3
 8001398:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800139c:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8001598 <I3G450D_loop+0x478>
 80013a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013a4:	4b7f      	ldr	r3, [pc, #508]	; (80015a4 <I3G450D_loop+0x484>)
 80013a6:	edc3 7a00 	vstr	s15, [r3]
				angleRate_z=(float) (Raw_z - (offset_z))*L3GD20_SENSITIVITY;
 80013aa:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80013ac:	b21b      	sxth	r3, r3
 80013ae:	461a      	mov	r2, r3
 80013b0:	4b7d      	ldr	r3, [pc, #500]	; (80015a8 <I3G450D_loop+0x488>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	ee07 3a90 	vmov	s15, r3
 80013ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013be:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8001598 <I3G450D_loop+0x478>
 80013c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013c6:	4b79      	ldr	r3, [pc, #484]	; (80015ac <I3G450D_loop+0x48c>)
 80013c8:	edc3 7a00 	vstr	s15, [r3]
				difftime=0.003f;
 80013cc:	4b78      	ldr	r3, [pc, #480]	; (80015b0 <I3G450D_loop+0x490>)
 80013ce:	647b      	str	r3, [r7, #68]	; 0x44
				if((angleRate_x>Noise_X)||(angleRate_x<-Noise_X))
 80013d0:	4b72      	ldr	r3, [pc, #456]	; (800159c <I3G450D_loop+0x47c>)
 80013d2:	ed93 7a00 	vldr	s14, [r3]
 80013d6:	4b77      	ldr	r3, [pc, #476]	; (80015b4 <I3G450D_loop+0x494>)
 80013d8:	edd3 7a00 	vldr	s15, [r3]
 80013dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e4:	dc0c      	bgt.n	8001400 <I3G450D_loop+0x2e0>
 80013e6:	4b73      	ldr	r3, [pc, #460]	; (80015b4 <I3G450D_loop+0x494>)
 80013e8:	edd3 7a00 	vldr	s15, [r3]
 80013ec:	eeb1 7a67 	vneg.f32	s14, s15
 80013f0:	4b6a      	ldr	r3, [pc, #424]	; (800159c <I3G450D_loop+0x47c>)
 80013f2:	edd3 7a00 	vldr	s15, [r3]
 80013f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013fe:	dd1b      	ble.n	8001438 <I3G450D_loop+0x318>
					Angle_X+=((angleRate_x+LastAngleRate_X)*difftime)/(2.0f);
 8001400:	4b66      	ldr	r3, [pc, #408]	; (800159c <I3G450D_loop+0x47c>)
 8001402:	ed93 7a00 	vldr	s14, [r3]
 8001406:	4b6c      	ldr	r3, [pc, #432]	; (80015b8 <I3G450D_loop+0x498>)
 8001408:	edd3 7a00 	vldr	s15, [r3]
 800140c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001410:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001414:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001418:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800141c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001420:	4b66      	ldr	r3, [pc, #408]	; (80015bc <I3G450D_loop+0x49c>)
 8001422:	edd3 7a00 	vldr	s15, [r3]
 8001426:	ee77 7a27 	vadd.f32	s15, s14, s15
 800142a:	4b64      	ldr	r3, [pc, #400]	; (80015bc <I3G450D_loop+0x49c>)
 800142c:	edc3 7a00 	vstr	s15, [r3]
					LastAngleRate_X=angleRate_x;
 8001430:	4b5a      	ldr	r3, [pc, #360]	; (800159c <I3G450D_loop+0x47c>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a60      	ldr	r2, [pc, #384]	; (80015b8 <I3G450D_loop+0x498>)
 8001436:	6013      	str	r3, [r2, #0]
				if((angleRate_y>Noise_Y)||(angleRate_y<-Noise_Y))
 8001438:	4b5a      	ldr	r3, [pc, #360]	; (80015a4 <I3G450D_loop+0x484>)
 800143a:	ed93 7a00 	vldr	s14, [r3]
 800143e:	4b60      	ldr	r3, [pc, #384]	; (80015c0 <I3G450D_loop+0x4a0>)
 8001440:	edd3 7a00 	vldr	s15, [r3]
 8001444:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800144c:	dc0c      	bgt.n	8001468 <I3G450D_loop+0x348>
 800144e:	4b5c      	ldr	r3, [pc, #368]	; (80015c0 <I3G450D_loop+0x4a0>)
 8001450:	edd3 7a00 	vldr	s15, [r3]
 8001454:	eeb1 7a67 	vneg.f32	s14, s15
 8001458:	4b52      	ldr	r3, [pc, #328]	; (80015a4 <I3G450D_loop+0x484>)
 800145a:	edd3 7a00 	vldr	s15, [r3]
 800145e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001466:	dd1b      	ble.n	80014a0 <I3G450D_loop+0x380>
					Angle_Y+=((angleRate_y+LastAngleRate_Y)*difftime)/(2.0f);
 8001468:	4b4e      	ldr	r3, [pc, #312]	; (80015a4 <I3G450D_loop+0x484>)
 800146a:	ed93 7a00 	vldr	s14, [r3]
 800146e:	4b55      	ldr	r3, [pc, #340]	; (80015c4 <I3G450D_loop+0x4a4>)
 8001470:	edd3 7a00 	vldr	s15, [r3]
 8001474:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001478:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800147c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001480:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001484:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001488:	4b4f      	ldr	r3, [pc, #316]	; (80015c8 <I3G450D_loop+0x4a8>)
 800148a:	edd3 7a00 	vldr	s15, [r3]
 800148e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001492:	4b4d      	ldr	r3, [pc, #308]	; (80015c8 <I3G450D_loop+0x4a8>)
 8001494:	edc3 7a00 	vstr	s15, [r3]
					LastAngleRate_Y=angleRate_y;
 8001498:	4b42      	ldr	r3, [pc, #264]	; (80015a4 <I3G450D_loop+0x484>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a49      	ldr	r2, [pc, #292]	; (80015c4 <I3G450D_loop+0x4a4>)
 800149e:	6013      	str	r3, [r2, #0]
				if((angleRate_z>Noise_Z)||(angleRate_z<-Noise_Z))
 80014a0:	4b42      	ldr	r3, [pc, #264]	; (80015ac <I3G450D_loop+0x48c>)
 80014a2:	ed93 7a00 	vldr	s14, [r3]
 80014a6:	4b49      	ldr	r3, [pc, #292]	; (80015cc <I3G450D_loop+0x4ac>)
 80014a8:	edd3 7a00 	vldr	s15, [r3]
 80014ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b4:	dc0d      	bgt.n	80014d2 <I3G450D_loop+0x3b2>
 80014b6:	4b45      	ldr	r3, [pc, #276]	; (80015cc <I3G450D_loop+0x4ac>)
 80014b8:	edd3 7a00 	vldr	s15, [r3]
 80014bc:	eeb1 7a67 	vneg.f32	s14, s15
 80014c0:	4b3a      	ldr	r3, [pc, #232]	; (80015ac <I3G450D_loop+0x48c>)
 80014c2:	edd3 7a00 	vldr	s15, [r3]
 80014c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ce:	f340 81c2 	ble.w	8001856 <I3G450D_loop+0x736>
					Angle_Z+=((angleRate_z+LastAngleRate_Z)*difftime)/(2.0f);
 80014d2:	4b36      	ldr	r3, [pc, #216]	; (80015ac <I3G450D_loop+0x48c>)
 80014d4:	ed93 7a00 	vldr	s14, [r3]
 80014d8:	4b3d      	ldr	r3, [pc, #244]	; (80015d0 <I3G450D_loop+0x4b0>)
 80014da:	edd3 7a00 	vldr	s15, [r3]
 80014de:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014e2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80014e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ea:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80014ee:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014f2:	4b38      	ldr	r3, [pc, #224]	; (80015d4 <I3G450D_loop+0x4b4>)
 80014f4:	edd3 7a00 	vldr	s15, [r3]
 80014f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014fc:	4b35      	ldr	r3, [pc, #212]	; (80015d4 <I3G450D_loop+0x4b4>)
 80014fe:	edc3 7a00 	vstr	s15, [r3]
					LastAngleRate_Z=angleRate_z;
 8001502:	4b2a      	ldr	r3, [pc, #168]	; (80015ac <I3G450D_loop+0x48c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a32      	ldr	r2, [pc, #200]	; (80015d0 <I3G450D_loop+0x4b0>)
 8001508:	6013      	str	r3, [r2, #0]
 800150a:	e1a4      	b.n	8001856 <I3G450D_loop+0x736>
				switch(currentcalistate)
 800150c:	4b20      	ldr	r3, [pc, #128]	; (8001590 <I3G450D_loop+0x470>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b02      	cmp	r3, #2
 8001512:	f000 819b 	beq.w	800184c <I3G450D_loop+0x72c>
 8001516:	2b02      	cmp	r3, #2
 8001518:	f300 819a 	bgt.w	8001850 <I3G450D_loop+0x730>
 800151c:	2b00      	cmp	r3, #0
 800151e:	d002      	beq.n	8001526 <I3G450D_loop+0x406>
 8001520:	2b01      	cmp	r3, #1
 8001522:	d029      	beq.n	8001578 <I3G450D_loop+0x458>
						break;
 8001524:	e194      	b.n	8001850 <I3G450D_loop+0x730>
						calibrationBuffer_X[caliCounter]=Raw_x;
 8001526:	4b2c      	ldr	r3, [pc, #176]	; (80015d8 <I3G450D_loop+0x4b8>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800152e:	b211      	sxth	r1, r2
 8001530:	4a2a      	ldr	r2, [pc, #168]	; (80015dc <I3G450D_loop+0x4bc>)
 8001532:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						calibrationBuffer_Y[caliCounter]=Raw_y;
 8001536:	4b28      	ldr	r3, [pc, #160]	; (80015d8 <I3G450D_loop+0x4b8>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800153e:	b211      	sxth	r1, r2
 8001540:	4a27      	ldr	r2, [pc, #156]	; (80015e0 <I3G450D_loop+0x4c0>)
 8001542:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						calibrationBuffer_Z[caliCounter]=Raw_z;
 8001546:	4b24      	ldr	r3, [pc, #144]	; (80015d8 <I3G450D_loop+0x4b8>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 800154c:	b211      	sxth	r1, r2
 800154e:	4a25      	ldr	r2, [pc, #148]	; (80015e4 <I3G450D_loop+0x4c4>)
 8001550:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						caliCounter++;
 8001554:	4b20      	ldr	r3, [pc, #128]	; (80015d8 <I3G450D_loop+0x4b8>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	3301      	adds	r3, #1
 800155a:	4a1f      	ldr	r2, [pc, #124]	; (80015d8 <I3G450D_loop+0x4b8>)
 800155c:	6013      	str	r3, [r2, #0]
						if(caliCounter>=CALIBRATION_BUFFER_LENGTH)
 800155e:	4b1e      	ldr	r3, [pc, #120]	; (80015d8 <I3G450D_loop+0x4b8>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001566:	f0c0 8175 	bcc.w	8001854 <I3G450D_loop+0x734>
							caliCounter=0;
 800156a:	4b1b      	ldr	r3, [pc, #108]	; (80015d8 <I3G450D_loop+0x4b8>)
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
							currentcalistate=L3GD20_process_calibration_samples;
 8001570:	4b07      	ldr	r3, [pc, #28]	; (8001590 <I3G450D_loop+0x470>)
 8001572:	2201      	movs	r2, #1
 8001574:	701a      	strb	r2, [r3, #0]
						break;
 8001576:	e16d      	b.n	8001854 <I3G450D_loop+0x734>
						for(uint32_t idx=0; idx<CALIBRATION_BUFFER_LENGTH;idx++)
 8001578:	2300      	movs	r3, #0
 800157a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800157c:	e0a5      	b.n	80016ca <I3G450D_loop+0x5aa>
 800157e:	bf00      	nop
 8001580:	20003110 	.word	0x20003110
 8001584:	20000220 	.word	0x20000220
 8001588:	20000222 	.word	0x20000222
 800158c:	20000224 	.word	0x20000224
 8001590:	200001d3 	.word	0x200001d3
 8001594:	200001e4 	.word	0x200001e4
 8001598:	3d8f5c29 	.word	0x3d8f5c29
 800159c:	200001d8 	.word	0x200001d8
 80015a0:	200001e8 	.word	0x200001e8
 80015a4:	200001dc 	.word	0x200001dc
 80015a8:	200001ec 	.word	0x200001ec
 80015ac:	200001e0 	.word	0x200001e0
 80015b0:	3b449ba6 	.word	0x3b449ba6
 80015b4:	200001f0 	.word	0x200001f0
 80015b8:	20000208 	.word	0x20000208
 80015bc:	200001fc 	.word	0x200001fc
 80015c0:	200001f4 	.word	0x200001f4
 80015c4:	2000020c 	.word	0x2000020c
 80015c8:	20000200 	.word	0x20000200
 80015cc:	200001f8 	.word	0x200001f8
 80015d0:	20000210 	.word	0x20000210
 80015d4:	20000204 	.word	0x20000204
 80015d8:	20000228 	.word	0x20000228
 80015dc:	2000022c 	.word	0x2000022c
 80015e0:	200011cc 	.word	0x200011cc
 80015e4:	2000216c 	.word	0x2000216c
								tempSum_X=tempSum_X-averageWindow_X[windowPosition]+calibrationBuffer_X[idx];
 80015e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80015ea:	005b      	lsls	r3, r3, #1
 80015ec:	3360      	adds	r3, #96	; 0x60
 80015ee:	443b      	add	r3, r7
 80015f0:	f933 3c38 	ldrsh.w	r3, [r3, #-56]
 80015f4:	461a      	mov	r2, r3
 80015f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80015f8:	1a9b      	subs	r3, r3, r2
 80015fa:	499d      	ldr	r1, [pc, #628]	; (8001870 <I3G450D_loop+0x750>)
 80015fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80015fe:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8001602:	4413      	add	r3, r2
 8001604:	65bb      	str	r3, [r7, #88]	; 0x58
								tempSum_Y=tempSum_Y-averageWindow_Y[windowPosition]+calibrationBuffer_Y[idx];
 8001606:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001608:	005b      	lsls	r3, r3, #1
 800160a:	3360      	adds	r3, #96	; 0x60
 800160c:	443b      	add	r3, r7
 800160e:	f933 3c4c 	ldrsh.w	r3, [r3, #-76]
 8001612:	461a      	mov	r2, r3
 8001614:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001616:	1a9b      	subs	r3, r3, r2
 8001618:	4996      	ldr	r1, [pc, #600]	; (8001874 <I3G450D_loop+0x754>)
 800161a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800161c:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8001620:	4413      	add	r3, r2
 8001622:	657b      	str	r3, [r7, #84]	; 0x54
								tempSum_Z=tempSum_Z-averageWindow_Z[windowPosition]+calibrationBuffer_Z[idx];
 8001624:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001626:	005b      	lsls	r3, r3, #1
 8001628:	3360      	adds	r3, #96	; 0x60
 800162a:	443b      	add	r3, r7
 800162c:	f933 3c60 	ldrsh.w	r3, [r3, #-96]
 8001630:	461a      	mov	r2, r3
 8001632:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001634:	1a9b      	subs	r3, r3, r2
 8001636:	4990      	ldr	r1, [pc, #576]	; (8001878 <I3G450D_loop+0x758>)
 8001638:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800163a:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 800163e:	4413      	add	r3, r2
 8001640:	653b      	str	r3, [r7, #80]	; 0x50
								averageWindow_X[windowPosition]=calibrationBuffer_X[idx];
 8001642:	4a8b      	ldr	r2, [pc, #556]	; (8001870 <I3G450D_loop+0x750>)
 8001644:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001646:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 800164a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	3360      	adds	r3, #96	; 0x60
 8001650:	443b      	add	r3, r7
 8001652:	f823 2c38 	strh.w	r2, [r3, #-56]
								averageWindow_Y[windowPosition]=calibrationBuffer_Y[idx];
 8001656:	4a87      	ldr	r2, [pc, #540]	; (8001874 <I3G450D_loop+0x754>)
 8001658:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800165a:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 800165e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	3360      	adds	r3, #96	; 0x60
 8001664:	443b      	add	r3, r7
 8001666:	f823 2c4c 	strh.w	r2, [r3, #-76]
								averageWindow_Z[windowPosition]=calibrationBuffer_Z[idx];
 800166a:	4a83      	ldr	r2, [pc, #524]	; (8001878 <I3G450D_loop+0x758>)
 800166c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800166e:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 8001672:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	3360      	adds	r3, #96	; 0x60
 8001678:	443b      	add	r3, r7
 800167a:	f823 2c60 	strh.w	r2, [r3, #-96]
								offset_x=tempSum_X/(int32_t)AVERAGE_WINDOW_SIZE;
 800167e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001680:	4a7e      	ldr	r2, [pc, #504]	; (800187c <I3G450D_loop+0x75c>)
 8001682:	fb82 1203 	smull	r1, r2, r2, r3
 8001686:	1092      	asrs	r2, r2, #2
 8001688:	17db      	asrs	r3, r3, #31
 800168a:	1ad3      	subs	r3, r2, r3
 800168c:	4a7c      	ldr	r2, [pc, #496]	; (8001880 <I3G450D_loop+0x760>)
 800168e:	6013      	str	r3, [r2, #0]
								offset_y=tempSum_Y/(int32_t)AVERAGE_WINDOW_SIZE;
 8001690:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001692:	4a7a      	ldr	r2, [pc, #488]	; (800187c <I3G450D_loop+0x75c>)
 8001694:	fb82 1203 	smull	r1, r2, r2, r3
 8001698:	1092      	asrs	r2, r2, #2
 800169a:	17db      	asrs	r3, r3, #31
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	4a79      	ldr	r2, [pc, #484]	; (8001884 <I3G450D_loop+0x764>)
 80016a0:	6013      	str	r3, [r2, #0]
								offset_z=tempSum_Z/(int32_t)AVERAGE_WINDOW_SIZE;
 80016a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80016a4:	4a75      	ldr	r2, [pc, #468]	; (800187c <I3G450D_loop+0x75c>)
 80016a6:	fb82 1203 	smull	r1, r2, r2, r3
 80016aa:	1092      	asrs	r2, r2, #2
 80016ac:	17db      	asrs	r3, r3, #31
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	4a75      	ldr	r2, [pc, #468]	; (8001888 <I3G450D_loop+0x768>)
 80016b2:	6013      	str	r3, [r2, #0]
								windowPosition++;
 80016b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016b6:	3301      	adds	r3, #1
 80016b8:	65fb      	str	r3, [r7, #92]	; 0x5c
								if(windowPosition>=AVERAGE_WINDOW_SIZE)
 80016ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016bc:	2b09      	cmp	r3, #9
 80016be:	d901      	bls.n	80016c4 <I3G450D_loop+0x5a4>
									windowPosition=0;
 80016c0:	2300      	movs	r3, #0
 80016c2:	65fb      	str	r3, [r7, #92]	; 0x5c
						for(uint32_t idx=0; idx<CALIBRATION_BUFFER_LENGTH;idx++)
 80016c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016c6:	3301      	adds	r3, #1
 80016c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80016ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016cc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80016d0:	d38a      	bcc.n	80015e8 <I3G450D_loop+0x4c8>
							for(uint32_t idx=0;idx<CALIBRATION_BUFFER_LENGTH;idx++)
 80016d2:	2300      	movs	r3, #0
 80016d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80016d6:	e089      	b.n	80017ec <I3G450D_loop+0x6cc>
								if(((int32_t)calibrationBuffer_X[idx]-offset_x)>TempNoise_X)
 80016d8:	4a65      	ldr	r2, [pc, #404]	; (8001870 <I3G450D_loop+0x750>)
 80016da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016dc:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80016e0:	461a      	mov	r2, r3
 80016e2:	4b67      	ldr	r3, [pc, #412]	; (8001880 <I3G450D_loop+0x760>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	1ad2      	subs	r2, r2, r3
 80016e8:	4b68      	ldr	r3, [pc, #416]	; (800188c <I3G450D_loop+0x76c>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	dd0a      	ble.n	8001706 <I3G450D_loop+0x5e6>
									TempNoise_X=(int32_t)calibrationBuffer_X[idx]-offset_x;
 80016f0:	4a5f      	ldr	r2, [pc, #380]	; (8001870 <I3G450D_loop+0x750>)
 80016f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016f4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80016f8:	461a      	mov	r2, r3
 80016fa:	4b61      	ldr	r3, [pc, #388]	; (8001880 <I3G450D_loop+0x760>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	4a62      	ldr	r2, [pc, #392]	; (800188c <I3G450D_loop+0x76c>)
 8001702:	6013      	str	r3, [r2, #0]
 8001704:	e015      	b.n	8001732 <I3G450D_loop+0x612>
								else if(((int32_t)calibrationBuffer_X[idx]-offset_x)<-TempNoise_X)
 8001706:	4a5a      	ldr	r2, [pc, #360]	; (8001870 <I3G450D_loop+0x750>)
 8001708:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800170a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800170e:	461a      	mov	r2, r3
 8001710:	4b5b      	ldr	r3, [pc, #364]	; (8001880 <I3G450D_loop+0x760>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	1ad2      	subs	r2, r2, r3
 8001716:	4b5d      	ldr	r3, [pc, #372]	; (800188c <I3G450D_loop+0x76c>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	425b      	negs	r3, r3
 800171c:	429a      	cmp	r2, r3
 800171e:	da08      	bge.n	8001732 <I3G450D_loop+0x612>
									TempNoise_X=-((int32_t)calibrationBuffer_X[idx]-offset_x);
 8001720:	4b57      	ldr	r3, [pc, #348]	; (8001880 <I3G450D_loop+0x760>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4952      	ldr	r1, [pc, #328]	; (8001870 <I3G450D_loop+0x750>)
 8001726:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001728:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 800172c:	1a9b      	subs	r3, r3, r2
 800172e:	4a57      	ldr	r2, [pc, #348]	; (800188c <I3G450D_loop+0x76c>)
 8001730:	6013      	str	r3, [r2, #0]
								if(((int32_t)calibrationBuffer_Y[idx]-offset_y)>TempNoise_Y)
 8001732:	4a50      	ldr	r2, [pc, #320]	; (8001874 <I3G450D_loop+0x754>)
 8001734:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001736:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800173a:	461a      	mov	r2, r3
 800173c:	4b51      	ldr	r3, [pc, #324]	; (8001884 <I3G450D_loop+0x764>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	1ad2      	subs	r2, r2, r3
 8001742:	4b53      	ldr	r3, [pc, #332]	; (8001890 <I3G450D_loop+0x770>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	429a      	cmp	r2, r3
 8001748:	dd0a      	ble.n	8001760 <I3G450D_loop+0x640>
									TempNoise_Y=(int32_t)calibrationBuffer_Y[idx]-offset_y;
 800174a:	4a4a      	ldr	r2, [pc, #296]	; (8001874 <I3G450D_loop+0x754>)
 800174c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800174e:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001752:	461a      	mov	r2, r3
 8001754:	4b4b      	ldr	r3, [pc, #300]	; (8001884 <I3G450D_loop+0x764>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	4a4d      	ldr	r2, [pc, #308]	; (8001890 <I3G450D_loop+0x770>)
 800175c:	6013      	str	r3, [r2, #0]
 800175e:	e015      	b.n	800178c <I3G450D_loop+0x66c>
								else if(((int32_t)calibrationBuffer_Y[idx]-offset_y)<-TempNoise_Y)
 8001760:	4a44      	ldr	r2, [pc, #272]	; (8001874 <I3G450D_loop+0x754>)
 8001762:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001764:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001768:	461a      	mov	r2, r3
 800176a:	4b46      	ldr	r3, [pc, #280]	; (8001884 <I3G450D_loop+0x764>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	1ad2      	subs	r2, r2, r3
 8001770:	4b47      	ldr	r3, [pc, #284]	; (8001890 <I3G450D_loop+0x770>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	425b      	negs	r3, r3
 8001776:	429a      	cmp	r2, r3
 8001778:	da08      	bge.n	800178c <I3G450D_loop+0x66c>
									TempNoise_Y=-((int32_t)calibrationBuffer_Y[idx]-offset_y);
 800177a:	4b42      	ldr	r3, [pc, #264]	; (8001884 <I3G450D_loop+0x764>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	493d      	ldr	r1, [pc, #244]	; (8001874 <I3G450D_loop+0x754>)
 8001780:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001782:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8001786:	1a9b      	subs	r3, r3, r2
 8001788:	4a41      	ldr	r2, [pc, #260]	; (8001890 <I3G450D_loop+0x770>)
 800178a:	6013      	str	r3, [r2, #0]
								if(((int32_t)calibrationBuffer_Z[idx]-offset_z)>TempNoise_Z)
 800178c:	4a3a      	ldr	r2, [pc, #232]	; (8001878 <I3G450D_loop+0x758>)
 800178e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001790:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001794:	461a      	mov	r2, r3
 8001796:	4b3c      	ldr	r3, [pc, #240]	; (8001888 <I3G450D_loop+0x768>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	1ad2      	subs	r2, r2, r3
 800179c:	4b3d      	ldr	r3, [pc, #244]	; (8001894 <I3G450D_loop+0x774>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	dd0a      	ble.n	80017ba <I3G450D_loop+0x69a>
									TempNoise_Z=(int32_t)calibrationBuffer_Z[idx]-offset_z;
 80017a4:	4a34      	ldr	r2, [pc, #208]	; (8001878 <I3G450D_loop+0x758>)
 80017a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80017a8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80017ac:	461a      	mov	r2, r3
 80017ae:	4b36      	ldr	r3, [pc, #216]	; (8001888 <I3G450D_loop+0x768>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	4a37      	ldr	r2, [pc, #220]	; (8001894 <I3G450D_loop+0x774>)
 80017b6:	6013      	str	r3, [r2, #0]
 80017b8:	e015      	b.n	80017e6 <I3G450D_loop+0x6c6>
								else if(((int32_t)calibrationBuffer_Z[idx]-offset_z)<-TempNoise_Z)
 80017ba:	4a2f      	ldr	r2, [pc, #188]	; (8001878 <I3G450D_loop+0x758>)
 80017bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80017be:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80017c2:	461a      	mov	r2, r3
 80017c4:	4b30      	ldr	r3, [pc, #192]	; (8001888 <I3G450D_loop+0x768>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	1ad2      	subs	r2, r2, r3
 80017ca:	4b32      	ldr	r3, [pc, #200]	; (8001894 <I3G450D_loop+0x774>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	425b      	negs	r3, r3
 80017d0:	429a      	cmp	r2, r3
 80017d2:	da08      	bge.n	80017e6 <I3G450D_loop+0x6c6>
									TempNoise_Z=-((int32_t)calibrationBuffer_Z[idx]-offset_z);
 80017d4:	4b2c      	ldr	r3, [pc, #176]	; (8001888 <I3G450D_loop+0x768>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4927      	ldr	r1, [pc, #156]	; (8001878 <I3G450D_loop+0x758>)
 80017da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80017dc:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 80017e0:	1a9b      	subs	r3, r3, r2
 80017e2:	4a2c      	ldr	r2, [pc, #176]	; (8001894 <I3G450D_loop+0x774>)
 80017e4:	6013      	str	r3, [r2, #0]
							for(uint32_t idx=0;idx<CALIBRATION_BUFFER_LENGTH;idx++)
 80017e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80017e8:	3301      	adds	r3, #1
 80017ea:	64bb      	str	r3, [r7, #72]	; 0x48
 80017ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80017ee:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80017f2:	f4ff af71 	bcc.w	80016d8 <I3G450D_loop+0x5b8>
							Noise_X=(float)TempNoise_X*L3GD20_SENSITIVITY;
 80017f6:	4b25      	ldr	r3, [pc, #148]	; (800188c <I3G450D_loop+0x76c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	ee07 3a90 	vmov	s15, r3
 80017fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001802:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001898 <I3G450D_loop+0x778>
 8001806:	ee67 7a87 	vmul.f32	s15, s15, s14
 800180a:	4b24      	ldr	r3, [pc, #144]	; (800189c <I3G450D_loop+0x77c>)
 800180c:	edc3 7a00 	vstr	s15, [r3]
							Noise_Y=(float)TempNoise_Y*L3GD20_SENSITIVITY;
 8001810:	4b1f      	ldr	r3, [pc, #124]	; (8001890 <I3G450D_loop+0x770>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	ee07 3a90 	vmov	s15, r3
 8001818:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800181c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001898 <I3G450D_loop+0x778>
 8001820:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001824:	4b1e      	ldr	r3, [pc, #120]	; (80018a0 <I3G450D_loop+0x780>)
 8001826:	edc3 7a00 	vstr	s15, [r3]
							Noise_Z=(float)TempNoise_Z*L3GD20_SENSITIVITY;
 800182a:	4b1a      	ldr	r3, [pc, #104]	; (8001894 <I3G450D_loop+0x774>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	ee07 3a90 	vmov	s15, r3
 8001832:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001836:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001898 <I3G450D_loop+0x778>
 800183a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800183e:	4b19      	ldr	r3, [pc, #100]	; (80018a4 <I3G450D_loop+0x784>)
 8001840:	edc3 7a00 	vstr	s15, [r3]
							currentcalistate=L3GD20_calibrated;
 8001844:	4b18      	ldr	r3, [pc, #96]	; (80018a8 <I3G450D_loop+0x788>)
 8001846:	2202      	movs	r2, #2
 8001848:	701a      	strb	r2, [r3, #0]
							break;
 800184a:	e004      	b.n	8001856 <I3G450D_loop+0x736>
						break;
 800184c:	bf00      	nop
 800184e:	e002      	b.n	8001856 <I3G450D_loop+0x736>
						break;
 8001850:	bf00      	nop
 8001852:	e000      	b.n	8001856 <I3G450D_loop+0x736>
						break;
 8001854:	bf00      	nop
			currentState=L3GD20_fisrt;
 8001856:	4b15      	ldr	r3, [pc, #84]	; (80018ac <I3G450D_loop+0x78c>)
 8001858:	2200      	movs	r2, #0
 800185a:	701a      	strb	r2, [r3, #0]
			dataReadyFlag=L3GD20_DATA_READY;
 800185c:	4b14      	ldr	r3, [pc, #80]	; (80018b0 <I3G450D_loop+0x790>)
 800185e:	2201      	movs	r2, #1
 8001860:	701a      	strb	r2, [r3, #0]
			break;
 8001862:	e000      	b.n	8001866 <I3G450D_loop+0x746>
				break;
 8001864:	bf00      	nop

		}
}
 8001866:	bf00      	nop
 8001868:	3760      	adds	r7, #96	; 0x60
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	2000022c 	.word	0x2000022c
 8001874:	200011cc 	.word	0x200011cc
 8001878:	2000216c 	.word	0x2000216c
 800187c:	66666667 	.word	0x66666667
 8001880:	200001e4 	.word	0x200001e4
 8001884:	200001e8 	.word	0x200001e8
 8001888:	200001ec 	.word	0x200001ec
 800188c:	20000214 	.word	0x20000214
 8001890:	20000218 	.word	0x20000218
 8001894:	2000021c 	.word	0x2000021c
 8001898:	3d8f5c29 	.word	0x3d8f5c29
 800189c:	200001f0 	.word	0x200001f0
 80018a0:	200001f4 	.word	0x200001f4
 80018a4:	200001f8 	.word	0x200001f8
 80018a8:	200001d3 	.word	0x200001d3
 80018ac:	200001d4 	.word	0x200001d4
 80018b0:	20000000 	.word	0x20000000

080018b4 <Lis3dhInit>:

}



void Lis3dhInit(I2C_HandleTypeDef *I2Cxhandle){
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b088      	sub	sp, #32
 80018b8:	af02      	add	r7, sp, #8
 80018ba:	6078      	str	r0, [r7, #4]

	 HAL_StatusTypeDef ret;

	    uint8_t sendBuff[2];
	    uint8_t reciveBuff[12];
	    I2Cx = I2Cxhandle;
 80018bc:	4a38      	ldr	r2, [pc, #224]	; (80019a0 <Lis3dhInit+0xec>)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6013      	str	r3, [r2, #0]

	    sendBuff[0] = WHO_AM_I|LIS3DH_READ;
 80018c2:	238f      	movs	r3, #143	; 0x8f
 80018c4:	753b      	strb	r3, [r7, #20]

	    ret = HAL_I2C_Master_Transmit(I2Cx, LIS3DH_ADDR, sendBuff, 1, HAL_MAX_DELAY);
 80018c6:	4b36      	ldr	r3, [pc, #216]	; (80019a0 <Lis3dhInit+0xec>)
 80018c8:	6818      	ldr	r0, [r3, #0]
 80018ca:	2130      	movs	r1, #48	; 0x30
 80018cc:	f107 0214 	add.w	r2, r7, #20
 80018d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018d4:	9300      	str	r3, [sp, #0]
 80018d6:	2301      	movs	r3, #1
 80018d8:	f004 f822 	bl	8005920 <HAL_I2C_Master_Transmit>
 80018dc:	4603      	mov	r3, r0
 80018de:	75fb      	strb	r3, [r7, #23]
	    if(ret != HAL_OK) {
 80018e0:	7dfb      	ldrb	r3, [r7, #23]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d158      	bne.n	8001998 <Lis3dhInit+0xe4>
	        //Handle Error

	    } else {

	        ret = HAL_I2C_Master_Receive(I2Cx, LIS3DH_ADDR, reciveBuff, 2, HAL_MAX_DELAY);
 80018e6:	4b2e      	ldr	r3, [pc, #184]	; (80019a0 <Lis3dhInit+0xec>)
 80018e8:	6818      	ldr	r0, [r3, #0]
 80018ea:	2130      	movs	r1, #48	; 0x30
 80018ec:	f107 0208 	add.w	r2, r7, #8
 80018f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018f4:	9300      	str	r3, [sp, #0]
 80018f6:	2302      	movs	r3, #2
 80018f8:	f004 f910 	bl	8005b1c <HAL_I2C_Master_Receive>
 80018fc:	4603      	mov	r3, r0
 80018fe:	75fb      	strb	r3, [r7, #23]
	        if(ret != HAL_OK) {
 8001900:	7dfb      	ldrb	r3, [r7, #23]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d148      	bne.n	8001998 <Lis3dhInit+0xe4>
	        } else {

	        	// configure the sensor.
	        	// Setting our resolution 100HZ so that we can use interrupts
	        	// and that we will read all three axis
	        	 sendBuff[0]  = LIS3DH_REG_CTRL1  |LIS3DH_READ;
 8001906:	23a0      	movs	r3, #160	; 0xa0
 8001908:	753b      	strb	r3, [r7, #20]

	        	  ret = HAL_I2C_Master_Transmit(I2Cx, LIS3DH_ADDR, sendBuff, 1, HAL_MAX_DELAY);
 800190a:	4b25      	ldr	r3, [pc, #148]	; (80019a0 <Lis3dhInit+0xec>)
 800190c:	6818      	ldr	r0, [r3, #0]
 800190e:	2130      	movs	r1, #48	; 0x30
 8001910:	f107 0214 	add.w	r2, r7, #20
 8001914:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001918:	9300      	str	r3, [sp, #0]
 800191a:	2301      	movs	r3, #1
 800191c:	f004 f800 	bl	8005920 <HAL_I2C_Master_Transmit>
 8001920:	4603      	mov	r3, r0
 8001922:	75fb      	strb	r3, [r7, #23]
	        	  ret = HAL_I2C_Master_Receive(I2Cx, LIS3DH_ADDR, reciveBuff, 2, HAL_MAX_DELAY);
 8001924:	4b1e      	ldr	r3, [pc, #120]	; (80019a0 <Lis3dhInit+0xec>)
 8001926:	6818      	ldr	r0, [r3, #0]
 8001928:	2130      	movs	r1, #48	; 0x30
 800192a:	f107 0208 	add.w	r2, r7, #8
 800192e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001932:	9300      	str	r3, [sp, #0]
 8001934:	2302      	movs	r3, #2
 8001936:	f004 f8f1 	bl	8005b1c <HAL_I2C_Master_Receive>
 800193a:	4603      	mov	r3, r0
 800193c:	75fb      	strb	r3, [r7, #23]

	        	  sendBuff[0] = LIS3DH_REG_CTRL1;
 800193e:	2320      	movs	r3, #32
 8001940:	753b      	strb	r3, [r7, #20]
	        	  sendBuff[1] = 0x57;
 8001942:	2357      	movs	r3, #87	; 0x57
 8001944:	757b      	strb	r3, [r7, #21]
	        	  ret = HAL_I2C_Master_Transmit(I2Cx, LIS3DH_ADDR, sendBuff, 2, HAL_MAX_DELAY);
 8001946:	4b16      	ldr	r3, [pc, #88]	; (80019a0 <Lis3dhInit+0xec>)
 8001948:	6818      	ldr	r0, [r3, #0]
 800194a:	2130      	movs	r1, #48	; 0x30
 800194c:	f107 0214 	add.w	r2, r7, #20
 8001950:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001954:	9300      	str	r3, [sp, #0]
 8001956:	2302      	movs	r3, #2
 8001958:	f003 ffe2 	bl	8005920 <HAL_I2C_Master_Transmit>
 800195c:	4603      	mov	r3, r0
 800195e:	75fb      	strb	r3, [r7, #23]
					//Read to make sure the write worked.
					sendBuff[0]  = LIS3DH_REG_CTRL1  |LIS3DH_READ;
 8001960:	23a0      	movs	r3, #160	; 0xa0
 8001962:	753b      	strb	r3, [r7, #20]

					ret = HAL_I2C_Master_Transmit(I2Cx, LIS3DH_ADDR, sendBuff, 1, HAL_MAX_DELAY);
 8001964:	4b0e      	ldr	r3, [pc, #56]	; (80019a0 <Lis3dhInit+0xec>)
 8001966:	6818      	ldr	r0, [r3, #0]
 8001968:	2130      	movs	r1, #48	; 0x30
 800196a:	f107 0214 	add.w	r2, r7, #20
 800196e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001972:	9300      	str	r3, [sp, #0]
 8001974:	2301      	movs	r3, #1
 8001976:	f003 ffd3 	bl	8005920 <HAL_I2C_Master_Transmit>
 800197a:	4603      	mov	r3, r0
 800197c:	75fb      	strb	r3, [r7, #23]
					ret = HAL_I2C_Master_Receive(I2Cx, LIS3DH_ADDR, reciveBuff, 2, HAL_MAX_DELAY);
 800197e:	4b08      	ldr	r3, [pc, #32]	; (80019a0 <Lis3dhInit+0xec>)
 8001980:	6818      	ldr	r0, [r3, #0]
 8001982:	2130      	movs	r1, #48	; 0x30
 8001984:	f107 0208 	add.w	r2, r7, #8
 8001988:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800198c:	9300      	str	r3, [sp, #0]
 800198e:	2302      	movs	r3, #2
 8001990:	f004 f8c4 	bl	8005b1c <HAL_I2C_Master_Receive>
 8001994:	4603      	mov	r3, r0
 8001996:	75fb      	strb	r3, [r7, #23]





}
 8001998:	bf00      	nop
 800199a:	3718      	adds	r7, #24
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	20003118 	.word	0x20003118

080019a4 <Lis3dhGetAcc>:
int Lis3dhGetAcc(){
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b088      	sub	sp, #32
 80019a8:	af02      	add	r7, sp, #8
	uint8_t  x,y,z;

	HAL_StatusTypeDef ret;

	//1. Read STATUS_REG
	 sendBuff[0]  = LIS3DH_REG_STATUS  | LIS3DH_READ;
 80019aa:	23a7      	movs	r3, #167	; 0xa7
 80019ac:	743b      	strb	r3, [r7, #16]
		ret = HAL_I2C_Master_Transmit(I2Cx, LIS3DH_ADDR, sendBuff, 1, HAL_MAX_DELAY);
 80019ae:	4b2b      	ldr	r3, [pc, #172]	; (8001a5c <Lis3dhGetAcc+0xb8>)
 80019b0:	6818      	ldr	r0, [r3, #0]
 80019b2:	2130      	movs	r1, #48	; 0x30
 80019b4:	f107 0210 	add.w	r2, r7, #16
 80019b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019bc:	9300      	str	r3, [sp, #0]
 80019be:	2301      	movs	r3, #1
 80019c0:	f003 ffae 	bl	8005920 <HAL_I2C_Master_Transmit>
 80019c4:	4603      	mov	r3, r0
 80019c6:	75fb      	strb	r3, [r7, #23]
		ret = HAL_I2C_Master_Receive(I2Cx, LIS3DH_ADDR, reciveBuff, 2, HAL_MAX_DELAY);
 80019c8:	4b24      	ldr	r3, [pc, #144]	; (8001a5c <Lis3dhGetAcc+0xb8>)
 80019ca:	6818      	ldr	r0, [r3, #0]
 80019cc:	2130      	movs	r1, #48	; 0x30
 80019ce:	1d3a      	adds	r2, r7, #4
 80019d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019d4:	9300      	str	r3, [sp, #0]
 80019d6:	2302      	movs	r3, #2
 80019d8:	f004 f8a0 	bl	8005b1c <HAL_I2C_Master_Receive>
 80019dc:	4603      	mov	r3, r0
 80019de:	75fb      	strb	r3, [r7, #23]

	// if there is new data on any axis proceed ZYXDA,ZDA,YDA = 1 in the status_reg.

	// else do nothing. this isn't ideal maybe we should hang out here till there is new data.
	sendBuff[0] = LIS3DH_REG_OUT_X_L  | LIS3DH_READ;
 80019e0:	23a8      	movs	r3, #168	; 0xa8
 80019e2:	743b      	strb	r3, [r7, #16]
	ret = HAL_I2C_Master_Transmit(I2Cx, LIS3DH_ADDR, sendBuff, 1, HAL_MAX_DELAY);
 80019e4:	4b1d      	ldr	r3, [pc, #116]	; (8001a5c <Lis3dhGetAcc+0xb8>)
 80019e6:	6818      	ldr	r0, [r3, #0]
 80019e8:	2130      	movs	r1, #48	; 0x30
 80019ea:	f107 0210 	add.w	r2, r7, #16
 80019ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	2301      	movs	r3, #1
 80019f6:	f003 ff93 	bl	8005920 <HAL_I2C_Master_Transmit>
 80019fa:	4603      	mov	r3, r0
 80019fc:	75fb      	strb	r3, [r7, #23]
	ret = HAL_I2C_Master_Receive(I2Cx, LIS3DH_ADDR, reciveBuff, 6 , HAL_MAX_DELAY);
 80019fe:	4b17      	ldr	r3, [pc, #92]	; (8001a5c <Lis3dhGetAcc+0xb8>)
 8001a00:	6818      	ldr	r0, [r3, #0]
 8001a02:	2130      	movs	r1, #48	; 0x30
 8001a04:	1d3a      	adds	r2, r7, #4
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a0a:	9300      	str	r3, [sp, #0]
 8001a0c:	2306      	movs	r3, #6
 8001a0e:	f004 f885 	bl	8005b1c <HAL_I2C_Master_Receive>
 8001a12:	4603      	mov	r3, r0
 8001a14:	75fb      	strb	r3, [r7, #23]

	  x = reciveBuff[0];
 8001a16:	793b      	ldrb	r3, [r7, #4]
 8001a18:	75bb      	strb	r3, [r7, #22]
	  x |= ((uint16_t)reciveBuff[1]) << 8;
 8001a1a:	797b      	ldrb	r3, [r7, #5]
 8001a1c:	021b      	lsls	r3, r3, #8
 8001a1e:	b25a      	sxtb	r2, r3
 8001a20:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001a24:	4313      	orrs	r3, r2
 8001a26:	b25b      	sxtb	r3, r3
 8001a28:	75bb      	strb	r3, [r7, #22]
	  y = reciveBuff[2];
 8001a2a:	79bb      	ldrb	r3, [r7, #6]
 8001a2c:	757b      	strb	r3, [r7, #21]
	  y |= ((uint16_t)reciveBuff[3]) << 8;
 8001a2e:	79fb      	ldrb	r3, [r7, #7]
 8001a30:	021b      	lsls	r3, r3, #8
 8001a32:	b25a      	sxtb	r2, r3
 8001a34:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	b25b      	sxtb	r3, r3
 8001a3c:	757b      	strb	r3, [r7, #21]
	  z = reciveBuff[4];
 8001a3e:	7a3b      	ldrb	r3, [r7, #8]
 8001a40:	753b      	strb	r3, [r7, #20]
	  z |= ((uint16_t)reciveBuff[5]) << 8;
 8001a42:	7a7b      	ldrb	r3, [r7, #9]
 8001a44:	021b      	lsls	r3, r3, #8
 8001a46:	b25a      	sxtb	r2, r3
 8001a48:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	b25b      	sxtb	r3, r3
 8001a50:	753b      	strb	r3, [r7, #20]


	//HAL_SPI_Transmit (SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
	return 0;
 8001a52:	2300      	movs	r3, #0
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3718      	adds	r7, #24
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20003118 	.word	0x20003118

08001a60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	int p;
	uint32_t stack_pointer = &p;
 8001a66:	463b      	mov	r3, r7
 8001a68:	613b      	str	r3, [r7, #16]

	// the heap pointer
	int *ptr;
	ptr = malloc(15 * sizeof(*ptr));
 8001a6a:	203c      	movs	r0, #60	; 0x3c
 8001a6c:	f00c fe18 	bl	800e6a0 <malloc>
 8001a70:	4603      	mov	r3, r0
 8001a72:	60fb      	str	r3, [r7, #12]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a74:	f001 fb00 	bl	8003078 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a78:	f000 f85c 	bl	8001b34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a7c:	f000 fb00 	bl	8002080 <MX_GPIO_Init>
  MX_CRC_Init();
 8001a80:	f000 f8c2 	bl	8001c08 <MX_CRC_Init>
  MX_I2C3_Init();
 8001a84:	f000 f914 	bl	8001cb0 <MX_I2C3_Init>
  MX_SPI5_Init();
 8001a88:	f000 f988 	bl	8001d9c <MX_SPI5_Init>
  MX_TIM1_Init();
 8001a8c:	f000 f9bc 	bl	8001e08 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001a90:	f000 fa82 	bl	8001f98 <MX_USART1_UART_Init>
  MX_DMA_Init();
 8001a94:	f000 fad4 	bl	8002040 <MX_DMA_Init>
  MX_TIM2_Init();
 8001a98:	f000 fa0a 	bl	8001eb0 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001a9c:	f000 faa6 	bl	8001fec <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8001aa0:	f000 f946 	bl	8001d30 <MX_SPI3_Init>
  MX_FATFS_Init();
 8001aa4:	f009 f91c 	bl	800ace0 <MX_FATFS_Init>
  MX_USB_HOST_Init();
 8001aa8:	f00c fa8e 	bl	800dfc8 <MX_USB_HOST_Init>
  MX_I2C2_Init();
 8001aac:	f000 f8c0 	bl	8001c30 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  I3G450D_Init();
 8001ab0:	f7ff fa7c 	bl	8000fac <I3G450D_Init>
  RetargetInit(&huart1);
 8001ab4:	481d      	ldr	r0, [pc, #116]	; (8001b2c <main+0xcc>)
 8001ab6:	f000 fdb5 	bl	8002624 <RetargetInit>
  ConsoleInit(&huart1);
 8001aba:	481c      	ldr	r0, [pc, #112]	; (8001b2c <main+0xcc>)
 8001abc:	f7fe fe14 	bl	80006e8 <ConsoleInit>
  Lis3dhInit(&hi2c2);
 8001ac0:	481b      	ldr	r0, [pc, #108]	; (8001b30 <main+0xd0>)
 8001ac2:	f7ff fef7 	bl	80018b4 <Lis3dhInit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t angle = 0;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	75fb      	strb	r3, [r7, #23]
  const uint8_t angle_difference = 11;
 8001aca:	230b      	movs	r3, #11
 8001acc:	72fb      	strb	r3, [r7, #11]
uint8_t x,y,z;

  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001ace:	f00c faa1 	bl	800e014 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
	 for(uint8_t i = 0; i < 8 /* Change that to your amount of LEDs */; i++) {
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	75bb      	strb	r3, [r7, #22]
 8001ad6:	e01b      	b.n	8001b10 <main+0xb0>
	  			// Calculate color
				uint32_t rgb_color = hsl_to_rgb(angle + (i * angle_difference), 255, 127);
 8001ad8:	7dba      	ldrb	r2, [r7, #22]
 8001ada:	7afb      	ldrb	r3, [r7, #11]
 8001adc:	fb12 f303 	smulbb	r3, r2, r3
 8001ae0:	b2da      	uxtb	r2, r3
 8001ae2:	7dfb      	ldrb	r3, [r7, #23]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	227f      	movs	r2, #127	; 0x7f
 8001aea:	21ff      	movs	r1, #255	; 0xff
 8001aec:	4618      	mov	r0, r3
 8001aee:	f000 fccd 	bl	800248c <hsl_to_rgb>
 8001af2:	6078      	str	r0, [r7, #4]
	  			// Set color
	 			led_set_RGB(i, (rgb_color >> 16) & 0xFF, (rgb_color >> 8) & 0xFF, rgb_color & 0xFF);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	0c1b      	lsrs	r3, r3, #16
 8001af8:	b2d9      	uxtb	r1, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	0a1b      	lsrs	r3, r3, #8
 8001afe:	b2da      	uxtb	r2, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	7db8      	ldrb	r0, [r7, #22]
 8001b06:	f000 fe67 	bl	80027d8 <led_set_RGB>
	 for(uint8_t i = 0; i < 8 /* Change that to your amount of LEDs */; i++) {
 8001b0a:	7dbb      	ldrb	r3, [r7, #22]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	75bb      	strb	r3, [r7, #22]
 8001b10:	7dbb      	ldrb	r3, [r7, #22]
 8001b12:	2b07      	cmp	r3, #7
 8001b14:	d9e0      	bls.n	8001ad8 <main+0x78>
	 		}
	  		// Write to LED
	  	  	 ++angle;
 8001b16:	7dfb      	ldrb	r3, [r7, #23]
 8001b18:	3301      	adds	r3, #1
 8001b1a:	75fb      	strb	r3, [r7, #23]
	  		//led_render();
	  		// Some delay*/


	  		ConsoleProcess();
 8001b1c:	f7fe fe14 	bl	8000748 <ConsoleProcess>
	  		I3G450D_loop();
 8001b20:	f7ff fafe 	bl	8001120 <I3G450D_loop>
	  		Lis3dhGetAcc();
 8001b24:	f7ff ff3e 	bl	80019a4 <Lis3dhGetAcc>
    MX_USB_HOST_Process();
 8001b28:	e7d1      	b.n	8001ace <main+0x6e>
 8001b2a:	bf00      	nop
 8001b2c:	2000336c 	.word	0x2000336c
 8001b30:	20003124 	.word	0x20003124

08001b34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b094      	sub	sp, #80	; 0x50
 8001b38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b3a:	f107 0320 	add.w	r3, r7, #32
 8001b3e:	2230      	movs	r2, #48	; 0x30
 8001b40:	2100      	movs	r1, #0
 8001b42:	4618      	mov	r0, r3
 8001b44:	f00c fdca 	bl	800e6dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b48:	f107 030c 	add.w	r3, r7, #12
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
 8001b52:	609a      	str	r2, [r3, #8]
 8001b54:	60da      	str	r2, [r3, #12]
 8001b56:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b58:	2300      	movs	r3, #0
 8001b5a:	60bb      	str	r3, [r7, #8]
 8001b5c:	4b28      	ldr	r3, [pc, #160]	; (8001c00 <SystemClock_Config+0xcc>)
 8001b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b60:	4a27      	ldr	r2, [pc, #156]	; (8001c00 <SystemClock_Config+0xcc>)
 8001b62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b66:	6413      	str	r3, [r2, #64]	; 0x40
 8001b68:	4b25      	ldr	r3, [pc, #148]	; (8001c00 <SystemClock_Config+0xcc>)
 8001b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b70:	60bb      	str	r3, [r7, #8]
 8001b72:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001b74:	2300      	movs	r3, #0
 8001b76:	607b      	str	r3, [r7, #4]
 8001b78:	4b22      	ldr	r3, [pc, #136]	; (8001c04 <SystemClock_Config+0xd0>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001b80:	4a20      	ldr	r2, [pc, #128]	; (8001c04 <SystemClock_Config+0xd0>)
 8001b82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b86:	6013      	str	r3, [r2, #0]
 8001b88:	4b1e      	ldr	r3, [pc, #120]	; (8001c04 <SystemClock_Config+0xd0>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b90:	607b      	str	r3, [r7, #4]
 8001b92:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b94:	2301      	movs	r3, #1
 8001b96:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b9c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ba2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ba6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ba8:	2304      	movs	r3, #4
 8001baa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001bac:	2348      	movs	r3, #72	; 0x48
 8001bae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bb8:	f107 0320 	add.w	r3, r7, #32
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f004 fd7b 	bl	80066b8 <HAL_RCC_OscConfig>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001bc8:	f000 fd26 	bl	8002618 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bcc:	230f      	movs	r3, #15
 8001bce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bd0:	2302      	movs	r3, #2
 8001bd2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bdc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bde:	2300      	movs	r3, #0
 8001be0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001be2:	f107 030c 	add.w	r3, r7, #12
 8001be6:	2102      	movs	r1, #2
 8001be8:	4618      	mov	r0, r3
 8001bea:	f004 ffdd 	bl	8006ba8 <HAL_RCC_ClockConfig>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001bf4:	f000 fd10 	bl	8002618 <Error_Handler>
  }
}
 8001bf8:	bf00      	nop
 8001bfa:	3750      	adds	r7, #80	; 0x50
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40023800 	.word	0x40023800
 8001c04:	40007000 	.word	0x40007000

08001c08 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001c0c:	4b06      	ldr	r3, [pc, #24]	; (8001c28 <MX_CRC_Init+0x20>)
 8001c0e:	4a07      	ldr	r2, [pc, #28]	; (8001c2c <MX_CRC_Init+0x24>)
 8001c10:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001c12:	4805      	ldr	r0, [pc, #20]	; (8001c28 <MX_CRC_Init+0x20>)
 8001c14:	f001 fbd7 	bl	80033c6 <HAL_CRC_Init>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8001c1e:	f000 fcfb 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	2000311c 	.word	0x2000311c
 8001c2c:	40023000 	.word	0x40023000

08001c30 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001c34:	4b1b      	ldr	r3, [pc, #108]	; (8001ca4 <MX_I2C2_Init+0x74>)
 8001c36:	4a1c      	ldr	r2, [pc, #112]	; (8001ca8 <MX_I2C2_Init+0x78>)
 8001c38:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001c3a:	4b1a      	ldr	r3, [pc, #104]	; (8001ca4 <MX_I2C2_Init+0x74>)
 8001c3c:	4a1b      	ldr	r2, [pc, #108]	; (8001cac <MX_I2C2_Init+0x7c>)
 8001c3e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c40:	4b18      	ldr	r3, [pc, #96]	; (8001ca4 <MX_I2C2_Init+0x74>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001c46:	4b17      	ldr	r3, [pc, #92]	; (8001ca4 <MX_I2C2_Init+0x74>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c4c:	4b15      	ldr	r3, [pc, #84]	; (8001ca4 <MX_I2C2_Init+0x74>)
 8001c4e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c52:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c54:	4b13      	ldr	r3, [pc, #76]	; (8001ca4 <MX_I2C2_Init+0x74>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001c5a:	4b12      	ldr	r3, [pc, #72]	; (8001ca4 <MX_I2C2_Init+0x74>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c60:	4b10      	ldr	r3, [pc, #64]	; (8001ca4 <MX_I2C2_Init+0x74>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c66:	4b0f      	ldr	r3, [pc, #60]	; (8001ca4 <MX_I2C2_Init+0x74>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001c6c:	480d      	ldr	r0, [pc, #52]	; (8001ca4 <MX_I2C2_Init+0x74>)
 8001c6e:	f003 fd13 	bl	8005698 <HAL_I2C_Init>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001c78:	f000 fcce 	bl	8002618 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	4809      	ldr	r0, [pc, #36]	; (8001ca4 <MX_I2C2_Init+0x74>)
 8001c80:	f004 fc9f 	bl	80065c2 <HAL_I2CEx_ConfigAnalogFilter>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8001c8a:	f000 fcc5 	bl	8002618 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001c8e:	2100      	movs	r1, #0
 8001c90:	4804      	ldr	r0, [pc, #16]	; (8001ca4 <MX_I2C2_Init+0x74>)
 8001c92:	f004 fcd2 	bl	800663a <HAL_I2CEx_ConfigDigitalFilter>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001c9c:	f000 fcbc 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001ca0:	bf00      	nop
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	20003124 	.word	0x20003124
 8001ca8:	40005800 	.word	0x40005800
 8001cac:	000186a0 	.word	0x000186a0

08001cb0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001cb4:	4b1b      	ldr	r3, [pc, #108]	; (8001d24 <MX_I2C3_Init+0x74>)
 8001cb6:	4a1c      	ldr	r2, [pc, #112]	; (8001d28 <MX_I2C3_Init+0x78>)
 8001cb8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001cba:	4b1a      	ldr	r3, [pc, #104]	; (8001d24 <MX_I2C3_Init+0x74>)
 8001cbc:	4a1b      	ldr	r2, [pc, #108]	; (8001d2c <MX_I2C3_Init+0x7c>)
 8001cbe:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001cc0:	4b18      	ldr	r3, [pc, #96]	; (8001d24 <MX_I2C3_Init+0x74>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001cc6:	4b17      	ldr	r3, [pc, #92]	; (8001d24 <MX_I2C3_Init+0x74>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ccc:	4b15      	ldr	r3, [pc, #84]	; (8001d24 <MX_I2C3_Init+0x74>)
 8001cce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001cd2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cd4:	4b13      	ldr	r3, [pc, #76]	; (8001d24 <MX_I2C3_Init+0x74>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001cda:	4b12      	ldr	r3, [pc, #72]	; (8001d24 <MX_I2C3_Init+0x74>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ce0:	4b10      	ldr	r3, [pc, #64]	; (8001d24 <MX_I2C3_Init+0x74>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ce6:	4b0f      	ldr	r3, [pc, #60]	; (8001d24 <MX_I2C3_Init+0x74>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001cec:	480d      	ldr	r0, [pc, #52]	; (8001d24 <MX_I2C3_Init+0x74>)
 8001cee:	f003 fcd3 	bl	8005698 <HAL_I2C_Init>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001cf8:	f000 fc8e 	bl	8002618 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	4809      	ldr	r0, [pc, #36]	; (8001d24 <MX_I2C3_Init+0x74>)
 8001d00:	f004 fc5f 	bl	80065c2 <HAL_I2CEx_ConfigAnalogFilter>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001d0a:	f000 fc85 	bl	8002618 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001d0e:	2100      	movs	r1, #0
 8001d10:	4804      	ldr	r0, [pc, #16]	; (8001d24 <MX_I2C3_Init+0x74>)
 8001d12:	f004 fc92 	bl	800663a <HAL_I2CEx_ConfigDigitalFilter>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001d1c:	f000 fc7c 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001d20:	bf00      	nop
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	20003178 	.word	0x20003178
 8001d28:	40005c00 	.word	0x40005c00
 8001d2c:	000186a0 	.word	0x000186a0

08001d30 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001d34:	4b17      	ldr	r3, [pc, #92]	; (8001d94 <MX_SPI3_Init+0x64>)
 8001d36:	4a18      	ldr	r2, [pc, #96]	; (8001d98 <MX_SPI3_Init+0x68>)
 8001d38:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001d3a:	4b16      	ldr	r3, [pc, #88]	; (8001d94 <MX_SPI3_Init+0x64>)
 8001d3c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d40:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001d42:	4b14      	ldr	r3, [pc, #80]	; (8001d94 <MX_SPI3_Init+0x64>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d48:	4b12      	ldr	r3, [pc, #72]	; (8001d94 <MX_SPI3_Init+0x64>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d4e:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <MX_SPI3_Init+0x64>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d54:	4b0f      	ldr	r3, [pc, #60]	; (8001d94 <MX_SPI3_Init+0x64>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001d5a:	4b0e      	ldr	r3, [pc, #56]	; (8001d94 <MX_SPI3_Init+0x64>)
 8001d5c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d60:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d62:	4b0c      	ldr	r3, [pc, #48]	; (8001d94 <MX_SPI3_Init+0x64>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d68:	4b0a      	ldr	r3, [pc, #40]	; (8001d94 <MX_SPI3_Init+0x64>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d6e:	4b09      	ldr	r3, [pc, #36]	; (8001d94 <MX_SPI3_Init+0x64>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d74:	4b07      	ldr	r3, [pc, #28]	; (8001d94 <MX_SPI3_Init+0x64>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001d7a:	4b06      	ldr	r3, [pc, #24]	; (8001d94 <MX_SPI3_Init+0x64>)
 8001d7c:	220a      	movs	r2, #10
 8001d7e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001d80:	4804      	ldr	r0, [pc, #16]	; (8001d94 <MX_SPI3_Init+0x64>)
 8001d82:	f005 f931 	bl	8006fe8 <HAL_SPI_Init>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001d8c:	f000 fc44 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001d90:	bf00      	nop
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	200031cc 	.word	0x200031cc
 8001d98:	40003c00 	.word	0x40003c00

08001d9c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001da0:	4b17      	ldr	r3, [pc, #92]	; (8001e00 <MX_SPI5_Init+0x64>)
 8001da2:	4a18      	ldr	r2, [pc, #96]	; (8001e04 <MX_SPI5_Init+0x68>)
 8001da4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001da6:	4b16      	ldr	r3, [pc, #88]	; (8001e00 <MX_SPI5_Init+0x64>)
 8001da8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001dac:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001dae:	4b14      	ldr	r3, [pc, #80]	; (8001e00 <MX_SPI5_Init+0x64>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001db4:	4b12      	ldr	r3, [pc, #72]	; (8001e00 <MX_SPI5_Init+0x64>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001dba:	4b11      	ldr	r3, [pc, #68]	; (8001e00 <MX_SPI5_Init+0x64>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001dc0:	4b0f      	ldr	r3, [pc, #60]	; (8001e00 <MX_SPI5_Init+0x64>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001dc6:	4b0e      	ldr	r3, [pc, #56]	; (8001e00 <MX_SPI5_Init+0x64>)
 8001dc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001dcc:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001dce:	4b0c      	ldr	r3, [pc, #48]	; (8001e00 <MX_SPI5_Init+0x64>)
 8001dd0:	2218      	movs	r2, #24
 8001dd2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001dd4:	4b0a      	ldr	r3, [pc, #40]	; (8001e00 <MX_SPI5_Init+0x64>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dda:	4b09      	ldr	r3, [pc, #36]	; (8001e00 <MX_SPI5_Init+0x64>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001de0:	4b07      	ldr	r3, [pc, #28]	; (8001e00 <MX_SPI5_Init+0x64>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001de6:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <MX_SPI5_Init+0x64>)
 8001de8:	220a      	movs	r2, #10
 8001dea:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001dec:	4804      	ldr	r0, [pc, #16]	; (8001e00 <MX_SPI5_Init+0x64>)
 8001dee:	f005 f8fb 	bl	8006fe8 <HAL_SPI_Init>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001df8:	f000 fc0e 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001dfc:	bf00      	nop
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	20003224 	.word	0x20003224
 8001e04:	40015000 	.word	0x40015000

08001e08 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b086      	sub	sp, #24
 8001e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e0e:	f107 0308 	add.w	r3, r7, #8
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	605a      	str	r2, [r3, #4]
 8001e18:	609a      	str	r2, [r3, #8]
 8001e1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e1c:	463b      	mov	r3, r7
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e24:	4b20      	ldr	r3, [pc, #128]	; (8001ea8 <MX_TIM1_Init+0xa0>)
 8001e26:	4a21      	ldr	r2, [pc, #132]	; (8001eac <MX_TIM1_Init+0xa4>)
 8001e28:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001e2a:	4b1f      	ldr	r3, [pc, #124]	; (8001ea8 <MX_TIM1_Init+0xa0>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e30:	4b1d      	ldr	r3, [pc, #116]	; (8001ea8 <MX_TIM1_Init+0xa0>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001e36:	4b1c      	ldr	r3, [pc, #112]	; (8001ea8 <MX_TIM1_Init+0xa0>)
 8001e38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e3c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e3e:	4b1a      	ldr	r3, [pc, #104]	; (8001ea8 <MX_TIM1_Init+0xa0>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e44:	4b18      	ldr	r3, [pc, #96]	; (8001ea8 <MX_TIM1_Init+0xa0>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e4a:	4b17      	ldr	r3, [pc, #92]	; (8001ea8 <MX_TIM1_Init+0xa0>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e50:	4815      	ldr	r0, [pc, #84]	; (8001ea8 <MX_TIM1_Init+0xa0>)
 8001e52:	f005 fe71 	bl	8007b38 <HAL_TIM_Base_Init>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001e5c:	f000 fbdc 	bl	8002618 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e64:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e66:	f107 0308 	add.w	r3, r7, #8
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	480e      	ldr	r0, [pc, #56]	; (8001ea8 <MX_TIM1_Init+0xa0>)
 8001e6e:	f006 f9a7 	bl	80081c0 <HAL_TIM_ConfigClockSource>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001e78:	f000 fbce 	bl	8002618 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e80:	2300      	movs	r3, #0
 8001e82:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e84:	463b      	mov	r3, r7
 8001e86:	4619      	mov	r1, r3
 8001e88:	4807      	ldr	r0, [pc, #28]	; (8001ea8 <MX_TIM1_Init+0xa0>)
 8001e8a:	f006 fd99 	bl	80089c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001e94:	f000 fbc0 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIM_Base_MspInit(&htim1);
 8001e98:	4803      	ldr	r0, [pc, #12]	; (8001ea8 <MX_TIM1_Init+0xa0>)
 8001e9a:	f000 fef3 	bl	8002c84 <HAL_TIM_Base_MspInit>
  /* USER CODE END TIM1_Init 2 */

}
 8001e9e:	bf00      	nop
 8001ea0:	3718      	adds	r7, #24
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	2000327c 	.word	0x2000327c
 8001eac:	40010000 	.word	0x40010000

08001eb0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b08e      	sub	sp, #56	; 0x38
 8001eb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eb6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001eba:	2200      	movs	r2, #0
 8001ebc:	601a      	str	r2, [r3, #0]
 8001ebe:	605a      	str	r2, [r3, #4]
 8001ec0:	609a      	str	r2, [r3, #8]
 8001ec2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ec4:	f107 0320 	add.w	r3, r7, #32
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ece:	1d3b      	adds	r3, r7, #4
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
 8001ed4:	605a      	str	r2, [r3, #4]
 8001ed6:	609a      	str	r2, [r3, #8]
 8001ed8:	60da      	str	r2, [r3, #12]
 8001eda:	611a      	str	r2, [r3, #16]
 8001edc:	615a      	str	r2, [r3, #20]
 8001ede:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ee0:	4b2c      	ldr	r3, [pc, #176]	; (8001f94 <MX_TIM2_Init+0xe4>)
 8001ee2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ee6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001ee8:	4b2a      	ldr	r3, [pc, #168]	; (8001f94 <MX_TIM2_Init+0xe4>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eee:	4b29      	ldr	r3, [pc, #164]	; (8001f94 <MX_TIM2_Init+0xe4>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 60-1;
 8001ef4:	4b27      	ldr	r3, [pc, #156]	; (8001f94 <MX_TIM2_Init+0xe4>)
 8001ef6:	223b      	movs	r2, #59	; 0x3b
 8001ef8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001efa:	4b26      	ldr	r3, [pc, #152]	; (8001f94 <MX_TIM2_Init+0xe4>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f00:	4b24      	ldr	r3, [pc, #144]	; (8001f94 <MX_TIM2_Init+0xe4>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f06:	4823      	ldr	r0, [pc, #140]	; (8001f94 <MX_TIM2_Init+0xe4>)
 8001f08:	f005 fe16 	bl	8007b38 <HAL_TIM_Base_Init>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8001f12:	f000 fb81 	bl	8002618 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f1a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f1c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f20:	4619      	mov	r1, r3
 8001f22:	481c      	ldr	r0, [pc, #112]	; (8001f94 <MX_TIM2_Init+0xe4>)
 8001f24:	f006 f94c 	bl	80081c0 <HAL_TIM_ConfigClockSource>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8001f2e:	f000 fb73 	bl	8002618 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f32:	4818      	ldr	r0, [pc, #96]	; (8001f94 <MX_TIM2_Init+0xe4>)
 8001f34:	f005 fe4f 	bl	8007bd6 <HAL_TIM_PWM_Init>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001f3e:	f000 fb6b 	bl	8002618 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f42:	2300      	movs	r3, #0
 8001f44:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f46:	2300      	movs	r3, #0
 8001f48:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f4a:	f107 0320 	add.w	r3, r7, #32
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4810      	ldr	r0, [pc, #64]	; (8001f94 <MX_TIM2_Init+0xe4>)
 8001f52:	f006 fd35 	bl	80089c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001f5c:	f000 fb5c 	bl	8002618 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f60:	2360      	movs	r3, #96	; 0x60
 8001f62:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f64:	2300      	movs	r3, #0
 8001f66:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f70:	1d3b      	adds	r3, r7, #4
 8001f72:	2200      	movs	r2, #0
 8001f74:	4619      	mov	r1, r3
 8001f76:	4807      	ldr	r0, [pc, #28]	; (8001f94 <MX_TIM2_Init+0xe4>)
 8001f78:	f006 f860 	bl	800803c <HAL_TIM_PWM_ConfigChannel>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001f82:	f000 fb49 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001f86:	4803      	ldr	r0, [pc, #12]	; (8001f94 <MX_TIM2_Init+0xe4>)
 8001f88:	f000 feec 	bl	8002d64 <HAL_TIM_MspPostInit>

}
 8001f8c:	bf00      	nop
 8001f8e:	3738      	adds	r7, #56	; 0x38
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	200032c4 	.word	0x200032c4

08001f98 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f9c:	4b11      	ldr	r3, [pc, #68]	; (8001fe4 <MX_USART1_UART_Init+0x4c>)
 8001f9e:	4a12      	ldr	r2, [pc, #72]	; (8001fe8 <MX_USART1_UART_Init+0x50>)
 8001fa0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001fa2:	4b10      	ldr	r3, [pc, #64]	; (8001fe4 <MX_USART1_UART_Init+0x4c>)
 8001fa4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fa8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001faa:	4b0e      	ldr	r3, [pc, #56]	; (8001fe4 <MX_USART1_UART_Init+0x4c>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fb0:	4b0c      	ldr	r3, [pc, #48]	; (8001fe4 <MX_USART1_UART_Init+0x4c>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001fb6:	4b0b      	ldr	r3, [pc, #44]	; (8001fe4 <MX_USART1_UART_Init+0x4c>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001fbc:	4b09      	ldr	r3, [pc, #36]	; (8001fe4 <MX_USART1_UART_Init+0x4c>)
 8001fbe:	220c      	movs	r2, #12
 8001fc0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fc2:	4b08      	ldr	r3, [pc, #32]	; (8001fe4 <MX_USART1_UART_Init+0x4c>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fc8:	4b06      	ldr	r3, [pc, #24]	; (8001fe4 <MX_USART1_UART_Init+0x4c>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fce:	4805      	ldr	r0, [pc, #20]	; (8001fe4 <MX_USART1_UART_Init+0x4c>)
 8001fd0:	f006 fd86 	bl	8008ae0 <HAL_UART_Init>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001fda:	f000 fb1d 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001fde:	bf00      	nop
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	2000336c 	.word	0x2000336c
 8001fe8:	40011000 	.word	0x40011000

08001fec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ff0:	4b11      	ldr	r3, [pc, #68]	; (8002038 <MX_USART2_UART_Init+0x4c>)
 8001ff2:	4a12      	ldr	r2, [pc, #72]	; (800203c <MX_USART2_UART_Init+0x50>)
 8001ff4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001ff6:	4b10      	ldr	r3, [pc, #64]	; (8002038 <MX_USART2_UART_Init+0x4c>)
 8001ff8:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001ffc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ffe:	4b0e      	ldr	r3, [pc, #56]	; (8002038 <MX_USART2_UART_Init+0x4c>)
 8002000:	2200      	movs	r2, #0
 8002002:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002004:	4b0c      	ldr	r3, [pc, #48]	; (8002038 <MX_USART2_UART_Init+0x4c>)
 8002006:	2200      	movs	r2, #0
 8002008:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800200a:	4b0b      	ldr	r3, [pc, #44]	; (8002038 <MX_USART2_UART_Init+0x4c>)
 800200c:	2200      	movs	r2, #0
 800200e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002010:	4b09      	ldr	r3, [pc, #36]	; (8002038 <MX_USART2_UART_Init+0x4c>)
 8002012:	220c      	movs	r2, #12
 8002014:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002016:	4b08      	ldr	r3, [pc, #32]	; (8002038 <MX_USART2_UART_Init+0x4c>)
 8002018:	2200      	movs	r2, #0
 800201a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800201c:	4b06      	ldr	r3, [pc, #24]	; (8002038 <MX_USART2_UART_Init+0x4c>)
 800201e:	2200      	movs	r2, #0
 8002020:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002022:	4805      	ldr	r0, [pc, #20]	; (8002038 <MX_USART2_UART_Init+0x4c>)
 8002024:	f006 fd5c 	bl	8008ae0 <HAL_UART_Init>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800202e:	f000 faf3 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	200033b0 	.word	0x200033b0
 800203c:	40004400 	.word	0x40004400

08002040 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002046:	2300      	movs	r3, #0
 8002048:	607b      	str	r3, [r7, #4]
 800204a:	4b0c      	ldr	r3, [pc, #48]	; (800207c <MX_DMA_Init+0x3c>)
 800204c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204e:	4a0b      	ldr	r2, [pc, #44]	; (800207c <MX_DMA_Init+0x3c>)
 8002050:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002054:	6313      	str	r3, [r2, #48]	; 0x30
 8002056:	4b09      	ldr	r3, [pc, #36]	; (800207c <MX_DMA_Init+0x3c>)
 8002058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800205e:	607b      	str	r3, [r7, #4]
 8002060:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002062:	2200      	movs	r2, #0
 8002064:	2100      	movs	r1, #0
 8002066:	2010      	movs	r0, #16
 8002068:	f001 f977 	bl	800335a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800206c:	2010      	movs	r0, #16
 800206e:	f001 f990 	bl	8003392 <HAL_NVIC_EnableIRQ>

}
 8002072:	bf00      	nop
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	40023800 	.word	0x40023800

08002080 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b08e      	sub	sp, #56	; 0x38
 8002084:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002086:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800208a:	2200      	movs	r2, #0
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	605a      	str	r2, [r3, #4]
 8002090:	609a      	str	r2, [r3, #8]
 8002092:	60da      	str	r2, [r3, #12]
 8002094:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002096:	2300      	movs	r3, #0
 8002098:	623b      	str	r3, [r7, #32]
 800209a:	4bb2      	ldr	r3, [pc, #712]	; (8002364 <MX_GPIO_Init+0x2e4>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209e:	4ab1      	ldr	r2, [pc, #708]	; (8002364 <MX_GPIO_Init+0x2e4>)
 80020a0:	f043 0304 	orr.w	r3, r3, #4
 80020a4:	6313      	str	r3, [r2, #48]	; 0x30
 80020a6:	4baf      	ldr	r3, [pc, #700]	; (8002364 <MX_GPIO_Init+0x2e4>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020aa:	f003 0304 	and.w	r3, r3, #4
 80020ae:	623b      	str	r3, [r7, #32]
 80020b0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	61fb      	str	r3, [r7, #28]
 80020b6:	4bab      	ldr	r3, [pc, #684]	; (8002364 <MX_GPIO_Init+0x2e4>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ba:	4aaa      	ldr	r2, [pc, #680]	; (8002364 <MX_GPIO_Init+0x2e4>)
 80020bc:	f043 0320 	orr.w	r3, r3, #32
 80020c0:	6313      	str	r3, [r2, #48]	; 0x30
 80020c2:	4ba8      	ldr	r3, [pc, #672]	; (8002364 <MX_GPIO_Init+0x2e4>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c6:	f003 0320 	and.w	r3, r3, #32
 80020ca:	61fb      	str	r3, [r7, #28]
 80020cc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	61bb      	str	r3, [r7, #24]
 80020d2:	4ba4      	ldr	r3, [pc, #656]	; (8002364 <MX_GPIO_Init+0x2e4>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d6:	4aa3      	ldr	r2, [pc, #652]	; (8002364 <MX_GPIO_Init+0x2e4>)
 80020d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020dc:	6313      	str	r3, [r2, #48]	; 0x30
 80020de:	4ba1      	ldr	r3, [pc, #644]	; (8002364 <MX_GPIO_Init+0x2e4>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020e6:	61bb      	str	r3, [r7, #24]
 80020e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	617b      	str	r3, [r7, #20]
 80020ee:	4b9d      	ldr	r3, [pc, #628]	; (8002364 <MX_GPIO_Init+0x2e4>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f2:	4a9c      	ldr	r2, [pc, #624]	; (8002364 <MX_GPIO_Init+0x2e4>)
 80020f4:	f043 0301 	orr.w	r3, r3, #1
 80020f8:	6313      	str	r3, [r2, #48]	; 0x30
 80020fa:	4b9a      	ldr	r3, [pc, #616]	; (8002364 <MX_GPIO_Init+0x2e4>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fe:	f003 0301 	and.w	r3, r3, #1
 8002102:	617b      	str	r3, [r7, #20]
 8002104:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002106:	2300      	movs	r3, #0
 8002108:	613b      	str	r3, [r7, #16]
 800210a:	4b96      	ldr	r3, [pc, #600]	; (8002364 <MX_GPIO_Init+0x2e4>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210e:	4a95      	ldr	r2, [pc, #596]	; (8002364 <MX_GPIO_Init+0x2e4>)
 8002110:	f043 0302 	orr.w	r3, r3, #2
 8002114:	6313      	str	r3, [r2, #48]	; 0x30
 8002116:	4b93      	ldr	r3, [pc, #588]	; (8002364 <MX_GPIO_Init+0x2e4>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211a:	f003 0302 	and.w	r3, r3, #2
 800211e:	613b      	str	r3, [r7, #16]
 8002120:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002122:	2300      	movs	r3, #0
 8002124:	60fb      	str	r3, [r7, #12]
 8002126:	4b8f      	ldr	r3, [pc, #572]	; (8002364 <MX_GPIO_Init+0x2e4>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212a:	4a8e      	ldr	r2, [pc, #568]	; (8002364 <MX_GPIO_Init+0x2e4>)
 800212c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002130:	6313      	str	r3, [r2, #48]	; 0x30
 8002132:	4b8c      	ldr	r3, [pc, #560]	; (8002364 <MX_GPIO_Init+0x2e4>)
 8002134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002136:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800213a:	60fb      	str	r3, [r7, #12]
 800213c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	60bb      	str	r3, [r7, #8]
 8002142:	4b88      	ldr	r3, [pc, #544]	; (8002364 <MX_GPIO_Init+0x2e4>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	4a87      	ldr	r2, [pc, #540]	; (8002364 <MX_GPIO_Init+0x2e4>)
 8002148:	f043 0310 	orr.w	r3, r3, #16
 800214c:	6313      	str	r3, [r2, #48]	; 0x30
 800214e:	4b85      	ldr	r3, [pc, #532]	; (8002364 <MX_GPIO_Init+0x2e4>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002152:	f003 0310 	and.w	r3, r3, #16
 8002156:	60bb      	str	r3, [r7, #8]
 8002158:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	607b      	str	r3, [r7, #4]
 800215e:	4b81      	ldr	r3, [pc, #516]	; (8002364 <MX_GPIO_Init+0x2e4>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002162:	4a80      	ldr	r2, [pc, #512]	; (8002364 <MX_GPIO_Init+0x2e4>)
 8002164:	f043 0308 	orr.w	r3, r3, #8
 8002168:	6313      	str	r3, [r2, #48]	; 0x30
 800216a:	4b7e      	ldr	r3, [pc, #504]	; (8002364 <MX_GPIO_Init+0x2e4>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	f003 0308 	and.w	r3, r3, #8
 8002172:	607b      	str	r3, [r7, #4]
 8002174:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8002176:	2200      	movs	r2, #0
 8002178:	2116      	movs	r1, #22
 800217a:	487b      	ldr	r0, [pc, #492]	; (8002368 <MX_GPIO_Init+0x2e8>)
 800217c:	f001 fe68 	bl	8003e50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8002180:	2200      	movs	r2, #0
 8002182:	2180      	movs	r1, #128	; 0x80
 8002184:	4879      	ldr	r0, [pc, #484]	; (800236c <MX_GPIO_Init+0x2ec>)
 8002186:	f001 fe63 	bl	8003e50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin|GPIO_PIN_2, GPIO_PIN_RESET);
 800218a:	2200      	movs	r2, #0
 800218c:	f243 0104 	movw	r1, #12292	; 0x3004
 8002190:	4877      	ldr	r0, [pc, #476]	; (8002370 <MX_GPIO_Init+0x2f0>)
 8002192:	f001 fe5d 	bl	8003e50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8002196:	2200      	movs	r2, #0
 8002198:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800219c:	4875      	ldr	r0, [pc, #468]	; (8002374 <MX_GPIO_Init+0x2f4>)
 800219e:	f001 fe57 	bl	8003e50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A3_Pin A4_Pin A5_Pin SDNRAS_Pin
                           A6_Pin A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A3_Pin|A4_Pin|A5_Pin|SDNRAS_Pin
 80021a2:	f64f 0338 	movw	r3, #63544	; 0xf838
 80021a6:	627b      	str	r3, [r7, #36]	; 0x24
                          |A6_Pin|A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a8:	2302      	movs	r3, #2
 80021aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ac:	2300      	movs	r3, #0
 80021ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021b0:	2303      	movs	r3, #3
 80021b2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80021b4:	230c      	movs	r3, #12
 80021b6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80021b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021bc:	4619      	mov	r1, r3
 80021be:	486e      	ldr	r0, [pc, #440]	; (8002378 <MX_GPIO_Init+0x2f8>)
 80021c0:	f001 fc9a 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 80021c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ca:	2302      	movs	r3, #2
 80021cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ce:	2300      	movs	r3, #0
 80021d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d2:	2300      	movs	r3, #0
 80021d4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021d6:	230e      	movs	r3, #14
 80021d8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 80021da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021de:	4619      	mov	r1, r3
 80021e0:	4865      	ldr	r0, [pc, #404]	; (8002378 <MX_GPIO_Init+0x2f8>)
 80021e2:	f001 fc89 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 80021e6:	2301      	movs	r3, #1
 80021e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ea:	2302      	movs	r3, #2
 80021ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ee:	2300      	movs	r3, #0
 80021f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021f2:	2303      	movs	r3, #3
 80021f4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80021f6:	230c      	movs	r3, #12
 80021f8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80021fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021fe:	4619      	mov	r1, r3
 8002200:	4859      	ldr	r0, [pc, #356]	; (8002368 <MX_GPIO_Init+0x2e8>)
 8002202:	f001 fc79 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8002206:	2316      	movs	r3, #22
 8002208:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800220a:	2301      	movs	r3, #1
 800220c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220e:	2300      	movs	r3, #0
 8002210:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002212:	2300      	movs	r3, #0
 8002214:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002216:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800221a:	4619      	mov	r1, r3
 800221c:	4852      	ldr	r0, [pc, #328]	; (8002368 <MX_GPIO_Init+0x2e8>)
 800221e:	f001 fc6b 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin;
 8002222:	2307      	movs	r3, #7
 8002224:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002226:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800222a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222c:	2300      	movs	r3, #0
 800222e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002230:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002234:	4619      	mov	r1, r3
 8002236:	484d      	ldr	r0, [pc, #308]	; (800236c <MX_GPIO_Init+0x2ec>)
 8002238:	f001 fc5e 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : B5_Pin VSYNC_Pin G2_Pin R4_Pin
                           R5_Pin */
  GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 800223c:	f641 0358 	movw	r3, #6232	; 0x1858
 8002240:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002242:	2302      	movs	r3, #2
 8002244:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002246:	2300      	movs	r3, #0
 8002248:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224a:	2300      	movs	r3, #0
 800224c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800224e:	230e      	movs	r3, #14
 8002250:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002252:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002256:	4619      	mov	r1, r3
 8002258:	4844      	ldr	r0, [pc, #272]	; (800236c <MX_GPIO_Init+0x2ec>)
 800225a:	f001 fc4d 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 800225e:	2380      	movs	r3, #128	; 0x80
 8002260:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002262:	2301      	movs	r3, #1
 8002264:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002266:	2300      	movs	r3, #0
 8002268:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226a:	2300      	movs	r3, #0
 800226c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 800226e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002272:	4619      	mov	r1, r3
 8002274:	483d      	ldr	r0, [pc, #244]	; (800236c <MX_GPIO_Init+0x2ec>)
 8002276:	f001 fc3f 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 800227a:	2320      	movs	r3, #32
 800227c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800227e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8002282:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002284:	2300      	movs	r3, #0
 8002286:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8002288:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800228c:	4619      	mov	r1, r3
 800228e:	4836      	ldr	r0, [pc, #216]	; (8002368 <MX_GPIO_Init+0x2e8>)
 8002290:	f001 fc32 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : R3_Pin R6_Pin */
  GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8002294:	2303      	movs	r3, #3
 8002296:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002298:	2302      	movs	r3, #2
 800229a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229c:	2300      	movs	r3, #0
 800229e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a0:	2300      	movs	r3, #0
 80022a2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80022a4:	2309      	movs	r3, #9
 80022a6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022ac:	4619      	mov	r1, r3
 80022ae:	4833      	ldr	r0, [pc, #204]	; (800237c <MX_GPIO_Init+0x2fc>)
 80022b0:	f001 fc22 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80022b4:	2304      	movs	r3, #4
 80022b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022b8:	2300      	movs	r3, #0
 80022ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022bc:	2300      	movs	r3, #0
 80022be:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80022c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022c4:	4619      	mov	r1, r3
 80022c6:	482d      	ldr	r0, [pc, #180]	; (800237c <MX_GPIO_Init+0x2fc>)
 80022c8:	f001 fc16 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 80022cc:	f248 1333 	movw	r3, #33075	; 0x8133
 80022d0:	627b      	str	r3, [r7, #36]	; 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d2:	2302      	movs	r3, #2
 80022d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d6:	2300      	movs	r3, #0
 80022d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022da:	2303      	movs	r3, #3
 80022dc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80022de:	230c      	movs	r3, #12
 80022e0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022e6:	4619      	mov	r1, r3
 80022e8:	4822      	ldr	r0, [pc, #136]	; (8002374 <MX_GPIO_Init+0x2f4>)
 80022ea:	f001 fc05 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 80022ee:	f64f 7383 	movw	r3, #65411	; 0xff83
 80022f2:	627b      	str	r3, [r7, #36]	; 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f4:	2302      	movs	r3, #2
 80022f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f8:	2300      	movs	r3, #0
 80022fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022fc:	2303      	movs	r3, #3
 80022fe:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002300:	230c      	movs	r3, #12
 8002302:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002304:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002308:	4619      	mov	r1, r3
 800230a:	481d      	ldr	r0, [pc, #116]	; (8002380 <MX_GPIO_Init+0x300>)
 800230c:	f001 fbf4 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : G4_Pin G5_Pin B6_Pin B7_Pin */
  GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8002310:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002314:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002316:	2302      	movs	r3, #2
 8002318:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231a:	2300      	movs	r3, #0
 800231c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800231e:	2300      	movs	r3, #0
 8002320:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002322:	230e      	movs	r3, #14
 8002324:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002326:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800232a:	4619      	mov	r1, r3
 800232c:	4813      	ldr	r0, [pc, #76]	; (800237c <MX_GPIO_Init+0x2fc>)
 800232e:	f001 fbe3 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8002332:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002336:	627b      	str	r3, [r7, #36]	; 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002338:	2302      	movs	r3, #2
 800233a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233c:	2300      	movs	r3, #0
 800233e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002340:	2303      	movs	r3, #3
 8002342:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002344:	230c      	movs	r3, #12
 8002346:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002348:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800234c:	4619      	mov	r1, r3
 800234e:	4808      	ldr	r0, [pc, #32]	; (8002370 <MX_GPIO_Init+0x2f0>)
 8002350:	f001 fbd2 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8002354:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002358:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800235a:	2300      	movs	r3, #0
 800235c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235e:	2300      	movs	r3, #0
 8002360:	e010      	b.n	8002384 <MX_GPIO_Init+0x304>
 8002362:	bf00      	nop
 8002364:	40023800 	.word	0x40023800
 8002368:	40020800 	.word	0x40020800
 800236c:	40020000 	.word	0x40020000
 8002370:	40020c00 	.word	0x40020c00
 8002374:	40021800 	.word	0x40021800
 8002378:	40021400 	.word	0x40021400
 800237c:	40020400 	.word	0x40020400
 8002380:	40021000 	.word	0x40021000
 8002384:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8002386:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800238a:	4619      	mov	r1, r3
 800238c:	483b      	ldr	r0, [pc, #236]	; (800247c <MX_GPIO_Init+0x3fc>)
 800238e:	f001 fbb3 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin PD2 */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin|GPIO_PIN_2;
 8002392:	f243 0304 	movw	r3, #12292	; 0x3004
 8002396:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002398:	2301      	movs	r3, #1
 800239a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239c:	2300      	movs	r3, #0
 800239e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a0:	2300      	movs	r3, #0
 80023a2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023a8:	4619      	mov	r1, r3
 80023aa:	4834      	ldr	r0, [pc, #208]	; (800247c <MX_GPIO_Init+0x3fc>)
 80023ac:	f001 fba4 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : R7_Pin DOTCLK_Pin B3_Pin */
  GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80023b0:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80023b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b6:	2302      	movs	r3, #2
 80023b8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ba:	2300      	movs	r3, #0
 80023bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023be:	2300      	movs	r3, #0
 80023c0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80023c2:	230e      	movs	r3, #14
 80023c4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80023c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023ca:	4619      	mov	r1, r3
 80023cc:	482c      	ldr	r0, [pc, #176]	; (8002480 <MX_GPIO_Init+0x400>)
 80023ce:	f001 fb93 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : HSYNC_Pin G6_Pin */
  GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin;
 80023d2:	23c0      	movs	r3, #192	; 0xc0
 80023d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d6:	2302      	movs	r3, #2
 80023d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023da:	2300      	movs	r3, #0
 80023dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023de:	2300      	movs	r3, #0
 80023e0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80023e2:	230e      	movs	r3, #14
 80023e4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023ea:	4619      	mov	r1, r3
 80023ec:	4825      	ldr	r0, [pc, #148]	; (8002484 <MX_GPIO_Init+0x404>)
 80023ee:	f001 fb83 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : G7_Pin */
  GPIO_InitStruct.Pin = G7_Pin;
 80023f2:	2308      	movs	r3, #8
 80023f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f6:	2302      	movs	r3, #2
 80023f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fa:	2300      	movs	r3, #0
 80023fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023fe:	2300      	movs	r3, #0
 8002400:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002402:	230e      	movs	r3, #14
 8002404:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(G7_GPIO_Port, &GPIO_InitStruct);
 8002406:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800240a:	4619      	mov	r1, r3
 800240c:	481b      	ldr	r0, [pc, #108]	; (800247c <MX_GPIO_Init+0x3fc>)
 800240e:	f001 fb73 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : G3_Pin B4_Pin */
  GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8002412:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002416:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002418:	2302      	movs	r3, #2
 800241a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241c:	2300      	movs	r3, #0
 800241e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002420:	2300      	movs	r3, #0
 8002422:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002424:	2309      	movs	r3, #9
 8002426:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002428:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800242c:	4619      	mov	r1, r3
 800242e:	4814      	ldr	r0, [pc, #80]	; (8002480 <MX_GPIO_Init+0x400>)
 8002430:	f001 fb62 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8002434:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002438:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800243a:	2301      	movs	r3, #1
 800243c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243e:	2300      	movs	r3, #0
 8002440:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002442:	2300      	movs	r3, #0
 8002444:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002446:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800244a:	4619      	mov	r1, r3
 800244c:	480c      	ldr	r0, [pc, #48]	; (8002480 <MX_GPIO_Init+0x400>)
 800244e:	f001 fb53 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8002452:	2360      	movs	r3, #96	; 0x60
 8002454:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002456:	2302      	movs	r3, #2
 8002458:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245a:	2300      	movs	r3, #0
 800245c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800245e:	2303      	movs	r3, #3
 8002460:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002462:	230c      	movs	r3, #12
 8002464:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002466:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800246a:	4619      	mov	r1, r3
 800246c:	4806      	ldr	r0, [pc, #24]	; (8002488 <MX_GPIO_Init+0x408>)
 800246e:	f001 fb43 	bl	8003af8 <HAL_GPIO_Init>

}
 8002472:	bf00      	nop
 8002474:	3738      	adds	r7, #56	; 0x38
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	40020c00 	.word	0x40020c00
 8002480:	40021800 	.word	0x40021800
 8002484:	40020800 	.word	0x40020800
 8002488:	40020400 	.word	0x40020400

0800248c <hsl_to_rgb>:

/* USER CODE BEGIN 4 */
uint32_t hsl_to_rgb(uint8_t h, uint8_t s, uint8_t l) {
 800248c:	b480      	push	{r7}
 800248e:	b087      	sub	sp, #28
 8002490:	af00      	add	r7, sp, #0
 8002492:	4603      	mov	r3, r0
 8002494:	71fb      	strb	r3, [r7, #7]
 8002496:	460b      	mov	r3, r1
 8002498:	71bb      	strb	r3, [r7, #6]
 800249a:	4613      	mov	r3, r2
 800249c:	717b      	strb	r3, [r7, #5]
	if(l == 0) return 0;
 800249e:	797b      	ldrb	r3, [r7, #5]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d101      	bne.n	80024a8 <hsl_to_rgb+0x1c>
 80024a4:	2300      	movs	r3, #0
 80024a6:	e0b1      	b.n	800260c <hsl_to_rgb+0x180>

	volatile uint8_t  r, g, b, lo, c, x, m;
	volatile uint16_t h1, l1, H;
	l1 = l + 1;
 80024a8:	797b      	ldrb	r3, [r7, #5]
 80024aa:	b29b      	uxth	r3, r3
 80024ac:	3301      	adds	r3, #1
 80024ae:	b29b      	uxth	r3, r3
 80024b0:	81bb      	strh	r3, [r7, #12]
	if (l < 128)    c = ((l1 << 1) * s) >> 8;
 80024b2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	db09      	blt.n	80024ce <hsl_to_rgb+0x42>
 80024ba:	89bb      	ldrh	r3, [r7, #12]
 80024bc:	b29b      	uxth	r3, r3
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	79ba      	ldrb	r2, [r7, #6]
 80024c2:	fb02 f303 	mul.w	r3, r2, r3
 80024c6:	121b      	asrs	r3, r3, #8
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	74fb      	strb	r3, [r7, #19]
 80024cc:	e00a      	b.n	80024e4 <hsl_to_rgb+0x58>
	else            c = (512 - (l1 << 1)) * s >> 8;
 80024ce:	89bb      	ldrh	r3, [r7, #12]
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	005b      	lsls	r3, r3, #1
 80024d4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80024d8:	79ba      	ldrb	r2, [r7, #6]
 80024da:	fb02 f303 	mul.w	r3, r2, r3
 80024de:	121b      	asrs	r3, r3, #8
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	74fb      	strb	r3, [r7, #19]

	H = h * 6;              // 0 to 1535 (actually 1530)
 80024e4:	79fb      	ldrb	r3, [r7, #7]
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	461a      	mov	r2, r3
 80024ea:	0052      	lsls	r2, r2, #1
 80024ec:	4413      	add	r3, r2
 80024ee:	005b      	lsls	r3, r3, #1
 80024f0:	b29b      	uxth	r3, r3
 80024f2:	817b      	strh	r3, [r7, #10]
	lo = H & 255;           // Low byte  = primary/secondary color mix
 80024f4:	897b      	ldrh	r3, [r7, #10]
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	753b      	strb	r3, [r7, #20]
	h1 = lo + 1;
 80024fc:	7d3b      	ldrb	r3, [r7, #20]
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	b29b      	uxth	r3, r3
 8002502:	3301      	adds	r3, #1
 8002504:	b29b      	uxth	r3, r3
 8002506:	81fb      	strh	r3, [r7, #14]

	if ((H & 256) == 0)   x = h1 * c >> 8;          // even sextant, like red to yellow
 8002508:	897b      	ldrh	r3, [r7, #10]
 800250a:	b29b      	uxth	r3, r3
 800250c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002510:	2b00      	cmp	r3, #0
 8002512:	d109      	bne.n	8002528 <hsl_to_rgb+0x9c>
 8002514:	89fb      	ldrh	r3, [r7, #14]
 8002516:	b29b      	uxth	r3, r3
 8002518:	7cfa      	ldrb	r2, [r7, #19]
 800251a:	b2d2      	uxtb	r2, r2
 800251c:	fb02 f303 	mul.w	r3, r2, r3
 8002520:	121b      	asrs	r3, r3, #8
 8002522:	b2db      	uxtb	r3, r3
 8002524:	74bb      	strb	r3, [r7, #18]
 8002526:	e00a      	b.n	800253e <hsl_to_rgb+0xb2>
	else                  x = (256 - h1) * c >> 8;  // odd sextant, like yellow to green
 8002528:	89fb      	ldrh	r3, [r7, #14]
 800252a:	b29b      	uxth	r3, r3
 800252c:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8002530:	7cfa      	ldrb	r2, [r7, #19]
 8002532:	b2d2      	uxtb	r2, r2
 8002534:	fb02 f303 	mul.w	r3, r2, r3
 8002538:	121b      	asrs	r3, r3, #8
 800253a:	b2db      	uxtb	r3, r3
 800253c:	74bb      	strb	r3, [r7, #18]

	m = l - (c >> 1);
 800253e:	7cfb      	ldrb	r3, [r7, #19]
 8002540:	b2db      	uxtb	r3, r3
 8002542:	085b      	lsrs	r3, r3, #1
 8002544:	b2db      	uxtb	r3, r3
 8002546:	797a      	ldrb	r2, [r7, #5]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	b2db      	uxtb	r3, r3
 800254c:	747b      	strb	r3, [r7, #17]
	switch(H >> 8) {       // High byte = sextant of colorwheel
 800254e:	897b      	ldrh	r3, [r7, #10]
 8002550:	b29b      	uxth	r3, r3
 8002552:	0a1b      	lsrs	r3, r3, #8
 8002554:	b29b      	uxth	r3, r3
 8002556:	2b04      	cmp	r3, #4
 8002558:	d839      	bhi.n	80025ce <hsl_to_rgb+0x142>
 800255a:	a201      	add	r2, pc, #4	; (adr r2, 8002560 <hsl_to_rgb+0xd4>)
 800255c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002560:	08002575 	.word	0x08002575
 8002564:	08002587 	.word	0x08002587
 8002568:	08002599 	.word	0x08002599
 800256c:	080025ab 	.word	0x080025ab
 8002570:	080025bd 	.word	0x080025bd
	 case 0 : r = c; g = x; b = 0; break; // R to Y
 8002574:	7cfb      	ldrb	r3, [r7, #19]
 8002576:	b2db      	uxtb	r3, r3
 8002578:	75fb      	strb	r3, [r7, #23]
 800257a:	7cbb      	ldrb	r3, [r7, #18]
 800257c:	b2db      	uxtb	r3, r3
 800257e:	75bb      	strb	r3, [r7, #22]
 8002580:	2300      	movs	r3, #0
 8002582:	757b      	strb	r3, [r7, #21]
 8002584:	e02c      	b.n	80025e0 <hsl_to_rgb+0x154>
	 case 1 : r = x; g = c; b = 0; break; // Y to G
 8002586:	7cbb      	ldrb	r3, [r7, #18]
 8002588:	b2db      	uxtb	r3, r3
 800258a:	75fb      	strb	r3, [r7, #23]
 800258c:	7cfb      	ldrb	r3, [r7, #19]
 800258e:	b2db      	uxtb	r3, r3
 8002590:	75bb      	strb	r3, [r7, #22]
 8002592:	2300      	movs	r3, #0
 8002594:	757b      	strb	r3, [r7, #21]
 8002596:	e023      	b.n	80025e0 <hsl_to_rgb+0x154>
	 case 2 : r = 0; g = c; b = x; break; // G to C
 8002598:	2300      	movs	r3, #0
 800259a:	75fb      	strb	r3, [r7, #23]
 800259c:	7cfb      	ldrb	r3, [r7, #19]
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	75bb      	strb	r3, [r7, #22]
 80025a2:	7cbb      	ldrb	r3, [r7, #18]
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	757b      	strb	r3, [r7, #21]
 80025a8:	e01a      	b.n	80025e0 <hsl_to_rgb+0x154>
	 case 3 : r = 0; g = x; b = c; break; // C to B
 80025aa:	2300      	movs	r3, #0
 80025ac:	75fb      	strb	r3, [r7, #23]
 80025ae:	7cbb      	ldrb	r3, [r7, #18]
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	75bb      	strb	r3, [r7, #22]
 80025b4:	7cfb      	ldrb	r3, [r7, #19]
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	757b      	strb	r3, [r7, #21]
 80025ba:	e011      	b.n	80025e0 <hsl_to_rgb+0x154>
	 case 4 : r = x; g = 0; b = c; break; // B to M
 80025bc:	7cbb      	ldrb	r3, [r7, #18]
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	75fb      	strb	r3, [r7, #23]
 80025c2:	2300      	movs	r3, #0
 80025c4:	75bb      	strb	r3, [r7, #22]
 80025c6:	7cfb      	ldrb	r3, [r7, #19]
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	757b      	strb	r3, [r7, #21]
 80025cc:	e008      	b.n	80025e0 <hsl_to_rgb+0x154>
	 default: r = c; g = 0; b = x; break; // M to R
 80025ce:	7cfb      	ldrb	r3, [r7, #19]
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	75fb      	strb	r3, [r7, #23]
 80025d4:	2300      	movs	r3, #0
 80025d6:	75bb      	strb	r3, [r7, #22]
 80025d8:	7cbb      	ldrb	r3, [r7, #18]
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	757b      	strb	r3, [r7, #21]
 80025de:	bf00      	nop
	}

	return (((uint32_t)r + m) << 16) | (((uint32_t)g + m) << 8) | ((uint32_t)b + m);
 80025e0:	7dfb      	ldrb	r3, [r7, #23]
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	461a      	mov	r2, r3
 80025e6:	7c7b      	ldrb	r3, [r7, #17]
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	4413      	add	r3, r2
 80025ec:	041a      	lsls	r2, r3, #16
 80025ee:	7dbb      	ldrb	r3, [r7, #22]
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	4619      	mov	r1, r3
 80025f4:	7c7b      	ldrb	r3, [r7, #17]
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	440b      	add	r3, r1
 80025fa:	021b      	lsls	r3, r3, #8
 80025fc:	431a      	orrs	r2, r3
 80025fe:	7d7b      	ldrb	r3, [r7, #21]
 8002600:	b2db      	uxtb	r3, r3
 8002602:	4619      	mov	r1, r3
 8002604:	7c7b      	ldrb	r3, [r7, #17]
 8002606:	b2db      	uxtb	r3, r3
 8002608:	440b      	add	r3, r1
 800260a:	4313      	orrs	r3, r2
}
 800260c:	4618      	mov	r0, r3
 800260e:	371c      	adds	r7, #28
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800261c:	b672      	cpsid	i
}
 800261e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002620:	e7fe      	b.n	8002620 <Error_Handler+0x8>
	...

08002624 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 800262c:	4a07      	ldr	r2, [pc, #28]	; (800264c <RetargetInit+0x28>)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8002632:	4b07      	ldr	r3, [pc, #28]	; (8002650 <RetargetInit+0x2c>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	6898      	ldr	r0, [r3, #8]
 8002638:	2300      	movs	r3, #0
 800263a:	2202      	movs	r2, #2
 800263c:	2100      	movs	r1, #0
 800263e:	f00c f95d 	bl	800e8fc <setvbuf>
}
 8002642:	bf00      	nop
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	200033f4 	.word	0x200033f4
 8002650:	20000030 	.word	0x20000030

08002654 <_isatty>:

int _isatty(int fd) {
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	db04      	blt.n	800266c <_isatty+0x18>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2b02      	cmp	r3, #2
 8002666:	dc01      	bgt.n	800266c <_isatty+0x18>
    return 1;
 8002668:	2301      	movs	r3, #1
 800266a:	e005      	b.n	8002678 <_isatty+0x24>

  errno = EBADF;
 800266c:	f00b ffee 	bl	800e64c <__errno>
 8002670:	4603      	mov	r3, r0
 8002672:	2209      	movs	r2, #9
 8002674:	601a      	str	r2, [r3, #0]
  return 0;
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	3708      	adds	r7, #8
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <_write>:

int _write(int fd, char* ptr, int len) {
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2b01      	cmp	r3, #1
 8002690:	d002      	beq.n	8002698 <_write+0x18>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2b02      	cmp	r3, #2
 8002696:	d111      	bne.n	80026bc <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8002698:	4b0e      	ldr	r3, [pc, #56]	; (80026d4 <_write+0x54>)
 800269a:	6818      	ldr	r0, [r3, #0]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	b29a      	uxth	r2, r3
 80026a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80026a4:	68b9      	ldr	r1, [r7, #8]
 80026a6:	f006 fa68 	bl	8008b7a <HAL_UART_Transmit>
 80026aa:	4603      	mov	r3, r0
 80026ac:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80026ae:	7dfb      	ldrb	r3, [r7, #23]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d101      	bne.n	80026b8 <_write+0x38>
      return len;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	e008      	b.n	80026ca <_write+0x4a>
    else
      return EIO;
 80026b8:	2305      	movs	r3, #5
 80026ba:	e006      	b.n	80026ca <_write+0x4a>
  }
  errno = EBADF;
 80026bc:	f00b ffc6 	bl	800e64c <__errno>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2209      	movs	r2, #9
 80026c4:	601a      	str	r2, [r3, #0]
  return -1;
 80026c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3718      	adds	r7, #24
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	200033f4 	.word	0x200033f4

080026d8 <_close>:

int _close(int fd) {
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	db04      	blt.n	80026f0 <_close+0x18>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	dc01      	bgt.n	80026f0 <_close+0x18>
    return 0;
 80026ec:	2300      	movs	r3, #0
 80026ee:	e006      	b.n	80026fe <_close+0x26>

  errno = EBADF;
 80026f0:	f00b ffac 	bl	800e64c <__errno>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2209      	movs	r2, #9
 80026f8:	601a      	str	r2, [r3, #0]
  return -1;
 80026fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8002706:	b580      	push	{r7, lr}
 8002708:	b084      	sub	sp, #16
 800270a:	af00      	add	r7, sp, #0
 800270c:	60f8      	str	r0, [r7, #12]
 800270e:	60b9      	str	r1, [r7, #8]
 8002710:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8002712:	f00b ff9b 	bl	800e64c <__errno>
 8002716:	4603      	mov	r3, r0
 8002718:	2209      	movs	r2, #9
 800271a:	601a      	str	r2, [r3, #0]
  return -1;
 800271c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002720:	4618      	mov	r0, r3
 8002722:	3710      	adds	r7, #16
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}

08002728 <_read>:

int _read(int fd, char* ptr, int len) {
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d110      	bne.n	800275c <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800273a:	4b0e      	ldr	r3, [pc, #56]	; (8002774 <_read+0x4c>)
 800273c:	6818      	ldr	r0, [r3, #0]
 800273e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002742:	2201      	movs	r2, #1
 8002744:	68b9      	ldr	r1, [r7, #8]
 8002746:	f006 faaa 	bl	8008c9e <HAL_UART_Receive>
 800274a:	4603      	mov	r3, r0
 800274c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800274e:	7dfb      	ldrb	r3, [r7, #23]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <_read+0x30>
      return 1;
 8002754:	2301      	movs	r3, #1
 8002756:	e008      	b.n	800276a <_read+0x42>
    else
      return EIO;
 8002758:	2305      	movs	r3, #5
 800275a:	e006      	b.n	800276a <_read+0x42>
  }
  errno = EBADF;
 800275c:	f00b ff76 	bl	800e64c <__errno>
 8002760:	4603      	mov	r3, r0
 8002762:	2209      	movs	r2, #9
 8002764:	601a      	str	r2, [r3, #0]
  return -1;
 8002766:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800276a:	4618      	mov	r0, r3
 800276c:	3718      	adds	r7, #24
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	200033f4 	.word	0x200033f4

08002778 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2b00      	cmp	r3, #0
 8002786:	db08      	blt.n	800279a <_fstat+0x22>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b02      	cmp	r3, #2
 800278c:	dc05      	bgt.n	800279a <_fstat+0x22>
    st->st_mode = S_IFCHR;
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002794:	605a      	str	r2, [r3, #4]
    return 0;
 8002796:	2300      	movs	r3, #0
 8002798:	e005      	b.n	80027a6 <_fstat+0x2e>
  }

  errno = EBADF;
 800279a:	f00b ff57 	bl	800e64c <__errno>
 800279e:	4603      	mov	r3, r0
 80027a0:	2209      	movs	r2, #9
 80027a2:	601a      	str	r2, [r3, #0]
  return 0;
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <scale8>:
// LED write buffer
#define WR_BUF_LEN (NUM_BPP * 8 * 2)
uint8_t wr_buf[WR_BUF_LEN] = {0};
uint_fast8_t wr_buf_p = 0;

static inline uint8_t scale8(uint8_t x, uint8_t scale) {
 80027ae:	b480      	push	{r7}
 80027b0:	b083      	sub	sp, #12
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	4603      	mov	r3, r0
 80027b6:	460a      	mov	r2, r1
 80027b8:	71fb      	strb	r3, [r7, #7]
 80027ba:	4613      	mov	r3, r2
 80027bc:	71bb      	strb	r3, [r7, #6]
  return ((uint16_t)x * scale) >> 8;
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	79ba      	ldrb	r2, [r7, #6]
 80027c2:	fb02 f303 	mul.w	r3, r2, r3
 80027c6:	121b      	asrs	r3, r3, #8
 80027c8:	b2db      	uxtb	r3, r3
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
	...

080027d8 <led_set_RGB>:

// Set a single color (RGB) to index
void led_set_RGB(uint8_t index, uint8_t r, uint8_t g, uint8_t b) {
 80027d8:	b590      	push	{r4, r7, lr}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	4604      	mov	r4, r0
 80027e0:	4608      	mov	r0, r1
 80027e2:	4611      	mov	r1, r2
 80027e4:	461a      	mov	r2, r3
 80027e6:	4623      	mov	r3, r4
 80027e8:	71fb      	strb	r3, [r7, #7]
 80027ea:	4603      	mov	r3, r0
 80027ec:	71bb      	strb	r3, [r7, #6]
 80027ee:	460b      	mov	r3, r1
 80027f0:	717b      	strb	r3, [r7, #5]
 80027f2:	4613      	mov	r3, r2
 80027f4:	713b      	strb	r3, [r7, #4]
  rgb_arr[4 * index] = scale8(g, 0xB0); // g;
  rgb_arr[4 * index + 1] = r;
  rgb_arr[4 * index + 2] = scale8(b, 0xF0); // b;
  rgb_arr[4 * index + 3] = 0;
#else // WS2812B
  rgb_arr[3 * index] = scale8(g, 0xB0); // g;
 80027f6:	79fa      	ldrb	r2, [r7, #7]
 80027f8:	4613      	mov	r3, r2
 80027fa:	005b      	lsls	r3, r3, #1
 80027fc:	189c      	adds	r4, r3, r2
 80027fe:	797b      	ldrb	r3, [r7, #5]
 8002800:	21b0      	movs	r1, #176	; 0xb0
 8002802:	4618      	mov	r0, r3
 8002804:	f7ff ffd3 	bl	80027ae <scale8>
 8002808:	4603      	mov	r3, r0
 800280a:	461a      	mov	r2, r3
 800280c:	4b0d      	ldr	r3, [pc, #52]	; (8002844 <led_set_RGB+0x6c>)
 800280e:	551a      	strb	r2, [r3, r4]
  rgb_arr[3 * index + 1] = r;
 8002810:	79fa      	ldrb	r2, [r7, #7]
 8002812:	4613      	mov	r3, r2
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	4413      	add	r3, r2
 8002818:	3301      	adds	r3, #1
 800281a:	490a      	ldr	r1, [pc, #40]	; (8002844 <led_set_RGB+0x6c>)
 800281c:	79ba      	ldrb	r2, [r7, #6]
 800281e:	54ca      	strb	r2, [r1, r3]
  rgb_arr[3 * index + 2] = scale8(b, 0xF0); // b;
 8002820:	79fa      	ldrb	r2, [r7, #7]
 8002822:	4613      	mov	r3, r2
 8002824:	005b      	lsls	r3, r3, #1
 8002826:	4413      	add	r3, r2
 8002828:	1c9c      	adds	r4, r3, #2
 800282a:	793b      	ldrb	r3, [r7, #4]
 800282c:	21f0      	movs	r1, #240	; 0xf0
 800282e:	4618      	mov	r0, r3
 8002830:	f7ff ffbd 	bl	80027ae <scale8>
 8002834:	4603      	mov	r3, r0
 8002836:	461a      	mov	r2, r3
 8002838:	4b02      	ldr	r3, [pc, #8]	; (8002844 <led_set_RGB+0x6c>)
 800283a:	551a      	strb	r2, [r3, r4]
#endif // End SK6812 WS2812B case differentiation
}
 800283c:	bf00      	nop
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	bd90      	pop	{r4, r7, pc}
 8002844:	200033f8 	.word	0x200033f8

08002848 <HAL_TIM_PWM_PulseFinishedCallback>:
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) wr_buf[i] = 0;
    wr_buf_p++;
  }
}

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(wr_buf_p < NUM_PIXELS) {
 8002850:	4b3c      	ldr	r3, [pc, #240]	; (8002944 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2b05      	cmp	r3, #5
 8002856:	d852      	bhi.n	80028fe <HAL_TIM_PWM_PulseFinishedCallback+0xb6>
      wr_buf[i + 40] = PWM_LO << (((rgb_arr[4 * wr_buf_p + 1] << i) & 0x80) > 0);
      wr_buf[i + 48] = PWM_LO << (((rgb_arr[4 * wr_buf_p + 2] << i) & 0x80) > 0);
      wr_buf[i + 56] = PWM_LO << (((rgb_arr[4 * wr_buf_p + 3] << i) & 0x80) > 0);
    }
#else // WS2812B
    for(uint_fast8_t i = 0; i < NUM_PIXELS; ++i) {
 8002858:	2300      	movs	r3, #0
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	e046      	b.n	80028ec <HAL_TIM_PWM_PulseFinishedCallback+0xa4>
      wr_buf[i + 24] = PWM_LO << (((rgb_arr[3 * wr_buf_p    ] << i) & 0x80) > 0);
 800285e:	4b39      	ldr	r3, [pc, #228]	; (8002944 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	4613      	mov	r3, r2
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	4413      	add	r3, r2
 8002868:	4a37      	ldr	r2, [pc, #220]	; (8002948 <HAL_TIM_PWM_PulseFinishedCallback+0x100>)
 800286a:	5cd3      	ldrb	r3, [r2, r3]
 800286c:	461a      	mov	r2, r3
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002878:	2b00      	cmp	r3, #0
 800287a:	dd01      	ble.n	8002880 <HAL_TIM_PWM_PulseFinishedCallback+0x38>
 800287c:	2126      	movs	r1, #38	; 0x26
 800287e:	e000      	b.n	8002882 <HAL_TIM_PWM_PulseFinishedCallback+0x3a>
 8002880:	2113      	movs	r1, #19
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	3318      	adds	r3, #24
 8002886:	4a31      	ldr	r2, [pc, #196]	; (800294c <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8002888:	54d1      	strb	r1, [r2, r3]
      wr_buf[i + 32] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 800288a:	4b2e      	ldr	r3, [pc, #184]	; (8002944 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	4613      	mov	r3, r2
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	4413      	add	r3, r2
 8002894:	3301      	adds	r3, #1
 8002896:	4a2c      	ldr	r2, [pc, #176]	; (8002948 <HAL_TIM_PWM_PulseFinishedCallback+0x100>)
 8002898:	5cd3      	ldrb	r3, [r2, r3]
 800289a:	461a      	mov	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	fa02 f303 	lsl.w	r3, r2, r3
 80028a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	dd01      	ble.n	80028ae <HAL_TIM_PWM_PulseFinishedCallback+0x66>
 80028aa:	2126      	movs	r1, #38	; 0x26
 80028ac:	e000      	b.n	80028b0 <HAL_TIM_PWM_PulseFinishedCallback+0x68>
 80028ae:	2113      	movs	r1, #19
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	3320      	adds	r3, #32
 80028b4:	4a25      	ldr	r2, [pc, #148]	; (800294c <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80028b6:	54d1      	strb	r1, [r2, r3]
      wr_buf[i + 40] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 80028b8:	4b22      	ldr	r3, [pc, #136]	; (8002944 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	4613      	mov	r3, r2
 80028be:	005b      	lsls	r3, r3, #1
 80028c0:	4413      	add	r3, r2
 80028c2:	3302      	adds	r3, #2
 80028c4:	4a20      	ldr	r2, [pc, #128]	; (8002948 <HAL_TIM_PWM_PulseFinishedCallback+0x100>)
 80028c6:	5cd3      	ldrb	r3, [r2, r3]
 80028c8:	461a      	mov	r2, r3
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	dd01      	ble.n	80028dc <HAL_TIM_PWM_PulseFinishedCallback+0x94>
 80028d8:	2126      	movs	r1, #38	; 0x26
 80028da:	e000      	b.n	80028de <HAL_TIM_PWM_PulseFinishedCallback+0x96>
 80028dc:	2113      	movs	r1, #19
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	3328      	adds	r3, #40	; 0x28
 80028e2:	4a1a      	ldr	r2, [pc, #104]	; (800294c <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80028e4:	54d1      	strb	r1, [r2, r3]
    for(uint_fast8_t i = 0; i < NUM_PIXELS; ++i) {
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	3301      	adds	r3, #1
 80028ea:	60fb      	str	r3, [r7, #12]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2b05      	cmp	r3, #5
 80028f0:	d9b5      	bls.n	800285e <HAL_TIM_PWM_PulseFinishedCallback+0x16>
    }
#endif // End SK6812 WS2812B case differentiation
    wr_buf_p++;
 80028f2:	4b14      	ldr	r3, [pc, #80]	; (8002944 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	3301      	adds	r3, #1
 80028f8:	4a12      	ldr	r2, [pc, #72]	; (8002944 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 80028fa:	6013      	str	r3, [r2, #0]
  } else {
    // We're done. Lean back and until next time!
    wr_buf_p = 0;
    HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
  }
}
 80028fc:	e01d      	b.n	800293a <HAL_TIM_PWM_PulseFinishedCallback+0xf2>
  } else if (wr_buf_p < NUM_PIXELS + 2) {
 80028fe:	4b11      	ldr	r3, [pc, #68]	; (8002944 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2b07      	cmp	r3, #7
 8002904:	d812      	bhi.n	800292c <HAL_TIM_PWM_PulseFinishedCallback+0xe4>
    for(uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 8002906:	2318      	movs	r3, #24
 8002908:	72fb      	strb	r3, [r7, #11]
 800290a:	e006      	b.n	800291a <HAL_TIM_PWM_PulseFinishedCallback+0xd2>
 800290c:	7afb      	ldrb	r3, [r7, #11]
 800290e:	4a0f      	ldr	r2, [pc, #60]	; (800294c <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8002910:	2100      	movs	r1, #0
 8002912:	54d1      	strb	r1, [r2, r3]
 8002914:	7afb      	ldrb	r3, [r7, #11]
 8002916:	3301      	adds	r3, #1
 8002918:	72fb      	strb	r3, [r7, #11]
 800291a:	7afb      	ldrb	r3, [r7, #11]
 800291c:	2b2f      	cmp	r3, #47	; 0x2f
 800291e:	d9f5      	bls.n	800290c <HAL_TIM_PWM_PulseFinishedCallback+0xc4>
    ++wr_buf_p;
 8002920:	4b08      	ldr	r3, [pc, #32]	; (8002944 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	3301      	adds	r3, #1
 8002926:	4a07      	ldr	r2, [pc, #28]	; (8002944 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002928:	6013      	str	r3, [r2, #0]
}
 800292a:	e006      	b.n	800293a <HAL_TIM_PWM_PulseFinishedCallback+0xf2>
    wr_buf_p = 0;
 800292c:	4b05      	ldr	r3, [pc, #20]	; (8002944 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 800292e:	2200      	movs	r2, #0
 8002930:	601a      	str	r2, [r3, #0]
    HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 8002932:	2100      	movs	r1, #0
 8002934:	4806      	ldr	r0, [pc, #24]	; (8002950 <HAL_TIM_PWM_PulseFinishedCallback+0x108>)
 8002936:	f005 f9a7 	bl	8007c88 <HAL_TIM_PWM_Stop_DMA>
}
 800293a:	bf00      	nop
 800293c:	3710      	adds	r7, #16
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	2000343c 	.word	0x2000343c
 8002948:	200033f8 	.word	0x200033f8
 800294c:	2000340c 	.word	0x2000340c
 8002950:	200032c4 	.word	0x200032c4

08002954 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800295a:	2300      	movs	r3, #0
 800295c:	607b      	str	r3, [r7, #4]
 800295e:	4b17      	ldr	r3, [pc, #92]	; (80029bc <HAL_MspInit+0x68>)
 8002960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002962:	4a16      	ldr	r2, [pc, #88]	; (80029bc <HAL_MspInit+0x68>)
 8002964:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002968:	6453      	str	r3, [r2, #68]	; 0x44
 800296a:	4b14      	ldr	r3, [pc, #80]	; (80029bc <HAL_MspInit+0x68>)
 800296c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002972:	607b      	str	r3, [r7, #4]
 8002974:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002976:	2300      	movs	r3, #0
 8002978:	603b      	str	r3, [r7, #0]
 800297a:	4b10      	ldr	r3, [pc, #64]	; (80029bc <HAL_MspInit+0x68>)
 800297c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297e:	4a0f      	ldr	r2, [pc, #60]	; (80029bc <HAL_MspInit+0x68>)
 8002980:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002984:	6413      	str	r3, [r2, #64]	; 0x40
 8002986:	4b0d      	ldr	r3, [pc, #52]	; (80029bc <HAL_MspInit+0x68>)
 8002988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800298e:	603b      	str	r3, [r7, #0]
 8002990:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8002992:	2200      	movs	r2, #0
 8002994:	2100      	movs	r1, #0
 8002996:	2005      	movs	r0, #5
 8002998:	f000 fcdf 	bl	800335a <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800299c:	2005      	movs	r0, #5
 800299e:	f000 fcf8 	bl	8003392 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80029a2:	2200      	movs	r2, #0
 80029a4:	2100      	movs	r1, #0
 80029a6:	2005      	movs	r0, #5
 80029a8:	f000 fcd7 	bl	800335a <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80029ac:	2005      	movs	r0, #5
 80029ae:	f000 fcf0 	bl	8003392 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029b2:	bf00      	nop
 80029b4:	3708      	adds	r7, #8
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	40023800 	.word	0x40023800

080029c0 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b085      	sub	sp, #20
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a0b      	ldr	r2, [pc, #44]	; (80029fc <HAL_CRC_MspInit+0x3c>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d10d      	bne.n	80029ee <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80029d2:	2300      	movs	r3, #0
 80029d4:	60fb      	str	r3, [r7, #12]
 80029d6:	4b0a      	ldr	r3, [pc, #40]	; (8002a00 <HAL_CRC_MspInit+0x40>)
 80029d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029da:	4a09      	ldr	r2, [pc, #36]	; (8002a00 <HAL_CRC_MspInit+0x40>)
 80029dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80029e0:	6313      	str	r3, [r2, #48]	; 0x30
 80029e2:	4b07      	ldr	r3, [pc, #28]	; (8002a00 <HAL_CRC_MspInit+0x40>)
 80029e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029ea:	60fb      	str	r3, [r7, #12]
 80029ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80029ee:	bf00      	nop
 80029f0:	3714      	adds	r7, #20
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	40023000 	.word	0x40023000
 8002a00:	40023800 	.word	0x40023800

08002a04 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b08c      	sub	sp, #48	; 0x30
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a0c:	f107 031c 	add.w	r3, r7, #28
 8002a10:	2200      	movs	r2, #0
 8002a12:	601a      	str	r2, [r3, #0]
 8002a14:	605a      	str	r2, [r3, #4]
 8002a16:	609a      	str	r2, [r3, #8]
 8002a18:	60da      	str	r2, [r3, #12]
 8002a1a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a42      	ldr	r2, [pc, #264]	; (8002b2c <HAL_I2C_MspInit+0x128>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d12c      	bne.n	8002a80 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a26:	2300      	movs	r3, #0
 8002a28:	61bb      	str	r3, [r7, #24]
 8002a2a:	4b41      	ldr	r3, [pc, #260]	; (8002b30 <HAL_I2C_MspInit+0x12c>)
 8002a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2e:	4a40      	ldr	r2, [pc, #256]	; (8002b30 <HAL_I2C_MspInit+0x12c>)
 8002a30:	f043 0320 	orr.w	r3, r3, #32
 8002a34:	6313      	str	r3, [r2, #48]	; 0x30
 8002a36:	4b3e      	ldr	r3, [pc, #248]	; (8002b30 <HAL_I2C_MspInit+0x12c>)
 8002a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3a:	f003 0320 	and.w	r3, r3, #32
 8002a3e:	61bb      	str	r3, [r7, #24]
 8002a40:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002a42:	2303      	movs	r3, #3
 8002a44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a46:	2312      	movs	r3, #18
 8002a48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002a52:	2304      	movs	r3, #4
 8002a54:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002a56:	f107 031c 	add.w	r3, r7, #28
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	4835      	ldr	r0, [pc, #212]	; (8002b34 <HAL_I2C_MspInit+0x130>)
 8002a5e:	f001 f84b 	bl	8003af8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002a62:	2300      	movs	r3, #0
 8002a64:	617b      	str	r3, [r7, #20]
 8002a66:	4b32      	ldr	r3, [pc, #200]	; (8002b30 <HAL_I2C_MspInit+0x12c>)
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	4a31      	ldr	r2, [pc, #196]	; (8002b30 <HAL_I2C_MspInit+0x12c>)
 8002a6c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a70:	6413      	str	r3, [r2, #64]	; 0x40
 8002a72:	4b2f      	ldr	r3, [pc, #188]	; (8002b30 <HAL_I2C_MspInit+0x12c>)
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a7a:	617b      	str	r3, [r7, #20]
 8002a7c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002a7e:	e050      	b.n	8002b22 <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a2c      	ldr	r2, [pc, #176]	; (8002b38 <HAL_I2C_MspInit+0x134>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d14b      	bne.n	8002b22 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	613b      	str	r3, [r7, #16]
 8002a8e:	4b28      	ldr	r3, [pc, #160]	; (8002b30 <HAL_I2C_MspInit+0x12c>)
 8002a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a92:	4a27      	ldr	r2, [pc, #156]	; (8002b30 <HAL_I2C_MspInit+0x12c>)
 8002a94:	f043 0304 	orr.w	r3, r3, #4
 8002a98:	6313      	str	r3, [r2, #48]	; 0x30
 8002a9a:	4b25      	ldr	r3, [pc, #148]	; (8002b30 <HAL_I2C_MspInit+0x12c>)
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9e:	f003 0304 	and.w	r3, r3, #4
 8002aa2:	613b      	str	r3, [r7, #16]
 8002aa4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	60fb      	str	r3, [r7, #12]
 8002aaa:	4b21      	ldr	r3, [pc, #132]	; (8002b30 <HAL_I2C_MspInit+0x12c>)
 8002aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aae:	4a20      	ldr	r2, [pc, #128]	; (8002b30 <HAL_I2C_MspInit+0x12c>)
 8002ab0:	f043 0301 	orr.w	r3, r3, #1
 8002ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ab6:	4b1e      	ldr	r3, [pc, #120]	; (8002b30 <HAL_I2C_MspInit+0x12c>)
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aba:	f003 0301 	and.w	r3, r3, #1
 8002abe:	60fb      	str	r3, [r7, #12]
 8002ac0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8002ac2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ac6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ac8:	2312      	movs	r3, #18
 8002aca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002acc:	2301      	movs	r3, #1
 8002ace:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002ad4:	2304      	movs	r3, #4
 8002ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002ad8:	f107 031c 	add.w	r3, r7, #28
 8002adc:	4619      	mov	r1, r3
 8002ade:	4817      	ldr	r0, [pc, #92]	; (8002b3c <HAL_I2C_MspInit+0x138>)
 8002ae0:	f001 f80a 	bl	8003af8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002ae4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ae8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002aea:	2312      	movs	r3, #18
 8002aec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002aee:	2301      	movs	r3, #1
 8002af0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af2:	2300      	movs	r3, #0
 8002af4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002af6:	2304      	movs	r3, #4
 8002af8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8002afa:	f107 031c 	add.w	r3, r7, #28
 8002afe:	4619      	mov	r1, r3
 8002b00:	480f      	ldr	r0, [pc, #60]	; (8002b40 <HAL_I2C_MspInit+0x13c>)
 8002b02:	f000 fff9 	bl	8003af8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002b06:	2300      	movs	r3, #0
 8002b08:	60bb      	str	r3, [r7, #8]
 8002b0a:	4b09      	ldr	r3, [pc, #36]	; (8002b30 <HAL_I2C_MspInit+0x12c>)
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0e:	4a08      	ldr	r2, [pc, #32]	; (8002b30 <HAL_I2C_MspInit+0x12c>)
 8002b10:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002b14:	6413      	str	r3, [r2, #64]	; 0x40
 8002b16:	4b06      	ldr	r3, [pc, #24]	; (8002b30 <HAL_I2C_MspInit+0x12c>)
 8002b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b1e:	60bb      	str	r3, [r7, #8]
 8002b20:	68bb      	ldr	r3, [r7, #8]
}
 8002b22:	bf00      	nop
 8002b24:	3730      	adds	r7, #48	; 0x30
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	40005800 	.word	0x40005800
 8002b30:	40023800 	.word	0x40023800
 8002b34:	40021400 	.word	0x40021400
 8002b38:	40005c00 	.word	0x40005c00
 8002b3c:	40020800 	.word	0x40020800
 8002b40:	40020000 	.word	0x40020000

08002b44 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b08c      	sub	sp, #48	; 0x30
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b4c:	f107 031c 	add.w	r3, r7, #28
 8002b50:	2200      	movs	r2, #0
 8002b52:	601a      	str	r2, [r3, #0]
 8002b54:	605a      	str	r2, [r3, #4]
 8002b56:	609a      	str	r2, [r3, #8]
 8002b58:	60da      	str	r2, [r3, #12]
 8002b5a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a42      	ldr	r2, [pc, #264]	; (8002c6c <HAL_SPI_MspInit+0x128>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d14c      	bne.n	8002c00 <HAL_SPI_MspInit+0xbc>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002b66:	2300      	movs	r3, #0
 8002b68:	61bb      	str	r3, [r7, #24]
 8002b6a:	4b41      	ldr	r3, [pc, #260]	; (8002c70 <HAL_SPI_MspInit+0x12c>)
 8002b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6e:	4a40      	ldr	r2, [pc, #256]	; (8002c70 <HAL_SPI_MspInit+0x12c>)
 8002b70:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b74:	6413      	str	r3, [r2, #64]	; 0x40
 8002b76:	4b3e      	ldr	r3, [pc, #248]	; (8002c70 <HAL_SPI_MspInit+0x12c>)
 8002b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b7e:	61bb      	str	r3, [r7, #24]
 8002b80:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b82:	2300      	movs	r3, #0
 8002b84:	617b      	str	r3, [r7, #20]
 8002b86:	4b3a      	ldr	r3, [pc, #232]	; (8002c70 <HAL_SPI_MspInit+0x12c>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8a:	4a39      	ldr	r2, [pc, #228]	; (8002c70 <HAL_SPI_MspInit+0x12c>)
 8002b8c:	f043 0301 	orr.w	r3, r3, #1
 8002b90:	6313      	str	r3, [r2, #48]	; 0x30
 8002b92:	4b37      	ldr	r3, [pc, #220]	; (8002c70 <HAL_SPI_MspInit+0x12c>)
 8002b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	617b      	str	r3, [r7, #20]
 8002b9c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	613b      	str	r3, [r7, #16]
 8002ba2:	4b33      	ldr	r3, [pc, #204]	; (8002c70 <HAL_SPI_MspInit+0x12c>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	4a32      	ldr	r2, [pc, #200]	; (8002c70 <HAL_SPI_MspInit+0x12c>)
 8002ba8:	f043 0304 	orr.w	r3, r3, #4
 8002bac:	6313      	str	r3, [r2, #48]	; 0x30
 8002bae:	4b30      	ldr	r3, [pc, #192]	; (8002c70 <HAL_SPI_MspInit+0x12c>)
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb2:	f003 0304 	and.w	r3, r3, #4
 8002bb6:	613b      	str	r3, [r7, #16]
 8002bb8:	693b      	ldr	r3, [r7, #16]
    PA15     ------> SPI3_NSS
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002bba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002bbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc0:	2302      	movs	r3, #2
 8002bc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002bcc:	2306      	movs	r3, #6
 8002bce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bd0:	f107 031c 	add.w	r3, r7, #28
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	4827      	ldr	r0, [pc, #156]	; (8002c74 <HAL_SPI_MspInit+0x130>)
 8002bd8:	f000 ff8e 	bl	8003af8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002bdc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002be0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be2:	2302      	movs	r3, #2
 8002be4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be6:	2300      	movs	r3, #0
 8002be8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bea:	2300      	movs	r3, #0
 8002bec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002bee:	2306      	movs	r3, #6
 8002bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bf2:	f107 031c 	add.w	r3, r7, #28
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	481f      	ldr	r0, [pc, #124]	; (8002c78 <HAL_SPI_MspInit+0x134>)
 8002bfa:	f000 ff7d 	bl	8003af8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002bfe:	e031      	b.n	8002c64 <HAL_SPI_MspInit+0x120>
  else if(hspi->Instance==SPI5)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a1d      	ldr	r2, [pc, #116]	; (8002c7c <HAL_SPI_MspInit+0x138>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d12c      	bne.n	8002c64 <HAL_SPI_MspInit+0x120>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60fb      	str	r3, [r7, #12]
 8002c0e:	4b18      	ldr	r3, [pc, #96]	; (8002c70 <HAL_SPI_MspInit+0x12c>)
 8002c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c12:	4a17      	ldr	r2, [pc, #92]	; (8002c70 <HAL_SPI_MspInit+0x12c>)
 8002c14:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002c18:	6453      	str	r3, [r2, #68]	; 0x44
 8002c1a:	4b15      	ldr	r3, [pc, #84]	; (8002c70 <HAL_SPI_MspInit+0x12c>)
 8002c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c22:	60fb      	str	r3, [r7, #12]
 8002c24:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c26:	2300      	movs	r3, #0
 8002c28:	60bb      	str	r3, [r7, #8]
 8002c2a:	4b11      	ldr	r3, [pc, #68]	; (8002c70 <HAL_SPI_MspInit+0x12c>)
 8002c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2e:	4a10      	ldr	r2, [pc, #64]	; (8002c70 <HAL_SPI_MspInit+0x12c>)
 8002c30:	f043 0320 	orr.w	r3, r3, #32
 8002c34:	6313      	str	r3, [r2, #48]	; 0x30
 8002c36:	4b0e      	ldr	r3, [pc, #56]	; (8002c70 <HAL_SPI_MspInit+0x12c>)
 8002c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3a:	f003 0320 	and.w	r3, r3, #32
 8002c3e:	60bb      	str	r3, [r7, #8]
 8002c40:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8002c42:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002c46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c48:	2302      	movs	r3, #2
 8002c4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c50:	2300      	movs	r3, #0
 8002c52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002c54:	2305      	movs	r3, #5
 8002c56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002c58:	f107 031c 	add.w	r3, r7, #28
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	4808      	ldr	r0, [pc, #32]	; (8002c80 <HAL_SPI_MspInit+0x13c>)
 8002c60:	f000 ff4a 	bl	8003af8 <HAL_GPIO_Init>
}
 8002c64:	bf00      	nop
 8002c66:	3730      	adds	r7, #48	; 0x30
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	40003c00 	.word	0x40003c00
 8002c70:	40023800 	.word	0x40023800
 8002c74:	40020000 	.word	0x40020000
 8002c78:	40020800 	.word	0x40020800
 8002c7c:	40015000 	.word	0x40015000
 8002c80:	40021400 	.word	0x40021400

08002c84 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a30      	ldr	r2, [pc, #192]	; (8002d54 <HAL_TIM_Base_MspInit+0xd0>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d10e      	bne.n	8002cb4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c96:	2300      	movs	r3, #0
 8002c98:	60fb      	str	r3, [r7, #12]
 8002c9a:	4b2f      	ldr	r3, [pc, #188]	; (8002d58 <HAL_TIM_Base_MspInit+0xd4>)
 8002c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c9e:	4a2e      	ldr	r2, [pc, #184]	; (8002d58 <HAL_TIM_Base_MspInit+0xd4>)
 8002ca0:	f043 0301 	orr.w	r3, r3, #1
 8002ca4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ca6:	4b2c      	ldr	r3, [pc, #176]	; (8002d58 <HAL_TIM_Base_MspInit+0xd4>)
 8002ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002caa:	f003 0301 	and.w	r3, r3, #1
 8002cae:	60fb      	str	r3, [r7, #12]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002cb2:	e04a      	b.n	8002d4a <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cbc:	d145      	bne.n	8002d4a <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	60bb      	str	r3, [r7, #8]
 8002cc2:	4b25      	ldr	r3, [pc, #148]	; (8002d58 <HAL_TIM_Base_MspInit+0xd4>)
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc6:	4a24      	ldr	r2, [pc, #144]	; (8002d58 <HAL_TIM_Base_MspInit+0xd4>)
 8002cc8:	f043 0301 	orr.w	r3, r3, #1
 8002ccc:	6413      	str	r3, [r2, #64]	; 0x40
 8002cce:	4b22      	ldr	r3, [pc, #136]	; (8002d58 <HAL_TIM_Base_MspInit+0xd4>)
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd2:	f003 0301 	and.w	r3, r3, #1
 8002cd6:	60bb      	str	r3, [r7, #8]
 8002cd8:	68bb      	ldr	r3, [r7, #8]
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 8002cda:	4b20      	ldr	r3, [pc, #128]	; (8002d5c <HAL_TIM_Base_MspInit+0xd8>)
 8002cdc:	4a20      	ldr	r2, [pc, #128]	; (8002d60 <HAL_TIM_Base_MspInit+0xdc>)
 8002cde:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 8002ce0:	4b1e      	ldr	r3, [pc, #120]	; (8002d5c <HAL_TIM_Base_MspInit+0xd8>)
 8002ce2:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002ce6:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ce8:	4b1c      	ldr	r3, [pc, #112]	; (8002d5c <HAL_TIM_Base_MspInit+0xd8>)
 8002cea:	2240      	movs	r2, #64	; 0x40
 8002cec:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cee:	4b1b      	ldr	r3, [pc, #108]	; (8002d5c <HAL_TIM_Base_MspInit+0xd8>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002cf4:	4b19      	ldr	r3, [pc, #100]	; (8002d5c <HAL_TIM_Base_MspInit+0xd8>)
 8002cf6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002cfa:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002cfc:	4b17      	ldr	r3, [pc, #92]	; (8002d5c <HAL_TIM_Base_MspInit+0xd8>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d02:	4b16      	ldr	r3, [pc, #88]	; (8002d5c <HAL_TIM_Base_MspInit+0xd8>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8002d08:	4b14      	ldr	r3, [pc, #80]	; (8002d5c <HAL_TIM_Base_MspInit+0xd8>)
 8002d0a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d0e:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8002d10:	4b12      	ldr	r3, [pc, #72]	; (8002d5c <HAL_TIM_Base_MspInit+0xd8>)
 8002d12:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002d16:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d18:	4b10      	ldr	r3, [pc, #64]	; (8002d5c <HAL_TIM_Base_MspInit+0xd8>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002d1e:	480f      	ldr	r0, [pc, #60]	; (8002d5c <HAL_TIM_Base_MspInit+0xd8>)
 8002d20:	f000 fb6e 	bl	8003400 <HAL_DMA_Init>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <HAL_TIM_Base_MspInit+0xaa>
      Error_Handler();
 8002d2a:	f7ff fc75 	bl	8002618 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a0a      	ldr	r2, [pc, #40]	; (8002d5c <HAL_TIM_Base_MspInit+0xd8>)
 8002d32:	625a      	str	r2, [r3, #36]	; 0x24
 8002d34:	4a09      	ldr	r2, [pc, #36]	; (8002d5c <HAL_TIM_Base_MspInit+0xd8>)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	201c      	movs	r0, #28
 8002d40:	f000 fb0b 	bl	800335a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002d44:	201c      	movs	r0, #28
 8002d46:	f000 fb24 	bl	8003392 <HAL_NVIC_EnableIRQ>
}
 8002d4a:	bf00      	nop
 8002d4c:	3710      	adds	r7, #16
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	40010000 	.word	0x40010000
 8002d58:	40023800 	.word	0x40023800
 8002d5c:	2000330c 	.word	0x2000330c
 8002d60:	40026088 	.word	0x40026088

08002d64 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b088      	sub	sp, #32
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d6c:	f107 030c 	add.w	r3, r7, #12
 8002d70:	2200      	movs	r2, #0
 8002d72:	601a      	str	r2, [r3, #0]
 8002d74:	605a      	str	r2, [r3, #4]
 8002d76:	609a      	str	r2, [r3, #8]
 8002d78:	60da      	str	r2, [r3, #12]
 8002d7a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d84:	d11d      	bne.n	8002dc2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d86:	2300      	movs	r3, #0
 8002d88:	60bb      	str	r3, [r7, #8]
 8002d8a:	4b10      	ldr	r3, [pc, #64]	; (8002dcc <HAL_TIM_MspPostInit+0x68>)
 8002d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8e:	4a0f      	ldr	r2, [pc, #60]	; (8002dcc <HAL_TIM_MspPostInit+0x68>)
 8002d90:	f043 0301 	orr.w	r3, r3, #1
 8002d94:	6313      	str	r3, [r2, #48]	; 0x30
 8002d96:	4b0d      	ldr	r3, [pc, #52]	; (8002dcc <HAL_TIM_MspPostInit+0x68>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9a:	f003 0301 	and.w	r3, r3, #1
 8002d9e:	60bb      	str	r3, [r7, #8]
 8002da0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002da2:	2320      	movs	r3, #32
 8002da4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002da6:	2302      	movs	r3, #2
 8002da8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002daa:	2300      	movs	r3, #0
 8002dac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dae:	2300      	movs	r3, #0
 8002db0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002db2:	2301      	movs	r3, #1
 8002db4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002db6:	f107 030c 	add.w	r3, r7, #12
 8002dba:	4619      	mov	r1, r3
 8002dbc:	4804      	ldr	r0, [pc, #16]	; (8002dd0 <HAL_TIM_MspPostInit+0x6c>)
 8002dbe:	f000 fe9b 	bl	8003af8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002dc2:	bf00      	nop
 8002dc4:	3720      	adds	r7, #32
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	40023800 	.word	0x40023800
 8002dd0:	40020000 	.word	0x40020000

08002dd4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b08c      	sub	sp, #48	; 0x30
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ddc:	f107 031c 	add.w	r3, r7, #28
 8002de0:	2200      	movs	r2, #0
 8002de2:	601a      	str	r2, [r3, #0]
 8002de4:	605a      	str	r2, [r3, #4]
 8002de6:	609a      	str	r2, [r3, #8]
 8002de8:	60da      	str	r2, [r3, #12]
 8002dea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a36      	ldr	r2, [pc, #216]	; (8002ecc <HAL_UART_MspInit+0xf8>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d135      	bne.n	8002e62 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002df6:	2300      	movs	r3, #0
 8002df8:	61bb      	str	r3, [r7, #24]
 8002dfa:	4b35      	ldr	r3, [pc, #212]	; (8002ed0 <HAL_UART_MspInit+0xfc>)
 8002dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dfe:	4a34      	ldr	r2, [pc, #208]	; (8002ed0 <HAL_UART_MspInit+0xfc>)
 8002e00:	f043 0310 	orr.w	r3, r3, #16
 8002e04:	6453      	str	r3, [r2, #68]	; 0x44
 8002e06:	4b32      	ldr	r3, [pc, #200]	; (8002ed0 <HAL_UART_MspInit+0xfc>)
 8002e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e0a:	f003 0310 	and.w	r3, r3, #16
 8002e0e:	61bb      	str	r3, [r7, #24]
 8002e10:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e12:	2300      	movs	r3, #0
 8002e14:	617b      	str	r3, [r7, #20]
 8002e16:	4b2e      	ldr	r3, [pc, #184]	; (8002ed0 <HAL_UART_MspInit+0xfc>)
 8002e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1a:	4a2d      	ldr	r2, [pc, #180]	; (8002ed0 <HAL_UART_MspInit+0xfc>)
 8002e1c:	f043 0301 	orr.w	r3, r3, #1
 8002e20:	6313      	str	r3, [r2, #48]	; 0x30
 8002e22:	4b2b      	ldr	r3, [pc, #172]	; (8002ed0 <HAL_UART_MspInit+0xfc>)
 8002e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e26:	f003 0301 	and.w	r3, r3, #1
 8002e2a:	617b      	str	r3, [r7, #20]
 8002e2c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002e2e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002e32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e34:	2302      	movs	r3, #2
 8002e36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e40:	2307      	movs	r3, #7
 8002e42:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e44:	f107 031c 	add.w	r3, r7, #28
 8002e48:	4619      	mov	r1, r3
 8002e4a:	4822      	ldr	r0, [pc, #136]	; (8002ed4 <HAL_UART_MspInit+0x100>)
 8002e4c:	f000 fe54 	bl	8003af8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002e50:	2200      	movs	r2, #0
 8002e52:	2100      	movs	r1, #0
 8002e54:	2025      	movs	r0, #37	; 0x25
 8002e56:	f000 fa80 	bl	800335a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e5a:	2025      	movs	r0, #37	; 0x25
 8002e5c:	f000 fa99 	bl	8003392 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002e60:	e030      	b.n	8002ec4 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a1c      	ldr	r2, [pc, #112]	; (8002ed8 <HAL_UART_MspInit+0x104>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d12b      	bne.n	8002ec4 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	613b      	str	r3, [r7, #16]
 8002e70:	4b17      	ldr	r3, [pc, #92]	; (8002ed0 <HAL_UART_MspInit+0xfc>)
 8002e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e74:	4a16      	ldr	r2, [pc, #88]	; (8002ed0 <HAL_UART_MspInit+0xfc>)
 8002e76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e7a:	6413      	str	r3, [r2, #64]	; 0x40
 8002e7c:	4b14      	ldr	r3, [pc, #80]	; (8002ed0 <HAL_UART_MspInit+0xfc>)
 8002e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e84:	613b      	str	r3, [r7, #16]
 8002e86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e88:	2300      	movs	r3, #0
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	4b10      	ldr	r3, [pc, #64]	; (8002ed0 <HAL_UART_MspInit+0xfc>)
 8002e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e90:	4a0f      	ldr	r2, [pc, #60]	; (8002ed0 <HAL_UART_MspInit+0xfc>)
 8002e92:	f043 0308 	orr.w	r3, r3, #8
 8002e96:	6313      	str	r3, [r2, #48]	; 0x30
 8002e98:	4b0d      	ldr	r3, [pc, #52]	; (8002ed0 <HAL_UART_MspInit+0xfc>)
 8002e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9c:	f003 0308 	and.w	r3, r3, #8
 8002ea0:	60fb      	str	r3, [r7, #12]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002ea4:	2360      	movs	r3, #96	; 0x60
 8002ea6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eac:	2300      	movs	r3, #0
 8002eae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002eb4:	2307      	movs	r3, #7
 8002eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002eb8:	f107 031c 	add.w	r3, r7, #28
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	4807      	ldr	r0, [pc, #28]	; (8002edc <HAL_UART_MspInit+0x108>)
 8002ec0:	f000 fe1a 	bl	8003af8 <HAL_GPIO_Init>
}
 8002ec4:	bf00      	nop
 8002ec6:	3730      	adds	r7, #48	; 0x30
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	40011000 	.word	0x40011000
 8002ed0:	40023800 	.word	0x40023800
 8002ed4:	40020000 	.word	0x40020000
 8002ed8:	40004400 	.word	0x40004400
 8002edc:	40020c00 	.word	0x40020c00

08002ee0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ee4:	e7fe      	b.n	8002ee4 <NMI_Handler+0x4>

08002ee6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ee6:	b480      	push	{r7}
 8002ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002eea:	e7fe      	b.n	8002eea <HardFault_Handler+0x4>

08002eec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002eec:	b480      	push	{r7}
 8002eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ef0:	e7fe      	b.n	8002ef0 <MemManage_Handler+0x4>

08002ef2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ef2:	b480      	push	{r7}
 8002ef4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ef6:	e7fe      	b.n	8002ef6 <BusFault_Handler+0x4>

08002ef8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002efc:	e7fe      	b.n	8002efc <UsageFault_Handler+0x4>

08002efe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002efe:	b480      	push	{r7}
 8002f00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f02:	bf00      	nop
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr

08002f0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f10:	bf00      	nop
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr

08002f1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f1a:	b480      	push	{r7}
 8002f1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f1e:	bf00      	nop
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr

08002f28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f2c:	f000 f8f6 	bl	800311c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f30:	bf00      	nop
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002f38:	bf00      	nop
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
	...

08002f44 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8002f48:	4802      	ldr	r0, [pc, #8]	; (8002f54 <DMA1_Stream5_IRQHandler+0x10>)
 8002f4a:	f000 fb99 	bl	8003680 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002f4e:	bf00      	nop
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	2000330c 	.word	0x2000330c

08002f58 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002f5c:	4802      	ldr	r0, [pc, #8]	; (8002f68 <TIM2_IRQHandler+0x10>)
 8002f5e:	f004 ff65 	bl	8007e2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002f62:	bf00      	nop
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	200032c4 	.word	0x200032c4

08002f6c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002f70:	4802      	ldr	r0, [pc, #8]	; (8002f7c <USART1_IRQHandler+0x10>)
 8002f72:	f005 ff67 	bl	8008e44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002f76:	bf00      	nop
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	2000336c 	.word	0x2000336c

08002f80 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8002f84:	4802      	ldr	r0, [pc, #8]	; (8002f90 <OTG_HS_IRQHandler+0x10>)
 8002f86:	f001 f9e7 	bl	8004358 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8002f8a:	bf00      	nop
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	20003838 	.word	0x20003838

08002f94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f9c:	4a14      	ldr	r2, [pc, #80]	; (8002ff0 <_sbrk+0x5c>)
 8002f9e:	4b15      	ldr	r3, [pc, #84]	; (8002ff4 <_sbrk+0x60>)
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fa8:	4b13      	ldr	r3, [pc, #76]	; (8002ff8 <_sbrk+0x64>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d102      	bne.n	8002fb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fb0:	4b11      	ldr	r3, [pc, #68]	; (8002ff8 <_sbrk+0x64>)
 8002fb2:	4a12      	ldr	r2, [pc, #72]	; (8002ffc <_sbrk+0x68>)
 8002fb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fb6:	4b10      	ldr	r3, [pc, #64]	; (8002ff8 <_sbrk+0x64>)
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4413      	add	r3, r2
 8002fbe:	693a      	ldr	r2, [r7, #16]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d207      	bcs.n	8002fd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fc4:	f00b fb42 	bl	800e64c <__errno>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	220c      	movs	r2, #12
 8002fcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002fce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002fd2:	e009      	b.n	8002fe8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002fd4:	4b08      	ldr	r3, [pc, #32]	; (8002ff8 <_sbrk+0x64>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002fda:	4b07      	ldr	r3, [pc, #28]	; (8002ff8 <_sbrk+0x64>)
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	4a05      	ldr	r2, [pc, #20]	; (8002ff8 <_sbrk+0x64>)
 8002fe4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3718      	adds	r7, #24
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	20030000 	.word	0x20030000
 8002ff4:	00000400 	.word	0x00000400
 8002ff8:	20003440 	.word	0x20003440
 8002ffc:	20003b50 	.word	0x20003b50

08003000 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003000:	b480      	push	{r7}
 8003002:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003004:	4b06      	ldr	r3, [pc, #24]	; (8003020 <SystemInit+0x20>)
 8003006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800300a:	4a05      	ldr	r2, [pc, #20]	; (8003020 <SystemInit+0x20>)
 800300c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003010:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003014:	bf00      	nop
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	e000ed00 	.word	0xe000ed00

08003024 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003024:	f8df d034 	ldr.w	sp, [pc, #52]	; 800305c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003028:	480d      	ldr	r0, [pc, #52]	; (8003060 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800302a:	490e      	ldr	r1, [pc, #56]	; (8003064 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800302c:	4a0e      	ldr	r2, [pc, #56]	; (8003068 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800302e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003030:	e002      	b.n	8003038 <LoopCopyDataInit>

08003032 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003032:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003034:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003036:	3304      	adds	r3, #4

08003038 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003038:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800303a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800303c:	d3f9      	bcc.n	8003032 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800303e:	4a0b      	ldr	r2, [pc, #44]	; (800306c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003040:	4c0b      	ldr	r4, [pc, #44]	; (8003070 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003042:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003044:	e001      	b.n	800304a <LoopFillZerobss>

08003046 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003046:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003048:	3204      	adds	r2, #4

0800304a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800304a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800304c:	d3fb      	bcc.n	8003046 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800304e:	f7ff ffd7 	bl	8003000 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003052:	f00b fb01 	bl	800e658 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003056:	f7fe fd03 	bl	8001a60 <main>
  bx  lr    
 800305a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800305c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003060:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003064:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8003068:	0800fdc4 	.word	0x0800fdc4
  ldr r2, =_sbss
 800306c:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8003070:	20003b4c 	.word	0x20003b4c

08003074 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003074:	e7fe      	b.n	8003074 <ADC_IRQHandler>
	...

08003078 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800307c:	4b0e      	ldr	r3, [pc, #56]	; (80030b8 <HAL_Init+0x40>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a0d      	ldr	r2, [pc, #52]	; (80030b8 <HAL_Init+0x40>)
 8003082:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003086:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003088:	4b0b      	ldr	r3, [pc, #44]	; (80030b8 <HAL_Init+0x40>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a0a      	ldr	r2, [pc, #40]	; (80030b8 <HAL_Init+0x40>)
 800308e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003092:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003094:	4b08      	ldr	r3, [pc, #32]	; (80030b8 <HAL_Init+0x40>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a07      	ldr	r2, [pc, #28]	; (80030b8 <HAL_Init+0x40>)
 800309a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800309e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030a0:	2003      	movs	r0, #3
 80030a2:	f000 f94f 	bl	8003344 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030a6:	200f      	movs	r0, #15
 80030a8:	f000 f808 	bl	80030bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030ac:	f7ff fc52 	bl	8002954 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030b0:	2300      	movs	r3, #0
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	40023c00 	.word	0x40023c00

080030bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030c4:	4b12      	ldr	r3, [pc, #72]	; (8003110 <HAL_InitTick+0x54>)
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	4b12      	ldr	r3, [pc, #72]	; (8003114 <HAL_InitTick+0x58>)
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	4619      	mov	r1, r3
 80030ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80030d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80030da:	4618      	mov	r0, r3
 80030dc:	f000 f967 	bl	80033ae <HAL_SYSTICK_Config>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e00e      	b.n	8003108 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2b0f      	cmp	r3, #15
 80030ee:	d80a      	bhi.n	8003106 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030f0:	2200      	movs	r2, #0
 80030f2:	6879      	ldr	r1, [r7, #4]
 80030f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030f8:	f000 f92f 	bl	800335a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030fc:	4a06      	ldr	r2, [pc, #24]	; (8003118 <HAL_InitTick+0x5c>)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003102:	2300      	movs	r3, #0
 8003104:	e000      	b.n	8003108 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
}
 8003108:	4618      	mov	r0, r3
 800310a:	3708      	adds	r7, #8
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	20000004 	.word	0x20000004
 8003114:	2000000c 	.word	0x2000000c
 8003118:	20000008 	.word	0x20000008

0800311c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003120:	4b06      	ldr	r3, [pc, #24]	; (800313c <HAL_IncTick+0x20>)
 8003122:	781b      	ldrb	r3, [r3, #0]
 8003124:	461a      	mov	r2, r3
 8003126:	4b06      	ldr	r3, [pc, #24]	; (8003140 <HAL_IncTick+0x24>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4413      	add	r3, r2
 800312c:	4a04      	ldr	r2, [pc, #16]	; (8003140 <HAL_IncTick+0x24>)
 800312e:	6013      	str	r3, [r2, #0]
}
 8003130:	bf00      	nop
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	2000000c 	.word	0x2000000c
 8003140:	20003444 	.word	0x20003444

08003144 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0
  return uwTick;
 8003148:	4b03      	ldr	r3, [pc, #12]	; (8003158 <HAL_GetTick+0x14>)
 800314a:	681b      	ldr	r3, [r3, #0]
}
 800314c:	4618      	mov	r0, r3
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	20003444 	.word	0x20003444

0800315c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b084      	sub	sp, #16
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003164:	f7ff ffee 	bl	8003144 <HAL_GetTick>
 8003168:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003174:	d005      	beq.n	8003182 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003176:	4b0a      	ldr	r3, [pc, #40]	; (80031a0 <HAL_Delay+0x44>)
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	461a      	mov	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	4413      	add	r3, r2
 8003180:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003182:	bf00      	nop
 8003184:	f7ff ffde 	bl	8003144 <HAL_GetTick>
 8003188:	4602      	mov	r2, r0
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	68fa      	ldr	r2, [r7, #12]
 8003190:	429a      	cmp	r2, r3
 8003192:	d8f7      	bhi.n	8003184 <HAL_Delay+0x28>
  {
  }
}
 8003194:	bf00      	nop
 8003196:	bf00      	nop
 8003198:	3710      	adds	r7, #16
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	2000000c 	.word	0x2000000c

080031a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b085      	sub	sp, #20
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	f003 0307 	and.w	r3, r3, #7
 80031b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031b4:	4b0c      	ldr	r3, [pc, #48]	; (80031e8 <__NVIC_SetPriorityGrouping+0x44>)
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031ba:	68ba      	ldr	r2, [r7, #8]
 80031bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031c0:	4013      	ands	r3, r2
 80031c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031d6:	4a04      	ldr	r2, [pc, #16]	; (80031e8 <__NVIC_SetPriorityGrouping+0x44>)
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	60d3      	str	r3, [r2, #12]
}
 80031dc:	bf00      	nop
 80031de:	3714      	adds	r7, #20
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr
 80031e8:	e000ed00 	.word	0xe000ed00

080031ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031ec:	b480      	push	{r7}
 80031ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031f0:	4b04      	ldr	r3, [pc, #16]	; (8003204 <__NVIC_GetPriorityGrouping+0x18>)
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	0a1b      	lsrs	r3, r3, #8
 80031f6:	f003 0307 	and.w	r3, r3, #7
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr
 8003204:	e000ed00 	.word	0xe000ed00

08003208 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	4603      	mov	r3, r0
 8003210:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003216:	2b00      	cmp	r3, #0
 8003218:	db0b      	blt.n	8003232 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800321a:	79fb      	ldrb	r3, [r7, #7]
 800321c:	f003 021f 	and.w	r2, r3, #31
 8003220:	4907      	ldr	r1, [pc, #28]	; (8003240 <__NVIC_EnableIRQ+0x38>)
 8003222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003226:	095b      	lsrs	r3, r3, #5
 8003228:	2001      	movs	r0, #1
 800322a:	fa00 f202 	lsl.w	r2, r0, r2
 800322e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003232:	bf00      	nop
 8003234:	370c      	adds	r7, #12
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	e000e100 	.word	0xe000e100

08003244 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	4603      	mov	r3, r0
 800324c:	6039      	str	r1, [r7, #0]
 800324e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003250:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003254:	2b00      	cmp	r3, #0
 8003256:	db0a      	blt.n	800326e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	b2da      	uxtb	r2, r3
 800325c:	490c      	ldr	r1, [pc, #48]	; (8003290 <__NVIC_SetPriority+0x4c>)
 800325e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003262:	0112      	lsls	r2, r2, #4
 8003264:	b2d2      	uxtb	r2, r2
 8003266:	440b      	add	r3, r1
 8003268:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800326c:	e00a      	b.n	8003284 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	b2da      	uxtb	r2, r3
 8003272:	4908      	ldr	r1, [pc, #32]	; (8003294 <__NVIC_SetPriority+0x50>)
 8003274:	79fb      	ldrb	r3, [r7, #7]
 8003276:	f003 030f 	and.w	r3, r3, #15
 800327a:	3b04      	subs	r3, #4
 800327c:	0112      	lsls	r2, r2, #4
 800327e:	b2d2      	uxtb	r2, r2
 8003280:	440b      	add	r3, r1
 8003282:	761a      	strb	r2, [r3, #24]
}
 8003284:	bf00      	nop
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr
 8003290:	e000e100 	.word	0xe000e100
 8003294:	e000ed00 	.word	0xe000ed00

08003298 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003298:	b480      	push	{r7}
 800329a:	b089      	sub	sp, #36	; 0x24
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f003 0307 	and.w	r3, r3, #7
 80032aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	f1c3 0307 	rsb	r3, r3, #7
 80032b2:	2b04      	cmp	r3, #4
 80032b4:	bf28      	it	cs
 80032b6:	2304      	movcs	r3, #4
 80032b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	3304      	adds	r3, #4
 80032be:	2b06      	cmp	r3, #6
 80032c0:	d902      	bls.n	80032c8 <NVIC_EncodePriority+0x30>
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	3b03      	subs	r3, #3
 80032c6:	e000      	b.n	80032ca <NVIC_EncodePriority+0x32>
 80032c8:	2300      	movs	r3, #0
 80032ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80032d0:	69bb      	ldr	r3, [r7, #24]
 80032d2:	fa02 f303 	lsl.w	r3, r2, r3
 80032d6:	43da      	mvns	r2, r3
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	401a      	ands	r2, r3
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032e0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	fa01 f303 	lsl.w	r3, r1, r3
 80032ea:	43d9      	mvns	r1, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032f0:	4313      	orrs	r3, r2
         );
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3724      	adds	r7, #36	; 0x24
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
	...

08003300 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	3b01      	subs	r3, #1
 800330c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003310:	d301      	bcc.n	8003316 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003312:	2301      	movs	r3, #1
 8003314:	e00f      	b.n	8003336 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003316:	4a0a      	ldr	r2, [pc, #40]	; (8003340 <SysTick_Config+0x40>)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	3b01      	subs	r3, #1
 800331c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800331e:	210f      	movs	r1, #15
 8003320:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003324:	f7ff ff8e 	bl	8003244 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003328:	4b05      	ldr	r3, [pc, #20]	; (8003340 <SysTick_Config+0x40>)
 800332a:	2200      	movs	r2, #0
 800332c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800332e:	4b04      	ldr	r3, [pc, #16]	; (8003340 <SysTick_Config+0x40>)
 8003330:	2207      	movs	r2, #7
 8003332:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3708      	adds	r7, #8
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	e000e010 	.word	0xe000e010

08003344 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f7ff ff29 	bl	80031a4 <__NVIC_SetPriorityGrouping>
}
 8003352:	bf00      	nop
 8003354:	3708      	adds	r7, #8
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800335a:	b580      	push	{r7, lr}
 800335c:	b086      	sub	sp, #24
 800335e:	af00      	add	r7, sp, #0
 8003360:	4603      	mov	r3, r0
 8003362:	60b9      	str	r1, [r7, #8]
 8003364:	607a      	str	r2, [r7, #4]
 8003366:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003368:	2300      	movs	r3, #0
 800336a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800336c:	f7ff ff3e 	bl	80031ec <__NVIC_GetPriorityGrouping>
 8003370:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	68b9      	ldr	r1, [r7, #8]
 8003376:	6978      	ldr	r0, [r7, #20]
 8003378:	f7ff ff8e 	bl	8003298 <NVIC_EncodePriority>
 800337c:	4602      	mov	r2, r0
 800337e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003382:	4611      	mov	r1, r2
 8003384:	4618      	mov	r0, r3
 8003386:	f7ff ff5d 	bl	8003244 <__NVIC_SetPriority>
}
 800338a:	bf00      	nop
 800338c:	3718      	adds	r7, #24
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}

08003392 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003392:	b580      	push	{r7, lr}
 8003394:	b082      	sub	sp, #8
 8003396:	af00      	add	r7, sp, #0
 8003398:	4603      	mov	r3, r0
 800339a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800339c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a0:	4618      	mov	r0, r3
 80033a2:	f7ff ff31 	bl	8003208 <__NVIC_EnableIRQ>
}
 80033a6:	bf00      	nop
 80033a8:	3708      	adds	r7, #8
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}

080033ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033ae:	b580      	push	{r7, lr}
 80033b0:	b082      	sub	sp, #8
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f7ff ffa2 	bl	8003300 <SysTick_Config>
 80033bc:	4603      	mov	r3, r0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80033c6:	b580      	push	{r7, lr}
 80033c8:	b082      	sub	sp, #8
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d101      	bne.n	80033d8 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e00e      	b.n	80033f6 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	795b      	ldrb	r3, [r3, #5]
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d105      	bne.n	80033ee <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80033e8:	6878      	ldr	r0, [r7, #4]
 80033ea:	f7ff fae9 	bl	80029c0 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2201      	movs	r2, #1
 80033f2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80033f4:	2300      	movs	r3, #0
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3708      	adds	r7, #8
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}
	...

08003400 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b086      	sub	sp, #24
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003408:	2300      	movs	r3, #0
 800340a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800340c:	f7ff fe9a 	bl	8003144 <HAL_GetTick>
 8003410:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d101      	bne.n	800341c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e099      	b.n	8003550 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2202      	movs	r2, #2
 8003420:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f022 0201 	bic.w	r2, r2, #1
 800343a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800343c:	e00f      	b.n	800345e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800343e:	f7ff fe81 	bl	8003144 <HAL_GetTick>
 8003442:	4602      	mov	r2, r0
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	2b05      	cmp	r3, #5
 800344a:	d908      	bls.n	800345e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2220      	movs	r2, #32
 8003450:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2203      	movs	r2, #3
 8003456:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e078      	b.n	8003550 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0301 	and.w	r3, r3, #1
 8003468:	2b00      	cmp	r3, #0
 800346a:	d1e8      	bne.n	800343e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003474:	697a      	ldr	r2, [r7, #20]
 8003476:	4b38      	ldr	r3, [pc, #224]	; (8003558 <HAL_DMA_Init+0x158>)
 8003478:	4013      	ands	r3, r2
 800347a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	685a      	ldr	r2, [r3, #4]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800348a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	691b      	ldr	r3, [r3, #16]
 8003490:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003496:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6a1b      	ldr	r3, [r3, #32]
 80034a8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034aa:	697a      	ldr	r2, [r7, #20]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b4:	2b04      	cmp	r3, #4
 80034b6:	d107      	bne.n	80034c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c0:	4313      	orrs	r3, r2
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	697a      	ldr	r2, [r7, #20]
 80034ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	695b      	ldr	r3, [r3, #20]
 80034d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	f023 0307 	bic.w	r3, r3, #7
 80034de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e4:	697a      	ldr	r2, [r7, #20]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ee:	2b04      	cmp	r3, #4
 80034f0:	d117      	bne.n	8003522 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f6:	697a      	ldr	r2, [r7, #20]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003500:	2b00      	cmp	r3, #0
 8003502:	d00e      	beq.n	8003522 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f000 fa7b 	bl	8003a00 <DMA_CheckFifoParam>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	d008      	beq.n	8003522 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2240      	movs	r2, #64	; 0x40
 8003514:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2201      	movs	r2, #1
 800351a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800351e:	2301      	movs	r3, #1
 8003520:	e016      	b.n	8003550 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	697a      	ldr	r2, [r7, #20]
 8003528:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f000 fa32 	bl	8003994 <DMA_CalcBaseAndBitshift>
 8003530:	4603      	mov	r3, r0
 8003532:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003538:	223f      	movs	r2, #63	; 0x3f
 800353a:	409a      	lsls	r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2201      	movs	r2, #1
 800354a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800354e:	2300      	movs	r3, #0
}
 8003550:	4618      	mov	r0, r3
 8003552:	3718      	adds	r7, #24
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}
 8003558:	f010803f 	.word	0xf010803f

0800355c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003568:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800356a:	f7ff fdeb 	bl	8003144 <HAL_GetTick>
 800356e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003576:	b2db      	uxtb	r3, r3
 8003578:	2b02      	cmp	r3, #2
 800357a:	d008      	beq.n	800358e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2280      	movs	r2, #128	; 0x80
 8003580:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e052      	b.n	8003634 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 0216 	bic.w	r2, r2, #22
 800359c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	695a      	ldr	r2, [r3, #20]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035ac:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d103      	bne.n	80035be <HAL_DMA_Abort+0x62>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d007      	beq.n	80035ce <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f022 0208 	bic.w	r2, r2, #8
 80035cc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f022 0201 	bic.w	r2, r2, #1
 80035dc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035de:	e013      	b.n	8003608 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035e0:	f7ff fdb0 	bl	8003144 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b05      	cmp	r3, #5
 80035ec:	d90c      	bls.n	8003608 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2220      	movs	r2, #32
 80035f2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2203      	movs	r2, #3
 80035f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	e015      	b.n	8003634 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0301 	and.w	r3, r3, #1
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1e4      	bne.n	80035e0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800361a:	223f      	movs	r2, #63	; 0x3f
 800361c:	409a      	lsls	r2, r3
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2201      	movs	r2, #1
 8003626:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3710      	adds	r7, #16
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800364a:	b2db      	uxtb	r3, r3
 800364c:	2b02      	cmp	r3, #2
 800364e:	d004      	beq.n	800365a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2280      	movs	r2, #128	; 0x80
 8003654:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e00c      	b.n	8003674 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2205      	movs	r2, #5
 800365e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f022 0201 	bic.w	r2, r2, #1
 8003670:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003672:	2300      	movs	r3, #0
}
 8003674:	4618      	mov	r0, r3
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003688:	2300      	movs	r3, #0
 800368a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800368c:	4b8e      	ldr	r3, [pc, #568]	; (80038c8 <HAL_DMA_IRQHandler+0x248>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a8e      	ldr	r2, [pc, #568]	; (80038cc <HAL_DMA_IRQHandler+0x24c>)
 8003692:	fba2 2303 	umull	r2, r3, r2, r3
 8003696:	0a9b      	lsrs	r3, r3, #10
 8003698:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800369e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036aa:	2208      	movs	r2, #8
 80036ac:	409a      	lsls	r2, r3
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	4013      	ands	r3, r2
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d01a      	beq.n	80036ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0304 	and.w	r3, r3, #4
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d013      	beq.n	80036ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f022 0204 	bic.w	r2, r2, #4
 80036d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036d8:	2208      	movs	r2, #8
 80036da:	409a      	lsls	r2, r3
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036e4:	f043 0201 	orr.w	r2, r3, #1
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036f0:	2201      	movs	r2, #1
 80036f2:	409a      	lsls	r2, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	4013      	ands	r3, r2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d012      	beq.n	8003722 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	695b      	ldr	r3, [r3, #20]
 8003702:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003706:	2b00      	cmp	r3, #0
 8003708:	d00b      	beq.n	8003722 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800370e:	2201      	movs	r2, #1
 8003710:	409a      	lsls	r2, r3
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800371a:	f043 0202 	orr.w	r2, r3, #2
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003726:	2204      	movs	r2, #4
 8003728:	409a      	lsls	r2, r3
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	4013      	ands	r3, r2
 800372e:	2b00      	cmp	r3, #0
 8003730:	d012      	beq.n	8003758 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0302 	and.w	r3, r3, #2
 800373c:	2b00      	cmp	r3, #0
 800373e:	d00b      	beq.n	8003758 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003744:	2204      	movs	r2, #4
 8003746:	409a      	lsls	r2, r3
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003750:	f043 0204 	orr.w	r2, r3, #4
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800375c:	2210      	movs	r2, #16
 800375e:	409a      	lsls	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	4013      	ands	r3, r2
 8003764:	2b00      	cmp	r3, #0
 8003766:	d043      	beq.n	80037f0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0308 	and.w	r3, r3, #8
 8003772:	2b00      	cmp	r3, #0
 8003774:	d03c      	beq.n	80037f0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800377a:	2210      	movs	r2, #16
 800377c:	409a      	lsls	r2, r3
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d018      	beq.n	80037c2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d108      	bne.n	80037b0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d024      	beq.n	80037f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	4798      	blx	r3
 80037ae:	e01f      	b.n	80037f0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d01b      	beq.n	80037f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	4798      	blx	r3
 80037c0:	e016      	b.n	80037f0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d107      	bne.n	80037e0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f022 0208 	bic.w	r2, r2, #8
 80037de:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d003      	beq.n	80037f0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037f4:	2220      	movs	r2, #32
 80037f6:	409a      	lsls	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	4013      	ands	r3, r2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	f000 808f 	beq.w	8003920 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f003 0310 	and.w	r3, r3, #16
 800380c:	2b00      	cmp	r3, #0
 800380e:	f000 8087 	beq.w	8003920 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003816:	2220      	movs	r2, #32
 8003818:	409a      	lsls	r2, r3
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b05      	cmp	r3, #5
 8003828:	d136      	bne.n	8003898 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f022 0216 	bic.w	r2, r2, #22
 8003838:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	695a      	ldr	r2, [r3, #20]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003848:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384e:	2b00      	cmp	r3, #0
 8003850:	d103      	bne.n	800385a <HAL_DMA_IRQHandler+0x1da>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003856:	2b00      	cmp	r3, #0
 8003858:	d007      	beq.n	800386a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f022 0208 	bic.w	r2, r2, #8
 8003868:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800386e:	223f      	movs	r2, #63	; 0x3f
 8003870:	409a      	lsls	r2, r3
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2201      	movs	r2, #1
 800387a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800388a:	2b00      	cmp	r3, #0
 800388c:	d07e      	beq.n	800398c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	4798      	blx	r3
        }
        return;
 8003896:	e079      	b.n	800398c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d01d      	beq.n	80038e2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d10d      	bne.n	80038d0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d031      	beq.n	8003920 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	4798      	blx	r3
 80038c4:	e02c      	b.n	8003920 <HAL_DMA_IRQHandler+0x2a0>
 80038c6:	bf00      	nop
 80038c8:	20000004 	.word	0x20000004
 80038cc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d023      	beq.n	8003920 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	4798      	blx	r3
 80038e0:	e01e      	b.n	8003920 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d10f      	bne.n	8003910 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f022 0210 	bic.w	r2, r2, #16
 80038fe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2200      	movs	r2, #0
 800390c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003914:	2b00      	cmp	r3, #0
 8003916:	d003      	beq.n	8003920 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003924:	2b00      	cmp	r3, #0
 8003926:	d032      	beq.n	800398e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800392c:	f003 0301 	and.w	r3, r3, #1
 8003930:	2b00      	cmp	r3, #0
 8003932:	d022      	beq.n	800397a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2205      	movs	r2, #5
 8003938:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f022 0201 	bic.w	r2, r2, #1
 800394a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	3301      	adds	r3, #1
 8003950:	60bb      	str	r3, [r7, #8]
 8003952:	697a      	ldr	r2, [r7, #20]
 8003954:	429a      	cmp	r2, r3
 8003956:	d307      	bcc.n	8003968 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0301 	and.w	r3, r3, #1
 8003962:	2b00      	cmp	r3, #0
 8003964:	d1f2      	bne.n	800394c <HAL_DMA_IRQHandler+0x2cc>
 8003966:	e000      	b.n	800396a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003968:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2201      	movs	r2, #1
 800396e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800397e:	2b00      	cmp	r3, #0
 8003980:	d005      	beq.n	800398e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	4798      	blx	r3
 800398a:	e000      	b.n	800398e <HAL_DMA_IRQHandler+0x30e>
        return;
 800398c:	bf00      	nop
    }
  }
}
 800398e:	3718      	adds	r7, #24
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}

08003994 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	3b10      	subs	r3, #16
 80039a4:	4a14      	ldr	r2, [pc, #80]	; (80039f8 <DMA_CalcBaseAndBitshift+0x64>)
 80039a6:	fba2 2303 	umull	r2, r3, r2, r3
 80039aa:	091b      	lsrs	r3, r3, #4
 80039ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80039ae:	4a13      	ldr	r2, [pc, #76]	; (80039fc <DMA_CalcBaseAndBitshift+0x68>)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	4413      	add	r3, r2
 80039b4:	781b      	ldrb	r3, [r3, #0]
 80039b6:	461a      	mov	r2, r3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2b03      	cmp	r3, #3
 80039c0:	d909      	bls.n	80039d6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80039ca:	f023 0303 	bic.w	r3, r3, #3
 80039ce:	1d1a      	adds	r2, r3, #4
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	659a      	str	r2, [r3, #88]	; 0x58
 80039d4:	e007      	b.n	80039e6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80039de:	f023 0303 	bic.w	r3, r3, #3
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3714      	adds	r7, #20
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	aaaaaaab 	.word	0xaaaaaaab
 80039fc:	0800fbfc 	.word	0x0800fbfc

08003a00 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b085      	sub	sp, #20
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a10:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	699b      	ldr	r3, [r3, #24]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d11f      	bne.n	8003a5a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	2b03      	cmp	r3, #3
 8003a1e:	d856      	bhi.n	8003ace <DMA_CheckFifoParam+0xce>
 8003a20:	a201      	add	r2, pc, #4	; (adr r2, 8003a28 <DMA_CheckFifoParam+0x28>)
 8003a22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a26:	bf00      	nop
 8003a28:	08003a39 	.word	0x08003a39
 8003a2c:	08003a4b 	.word	0x08003a4b
 8003a30:	08003a39 	.word	0x08003a39
 8003a34:	08003acf 	.word	0x08003acf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d046      	beq.n	8003ad2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a48:	e043      	b.n	8003ad2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a4e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a52:	d140      	bne.n	8003ad6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a58:	e03d      	b.n	8003ad6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	699b      	ldr	r3, [r3, #24]
 8003a5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a62:	d121      	bne.n	8003aa8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	2b03      	cmp	r3, #3
 8003a68:	d837      	bhi.n	8003ada <DMA_CheckFifoParam+0xda>
 8003a6a:	a201      	add	r2, pc, #4	; (adr r2, 8003a70 <DMA_CheckFifoParam+0x70>)
 8003a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a70:	08003a81 	.word	0x08003a81
 8003a74:	08003a87 	.word	0x08003a87
 8003a78:	08003a81 	.word	0x08003a81
 8003a7c:	08003a99 	.word	0x08003a99
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	73fb      	strb	r3, [r7, #15]
      break;
 8003a84:	e030      	b.n	8003ae8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d025      	beq.n	8003ade <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a96:	e022      	b.n	8003ade <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a9c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003aa0:	d11f      	bne.n	8003ae2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003aa6:	e01c      	b.n	8003ae2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d903      	bls.n	8003ab6 <DMA_CheckFifoParam+0xb6>
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	2b03      	cmp	r3, #3
 8003ab2:	d003      	beq.n	8003abc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ab4:	e018      	b.n	8003ae8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	73fb      	strb	r3, [r7, #15]
      break;
 8003aba:	e015      	b.n	8003ae8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ac0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d00e      	beq.n	8003ae6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	73fb      	strb	r3, [r7, #15]
      break;
 8003acc:	e00b      	b.n	8003ae6 <DMA_CheckFifoParam+0xe6>
      break;
 8003ace:	bf00      	nop
 8003ad0:	e00a      	b.n	8003ae8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ad2:	bf00      	nop
 8003ad4:	e008      	b.n	8003ae8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ad6:	bf00      	nop
 8003ad8:	e006      	b.n	8003ae8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ada:	bf00      	nop
 8003adc:	e004      	b.n	8003ae8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ade:	bf00      	nop
 8003ae0:	e002      	b.n	8003ae8 <DMA_CheckFifoParam+0xe8>
      break;   
 8003ae2:	bf00      	nop
 8003ae4:	e000      	b.n	8003ae8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ae6:	bf00      	nop
    }
  } 
  
  return status; 
 8003ae8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3714      	adds	r7, #20
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop

08003af8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b089      	sub	sp, #36	; 0x24
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b02:	2300      	movs	r3, #0
 8003b04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b06:	2300      	movs	r3, #0
 8003b08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b0e:	2300      	movs	r3, #0
 8003b10:	61fb      	str	r3, [r7, #28]
 8003b12:	e177      	b.n	8003e04 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b14:	2201      	movs	r2, #1
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	697a      	ldr	r2, [r7, #20]
 8003b24:	4013      	ands	r3, r2
 8003b26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b28:	693a      	ldr	r2, [r7, #16]
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	f040 8166 	bne.w	8003dfe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f003 0303 	and.w	r3, r3, #3
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d005      	beq.n	8003b4a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d130      	bne.n	8003bac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	005b      	lsls	r3, r3, #1
 8003b54:	2203      	movs	r2, #3
 8003b56:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5a:	43db      	mvns	r3, r3
 8003b5c:	69ba      	ldr	r2, [r7, #24]
 8003b5e:	4013      	ands	r3, r2
 8003b60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	68da      	ldr	r2, [r3, #12]
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	005b      	lsls	r3, r3, #1
 8003b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6e:	69ba      	ldr	r2, [r7, #24]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	69ba      	ldr	r2, [r7, #24]
 8003b78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b80:	2201      	movs	r2, #1
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	fa02 f303 	lsl.w	r3, r2, r3
 8003b88:	43db      	mvns	r3, r3
 8003b8a:	69ba      	ldr	r2, [r7, #24]
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	091b      	lsrs	r3, r3, #4
 8003b96:	f003 0201 	and.w	r2, r3, #1
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba0:	69ba      	ldr	r2, [r7, #24]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	69ba      	ldr	r2, [r7, #24]
 8003baa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f003 0303 	and.w	r3, r3, #3
 8003bb4:	2b03      	cmp	r3, #3
 8003bb6:	d017      	beq.n	8003be8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	005b      	lsls	r3, r3, #1
 8003bc2:	2203      	movs	r2, #3
 8003bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc8:	43db      	mvns	r3, r3
 8003bca:	69ba      	ldr	r2, [r7, #24]
 8003bcc:	4013      	ands	r3, r2
 8003bce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	689a      	ldr	r2, [r3, #8]
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	005b      	lsls	r3, r3, #1
 8003bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bdc:	69ba      	ldr	r2, [r7, #24]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	69ba      	ldr	r2, [r7, #24]
 8003be6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f003 0303 	and.w	r3, r3, #3
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d123      	bne.n	8003c3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	08da      	lsrs	r2, r3, #3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3208      	adds	r2, #8
 8003bfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	f003 0307 	and.w	r3, r3, #7
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	220f      	movs	r2, #15
 8003c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c10:	43db      	mvns	r3, r3
 8003c12:	69ba      	ldr	r2, [r7, #24]
 8003c14:	4013      	ands	r3, r2
 8003c16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	691a      	ldr	r2, [r3, #16]
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	f003 0307 	and.w	r3, r3, #7
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	fa02 f303 	lsl.w	r3, r2, r3
 8003c28:	69ba      	ldr	r2, [r7, #24]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	08da      	lsrs	r2, r3, #3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	3208      	adds	r2, #8
 8003c36:	69b9      	ldr	r1, [r7, #24]
 8003c38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	005b      	lsls	r3, r3, #1
 8003c46:	2203      	movs	r2, #3
 8003c48:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4c:	43db      	mvns	r3, r3
 8003c4e:	69ba      	ldr	r2, [r7, #24]
 8003c50:	4013      	ands	r3, r2
 8003c52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f003 0203 	and.w	r2, r3, #3
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	005b      	lsls	r3, r3, #1
 8003c60:	fa02 f303 	lsl.w	r3, r2, r3
 8003c64:	69ba      	ldr	r2, [r7, #24]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	69ba      	ldr	r2, [r7, #24]
 8003c6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	f000 80c0 	beq.w	8003dfe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c7e:	2300      	movs	r3, #0
 8003c80:	60fb      	str	r3, [r7, #12]
 8003c82:	4b66      	ldr	r3, [pc, #408]	; (8003e1c <HAL_GPIO_Init+0x324>)
 8003c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c86:	4a65      	ldr	r2, [pc, #404]	; (8003e1c <HAL_GPIO_Init+0x324>)
 8003c88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c8c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c8e:	4b63      	ldr	r3, [pc, #396]	; (8003e1c <HAL_GPIO_Init+0x324>)
 8003c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c96:	60fb      	str	r3, [r7, #12]
 8003c98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c9a:	4a61      	ldr	r2, [pc, #388]	; (8003e20 <HAL_GPIO_Init+0x328>)
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	089b      	lsrs	r3, r3, #2
 8003ca0:	3302      	adds	r3, #2
 8003ca2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ca6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	f003 0303 	and.w	r3, r3, #3
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	220f      	movs	r2, #15
 8003cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb6:	43db      	mvns	r3, r3
 8003cb8:	69ba      	ldr	r2, [r7, #24]
 8003cba:	4013      	ands	r3, r2
 8003cbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a58      	ldr	r2, [pc, #352]	; (8003e24 <HAL_GPIO_Init+0x32c>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d037      	beq.n	8003d36 <HAL_GPIO_Init+0x23e>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a57      	ldr	r2, [pc, #348]	; (8003e28 <HAL_GPIO_Init+0x330>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d031      	beq.n	8003d32 <HAL_GPIO_Init+0x23a>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a56      	ldr	r2, [pc, #344]	; (8003e2c <HAL_GPIO_Init+0x334>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d02b      	beq.n	8003d2e <HAL_GPIO_Init+0x236>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a55      	ldr	r2, [pc, #340]	; (8003e30 <HAL_GPIO_Init+0x338>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d025      	beq.n	8003d2a <HAL_GPIO_Init+0x232>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4a54      	ldr	r2, [pc, #336]	; (8003e34 <HAL_GPIO_Init+0x33c>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d01f      	beq.n	8003d26 <HAL_GPIO_Init+0x22e>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	4a53      	ldr	r2, [pc, #332]	; (8003e38 <HAL_GPIO_Init+0x340>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d019      	beq.n	8003d22 <HAL_GPIO_Init+0x22a>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4a52      	ldr	r2, [pc, #328]	; (8003e3c <HAL_GPIO_Init+0x344>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d013      	beq.n	8003d1e <HAL_GPIO_Init+0x226>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a51      	ldr	r2, [pc, #324]	; (8003e40 <HAL_GPIO_Init+0x348>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d00d      	beq.n	8003d1a <HAL_GPIO_Init+0x222>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a50      	ldr	r2, [pc, #320]	; (8003e44 <HAL_GPIO_Init+0x34c>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d007      	beq.n	8003d16 <HAL_GPIO_Init+0x21e>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	4a4f      	ldr	r2, [pc, #316]	; (8003e48 <HAL_GPIO_Init+0x350>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d101      	bne.n	8003d12 <HAL_GPIO_Init+0x21a>
 8003d0e:	2309      	movs	r3, #9
 8003d10:	e012      	b.n	8003d38 <HAL_GPIO_Init+0x240>
 8003d12:	230a      	movs	r3, #10
 8003d14:	e010      	b.n	8003d38 <HAL_GPIO_Init+0x240>
 8003d16:	2308      	movs	r3, #8
 8003d18:	e00e      	b.n	8003d38 <HAL_GPIO_Init+0x240>
 8003d1a:	2307      	movs	r3, #7
 8003d1c:	e00c      	b.n	8003d38 <HAL_GPIO_Init+0x240>
 8003d1e:	2306      	movs	r3, #6
 8003d20:	e00a      	b.n	8003d38 <HAL_GPIO_Init+0x240>
 8003d22:	2305      	movs	r3, #5
 8003d24:	e008      	b.n	8003d38 <HAL_GPIO_Init+0x240>
 8003d26:	2304      	movs	r3, #4
 8003d28:	e006      	b.n	8003d38 <HAL_GPIO_Init+0x240>
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e004      	b.n	8003d38 <HAL_GPIO_Init+0x240>
 8003d2e:	2302      	movs	r3, #2
 8003d30:	e002      	b.n	8003d38 <HAL_GPIO_Init+0x240>
 8003d32:	2301      	movs	r3, #1
 8003d34:	e000      	b.n	8003d38 <HAL_GPIO_Init+0x240>
 8003d36:	2300      	movs	r3, #0
 8003d38:	69fa      	ldr	r2, [r7, #28]
 8003d3a:	f002 0203 	and.w	r2, r2, #3
 8003d3e:	0092      	lsls	r2, r2, #2
 8003d40:	4093      	lsls	r3, r2
 8003d42:	69ba      	ldr	r2, [r7, #24]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d48:	4935      	ldr	r1, [pc, #212]	; (8003e20 <HAL_GPIO_Init+0x328>)
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	089b      	lsrs	r3, r3, #2
 8003d4e:	3302      	adds	r3, #2
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d56:	4b3d      	ldr	r3, [pc, #244]	; (8003e4c <HAL_GPIO_Init+0x354>)
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	43db      	mvns	r3, r3
 8003d60:	69ba      	ldr	r2, [r7, #24]
 8003d62:	4013      	ands	r3, r2
 8003d64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d003      	beq.n	8003d7a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003d72:	69ba      	ldr	r2, [r7, #24]
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d7a:	4a34      	ldr	r2, [pc, #208]	; (8003e4c <HAL_GPIO_Init+0x354>)
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d80:	4b32      	ldr	r3, [pc, #200]	; (8003e4c <HAL_GPIO_Init+0x354>)
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	43db      	mvns	r3, r3
 8003d8a:	69ba      	ldr	r2, [r7, #24]
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d003      	beq.n	8003da4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003d9c:	69ba      	ldr	r2, [r7, #24]
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	4313      	orrs	r3, r2
 8003da2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003da4:	4a29      	ldr	r2, [pc, #164]	; (8003e4c <HAL_GPIO_Init+0x354>)
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003daa:	4b28      	ldr	r3, [pc, #160]	; (8003e4c <HAL_GPIO_Init+0x354>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	43db      	mvns	r3, r3
 8003db4:	69ba      	ldr	r2, [r7, #24]
 8003db6:	4013      	ands	r3, r2
 8003db8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d003      	beq.n	8003dce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003dc6:	69ba      	ldr	r2, [r7, #24]
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003dce:	4a1f      	ldr	r2, [pc, #124]	; (8003e4c <HAL_GPIO_Init+0x354>)
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003dd4:	4b1d      	ldr	r3, [pc, #116]	; (8003e4c <HAL_GPIO_Init+0x354>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	69ba      	ldr	r2, [r7, #24]
 8003de0:	4013      	ands	r3, r2
 8003de2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d003      	beq.n	8003df8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003df0:	69ba      	ldr	r2, [r7, #24]
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003df8:	4a14      	ldr	r2, [pc, #80]	; (8003e4c <HAL_GPIO_Init+0x354>)
 8003dfa:	69bb      	ldr	r3, [r7, #24]
 8003dfc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	3301      	adds	r3, #1
 8003e02:	61fb      	str	r3, [r7, #28]
 8003e04:	69fb      	ldr	r3, [r7, #28]
 8003e06:	2b0f      	cmp	r3, #15
 8003e08:	f67f ae84 	bls.w	8003b14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e0c:	bf00      	nop
 8003e0e:	bf00      	nop
 8003e10:	3724      	adds	r7, #36	; 0x24
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop
 8003e1c:	40023800 	.word	0x40023800
 8003e20:	40013800 	.word	0x40013800
 8003e24:	40020000 	.word	0x40020000
 8003e28:	40020400 	.word	0x40020400
 8003e2c:	40020800 	.word	0x40020800
 8003e30:	40020c00 	.word	0x40020c00
 8003e34:	40021000 	.word	0x40021000
 8003e38:	40021400 	.word	0x40021400
 8003e3c:	40021800 	.word	0x40021800
 8003e40:	40021c00 	.word	0x40021c00
 8003e44:	40022000 	.word	0x40022000
 8003e48:	40022400 	.word	0x40022400
 8003e4c:	40013c00 	.word	0x40013c00

08003e50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	460b      	mov	r3, r1
 8003e5a:	807b      	strh	r3, [r7, #2]
 8003e5c:	4613      	mov	r3, r2
 8003e5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e60:	787b      	ldrb	r3, [r7, #1]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d003      	beq.n	8003e6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e66:	887a      	ldrh	r2, [r7, #2]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e6c:	e003      	b.n	8003e76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e6e:	887b      	ldrh	r3, [r7, #2]
 8003e70:	041a      	lsls	r2, r3, #16
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	619a      	str	r2, [r3, #24]
}
 8003e76:	bf00      	nop
 8003e78:	370c      	adds	r7, #12
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr

08003e82 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003e82:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e84:	b08f      	sub	sp, #60	; 0x3c
 8003e86:	af0a      	add	r7, sp, #40	; 0x28
 8003e88:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d101      	bne.n	8003e94 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e054      	b.n	8003f3e <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d106      	bne.n	8003eb4 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f00a f8e8 	bl	800e084 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2203      	movs	r2, #3
 8003eb8:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ec0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d102      	bne.n	8003ece <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f005 ff90 	bl	8009df8 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	603b      	str	r3, [r7, #0]
 8003ede:	687e      	ldr	r6, [r7, #4]
 8003ee0:	466d      	mov	r5, sp
 8003ee2:	f106 0410 	add.w	r4, r6, #16
 8003ee6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ee8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003eea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003eec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003eee:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003ef2:	e885 0003 	stmia.w	r5, {r0, r1}
 8003ef6:	1d33      	adds	r3, r6, #4
 8003ef8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003efa:	6838      	ldr	r0, [r7, #0]
 8003efc:	f005 ff0a 	bl	8009d14 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2101      	movs	r1, #1
 8003f06:	4618      	mov	r0, r3
 8003f08:	f005 ff87 	bl	8009e1a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	603b      	str	r3, [r7, #0]
 8003f12:	687e      	ldr	r6, [r7, #4]
 8003f14:	466d      	mov	r5, sp
 8003f16:	f106 0410 	add.w	r4, r6, #16
 8003f1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f22:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003f26:	e885 0003 	stmia.w	r5, {r0, r1}
 8003f2a:	1d33      	adds	r3, r6, #4
 8003f2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f2e:	6838      	ldr	r0, [r7, #0]
 8003f30:	f006 f910 	bl	800a154 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3714      	adds	r7, #20
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003f46 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8003f46:	b590      	push	{r4, r7, lr}
 8003f48:	b089      	sub	sp, #36	; 0x24
 8003f4a:	af04      	add	r7, sp, #16
 8003f4c:	6078      	str	r0, [r7, #4]
 8003f4e:	4608      	mov	r0, r1
 8003f50:	4611      	mov	r1, r2
 8003f52:	461a      	mov	r2, r3
 8003f54:	4603      	mov	r3, r0
 8003f56:	70fb      	strb	r3, [r7, #3]
 8003f58:	460b      	mov	r3, r1
 8003f5a:	70bb      	strb	r3, [r7, #2]
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d101      	bne.n	8003f6e <HAL_HCD_HC_Init+0x28>
 8003f6a:	2302      	movs	r3, #2
 8003f6c:	e076      	b.n	800405c <HAL_HCD_HC_Init+0x116>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2201      	movs	r2, #1
 8003f72:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8003f76:	78fb      	ldrb	r3, [r7, #3]
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	212c      	movs	r1, #44	; 0x2c
 8003f7c:	fb01 f303 	mul.w	r3, r1, r3
 8003f80:	4413      	add	r3, r2
 8003f82:	333d      	adds	r3, #61	; 0x3d
 8003f84:	2200      	movs	r2, #0
 8003f86:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003f88:	78fb      	ldrb	r3, [r7, #3]
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	212c      	movs	r1, #44	; 0x2c
 8003f8e:	fb01 f303 	mul.w	r3, r1, r3
 8003f92:	4413      	add	r3, r2
 8003f94:	3338      	adds	r3, #56	; 0x38
 8003f96:	787a      	ldrb	r2, [r7, #1]
 8003f98:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8003f9a:	78fb      	ldrb	r3, [r7, #3]
 8003f9c:	687a      	ldr	r2, [r7, #4]
 8003f9e:	212c      	movs	r1, #44	; 0x2c
 8003fa0:	fb01 f303 	mul.w	r3, r1, r3
 8003fa4:	4413      	add	r3, r2
 8003fa6:	3340      	adds	r3, #64	; 0x40
 8003fa8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003faa:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003fac:	78fb      	ldrb	r3, [r7, #3]
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	212c      	movs	r1, #44	; 0x2c
 8003fb2:	fb01 f303 	mul.w	r3, r1, r3
 8003fb6:	4413      	add	r3, r2
 8003fb8:	3339      	adds	r3, #57	; 0x39
 8003fba:	78fa      	ldrb	r2, [r7, #3]
 8003fbc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003fbe:	78fb      	ldrb	r3, [r7, #3]
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	212c      	movs	r1, #44	; 0x2c
 8003fc4:	fb01 f303 	mul.w	r3, r1, r3
 8003fc8:	4413      	add	r3, r2
 8003fca:	333f      	adds	r3, #63	; 0x3f
 8003fcc:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003fd0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003fd2:	78fb      	ldrb	r3, [r7, #3]
 8003fd4:	78ba      	ldrb	r2, [r7, #2]
 8003fd6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003fda:	b2d0      	uxtb	r0, r2
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	212c      	movs	r1, #44	; 0x2c
 8003fe0:	fb01 f303 	mul.w	r3, r1, r3
 8003fe4:	4413      	add	r3, r2
 8003fe6:	333a      	adds	r3, #58	; 0x3a
 8003fe8:	4602      	mov	r2, r0
 8003fea:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8003fec:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	da09      	bge.n	8004008 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003ff4:	78fb      	ldrb	r3, [r7, #3]
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	212c      	movs	r1, #44	; 0x2c
 8003ffa:	fb01 f303 	mul.w	r3, r1, r3
 8003ffe:	4413      	add	r3, r2
 8004000:	333b      	adds	r3, #59	; 0x3b
 8004002:	2201      	movs	r2, #1
 8004004:	701a      	strb	r2, [r3, #0]
 8004006:	e008      	b.n	800401a <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8004008:	78fb      	ldrb	r3, [r7, #3]
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	212c      	movs	r1, #44	; 0x2c
 800400e:	fb01 f303 	mul.w	r3, r1, r3
 8004012:	4413      	add	r3, r2
 8004014:	333b      	adds	r3, #59	; 0x3b
 8004016:	2200      	movs	r2, #0
 8004018:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800401a:	78fb      	ldrb	r3, [r7, #3]
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	212c      	movs	r1, #44	; 0x2c
 8004020:	fb01 f303 	mul.w	r3, r1, r3
 8004024:	4413      	add	r3, r2
 8004026:	333c      	adds	r3, #60	; 0x3c
 8004028:	f897 2020 	ldrb.w	r2, [r7, #32]
 800402c:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6818      	ldr	r0, [r3, #0]
 8004032:	787c      	ldrb	r4, [r7, #1]
 8004034:	78ba      	ldrb	r2, [r7, #2]
 8004036:	78f9      	ldrb	r1, [r7, #3]
 8004038:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800403a:	9302      	str	r3, [sp, #8]
 800403c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004040:	9301      	str	r3, [sp, #4]
 8004042:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004046:	9300      	str	r3, [sp, #0]
 8004048:	4623      	mov	r3, r4
 800404a:	f006 fa09 	bl	800a460 <USB_HC_Init>
 800404e:	4603      	mov	r3, r0
 8004050:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800405a:	7bfb      	ldrb	r3, [r7, #15]
}
 800405c:	4618      	mov	r0, r3
 800405e:	3714      	adds	r7, #20
 8004060:	46bd      	mov	sp, r7
 8004062:	bd90      	pop	{r4, r7, pc}

08004064 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	460b      	mov	r3, r1
 800406e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004070:	2300      	movs	r3, #0
 8004072:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800407a:	2b01      	cmp	r3, #1
 800407c:	d101      	bne.n	8004082 <HAL_HCD_HC_Halt+0x1e>
 800407e:	2302      	movs	r3, #2
 8004080:	e00f      	b.n	80040a2 <HAL_HCD_HC_Halt+0x3e>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2201      	movs	r2, #1
 8004086:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	78fa      	ldrb	r2, [r7, #3]
 8004090:	4611      	mov	r1, r2
 8004092:	4618      	mov	r0, r3
 8004094:	f006 fc59 	bl	800a94a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80040a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3710      	adds	r7, #16
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
	...

080040ac <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
 80040b4:	4608      	mov	r0, r1
 80040b6:	4611      	mov	r1, r2
 80040b8:	461a      	mov	r2, r3
 80040ba:	4603      	mov	r3, r0
 80040bc:	70fb      	strb	r3, [r7, #3]
 80040be:	460b      	mov	r3, r1
 80040c0:	70bb      	strb	r3, [r7, #2]
 80040c2:	4613      	mov	r3, r2
 80040c4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80040c6:	78fb      	ldrb	r3, [r7, #3]
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	212c      	movs	r1, #44	; 0x2c
 80040cc:	fb01 f303 	mul.w	r3, r1, r3
 80040d0:	4413      	add	r3, r2
 80040d2:	333b      	adds	r3, #59	; 0x3b
 80040d4:	78ba      	ldrb	r2, [r7, #2]
 80040d6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80040d8:	78fb      	ldrb	r3, [r7, #3]
 80040da:	687a      	ldr	r2, [r7, #4]
 80040dc:	212c      	movs	r1, #44	; 0x2c
 80040de:	fb01 f303 	mul.w	r3, r1, r3
 80040e2:	4413      	add	r3, r2
 80040e4:	333f      	adds	r3, #63	; 0x3f
 80040e6:	787a      	ldrb	r2, [r7, #1]
 80040e8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80040ea:	7c3b      	ldrb	r3, [r7, #16]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d112      	bne.n	8004116 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80040f0:	78fb      	ldrb	r3, [r7, #3]
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	212c      	movs	r1, #44	; 0x2c
 80040f6:	fb01 f303 	mul.w	r3, r1, r3
 80040fa:	4413      	add	r3, r2
 80040fc:	3342      	adds	r3, #66	; 0x42
 80040fe:	2203      	movs	r2, #3
 8004100:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8004102:	78fb      	ldrb	r3, [r7, #3]
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	212c      	movs	r1, #44	; 0x2c
 8004108:	fb01 f303 	mul.w	r3, r1, r3
 800410c:	4413      	add	r3, r2
 800410e:	333d      	adds	r3, #61	; 0x3d
 8004110:	7f3a      	ldrb	r2, [r7, #28]
 8004112:	701a      	strb	r2, [r3, #0]
 8004114:	e008      	b.n	8004128 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004116:	78fb      	ldrb	r3, [r7, #3]
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	212c      	movs	r1, #44	; 0x2c
 800411c:	fb01 f303 	mul.w	r3, r1, r3
 8004120:	4413      	add	r3, r2
 8004122:	3342      	adds	r3, #66	; 0x42
 8004124:	2202      	movs	r2, #2
 8004126:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8004128:	787b      	ldrb	r3, [r7, #1]
 800412a:	2b03      	cmp	r3, #3
 800412c:	f200 80c6 	bhi.w	80042bc <HAL_HCD_HC_SubmitRequest+0x210>
 8004130:	a201      	add	r2, pc, #4	; (adr r2, 8004138 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8004132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004136:	bf00      	nop
 8004138:	08004149 	.word	0x08004149
 800413c:	080042a9 	.word	0x080042a9
 8004140:	080041ad 	.word	0x080041ad
 8004144:	0800422b 	.word	0x0800422b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8004148:	7c3b      	ldrb	r3, [r7, #16]
 800414a:	2b01      	cmp	r3, #1
 800414c:	f040 80b8 	bne.w	80042c0 <HAL_HCD_HC_SubmitRequest+0x214>
 8004150:	78bb      	ldrb	r3, [r7, #2]
 8004152:	2b00      	cmp	r3, #0
 8004154:	f040 80b4 	bne.w	80042c0 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8004158:	8b3b      	ldrh	r3, [r7, #24]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d108      	bne.n	8004170 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800415e:	78fb      	ldrb	r3, [r7, #3]
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	212c      	movs	r1, #44	; 0x2c
 8004164:	fb01 f303 	mul.w	r3, r1, r3
 8004168:	4413      	add	r3, r2
 800416a:	3355      	adds	r3, #85	; 0x55
 800416c:	2201      	movs	r2, #1
 800416e:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004170:	78fb      	ldrb	r3, [r7, #3]
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	212c      	movs	r1, #44	; 0x2c
 8004176:	fb01 f303 	mul.w	r3, r1, r3
 800417a:	4413      	add	r3, r2
 800417c:	3355      	adds	r3, #85	; 0x55
 800417e:	781b      	ldrb	r3, [r3, #0]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d109      	bne.n	8004198 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004184:	78fb      	ldrb	r3, [r7, #3]
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	212c      	movs	r1, #44	; 0x2c
 800418a:	fb01 f303 	mul.w	r3, r1, r3
 800418e:	4413      	add	r3, r2
 8004190:	3342      	adds	r3, #66	; 0x42
 8004192:	2200      	movs	r2, #0
 8004194:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004196:	e093      	b.n	80042c0 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004198:	78fb      	ldrb	r3, [r7, #3]
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	212c      	movs	r1, #44	; 0x2c
 800419e:	fb01 f303 	mul.w	r3, r1, r3
 80041a2:	4413      	add	r3, r2
 80041a4:	3342      	adds	r3, #66	; 0x42
 80041a6:	2202      	movs	r2, #2
 80041a8:	701a      	strb	r2, [r3, #0]
      break;
 80041aa:	e089      	b.n	80042c0 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80041ac:	78bb      	ldrb	r3, [r7, #2]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d11d      	bne.n	80041ee <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80041b2:	78fb      	ldrb	r3, [r7, #3]
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	212c      	movs	r1, #44	; 0x2c
 80041b8:	fb01 f303 	mul.w	r3, r1, r3
 80041bc:	4413      	add	r3, r2
 80041be:	3355      	adds	r3, #85	; 0x55
 80041c0:	781b      	ldrb	r3, [r3, #0]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d109      	bne.n	80041da <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80041c6:	78fb      	ldrb	r3, [r7, #3]
 80041c8:	687a      	ldr	r2, [r7, #4]
 80041ca:	212c      	movs	r1, #44	; 0x2c
 80041cc:	fb01 f303 	mul.w	r3, r1, r3
 80041d0:	4413      	add	r3, r2
 80041d2:	3342      	adds	r3, #66	; 0x42
 80041d4:	2200      	movs	r2, #0
 80041d6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80041d8:	e073      	b.n	80042c2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80041da:	78fb      	ldrb	r3, [r7, #3]
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	212c      	movs	r1, #44	; 0x2c
 80041e0:	fb01 f303 	mul.w	r3, r1, r3
 80041e4:	4413      	add	r3, r2
 80041e6:	3342      	adds	r3, #66	; 0x42
 80041e8:	2202      	movs	r2, #2
 80041ea:	701a      	strb	r2, [r3, #0]
      break;
 80041ec:	e069      	b.n	80042c2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80041ee:	78fb      	ldrb	r3, [r7, #3]
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	212c      	movs	r1, #44	; 0x2c
 80041f4:	fb01 f303 	mul.w	r3, r1, r3
 80041f8:	4413      	add	r3, r2
 80041fa:	3354      	adds	r3, #84	; 0x54
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d109      	bne.n	8004216 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004202:	78fb      	ldrb	r3, [r7, #3]
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	212c      	movs	r1, #44	; 0x2c
 8004208:	fb01 f303 	mul.w	r3, r1, r3
 800420c:	4413      	add	r3, r2
 800420e:	3342      	adds	r3, #66	; 0x42
 8004210:	2200      	movs	r2, #0
 8004212:	701a      	strb	r2, [r3, #0]
      break;
 8004214:	e055      	b.n	80042c2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004216:	78fb      	ldrb	r3, [r7, #3]
 8004218:	687a      	ldr	r2, [r7, #4]
 800421a:	212c      	movs	r1, #44	; 0x2c
 800421c:	fb01 f303 	mul.w	r3, r1, r3
 8004220:	4413      	add	r3, r2
 8004222:	3342      	adds	r3, #66	; 0x42
 8004224:	2202      	movs	r2, #2
 8004226:	701a      	strb	r2, [r3, #0]
      break;
 8004228:	e04b      	b.n	80042c2 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800422a:	78bb      	ldrb	r3, [r7, #2]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d11d      	bne.n	800426c <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004230:	78fb      	ldrb	r3, [r7, #3]
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	212c      	movs	r1, #44	; 0x2c
 8004236:	fb01 f303 	mul.w	r3, r1, r3
 800423a:	4413      	add	r3, r2
 800423c:	3355      	adds	r3, #85	; 0x55
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d109      	bne.n	8004258 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004244:	78fb      	ldrb	r3, [r7, #3]
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	212c      	movs	r1, #44	; 0x2c
 800424a:	fb01 f303 	mul.w	r3, r1, r3
 800424e:	4413      	add	r3, r2
 8004250:	3342      	adds	r3, #66	; 0x42
 8004252:	2200      	movs	r2, #0
 8004254:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004256:	e034      	b.n	80042c2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004258:	78fb      	ldrb	r3, [r7, #3]
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	212c      	movs	r1, #44	; 0x2c
 800425e:	fb01 f303 	mul.w	r3, r1, r3
 8004262:	4413      	add	r3, r2
 8004264:	3342      	adds	r3, #66	; 0x42
 8004266:	2202      	movs	r2, #2
 8004268:	701a      	strb	r2, [r3, #0]
      break;
 800426a:	e02a      	b.n	80042c2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800426c:	78fb      	ldrb	r3, [r7, #3]
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	212c      	movs	r1, #44	; 0x2c
 8004272:	fb01 f303 	mul.w	r3, r1, r3
 8004276:	4413      	add	r3, r2
 8004278:	3354      	adds	r3, #84	; 0x54
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d109      	bne.n	8004294 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004280:	78fb      	ldrb	r3, [r7, #3]
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	212c      	movs	r1, #44	; 0x2c
 8004286:	fb01 f303 	mul.w	r3, r1, r3
 800428a:	4413      	add	r3, r2
 800428c:	3342      	adds	r3, #66	; 0x42
 800428e:	2200      	movs	r2, #0
 8004290:	701a      	strb	r2, [r3, #0]
      break;
 8004292:	e016      	b.n	80042c2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004294:	78fb      	ldrb	r3, [r7, #3]
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	212c      	movs	r1, #44	; 0x2c
 800429a:	fb01 f303 	mul.w	r3, r1, r3
 800429e:	4413      	add	r3, r2
 80042a0:	3342      	adds	r3, #66	; 0x42
 80042a2:	2202      	movs	r2, #2
 80042a4:	701a      	strb	r2, [r3, #0]
      break;
 80042a6:	e00c      	b.n	80042c2 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80042a8:	78fb      	ldrb	r3, [r7, #3]
 80042aa:	687a      	ldr	r2, [r7, #4]
 80042ac:	212c      	movs	r1, #44	; 0x2c
 80042ae:	fb01 f303 	mul.w	r3, r1, r3
 80042b2:	4413      	add	r3, r2
 80042b4:	3342      	adds	r3, #66	; 0x42
 80042b6:	2200      	movs	r2, #0
 80042b8:	701a      	strb	r2, [r3, #0]
      break;
 80042ba:	e002      	b.n	80042c2 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80042bc:	bf00      	nop
 80042be:	e000      	b.n	80042c2 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80042c0:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80042c2:	78fb      	ldrb	r3, [r7, #3]
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	212c      	movs	r1, #44	; 0x2c
 80042c8:	fb01 f303 	mul.w	r3, r1, r3
 80042cc:	4413      	add	r3, r2
 80042ce:	3344      	adds	r3, #68	; 0x44
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80042d4:	78fb      	ldrb	r3, [r7, #3]
 80042d6:	8b3a      	ldrh	r2, [r7, #24]
 80042d8:	6879      	ldr	r1, [r7, #4]
 80042da:	202c      	movs	r0, #44	; 0x2c
 80042dc:	fb00 f303 	mul.w	r3, r0, r3
 80042e0:	440b      	add	r3, r1
 80042e2:	334c      	adds	r3, #76	; 0x4c
 80042e4:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80042e6:	78fb      	ldrb	r3, [r7, #3]
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	212c      	movs	r1, #44	; 0x2c
 80042ec:	fb01 f303 	mul.w	r3, r1, r3
 80042f0:	4413      	add	r3, r2
 80042f2:	3360      	adds	r3, #96	; 0x60
 80042f4:	2200      	movs	r2, #0
 80042f6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80042f8:	78fb      	ldrb	r3, [r7, #3]
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	212c      	movs	r1, #44	; 0x2c
 80042fe:	fb01 f303 	mul.w	r3, r1, r3
 8004302:	4413      	add	r3, r2
 8004304:	3350      	adds	r3, #80	; 0x50
 8004306:	2200      	movs	r2, #0
 8004308:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800430a:	78fb      	ldrb	r3, [r7, #3]
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	212c      	movs	r1, #44	; 0x2c
 8004310:	fb01 f303 	mul.w	r3, r1, r3
 8004314:	4413      	add	r3, r2
 8004316:	3339      	adds	r3, #57	; 0x39
 8004318:	78fa      	ldrb	r2, [r7, #3]
 800431a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800431c:	78fb      	ldrb	r3, [r7, #3]
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	212c      	movs	r1, #44	; 0x2c
 8004322:	fb01 f303 	mul.w	r3, r1, r3
 8004326:	4413      	add	r3, r2
 8004328:	3361      	adds	r3, #97	; 0x61
 800432a:	2200      	movs	r2, #0
 800432c:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6818      	ldr	r0, [r3, #0]
 8004332:	78fb      	ldrb	r3, [r7, #3]
 8004334:	222c      	movs	r2, #44	; 0x2c
 8004336:	fb02 f303 	mul.w	r3, r2, r3
 800433a:	3338      	adds	r3, #56	; 0x38
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	18d1      	adds	r1, r2, r3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	691b      	ldr	r3, [r3, #16]
 8004344:	b2db      	uxtb	r3, r3
 8004346:	461a      	mov	r2, r3
 8004348:	f006 f9ac 	bl	800a6a4 <USB_HC_StartXfer>
 800434c:	4603      	mov	r3, r0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3708      	adds	r7, #8
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop

08004358 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b086      	sub	sp, #24
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4618      	mov	r0, r3
 8004370:	f005 fead 	bl	800a0ce <USB_GetMode>
 8004374:	4603      	mov	r3, r0
 8004376:	2b01      	cmp	r3, #1
 8004378:	f040 80f6 	bne.w	8004568 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4618      	mov	r0, r3
 8004382:	f005 fe91 	bl	800a0a8 <USB_ReadInterrupts>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	f000 80ec 	beq.w	8004566 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4618      	mov	r0, r3
 8004394:	f005 fe88 	bl	800a0a8 <USB_ReadInterrupts>
 8004398:	4603      	mov	r3, r0
 800439a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800439e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80043a2:	d104      	bne.n	80043ae <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80043ac:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4618      	mov	r0, r3
 80043b4:	f005 fe78 	bl	800a0a8 <USB_ReadInterrupts>
 80043b8:	4603      	mov	r3, r0
 80043ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80043c2:	d104      	bne.n	80043ce <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80043cc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f005 fe68 	bl	800a0a8 <USB_ReadInterrupts>
 80043d8:	4603      	mov	r3, r0
 80043da:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80043de:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80043e2:	d104      	bne.n	80043ee <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80043ec:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4618      	mov	r0, r3
 80043f4:	f005 fe58 	bl	800a0a8 <USB_ReadInterrupts>
 80043f8:	4603      	mov	r3, r0
 80043fa:	f003 0302 	and.w	r3, r3, #2
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d103      	bne.n	800440a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2202      	movs	r2, #2
 8004408:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4618      	mov	r0, r3
 8004410:	f005 fe4a 	bl	800a0a8 <USB_ReadInterrupts>
 8004414:	4603      	mov	r3, r0
 8004416:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800441a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800441e:	d11c      	bne.n	800445a <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004428:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b00      	cmp	r3, #0
 8004438:	d10f      	bne.n	800445a <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800443a:	2110      	movs	r1, #16
 800443c:	6938      	ldr	r0, [r7, #16]
 800443e:	f005 fd39 	bl	8009eb4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8004442:	6938      	ldr	r0, [r7, #16]
 8004444:	f005 fd6a 	bl	8009f1c <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	2101      	movs	r1, #1
 800444e:	4618      	mov	r0, r3
 8004450:	f005 ff40 	bl	800a2d4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	f009 fe8f 	bl	800e178 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4618      	mov	r0, r3
 8004460:	f005 fe22 	bl	800a0a8 <USB_ReadInterrupts>
 8004464:	4603      	mov	r3, r0
 8004466:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800446a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800446e:	d102      	bne.n	8004476 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f001 f89e 	bl	80055b2 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4618      	mov	r0, r3
 800447c:	f005 fe14 	bl	800a0a8 <USB_ReadInterrupts>
 8004480:	4603      	mov	r3, r0
 8004482:	f003 0308 	and.w	r3, r3, #8
 8004486:	2b08      	cmp	r3, #8
 8004488:	d106      	bne.n	8004498 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f009 fe58 	bl	800e140 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2208      	movs	r2, #8
 8004496:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4618      	mov	r0, r3
 800449e:	f005 fe03 	bl	800a0a8 <USB_ReadInterrupts>
 80044a2:	4603      	mov	r3, r0
 80044a4:	f003 0310 	and.w	r3, r3, #16
 80044a8:	2b10      	cmp	r3, #16
 80044aa:	d101      	bne.n	80044b0 <HAL_HCD_IRQHandler+0x158>
 80044ac:	2301      	movs	r3, #1
 80044ae:	e000      	b.n	80044b2 <HAL_HCD_IRQHandler+0x15a>
 80044b0:	2300      	movs	r3, #0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d012      	beq.n	80044dc <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	699a      	ldr	r2, [r3, #24]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f022 0210 	bic.w	r2, r2, #16
 80044c4:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f000 ffa1 	bl	800540e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	699a      	ldr	r2, [r3, #24]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f042 0210 	orr.w	r2, r2, #16
 80044da:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4618      	mov	r0, r3
 80044e2:	f005 fde1 	bl	800a0a8 <USB_ReadInterrupts>
 80044e6:	4603      	mov	r3, r0
 80044e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ec:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80044f0:	d13a      	bne.n	8004568 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4618      	mov	r0, r3
 80044f8:	f006 fa16 	bl	800a928 <USB_HC_ReadInterrupt>
 80044fc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80044fe:	2300      	movs	r3, #0
 8004500:	617b      	str	r3, [r7, #20]
 8004502:	e025      	b.n	8004550 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	f003 030f 	and.w	r3, r3, #15
 800450a:	68ba      	ldr	r2, [r7, #8]
 800450c:	fa22 f303 	lsr.w	r3, r2, r3
 8004510:	f003 0301 	and.w	r3, r3, #1
 8004514:	2b00      	cmp	r3, #0
 8004516:	d018      	beq.n	800454a <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	015a      	lsls	r2, r3, #5
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	4413      	add	r3, r2
 8004520:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800452a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800452e:	d106      	bne.n	800453e <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	b2db      	uxtb	r3, r3
 8004534:	4619      	mov	r1, r3
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 f8ab 	bl	8004692 <HCD_HC_IN_IRQHandler>
 800453c:	e005      	b.n	800454a <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	b2db      	uxtb	r3, r3
 8004542:	4619      	mov	r1, r3
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 fbf9 	bl	8004d3c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	3301      	adds	r3, #1
 800454e:	617b      	str	r3, [r7, #20]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	697a      	ldr	r2, [r7, #20]
 8004556:	429a      	cmp	r2, r3
 8004558:	d3d4      	bcc.n	8004504 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004562:	615a      	str	r2, [r3, #20]
 8004564:	e000      	b.n	8004568 <HAL_HCD_IRQHandler+0x210>
      return;
 8004566:	bf00      	nop
    }
  }
}
 8004568:	3718      	adds	r7, #24
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}

0800456e <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800456e:	b580      	push	{r7, lr}
 8004570:	b082      	sub	sp, #8
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800457c:	2b01      	cmp	r3, #1
 800457e:	d101      	bne.n	8004584 <HAL_HCD_Start+0x16>
 8004580:	2302      	movs	r3, #2
 8004582:	e013      	b.n	80045ac <HAL_HCD_Start+0x3e>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2101      	movs	r1, #1
 8004592:	4618      	mov	r0, r3
 8004594:	f005 ff02 	bl	800a39c <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4618      	mov	r0, r3
 800459e:	f005 fc1a 	bl	8009dd6 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3708      	adds	r7, #8
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b082      	sub	sp, #8
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d101      	bne.n	80045ca <HAL_HCD_Stop+0x16>
 80045c6:	2302      	movs	r3, #2
 80045c8:	e00d      	b.n	80045e6 <HAL_HCD_Stop+0x32>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2201      	movs	r2, #1
 80045ce:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4618      	mov	r0, r3
 80045d8:	f006 faf0 	bl	800abbc <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80045e4:	2300      	movs	r3, #0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3708      	adds	r7, #8
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}

080045ee <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80045ee:	b580      	push	{r7, lr}
 80045f0:	b082      	sub	sp, #8
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4618      	mov	r0, r3
 80045fc:	f005 fea4 	bl	800a348 <USB_ResetPort>
 8004600:	4603      	mov	r3, r0
}
 8004602:	4618      	mov	r0, r3
 8004604:	3708      	adds	r7, #8
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}

0800460a <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800460a:	b480      	push	{r7}
 800460c:	b083      	sub	sp, #12
 800460e:	af00      	add	r7, sp, #0
 8004610:	6078      	str	r0, [r7, #4]
 8004612:	460b      	mov	r3, r1
 8004614:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8004616:	78fb      	ldrb	r3, [r7, #3]
 8004618:	687a      	ldr	r2, [r7, #4]
 800461a:	212c      	movs	r1, #44	; 0x2c
 800461c:	fb01 f303 	mul.w	r3, r1, r3
 8004620:	4413      	add	r3, r2
 8004622:	3360      	adds	r3, #96	; 0x60
 8004624:	781b      	ldrb	r3, [r3, #0]
}
 8004626:	4618      	mov	r0, r3
 8004628:	370c      	adds	r7, #12
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr

08004632 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004632:	b480      	push	{r7}
 8004634:	b083      	sub	sp, #12
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
 800463a:	460b      	mov	r3, r1
 800463c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800463e:	78fb      	ldrb	r3, [r7, #3]
 8004640:	687a      	ldr	r2, [r7, #4]
 8004642:	212c      	movs	r1, #44	; 0x2c
 8004644:	fb01 f303 	mul.w	r3, r1, r3
 8004648:	4413      	add	r3, r2
 800464a:	3350      	adds	r3, #80	; 0x50
 800464c:	681b      	ldr	r3, [r3, #0]
}
 800464e:	4618      	mov	r0, r3
 8004650:	370c      	adds	r7, #12
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr

0800465a <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800465a:	b580      	push	{r7, lr}
 800465c:	b082      	sub	sp, #8
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4618      	mov	r0, r3
 8004668:	f005 fee8 	bl	800a43c <USB_GetCurrentFrame>
 800466c:	4603      	mov	r3, r0
}
 800466e:	4618      	mov	r0, r3
 8004670:	3708      	adds	r7, #8
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}

08004676 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004676:	b580      	push	{r7, lr}
 8004678:	b082      	sub	sp, #8
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4618      	mov	r0, r3
 8004684:	f005 fec3 	bl	800a40e <USB_GetHostSpeed>
 8004688:	4603      	mov	r3, r0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3708      	adds	r7, #8
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}

08004692 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b086      	sub	sp, #24
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
 800469a:	460b      	mov	r3, r1
 800469c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80046a8:	78fb      	ldrb	r3, [r7, #3]
 80046aa:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	015a      	lsls	r2, r3, #5
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	4413      	add	r3, r2
 80046b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f003 0304 	and.w	r3, r3, #4
 80046be:	2b04      	cmp	r3, #4
 80046c0:	d11a      	bne.n	80046f8 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	015a      	lsls	r2, r3, #5
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	4413      	add	r3, r2
 80046ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046ce:	461a      	mov	r2, r3
 80046d0:	2304      	movs	r3, #4
 80046d2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80046d4:	687a      	ldr	r2, [r7, #4]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	212c      	movs	r1, #44	; 0x2c
 80046da:	fb01 f303 	mul.w	r3, r1, r3
 80046de:	4413      	add	r3, r2
 80046e0:	3361      	adds	r3, #97	; 0x61
 80046e2:	2206      	movs	r2, #6
 80046e4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68fa      	ldr	r2, [r7, #12]
 80046ec:	b2d2      	uxtb	r2, r2
 80046ee:	4611      	mov	r1, r2
 80046f0:	4618      	mov	r0, r3
 80046f2:	f006 f92a 	bl	800a94a <USB_HC_Halt>
 80046f6:	e0af      	b.n	8004858 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	015a      	lsls	r2, r3, #5
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	4413      	add	r3, r2
 8004700:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800470a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800470e:	d11b      	bne.n	8004748 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	015a      	lsls	r2, r3, #5
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	4413      	add	r3, r2
 8004718:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800471c:	461a      	mov	r2, r3
 800471e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004722:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	212c      	movs	r1, #44	; 0x2c
 800472a:	fb01 f303 	mul.w	r3, r1, r3
 800472e:	4413      	add	r3, r2
 8004730:	3361      	adds	r3, #97	; 0x61
 8004732:	2207      	movs	r2, #7
 8004734:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68fa      	ldr	r2, [r7, #12]
 800473c:	b2d2      	uxtb	r2, r2
 800473e:	4611      	mov	r1, r2
 8004740:	4618      	mov	r0, r3
 8004742:	f006 f902 	bl	800a94a <USB_HC_Halt>
 8004746:	e087      	b.n	8004858 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	015a      	lsls	r2, r3, #5
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	4413      	add	r3, r2
 8004750:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f003 0320 	and.w	r3, r3, #32
 800475a:	2b20      	cmp	r3, #32
 800475c:	d109      	bne.n	8004772 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	015a      	lsls	r2, r3, #5
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	4413      	add	r3, r2
 8004766:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800476a:	461a      	mov	r2, r3
 800476c:	2320      	movs	r3, #32
 800476e:	6093      	str	r3, [r2, #8]
 8004770:	e072      	b.n	8004858 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	015a      	lsls	r2, r3, #5
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	4413      	add	r3, r2
 800477a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	f003 0308 	and.w	r3, r3, #8
 8004784:	2b08      	cmp	r3, #8
 8004786:	d11a      	bne.n	80047be <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	015a      	lsls	r2, r3, #5
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	4413      	add	r3, r2
 8004790:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004794:	461a      	mov	r2, r3
 8004796:	2308      	movs	r3, #8
 8004798:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 800479a:	687a      	ldr	r2, [r7, #4]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	212c      	movs	r1, #44	; 0x2c
 80047a0:	fb01 f303 	mul.w	r3, r1, r3
 80047a4:	4413      	add	r3, r2
 80047a6:	3361      	adds	r3, #97	; 0x61
 80047a8:	2205      	movs	r2, #5
 80047aa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68fa      	ldr	r2, [r7, #12]
 80047b2:	b2d2      	uxtb	r2, r2
 80047b4:	4611      	mov	r1, r2
 80047b6:	4618      	mov	r0, r3
 80047b8:	f006 f8c7 	bl	800a94a <USB_HC_Halt>
 80047bc:	e04c      	b.n	8004858 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	015a      	lsls	r2, r3, #5
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	4413      	add	r3, r2
 80047c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047d4:	d11b      	bne.n	800480e <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	015a      	lsls	r2, r3, #5
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	4413      	add	r3, r2
 80047de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047e2:	461a      	mov	r2, r3
 80047e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047e8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	212c      	movs	r1, #44	; 0x2c
 80047f0:	fb01 f303 	mul.w	r3, r1, r3
 80047f4:	4413      	add	r3, r2
 80047f6:	3361      	adds	r3, #97	; 0x61
 80047f8:	2208      	movs	r2, #8
 80047fa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68fa      	ldr	r2, [r7, #12]
 8004802:	b2d2      	uxtb	r2, r2
 8004804:	4611      	mov	r1, r2
 8004806:	4618      	mov	r0, r3
 8004808:	f006 f89f 	bl	800a94a <USB_HC_Halt>
 800480c:	e024      	b.n	8004858 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	015a      	lsls	r2, r3, #5
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	4413      	add	r3, r2
 8004816:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004820:	2b80      	cmp	r3, #128	; 0x80
 8004822:	d119      	bne.n	8004858 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	015a      	lsls	r2, r3, #5
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	4413      	add	r3, r2
 800482c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004830:	461a      	mov	r2, r3
 8004832:	2380      	movs	r3, #128	; 0x80
 8004834:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004836:	687a      	ldr	r2, [r7, #4]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	212c      	movs	r1, #44	; 0x2c
 800483c:	fb01 f303 	mul.w	r3, r1, r3
 8004840:	4413      	add	r3, r2
 8004842:	3361      	adds	r3, #97	; 0x61
 8004844:	2206      	movs	r2, #6
 8004846:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	68fa      	ldr	r2, [r7, #12]
 800484e:	b2d2      	uxtb	r2, r2
 8004850:	4611      	mov	r1, r2
 8004852:	4618      	mov	r0, r3
 8004854:	f006 f879 	bl	800a94a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	015a      	lsls	r2, r3, #5
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	4413      	add	r3, r2
 8004860:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800486a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800486e:	d112      	bne.n	8004896 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	68fa      	ldr	r2, [r7, #12]
 8004876:	b2d2      	uxtb	r2, r2
 8004878:	4611      	mov	r1, r2
 800487a:	4618      	mov	r0, r3
 800487c:	f006 f865 	bl	800a94a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	015a      	lsls	r2, r3, #5
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	4413      	add	r3, r2
 8004888:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800488c:	461a      	mov	r2, r3
 800488e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004892:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8004894:	e24e      	b.n	8004d34 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	015a      	lsls	r2, r3, #5
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	4413      	add	r3, r2
 800489e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	f003 0301 	and.w	r3, r3, #1
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	f040 80df 	bne.w	8004a6c <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	691b      	ldr	r3, [r3, #16]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d019      	beq.n	80048ea <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80048b6:	687a      	ldr	r2, [r7, #4]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	212c      	movs	r1, #44	; 0x2c
 80048bc:	fb01 f303 	mul.w	r3, r1, r3
 80048c0:	4413      	add	r3, r2
 80048c2:	3348      	adds	r3, #72	; 0x48
 80048c4:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	0159      	lsls	r1, r3, #5
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	440b      	add	r3, r1
 80048ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048d2:	691b      	ldr	r3, [r3, #16]
 80048d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80048d8:	1ad2      	subs	r2, r2, r3
 80048da:	6879      	ldr	r1, [r7, #4]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	202c      	movs	r0, #44	; 0x2c
 80048e0:	fb00 f303 	mul.w	r3, r0, r3
 80048e4:	440b      	add	r3, r1
 80048e6:	3350      	adds	r3, #80	; 0x50
 80048e8:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	212c      	movs	r1, #44	; 0x2c
 80048f0:	fb01 f303 	mul.w	r3, r1, r3
 80048f4:	4413      	add	r3, r2
 80048f6:	3361      	adds	r3, #97	; 0x61
 80048f8:	2201      	movs	r2, #1
 80048fa:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	212c      	movs	r1, #44	; 0x2c
 8004902:	fb01 f303 	mul.w	r3, r1, r3
 8004906:	4413      	add	r3, r2
 8004908:	335c      	adds	r3, #92	; 0x5c
 800490a:	2200      	movs	r2, #0
 800490c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	015a      	lsls	r2, r3, #5
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	4413      	add	r3, r2
 8004916:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800491a:	461a      	mov	r2, r3
 800491c:	2301      	movs	r3, #1
 800491e:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	212c      	movs	r1, #44	; 0x2c
 8004926:	fb01 f303 	mul.w	r3, r1, r3
 800492a:	4413      	add	r3, r2
 800492c:	333f      	adds	r3, #63	; 0x3f
 800492e:	781b      	ldrb	r3, [r3, #0]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d009      	beq.n	8004948 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	212c      	movs	r1, #44	; 0x2c
 800493a:	fb01 f303 	mul.w	r3, r1, r3
 800493e:	4413      	add	r3, r2
 8004940:	333f      	adds	r3, #63	; 0x3f
 8004942:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004944:	2b02      	cmp	r3, #2
 8004946:	d111      	bne.n	800496c <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	b2d2      	uxtb	r2, r2
 8004950:	4611      	mov	r1, r2
 8004952:	4618      	mov	r0, r3
 8004954:	f005 fff9 	bl	800a94a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	015a      	lsls	r2, r3, #5
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	4413      	add	r3, r2
 8004960:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004964:	461a      	mov	r2, r3
 8004966:	2310      	movs	r3, #16
 8004968:	6093      	str	r3, [r2, #8]
 800496a:	e03a      	b.n	80049e2 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 800496c:	687a      	ldr	r2, [r7, #4]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	212c      	movs	r1, #44	; 0x2c
 8004972:	fb01 f303 	mul.w	r3, r1, r3
 8004976:	4413      	add	r3, r2
 8004978:	333f      	adds	r3, #63	; 0x3f
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	2b03      	cmp	r3, #3
 800497e:	d009      	beq.n	8004994 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	212c      	movs	r1, #44	; 0x2c
 8004986:	fb01 f303 	mul.w	r3, r1, r3
 800498a:	4413      	add	r3, r2
 800498c:	333f      	adds	r3, #63	; 0x3f
 800498e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8004990:	2b01      	cmp	r3, #1
 8004992:	d126      	bne.n	80049e2 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	015a      	lsls	r2, r3, #5
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	4413      	add	r3, r2
 800499c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	0151      	lsls	r1, r2, #5
 80049a6:	693a      	ldr	r2, [r7, #16]
 80049a8:	440a      	add	r2, r1
 80049aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80049ae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80049b2:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	212c      	movs	r1, #44	; 0x2c
 80049ba:	fb01 f303 	mul.w	r3, r1, r3
 80049be:	4413      	add	r3, r2
 80049c0:	3360      	adds	r3, #96	; 0x60
 80049c2:	2201      	movs	r2, #1
 80049c4:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	b2d9      	uxtb	r1, r3
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	202c      	movs	r0, #44	; 0x2c
 80049d0:	fb00 f303 	mul.w	r3, r0, r3
 80049d4:	4413      	add	r3, r2
 80049d6:	3360      	adds	r3, #96	; 0x60
 80049d8:	781b      	ldrb	r3, [r3, #0]
 80049da:	461a      	mov	r2, r3
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f009 fbd9 	bl	800e194 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d12b      	bne.n	8004a42 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80049ea:	687a      	ldr	r2, [r7, #4]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	212c      	movs	r1, #44	; 0x2c
 80049f0:	fb01 f303 	mul.w	r3, r1, r3
 80049f4:	4413      	add	r3, r2
 80049f6:	3348      	adds	r3, #72	; 0x48
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	6879      	ldr	r1, [r7, #4]
 80049fc:	68fa      	ldr	r2, [r7, #12]
 80049fe:	202c      	movs	r0, #44	; 0x2c
 8004a00:	fb00 f202 	mul.w	r2, r0, r2
 8004a04:	440a      	add	r2, r1
 8004a06:	3240      	adds	r2, #64	; 0x40
 8004a08:	8812      	ldrh	r2, [r2, #0]
 8004a0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	f000 818e 	beq.w	8004d34 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	212c      	movs	r1, #44	; 0x2c
 8004a1e:	fb01 f303 	mul.w	r3, r1, r3
 8004a22:	4413      	add	r3, r2
 8004a24:	3354      	adds	r3, #84	; 0x54
 8004a26:	781b      	ldrb	r3, [r3, #0]
 8004a28:	f083 0301 	eor.w	r3, r3, #1
 8004a2c:	b2d8      	uxtb	r0, r3
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	212c      	movs	r1, #44	; 0x2c
 8004a34:	fb01 f303 	mul.w	r3, r1, r3
 8004a38:	4413      	add	r3, r2
 8004a3a:	3354      	adds	r3, #84	; 0x54
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	701a      	strb	r2, [r3, #0]
}
 8004a40:	e178      	b.n	8004d34 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	212c      	movs	r1, #44	; 0x2c
 8004a48:	fb01 f303 	mul.w	r3, r1, r3
 8004a4c:	4413      	add	r3, r2
 8004a4e:	3354      	adds	r3, #84	; 0x54
 8004a50:	781b      	ldrb	r3, [r3, #0]
 8004a52:	f083 0301 	eor.w	r3, r3, #1
 8004a56:	b2d8      	uxtb	r0, r3
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	212c      	movs	r1, #44	; 0x2c
 8004a5e:	fb01 f303 	mul.w	r3, r1, r3
 8004a62:	4413      	add	r3, r2
 8004a64:	3354      	adds	r3, #84	; 0x54
 8004a66:	4602      	mov	r2, r0
 8004a68:	701a      	strb	r2, [r3, #0]
}
 8004a6a:	e163      	b.n	8004d34 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	015a      	lsls	r2, r3, #5
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	4413      	add	r3, r2
 8004a74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	f003 0302 	and.w	r3, r3, #2
 8004a7e:	2b02      	cmp	r3, #2
 8004a80:	f040 80f6 	bne.w	8004c70 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	212c      	movs	r1, #44	; 0x2c
 8004a8a:	fb01 f303 	mul.w	r3, r1, r3
 8004a8e:	4413      	add	r3, r2
 8004a90:	3361      	adds	r3, #97	; 0x61
 8004a92:	781b      	ldrb	r3, [r3, #0]
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d109      	bne.n	8004aac <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	212c      	movs	r1, #44	; 0x2c
 8004a9e:	fb01 f303 	mul.w	r3, r1, r3
 8004aa2:	4413      	add	r3, r2
 8004aa4:	3360      	adds	r3, #96	; 0x60
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	701a      	strb	r2, [r3, #0]
 8004aaa:	e0c9      	b.n	8004c40 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004aac:	687a      	ldr	r2, [r7, #4]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	212c      	movs	r1, #44	; 0x2c
 8004ab2:	fb01 f303 	mul.w	r3, r1, r3
 8004ab6:	4413      	add	r3, r2
 8004ab8:	3361      	adds	r3, #97	; 0x61
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	2b05      	cmp	r3, #5
 8004abe:	d109      	bne.n	8004ad4 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	212c      	movs	r1, #44	; 0x2c
 8004ac6:	fb01 f303 	mul.w	r3, r1, r3
 8004aca:	4413      	add	r3, r2
 8004acc:	3360      	adds	r3, #96	; 0x60
 8004ace:	2205      	movs	r2, #5
 8004ad0:	701a      	strb	r2, [r3, #0]
 8004ad2:	e0b5      	b.n	8004c40 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	212c      	movs	r1, #44	; 0x2c
 8004ada:	fb01 f303 	mul.w	r3, r1, r3
 8004ade:	4413      	add	r3, r2
 8004ae0:	3361      	adds	r3, #97	; 0x61
 8004ae2:	781b      	ldrb	r3, [r3, #0]
 8004ae4:	2b06      	cmp	r3, #6
 8004ae6:	d009      	beq.n	8004afc <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004ae8:	687a      	ldr	r2, [r7, #4]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	212c      	movs	r1, #44	; 0x2c
 8004aee:	fb01 f303 	mul.w	r3, r1, r3
 8004af2:	4413      	add	r3, r2
 8004af4:	3361      	adds	r3, #97	; 0x61
 8004af6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004af8:	2b08      	cmp	r3, #8
 8004afa:	d150      	bne.n	8004b9e <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	212c      	movs	r1, #44	; 0x2c
 8004b02:	fb01 f303 	mul.w	r3, r1, r3
 8004b06:	4413      	add	r3, r2
 8004b08:	335c      	adds	r3, #92	; 0x5c
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	1c5a      	adds	r2, r3, #1
 8004b0e:	6879      	ldr	r1, [r7, #4]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	202c      	movs	r0, #44	; 0x2c
 8004b14:	fb00 f303 	mul.w	r3, r0, r3
 8004b18:	440b      	add	r3, r1
 8004b1a:	335c      	adds	r3, #92	; 0x5c
 8004b1c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	212c      	movs	r1, #44	; 0x2c
 8004b24:	fb01 f303 	mul.w	r3, r1, r3
 8004b28:	4413      	add	r3, r2
 8004b2a:	335c      	adds	r3, #92	; 0x5c
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2b02      	cmp	r3, #2
 8004b30:	d912      	bls.n	8004b58 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	212c      	movs	r1, #44	; 0x2c
 8004b38:	fb01 f303 	mul.w	r3, r1, r3
 8004b3c:	4413      	add	r3, r2
 8004b3e:	335c      	adds	r3, #92	; 0x5c
 8004b40:	2200      	movs	r2, #0
 8004b42:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	212c      	movs	r1, #44	; 0x2c
 8004b4a:	fb01 f303 	mul.w	r3, r1, r3
 8004b4e:	4413      	add	r3, r2
 8004b50:	3360      	adds	r3, #96	; 0x60
 8004b52:	2204      	movs	r2, #4
 8004b54:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004b56:	e073      	b.n	8004c40 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	212c      	movs	r1, #44	; 0x2c
 8004b5e:	fb01 f303 	mul.w	r3, r1, r3
 8004b62:	4413      	add	r3, r2
 8004b64:	3360      	adds	r3, #96	; 0x60
 8004b66:	2202      	movs	r2, #2
 8004b68:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	015a      	lsls	r2, r3, #5
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	4413      	add	r3, r2
 8004b72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004b80:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004b88:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	015a      	lsls	r2, r3, #5
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	4413      	add	r3, r2
 8004b92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b96:	461a      	mov	r2, r3
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004b9c:	e050      	b.n	8004c40 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	212c      	movs	r1, #44	; 0x2c
 8004ba4:	fb01 f303 	mul.w	r3, r1, r3
 8004ba8:	4413      	add	r3, r2
 8004baa:	3361      	adds	r3, #97	; 0x61
 8004bac:	781b      	ldrb	r3, [r3, #0]
 8004bae:	2b03      	cmp	r3, #3
 8004bb0:	d122      	bne.n	8004bf8 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	212c      	movs	r1, #44	; 0x2c
 8004bb8:	fb01 f303 	mul.w	r3, r1, r3
 8004bbc:	4413      	add	r3, r2
 8004bbe:	3360      	adds	r3, #96	; 0x60
 8004bc0:	2202      	movs	r2, #2
 8004bc2:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	015a      	lsls	r2, r3, #5
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	4413      	add	r3, r2
 8004bcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004bda:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004be2:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	015a      	lsls	r2, r3, #5
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	4413      	add	r3, r2
 8004bec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bf0:	461a      	mov	r2, r3
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	6013      	str	r3, [r2, #0]
 8004bf6:	e023      	b.n	8004c40 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	212c      	movs	r1, #44	; 0x2c
 8004bfe:	fb01 f303 	mul.w	r3, r1, r3
 8004c02:	4413      	add	r3, r2
 8004c04:	3361      	adds	r3, #97	; 0x61
 8004c06:	781b      	ldrb	r3, [r3, #0]
 8004c08:	2b07      	cmp	r3, #7
 8004c0a:	d119      	bne.n	8004c40 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	212c      	movs	r1, #44	; 0x2c
 8004c12:	fb01 f303 	mul.w	r3, r1, r3
 8004c16:	4413      	add	r3, r2
 8004c18:	335c      	adds	r3, #92	; 0x5c
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	1c5a      	adds	r2, r3, #1
 8004c1e:	6879      	ldr	r1, [r7, #4]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	202c      	movs	r0, #44	; 0x2c
 8004c24:	fb00 f303 	mul.w	r3, r0, r3
 8004c28:	440b      	add	r3, r1
 8004c2a:	335c      	adds	r3, #92	; 0x5c
 8004c2c:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	212c      	movs	r1, #44	; 0x2c
 8004c34:	fb01 f303 	mul.w	r3, r1, r3
 8004c38:	4413      	add	r3, r2
 8004c3a:	3360      	adds	r3, #96	; 0x60
 8004c3c:	2204      	movs	r2, #4
 8004c3e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	015a      	lsls	r2, r3, #5
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	4413      	add	r3, r2
 8004c48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	2302      	movs	r3, #2
 8004c50:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	b2d9      	uxtb	r1, r3
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	202c      	movs	r0, #44	; 0x2c
 8004c5c:	fb00 f303 	mul.w	r3, r0, r3
 8004c60:	4413      	add	r3, r2
 8004c62:	3360      	adds	r3, #96	; 0x60
 8004c64:	781b      	ldrb	r3, [r3, #0]
 8004c66:	461a      	mov	r2, r3
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f009 fa93 	bl	800e194 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004c6e:	e061      	b.n	8004d34 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	015a      	lsls	r2, r3, #5
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	4413      	add	r3, r2
 8004c78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	f003 0310 	and.w	r3, r3, #16
 8004c82:	2b10      	cmp	r3, #16
 8004c84:	d156      	bne.n	8004d34 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8004c86:	687a      	ldr	r2, [r7, #4]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	212c      	movs	r1, #44	; 0x2c
 8004c8c:	fb01 f303 	mul.w	r3, r1, r3
 8004c90:	4413      	add	r3, r2
 8004c92:	333f      	adds	r3, #63	; 0x3f
 8004c94:	781b      	ldrb	r3, [r3, #0]
 8004c96:	2b03      	cmp	r3, #3
 8004c98:	d111      	bne.n	8004cbe <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004c9a:	687a      	ldr	r2, [r7, #4]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	212c      	movs	r1, #44	; 0x2c
 8004ca0:	fb01 f303 	mul.w	r3, r1, r3
 8004ca4:	4413      	add	r3, r2
 8004ca6:	335c      	adds	r3, #92	; 0x5c
 8004ca8:	2200      	movs	r2, #0
 8004caa:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	68fa      	ldr	r2, [r7, #12]
 8004cb2:	b2d2      	uxtb	r2, r2
 8004cb4:	4611      	mov	r1, r2
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f005 fe47 	bl	800a94a <USB_HC_Halt>
 8004cbc:	e031      	b.n	8004d22 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004cbe:	687a      	ldr	r2, [r7, #4]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	212c      	movs	r1, #44	; 0x2c
 8004cc4:	fb01 f303 	mul.w	r3, r1, r3
 8004cc8:	4413      	add	r3, r2
 8004cca:	333f      	adds	r3, #63	; 0x3f
 8004ccc:	781b      	ldrb	r3, [r3, #0]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d009      	beq.n	8004ce6 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	212c      	movs	r1, #44	; 0x2c
 8004cd8:	fb01 f303 	mul.w	r3, r1, r3
 8004cdc:	4413      	add	r3, r2
 8004cde:	333f      	adds	r3, #63	; 0x3f
 8004ce0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	d11d      	bne.n	8004d22 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	212c      	movs	r1, #44	; 0x2c
 8004cec:	fb01 f303 	mul.w	r3, r1, r3
 8004cf0:	4413      	add	r3, r2
 8004cf2:	335c      	adds	r3, #92	; 0x5c
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d110      	bne.n	8004d22 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8004d00:	687a      	ldr	r2, [r7, #4]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	212c      	movs	r1, #44	; 0x2c
 8004d06:	fb01 f303 	mul.w	r3, r1, r3
 8004d0a:	4413      	add	r3, r2
 8004d0c:	3361      	adds	r3, #97	; 0x61
 8004d0e:	2203      	movs	r2, #3
 8004d10:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	68fa      	ldr	r2, [r7, #12]
 8004d18:	b2d2      	uxtb	r2, r2
 8004d1a:	4611      	mov	r1, r2
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f005 fe14 	bl	800a94a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	015a      	lsls	r2, r3, #5
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	4413      	add	r3, r2
 8004d2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d2e:	461a      	mov	r2, r3
 8004d30:	2310      	movs	r3, #16
 8004d32:	6093      	str	r3, [r2, #8]
}
 8004d34:	bf00      	nop
 8004d36:	3718      	adds	r7, #24
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b088      	sub	sp, #32
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	460b      	mov	r3, r1
 8004d46:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8004d52:	78fb      	ldrb	r3, [r7, #3]
 8004d54:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	015a      	lsls	r2, r3, #5
 8004d5a:	69bb      	ldr	r3, [r7, #24]
 8004d5c:	4413      	add	r3, r2
 8004d5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	f003 0304 	and.w	r3, r3, #4
 8004d68:	2b04      	cmp	r3, #4
 8004d6a:	d11a      	bne.n	8004da2 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	015a      	lsls	r2, r3, #5
 8004d70:	69bb      	ldr	r3, [r7, #24]
 8004d72:	4413      	add	r3, r2
 8004d74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d78:	461a      	mov	r2, r3
 8004d7a:	2304      	movs	r3, #4
 8004d7c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004d7e:	687a      	ldr	r2, [r7, #4]
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	212c      	movs	r1, #44	; 0x2c
 8004d84:	fb01 f303 	mul.w	r3, r1, r3
 8004d88:	4413      	add	r3, r2
 8004d8a:	3361      	adds	r3, #97	; 0x61
 8004d8c:	2206      	movs	r2, #6
 8004d8e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	b2d2      	uxtb	r2, r2
 8004d98:	4611      	mov	r1, r2
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f005 fdd5 	bl	800a94a <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8004da0:	e331      	b.n	8005406 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	015a      	lsls	r2, r3, #5
 8004da6:	69bb      	ldr	r3, [r7, #24]
 8004da8:	4413      	add	r3, r2
 8004daa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	f003 0320 	and.w	r3, r3, #32
 8004db4:	2b20      	cmp	r3, #32
 8004db6:	d12e      	bne.n	8004e16 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	015a      	lsls	r2, r3, #5
 8004dbc:	69bb      	ldr	r3, [r7, #24]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	2320      	movs	r3, #32
 8004dc8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	212c      	movs	r1, #44	; 0x2c
 8004dd0:	fb01 f303 	mul.w	r3, r1, r3
 8004dd4:	4413      	add	r3, r2
 8004dd6:	333d      	adds	r3, #61	; 0x3d
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	f040 8313 	bne.w	8005406 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	212c      	movs	r1, #44	; 0x2c
 8004de6:	fb01 f303 	mul.w	r3, r1, r3
 8004dea:	4413      	add	r3, r2
 8004dec:	333d      	adds	r3, #61	; 0x3d
 8004dee:	2200      	movs	r2, #0
 8004df0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	212c      	movs	r1, #44	; 0x2c
 8004df8:	fb01 f303 	mul.w	r3, r1, r3
 8004dfc:	4413      	add	r3, r2
 8004dfe:	3360      	adds	r3, #96	; 0x60
 8004e00:	2202      	movs	r2, #2
 8004e02:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	697a      	ldr	r2, [r7, #20]
 8004e0a:	b2d2      	uxtb	r2, r2
 8004e0c:	4611      	mov	r1, r2
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f005 fd9b 	bl	800a94a <USB_HC_Halt>
}
 8004e14:	e2f7      	b.n	8005406 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	015a      	lsls	r2, r3, #5
 8004e1a:	69bb      	ldr	r3, [r7, #24]
 8004e1c:	4413      	add	r3, r2
 8004e1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e2c:	d112      	bne.n	8004e54 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	015a      	lsls	r2, r3, #5
 8004e32:	69bb      	ldr	r3, [r7, #24]
 8004e34:	4413      	add	r3, r2
 8004e36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e3a:	461a      	mov	r2, r3
 8004e3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e40:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	697a      	ldr	r2, [r7, #20]
 8004e48:	b2d2      	uxtb	r2, r2
 8004e4a:	4611      	mov	r1, r2
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f005 fd7c 	bl	800a94a <USB_HC_Halt>
}
 8004e52:	e2d8      	b.n	8005406 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	015a      	lsls	r2, r3, #5
 8004e58:	69bb      	ldr	r3, [r7, #24]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f003 0301 	and.w	r3, r3, #1
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d140      	bne.n	8004eec <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	212c      	movs	r1, #44	; 0x2c
 8004e70:	fb01 f303 	mul.w	r3, r1, r3
 8004e74:	4413      	add	r3, r2
 8004e76:	335c      	adds	r3, #92	; 0x5c
 8004e78:	2200      	movs	r2, #0
 8004e7a:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	015a      	lsls	r2, r3, #5
 8004e80:	69bb      	ldr	r3, [r7, #24]
 8004e82:	4413      	add	r3, r2
 8004e84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e8e:	2b40      	cmp	r3, #64	; 0x40
 8004e90:	d111      	bne.n	8004eb6 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	212c      	movs	r1, #44	; 0x2c
 8004e98:	fb01 f303 	mul.w	r3, r1, r3
 8004e9c:	4413      	add	r3, r2
 8004e9e:	333d      	adds	r3, #61	; 0x3d
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	015a      	lsls	r2, r3, #5
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	4413      	add	r3, r2
 8004eac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	2340      	movs	r3, #64	; 0x40
 8004eb4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	015a      	lsls	r2, r3, #5
 8004eba:	69bb      	ldr	r3, [r7, #24]
 8004ebc:	4413      	add	r3, r2
 8004ebe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ec2:	461a      	mov	r2, r3
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	212c      	movs	r1, #44	; 0x2c
 8004ece:	fb01 f303 	mul.w	r3, r1, r3
 8004ed2:	4413      	add	r3, r2
 8004ed4:	3361      	adds	r3, #97	; 0x61
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	b2d2      	uxtb	r2, r2
 8004ee2:	4611      	mov	r1, r2
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f005 fd30 	bl	800a94a <USB_HC_Halt>
}
 8004eea:	e28c      	b.n	8005406 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	015a      	lsls	r2, r3, #5
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	4413      	add	r3, r2
 8004ef4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004efe:	2b40      	cmp	r3, #64	; 0x40
 8004f00:	d12c      	bne.n	8004f5c <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	212c      	movs	r1, #44	; 0x2c
 8004f08:	fb01 f303 	mul.w	r3, r1, r3
 8004f0c:	4413      	add	r3, r2
 8004f0e:	3361      	adds	r3, #97	; 0x61
 8004f10:	2204      	movs	r2, #4
 8004f12:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	212c      	movs	r1, #44	; 0x2c
 8004f1a:	fb01 f303 	mul.w	r3, r1, r3
 8004f1e:	4413      	add	r3, r2
 8004f20:	333d      	adds	r3, #61	; 0x3d
 8004f22:	2201      	movs	r2, #1
 8004f24:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	212c      	movs	r1, #44	; 0x2c
 8004f2c:	fb01 f303 	mul.w	r3, r1, r3
 8004f30:	4413      	add	r3, r2
 8004f32:	335c      	adds	r3, #92	; 0x5c
 8004f34:	2200      	movs	r2, #0
 8004f36:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	697a      	ldr	r2, [r7, #20]
 8004f3e:	b2d2      	uxtb	r2, r2
 8004f40:	4611      	mov	r1, r2
 8004f42:	4618      	mov	r0, r3
 8004f44:	f005 fd01 	bl	800a94a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	015a      	lsls	r2, r3, #5
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	4413      	add	r3, r2
 8004f50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f54:	461a      	mov	r2, r3
 8004f56:	2340      	movs	r3, #64	; 0x40
 8004f58:	6093      	str	r3, [r2, #8]
}
 8004f5a:	e254      	b.n	8005406 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	015a      	lsls	r2, r3, #5
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	4413      	add	r3, r2
 8004f64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f003 0308 	and.w	r3, r3, #8
 8004f6e:	2b08      	cmp	r3, #8
 8004f70:	d11a      	bne.n	8004fa8 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	015a      	lsls	r2, r3, #5
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	4413      	add	r3, r2
 8004f7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f7e:	461a      	mov	r2, r3
 8004f80:	2308      	movs	r3, #8
 8004f82:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	212c      	movs	r1, #44	; 0x2c
 8004f8a:	fb01 f303 	mul.w	r3, r1, r3
 8004f8e:	4413      	add	r3, r2
 8004f90:	3361      	adds	r3, #97	; 0x61
 8004f92:	2205      	movs	r2, #5
 8004f94:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	b2d2      	uxtb	r2, r2
 8004f9e:	4611      	mov	r1, r2
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f005 fcd2 	bl	800a94a <USB_HC_Halt>
}
 8004fa6:	e22e      	b.n	8005406 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	015a      	lsls	r2, r3, #5
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	4413      	add	r3, r2
 8004fb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	f003 0310 	and.w	r3, r3, #16
 8004fba:	2b10      	cmp	r3, #16
 8004fbc:	d140      	bne.n	8005040 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	212c      	movs	r1, #44	; 0x2c
 8004fc4:	fb01 f303 	mul.w	r3, r1, r3
 8004fc8:	4413      	add	r3, r2
 8004fca:	335c      	adds	r3, #92	; 0x5c
 8004fcc:	2200      	movs	r2, #0
 8004fce:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	212c      	movs	r1, #44	; 0x2c
 8004fd6:	fb01 f303 	mul.w	r3, r1, r3
 8004fda:	4413      	add	r3, r2
 8004fdc:	3361      	adds	r3, #97	; 0x61
 8004fde:	2203      	movs	r2, #3
 8004fe0:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8004fe2:	687a      	ldr	r2, [r7, #4]
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	212c      	movs	r1, #44	; 0x2c
 8004fe8:	fb01 f303 	mul.w	r3, r1, r3
 8004fec:	4413      	add	r3, r2
 8004fee:	333d      	adds	r3, #61	; 0x3d
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d112      	bne.n	800501c <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	212c      	movs	r1, #44	; 0x2c
 8004ffc:	fb01 f303 	mul.w	r3, r1, r3
 8005000:	4413      	add	r3, r2
 8005002:	333c      	adds	r3, #60	; 0x3c
 8005004:	781b      	ldrb	r3, [r3, #0]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d108      	bne.n	800501c <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	212c      	movs	r1, #44	; 0x2c
 8005010:	fb01 f303 	mul.w	r3, r1, r3
 8005014:	4413      	add	r3, r2
 8005016:	333d      	adds	r3, #61	; 0x3d
 8005018:	2201      	movs	r2, #1
 800501a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	b2d2      	uxtb	r2, r2
 8005024:	4611      	mov	r1, r2
 8005026:	4618      	mov	r0, r3
 8005028:	f005 fc8f 	bl	800a94a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	015a      	lsls	r2, r3, #5
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	4413      	add	r3, r2
 8005034:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005038:	461a      	mov	r2, r3
 800503a:	2310      	movs	r3, #16
 800503c:	6093      	str	r3, [r2, #8]
}
 800503e:	e1e2      	b.n	8005406 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	015a      	lsls	r2, r3, #5
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	4413      	add	r3, r2
 8005048:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005052:	2b80      	cmp	r3, #128	; 0x80
 8005054:	d164      	bne.n	8005120 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d111      	bne.n	8005082 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	212c      	movs	r1, #44	; 0x2c
 8005064:	fb01 f303 	mul.w	r3, r1, r3
 8005068:	4413      	add	r3, r2
 800506a:	3361      	adds	r3, #97	; 0x61
 800506c:	2206      	movs	r2, #6
 800506e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	697a      	ldr	r2, [r7, #20]
 8005076:	b2d2      	uxtb	r2, r2
 8005078:	4611      	mov	r1, r2
 800507a:	4618      	mov	r0, r3
 800507c:	f005 fc65 	bl	800a94a <USB_HC_Halt>
 8005080:	e044      	b.n	800510c <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	212c      	movs	r1, #44	; 0x2c
 8005088:	fb01 f303 	mul.w	r3, r1, r3
 800508c:	4413      	add	r3, r2
 800508e:	335c      	adds	r3, #92	; 0x5c
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	1c5a      	adds	r2, r3, #1
 8005094:	6879      	ldr	r1, [r7, #4]
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	202c      	movs	r0, #44	; 0x2c
 800509a:	fb00 f303 	mul.w	r3, r0, r3
 800509e:	440b      	add	r3, r1
 80050a0:	335c      	adds	r3, #92	; 0x5c
 80050a2:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	212c      	movs	r1, #44	; 0x2c
 80050aa:	fb01 f303 	mul.w	r3, r1, r3
 80050ae:	4413      	add	r3, r2
 80050b0:	335c      	adds	r3, #92	; 0x5c
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2b02      	cmp	r3, #2
 80050b6:	d920      	bls.n	80050fa <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	212c      	movs	r1, #44	; 0x2c
 80050be:	fb01 f303 	mul.w	r3, r1, r3
 80050c2:	4413      	add	r3, r2
 80050c4:	335c      	adds	r3, #92	; 0x5c
 80050c6:	2200      	movs	r2, #0
 80050c8:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	212c      	movs	r1, #44	; 0x2c
 80050d0:	fb01 f303 	mul.w	r3, r1, r3
 80050d4:	4413      	add	r3, r2
 80050d6:	3360      	adds	r3, #96	; 0x60
 80050d8:	2204      	movs	r2, #4
 80050da:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	b2d9      	uxtb	r1, r3
 80050e0:	687a      	ldr	r2, [r7, #4]
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	202c      	movs	r0, #44	; 0x2c
 80050e6:	fb00 f303 	mul.w	r3, r0, r3
 80050ea:	4413      	add	r3, r2
 80050ec:	3360      	adds	r3, #96	; 0x60
 80050ee:	781b      	ldrb	r3, [r3, #0]
 80050f0:	461a      	mov	r2, r3
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f009 f84e 	bl	800e194 <HAL_HCD_HC_NotifyURBChange_Callback>
 80050f8:	e008      	b.n	800510c <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80050fa:	687a      	ldr	r2, [r7, #4]
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	212c      	movs	r1, #44	; 0x2c
 8005100:	fb01 f303 	mul.w	r3, r1, r3
 8005104:	4413      	add	r3, r2
 8005106:	3360      	adds	r3, #96	; 0x60
 8005108:	2202      	movs	r2, #2
 800510a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	015a      	lsls	r2, r3, #5
 8005110:	69bb      	ldr	r3, [r7, #24]
 8005112:	4413      	add	r3, r2
 8005114:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005118:	461a      	mov	r2, r3
 800511a:	2380      	movs	r3, #128	; 0x80
 800511c:	6093      	str	r3, [r2, #8]
}
 800511e:	e172      	b.n	8005406 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	015a      	lsls	r2, r3, #5
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	4413      	add	r3, r2
 8005128:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005132:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005136:	d11b      	bne.n	8005170 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	212c      	movs	r1, #44	; 0x2c
 800513e:	fb01 f303 	mul.w	r3, r1, r3
 8005142:	4413      	add	r3, r2
 8005144:	3361      	adds	r3, #97	; 0x61
 8005146:	2208      	movs	r2, #8
 8005148:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	697a      	ldr	r2, [r7, #20]
 8005150:	b2d2      	uxtb	r2, r2
 8005152:	4611      	mov	r1, r2
 8005154:	4618      	mov	r0, r3
 8005156:	f005 fbf8 	bl	800a94a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	015a      	lsls	r2, r3, #5
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	4413      	add	r3, r2
 8005162:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005166:	461a      	mov	r2, r3
 8005168:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800516c:	6093      	str	r3, [r2, #8]
}
 800516e:	e14a      	b.n	8005406 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	015a      	lsls	r2, r3, #5
 8005174:	69bb      	ldr	r3, [r7, #24]
 8005176:	4413      	add	r3, r2
 8005178:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f003 0302 	and.w	r3, r3, #2
 8005182:	2b02      	cmp	r3, #2
 8005184:	f040 813f 	bne.w	8005406 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005188:	687a      	ldr	r2, [r7, #4]
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	212c      	movs	r1, #44	; 0x2c
 800518e:	fb01 f303 	mul.w	r3, r1, r3
 8005192:	4413      	add	r3, r2
 8005194:	3361      	adds	r3, #97	; 0x61
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	2b01      	cmp	r3, #1
 800519a:	d17d      	bne.n	8005298 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	212c      	movs	r1, #44	; 0x2c
 80051a2:	fb01 f303 	mul.w	r3, r1, r3
 80051a6:	4413      	add	r3, r2
 80051a8:	3360      	adds	r3, #96	; 0x60
 80051aa:	2201      	movs	r2, #1
 80051ac:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	212c      	movs	r1, #44	; 0x2c
 80051b4:	fb01 f303 	mul.w	r3, r1, r3
 80051b8:	4413      	add	r3, r2
 80051ba:	333f      	adds	r3, #63	; 0x3f
 80051bc:	781b      	ldrb	r3, [r3, #0]
 80051be:	2b02      	cmp	r3, #2
 80051c0:	d00a      	beq.n	80051d8 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	212c      	movs	r1, #44	; 0x2c
 80051c8:	fb01 f303 	mul.w	r3, r1, r3
 80051cc:	4413      	add	r3, r2
 80051ce:	333f      	adds	r3, #63	; 0x3f
 80051d0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80051d2:	2b03      	cmp	r3, #3
 80051d4:	f040 8100 	bne.w	80053d8 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	691b      	ldr	r3, [r3, #16]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d113      	bne.n	8005208 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	212c      	movs	r1, #44	; 0x2c
 80051e6:	fb01 f303 	mul.w	r3, r1, r3
 80051ea:	4413      	add	r3, r2
 80051ec:	3355      	adds	r3, #85	; 0x55
 80051ee:	781b      	ldrb	r3, [r3, #0]
 80051f0:	f083 0301 	eor.w	r3, r3, #1
 80051f4:	b2d8      	uxtb	r0, r3
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	212c      	movs	r1, #44	; 0x2c
 80051fc:	fb01 f303 	mul.w	r3, r1, r3
 8005200:	4413      	add	r3, r2
 8005202:	3355      	adds	r3, #85	; 0x55
 8005204:	4602      	mov	r2, r0
 8005206:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	691b      	ldr	r3, [r3, #16]
 800520c:	2b01      	cmp	r3, #1
 800520e:	f040 80e3 	bne.w	80053d8 <HCD_HC_OUT_IRQHandler+0x69c>
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	212c      	movs	r1, #44	; 0x2c
 8005218:	fb01 f303 	mul.w	r3, r1, r3
 800521c:	4413      	add	r3, r2
 800521e:	334c      	adds	r3, #76	; 0x4c
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2b00      	cmp	r3, #0
 8005224:	f000 80d8 	beq.w	80053d8 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8005228:	687a      	ldr	r2, [r7, #4]
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	212c      	movs	r1, #44	; 0x2c
 800522e:	fb01 f303 	mul.w	r3, r1, r3
 8005232:	4413      	add	r3, r2
 8005234:	334c      	adds	r3, #76	; 0x4c
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	6879      	ldr	r1, [r7, #4]
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	202c      	movs	r0, #44	; 0x2c
 800523e:	fb00 f202 	mul.w	r2, r0, r2
 8005242:	440a      	add	r2, r1
 8005244:	3240      	adds	r2, #64	; 0x40
 8005246:	8812      	ldrh	r2, [r2, #0]
 8005248:	4413      	add	r3, r2
 800524a:	3b01      	subs	r3, #1
 800524c:	6879      	ldr	r1, [r7, #4]
 800524e:	697a      	ldr	r2, [r7, #20]
 8005250:	202c      	movs	r0, #44	; 0x2c
 8005252:	fb00 f202 	mul.w	r2, r0, r2
 8005256:	440a      	add	r2, r1
 8005258:	3240      	adds	r2, #64	; 0x40
 800525a:	8812      	ldrh	r2, [r2, #0]
 800525c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005260:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	f003 0301 	and.w	r3, r3, #1
 8005268:	2b00      	cmp	r3, #0
 800526a:	f000 80b5 	beq.w	80053d8 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 800526e:	687a      	ldr	r2, [r7, #4]
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	212c      	movs	r1, #44	; 0x2c
 8005274:	fb01 f303 	mul.w	r3, r1, r3
 8005278:	4413      	add	r3, r2
 800527a:	3355      	adds	r3, #85	; 0x55
 800527c:	781b      	ldrb	r3, [r3, #0]
 800527e:	f083 0301 	eor.w	r3, r3, #1
 8005282:	b2d8      	uxtb	r0, r3
 8005284:	687a      	ldr	r2, [r7, #4]
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	212c      	movs	r1, #44	; 0x2c
 800528a:	fb01 f303 	mul.w	r3, r1, r3
 800528e:	4413      	add	r3, r2
 8005290:	3355      	adds	r3, #85	; 0x55
 8005292:	4602      	mov	r2, r0
 8005294:	701a      	strb	r2, [r3, #0]
 8005296:	e09f      	b.n	80053d8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	212c      	movs	r1, #44	; 0x2c
 800529e:	fb01 f303 	mul.w	r3, r1, r3
 80052a2:	4413      	add	r3, r2
 80052a4:	3361      	adds	r3, #97	; 0x61
 80052a6:	781b      	ldrb	r3, [r3, #0]
 80052a8:	2b03      	cmp	r3, #3
 80052aa:	d109      	bne.n	80052c0 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80052ac:	687a      	ldr	r2, [r7, #4]
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	212c      	movs	r1, #44	; 0x2c
 80052b2:	fb01 f303 	mul.w	r3, r1, r3
 80052b6:	4413      	add	r3, r2
 80052b8:	3360      	adds	r3, #96	; 0x60
 80052ba:	2202      	movs	r2, #2
 80052bc:	701a      	strb	r2, [r3, #0]
 80052be:	e08b      	b.n	80053d8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	212c      	movs	r1, #44	; 0x2c
 80052c6:	fb01 f303 	mul.w	r3, r1, r3
 80052ca:	4413      	add	r3, r2
 80052cc:	3361      	adds	r3, #97	; 0x61
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	2b04      	cmp	r3, #4
 80052d2:	d109      	bne.n	80052e8 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80052d4:	687a      	ldr	r2, [r7, #4]
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	212c      	movs	r1, #44	; 0x2c
 80052da:	fb01 f303 	mul.w	r3, r1, r3
 80052de:	4413      	add	r3, r2
 80052e0:	3360      	adds	r3, #96	; 0x60
 80052e2:	2202      	movs	r2, #2
 80052e4:	701a      	strb	r2, [r3, #0]
 80052e6:	e077      	b.n	80053d8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	212c      	movs	r1, #44	; 0x2c
 80052ee:	fb01 f303 	mul.w	r3, r1, r3
 80052f2:	4413      	add	r3, r2
 80052f4:	3361      	adds	r3, #97	; 0x61
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	2b05      	cmp	r3, #5
 80052fa:	d109      	bne.n	8005310 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80052fc:	687a      	ldr	r2, [r7, #4]
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	212c      	movs	r1, #44	; 0x2c
 8005302:	fb01 f303 	mul.w	r3, r1, r3
 8005306:	4413      	add	r3, r2
 8005308:	3360      	adds	r3, #96	; 0x60
 800530a:	2205      	movs	r2, #5
 800530c:	701a      	strb	r2, [r3, #0]
 800530e:	e063      	b.n	80053d8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005310:	687a      	ldr	r2, [r7, #4]
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	212c      	movs	r1, #44	; 0x2c
 8005316:	fb01 f303 	mul.w	r3, r1, r3
 800531a:	4413      	add	r3, r2
 800531c:	3361      	adds	r3, #97	; 0x61
 800531e:	781b      	ldrb	r3, [r3, #0]
 8005320:	2b06      	cmp	r3, #6
 8005322:	d009      	beq.n	8005338 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	212c      	movs	r1, #44	; 0x2c
 800532a:	fb01 f303 	mul.w	r3, r1, r3
 800532e:	4413      	add	r3, r2
 8005330:	3361      	adds	r3, #97	; 0x61
 8005332:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005334:	2b08      	cmp	r3, #8
 8005336:	d14f      	bne.n	80053d8 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8005338:	687a      	ldr	r2, [r7, #4]
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	212c      	movs	r1, #44	; 0x2c
 800533e:	fb01 f303 	mul.w	r3, r1, r3
 8005342:	4413      	add	r3, r2
 8005344:	335c      	adds	r3, #92	; 0x5c
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	1c5a      	adds	r2, r3, #1
 800534a:	6879      	ldr	r1, [r7, #4]
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	202c      	movs	r0, #44	; 0x2c
 8005350:	fb00 f303 	mul.w	r3, r0, r3
 8005354:	440b      	add	r3, r1
 8005356:	335c      	adds	r3, #92	; 0x5c
 8005358:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	212c      	movs	r1, #44	; 0x2c
 8005360:	fb01 f303 	mul.w	r3, r1, r3
 8005364:	4413      	add	r3, r2
 8005366:	335c      	adds	r3, #92	; 0x5c
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	2b02      	cmp	r3, #2
 800536c:	d912      	bls.n	8005394 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	212c      	movs	r1, #44	; 0x2c
 8005374:	fb01 f303 	mul.w	r3, r1, r3
 8005378:	4413      	add	r3, r2
 800537a:	335c      	adds	r3, #92	; 0x5c
 800537c:	2200      	movs	r2, #0
 800537e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005380:	687a      	ldr	r2, [r7, #4]
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	212c      	movs	r1, #44	; 0x2c
 8005386:	fb01 f303 	mul.w	r3, r1, r3
 800538a:	4413      	add	r3, r2
 800538c:	3360      	adds	r3, #96	; 0x60
 800538e:	2204      	movs	r2, #4
 8005390:	701a      	strb	r2, [r3, #0]
 8005392:	e021      	b.n	80053d8 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	212c      	movs	r1, #44	; 0x2c
 800539a:	fb01 f303 	mul.w	r3, r1, r3
 800539e:	4413      	add	r3, r2
 80053a0:	3360      	adds	r3, #96	; 0x60
 80053a2:	2202      	movs	r2, #2
 80053a4:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	015a      	lsls	r2, r3, #5
 80053aa:	69bb      	ldr	r3, [r7, #24]
 80053ac:	4413      	add	r3, r2
 80053ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80053bc:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80053c4:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	015a      	lsls	r2, r3, #5
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	4413      	add	r3, r2
 80053ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053d2:	461a      	mov	r2, r3
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	015a      	lsls	r2, r3, #5
 80053dc:	69bb      	ldr	r3, [r7, #24]
 80053de:	4413      	add	r3, r2
 80053e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053e4:	461a      	mov	r2, r3
 80053e6:	2302      	movs	r3, #2
 80053e8:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	b2d9      	uxtb	r1, r3
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	202c      	movs	r0, #44	; 0x2c
 80053f4:	fb00 f303 	mul.w	r3, r0, r3
 80053f8:	4413      	add	r3, r2
 80053fa:	3360      	adds	r3, #96	; 0x60
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	461a      	mov	r2, r3
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f008 fec7 	bl	800e194 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005406:	bf00      	nop
 8005408:	3720      	adds	r7, #32
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}

0800540e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800540e:	b580      	push	{r7, lr}
 8005410:	b08a      	sub	sp, #40	; 0x28
 8005412:	af00      	add	r7, sp, #0
 8005414:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800541c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800541e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	6a1b      	ldr	r3, [r3, #32]
 8005426:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005428:	69fb      	ldr	r3, [r7, #28]
 800542a:	f003 030f 	and.w	r3, r3, #15
 800542e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005430:	69fb      	ldr	r3, [r7, #28]
 8005432:	0c5b      	lsrs	r3, r3, #17
 8005434:	f003 030f 	and.w	r3, r3, #15
 8005438:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	091b      	lsrs	r3, r3, #4
 800543e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005442:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	2b02      	cmp	r3, #2
 8005448:	d004      	beq.n	8005454 <HCD_RXQLVL_IRQHandler+0x46>
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	2b05      	cmp	r3, #5
 800544e:	f000 80a9 	beq.w	80055a4 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005452:	e0aa      	b.n	80055aa <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	2b00      	cmp	r3, #0
 8005458:	f000 80a6 	beq.w	80055a8 <HCD_RXQLVL_IRQHandler+0x19a>
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	69bb      	ldr	r3, [r7, #24]
 8005460:	212c      	movs	r1, #44	; 0x2c
 8005462:	fb01 f303 	mul.w	r3, r1, r3
 8005466:	4413      	add	r3, r2
 8005468:	3344      	adds	r3, #68	; 0x44
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2b00      	cmp	r3, #0
 800546e:	f000 809b 	beq.w	80055a8 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	69bb      	ldr	r3, [r7, #24]
 8005476:	212c      	movs	r1, #44	; 0x2c
 8005478:	fb01 f303 	mul.w	r3, r1, r3
 800547c:	4413      	add	r3, r2
 800547e:	3350      	adds	r3, #80	; 0x50
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	441a      	add	r2, r3
 8005486:	6879      	ldr	r1, [r7, #4]
 8005488:	69bb      	ldr	r3, [r7, #24]
 800548a:	202c      	movs	r0, #44	; 0x2c
 800548c:	fb00 f303 	mul.w	r3, r0, r3
 8005490:	440b      	add	r3, r1
 8005492:	334c      	adds	r3, #76	; 0x4c
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	429a      	cmp	r2, r3
 8005498:	d87a      	bhi.n	8005590 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6818      	ldr	r0, [r3, #0]
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	69bb      	ldr	r3, [r7, #24]
 80054a2:	212c      	movs	r1, #44	; 0x2c
 80054a4:	fb01 f303 	mul.w	r3, r1, r3
 80054a8:	4413      	add	r3, r2
 80054aa:	3344      	adds	r3, #68	; 0x44
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	693a      	ldr	r2, [r7, #16]
 80054b0:	b292      	uxth	r2, r2
 80054b2:	4619      	mov	r1, r3
 80054b4:	f004 fda0 	bl	8009ff8 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80054b8:	687a      	ldr	r2, [r7, #4]
 80054ba:	69bb      	ldr	r3, [r7, #24]
 80054bc:	212c      	movs	r1, #44	; 0x2c
 80054be:	fb01 f303 	mul.w	r3, r1, r3
 80054c2:	4413      	add	r3, r2
 80054c4:	3344      	adds	r3, #68	; 0x44
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	441a      	add	r2, r3
 80054cc:	6879      	ldr	r1, [r7, #4]
 80054ce:	69bb      	ldr	r3, [r7, #24]
 80054d0:	202c      	movs	r0, #44	; 0x2c
 80054d2:	fb00 f303 	mul.w	r3, r0, r3
 80054d6:	440b      	add	r3, r1
 80054d8:	3344      	adds	r3, #68	; 0x44
 80054da:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 80054dc:	687a      	ldr	r2, [r7, #4]
 80054de:	69bb      	ldr	r3, [r7, #24]
 80054e0:	212c      	movs	r1, #44	; 0x2c
 80054e2:	fb01 f303 	mul.w	r3, r1, r3
 80054e6:	4413      	add	r3, r2
 80054e8:	3350      	adds	r3, #80	; 0x50
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	441a      	add	r2, r3
 80054f0:	6879      	ldr	r1, [r7, #4]
 80054f2:	69bb      	ldr	r3, [r7, #24]
 80054f4:	202c      	movs	r0, #44	; 0x2c
 80054f6:	fb00 f303 	mul.w	r3, r0, r3
 80054fa:	440b      	add	r3, r1
 80054fc:	3350      	adds	r3, #80	; 0x50
 80054fe:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005500:	69bb      	ldr	r3, [r7, #24]
 8005502:	015a      	lsls	r2, r3, #5
 8005504:	6a3b      	ldr	r3, [r7, #32]
 8005506:	4413      	add	r3, r2
 8005508:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	0cdb      	lsrs	r3, r3, #19
 8005510:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005514:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	69bb      	ldr	r3, [r7, #24]
 800551a:	212c      	movs	r1, #44	; 0x2c
 800551c:	fb01 f303 	mul.w	r3, r1, r3
 8005520:	4413      	add	r3, r2
 8005522:	3340      	adds	r3, #64	; 0x40
 8005524:	881b      	ldrh	r3, [r3, #0]
 8005526:	461a      	mov	r2, r3
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	4293      	cmp	r3, r2
 800552c:	d13c      	bne.n	80055a8 <HCD_RXQLVL_IRQHandler+0x19a>
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d039      	beq.n	80055a8 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	015a      	lsls	r2, r3, #5
 8005538:	6a3b      	ldr	r3, [r7, #32]
 800553a:	4413      	add	r3, r2
 800553c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800554a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005552:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005554:	69bb      	ldr	r3, [r7, #24]
 8005556:	015a      	lsls	r2, r3, #5
 8005558:	6a3b      	ldr	r3, [r7, #32]
 800555a:	4413      	add	r3, r2
 800555c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005560:	461a      	mov	r2, r3
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8005566:	687a      	ldr	r2, [r7, #4]
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	212c      	movs	r1, #44	; 0x2c
 800556c:	fb01 f303 	mul.w	r3, r1, r3
 8005570:	4413      	add	r3, r2
 8005572:	3354      	adds	r3, #84	; 0x54
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	f083 0301 	eor.w	r3, r3, #1
 800557a:	b2d8      	uxtb	r0, r3
 800557c:	687a      	ldr	r2, [r7, #4]
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	212c      	movs	r1, #44	; 0x2c
 8005582:	fb01 f303 	mul.w	r3, r1, r3
 8005586:	4413      	add	r3, r2
 8005588:	3354      	adds	r3, #84	; 0x54
 800558a:	4602      	mov	r2, r0
 800558c:	701a      	strb	r2, [r3, #0]
      break;
 800558e:	e00b      	b.n	80055a8 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	69bb      	ldr	r3, [r7, #24]
 8005594:	212c      	movs	r1, #44	; 0x2c
 8005596:	fb01 f303 	mul.w	r3, r1, r3
 800559a:	4413      	add	r3, r2
 800559c:	3360      	adds	r3, #96	; 0x60
 800559e:	2204      	movs	r2, #4
 80055a0:	701a      	strb	r2, [r3, #0]
      break;
 80055a2:	e001      	b.n	80055a8 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80055a4:	bf00      	nop
 80055a6:	e000      	b.n	80055aa <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80055a8:	bf00      	nop
  }
}
 80055aa:	bf00      	nop
 80055ac:	3728      	adds	r7, #40	; 0x28
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}

080055b2 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80055b2:	b580      	push	{r7, lr}
 80055b4:	b086      	sub	sp, #24
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80055de:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f003 0302 	and.w	r3, r3, #2
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	d10b      	bne.n	8005602 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f003 0301 	and.w	r3, r3, #1
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d102      	bne.n	80055fa <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f008 fdb1 	bl	800e15c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	f043 0302 	orr.w	r3, r3, #2
 8005600:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f003 0308 	and.w	r3, r3, #8
 8005608:	2b08      	cmp	r3, #8
 800560a:	d132      	bne.n	8005672 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	f043 0308 	orr.w	r3, r3, #8
 8005612:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f003 0304 	and.w	r3, r3, #4
 800561a:	2b04      	cmp	r3, #4
 800561c:	d126      	bne.n	800566c <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	699b      	ldr	r3, [r3, #24]
 8005622:	2b02      	cmp	r3, #2
 8005624:	d113      	bne.n	800564e <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800562c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005630:	d106      	bne.n	8005640 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	2102      	movs	r1, #2
 8005638:	4618      	mov	r0, r3
 800563a:	f004 fe4b 	bl	800a2d4 <USB_InitFSLSPClkSel>
 800563e:	e011      	b.n	8005664 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	2101      	movs	r1, #1
 8005646:	4618      	mov	r0, r3
 8005648:	f004 fe44 	bl	800a2d4 <USB_InitFSLSPClkSel>
 800564c:	e00a      	b.n	8005664 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	68db      	ldr	r3, [r3, #12]
 8005652:	2b01      	cmp	r3, #1
 8005654:	d106      	bne.n	8005664 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800565c:	461a      	mov	r2, r3
 800565e:	f64e 2360 	movw	r3, #60000	; 0xea60
 8005662:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f008 fda3 	bl	800e1b0 <HAL_HCD_PortEnabled_Callback>
 800566a:	e002      	b.n	8005672 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f008 fdad 	bl	800e1cc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	f003 0320 	and.w	r3, r3, #32
 8005678:	2b20      	cmp	r3, #32
 800567a:	d103      	bne.n	8005684 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	f043 0320 	orr.w	r3, r3, #32
 8005682:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800568a:	461a      	mov	r2, r3
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	6013      	str	r3, [r2, #0]
}
 8005690:	bf00      	nop
 8005692:	3718      	adds	r7, #24
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}

08005698 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b084      	sub	sp, #16
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d101      	bne.n	80056aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e12b      	b.n	8005902 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d106      	bne.n	80056c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f7fd f9a0 	bl	8002a04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2224      	movs	r2, #36	; 0x24
 80056c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f022 0201 	bic.w	r2, r2, #1
 80056da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80056ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80056fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80056fc:	f001 fc4c 	bl	8006f98 <HAL_RCC_GetPCLK1Freq>
 8005700:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	4a81      	ldr	r2, [pc, #516]	; (800590c <HAL_I2C_Init+0x274>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d807      	bhi.n	800571c <HAL_I2C_Init+0x84>
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	4a80      	ldr	r2, [pc, #512]	; (8005910 <HAL_I2C_Init+0x278>)
 8005710:	4293      	cmp	r3, r2
 8005712:	bf94      	ite	ls
 8005714:	2301      	movls	r3, #1
 8005716:	2300      	movhi	r3, #0
 8005718:	b2db      	uxtb	r3, r3
 800571a:	e006      	b.n	800572a <HAL_I2C_Init+0x92>
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	4a7d      	ldr	r2, [pc, #500]	; (8005914 <HAL_I2C_Init+0x27c>)
 8005720:	4293      	cmp	r3, r2
 8005722:	bf94      	ite	ls
 8005724:	2301      	movls	r3, #1
 8005726:	2300      	movhi	r3, #0
 8005728:	b2db      	uxtb	r3, r3
 800572a:	2b00      	cmp	r3, #0
 800572c:	d001      	beq.n	8005732 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	e0e7      	b.n	8005902 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	4a78      	ldr	r2, [pc, #480]	; (8005918 <HAL_I2C_Init+0x280>)
 8005736:	fba2 2303 	umull	r2, r3, r2, r3
 800573a:	0c9b      	lsrs	r3, r3, #18
 800573c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	68ba      	ldr	r2, [r7, #8]
 800574e:	430a      	orrs	r2, r1
 8005750:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	6a1b      	ldr	r3, [r3, #32]
 8005758:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	4a6a      	ldr	r2, [pc, #424]	; (800590c <HAL_I2C_Init+0x274>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d802      	bhi.n	800576c <HAL_I2C_Init+0xd4>
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	3301      	adds	r3, #1
 800576a:	e009      	b.n	8005780 <HAL_I2C_Init+0xe8>
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005772:	fb02 f303 	mul.w	r3, r2, r3
 8005776:	4a69      	ldr	r2, [pc, #420]	; (800591c <HAL_I2C_Init+0x284>)
 8005778:	fba2 2303 	umull	r2, r3, r2, r3
 800577c:	099b      	lsrs	r3, r3, #6
 800577e:	3301      	adds	r3, #1
 8005780:	687a      	ldr	r2, [r7, #4]
 8005782:	6812      	ldr	r2, [r2, #0]
 8005784:	430b      	orrs	r3, r1
 8005786:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	69db      	ldr	r3, [r3, #28]
 800578e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005792:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	495c      	ldr	r1, [pc, #368]	; (800590c <HAL_I2C_Init+0x274>)
 800579c:	428b      	cmp	r3, r1
 800579e:	d819      	bhi.n	80057d4 <HAL_I2C_Init+0x13c>
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	1e59      	subs	r1, r3, #1
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	005b      	lsls	r3, r3, #1
 80057aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80057ae:	1c59      	adds	r1, r3, #1
 80057b0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80057b4:	400b      	ands	r3, r1
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d00a      	beq.n	80057d0 <HAL_I2C_Init+0x138>
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	1e59      	subs	r1, r3, #1
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	005b      	lsls	r3, r3, #1
 80057c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80057c8:	3301      	adds	r3, #1
 80057ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057ce:	e051      	b.n	8005874 <HAL_I2C_Init+0x1dc>
 80057d0:	2304      	movs	r3, #4
 80057d2:	e04f      	b.n	8005874 <HAL_I2C_Init+0x1dc>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d111      	bne.n	8005800 <HAL_I2C_Init+0x168>
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	1e58      	subs	r0, r3, #1
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6859      	ldr	r1, [r3, #4]
 80057e4:	460b      	mov	r3, r1
 80057e6:	005b      	lsls	r3, r3, #1
 80057e8:	440b      	add	r3, r1
 80057ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80057ee:	3301      	adds	r3, #1
 80057f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	bf0c      	ite	eq
 80057f8:	2301      	moveq	r3, #1
 80057fa:	2300      	movne	r3, #0
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	e012      	b.n	8005826 <HAL_I2C_Init+0x18e>
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	1e58      	subs	r0, r3, #1
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6859      	ldr	r1, [r3, #4]
 8005808:	460b      	mov	r3, r1
 800580a:	009b      	lsls	r3, r3, #2
 800580c:	440b      	add	r3, r1
 800580e:	0099      	lsls	r1, r3, #2
 8005810:	440b      	add	r3, r1
 8005812:	fbb0 f3f3 	udiv	r3, r0, r3
 8005816:	3301      	adds	r3, #1
 8005818:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800581c:	2b00      	cmp	r3, #0
 800581e:	bf0c      	ite	eq
 8005820:	2301      	moveq	r3, #1
 8005822:	2300      	movne	r3, #0
 8005824:	b2db      	uxtb	r3, r3
 8005826:	2b00      	cmp	r3, #0
 8005828:	d001      	beq.n	800582e <HAL_I2C_Init+0x196>
 800582a:	2301      	movs	r3, #1
 800582c:	e022      	b.n	8005874 <HAL_I2C_Init+0x1dc>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d10e      	bne.n	8005854 <HAL_I2C_Init+0x1bc>
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	1e58      	subs	r0, r3, #1
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6859      	ldr	r1, [r3, #4]
 800583e:	460b      	mov	r3, r1
 8005840:	005b      	lsls	r3, r3, #1
 8005842:	440b      	add	r3, r1
 8005844:	fbb0 f3f3 	udiv	r3, r0, r3
 8005848:	3301      	adds	r3, #1
 800584a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800584e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005852:	e00f      	b.n	8005874 <HAL_I2C_Init+0x1dc>
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	1e58      	subs	r0, r3, #1
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6859      	ldr	r1, [r3, #4]
 800585c:	460b      	mov	r3, r1
 800585e:	009b      	lsls	r3, r3, #2
 8005860:	440b      	add	r3, r1
 8005862:	0099      	lsls	r1, r3, #2
 8005864:	440b      	add	r3, r1
 8005866:	fbb0 f3f3 	udiv	r3, r0, r3
 800586a:	3301      	adds	r3, #1
 800586c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005870:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005874:	6879      	ldr	r1, [r7, #4]
 8005876:	6809      	ldr	r1, [r1, #0]
 8005878:	4313      	orrs	r3, r2
 800587a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	69da      	ldr	r2, [r3, #28]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a1b      	ldr	r3, [r3, #32]
 800588e:	431a      	orrs	r2, r3
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	430a      	orrs	r2, r1
 8005896:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80058a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80058a6:	687a      	ldr	r2, [r7, #4]
 80058a8:	6911      	ldr	r1, [r2, #16]
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	68d2      	ldr	r2, [r2, #12]
 80058ae:	4311      	orrs	r1, r2
 80058b0:	687a      	ldr	r2, [r7, #4]
 80058b2:	6812      	ldr	r2, [r2, #0]
 80058b4:	430b      	orrs	r3, r1
 80058b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68db      	ldr	r3, [r3, #12]
 80058be:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	695a      	ldr	r2, [r3, #20]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	699b      	ldr	r3, [r3, #24]
 80058ca:	431a      	orrs	r2, r3
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	430a      	orrs	r2, r1
 80058d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f042 0201 	orr.w	r2, r2, #1
 80058e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2220      	movs	r2, #32
 80058ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2200      	movs	r2, #0
 80058fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	3710      	adds	r7, #16
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}
 800590a:	bf00      	nop
 800590c:	000186a0 	.word	0x000186a0
 8005910:	001e847f 	.word	0x001e847f
 8005914:	003d08ff 	.word	0x003d08ff
 8005918:	431bde83 	.word	0x431bde83
 800591c:	10624dd3 	.word	0x10624dd3

08005920 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b088      	sub	sp, #32
 8005924:	af02      	add	r7, sp, #8
 8005926:	60f8      	str	r0, [r7, #12]
 8005928:	607a      	str	r2, [r7, #4]
 800592a:	461a      	mov	r2, r3
 800592c:	460b      	mov	r3, r1
 800592e:	817b      	strh	r3, [r7, #10]
 8005930:	4613      	mov	r3, r2
 8005932:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005934:	f7fd fc06 	bl	8003144 <HAL_GetTick>
 8005938:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005940:	b2db      	uxtb	r3, r3
 8005942:	2b20      	cmp	r3, #32
 8005944:	f040 80e0 	bne.w	8005b08 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	9300      	str	r3, [sp, #0]
 800594c:	2319      	movs	r3, #25
 800594e:	2201      	movs	r2, #1
 8005950:	4970      	ldr	r1, [pc, #448]	; (8005b14 <HAL_I2C_Master_Transmit+0x1f4>)
 8005952:	68f8      	ldr	r0, [r7, #12]
 8005954:	f000 fc58 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8005958:	4603      	mov	r3, r0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d001      	beq.n	8005962 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800595e:	2302      	movs	r3, #2
 8005960:	e0d3      	b.n	8005b0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005968:	2b01      	cmp	r3, #1
 800596a:	d101      	bne.n	8005970 <HAL_I2C_Master_Transmit+0x50>
 800596c:	2302      	movs	r3, #2
 800596e:	e0cc      	b.n	8005b0a <HAL_I2C_Master_Transmit+0x1ea>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0301 	and.w	r3, r3, #1
 8005982:	2b01      	cmp	r3, #1
 8005984:	d007      	beq.n	8005996 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f042 0201 	orr.w	r2, r2, #1
 8005994:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059a4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2221      	movs	r2, #33	; 0x21
 80059aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2210      	movs	r2, #16
 80059b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2200      	movs	r2, #0
 80059ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	893a      	ldrh	r2, [r7, #8]
 80059c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059cc:	b29a      	uxth	r2, r3
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	4a50      	ldr	r2, [pc, #320]	; (8005b18 <HAL_I2C_Master_Transmit+0x1f8>)
 80059d6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80059d8:	8979      	ldrh	r1, [r7, #10]
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	6a3a      	ldr	r2, [r7, #32]
 80059de:	68f8      	ldr	r0, [r7, #12]
 80059e0:	f000 fac2 	bl	8005f68 <I2C_MasterRequestWrite>
 80059e4:	4603      	mov	r3, r0
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d001      	beq.n	80059ee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e08d      	b.n	8005b0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059ee:	2300      	movs	r3, #0
 80059f0:	613b      	str	r3, [r7, #16]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	695b      	ldr	r3, [r3, #20]
 80059f8:	613b      	str	r3, [r7, #16]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	699b      	ldr	r3, [r3, #24]
 8005a00:	613b      	str	r3, [r7, #16]
 8005a02:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005a04:	e066      	b.n	8005ad4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a06:	697a      	ldr	r2, [r7, #20]
 8005a08:	6a39      	ldr	r1, [r7, #32]
 8005a0a:	68f8      	ldr	r0, [r7, #12]
 8005a0c:	f000 fcd2 	bl	80063b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a10:	4603      	mov	r3, r0
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00d      	beq.n	8005a32 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1a:	2b04      	cmp	r3, #4
 8005a1c:	d107      	bne.n	8005a2e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a2c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e06b      	b.n	8005b0a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a36:	781a      	ldrb	r2, [r3, #0]
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a42:	1c5a      	adds	r2, r3, #1
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	3b01      	subs	r3, #1
 8005a50:	b29a      	uxth	r2, r3
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a5a:	3b01      	subs	r3, #1
 8005a5c:	b29a      	uxth	r2, r3
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	695b      	ldr	r3, [r3, #20]
 8005a68:	f003 0304 	and.w	r3, r3, #4
 8005a6c:	2b04      	cmp	r3, #4
 8005a6e:	d11b      	bne.n	8005aa8 <HAL_I2C_Master_Transmit+0x188>
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d017      	beq.n	8005aa8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7c:	781a      	ldrb	r2, [r3, #0]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a88:	1c5a      	adds	r2, r3, #1
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	3b01      	subs	r3, #1
 8005a96:	b29a      	uxth	r2, r3
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	b29a      	uxth	r2, r3
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005aa8:	697a      	ldr	r2, [r7, #20]
 8005aaa:	6a39      	ldr	r1, [r7, #32]
 8005aac:	68f8      	ldr	r0, [r7, #12]
 8005aae:	f000 fcc2 	bl	8006436 <I2C_WaitOnBTFFlagUntilTimeout>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d00d      	beq.n	8005ad4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005abc:	2b04      	cmp	r3, #4
 8005abe:	d107      	bne.n	8005ad0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ace:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e01a      	b.n	8005b0a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d194      	bne.n	8005a06 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005aea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2220      	movs	r2, #32
 8005af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2200      	movs	r2, #0
 8005af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2200      	movs	r2, #0
 8005b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005b04:	2300      	movs	r3, #0
 8005b06:	e000      	b.n	8005b0a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005b08:	2302      	movs	r3, #2
  }
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	3718      	adds	r7, #24
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}
 8005b12:	bf00      	nop
 8005b14:	00100002 	.word	0x00100002
 8005b18:	ffff0000 	.word	0xffff0000

08005b1c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b08c      	sub	sp, #48	; 0x30
 8005b20:	af02      	add	r7, sp, #8
 8005b22:	60f8      	str	r0, [r7, #12]
 8005b24:	607a      	str	r2, [r7, #4]
 8005b26:	461a      	mov	r2, r3
 8005b28:	460b      	mov	r3, r1
 8005b2a:	817b      	strh	r3, [r7, #10]
 8005b2c:	4613      	mov	r3, r2
 8005b2e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005b30:	f7fd fb08 	bl	8003144 <HAL_GetTick>
 8005b34:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	2b20      	cmp	r3, #32
 8005b40:	f040 820b 	bne.w	8005f5a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b46:	9300      	str	r3, [sp, #0]
 8005b48:	2319      	movs	r3, #25
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	497c      	ldr	r1, [pc, #496]	; (8005d40 <HAL_I2C_Master_Receive+0x224>)
 8005b4e:	68f8      	ldr	r0, [r7, #12]
 8005b50:	f000 fb5a 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d001      	beq.n	8005b5e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005b5a:	2302      	movs	r3, #2
 8005b5c:	e1fe      	b.n	8005f5c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d101      	bne.n	8005b6c <HAL_I2C_Master_Receive+0x50>
 8005b68:	2302      	movs	r3, #2
 8005b6a:	e1f7      	b.n	8005f5c <HAL_I2C_Master_Receive+0x440>
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f003 0301 	and.w	r3, r3, #1
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d007      	beq.n	8005b92 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f042 0201 	orr.w	r2, r2, #1
 8005b90:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ba0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2222      	movs	r2, #34	; 0x22
 8005ba6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2210      	movs	r2, #16
 8005bae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	893a      	ldrh	r2, [r7, #8]
 8005bc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bc8:	b29a      	uxth	r2, r3
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	4a5c      	ldr	r2, [pc, #368]	; (8005d44 <HAL_I2C_Master_Receive+0x228>)
 8005bd2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005bd4:	8979      	ldrh	r1, [r7, #10]
 8005bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bda:	68f8      	ldr	r0, [r7, #12]
 8005bdc:	f000 fa46 	bl	800606c <I2C_MasterRequestRead>
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d001      	beq.n	8005bea <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005be6:	2301      	movs	r3, #1
 8005be8:	e1b8      	b.n	8005f5c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d113      	bne.n	8005c1a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	623b      	str	r3, [r7, #32]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	695b      	ldr	r3, [r3, #20]
 8005bfc:	623b      	str	r3, [r7, #32]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	699b      	ldr	r3, [r3, #24]
 8005c04:	623b      	str	r3, [r7, #32]
 8005c06:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c16:	601a      	str	r2, [r3, #0]
 8005c18:	e18c      	b.n	8005f34 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d11b      	bne.n	8005c5a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c30:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c32:	2300      	movs	r3, #0
 8005c34:	61fb      	str	r3, [r7, #28]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	695b      	ldr	r3, [r3, #20]
 8005c3c:	61fb      	str	r3, [r7, #28]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	699b      	ldr	r3, [r3, #24]
 8005c44:	61fb      	str	r3, [r7, #28]
 8005c46:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c56:	601a      	str	r2, [r3, #0]
 8005c58:	e16c      	b.n	8005f34 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c5e:	2b02      	cmp	r3, #2
 8005c60:	d11b      	bne.n	8005c9a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c70:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c80:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c82:	2300      	movs	r3, #0
 8005c84:	61bb      	str	r3, [r7, #24]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	695b      	ldr	r3, [r3, #20]
 8005c8c:	61bb      	str	r3, [r7, #24]
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	699b      	ldr	r3, [r3, #24]
 8005c94:	61bb      	str	r3, [r7, #24]
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	e14c      	b.n	8005f34 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005ca8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005caa:	2300      	movs	r3, #0
 8005cac:	617b      	str	r3, [r7, #20]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	695b      	ldr	r3, [r3, #20]
 8005cb4:	617b      	str	r3, [r7, #20]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	699b      	ldr	r3, [r3, #24]
 8005cbc:	617b      	str	r3, [r7, #20]
 8005cbe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005cc0:	e138      	b.n	8005f34 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cc6:	2b03      	cmp	r3, #3
 8005cc8:	f200 80f1 	bhi.w	8005eae <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d123      	bne.n	8005d1c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cd6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005cd8:	68f8      	ldr	r0, [r7, #12]
 8005cda:	f000 fbed 	bl	80064b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d001      	beq.n	8005ce8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e139      	b.n	8005f5c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	691a      	ldr	r2, [r3, #16]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf2:	b2d2      	uxtb	r2, r2
 8005cf4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cfa:	1c5a      	adds	r2, r3, #1
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d04:	3b01      	subs	r3, #1
 8005d06:	b29a      	uxth	r2, r3
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	3b01      	subs	r3, #1
 8005d14:	b29a      	uxth	r2, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005d1a:	e10b      	b.n	8005f34 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d20:	2b02      	cmp	r3, #2
 8005d22:	d14e      	bne.n	8005dc2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d26:	9300      	str	r3, [sp, #0]
 8005d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	4906      	ldr	r1, [pc, #24]	; (8005d48 <HAL_I2C_Master_Receive+0x22c>)
 8005d2e:	68f8      	ldr	r0, [r7, #12]
 8005d30:	f000 fa6a 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d008      	beq.n	8005d4c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e10e      	b.n	8005f5c <HAL_I2C_Master_Receive+0x440>
 8005d3e:	bf00      	nop
 8005d40:	00100002 	.word	0x00100002
 8005d44:	ffff0000 	.word	0xffff0000
 8005d48:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	691a      	ldr	r2, [r3, #16]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d66:	b2d2      	uxtb	r2, r2
 8005d68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d6e:	1c5a      	adds	r2, r3, #1
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d78:	3b01      	subs	r3, #1
 8005d7a:	b29a      	uxth	r2, r3
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d84:	b29b      	uxth	r3, r3
 8005d86:	3b01      	subs	r3, #1
 8005d88:	b29a      	uxth	r2, r3
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	691a      	ldr	r2, [r3, #16]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d98:	b2d2      	uxtb	r2, r2
 8005d9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da0:	1c5a      	adds	r2, r3, #1
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005daa:	3b01      	subs	r3, #1
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	3b01      	subs	r3, #1
 8005dba:	b29a      	uxth	r2, r3
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005dc0:	e0b8      	b.n	8005f34 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dc4:	9300      	str	r3, [sp, #0]
 8005dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dc8:	2200      	movs	r2, #0
 8005dca:	4966      	ldr	r1, [pc, #408]	; (8005f64 <HAL_I2C_Master_Receive+0x448>)
 8005dcc:	68f8      	ldr	r0, [r7, #12]
 8005dce:	f000 fa1b 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d001      	beq.n	8005ddc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	e0bf      	b.n	8005f5c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	681a      	ldr	r2, [r3, #0]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005dea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	691a      	ldr	r2, [r3, #16]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df6:	b2d2      	uxtb	r2, r2
 8005df8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfe:	1c5a      	adds	r2, r3, #1
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e08:	3b01      	subs	r3, #1
 8005e0a:	b29a      	uxth	r2, r3
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e14:	b29b      	uxth	r3, r3
 8005e16:	3b01      	subs	r3, #1
 8005e18:	b29a      	uxth	r2, r3
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e20:	9300      	str	r3, [sp, #0]
 8005e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e24:	2200      	movs	r2, #0
 8005e26:	494f      	ldr	r1, [pc, #316]	; (8005f64 <HAL_I2C_Master_Receive+0x448>)
 8005e28:	68f8      	ldr	r0, [r7, #12]
 8005e2a:	f000 f9ed 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d001      	beq.n	8005e38 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	e091      	b.n	8005f5c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e46:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	691a      	ldr	r2, [r3, #16]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e52:	b2d2      	uxtb	r2, r2
 8005e54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e5a:	1c5a      	adds	r2, r3, #1
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e64:	3b01      	subs	r3, #1
 8005e66:	b29a      	uxth	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	3b01      	subs	r3, #1
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	691a      	ldr	r2, [r3, #16]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e84:	b2d2      	uxtb	r2, r2
 8005e86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e8c:	1c5a      	adds	r2, r3, #1
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e96:	3b01      	subs	r3, #1
 8005e98:	b29a      	uxth	r2, r3
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	3b01      	subs	r3, #1
 8005ea6:	b29a      	uxth	r2, r3
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005eac:	e042      	b.n	8005f34 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005eae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eb0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005eb2:	68f8      	ldr	r0, [r7, #12]
 8005eb4:	f000 fb00 	bl	80064b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d001      	beq.n	8005ec2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e04c      	b.n	8005f5c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	691a      	ldr	r2, [r3, #16]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ecc:	b2d2      	uxtb	r2, r2
 8005ece:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ed4:	1c5a      	adds	r2, r3, #1
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ede:	3b01      	subs	r3, #1
 8005ee0:	b29a      	uxth	r2, r3
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	3b01      	subs	r3, #1
 8005eee:	b29a      	uxth	r2, r3
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	695b      	ldr	r3, [r3, #20]
 8005efa:	f003 0304 	and.w	r3, r3, #4
 8005efe:	2b04      	cmp	r3, #4
 8005f00:	d118      	bne.n	8005f34 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	691a      	ldr	r2, [r3, #16]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f0c:	b2d2      	uxtb	r2, r2
 8005f0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f14:	1c5a      	adds	r2, r3, #1
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f1e:	3b01      	subs	r3, #1
 8005f20:	b29a      	uxth	r2, r3
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	b29a      	uxth	r2, r3
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	f47f aec2 	bne.w	8005cc2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2220      	movs	r2, #32
 8005f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005f56:	2300      	movs	r3, #0
 8005f58:	e000      	b.n	8005f5c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005f5a:	2302      	movs	r3, #2
  }
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3728      	adds	r7, #40	; 0x28
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}
 8005f64:	00010004 	.word	0x00010004

08005f68 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b088      	sub	sp, #32
 8005f6c:	af02      	add	r7, sp, #8
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	607a      	str	r2, [r7, #4]
 8005f72:	603b      	str	r3, [r7, #0]
 8005f74:	460b      	mov	r3, r1
 8005f76:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f7c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	2b08      	cmp	r3, #8
 8005f82:	d006      	beq.n	8005f92 <I2C_MasterRequestWrite+0x2a>
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d003      	beq.n	8005f92 <I2C_MasterRequestWrite+0x2a>
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005f90:	d108      	bne.n	8005fa4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fa0:	601a      	str	r2, [r3, #0]
 8005fa2:	e00b      	b.n	8005fbc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fa8:	2b12      	cmp	r3, #18
 8005faa:	d107      	bne.n	8005fbc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	9300      	str	r3, [sp, #0]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005fc8:	68f8      	ldr	r0, [r7, #12]
 8005fca:	f000 f91d 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d00d      	beq.n	8005ff0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fe2:	d103      	bne.n	8005fec <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005fea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005fec:	2303      	movs	r3, #3
 8005fee:	e035      	b.n	800605c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	691b      	ldr	r3, [r3, #16]
 8005ff4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ff8:	d108      	bne.n	800600c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005ffa:	897b      	ldrh	r3, [r7, #10]
 8005ffc:	b2db      	uxtb	r3, r3
 8005ffe:	461a      	mov	r2, r3
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006008:	611a      	str	r2, [r3, #16]
 800600a:	e01b      	b.n	8006044 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800600c:	897b      	ldrh	r3, [r7, #10]
 800600e:	11db      	asrs	r3, r3, #7
 8006010:	b2db      	uxtb	r3, r3
 8006012:	f003 0306 	and.w	r3, r3, #6
 8006016:	b2db      	uxtb	r3, r3
 8006018:	f063 030f 	orn	r3, r3, #15
 800601c:	b2da      	uxtb	r2, r3
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	490e      	ldr	r1, [pc, #56]	; (8006064 <I2C_MasterRequestWrite+0xfc>)
 800602a:	68f8      	ldr	r0, [r7, #12]
 800602c:	f000 f943 	bl	80062b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006030:	4603      	mov	r3, r0
 8006032:	2b00      	cmp	r3, #0
 8006034:	d001      	beq.n	800603a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	e010      	b.n	800605c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800603a:	897b      	ldrh	r3, [r7, #10]
 800603c:	b2da      	uxtb	r2, r3
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	4907      	ldr	r1, [pc, #28]	; (8006068 <I2C_MasterRequestWrite+0x100>)
 800604a:	68f8      	ldr	r0, [r7, #12]
 800604c:	f000 f933 	bl	80062b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006050:	4603      	mov	r3, r0
 8006052:	2b00      	cmp	r3, #0
 8006054:	d001      	beq.n	800605a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e000      	b.n	800605c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800605a:	2300      	movs	r3, #0
}
 800605c:	4618      	mov	r0, r3
 800605e:	3718      	adds	r7, #24
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}
 8006064:	00010008 	.word	0x00010008
 8006068:	00010002 	.word	0x00010002

0800606c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b088      	sub	sp, #32
 8006070:	af02      	add	r7, sp, #8
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	607a      	str	r2, [r7, #4]
 8006076:	603b      	str	r3, [r7, #0]
 8006078:	460b      	mov	r3, r1
 800607a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006080:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006090:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	2b08      	cmp	r3, #8
 8006096:	d006      	beq.n	80060a6 <I2C_MasterRequestRead+0x3a>
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	2b01      	cmp	r3, #1
 800609c:	d003      	beq.n	80060a6 <I2C_MasterRequestRead+0x3a>
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80060a4:	d108      	bne.n	80060b8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80060b4:	601a      	str	r2, [r3, #0]
 80060b6:	e00b      	b.n	80060d0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060bc:	2b11      	cmp	r3, #17
 80060be:	d107      	bne.n	80060d0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80060ce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	9300      	str	r3, [sp, #0]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2200      	movs	r2, #0
 80060d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80060dc:	68f8      	ldr	r0, [r7, #12]
 80060de:	f000 f893 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 80060e2:	4603      	mov	r3, r0
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d00d      	beq.n	8006104 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060f6:	d103      	bne.n	8006100 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80060fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006100:	2303      	movs	r3, #3
 8006102:	e079      	b.n	80061f8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	691b      	ldr	r3, [r3, #16]
 8006108:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800610c:	d108      	bne.n	8006120 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800610e:	897b      	ldrh	r3, [r7, #10]
 8006110:	b2db      	uxtb	r3, r3
 8006112:	f043 0301 	orr.w	r3, r3, #1
 8006116:	b2da      	uxtb	r2, r3
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	611a      	str	r2, [r3, #16]
 800611e:	e05f      	b.n	80061e0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006120:	897b      	ldrh	r3, [r7, #10]
 8006122:	11db      	asrs	r3, r3, #7
 8006124:	b2db      	uxtb	r3, r3
 8006126:	f003 0306 	and.w	r3, r3, #6
 800612a:	b2db      	uxtb	r3, r3
 800612c:	f063 030f 	orn	r3, r3, #15
 8006130:	b2da      	uxtb	r2, r3
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	687a      	ldr	r2, [r7, #4]
 800613c:	4930      	ldr	r1, [pc, #192]	; (8006200 <I2C_MasterRequestRead+0x194>)
 800613e:	68f8      	ldr	r0, [r7, #12]
 8006140:	f000 f8b9 	bl	80062b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d001      	beq.n	800614e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e054      	b.n	80061f8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800614e:	897b      	ldrh	r3, [r7, #10]
 8006150:	b2da      	uxtb	r2, r3
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	687a      	ldr	r2, [r7, #4]
 800615c:	4929      	ldr	r1, [pc, #164]	; (8006204 <I2C_MasterRequestRead+0x198>)
 800615e:	68f8      	ldr	r0, [r7, #12]
 8006160:	f000 f8a9 	bl	80062b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	d001      	beq.n	800616e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	e044      	b.n	80061f8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800616e:	2300      	movs	r3, #0
 8006170:	613b      	str	r3, [r7, #16]
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	695b      	ldr	r3, [r3, #20]
 8006178:	613b      	str	r3, [r7, #16]
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	699b      	ldr	r3, [r3, #24]
 8006180:	613b      	str	r3, [r7, #16]
 8006182:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006192:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	9300      	str	r3, [sp, #0]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f000 f831 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 80061a6:	4603      	mov	r3, r0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d00d      	beq.n	80061c8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061ba:	d103      	bne.n	80061c4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80061c2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80061c4:	2303      	movs	r3, #3
 80061c6:	e017      	b.n	80061f8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80061c8:	897b      	ldrh	r3, [r7, #10]
 80061ca:	11db      	asrs	r3, r3, #7
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	f003 0306 	and.w	r3, r3, #6
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	f063 030e 	orn	r3, r3, #14
 80061d8:	b2da      	uxtb	r2, r3
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	687a      	ldr	r2, [r7, #4]
 80061e4:	4907      	ldr	r1, [pc, #28]	; (8006204 <I2C_MasterRequestRead+0x198>)
 80061e6:	68f8      	ldr	r0, [r7, #12]
 80061e8:	f000 f865 	bl	80062b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061ec:	4603      	mov	r3, r0
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d001      	beq.n	80061f6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80061f2:	2301      	movs	r3, #1
 80061f4:	e000      	b.n	80061f8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80061f6:	2300      	movs	r3, #0
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3718      	adds	r7, #24
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}
 8006200:	00010008 	.word	0x00010008
 8006204:	00010002 	.word	0x00010002

08006208 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b084      	sub	sp, #16
 800620c:	af00      	add	r7, sp, #0
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	60b9      	str	r1, [r7, #8]
 8006212:	603b      	str	r3, [r7, #0]
 8006214:	4613      	mov	r3, r2
 8006216:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006218:	e025      	b.n	8006266 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006220:	d021      	beq.n	8006266 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006222:	f7fc ff8f 	bl	8003144 <HAL_GetTick>
 8006226:	4602      	mov	r2, r0
 8006228:	69bb      	ldr	r3, [r7, #24]
 800622a:	1ad3      	subs	r3, r2, r3
 800622c:	683a      	ldr	r2, [r7, #0]
 800622e:	429a      	cmp	r2, r3
 8006230:	d302      	bcc.n	8006238 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d116      	bne.n	8006266 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2200      	movs	r2, #0
 800623c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2220      	movs	r2, #32
 8006242:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2200      	movs	r2, #0
 800624a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006252:	f043 0220 	orr.w	r2, r3, #32
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2200      	movs	r2, #0
 800625e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	e023      	b.n	80062ae <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	0c1b      	lsrs	r3, r3, #16
 800626a:	b2db      	uxtb	r3, r3
 800626c:	2b01      	cmp	r3, #1
 800626e:	d10d      	bne.n	800628c <I2C_WaitOnFlagUntilTimeout+0x84>
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	695b      	ldr	r3, [r3, #20]
 8006276:	43da      	mvns	r2, r3
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	4013      	ands	r3, r2
 800627c:	b29b      	uxth	r3, r3
 800627e:	2b00      	cmp	r3, #0
 8006280:	bf0c      	ite	eq
 8006282:	2301      	moveq	r3, #1
 8006284:	2300      	movne	r3, #0
 8006286:	b2db      	uxtb	r3, r3
 8006288:	461a      	mov	r2, r3
 800628a:	e00c      	b.n	80062a6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	699b      	ldr	r3, [r3, #24]
 8006292:	43da      	mvns	r2, r3
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	4013      	ands	r3, r2
 8006298:	b29b      	uxth	r3, r3
 800629a:	2b00      	cmp	r3, #0
 800629c:	bf0c      	ite	eq
 800629e:	2301      	moveq	r3, #1
 80062a0:	2300      	movne	r3, #0
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	461a      	mov	r2, r3
 80062a6:	79fb      	ldrb	r3, [r7, #7]
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d0b6      	beq.n	800621a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80062ac:	2300      	movs	r3, #0
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3710      	adds	r7, #16
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}

080062b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80062b6:	b580      	push	{r7, lr}
 80062b8:	b084      	sub	sp, #16
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	60f8      	str	r0, [r7, #12]
 80062be:	60b9      	str	r1, [r7, #8]
 80062c0:	607a      	str	r2, [r7, #4]
 80062c2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80062c4:	e051      	b.n	800636a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	695b      	ldr	r3, [r3, #20]
 80062cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062d4:	d123      	bne.n	800631e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062e4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80062ee:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2200      	movs	r2, #0
 80062f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2220      	movs	r2, #32
 80062fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2200      	movs	r2, #0
 8006302:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800630a:	f043 0204 	orr.w	r2, r3, #4
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2200      	movs	r2, #0
 8006316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e046      	b.n	80063ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006324:	d021      	beq.n	800636a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006326:	f7fc ff0d 	bl	8003144 <HAL_GetTick>
 800632a:	4602      	mov	r2, r0
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	1ad3      	subs	r3, r2, r3
 8006330:	687a      	ldr	r2, [r7, #4]
 8006332:	429a      	cmp	r2, r3
 8006334:	d302      	bcc.n	800633c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d116      	bne.n	800636a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2200      	movs	r2, #0
 8006340:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2220      	movs	r2, #32
 8006346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006356:	f043 0220 	orr.w	r2, r3, #32
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2200      	movs	r2, #0
 8006362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	e020      	b.n	80063ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	0c1b      	lsrs	r3, r3, #16
 800636e:	b2db      	uxtb	r3, r3
 8006370:	2b01      	cmp	r3, #1
 8006372:	d10c      	bne.n	800638e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	695b      	ldr	r3, [r3, #20]
 800637a:	43da      	mvns	r2, r3
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	4013      	ands	r3, r2
 8006380:	b29b      	uxth	r3, r3
 8006382:	2b00      	cmp	r3, #0
 8006384:	bf14      	ite	ne
 8006386:	2301      	movne	r3, #1
 8006388:	2300      	moveq	r3, #0
 800638a:	b2db      	uxtb	r3, r3
 800638c:	e00b      	b.n	80063a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	699b      	ldr	r3, [r3, #24]
 8006394:	43da      	mvns	r2, r3
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	4013      	ands	r3, r2
 800639a:	b29b      	uxth	r3, r3
 800639c:	2b00      	cmp	r3, #0
 800639e:	bf14      	ite	ne
 80063a0:	2301      	movne	r3, #1
 80063a2:	2300      	moveq	r3, #0
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d18d      	bne.n	80062c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80063aa:	2300      	movs	r3, #0
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3710      	adds	r7, #16
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}

080063b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b084      	sub	sp, #16
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80063c0:	e02d      	b.n	800641e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80063c2:	68f8      	ldr	r0, [r7, #12]
 80063c4:	f000 f8ce 	bl	8006564 <I2C_IsAcknowledgeFailed>
 80063c8:	4603      	mov	r3, r0
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d001      	beq.n	80063d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	e02d      	b.n	800642e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80063d8:	d021      	beq.n	800641e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063da:	f7fc feb3 	bl	8003144 <HAL_GetTick>
 80063de:	4602      	mov	r2, r0
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	1ad3      	subs	r3, r2, r3
 80063e4:	68ba      	ldr	r2, [r7, #8]
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d302      	bcc.n	80063f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d116      	bne.n	800641e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2200      	movs	r2, #0
 80063f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2220      	movs	r2, #32
 80063fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2200      	movs	r2, #0
 8006402:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800640a:	f043 0220 	orr.w	r2, r3, #32
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2200      	movs	r2, #0
 8006416:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	e007      	b.n	800642e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	695b      	ldr	r3, [r3, #20]
 8006424:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006428:	2b80      	cmp	r3, #128	; 0x80
 800642a:	d1ca      	bne.n	80063c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800642c:	2300      	movs	r3, #0
}
 800642e:	4618      	mov	r0, r3
 8006430:	3710      	adds	r7, #16
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}

08006436 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006436:	b580      	push	{r7, lr}
 8006438:	b084      	sub	sp, #16
 800643a:	af00      	add	r7, sp, #0
 800643c:	60f8      	str	r0, [r7, #12]
 800643e:	60b9      	str	r1, [r7, #8]
 8006440:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006442:	e02d      	b.n	80064a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006444:	68f8      	ldr	r0, [r7, #12]
 8006446:	f000 f88d 	bl	8006564 <I2C_IsAcknowledgeFailed>
 800644a:	4603      	mov	r3, r0
 800644c:	2b00      	cmp	r3, #0
 800644e:	d001      	beq.n	8006454 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e02d      	b.n	80064b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800645a:	d021      	beq.n	80064a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800645c:	f7fc fe72 	bl	8003144 <HAL_GetTick>
 8006460:	4602      	mov	r2, r0
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	1ad3      	subs	r3, r2, r3
 8006466:	68ba      	ldr	r2, [r7, #8]
 8006468:	429a      	cmp	r2, r3
 800646a:	d302      	bcc.n	8006472 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d116      	bne.n	80064a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2200      	movs	r2, #0
 8006476:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2220      	movs	r2, #32
 800647c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2200      	movs	r2, #0
 8006484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800648c:	f043 0220 	orr.w	r2, r3, #32
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2200      	movs	r2, #0
 8006498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800649c:	2301      	movs	r3, #1
 800649e:	e007      	b.n	80064b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	695b      	ldr	r3, [r3, #20]
 80064a6:	f003 0304 	and.w	r3, r3, #4
 80064aa:	2b04      	cmp	r3, #4
 80064ac:	d1ca      	bne.n	8006444 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80064ae:	2300      	movs	r3, #0
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3710      	adds	r7, #16
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
 80064be:	60f8      	str	r0, [r7, #12]
 80064c0:	60b9      	str	r1, [r7, #8]
 80064c2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80064c4:	e042      	b.n	800654c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	695b      	ldr	r3, [r3, #20]
 80064cc:	f003 0310 	and.w	r3, r3, #16
 80064d0:	2b10      	cmp	r3, #16
 80064d2:	d119      	bne.n	8006508 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f06f 0210 	mvn.w	r2, #16
 80064dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2200      	movs	r2, #0
 80064e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2220      	movs	r2, #32
 80064e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2200      	movs	r2, #0
 80064f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	e029      	b.n	800655c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006508:	f7fc fe1c 	bl	8003144 <HAL_GetTick>
 800650c:	4602      	mov	r2, r0
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	1ad3      	subs	r3, r2, r3
 8006512:	68ba      	ldr	r2, [r7, #8]
 8006514:	429a      	cmp	r2, r3
 8006516:	d302      	bcc.n	800651e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d116      	bne.n	800654c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2200      	movs	r2, #0
 8006522:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2220      	movs	r2, #32
 8006528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2200      	movs	r2, #0
 8006530:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006538:	f043 0220 	orr.w	r2, r3, #32
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2200      	movs	r2, #0
 8006544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	e007      	b.n	800655c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006556:	2b40      	cmp	r3, #64	; 0x40
 8006558:	d1b5      	bne.n	80064c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800655a:	2300      	movs	r3, #0
}
 800655c:	4618      	mov	r0, r3
 800655e:	3710      	adds	r7, #16
 8006560:	46bd      	mov	sp, r7
 8006562:	bd80      	pop	{r7, pc}

08006564 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006564:	b480      	push	{r7}
 8006566:	b083      	sub	sp, #12
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	695b      	ldr	r3, [r3, #20]
 8006572:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006576:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800657a:	d11b      	bne.n	80065b4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006584:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2200      	movs	r2, #0
 800658a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2220      	movs	r2, #32
 8006590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a0:	f043 0204 	orr.w	r2, r3, #4
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	e000      	b.n	80065b6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80065b4:	2300      	movs	r3, #0
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	370c      	adds	r7, #12
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr

080065c2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80065c2:	b480      	push	{r7}
 80065c4:	b083      	sub	sp, #12
 80065c6:	af00      	add	r7, sp, #0
 80065c8:	6078      	str	r0, [r7, #4]
 80065ca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065d2:	b2db      	uxtb	r3, r3
 80065d4:	2b20      	cmp	r3, #32
 80065d6:	d129      	bne.n	800662c <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2224      	movs	r2, #36	; 0x24
 80065dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f022 0201 	bic.w	r2, r2, #1
 80065ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f022 0210 	bic.w	r2, r2, #16
 80065fe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	683a      	ldr	r2, [r7, #0]
 800660c:	430a      	orrs	r2, r1
 800660e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f042 0201 	orr.w	r2, r2, #1
 800661e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2220      	movs	r2, #32
 8006624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006628:	2300      	movs	r3, #0
 800662a:	e000      	b.n	800662e <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800662c:	2302      	movs	r3, #2
  }
}
 800662e:	4618      	mov	r0, r3
 8006630:	370c      	adds	r7, #12
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr

0800663a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800663a:	b480      	push	{r7}
 800663c:	b085      	sub	sp, #20
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
 8006642:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8006644:	2300      	movs	r3, #0
 8006646:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800664e:	b2db      	uxtb	r3, r3
 8006650:	2b20      	cmp	r3, #32
 8006652:	d12a      	bne.n	80066aa <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2224      	movs	r2, #36	; 0x24
 8006658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f022 0201 	bic.w	r2, r2, #1
 800666a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006672:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8006674:	89fb      	ldrh	r3, [r7, #14]
 8006676:	f023 030f 	bic.w	r3, r3, #15
 800667a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	b29a      	uxth	r2, r3
 8006680:	89fb      	ldrh	r3, [r7, #14]
 8006682:	4313      	orrs	r3, r2
 8006684:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	89fa      	ldrh	r2, [r7, #14]
 800668c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f042 0201 	orr.w	r2, r2, #1
 800669c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2220      	movs	r2, #32
 80066a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80066a6:	2300      	movs	r3, #0
 80066a8:	e000      	b.n	80066ac <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80066aa:	2302      	movs	r3, #2
  }
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3714      	adds	r7, #20
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr

080066b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b086      	sub	sp, #24
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d101      	bne.n	80066ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80066c6:	2301      	movs	r3, #1
 80066c8:	e267      	b.n	8006b9a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f003 0301 	and.w	r3, r3, #1
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d075      	beq.n	80067c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80066d6:	4b88      	ldr	r3, [pc, #544]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	f003 030c 	and.w	r3, r3, #12
 80066de:	2b04      	cmp	r3, #4
 80066e0:	d00c      	beq.n	80066fc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80066e2:	4b85      	ldr	r3, [pc, #532]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80066ea:	2b08      	cmp	r3, #8
 80066ec:	d112      	bne.n	8006714 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80066ee:	4b82      	ldr	r3, [pc, #520]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80066f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80066fa:	d10b      	bne.n	8006714 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066fc:	4b7e      	ldr	r3, [pc, #504]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006704:	2b00      	cmp	r3, #0
 8006706:	d05b      	beq.n	80067c0 <HAL_RCC_OscConfig+0x108>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d157      	bne.n	80067c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006710:	2301      	movs	r3, #1
 8006712:	e242      	b.n	8006b9a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800671c:	d106      	bne.n	800672c <HAL_RCC_OscConfig+0x74>
 800671e:	4b76      	ldr	r3, [pc, #472]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a75      	ldr	r2, [pc, #468]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 8006724:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006728:	6013      	str	r3, [r2, #0]
 800672a:	e01d      	b.n	8006768 <HAL_RCC_OscConfig+0xb0>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006734:	d10c      	bne.n	8006750 <HAL_RCC_OscConfig+0x98>
 8006736:	4b70      	ldr	r3, [pc, #448]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a6f      	ldr	r2, [pc, #444]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 800673c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006740:	6013      	str	r3, [r2, #0]
 8006742:	4b6d      	ldr	r3, [pc, #436]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a6c      	ldr	r2, [pc, #432]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 8006748:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800674c:	6013      	str	r3, [r2, #0]
 800674e:	e00b      	b.n	8006768 <HAL_RCC_OscConfig+0xb0>
 8006750:	4b69      	ldr	r3, [pc, #420]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a68      	ldr	r2, [pc, #416]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 8006756:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800675a:	6013      	str	r3, [r2, #0]
 800675c:	4b66      	ldr	r3, [pc, #408]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a65      	ldr	r2, [pc, #404]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 8006762:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006766:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d013      	beq.n	8006798 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006770:	f7fc fce8 	bl	8003144 <HAL_GetTick>
 8006774:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006776:	e008      	b.n	800678a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006778:	f7fc fce4 	bl	8003144 <HAL_GetTick>
 800677c:	4602      	mov	r2, r0
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	1ad3      	subs	r3, r2, r3
 8006782:	2b64      	cmp	r3, #100	; 0x64
 8006784:	d901      	bls.n	800678a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006786:	2303      	movs	r3, #3
 8006788:	e207      	b.n	8006b9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800678a:	4b5b      	ldr	r3, [pc, #364]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006792:	2b00      	cmp	r3, #0
 8006794:	d0f0      	beq.n	8006778 <HAL_RCC_OscConfig+0xc0>
 8006796:	e014      	b.n	80067c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006798:	f7fc fcd4 	bl	8003144 <HAL_GetTick>
 800679c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800679e:	e008      	b.n	80067b2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80067a0:	f7fc fcd0 	bl	8003144 <HAL_GetTick>
 80067a4:	4602      	mov	r2, r0
 80067a6:	693b      	ldr	r3, [r7, #16]
 80067a8:	1ad3      	subs	r3, r2, r3
 80067aa:	2b64      	cmp	r3, #100	; 0x64
 80067ac:	d901      	bls.n	80067b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80067ae:	2303      	movs	r3, #3
 80067b0:	e1f3      	b.n	8006b9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067b2:	4b51      	ldr	r3, [pc, #324]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d1f0      	bne.n	80067a0 <HAL_RCC_OscConfig+0xe8>
 80067be:	e000      	b.n	80067c2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f003 0302 	and.w	r3, r3, #2
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d063      	beq.n	8006896 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80067ce:	4b4a      	ldr	r3, [pc, #296]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	f003 030c 	and.w	r3, r3, #12
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d00b      	beq.n	80067f2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80067da:	4b47      	ldr	r3, [pc, #284]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80067e2:	2b08      	cmp	r3, #8
 80067e4:	d11c      	bne.n	8006820 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80067e6:	4b44      	ldr	r3, [pc, #272]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d116      	bne.n	8006820 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067f2:	4b41      	ldr	r3, [pc, #260]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 0302 	and.w	r3, r3, #2
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d005      	beq.n	800680a <HAL_RCC_OscConfig+0x152>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	68db      	ldr	r3, [r3, #12]
 8006802:	2b01      	cmp	r3, #1
 8006804:	d001      	beq.n	800680a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006806:	2301      	movs	r3, #1
 8006808:	e1c7      	b.n	8006b9a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800680a:	4b3b      	ldr	r3, [pc, #236]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	691b      	ldr	r3, [r3, #16]
 8006816:	00db      	lsls	r3, r3, #3
 8006818:	4937      	ldr	r1, [pc, #220]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 800681a:	4313      	orrs	r3, r2
 800681c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800681e:	e03a      	b.n	8006896 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	68db      	ldr	r3, [r3, #12]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d020      	beq.n	800686a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006828:	4b34      	ldr	r3, [pc, #208]	; (80068fc <HAL_RCC_OscConfig+0x244>)
 800682a:	2201      	movs	r2, #1
 800682c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800682e:	f7fc fc89 	bl	8003144 <HAL_GetTick>
 8006832:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006834:	e008      	b.n	8006848 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006836:	f7fc fc85 	bl	8003144 <HAL_GetTick>
 800683a:	4602      	mov	r2, r0
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	1ad3      	subs	r3, r2, r3
 8006840:	2b02      	cmp	r3, #2
 8006842:	d901      	bls.n	8006848 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006844:	2303      	movs	r3, #3
 8006846:	e1a8      	b.n	8006b9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006848:	4b2b      	ldr	r3, [pc, #172]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f003 0302 	and.w	r3, r3, #2
 8006850:	2b00      	cmp	r3, #0
 8006852:	d0f0      	beq.n	8006836 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006854:	4b28      	ldr	r3, [pc, #160]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	691b      	ldr	r3, [r3, #16]
 8006860:	00db      	lsls	r3, r3, #3
 8006862:	4925      	ldr	r1, [pc, #148]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 8006864:	4313      	orrs	r3, r2
 8006866:	600b      	str	r3, [r1, #0]
 8006868:	e015      	b.n	8006896 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800686a:	4b24      	ldr	r3, [pc, #144]	; (80068fc <HAL_RCC_OscConfig+0x244>)
 800686c:	2200      	movs	r2, #0
 800686e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006870:	f7fc fc68 	bl	8003144 <HAL_GetTick>
 8006874:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006876:	e008      	b.n	800688a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006878:	f7fc fc64 	bl	8003144 <HAL_GetTick>
 800687c:	4602      	mov	r2, r0
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	1ad3      	subs	r3, r2, r3
 8006882:	2b02      	cmp	r3, #2
 8006884:	d901      	bls.n	800688a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006886:	2303      	movs	r3, #3
 8006888:	e187      	b.n	8006b9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800688a:	4b1b      	ldr	r3, [pc, #108]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f003 0302 	and.w	r3, r3, #2
 8006892:	2b00      	cmp	r3, #0
 8006894:	d1f0      	bne.n	8006878 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f003 0308 	and.w	r3, r3, #8
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d036      	beq.n	8006910 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	695b      	ldr	r3, [r3, #20]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d016      	beq.n	80068d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80068aa:	4b15      	ldr	r3, [pc, #84]	; (8006900 <HAL_RCC_OscConfig+0x248>)
 80068ac:	2201      	movs	r2, #1
 80068ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068b0:	f7fc fc48 	bl	8003144 <HAL_GetTick>
 80068b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068b6:	e008      	b.n	80068ca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80068b8:	f7fc fc44 	bl	8003144 <HAL_GetTick>
 80068bc:	4602      	mov	r2, r0
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	1ad3      	subs	r3, r2, r3
 80068c2:	2b02      	cmp	r3, #2
 80068c4:	d901      	bls.n	80068ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80068c6:	2303      	movs	r3, #3
 80068c8:	e167      	b.n	8006b9a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068ca:	4b0b      	ldr	r3, [pc, #44]	; (80068f8 <HAL_RCC_OscConfig+0x240>)
 80068cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068ce:	f003 0302 	and.w	r3, r3, #2
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d0f0      	beq.n	80068b8 <HAL_RCC_OscConfig+0x200>
 80068d6:	e01b      	b.n	8006910 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80068d8:	4b09      	ldr	r3, [pc, #36]	; (8006900 <HAL_RCC_OscConfig+0x248>)
 80068da:	2200      	movs	r2, #0
 80068dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068de:	f7fc fc31 	bl	8003144 <HAL_GetTick>
 80068e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80068e4:	e00e      	b.n	8006904 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80068e6:	f7fc fc2d 	bl	8003144 <HAL_GetTick>
 80068ea:	4602      	mov	r2, r0
 80068ec:	693b      	ldr	r3, [r7, #16]
 80068ee:	1ad3      	subs	r3, r2, r3
 80068f0:	2b02      	cmp	r3, #2
 80068f2:	d907      	bls.n	8006904 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80068f4:	2303      	movs	r3, #3
 80068f6:	e150      	b.n	8006b9a <HAL_RCC_OscConfig+0x4e2>
 80068f8:	40023800 	.word	0x40023800
 80068fc:	42470000 	.word	0x42470000
 8006900:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006904:	4b88      	ldr	r3, [pc, #544]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 8006906:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006908:	f003 0302 	and.w	r3, r3, #2
 800690c:	2b00      	cmp	r3, #0
 800690e:	d1ea      	bne.n	80068e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 0304 	and.w	r3, r3, #4
 8006918:	2b00      	cmp	r3, #0
 800691a:	f000 8097 	beq.w	8006a4c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800691e:	2300      	movs	r3, #0
 8006920:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006922:	4b81      	ldr	r3, [pc, #516]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 8006924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800692a:	2b00      	cmp	r3, #0
 800692c:	d10f      	bne.n	800694e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800692e:	2300      	movs	r3, #0
 8006930:	60bb      	str	r3, [r7, #8]
 8006932:	4b7d      	ldr	r3, [pc, #500]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 8006934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006936:	4a7c      	ldr	r2, [pc, #496]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 8006938:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800693c:	6413      	str	r3, [r2, #64]	; 0x40
 800693e:	4b7a      	ldr	r3, [pc, #488]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 8006940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006946:	60bb      	str	r3, [r7, #8]
 8006948:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800694a:	2301      	movs	r3, #1
 800694c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800694e:	4b77      	ldr	r3, [pc, #476]	; (8006b2c <HAL_RCC_OscConfig+0x474>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006956:	2b00      	cmp	r3, #0
 8006958:	d118      	bne.n	800698c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800695a:	4b74      	ldr	r3, [pc, #464]	; (8006b2c <HAL_RCC_OscConfig+0x474>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a73      	ldr	r2, [pc, #460]	; (8006b2c <HAL_RCC_OscConfig+0x474>)
 8006960:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006964:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006966:	f7fc fbed 	bl	8003144 <HAL_GetTick>
 800696a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800696c:	e008      	b.n	8006980 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800696e:	f7fc fbe9 	bl	8003144 <HAL_GetTick>
 8006972:	4602      	mov	r2, r0
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	1ad3      	subs	r3, r2, r3
 8006978:	2b02      	cmp	r3, #2
 800697a:	d901      	bls.n	8006980 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800697c:	2303      	movs	r3, #3
 800697e:	e10c      	b.n	8006b9a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006980:	4b6a      	ldr	r3, [pc, #424]	; (8006b2c <HAL_RCC_OscConfig+0x474>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006988:	2b00      	cmp	r3, #0
 800698a:	d0f0      	beq.n	800696e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	2b01      	cmp	r3, #1
 8006992:	d106      	bne.n	80069a2 <HAL_RCC_OscConfig+0x2ea>
 8006994:	4b64      	ldr	r3, [pc, #400]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 8006996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006998:	4a63      	ldr	r2, [pc, #396]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 800699a:	f043 0301 	orr.w	r3, r3, #1
 800699e:	6713      	str	r3, [r2, #112]	; 0x70
 80069a0:	e01c      	b.n	80069dc <HAL_RCC_OscConfig+0x324>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	2b05      	cmp	r3, #5
 80069a8:	d10c      	bne.n	80069c4 <HAL_RCC_OscConfig+0x30c>
 80069aa:	4b5f      	ldr	r3, [pc, #380]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 80069ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069ae:	4a5e      	ldr	r2, [pc, #376]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 80069b0:	f043 0304 	orr.w	r3, r3, #4
 80069b4:	6713      	str	r3, [r2, #112]	; 0x70
 80069b6:	4b5c      	ldr	r3, [pc, #368]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 80069b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069ba:	4a5b      	ldr	r2, [pc, #364]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 80069bc:	f043 0301 	orr.w	r3, r3, #1
 80069c0:	6713      	str	r3, [r2, #112]	; 0x70
 80069c2:	e00b      	b.n	80069dc <HAL_RCC_OscConfig+0x324>
 80069c4:	4b58      	ldr	r3, [pc, #352]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 80069c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069c8:	4a57      	ldr	r2, [pc, #348]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 80069ca:	f023 0301 	bic.w	r3, r3, #1
 80069ce:	6713      	str	r3, [r2, #112]	; 0x70
 80069d0:	4b55      	ldr	r3, [pc, #340]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 80069d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069d4:	4a54      	ldr	r2, [pc, #336]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 80069d6:	f023 0304 	bic.w	r3, r3, #4
 80069da:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d015      	beq.n	8006a10 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069e4:	f7fc fbae 	bl	8003144 <HAL_GetTick>
 80069e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069ea:	e00a      	b.n	8006a02 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80069ec:	f7fc fbaa 	bl	8003144 <HAL_GetTick>
 80069f0:	4602      	mov	r2, r0
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	1ad3      	subs	r3, r2, r3
 80069f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d901      	bls.n	8006a02 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80069fe:	2303      	movs	r3, #3
 8006a00:	e0cb      	b.n	8006b9a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a02:	4b49      	ldr	r3, [pc, #292]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 8006a04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a06:	f003 0302 	and.w	r3, r3, #2
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d0ee      	beq.n	80069ec <HAL_RCC_OscConfig+0x334>
 8006a0e:	e014      	b.n	8006a3a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a10:	f7fc fb98 	bl	8003144 <HAL_GetTick>
 8006a14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a16:	e00a      	b.n	8006a2e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a18:	f7fc fb94 	bl	8003144 <HAL_GetTick>
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	1ad3      	subs	r3, r2, r3
 8006a22:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d901      	bls.n	8006a2e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006a2a:	2303      	movs	r3, #3
 8006a2c:	e0b5      	b.n	8006b9a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a2e:	4b3e      	ldr	r3, [pc, #248]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 8006a30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a32:	f003 0302 	and.w	r3, r3, #2
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d1ee      	bne.n	8006a18 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006a3a:	7dfb      	ldrb	r3, [r7, #23]
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d105      	bne.n	8006a4c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a40:	4b39      	ldr	r3, [pc, #228]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 8006a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a44:	4a38      	ldr	r2, [pc, #224]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 8006a46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a4a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	699b      	ldr	r3, [r3, #24]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	f000 80a1 	beq.w	8006b98 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006a56:	4b34      	ldr	r3, [pc, #208]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	f003 030c 	and.w	r3, r3, #12
 8006a5e:	2b08      	cmp	r3, #8
 8006a60:	d05c      	beq.n	8006b1c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	699b      	ldr	r3, [r3, #24]
 8006a66:	2b02      	cmp	r3, #2
 8006a68:	d141      	bne.n	8006aee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a6a:	4b31      	ldr	r3, [pc, #196]	; (8006b30 <HAL_RCC_OscConfig+0x478>)
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a70:	f7fc fb68 	bl	8003144 <HAL_GetTick>
 8006a74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a76:	e008      	b.n	8006a8a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a78:	f7fc fb64 	bl	8003144 <HAL_GetTick>
 8006a7c:	4602      	mov	r2, r0
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	1ad3      	subs	r3, r2, r3
 8006a82:	2b02      	cmp	r3, #2
 8006a84:	d901      	bls.n	8006a8a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006a86:	2303      	movs	r3, #3
 8006a88:	e087      	b.n	8006b9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a8a:	4b27      	ldr	r3, [pc, #156]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d1f0      	bne.n	8006a78 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	69da      	ldr	r2, [r3, #28]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6a1b      	ldr	r3, [r3, #32]
 8006a9e:	431a      	orrs	r2, r3
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aa4:	019b      	lsls	r3, r3, #6
 8006aa6:	431a      	orrs	r2, r3
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aac:	085b      	lsrs	r3, r3, #1
 8006aae:	3b01      	subs	r3, #1
 8006ab0:	041b      	lsls	r3, r3, #16
 8006ab2:	431a      	orrs	r2, r3
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ab8:	061b      	lsls	r3, r3, #24
 8006aba:	491b      	ldr	r1, [pc, #108]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 8006abc:	4313      	orrs	r3, r2
 8006abe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006ac0:	4b1b      	ldr	r3, [pc, #108]	; (8006b30 <HAL_RCC_OscConfig+0x478>)
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ac6:	f7fc fb3d 	bl	8003144 <HAL_GetTick>
 8006aca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006acc:	e008      	b.n	8006ae0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ace:	f7fc fb39 	bl	8003144 <HAL_GetTick>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	1ad3      	subs	r3, r2, r3
 8006ad8:	2b02      	cmp	r3, #2
 8006ada:	d901      	bls.n	8006ae0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006adc:	2303      	movs	r3, #3
 8006ade:	e05c      	b.n	8006b9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ae0:	4b11      	ldr	r3, [pc, #68]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d0f0      	beq.n	8006ace <HAL_RCC_OscConfig+0x416>
 8006aec:	e054      	b.n	8006b98 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006aee:	4b10      	ldr	r3, [pc, #64]	; (8006b30 <HAL_RCC_OscConfig+0x478>)
 8006af0:	2200      	movs	r2, #0
 8006af2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006af4:	f7fc fb26 	bl	8003144 <HAL_GetTick>
 8006af8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006afa:	e008      	b.n	8006b0e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006afc:	f7fc fb22 	bl	8003144 <HAL_GetTick>
 8006b00:	4602      	mov	r2, r0
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	1ad3      	subs	r3, r2, r3
 8006b06:	2b02      	cmp	r3, #2
 8006b08:	d901      	bls.n	8006b0e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006b0a:	2303      	movs	r3, #3
 8006b0c:	e045      	b.n	8006b9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b0e:	4b06      	ldr	r3, [pc, #24]	; (8006b28 <HAL_RCC_OscConfig+0x470>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d1f0      	bne.n	8006afc <HAL_RCC_OscConfig+0x444>
 8006b1a:	e03d      	b.n	8006b98 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	699b      	ldr	r3, [r3, #24]
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d107      	bne.n	8006b34 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	e038      	b.n	8006b9a <HAL_RCC_OscConfig+0x4e2>
 8006b28:	40023800 	.word	0x40023800
 8006b2c:	40007000 	.word	0x40007000
 8006b30:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006b34:	4b1b      	ldr	r3, [pc, #108]	; (8006ba4 <HAL_RCC_OscConfig+0x4ec>)
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	699b      	ldr	r3, [r3, #24]
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	d028      	beq.n	8006b94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	d121      	bne.n	8006b94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	d11a      	bne.n	8006b94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006b5e:	68fa      	ldr	r2, [r7, #12]
 8006b60:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006b64:	4013      	ands	r3, r2
 8006b66:	687a      	ldr	r2, [r7, #4]
 8006b68:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006b6a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d111      	bne.n	8006b94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b7a:	085b      	lsrs	r3, r3, #1
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d107      	bne.n	8006b94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b8e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d001      	beq.n	8006b98 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	e000      	b.n	8006b9a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006b98:	2300      	movs	r3, #0
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3718      	adds	r7, #24
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop
 8006ba4:	40023800 	.word	0x40023800

08006ba8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d101      	bne.n	8006bbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e0cc      	b.n	8006d56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006bbc:	4b68      	ldr	r3, [pc, #416]	; (8006d60 <HAL_RCC_ClockConfig+0x1b8>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f003 030f 	and.w	r3, r3, #15
 8006bc4:	683a      	ldr	r2, [r7, #0]
 8006bc6:	429a      	cmp	r2, r3
 8006bc8:	d90c      	bls.n	8006be4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bca:	4b65      	ldr	r3, [pc, #404]	; (8006d60 <HAL_RCC_ClockConfig+0x1b8>)
 8006bcc:	683a      	ldr	r2, [r7, #0]
 8006bce:	b2d2      	uxtb	r2, r2
 8006bd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bd2:	4b63      	ldr	r3, [pc, #396]	; (8006d60 <HAL_RCC_ClockConfig+0x1b8>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f003 030f 	and.w	r3, r3, #15
 8006bda:	683a      	ldr	r2, [r7, #0]
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d001      	beq.n	8006be4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	e0b8      	b.n	8006d56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f003 0302 	and.w	r3, r3, #2
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d020      	beq.n	8006c32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f003 0304 	and.w	r3, r3, #4
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d005      	beq.n	8006c08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006bfc:	4b59      	ldr	r3, [pc, #356]	; (8006d64 <HAL_RCC_ClockConfig+0x1bc>)
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	4a58      	ldr	r2, [pc, #352]	; (8006d64 <HAL_RCC_ClockConfig+0x1bc>)
 8006c02:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006c06:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 0308 	and.w	r3, r3, #8
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d005      	beq.n	8006c20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006c14:	4b53      	ldr	r3, [pc, #332]	; (8006d64 <HAL_RCC_ClockConfig+0x1bc>)
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	4a52      	ldr	r2, [pc, #328]	; (8006d64 <HAL_RCC_ClockConfig+0x1bc>)
 8006c1a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006c1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c20:	4b50      	ldr	r3, [pc, #320]	; (8006d64 <HAL_RCC_ClockConfig+0x1bc>)
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	689b      	ldr	r3, [r3, #8]
 8006c2c:	494d      	ldr	r1, [pc, #308]	; (8006d64 <HAL_RCC_ClockConfig+0x1bc>)
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f003 0301 	and.w	r3, r3, #1
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d044      	beq.n	8006cc8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	d107      	bne.n	8006c56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c46:	4b47      	ldr	r3, [pc, #284]	; (8006d64 <HAL_RCC_ClockConfig+0x1bc>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d119      	bne.n	8006c86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c52:	2301      	movs	r3, #1
 8006c54:	e07f      	b.n	8006d56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	2b02      	cmp	r3, #2
 8006c5c:	d003      	beq.n	8006c66 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006c62:	2b03      	cmp	r3, #3
 8006c64:	d107      	bne.n	8006c76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c66:	4b3f      	ldr	r3, [pc, #252]	; (8006d64 <HAL_RCC_ClockConfig+0x1bc>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d109      	bne.n	8006c86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c72:	2301      	movs	r3, #1
 8006c74:	e06f      	b.n	8006d56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c76:	4b3b      	ldr	r3, [pc, #236]	; (8006d64 <HAL_RCC_ClockConfig+0x1bc>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f003 0302 	and.w	r3, r3, #2
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d101      	bne.n	8006c86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e067      	b.n	8006d56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c86:	4b37      	ldr	r3, [pc, #220]	; (8006d64 <HAL_RCC_ClockConfig+0x1bc>)
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	f023 0203 	bic.w	r2, r3, #3
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	4934      	ldr	r1, [pc, #208]	; (8006d64 <HAL_RCC_ClockConfig+0x1bc>)
 8006c94:	4313      	orrs	r3, r2
 8006c96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c98:	f7fc fa54 	bl	8003144 <HAL_GetTick>
 8006c9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c9e:	e00a      	b.n	8006cb6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ca0:	f7fc fa50 	bl	8003144 <HAL_GetTick>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	1ad3      	subs	r3, r2, r3
 8006caa:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d901      	bls.n	8006cb6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006cb2:	2303      	movs	r3, #3
 8006cb4:	e04f      	b.n	8006d56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cb6:	4b2b      	ldr	r3, [pc, #172]	; (8006d64 <HAL_RCC_ClockConfig+0x1bc>)
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	f003 020c 	and.w	r2, r3, #12
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	685b      	ldr	r3, [r3, #4]
 8006cc2:	009b      	lsls	r3, r3, #2
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d1eb      	bne.n	8006ca0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006cc8:	4b25      	ldr	r3, [pc, #148]	; (8006d60 <HAL_RCC_ClockConfig+0x1b8>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f003 030f 	and.w	r3, r3, #15
 8006cd0:	683a      	ldr	r2, [r7, #0]
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d20c      	bcs.n	8006cf0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cd6:	4b22      	ldr	r3, [pc, #136]	; (8006d60 <HAL_RCC_ClockConfig+0x1b8>)
 8006cd8:	683a      	ldr	r2, [r7, #0]
 8006cda:	b2d2      	uxtb	r2, r2
 8006cdc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cde:	4b20      	ldr	r3, [pc, #128]	; (8006d60 <HAL_RCC_ClockConfig+0x1b8>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f003 030f 	and.w	r3, r3, #15
 8006ce6:	683a      	ldr	r2, [r7, #0]
 8006ce8:	429a      	cmp	r2, r3
 8006cea:	d001      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006cec:	2301      	movs	r3, #1
 8006cee:	e032      	b.n	8006d56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 0304 	and.w	r3, r3, #4
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d008      	beq.n	8006d0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006cfc:	4b19      	ldr	r3, [pc, #100]	; (8006d64 <HAL_RCC_ClockConfig+0x1bc>)
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	68db      	ldr	r3, [r3, #12]
 8006d08:	4916      	ldr	r1, [pc, #88]	; (8006d64 <HAL_RCC_ClockConfig+0x1bc>)
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f003 0308 	and.w	r3, r3, #8
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d009      	beq.n	8006d2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006d1a:	4b12      	ldr	r3, [pc, #72]	; (8006d64 <HAL_RCC_ClockConfig+0x1bc>)
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	691b      	ldr	r3, [r3, #16]
 8006d26:	00db      	lsls	r3, r3, #3
 8006d28:	490e      	ldr	r1, [pc, #56]	; (8006d64 <HAL_RCC_ClockConfig+0x1bc>)
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006d2e:	f000 f821 	bl	8006d74 <HAL_RCC_GetSysClockFreq>
 8006d32:	4602      	mov	r2, r0
 8006d34:	4b0b      	ldr	r3, [pc, #44]	; (8006d64 <HAL_RCC_ClockConfig+0x1bc>)
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	091b      	lsrs	r3, r3, #4
 8006d3a:	f003 030f 	and.w	r3, r3, #15
 8006d3e:	490a      	ldr	r1, [pc, #40]	; (8006d68 <HAL_RCC_ClockConfig+0x1c0>)
 8006d40:	5ccb      	ldrb	r3, [r1, r3]
 8006d42:	fa22 f303 	lsr.w	r3, r2, r3
 8006d46:	4a09      	ldr	r2, [pc, #36]	; (8006d6c <HAL_RCC_ClockConfig+0x1c4>)
 8006d48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006d4a:	4b09      	ldr	r3, [pc, #36]	; (8006d70 <HAL_RCC_ClockConfig+0x1c8>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f7fc f9b4 	bl	80030bc <HAL_InitTick>

  return HAL_OK;
 8006d54:	2300      	movs	r3, #0
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3710      	adds	r7, #16
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
 8006d5e:	bf00      	nop
 8006d60:	40023c00 	.word	0x40023c00
 8006d64:	40023800 	.word	0x40023800
 8006d68:	0800fbe4 	.word	0x0800fbe4
 8006d6c:	20000004 	.word	0x20000004
 8006d70:	20000008 	.word	0x20000008

08006d74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d78:	b094      	sub	sp, #80	; 0x50
 8006d7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	647b      	str	r3, [r7, #68]	; 0x44
 8006d80:	2300      	movs	r3, #0
 8006d82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d84:	2300      	movs	r3, #0
 8006d86:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006d88:	2300      	movs	r3, #0
 8006d8a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006d8c:	4b79      	ldr	r3, [pc, #484]	; (8006f74 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	f003 030c 	and.w	r3, r3, #12
 8006d94:	2b08      	cmp	r3, #8
 8006d96:	d00d      	beq.n	8006db4 <HAL_RCC_GetSysClockFreq+0x40>
 8006d98:	2b08      	cmp	r3, #8
 8006d9a:	f200 80e1 	bhi.w	8006f60 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d002      	beq.n	8006da8 <HAL_RCC_GetSysClockFreq+0x34>
 8006da2:	2b04      	cmp	r3, #4
 8006da4:	d003      	beq.n	8006dae <HAL_RCC_GetSysClockFreq+0x3a>
 8006da6:	e0db      	b.n	8006f60 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006da8:	4b73      	ldr	r3, [pc, #460]	; (8006f78 <HAL_RCC_GetSysClockFreq+0x204>)
 8006daa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006dac:	e0db      	b.n	8006f66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006dae:	4b73      	ldr	r3, [pc, #460]	; (8006f7c <HAL_RCC_GetSysClockFreq+0x208>)
 8006db0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006db2:	e0d8      	b.n	8006f66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006db4:	4b6f      	ldr	r3, [pc, #444]	; (8006f74 <HAL_RCC_GetSysClockFreq+0x200>)
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006dbc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006dbe:	4b6d      	ldr	r3, [pc, #436]	; (8006f74 <HAL_RCC_GetSysClockFreq+0x200>)
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d063      	beq.n	8006e92 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006dca:	4b6a      	ldr	r3, [pc, #424]	; (8006f74 <HAL_RCC_GetSysClockFreq+0x200>)
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	099b      	lsrs	r3, r3, #6
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	63bb      	str	r3, [r7, #56]	; 0x38
 8006dd4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006dd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ddc:	633b      	str	r3, [r7, #48]	; 0x30
 8006dde:	2300      	movs	r3, #0
 8006de0:	637b      	str	r3, [r7, #52]	; 0x34
 8006de2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006de6:	4622      	mov	r2, r4
 8006de8:	462b      	mov	r3, r5
 8006dea:	f04f 0000 	mov.w	r0, #0
 8006dee:	f04f 0100 	mov.w	r1, #0
 8006df2:	0159      	lsls	r1, r3, #5
 8006df4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006df8:	0150      	lsls	r0, r2, #5
 8006dfa:	4602      	mov	r2, r0
 8006dfc:	460b      	mov	r3, r1
 8006dfe:	4621      	mov	r1, r4
 8006e00:	1a51      	subs	r1, r2, r1
 8006e02:	6139      	str	r1, [r7, #16]
 8006e04:	4629      	mov	r1, r5
 8006e06:	eb63 0301 	sbc.w	r3, r3, r1
 8006e0a:	617b      	str	r3, [r7, #20]
 8006e0c:	f04f 0200 	mov.w	r2, #0
 8006e10:	f04f 0300 	mov.w	r3, #0
 8006e14:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006e18:	4659      	mov	r1, fp
 8006e1a:	018b      	lsls	r3, r1, #6
 8006e1c:	4651      	mov	r1, sl
 8006e1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006e22:	4651      	mov	r1, sl
 8006e24:	018a      	lsls	r2, r1, #6
 8006e26:	4651      	mov	r1, sl
 8006e28:	ebb2 0801 	subs.w	r8, r2, r1
 8006e2c:	4659      	mov	r1, fp
 8006e2e:	eb63 0901 	sbc.w	r9, r3, r1
 8006e32:	f04f 0200 	mov.w	r2, #0
 8006e36:	f04f 0300 	mov.w	r3, #0
 8006e3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006e3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006e42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006e46:	4690      	mov	r8, r2
 8006e48:	4699      	mov	r9, r3
 8006e4a:	4623      	mov	r3, r4
 8006e4c:	eb18 0303 	adds.w	r3, r8, r3
 8006e50:	60bb      	str	r3, [r7, #8]
 8006e52:	462b      	mov	r3, r5
 8006e54:	eb49 0303 	adc.w	r3, r9, r3
 8006e58:	60fb      	str	r3, [r7, #12]
 8006e5a:	f04f 0200 	mov.w	r2, #0
 8006e5e:	f04f 0300 	mov.w	r3, #0
 8006e62:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006e66:	4629      	mov	r1, r5
 8006e68:	024b      	lsls	r3, r1, #9
 8006e6a:	4621      	mov	r1, r4
 8006e6c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006e70:	4621      	mov	r1, r4
 8006e72:	024a      	lsls	r2, r1, #9
 8006e74:	4610      	mov	r0, r2
 8006e76:	4619      	mov	r1, r3
 8006e78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e7e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006e80:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e84:	f7f9 fa04 	bl	8000290 <__aeabi_uldivmod>
 8006e88:	4602      	mov	r2, r0
 8006e8a:	460b      	mov	r3, r1
 8006e8c:	4613      	mov	r3, r2
 8006e8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e90:	e058      	b.n	8006f44 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e92:	4b38      	ldr	r3, [pc, #224]	; (8006f74 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	099b      	lsrs	r3, r3, #6
 8006e98:	2200      	movs	r2, #0
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	4611      	mov	r1, r2
 8006e9e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006ea2:	623b      	str	r3, [r7, #32]
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	627b      	str	r3, [r7, #36]	; 0x24
 8006ea8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006eac:	4642      	mov	r2, r8
 8006eae:	464b      	mov	r3, r9
 8006eb0:	f04f 0000 	mov.w	r0, #0
 8006eb4:	f04f 0100 	mov.w	r1, #0
 8006eb8:	0159      	lsls	r1, r3, #5
 8006eba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006ebe:	0150      	lsls	r0, r2, #5
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	460b      	mov	r3, r1
 8006ec4:	4641      	mov	r1, r8
 8006ec6:	ebb2 0a01 	subs.w	sl, r2, r1
 8006eca:	4649      	mov	r1, r9
 8006ecc:	eb63 0b01 	sbc.w	fp, r3, r1
 8006ed0:	f04f 0200 	mov.w	r2, #0
 8006ed4:	f04f 0300 	mov.w	r3, #0
 8006ed8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006edc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006ee0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006ee4:	ebb2 040a 	subs.w	r4, r2, sl
 8006ee8:	eb63 050b 	sbc.w	r5, r3, fp
 8006eec:	f04f 0200 	mov.w	r2, #0
 8006ef0:	f04f 0300 	mov.w	r3, #0
 8006ef4:	00eb      	lsls	r3, r5, #3
 8006ef6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006efa:	00e2      	lsls	r2, r4, #3
 8006efc:	4614      	mov	r4, r2
 8006efe:	461d      	mov	r5, r3
 8006f00:	4643      	mov	r3, r8
 8006f02:	18e3      	adds	r3, r4, r3
 8006f04:	603b      	str	r3, [r7, #0]
 8006f06:	464b      	mov	r3, r9
 8006f08:	eb45 0303 	adc.w	r3, r5, r3
 8006f0c:	607b      	str	r3, [r7, #4]
 8006f0e:	f04f 0200 	mov.w	r2, #0
 8006f12:	f04f 0300 	mov.w	r3, #0
 8006f16:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006f1a:	4629      	mov	r1, r5
 8006f1c:	028b      	lsls	r3, r1, #10
 8006f1e:	4621      	mov	r1, r4
 8006f20:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006f24:	4621      	mov	r1, r4
 8006f26:	028a      	lsls	r2, r1, #10
 8006f28:	4610      	mov	r0, r2
 8006f2a:	4619      	mov	r1, r3
 8006f2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f2e:	2200      	movs	r2, #0
 8006f30:	61bb      	str	r3, [r7, #24]
 8006f32:	61fa      	str	r2, [r7, #28]
 8006f34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f38:	f7f9 f9aa 	bl	8000290 <__aeabi_uldivmod>
 8006f3c:	4602      	mov	r2, r0
 8006f3e:	460b      	mov	r3, r1
 8006f40:	4613      	mov	r3, r2
 8006f42:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006f44:	4b0b      	ldr	r3, [pc, #44]	; (8006f74 <HAL_RCC_GetSysClockFreq+0x200>)
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	0c1b      	lsrs	r3, r3, #16
 8006f4a:	f003 0303 	and.w	r3, r3, #3
 8006f4e:	3301      	adds	r3, #1
 8006f50:	005b      	lsls	r3, r3, #1
 8006f52:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006f54:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006f56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f5c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006f5e:	e002      	b.n	8006f66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006f60:	4b05      	ldr	r3, [pc, #20]	; (8006f78 <HAL_RCC_GetSysClockFreq+0x204>)
 8006f62:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006f64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006f66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3750      	adds	r7, #80	; 0x50
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f72:	bf00      	nop
 8006f74:	40023800 	.word	0x40023800
 8006f78:	00f42400 	.word	0x00f42400
 8006f7c:	007a1200 	.word	0x007a1200

08006f80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f80:	b480      	push	{r7}
 8006f82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f84:	4b03      	ldr	r3, [pc, #12]	; (8006f94 <HAL_RCC_GetHCLKFreq+0x14>)
 8006f86:	681b      	ldr	r3, [r3, #0]
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr
 8006f92:	bf00      	nop
 8006f94:	20000004 	.word	0x20000004

08006f98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006f9c:	f7ff fff0 	bl	8006f80 <HAL_RCC_GetHCLKFreq>
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	4b05      	ldr	r3, [pc, #20]	; (8006fb8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006fa4:	689b      	ldr	r3, [r3, #8]
 8006fa6:	0a9b      	lsrs	r3, r3, #10
 8006fa8:	f003 0307 	and.w	r3, r3, #7
 8006fac:	4903      	ldr	r1, [pc, #12]	; (8006fbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8006fae:	5ccb      	ldrb	r3, [r1, r3]
 8006fb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	bd80      	pop	{r7, pc}
 8006fb8:	40023800 	.word	0x40023800
 8006fbc:	0800fbf4 	.word	0x0800fbf4

08006fc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006fc4:	f7ff ffdc 	bl	8006f80 <HAL_RCC_GetHCLKFreq>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	4b05      	ldr	r3, [pc, #20]	; (8006fe0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	0b5b      	lsrs	r3, r3, #13
 8006fd0:	f003 0307 	and.w	r3, r3, #7
 8006fd4:	4903      	ldr	r1, [pc, #12]	; (8006fe4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006fd6:	5ccb      	ldrb	r3, [r1, r3]
 8006fd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	bd80      	pop	{r7, pc}
 8006fe0:	40023800 	.word	0x40023800
 8006fe4:	0800fbf4 	.word	0x0800fbf4

08006fe8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d101      	bne.n	8006ffa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e07b      	b.n	80070f2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d108      	bne.n	8007014 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800700a:	d009      	beq.n	8007020 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2200      	movs	r2, #0
 8007010:	61da      	str	r2, [r3, #28]
 8007012:	e005      	b.n	8007020 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2200      	movs	r2, #0
 8007018:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2200      	movs	r2, #0
 800701e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2200      	movs	r2, #0
 8007024:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800702c:	b2db      	uxtb	r3, r3
 800702e:	2b00      	cmp	r3, #0
 8007030:	d106      	bne.n	8007040 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2200      	movs	r2, #0
 8007036:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f7fb fd82 	bl	8002b44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2202      	movs	r2, #2
 8007044:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007056:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	689b      	ldr	r3, [r3, #8]
 8007064:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007068:	431a      	orrs	r2, r3
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	68db      	ldr	r3, [r3, #12]
 800706e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007072:	431a      	orrs	r2, r3
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	691b      	ldr	r3, [r3, #16]
 8007078:	f003 0302 	and.w	r3, r3, #2
 800707c:	431a      	orrs	r2, r3
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	695b      	ldr	r3, [r3, #20]
 8007082:	f003 0301 	and.w	r3, r3, #1
 8007086:	431a      	orrs	r2, r3
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	699b      	ldr	r3, [r3, #24]
 800708c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007090:	431a      	orrs	r2, r3
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	69db      	ldr	r3, [r3, #28]
 8007096:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800709a:	431a      	orrs	r2, r3
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6a1b      	ldr	r3, [r3, #32]
 80070a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070a4:	ea42 0103 	orr.w	r1, r2, r3
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070ac:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	430a      	orrs	r2, r1
 80070b6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	699b      	ldr	r3, [r3, #24]
 80070bc:	0c1b      	lsrs	r3, r3, #16
 80070be:	f003 0104 	and.w	r1, r3, #4
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c6:	f003 0210 	and.w	r2, r3, #16
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	430a      	orrs	r2, r1
 80070d0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	69da      	ldr	r2, [r3, #28]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80070e0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2200      	movs	r2, #0
 80070e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2201      	movs	r2, #1
 80070ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80070f0:	2300      	movs	r3, #0
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3708      	adds	r7, #8
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd80      	pop	{r7, pc}

080070fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070fa:	b580      	push	{r7, lr}
 80070fc:	b088      	sub	sp, #32
 80070fe:	af00      	add	r7, sp, #0
 8007100:	60f8      	str	r0, [r7, #12]
 8007102:	60b9      	str	r1, [r7, #8]
 8007104:	603b      	str	r3, [r7, #0]
 8007106:	4613      	mov	r3, r2
 8007108:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800710a:	2300      	movs	r3, #0
 800710c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007114:	2b01      	cmp	r3, #1
 8007116:	d101      	bne.n	800711c <HAL_SPI_Transmit+0x22>
 8007118:	2302      	movs	r3, #2
 800711a:	e126      	b.n	800736a <HAL_SPI_Transmit+0x270>
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2201      	movs	r2, #1
 8007120:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007124:	f7fc f80e 	bl	8003144 <HAL_GetTick>
 8007128:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800712a:	88fb      	ldrh	r3, [r7, #6]
 800712c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007134:	b2db      	uxtb	r3, r3
 8007136:	2b01      	cmp	r3, #1
 8007138:	d002      	beq.n	8007140 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800713a:	2302      	movs	r3, #2
 800713c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800713e:	e10b      	b.n	8007358 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d002      	beq.n	800714c <HAL_SPI_Transmit+0x52>
 8007146:	88fb      	ldrh	r3, [r7, #6]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d102      	bne.n	8007152 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800714c:	2301      	movs	r3, #1
 800714e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007150:	e102      	b.n	8007358 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2203      	movs	r2, #3
 8007156:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	2200      	movs	r2, #0
 800715e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	68ba      	ldr	r2, [r7, #8]
 8007164:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	88fa      	ldrh	r2, [r7, #6]
 800716a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	88fa      	ldrh	r2, [r7, #6]
 8007170:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2200      	movs	r2, #0
 8007176:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2200      	movs	r2, #0
 800717c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	2200      	movs	r2, #0
 8007182:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2200      	movs	r2, #0
 8007188:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2200      	movs	r2, #0
 800718e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007198:	d10f      	bne.n	80071ba <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	681a      	ldr	r2, [r3, #0]
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80071a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	681a      	ldr	r2, [r3, #0]
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80071b8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071c4:	2b40      	cmp	r3, #64	; 0x40
 80071c6:	d007      	beq.n	80071d8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80071d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	68db      	ldr	r3, [r3, #12]
 80071dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80071e0:	d14b      	bne.n	800727a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d002      	beq.n	80071f0 <HAL_SPI_Transmit+0xf6>
 80071ea:	8afb      	ldrh	r3, [r7, #22]
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d13e      	bne.n	800726e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071f4:	881a      	ldrh	r2, [r3, #0]
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007200:	1c9a      	adds	r2, r3, #2
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800720a:	b29b      	uxth	r3, r3
 800720c:	3b01      	subs	r3, #1
 800720e:	b29a      	uxth	r2, r3
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007214:	e02b      	b.n	800726e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	689b      	ldr	r3, [r3, #8]
 800721c:	f003 0302 	and.w	r3, r3, #2
 8007220:	2b02      	cmp	r3, #2
 8007222:	d112      	bne.n	800724a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007228:	881a      	ldrh	r2, [r3, #0]
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007234:	1c9a      	adds	r2, r3, #2
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800723e:	b29b      	uxth	r3, r3
 8007240:	3b01      	subs	r3, #1
 8007242:	b29a      	uxth	r2, r3
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	86da      	strh	r2, [r3, #54]	; 0x36
 8007248:	e011      	b.n	800726e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800724a:	f7fb ff7b 	bl	8003144 <HAL_GetTick>
 800724e:	4602      	mov	r2, r0
 8007250:	69bb      	ldr	r3, [r7, #24]
 8007252:	1ad3      	subs	r3, r2, r3
 8007254:	683a      	ldr	r2, [r7, #0]
 8007256:	429a      	cmp	r2, r3
 8007258:	d803      	bhi.n	8007262 <HAL_SPI_Transmit+0x168>
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007260:	d102      	bne.n	8007268 <HAL_SPI_Transmit+0x16e>
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d102      	bne.n	800726e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007268:	2303      	movs	r3, #3
 800726a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800726c:	e074      	b.n	8007358 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007272:	b29b      	uxth	r3, r3
 8007274:	2b00      	cmp	r3, #0
 8007276:	d1ce      	bne.n	8007216 <HAL_SPI_Transmit+0x11c>
 8007278:	e04c      	b.n	8007314 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d002      	beq.n	8007288 <HAL_SPI_Transmit+0x18e>
 8007282:	8afb      	ldrh	r3, [r7, #22]
 8007284:	2b01      	cmp	r3, #1
 8007286:	d140      	bne.n	800730a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	330c      	adds	r3, #12
 8007292:	7812      	ldrb	r2, [r2, #0]
 8007294:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800729a:	1c5a      	adds	r2, r3, #1
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072a4:	b29b      	uxth	r3, r3
 80072a6:	3b01      	subs	r3, #1
 80072a8:	b29a      	uxth	r2, r3
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80072ae:	e02c      	b.n	800730a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	689b      	ldr	r3, [r3, #8]
 80072b6:	f003 0302 	and.w	r3, r3, #2
 80072ba:	2b02      	cmp	r3, #2
 80072bc:	d113      	bne.n	80072e6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	330c      	adds	r3, #12
 80072c8:	7812      	ldrb	r2, [r2, #0]
 80072ca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072d0:	1c5a      	adds	r2, r3, #1
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072da:	b29b      	uxth	r3, r3
 80072dc:	3b01      	subs	r3, #1
 80072de:	b29a      	uxth	r2, r3
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	86da      	strh	r2, [r3, #54]	; 0x36
 80072e4:	e011      	b.n	800730a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80072e6:	f7fb ff2d 	bl	8003144 <HAL_GetTick>
 80072ea:	4602      	mov	r2, r0
 80072ec:	69bb      	ldr	r3, [r7, #24]
 80072ee:	1ad3      	subs	r3, r2, r3
 80072f0:	683a      	ldr	r2, [r7, #0]
 80072f2:	429a      	cmp	r2, r3
 80072f4:	d803      	bhi.n	80072fe <HAL_SPI_Transmit+0x204>
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80072fc:	d102      	bne.n	8007304 <HAL_SPI_Transmit+0x20a>
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d102      	bne.n	800730a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007304:	2303      	movs	r3, #3
 8007306:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007308:	e026      	b.n	8007358 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800730e:	b29b      	uxth	r3, r3
 8007310:	2b00      	cmp	r3, #0
 8007312:	d1cd      	bne.n	80072b0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007314:	69ba      	ldr	r2, [r7, #24]
 8007316:	6839      	ldr	r1, [r7, #0]
 8007318:	68f8      	ldr	r0, [r7, #12]
 800731a:	f000 fbcb 	bl	8007ab4 <SPI_EndRxTxTransaction>
 800731e:	4603      	mov	r3, r0
 8007320:	2b00      	cmp	r3, #0
 8007322:	d002      	beq.n	800732a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2220      	movs	r2, #32
 8007328:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	689b      	ldr	r3, [r3, #8]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d10a      	bne.n	8007348 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007332:	2300      	movs	r3, #0
 8007334:	613b      	str	r3, [r7, #16]
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	68db      	ldr	r3, [r3, #12]
 800733c:	613b      	str	r3, [r7, #16]
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	689b      	ldr	r3, [r3, #8]
 8007344:	613b      	str	r3, [r7, #16]
 8007346:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800734c:	2b00      	cmp	r3, #0
 800734e:	d002      	beq.n	8007356 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8007350:	2301      	movs	r3, #1
 8007352:	77fb      	strb	r3, [r7, #31]
 8007354:	e000      	b.n	8007358 <HAL_SPI_Transmit+0x25e>
  }

error:
 8007356:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2201      	movs	r2, #1
 800735c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2200      	movs	r2, #0
 8007364:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007368:	7ffb      	ldrb	r3, [r7, #31]
}
 800736a:	4618      	mov	r0, r3
 800736c:	3720      	adds	r7, #32
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}

08007372 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007372:	b580      	push	{r7, lr}
 8007374:	b088      	sub	sp, #32
 8007376:	af02      	add	r7, sp, #8
 8007378:	60f8      	str	r0, [r7, #12]
 800737a:	60b9      	str	r1, [r7, #8]
 800737c:	603b      	str	r3, [r7, #0]
 800737e:	4613      	mov	r3, r2
 8007380:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007382:	2300      	movs	r3, #0
 8007384:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800738e:	d112      	bne.n	80073b6 <HAL_SPI_Receive+0x44>
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	689b      	ldr	r3, [r3, #8]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d10e      	bne.n	80073b6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	2204      	movs	r2, #4
 800739c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80073a0:	88fa      	ldrh	r2, [r7, #6]
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	9300      	str	r3, [sp, #0]
 80073a6:	4613      	mov	r3, r2
 80073a8:	68ba      	ldr	r2, [r7, #8]
 80073aa:	68b9      	ldr	r1, [r7, #8]
 80073ac:	68f8      	ldr	r0, [r7, #12]
 80073ae:	f000 f8f1 	bl	8007594 <HAL_SPI_TransmitReceive>
 80073b2:	4603      	mov	r3, r0
 80073b4:	e0ea      	b.n	800758c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d101      	bne.n	80073c4 <HAL_SPI_Receive+0x52>
 80073c0:	2302      	movs	r3, #2
 80073c2:	e0e3      	b.n	800758c <HAL_SPI_Receive+0x21a>
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2201      	movs	r2, #1
 80073c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80073cc:	f7fb feba 	bl	8003144 <HAL_GetTick>
 80073d0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	2b01      	cmp	r3, #1
 80073dc:	d002      	beq.n	80073e4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80073de:	2302      	movs	r3, #2
 80073e0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80073e2:	e0ca      	b.n	800757a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d002      	beq.n	80073f0 <HAL_SPI_Receive+0x7e>
 80073ea:	88fb      	ldrh	r3, [r7, #6]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d102      	bne.n	80073f6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80073f4:	e0c1      	b.n	800757a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2204      	movs	r2, #4
 80073fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2200      	movs	r2, #0
 8007402:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	68ba      	ldr	r2, [r7, #8]
 8007408:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	88fa      	ldrh	r2, [r7, #6]
 800740e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	88fa      	ldrh	r2, [r7, #6]
 8007414:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	2200      	movs	r2, #0
 800741a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2200      	movs	r2, #0
 8007420:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2200      	movs	r2, #0
 800742c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2200      	movs	r2, #0
 8007432:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800743c:	d10f      	bne.n	800745e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800744c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800745c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007468:	2b40      	cmp	r3, #64	; 0x40
 800746a:	d007      	beq.n	800747c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	681a      	ldr	r2, [r3, #0]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800747a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	68db      	ldr	r3, [r3, #12]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d162      	bne.n	800754a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007484:	e02e      	b.n	80074e4 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	f003 0301 	and.w	r3, r3, #1
 8007490:	2b01      	cmp	r3, #1
 8007492:	d115      	bne.n	80074c0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f103 020c 	add.w	r2, r3, #12
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074a0:	7812      	ldrb	r2, [r2, #0]
 80074a2:	b2d2      	uxtb	r2, r2
 80074a4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074aa:	1c5a      	adds	r2, r3, #1
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80074b4:	b29b      	uxth	r3, r3
 80074b6:	3b01      	subs	r3, #1
 80074b8:	b29a      	uxth	r2, r3
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80074be:	e011      	b.n	80074e4 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80074c0:	f7fb fe40 	bl	8003144 <HAL_GetTick>
 80074c4:	4602      	mov	r2, r0
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	1ad3      	subs	r3, r2, r3
 80074ca:	683a      	ldr	r2, [r7, #0]
 80074cc:	429a      	cmp	r2, r3
 80074ce:	d803      	bhi.n	80074d8 <HAL_SPI_Receive+0x166>
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074d6:	d102      	bne.n	80074de <HAL_SPI_Receive+0x16c>
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d102      	bne.n	80074e4 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80074de:	2303      	movs	r3, #3
 80074e0:	75fb      	strb	r3, [r7, #23]
          goto error;
 80074e2:	e04a      	b.n	800757a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d1cb      	bne.n	8007486 <HAL_SPI_Receive+0x114>
 80074ee:	e031      	b.n	8007554 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	f003 0301 	and.w	r3, r3, #1
 80074fa:	2b01      	cmp	r3, #1
 80074fc:	d113      	bne.n	8007526 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	68da      	ldr	r2, [r3, #12]
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007508:	b292      	uxth	r2, r2
 800750a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007510:	1c9a      	adds	r2, r3, #2
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800751a:	b29b      	uxth	r3, r3
 800751c:	3b01      	subs	r3, #1
 800751e:	b29a      	uxth	r2, r3
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007524:	e011      	b.n	800754a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007526:	f7fb fe0d 	bl	8003144 <HAL_GetTick>
 800752a:	4602      	mov	r2, r0
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	1ad3      	subs	r3, r2, r3
 8007530:	683a      	ldr	r2, [r7, #0]
 8007532:	429a      	cmp	r2, r3
 8007534:	d803      	bhi.n	800753e <HAL_SPI_Receive+0x1cc>
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800753c:	d102      	bne.n	8007544 <HAL_SPI_Receive+0x1d2>
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d102      	bne.n	800754a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8007544:	2303      	movs	r3, #3
 8007546:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007548:	e017      	b.n	800757a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800754e:	b29b      	uxth	r3, r3
 8007550:	2b00      	cmp	r3, #0
 8007552:	d1cd      	bne.n	80074f0 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007554:	693a      	ldr	r2, [r7, #16]
 8007556:	6839      	ldr	r1, [r7, #0]
 8007558:	68f8      	ldr	r0, [r7, #12]
 800755a:	f000 fa45 	bl	80079e8 <SPI_EndRxTransaction>
 800755e:	4603      	mov	r3, r0
 8007560:	2b00      	cmp	r3, #0
 8007562:	d002      	beq.n	800756a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2220      	movs	r2, #32
 8007568:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800756e:	2b00      	cmp	r3, #0
 8007570:	d002      	beq.n	8007578 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	75fb      	strb	r3, [r7, #23]
 8007576:	e000      	b.n	800757a <HAL_SPI_Receive+0x208>
  }

error :
 8007578:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2200      	movs	r2, #0
 8007586:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800758a:	7dfb      	ldrb	r3, [r7, #23]
}
 800758c:	4618      	mov	r0, r3
 800758e:	3718      	adds	r7, #24
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}

08007594 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b08c      	sub	sp, #48	; 0x30
 8007598:	af00      	add	r7, sp, #0
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	60b9      	str	r1, [r7, #8]
 800759e:	607a      	str	r2, [r7, #4]
 80075a0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80075a2:	2301      	movs	r3, #1
 80075a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80075a6:	2300      	movs	r3, #0
 80075a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80075b2:	2b01      	cmp	r3, #1
 80075b4:	d101      	bne.n	80075ba <HAL_SPI_TransmitReceive+0x26>
 80075b6:	2302      	movs	r3, #2
 80075b8:	e18a      	b.n	80078d0 <HAL_SPI_TransmitReceive+0x33c>
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2201      	movs	r2, #1
 80075be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80075c2:	f7fb fdbf 	bl	8003144 <HAL_GetTick>
 80075c6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80075ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	685b      	ldr	r3, [r3, #4]
 80075d6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80075d8:	887b      	ldrh	r3, [r7, #2]
 80075da:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80075dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80075e0:	2b01      	cmp	r3, #1
 80075e2:	d00f      	beq.n	8007604 <HAL_SPI_TransmitReceive+0x70>
 80075e4:	69fb      	ldr	r3, [r7, #28]
 80075e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80075ea:	d107      	bne.n	80075fc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d103      	bne.n	80075fc <HAL_SPI_TransmitReceive+0x68>
 80075f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80075f8:	2b04      	cmp	r3, #4
 80075fa:	d003      	beq.n	8007604 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80075fc:	2302      	movs	r3, #2
 80075fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007602:	e15b      	b.n	80078bc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d005      	beq.n	8007616 <HAL_SPI_TransmitReceive+0x82>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d002      	beq.n	8007616 <HAL_SPI_TransmitReceive+0x82>
 8007610:	887b      	ldrh	r3, [r7, #2]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d103      	bne.n	800761e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800761c:	e14e      	b.n	80078bc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007624:	b2db      	uxtb	r3, r3
 8007626:	2b04      	cmp	r3, #4
 8007628:	d003      	beq.n	8007632 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2205      	movs	r2, #5
 800762e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2200      	movs	r2, #0
 8007636:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	687a      	ldr	r2, [r7, #4]
 800763c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	887a      	ldrh	r2, [r7, #2]
 8007642:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	887a      	ldrh	r2, [r7, #2]
 8007648:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	68ba      	ldr	r2, [r7, #8]
 800764e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	887a      	ldrh	r2, [r7, #2]
 8007654:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	887a      	ldrh	r2, [r7, #2]
 800765a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	2200      	movs	r2, #0
 8007660:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2200      	movs	r2, #0
 8007666:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007672:	2b40      	cmp	r3, #64	; 0x40
 8007674:	d007      	beq.n	8007686 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	681a      	ldr	r2, [r3, #0]
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007684:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800768e:	d178      	bne.n	8007782 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d002      	beq.n	800769e <HAL_SPI_TransmitReceive+0x10a>
 8007698:	8b7b      	ldrh	r3, [r7, #26]
 800769a:	2b01      	cmp	r3, #1
 800769c:	d166      	bne.n	800776c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076a2:	881a      	ldrh	r2, [r3, #0]
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076ae:	1c9a      	adds	r2, r3, #2
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	3b01      	subs	r3, #1
 80076bc:	b29a      	uxth	r2, r3
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80076c2:	e053      	b.n	800776c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	689b      	ldr	r3, [r3, #8]
 80076ca:	f003 0302 	and.w	r3, r3, #2
 80076ce:	2b02      	cmp	r3, #2
 80076d0:	d11b      	bne.n	800770a <HAL_SPI_TransmitReceive+0x176>
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076d6:	b29b      	uxth	r3, r3
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d016      	beq.n	800770a <HAL_SPI_TransmitReceive+0x176>
 80076dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076de:	2b01      	cmp	r3, #1
 80076e0:	d113      	bne.n	800770a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076e6:	881a      	ldrh	r2, [r3, #0]
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076f2:	1c9a      	adds	r2, r3, #2
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	3b01      	subs	r3, #1
 8007700:	b29a      	uxth	r2, r3
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007706:	2300      	movs	r3, #0
 8007708:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	689b      	ldr	r3, [r3, #8]
 8007710:	f003 0301 	and.w	r3, r3, #1
 8007714:	2b01      	cmp	r3, #1
 8007716:	d119      	bne.n	800774c <HAL_SPI_TransmitReceive+0x1b8>
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800771c:	b29b      	uxth	r3, r3
 800771e:	2b00      	cmp	r3, #0
 8007720:	d014      	beq.n	800774c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	68da      	ldr	r2, [r3, #12]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800772c:	b292      	uxth	r2, r2
 800772e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007734:	1c9a      	adds	r2, r3, #2
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800773e:	b29b      	uxth	r3, r3
 8007740:	3b01      	subs	r3, #1
 8007742:	b29a      	uxth	r2, r3
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007748:	2301      	movs	r3, #1
 800774a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800774c:	f7fb fcfa 	bl	8003144 <HAL_GetTick>
 8007750:	4602      	mov	r2, r0
 8007752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007754:	1ad3      	subs	r3, r2, r3
 8007756:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007758:	429a      	cmp	r2, r3
 800775a:	d807      	bhi.n	800776c <HAL_SPI_TransmitReceive+0x1d8>
 800775c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800775e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007762:	d003      	beq.n	800776c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007764:	2303      	movs	r3, #3
 8007766:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800776a:	e0a7      	b.n	80078bc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007770:	b29b      	uxth	r3, r3
 8007772:	2b00      	cmp	r3, #0
 8007774:	d1a6      	bne.n	80076c4 <HAL_SPI_TransmitReceive+0x130>
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800777a:	b29b      	uxth	r3, r3
 800777c:	2b00      	cmp	r3, #0
 800777e:	d1a1      	bne.n	80076c4 <HAL_SPI_TransmitReceive+0x130>
 8007780:	e07c      	b.n	800787c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d002      	beq.n	8007790 <HAL_SPI_TransmitReceive+0x1fc>
 800778a:	8b7b      	ldrh	r3, [r7, #26]
 800778c:	2b01      	cmp	r3, #1
 800778e:	d16b      	bne.n	8007868 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	330c      	adds	r3, #12
 800779a:	7812      	ldrb	r2, [r2, #0]
 800779c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a2:	1c5a      	adds	r2, r3, #1
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077ac:	b29b      	uxth	r3, r3
 80077ae:	3b01      	subs	r3, #1
 80077b0:	b29a      	uxth	r2, r3
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80077b6:	e057      	b.n	8007868 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	689b      	ldr	r3, [r3, #8]
 80077be:	f003 0302 	and.w	r3, r3, #2
 80077c2:	2b02      	cmp	r3, #2
 80077c4:	d11c      	bne.n	8007800 <HAL_SPI_TransmitReceive+0x26c>
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077ca:	b29b      	uxth	r3, r3
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d017      	beq.n	8007800 <HAL_SPI_TransmitReceive+0x26c>
 80077d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	d114      	bne.n	8007800 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	330c      	adds	r3, #12
 80077e0:	7812      	ldrb	r2, [r2, #0]
 80077e2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077e8:	1c5a      	adds	r2, r3, #1
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077f2:	b29b      	uxth	r3, r3
 80077f4:	3b01      	subs	r3, #1
 80077f6:	b29a      	uxth	r2, r3
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80077fc:	2300      	movs	r3, #0
 80077fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	f003 0301 	and.w	r3, r3, #1
 800780a:	2b01      	cmp	r3, #1
 800780c:	d119      	bne.n	8007842 <HAL_SPI_TransmitReceive+0x2ae>
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007812:	b29b      	uxth	r3, r3
 8007814:	2b00      	cmp	r3, #0
 8007816:	d014      	beq.n	8007842 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	68da      	ldr	r2, [r3, #12]
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007822:	b2d2      	uxtb	r2, r2
 8007824:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800782a:	1c5a      	adds	r2, r3, #1
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007834:	b29b      	uxth	r3, r3
 8007836:	3b01      	subs	r3, #1
 8007838:	b29a      	uxth	r2, r3
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800783e:	2301      	movs	r3, #1
 8007840:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007842:	f7fb fc7f 	bl	8003144 <HAL_GetTick>
 8007846:	4602      	mov	r2, r0
 8007848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800784a:	1ad3      	subs	r3, r2, r3
 800784c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800784e:	429a      	cmp	r2, r3
 8007850:	d803      	bhi.n	800785a <HAL_SPI_TransmitReceive+0x2c6>
 8007852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007854:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007858:	d102      	bne.n	8007860 <HAL_SPI_TransmitReceive+0x2cc>
 800785a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800785c:	2b00      	cmp	r3, #0
 800785e:	d103      	bne.n	8007868 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007860:	2303      	movs	r3, #3
 8007862:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007866:	e029      	b.n	80078bc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800786c:	b29b      	uxth	r3, r3
 800786e:	2b00      	cmp	r3, #0
 8007870:	d1a2      	bne.n	80077b8 <HAL_SPI_TransmitReceive+0x224>
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007876:	b29b      	uxth	r3, r3
 8007878:	2b00      	cmp	r3, #0
 800787a:	d19d      	bne.n	80077b8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800787c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800787e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007880:	68f8      	ldr	r0, [r7, #12]
 8007882:	f000 f917 	bl	8007ab4 <SPI_EndRxTxTransaction>
 8007886:	4603      	mov	r3, r0
 8007888:	2b00      	cmp	r3, #0
 800788a:	d006      	beq.n	800789a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800788c:	2301      	movs	r3, #1
 800788e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	2220      	movs	r2, #32
 8007896:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007898:	e010      	b.n	80078bc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d10b      	bne.n	80078ba <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078a2:	2300      	movs	r3, #0
 80078a4:	617b      	str	r3, [r7, #20]
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	68db      	ldr	r3, [r3, #12]
 80078ac:	617b      	str	r3, [r7, #20]
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	689b      	ldr	r3, [r3, #8]
 80078b4:	617b      	str	r3, [r7, #20]
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	e000      	b.n	80078bc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80078ba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	2201      	movs	r2, #1
 80078c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2200      	movs	r2, #0
 80078c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80078cc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3730      	adds	r7, #48	; 0x30
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd80      	pop	{r7, pc}

080078d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b088      	sub	sp, #32
 80078dc:	af00      	add	r7, sp, #0
 80078de:	60f8      	str	r0, [r7, #12]
 80078e0:	60b9      	str	r1, [r7, #8]
 80078e2:	603b      	str	r3, [r7, #0]
 80078e4:	4613      	mov	r3, r2
 80078e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80078e8:	f7fb fc2c 	bl	8003144 <HAL_GetTick>
 80078ec:	4602      	mov	r2, r0
 80078ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078f0:	1a9b      	subs	r3, r3, r2
 80078f2:	683a      	ldr	r2, [r7, #0]
 80078f4:	4413      	add	r3, r2
 80078f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80078f8:	f7fb fc24 	bl	8003144 <HAL_GetTick>
 80078fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80078fe:	4b39      	ldr	r3, [pc, #228]	; (80079e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	015b      	lsls	r3, r3, #5
 8007904:	0d1b      	lsrs	r3, r3, #20
 8007906:	69fa      	ldr	r2, [r7, #28]
 8007908:	fb02 f303 	mul.w	r3, r2, r3
 800790c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800790e:	e054      	b.n	80079ba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007916:	d050      	beq.n	80079ba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007918:	f7fb fc14 	bl	8003144 <HAL_GetTick>
 800791c:	4602      	mov	r2, r0
 800791e:	69bb      	ldr	r3, [r7, #24]
 8007920:	1ad3      	subs	r3, r2, r3
 8007922:	69fa      	ldr	r2, [r7, #28]
 8007924:	429a      	cmp	r2, r3
 8007926:	d902      	bls.n	800792e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007928:	69fb      	ldr	r3, [r7, #28]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d13d      	bne.n	80079aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	685a      	ldr	r2, [r3, #4]
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800793c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	685b      	ldr	r3, [r3, #4]
 8007942:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007946:	d111      	bne.n	800796c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007950:	d004      	beq.n	800795c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800795a:	d107      	bne.n	800796c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	681a      	ldr	r2, [r3, #0]
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800796a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007970:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007974:	d10f      	bne.n	8007996 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007984:	601a      	str	r2, [r3, #0]
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007994:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2201      	movs	r2, #1
 800799a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2200      	movs	r2, #0
 80079a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80079a6:	2303      	movs	r3, #3
 80079a8:	e017      	b.n	80079da <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d101      	bne.n	80079b4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80079b0:	2300      	movs	r3, #0
 80079b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	3b01      	subs	r3, #1
 80079b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	689a      	ldr	r2, [r3, #8]
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	4013      	ands	r3, r2
 80079c4:	68ba      	ldr	r2, [r7, #8]
 80079c6:	429a      	cmp	r2, r3
 80079c8:	bf0c      	ite	eq
 80079ca:	2301      	moveq	r3, #1
 80079cc:	2300      	movne	r3, #0
 80079ce:	b2db      	uxtb	r3, r3
 80079d0:	461a      	mov	r2, r3
 80079d2:	79fb      	ldrb	r3, [r7, #7]
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d19b      	bne.n	8007910 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80079d8:	2300      	movs	r3, #0
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3720      	adds	r7, #32
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}
 80079e2:	bf00      	nop
 80079e4:	20000004 	.word	0x20000004

080079e8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b086      	sub	sp, #24
 80079ec:	af02      	add	r7, sp, #8
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80079fc:	d111      	bne.n	8007a22 <SPI_EndRxTransaction+0x3a>
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	689b      	ldr	r3, [r3, #8]
 8007a02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a06:	d004      	beq.n	8007a12 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	689b      	ldr	r3, [r3, #8]
 8007a0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a10:	d107      	bne.n	8007a22 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	681a      	ldr	r2, [r3, #0]
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a20:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a2a:	d12a      	bne.n	8007a82 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a34:	d012      	beq.n	8007a5c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	9300      	str	r3, [sp, #0]
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	2180      	movs	r1, #128	; 0x80
 8007a40:	68f8      	ldr	r0, [r7, #12]
 8007a42:	f7ff ff49 	bl	80078d8 <SPI_WaitFlagStateUntilTimeout>
 8007a46:	4603      	mov	r3, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d02d      	beq.n	8007aa8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a50:	f043 0220 	orr.w	r2, r3, #32
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007a58:	2303      	movs	r3, #3
 8007a5a:	e026      	b.n	8007aaa <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	9300      	str	r3, [sp, #0]
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	2200      	movs	r2, #0
 8007a64:	2101      	movs	r1, #1
 8007a66:	68f8      	ldr	r0, [r7, #12]
 8007a68:	f7ff ff36 	bl	80078d8 <SPI_WaitFlagStateUntilTimeout>
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d01a      	beq.n	8007aa8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a76:	f043 0220 	orr.w	r2, r3, #32
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007a7e:	2303      	movs	r3, #3
 8007a80:	e013      	b.n	8007aaa <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	9300      	str	r3, [sp, #0]
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	2101      	movs	r1, #1
 8007a8c:	68f8      	ldr	r0, [r7, #12]
 8007a8e:	f7ff ff23 	bl	80078d8 <SPI_WaitFlagStateUntilTimeout>
 8007a92:	4603      	mov	r3, r0
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d007      	beq.n	8007aa8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a9c:	f043 0220 	orr.w	r2, r3, #32
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007aa4:	2303      	movs	r3, #3
 8007aa6:	e000      	b.n	8007aaa <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007aa8:	2300      	movs	r3, #0
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3710      	adds	r7, #16
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}
	...

08007ab4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b088      	sub	sp, #32
 8007ab8:	af02      	add	r7, sp, #8
 8007aba:	60f8      	str	r0, [r7, #12]
 8007abc:	60b9      	str	r1, [r7, #8]
 8007abe:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007ac0:	4b1b      	ldr	r3, [pc, #108]	; (8007b30 <SPI_EndRxTxTransaction+0x7c>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a1b      	ldr	r2, [pc, #108]	; (8007b34 <SPI_EndRxTxTransaction+0x80>)
 8007ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8007aca:	0d5b      	lsrs	r3, r3, #21
 8007acc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007ad0:	fb02 f303 	mul.w	r3, r2, r3
 8007ad4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ade:	d112      	bne.n	8007b06 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	9300      	str	r3, [sp, #0]
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	2180      	movs	r1, #128	; 0x80
 8007aea:	68f8      	ldr	r0, [r7, #12]
 8007aec:	f7ff fef4 	bl	80078d8 <SPI_WaitFlagStateUntilTimeout>
 8007af0:	4603      	mov	r3, r0
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d016      	beq.n	8007b24 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007afa:	f043 0220 	orr.w	r2, r3, #32
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007b02:	2303      	movs	r3, #3
 8007b04:	e00f      	b.n	8007b26 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d00a      	beq.n	8007b22 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	3b01      	subs	r3, #1
 8007b10:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b1c:	2b80      	cmp	r3, #128	; 0x80
 8007b1e:	d0f2      	beq.n	8007b06 <SPI_EndRxTxTransaction+0x52>
 8007b20:	e000      	b.n	8007b24 <SPI_EndRxTxTransaction+0x70>
        break;
 8007b22:	bf00      	nop
  }

  return HAL_OK;
 8007b24:	2300      	movs	r3, #0
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3718      	adds	r7, #24
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}
 8007b2e:	bf00      	nop
 8007b30:	20000004 	.word	0x20000004
 8007b34:	165e9f81 	.word	0x165e9f81

08007b38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b082      	sub	sp, #8
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d101      	bne.n	8007b4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
 8007b48:	e041      	b.n	8007bce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b50:	b2db      	uxtb	r3, r3
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d106      	bne.n	8007b64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f7fb f890 	bl	8002c84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2202      	movs	r2, #2
 8007b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681a      	ldr	r2, [r3, #0]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	3304      	adds	r3, #4
 8007b74:	4619      	mov	r1, r3
 8007b76:	4610      	mov	r0, r2
 8007b78:	f000 fc12 	bl	80083a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2201      	movs	r2, #1
 8007b80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2201      	movs	r2, #1
 8007b88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2201      	movs	r2, #1
 8007b90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2201      	movs	r2, #1
 8007b98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2201      	movs	r2, #1
 8007bb0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007bcc:	2300      	movs	r3, #0
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3708      	adds	r7, #8
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}

08007bd6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007bd6:	b580      	push	{r7, lr}
 8007bd8:	b082      	sub	sp, #8
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d101      	bne.n	8007be8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007be4:	2301      	movs	r3, #1
 8007be6:	e041      	b.n	8007c6c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bee:	b2db      	uxtb	r3, r3
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d106      	bne.n	8007c02 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007bfc:	6878      	ldr	r0, [r7, #4]
 8007bfe:	f000 f839 	bl	8007c74 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2202      	movs	r2, #2
 8007c06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681a      	ldr	r2, [r3, #0]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	3304      	adds	r3, #4
 8007c12:	4619      	mov	r1, r3
 8007c14:	4610      	mov	r0, r2
 8007c16:	f000 fbc3 	bl	80083a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2201      	movs	r2, #1
 8007c1e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2201      	movs	r2, #1
 8007c26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2201      	movs	r2, #1
 8007c2e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2201      	movs	r2, #1
 8007c36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2201      	movs	r2, #1
 8007c46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2201      	movs	r2, #1
 8007c4e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2201      	movs	r2, #1
 8007c56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2201      	movs	r2, #1
 8007c5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2201      	movs	r2, #1
 8007c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c6a:	2300      	movs	r3, #0
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	3708      	adds	r7, #8
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}

08007c74 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b083      	sub	sp, #12
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007c7c:	bf00      	nop
 8007c7e:	370c      	adds	r7, #12
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr

08007c88 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b084      	sub	sp, #16
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007c92:	2300      	movs	r3, #0
 8007c94:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	2b0c      	cmp	r3, #12
 8007c9a:	d855      	bhi.n	8007d48 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8007c9c:	a201      	add	r2, pc, #4	; (adr r2, 8007ca4 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8007c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ca2:	bf00      	nop
 8007ca4:	08007cd9 	.word	0x08007cd9
 8007ca8:	08007d49 	.word	0x08007d49
 8007cac:	08007d49 	.word	0x08007d49
 8007cb0:	08007d49 	.word	0x08007d49
 8007cb4:	08007cf5 	.word	0x08007cf5
 8007cb8:	08007d49 	.word	0x08007d49
 8007cbc:	08007d49 	.word	0x08007d49
 8007cc0:	08007d49 	.word	0x08007d49
 8007cc4:	08007d11 	.word	0x08007d11
 8007cc8:	08007d49 	.word	0x08007d49
 8007ccc:	08007d49 	.word	0x08007d49
 8007cd0:	08007d49 	.word	0x08007d49
 8007cd4:	08007d2d 	.word	0x08007d2d
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	68da      	ldr	r2, [r3, #12]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007ce6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cec:	4618      	mov	r0, r3
 8007cee:	f7fb fca5 	bl	800363c <HAL_DMA_Abort_IT>
      break;
 8007cf2:	e02c      	b.n	8007d4e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	68da      	ldr	r2, [r3, #12]
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d02:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d08:	4618      	mov	r0, r3
 8007d0a:	f7fb fc97 	bl	800363c <HAL_DMA_Abort_IT>
      break;
 8007d0e:	e01e      	b.n	8007d4e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	68da      	ldr	r2, [r3, #12]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007d1e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d24:	4618      	mov	r0, r3
 8007d26:	f7fb fc89 	bl	800363c <HAL_DMA_Abort_IT>
      break;
 8007d2a:	e010      	b.n	8007d4e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	68da      	ldr	r2, [r3, #12]
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007d3a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d40:	4618      	mov	r0, r3
 8007d42:	f7fb fc7b 	bl	800363c <HAL_DMA_Abort_IT>
      break;
 8007d46:	e002      	b.n	8007d4e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8007d48:	2301      	movs	r3, #1
 8007d4a:	73fb      	strb	r3, [r7, #15]
      break;
 8007d4c:	bf00      	nop
  }

  if (status == HAL_OK)
 8007d4e:	7bfb      	ldrb	r3, [r7, #15]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d161      	bne.n	8007e18 <HAL_TIM_PWM_Stop_DMA+0x190>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	6839      	ldr	r1, [r7, #0]
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	f000 fe09 	bl	8008974 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4a2f      	ldr	r2, [pc, #188]	; (8007e24 <HAL_TIM_PWM_Stop_DMA+0x19c>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d004      	beq.n	8007d76 <HAL_TIM_PWM_Stop_DMA+0xee>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4a2d      	ldr	r2, [pc, #180]	; (8007e28 <HAL_TIM_PWM_Stop_DMA+0x1a0>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d101      	bne.n	8007d7a <HAL_TIM_PWM_Stop_DMA+0xf2>
 8007d76:	2301      	movs	r3, #1
 8007d78:	e000      	b.n	8007d7c <HAL_TIM_PWM_Stop_DMA+0xf4>
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d017      	beq.n	8007db0 <HAL_TIM_PWM_Stop_DMA+0x128>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	6a1a      	ldr	r2, [r3, #32]
 8007d86:	f241 1311 	movw	r3, #4369	; 0x1111
 8007d8a:	4013      	ands	r3, r2
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d10f      	bne.n	8007db0 <HAL_TIM_PWM_Stop_DMA+0x128>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	6a1a      	ldr	r2, [r3, #32]
 8007d96:	f240 4344 	movw	r3, #1092	; 0x444
 8007d9a:	4013      	ands	r3, r2
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d107      	bne.n	8007db0 <HAL_TIM_PWM_Stop_DMA+0x128>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007dae:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	6a1a      	ldr	r2, [r3, #32]
 8007db6:	f241 1311 	movw	r3, #4369	; 0x1111
 8007dba:	4013      	ands	r3, r2
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d10f      	bne.n	8007de0 <HAL_TIM_PWM_Stop_DMA+0x158>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	6a1a      	ldr	r2, [r3, #32]
 8007dc6:	f240 4344 	movw	r3, #1092	; 0x444
 8007dca:	4013      	ands	r3, r2
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d107      	bne.n	8007de0 <HAL_TIM_PWM_Stop_DMA+0x158>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	681a      	ldr	r2, [r3, #0]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f022 0201 	bic.w	r2, r2, #1
 8007dde:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d104      	bne.n	8007df0 <HAL_TIM_PWM_Stop_DMA+0x168>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2201      	movs	r2, #1
 8007dea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007dee:	e013      	b.n	8007e18 <HAL_TIM_PWM_Stop_DMA+0x190>
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	2b04      	cmp	r3, #4
 8007df4:	d104      	bne.n	8007e00 <HAL_TIM_PWM_Stop_DMA+0x178>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2201      	movs	r2, #1
 8007dfa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007dfe:	e00b      	b.n	8007e18 <HAL_TIM_PWM_Stop_DMA+0x190>
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	2b08      	cmp	r3, #8
 8007e04:	d104      	bne.n	8007e10 <HAL_TIM_PWM_Stop_DMA+0x188>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2201      	movs	r2, #1
 8007e0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e0e:	e003      	b.n	8007e18 <HAL_TIM_PWM_Stop_DMA+0x190>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2201      	movs	r2, #1
 8007e14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8007e18:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3710      	adds	r7, #16
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	bd80      	pop	{r7, pc}
 8007e22:	bf00      	nop
 8007e24:	40010000 	.word	0x40010000
 8007e28:	40010400 	.word	0x40010400

08007e2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b082      	sub	sp, #8
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	691b      	ldr	r3, [r3, #16]
 8007e3a:	f003 0302 	and.w	r3, r3, #2
 8007e3e:	2b02      	cmp	r3, #2
 8007e40:	d122      	bne.n	8007e88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	68db      	ldr	r3, [r3, #12]
 8007e48:	f003 0302 	and.w	r3, r3, #2
 8007e4c:	2b02      	cmp	r3, #2
 8007e4e:	d11b      	bne.n	8007e88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f06f 0202 	mvn.w	r2, #2
 8007e58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2201      	movs	r2, #1
 8007e5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	699b      	ldr	r3, [r3, #24]
 8007e66:	f003 0303 	and.w	r3, r3, #3
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d003      	beq.n	8007e76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f000 fa81 	bl	8008376 <HAL_TIM_IC_CaptureCallback>
 8007e74:	e005      	b.n	8007e82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f000 fa73 	bl	8008362 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f7fa fce3 	bl	8002848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2200      	movs	r2, #0
 8007e86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	691b      	ldr	r3, [r3, #16]
 8007e8e:	f003 0304 	and.w	r3, r3, #4
 8007e92:	2b04      	cmp	r3, #4
 8007e94:	d122      	bne.n	8007edc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	68db      	ldr	r3, [r3, #12]
 8007e9c:	f003 0304 	and.w	r3, r3, #4
 8007ea0:	2b04      	cmp	r3, #4
 8007ea2:	d11b      	bne.n	8007edc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f06f 0204 	mvn.w	r2, #4
 8007eac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2202      	movs	r2, #2
 8007eb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	699b      	ldr	r3, [r3, #24]
 8007eba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d003      	beq.n	8007eca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f000 fa57 	bl	8008376 <HAL_TIM_IC_CaptureCallback>
 8007ec8:	e005      	b.n	8007ed6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 fa49 	bl	8008362 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f7fa fcb9 	bl	8002848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	691b      	ldr	r3, [r3, #16]
 8007ee2:	f003 0308 	and.w	r3, r3, #8
 8007ee6:	2b08      	cmp	r3, #8
 8007ee8:	d122      	bne.n	8007f30 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	68db      	ldr	r3, [r3, #12]
 8007ef0:	f003 0308 	and.w	r3, r3, #8
 8007ef4:	2b08      	cmp	r3, #8
 8007ef6:	d11b      	bne.n	8007f30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f06f 0208 	mvn.w	r2, #8
 8007f00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2204      	movs	r2, #4
 8007f06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	69db      	ldr	r3, [r3, #28]
 8007f0e:	f003 0303 	and.w	r3, r3, #3
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d003      	beq.n	8007f1e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f000 fa2d 	bl	8008376 <HAL_TIM_IC_CaptureCallback>
 8007f1c:	e005      	b.n	8007f2a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f000 fa1f 	bl	8008362 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f7fa fc8f 	bl	8002848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	691b      	ldr	r3, [r3, #16]
 8007f36:	f003 0310 	and.w	r3, r3, #16
 8007f3a:	2b10      	cmp	r3, #16
 8007f3c:	d122      	bne.n	8007f84 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	68db      	ldr	r3, [r3, #12]
 8007f44:	f003 0310 	and.w	r3, r3, #16
 8007f48:	2b10      	cmp	r3, #16
 8007f4a:	d11b      	bne.n	8007f84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f06f 0210 	mvn.w	r2, #16
 8007f54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2208      	movs	r2, #8
 8007f5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	69db      	ldr	r3, [r3, #28]
 8007f62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d003      	beq.n	8007f72 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f000 fa03 	bl	8008376 <HAL_TIM_IC_CaptureCallback>
 8007f70:	e005      	b.n	8007f7e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f000 f9f5 	bl	8008362 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f7fa fc65 	bl	8002848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2200      	movs	r2, #0
 8007f82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	691b      	ldr	r3, [r3, #16]
 8007f8a:	f003 0301 	and.w	r3, r3, #1
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	d10e      	bne.n	8007fb0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	68db      	ldr	r3, [r3, #12]
 8007f98:	f003 0301 	and.w	r3, r3, #1
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d107      	bne.n	8007fb0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f06f 0201 	mvn.w	r2, #1
 8007fa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f000 f9cf 	bl	800834e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	691b      	ldr	r3, [r3, #16]
 8007fb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fba:	2b80      	cmp	r3, #128	; 0x80
 8007fbc:	d10e      	bne.n	8007fdc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	68db      	ldr	r3, [r3, #12]
 8007fc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fc8:	2b80      	cmp	r3, #128	; 0x80
 8007fca:	d107      	bne.n	8007fdc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f000 fd78 	bl	8008acc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	691b      	ldr	r3, [r3, #16]
 8007fe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fe6:	2b40      	cmp	r3, #64	; 0x40
 8007fe8:	d10e      	bne.n	8008008 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	68db      	ldr	r3, [r3, #12]
 8007ff0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ff4:	2b40      	cmp	r3, #64	; 0x40
 8007ff6:	d107      	bne.n	8008008 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f000 f9c1 	bl	800838a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	691b      	ldr	r3, [r3, #16]
 800800e:	f003 0320 	and.w	r3, r3, #32
 8008012:	2b20      	cmp	r3, #32
 8008014:	d10e      	bne.n	8008034 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	68db      	ldr	r3, [r3, #12]
 800801c:	f003 0320 	and.w	r3, r3, #32
 8008020:	2b20      	cmp	r3, #32
 8008022:	d107      	bne.n	8008034 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f06f 0220 	mvn.w	r2, #32
 800802c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f000 fd42 	bl	8008ab8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008034:	bf00      	nop
 8008036:	3708      	adds	r7, #8
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b086      	sub	sp, #24
 8008040:	af00      	add	r7, sp, #0
 8008042:	60f8      	str	r0, [r7, #12]
 8008044:	60b9      	str	r1, [r7, #8]
 8008046:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008048:	2300      	movs	r3, #0
 800804a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008052:	2b01      	cmp	r3, #1
 8008054:	d101      	bne.n	800805a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008056:	2302      	movs	r3, #2
 8008058:	e0ae      	b.n	80081b8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2201      	movs	r2, #1
 800805e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2b0c      	cmp	r3, #12
 8008066:	f200 809f 	bhi.w	80081a8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800806a:	a201      	add	r2, pc, #4	; (adr r2, 8008070 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800806c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008070:	080080a5 	.word	0x080080a5
 8008074:	080081a9 	.word	0x080081a9
 8008078:	080081a9 	.word	0x080081a9
 800807c:	080081a9 	.word	0x080081a9
 8008080:	080080e5 	.word	0x080080e5
 8008084:	080081a9 	.word	0x080081a9
 8008088:	080081a9 	.word	0x080081a9
 800808c:	080081a9 	.word	0x080081a9
 8008090:	08008127 	.word	0x08008127
 8008094:	080081a9 	.word	0x080081a9
 8008098:	080081a9 	.word	0x080081a9
 800809c:	080081a9 	.word	0x080081a9
 80080a0:	08008167 	.word	0x08008167
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	68b9      	ldr	r1, [r7, #8]
 80080aa:	4618      	mov	r0, r3
 80080ac:	f000 fa18 	bl	80084e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	699a      	ldr	r2, [r3, #24]
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f042 0208 	orr.w	r2, r2, #8
 80080be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	699a      	ldr	r2, [r3, #24]
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f022 0204 	bic.w	r2, r2, #4
 80080ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	6999      	ldr	r1, [r3, #24]
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	691a      	ldr	r2, [r3, #16]
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	430a      	orrs	r2, r1
 80080e0:	619a      	str	r2, [r3, #24]
      break;
 80080e2:	e064      	b.n	80081ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	68b9      	ldr	r1, [r7, #8]
 80080ea:	4618      	mov	r0, r3
 80080ec:	f000 fa68 	bl	80085c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	699a      	ldr	r2, [r3, #24]
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80080fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	699a      	ldr	r2, [r3, #24]
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800810e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	6999      	ldr	r1, [r3, #24]
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	691b      	ldr	r3, [r3, #16]
 800811a:	021a      	lsls	r2, r3, #8
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	430a      	orrs	r2, r1
 8008122:	619a      	str	r2, [r3, #24]
      break;
 8008124:	e043      	b.n	80081ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	68b9      	ldr	r1, [r7, #8]
 800812c:	4618      	mov	r0, r3
 800812e:	f000 fabd 	bl	80086ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	69da      	ldr	r2, [r3, #28]
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f042 0208 	orr.w	r2, r2, #8
 8008140:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	69da      	ldr	r2, [r3, #28]
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f022 0204 	bic.w	r2, r2, #4
 8008150:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	69d9      	ldr	r1, [r3, #28]
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	691a      	ldr	r2, [r3, #16]
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	430a      	orrs	r2, r1
 8008162:	61da      	str	r2, [r3, #28]
      break;
 8008164:	e023      	b.n	80081ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	68b9      	ldr	r1, [r7, #8]
 800816c:	4618      	mov	r0, r3
 800816e:	f000 fb11 	bl	8008794 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	69da      	ldr	r2, [r3, #28]
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008180:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	69da      	ldr	r2, [r3, #28]
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008190:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	69d9      	ldr	r1, [r3, #28]
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	691b      	ldr	r3, [r3, #16]
 800819c:	021a      	lsls	r2, r3, #8
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	430a      	orrs	r2, r1
 80081a4:	61da      	str	r2, [r3, #28]
      break;
 80081a6:	e002      	b.n	80081ae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80081a8:	2301      	movs	r3, #1
 80081aa:	75fb      	strb	r3, [r7, #23]
      break;
 80081ac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	2200      	movs	r2, #0
 80081b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80081b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	3718      	adds	r7, #24
 80081bc:	46bd      	mov	sp, r7
 80081be:	bd80      	pop	{r7, pc}

080081c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b084      	sub	sp, #16
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
 80081c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80081ca:	2300      	movs	r3, #0
 80081cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	d101      	bne.n	80081dc <HAL_TIM_ConfigClockSource+0x1c>
 80081d8:	2302      	movs	r3, #2
 80081da:	e0b4      	b.n	8008346 <HAL_TIM_ConfigClockSource+0x186>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2202      	movs	r2, #2
 80081e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	689b      	ldr	r3, [r3, #8]
 80081f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80081fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008202:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	68ba      	ldr	r2, [r7, #8]
 800820a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008214:	d03e      	beq.n	8008294 <HAL_TIM_ConfigClockSource+0xd4>
 8008216:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800821a:	f200 8087 	bhi.w	800832c <HAL_TIM_ConfigClockSource+0x16c>
 800821e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008222:	f000 8086 	beq.w	8008332 <HAL_TIM_ConfigClockSource+0x172>
 8008226:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800822a:	d87f      	bhi.n	800832c <HAL_TIM_ConfigClockSource+0x16c>
 800822c:	2b70      	cmp	r3, #112	; 0x70
 800822e:	d01a      	beq.n	8008266 <HAL_TIM_ConfigClockSource+0xa6>
 8008230:	2b70      	cmp	r3, #112	; 0x70
 8008232:	d87b      	bhi.n	800832c <HAL_TIM_ConfigClockSource+0x16c>
 8008234:	2b60      	cmp	r3, #96	; 0x60
 8008236:	d050      	beq.n	80082da <HAL_TIM_ConfigClockSource+0x11a>
 8008238:	2b60      	cmp	r3, #96	; 0x60
 800823a:	d877      	bhi.n	800832c <HAL_TIM_ConfigClockSource+0x16c>
 800823c:	2b50      	cmp	r3, #80	; 0x50
 800823e:	d03c      	beq.n	80082ba <HAL_TIM_ConfigClockSource+0xfa>
 8008240:	2b50      	cmp	r3, #80	; 0x50
 8008242:	d873      	bhi.n	800832c <HAL_TIM_ConfigClockSource+0x16c>
 8008244:	2b40      	cmp	r3, #64	; 0x40
 8008246:	d058      	beq.n	80082fa <HAL_TIM_ConfigClockSource+0x13a>
 8008248:	2b40      	cmp	r3, #64	; 0x40
 800824a:	d86f      	bhi.n	800832c <HAL_TIM_ConfigClockSource+0x16c>
 800824c:	2b30      	cmp	r3, #48	; 0x30
 800824e:	d064      	beq.n	800831a <HAL_TIM_ConfigClockSource+0x15a>
 8008250:	2b30      	cmp	r3, #48	; 0x30
 8008252:	d86b      	bhi.n	800832c <HAL_TIM_ConfigClockSource+0x16c>
 8008254:	2b20      	cmp	r3, #32
 8008256:	d060      	beq.n	800831a <HAL_TIM_ConfigClockSource+0x15a>
 8008258:	2b20      	cmp	r3, #32
 800825a:	d867      	bhi.n	800832c <HAL_TIM_ConfigClockSource+0x16c>
 800825c:	2b00      	cmp	r3, #0
 800825e:	d05c      	beq.n	800831a <HAL_TIM_ConfigClockSource+0x15a>
 8008260:	2b10      	cmp	r3, #16
 8008262:	d05a      	beq.n	800831a <HAL_TIM_ConfigClockSource+0x15a>
 8008264:	e062      	b.n	800832c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6818      	ldr	r0, [r3, #0]
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	6899      	ldr	r1, [r3, #8]
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	685a      	ldr	r2, [r3, #4]
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	68db      	ldr	r3, [r3, #12]
 8008276:	f000 fb5d 	bl	8008934 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	689b      	ldr	r3, [r3, #8]
 8008280:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008288:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	68ba      	ldr	r2, [r7, #8]
 8008290:	609a      	str	r2, [r3, #8]
      break;
 8008292:	e04f      	b.n	8008334 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6818      	ldr	r0, [r3, #0]
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	6899      	ldr	r1, [r3, #8]
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	685a      	ldr	r2, [r3, #4]
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	68db      	ldr	r3, [r3, #12]
 80082a4:	f000 fb46 	bl	8008934 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	689a      	ldr	r2, [r3, #8]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80082b6:	609a      	str	r2, [r3, #8]
      break;
 80082b8:	e03c      	b.n	8008334 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6818      	ldr	r0, [r3, #0]
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	6859      	ldr	r1, [r3, #4]
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	68db      	ldr	r3, [r3, #12]
 80082c6:	461a      	mov	r2, r3
 80082c8:	f000 faba 	bl	8008840 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	2150      	movs	r1, #80	; 0x50
 80082d2:	4618      	mov	r0, r3
 80082d4:	f000 fb13 	bl	80088fe <TIM_ITRx_SetConfig>
      break;
 80082d8:	e02c      	b.n	8008334 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6818      	ldr	r0, [r3, #0]
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	6859      	ldr	r1, [r3, #4]
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	68db      	ldr	r3, [r3, #12]
 80082e6:	461a      	mov	r2, r3
 80082e8:	f000 fad9 	bl	800889e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	2160      	movs	r1, #96	; 0x60
 80082f2:	4618      	mov	r0, r3
 80082f4:	f000 fb03 	bl	80088fe <TIM_ITRx_SetConfig>
      break;
 80082f8:	e01c      	b.n	8008334 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6818      	ldr	r0, [r3, #0]
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	6859      	ldr	r1, [r3, #4]
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	68db      	ldr	r3, [r3, #12]
 8008306:	461a      	mov	r2, r3
 8008308:	f000 fa9a 	bl	8008840 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	2140      	movs	r1, #64	; 0x40
 8008312:	4618      	mov	r0, r3
 8008314:	f000 faf3 	bl	80088fe <TIM_ITRx_SetConfig>
      break;
 8008318:	e00c      	b.n	8008334 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681a      	ldr	r2, [r3, #0]
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4619      	mov	r1, r3
 8008324:	4610      	mov	r0, r2
 8008326:	f000 faea 	bl	80088fe <TIM_ITRx_SetConfig>
      break;
 800832a:	e003      	b.n	8008334 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800832c:	2301      	movs	r3, #1
 800832e:	73fb      	strb	r3, [r7, #15]
      break;
 8008330:	e000      	b.n	8008334 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008332:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2201      	movs	r2, #1
 8008338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2200      	movs	r2, #0
 8008340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008344:	7bfb      	ldrb	r3, [r7, #15]
}
 8008346:	4618      	mov	r0, r3
 8008348:	3710      	adds	r7, #16
 800834a:	46bd      	mov	sp, r7
 800834c:	bd80      	pop	{r7, pc}

0800834e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800834e:	b480      	push	{r7}
 8008350:	b083      	sub	sp, #12
 8008352:	af00      	add	r7, sp, #0
 8008354:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008356:	bf00      	nop
 8008358:	370c      	adds	r7, #12
 800835a:	46bd      	mov	sp, r7
 800835c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008360:	4770      	bx	lr

08008362 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008362:	b480      	push	{r7}
 8008364:	b083      	sub	sp, #12
 8008366:	af00      	add	r7, sp, #0
 8008368:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800836a:	bf00      	nop
 800836c:	370c      	adds	r7, #12
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr

08008376 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008376:	b480      	push	{r7}
 8008378:	b083      	sub	sp, #12
 800837a:	af00      	add	r7, sp, #0
 800837c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800837e:	bf00      	nop
 8008380:	370c      	adds	r7, #12
 8008382:	46bd      	mov	sp, r7
 8008384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008388:	4770      	bx	lr

0800838a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800838a:	b480      	push	{r7}
 800838c:	b083      	sub	sp, #12
 800838e:	af00      	add	r7, sp, #0
 8008390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008392:	bf00      	nop
 8008394:	370c      	adds	r7, #12
 8008396:	46bd      	mov	sp, r7
 8008398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839c:	4770      	bx	lr
	...

080083a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80083a0:	b480      	push	{r7}
 80083a2:	b085      	sub	sp, #20
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	4a40      	ldr	r2, [pc, #256]	; (80084b4 <TIM_Base_SetConfig+0x114>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d013      	beq.n	80083e0 <TIM_Base_SetConfig+0x40>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083be:	d00f      	beq.n	80083e0 <TIM_Base_SetConfig+0x40>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	4a3d      	ldr	r2, [pc, #244]	; (80084b8 <TIM_Base_SetConfig+0x118>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d00b      	beq.n	80083e0 <TIM_Base_SetConfig+0x40>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	4a3c      	ldr	r2, [pc, #240]	; (80084bc <TIM_Base_SetConfig+0x11c>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d007      	beq.n	80083e0 <TIM_Base_SetConfig+0x40>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	4a3b      	ldr	r2, [pc, #236]	; (80084c0 <TIM_Base_SetConfig+0x120>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d003      	beq.n	80083e0 <TIM_Base_SetConfig+0x40>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	4a3a      	ldr	r2, [pc, #232]	; (80084c4 <TIM_Base_SetConfig+0x124>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d108      	bne.n	80083f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	685b      	ldr	r3, [r3, #4]
 80083ec:	68fa      	ldr	r2, [r7, #12]
 80083ee:	4313      	orrs	r3, r2
 80083f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	4a2f      	ldr	r2, [pc, #188]	; (80084b4 <TIM_Base_SetConfig+0x114>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d02b      	beq.n	8008452 <TIM_Base_SetConfig+0xb2>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008400:	d027      	beq.n	8008452 <TIM_Base_SetConfig+0xb2>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	4a2c      	ldr	r2, [pc, #176]	; (80084b8 <TIM_Base_SetConfig+0x118>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d023      	beq.n	8008452 <TIM_Base_SetConfig+0xb2>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	4a2b      	ldr	r2, [pc, #172]	; (80084bc <TIM_Base_SetConfig+0x11c>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d01f      	beq.n	8008452 <TIM_Base_SetConfig+0xb2>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	4a2a      	ldr	r2, [pc, #168]	; (80084c0 <TIM_Base_SetConfig+0x120>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d01b      	beq.n	8008452 <TIM_Base_SetConfig+0xb2>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	4a29      	ldr	r2, [pc, #164]	; (80084c4 <TIM_Base_SetConfig+0x124>)
 800841e:	4293      	cmp	r3, r2
 8008420:	d017      	beq.n	8008452 <TIM_Base_SetConfig+0xb2>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	4a28      	ldr	r2, [pc, #160]	; (80084c8 <TIM_Base_SetConfig+0x128>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d013      	beq.n	8008452 <TIM_Base_SetConfig+0xb2>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	4a27      	ldr	r2, [pc, #156]	; (80084cc <TIM_Base_SetConfig+0x12c>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d00f      	beq.n	8008452 <TIM_Base_SetConfig+0xb2>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	4a26      	ldr	r2, [pc, #152]	; (80084d0 <TIM_Base_SetConfig+0x130>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d00b      	beq.n	8008452 <TIM_Base_SetConfig+0xb2>
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	4a25      	ldr	r2, [pc, #148]	; (80084d4 <TIM_Base_SetConfig+0x134>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d007      	beq.n	8008452 <TIM_Base_SetConfig+0xb2>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	4a24      	ldr	r2, [pc, #144]	; (80084d8 <TIM_Base_SetConfig+0x138>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d003      	beq.n	8008452 <TIM_Base_SetConfig+0xb2>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	4a23      	ldr	r2, [pc, #140]	; (80084dc <TIM_Base_SetConfig+0x13c>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d108      	bne.n	8008464 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008458:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	68db      	ldr	r3, [r3, #12]
 800845e:	68fa      	ldr	r2, [r7, #12]
 8008460:	4313      	orrs	r3, r2
 8008462:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	695b      	ldr	r3, [r3, #20]
 800846e:	4313      	orrs	r3, r2
 8008470:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	68fa      	ldr	r2, [r7, #12]
 8008476:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	689a      	ldr	r2, [r3, #8]
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	681a      	ldr	r2, [r3, #0]
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	4a0a      	ldr	r2, [pc, #40]	; (80084b4 <TIM_Base_SetConfig+0x114>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d003      	beq.n	8008498 <TIM_Base_SetConfig+0xf8>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	4a0c      	ldr	r2, [pc, #48]	; (80084c4 <TIM_Base_SetConfig+0x124>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d103      	bne.n	80084a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	691a      	ldr	r2, [r3, #16]
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2201      	movs	r2, #1
 80084a4:	615a      	str	r2, [r3, #20]
}
 80084a6:	bf00      	nop
 80084a8:	3714      	adds	r7, #20
 80084aa:	46bd      	mov	sp, r7
 80084ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b0:	4770      	bx	lr
 80084b2:	bf00      	nop
 80084b4:	40010000 	.word	0x40010000
 80084b8:	40000400 	.word	0x40000400
 80084bc:	40000800 	.word	0x40000800
 80084c0:	40000c00 	.word	0x40000c00
 80084c4:	40010400 	.word	0x40010400
 80084c8:	40014000 	.word	0x40014000
 80084cc:	40014400 	.word	0x40014400
 80084d0:	40014800 	.word	0x40014800
 80084d4:	40001800 	.word	0x40001800
 80084d8:	40001c00 	.word	0x40001c00
 80084dc:	40002000 	.word	0x40002000

080084e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80084e0:	b480      	push	{r7}
 80084e2:	b087      	sub	sp, #28
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
 80084e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6a1b      	ldr	r3, [r3, #32]
 80084ee:	f023 0201 	bic.w	r2, r3, #1
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6a1b      	ldr	r3, [r3, #32]
 80084fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	699b      	ldr	r3, [r3, #24]
 8008506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800850e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	f023 0303 	bic.w	r3, r3, #3
 8008516:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	68fa      	ldr	r2, [r7, #12]
 800851e:	4313      	orrs	r3, r2
 8008520:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	f023 0302 	bic.w	r3, r3, #2
 8008528:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	697a      	ldr	r2, [r7, #20]
 8008530:	4313      	orrs	r3, r2
 8008532:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	4a20      	ldr	r2, [pc, #128]	; (80085b8 <TIM_OC1_SetConfig+0xd8>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d003      	beq.n	8008544 <TIM_OC1_SetConfig+0x64>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	4a1f      	ldr	r2, [pc, #124]	; (80085bc <TIM_OC1_SetConfig+0xdc>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d10c      	bne.n	800855e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	f023 0308 	bic.w	r3, r3, #8
 800854a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	68db      	ldr	r3, [r3, #12]
 8008550:	697a      	ldr	r2, [r7, #20]
 8008552:	4313      	orrs	r3, r2
 8008554:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	f023 0304 	bic.w	r3, r3, #4
 800855c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	4a15      	ldr	r2, [pc, #84]	; (80085b8 <TIM_OC1_SetConfig+0xd8>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d003      	beq.n	800856e <TIM_OC1_SetConfig+0x8e>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	4a14      	ldr	r2, [pc, #80]	; (80085bc <TIM_OC1_SetConfig+0xdc>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d111      	bne.n	8008592 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008574:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800857c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	695b      	ldr	r3, [r3, #20]
 8008582:	693a      	ldr	r2, [r7, #16]
 8008584:	4313      	orrs	r3, r2
 8008586:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	699b      	ldr	r3, [r3, #24]
 800858c:	693a      	ldr	r2, [r7, #16]
 800858e:	4313      	orrs	r3, r2
 8008590:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	693a      	ldr	r2, [r7, #16]
 8008596:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	68fa      	ldr	r2, [r7, #12]
 800859c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	685a      	ldr	r2, [r3, #4]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	697a      	ldr	r2, [r7, #20]
 80085aa:	621a      	str	r2, [r3, #32]
}
 80085ac:	bf00      	nop
 80085ae:	371c      	adds	r7, #28
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr
 80085b8:	40010000 	.word	0x40010000
 80085bc:	40010400 	.word	0x40010400

080085c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b087      	sub	sp, #28
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
 80085c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6a1b      	ldr	r3, [r3, #32]
 80085ce:	f023 0210 	bic.w	r2, r3, #16
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6a1b      	ldr	r3, [r3, #32]
 80085da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	685b      	ldr	r3, [r3, #4]
 80085e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	699b      	ldr	r3, [r3, #24]
 80085e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	021b      	lsls	r3, r3, #8
 80085fe:	68fa      	ldr	r2, [r7, #12]
 8008600:	4313      	orrs	r3, r2
 8008602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008604:	697b      	ldr	r3, [r7, #20]
 8008606:	f023 0320 	bic.w	r3, r3, #32
 800860a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	689b      	ldr	r3, [r3, #8]
 8008610:	011b      	lsls	r3, r3, #4
 8008612:	697a      	ldr	r2, [r7, #20]
 8008614:	4313      	orrs	r3, r2
 8008616:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	4a22      	ldr	r2, [pc, #136]	; (80086a4 <TIM_OC2_SetConfig+0xe4>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d003      	beq.n	8008628 <TIM_OC2_SetConfig+0x68>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	4a21      	ldr	r2, [pc, #132]	; (80086a8 <TIM_OC2_SetConfig+0xe8>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d10d      	bne.n	8008644 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800862e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	68db      	ldr	r3, [r3, #12]
 8008634:	011b      	lsls	r3, r3, #4
 8008636:	697a      	ldr	r2, [r7, #20]
 8008638:	4313      	orrs	r3, r2
 800863a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008642:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	4a17      	ldr	r2, [pc, #92]	; (80086a4 <TIM_OC2_SetConfig+0xe4>)
 8008648:	4293      	cmp	r3, r2
 800864a:	d003      	beq.n	8008654 <TIM_OC2_SetConfig+0x94>
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	4a16      	ldr	r2, [pc, #88]	; (80086a8 <TIM_OC2_SetConfig+0xe8>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d113      	bne.n	800867c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800865a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800865c:	693b      	ldr	r3, [r7, #16]
 800865e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008662:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	695b      	ldr	r3, [r3, #20]
 8008668:	009b      	lsls	r3, r3, #2
 800866a:	693a      	ldr	r2, [r7, #16]
 800866c:	4313      	orrs	r3, r2
 800866e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	699b      	ldr	r3, [r3, #24]
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	693a      	ldr	r2, [r7, #16]
 8008678:	4313      	orrs	r3, r2
 800867a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	693a      	ldr	r2, [r7, #16]
 8008680:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	68fa      	ldr	r2, [r7, #12]
 8008686:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	685a      	ldr	r2, [r3, #4]
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	697a      	ldr	r2, [r7, #20]
 8008694:	621a      	str	r2, [r3, #32]
}
 8008696:	bf00      	nop
 8008698:	371c      	adds	r7, #28
 800869a:	46bd      	mov	sp, r7
 800869c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a0:	4770      	bx	lr
 80086a2:	bf00      	nop
 80086a4:	40010000 	.word	0x40010000
 80086a8:	40010400 	.word	0x40010400

080086ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80086ac:	b480      	push	{r7}
 80086ae:	b087      	sub	sp, #28
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
 80086b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	6a1b      	ldr	r3, [r3, #32]
 80086ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6a1b      	ldr	r3, [r3, #32]
 80086c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	685b      	ldr	r3, [r3, #4]
 80086cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	69db      	ldr	r3, [r3, #28]
 80086d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f023 0303 	bic.w	r3, r3, #3
 80086e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	68fa      	ldr	r2, [r7, #12]
 80086ea:	4313      	orrs	r3, r2
 80086ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80086f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	689b      	ldr	r3, [r3, #8]
 80086fa:	021b      	lsls	r3, r3, #8
 80086fc:	697a      	ldr	r2, [r7, #20]
 80086fe:	4313      	orrs	r3, r2
 8008700:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	4a21      	ldr	r2, [pc, #132]	; (800878c <TIM_OC3_SetConfig+0xe0>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d003      	beq.n	8008712 <TIM_OC3_SetConfig+0x66>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	4a20      	ldr	r2, [pc, #128]	; (8008790 <TIM_OC3_SetConfig+0xe4>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d10d      	bne.n	800872e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008712:	697b      	ldr	r3, [r7, #20]
 8008714:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008718:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	68db      	ldr	r3, [r3, #12]
 800871e:	021b      	lsls	r3, r3, #8
 8008720:	697a      	ldr	r2, [r7, #20]
 8008722:	4313      	orrs	r3, r2
 8008724:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800872c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	4a16      	ldr	r2, [pc, #88]	; (800878c <TIM_OC3_SetConfig+0xe0>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d003      	beq.n	800873e <TIM_OC3_SetConfig+0x92>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	4a15      	ldr	r2, [pc, #84]	; (8008790 <TIM_OC3_SetConfig+0xe4>)
 800873a:	4293      	cmp	r3, r2
 800873c:	d113      	bne.n	8008766 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800873e:	693b      	ldr	r3, [r7, #16]
 8008740:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008744:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800874c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	695b      	ldr	r3, [r3, #20]
 8008752:	011b      	lsls	r3, r3, #4
 8008754:	693a      	ldr	r2, [r7, #16]
 8008756:	4313      	orrs	r3, r2
 8008758:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	699b      	ldr	r3, [r3, #24]
 800875e:	011b      	lsls	r3, r3, #4
 8008760:	693a      	ldr	r2, [r7, #16]
 8008762:	4313      	orrs	r3, r2
 8008764:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	693a      	ldr	r2, [r7, #16]
 800876a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	68fa      	ldr	r2, [r7, #12]
 8008770:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	685a      	ldr	r2, [r3, #4]
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	697a      	ldr	r2, [r7, #20]
 800877e:	621a      	str	r2, [r3, #32]
}
 8008780:	bf00      	nop
 8008782:	371c      	adds	r7, #28
 8008784:	46bd      	mov	sp, r7
 8008786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878a:	4770      	bx	lr
 800878c:	40010000 	.word	0x40010000
 8008790:	40010400 	.word	0x40010400

08008794 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008794:	b480      	push	{r7}
 8008796:	b087      	sub	sp, #28
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
 800879c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6a1b      	ldr	r3, [r3, #32]
 80087a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6a1b      	ldr	r3, [r3, #32]
 80087ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	685b      	ldr	r3, [r3, #4]
 80087b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	69db      	ldr	r3, [r3, #28]
 80087ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80087c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	021b      	lsls	r3, r3, #8
 80087d2:	68fa      	ldr	r2, [r7, #12]
 80087d4:	4313      	orrs	r3, r2
 80087d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80087de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	689b      	ldr	r3, [r3, #8]
 80087e4:	031b      	lsls	r3, r3, #12
 80087e6:	693a      	ldr	r2, [r7, #16]
 80087e8:	4313      	orrs	r3, r2
 80087ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	4a12      	ldr	r2, [pc, #72]	; (8008838 <TIM_OC4_SetConfig+0xa4>)
 80087f0:	4293      	cmp	r3, r2
 80087f2:	d003      	beq.n	80087fc <TIM_OC4_SetConfig+0x68>
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	4a11      	ldr	r2, [pc, #68]	; (800883c <TIM_OC4_SetConfig+0xa8>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d109      	bne.n	8008810 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80087fc:	697b      	ldr	r3, [r7, #20]
 80087fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008802:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	695b      	ldr	r3, [r3, #20]
 8008808:	019b      	lsls	r3, r3, #6
 800880a:	697a      	ldr	r2, [r7, #20]
 800880c:	4313      	orrs	r3, r2
 800880e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	697a      	ldr	r2, [r7, #20]
 8008814:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	68fa      	ldr	r2, [r7, #12]
 800881a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	685a      	ldr	r2, [r3, #4]
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	693a      	ldr	r2, [r7, #16]
 8008828:	621a      	str	r2, [r3, #32]
}
 800882a:	bf00      	nop
 800882c:	371c      	adds	r7, #28
 800882e:	46bd      	mov	sp, r7
 8008830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008834:	4770      	bx	lr
 8008836:	bf00      	nop
 8008838:	40010000 	.word	0x40010000
 800883c:	40010400 	.word	0x40010400

08008840 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008840:	b480      	push	{r7}
 8008842:	b087      	sub	sp, #28
 8008844:	af00      	add	r7, sp, #0
 8008846:	60f8      	str	r0, [r7, #12]
 8008848:	60b9      	str	r1, [r7, #8]
 800884a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	6a1b      	ldr	r3, [r3, #32]
 8008850:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	6a1b      	ldr	r3, [r3, #32]
 8008856:	f023 0201 	bic.w	r2, r3, #1
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	699b      	ldr	r3, [r3, #24]
 8008862:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800886a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	011b      	lsls	r3, r3, #4
 8008870:	693a      	ldr	r2, [r7, #16]
 8008872:	4313      	orrs	r3, r2
 8008874:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	f023 030a 	bic.w	r3, r3, #10
 800887c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800887e:	697a      	ldr	r2, [r7, #20]
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	4313      	orrs	r3, r2
 8008884:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	693a      	ldr	r2, [r7, #16]
 800888a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	697a      	ldr	r2, [r7, #20]
 8008890:	621a      	str	r2, [r3, #32]
}
 8008892:	bf00      	nop
 8008894:	371c      	adds	r7, #28
 8008896:	46bd      	mov	sp, r7
 8008898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889c:	4770      	bx	lr

0800889e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800889e:	b480      	push	{r7}
 80088a0:	b087      	sub	sp, #28
 80088a2:	af00      	add	r7, sp, #0
 80088a4:	60f8      	str	r0, [r7, #12]
 80088a6:	60b9      	str	r1, [r7, #8]
 80088a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	6a1b      	ldr	r3, [r3, #32]
 80088ae:	f023 0210 	bic.w	r2, r3, #16
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	699b      	ldr	r3, [r3, #24]
 80088ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	6a1b      	ldr	r3, [r3, #32]
 80088c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80088c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	031b      	lsls	r3, r3, #12
 80088ce:	697a      	ldr	r2, [r7, #20]
 80088d0:	4313      	orrs	r3, r2
 80088d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80088d4:	693b      	ldr	r3, [r7, #16]
 80088d6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80088da:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	011b      	lsls	r3, r3, #4
 80088e0:	693a      	ldr	r2, [r7, #16]
 80088e2:	4313      	orrs	r3, r2
 80088e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	697a      	ldr	r2, [r7, #20]
 80088ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	693a      	ldr	r2, [r7, #16]
 80088f0:	621a      	str	r2, [r3, #32]
}
 80088f2:	bf00      	nop
 80088f4:	371c      	adds	r7, #28
 80088f6:	46bd      	mov	sp, r7
 80088f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fc:	4770      	bx	lr

080088fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80088fe:	b480      	push	{r7}
 8008900:	b085      	sub	sp, #20
 8008902:	af00      	add	r7, sp, #0
 8008904:	6078      	str	r0, [r7, #4]
 8008906:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008914:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008916:	683a      	ldr	r2, [r7, #0]
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	4313      	orrs	r3, r2
 800891c:	f043 0307 	orr.w	r3, r3, #7
 8008920:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	68fa      	ldr	r2, [r7, #12]
 8008926:	609a      	str	r2, [r3, #8]
}
 8008928:	bf00      	nop
 800892a:	3714      	adds	r7, #20
 800892c:	46bd      	mov	sp, r7
 800892e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008932:	4770      	bx	lr

08008934 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008934:	b480      	push	{r7}
 8008936:	b087      	sub	sp, #28
 8008938:	af00      	add	r7, sp, #0
 800893a:	60f8      	str	r0, [r7, #12]
 800893c:	60b9      	str	r1, [r7, #8]
 800893e:	607a      	str	r2, [r7, #4]
 8008940:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	689b      	ldr	r3, [r3, #8]
 8008946:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800894e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	021a      	lsls	r2, r3, #8
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	431a      	orrs	r2, r3
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	4313      	orrs	r3, r2
 800895c:	697a      	ldr	r2, [r7, #20]
 800895e:	4313      	orrs	r3, r2
 8008960:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	697a      	ldr	r2, [r7, #20]
 8008966:	609a      	str	r2, [r3, #8]
}
 8008968:	bf00      	nop
 800896a:	371c      	adds	r7, #28
 800896c:	46bd      	mov	sp, r7
 800896e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008972:	4770      	bx	lr

08008974 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008974:	b480      	push	{r7}
 8008976:	b087      	sub	sp, #28
 8008978:	af00      	add	r7, sp, #0
 800897a:	60f8      	str	r0, [r7, #12]
 800897c:	60b9      	str	r1, [r7, #8]
 800897e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	f003 031f 	and.w	r3, r3, #31
 8008986:	2201      	movs	r2, #1
 8008988:	fa02 f303 	lsl.w	r3, r2, r3
 800898c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	6a1a      	ldr	r2, [r3, #32]
 8008992:	697b      	ldr	r3, [r7, #20]
 8008994:	43db      	mvns	r3, r3
 8008996:	401a      	ands	r2, r3
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	6a1a      	ldr	r2, [r3, #32]
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	f003 031f 	and.w	r3, r3, #31
 80089a6:	6879      	ldr	r1, [r7, #4]
 80089a8:	fa01 f303 	lsl.w	r3, r1, r3
 80089ac:	431a      	orrs	r2, r3
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	621a      	str	r2, [r3, #32]
}
 80089b2:	bf00      	nop
 80089b4:	371c      	adds	r7, #28
 80089b6:	46bd      	mov	sp, r7
 80089b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089bc:	4770      	bx	lr
	...

080089c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b085      	sub	sp, #20
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089d0:	2b01      	cmp	r3, #1
 80089d2:	d101      	bne.n	80089d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80089d4:	2302      	movs	r3, #2
 80089d6:	e05a      	b.n	8008a8e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2201      	movs	r2, #1
 80089dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2202      	movs	r2, #2
 80089e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	685b      	ldr	r3, [r3, #4]
 80089ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	689b      	ldr	r3, [r3, #8]
 80089f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	68fa      	ldr	r2, [r7, #12]
 8008a06:	4313      	orrs	r3, r2
 8008a08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	68fa      	ldr	r2, [r7, #12]
 8008a10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a21      	ldr	r2, [pc, #132]	; (8008a9c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d022      	beq.n	8008a62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a24:	d01d      	beq.n	8008a62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a1d      	ldr	r2, [pc, #116]	; (8008aa0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d018      	beq.n	8008a62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4a1b      	ldr	r2, [pc, #108]	; (8008aa4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d013      	beq.n	8008a62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4a1a      	ldr	r2, [pc, #104]	; (8008aa8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d00e      	beq.n	8008a62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	4a18      	ldr	r2, [pc, #96]	; (8008aac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d009      	beq.n	8008a62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	4a17      	ldr	r2, [pc, #92]	; (8008ab0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d004      	beq.n	8008a62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4a15      	ldr	r2, [pc, #84]	; (8008ab4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d10c      	bne.n	8008a7c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	68ba      	ldr	r2, [r7, #8]
 8008a70:	4313      	orrs	r3, r2
 8008a72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	68ba      	ldr	r2, [r7, #8]
 8008a7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2201      	movs	r2, #1
 8008a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2200      	movs	r2, #0
 8008a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008a8c:	2300      	movs	r3, #0
}
 8008a8e:	4618      	mov	r0, r3
 8008a90:	3714      	adds	r7, #20
 8008a92:	46bd      	mov	sp, r7
 8008a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a98:	4770      	bx	lr
 8008a9a:	bf00      	nop
 8008a9c:	40010000 	.word	0x40010000
 8008aa0:	40000400 	.word	0x40000400
 8008aa4:	40000800 	.word	0x40000800
 8008aa8:	40000c00 	.word	0x40000c00
 8008aac:	40010400 	.word	0x40010400
 8008ab0:	40014000 	.word	0x40014000
 8008ab4:	40001800 	.word	0x40001800

08008ab8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b083      	sub	sp, #12
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008ac0:	bf00      	nop
 8008ac2:	370c      	adds	r7, #12
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aca:	4770      	bx	lr

08008acc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008acc:	b480      	push	{r7}
 8008ace:	b083      	sub	sp, #12
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008ad4:	bf00      	nop
 8008ad6:	370c      	adds	r7, #12
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ade:	4770      	bx	lr

08008ae0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b082      	sub	sp, #8
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d101      	bne.n	8008af2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008aee:	2301      	movs	r3, #1
 8008af0:	e03f      	b.n	8008b72 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008af8:	b2db      	uxtb	r3, r3
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d106      	bne.n	8008b0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2200      	movs	r2, #0
 8008b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	f7fa f964 	bl	8002dd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2224      	movs	r2, #36	; 0x24
 8008b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	68da      	ldr	r2, [r3, #12]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008b22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f000 fe81 	bl	800982c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	691a      	ldr	r2, [r3, #16]
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008b38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	695a      	ldr	r2, [r3, #20]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008b48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	68da      	ldr	r2, [r3, #12]
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008b58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2220      	movs	r2, #32
 8008b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2220      	movs	r2, #32
 8008b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008b70:	2300      	movs	r3, #0
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	3708      	adds	r7, #8
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}

08008b7a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b7a:	b580      	push	{r7, lr}
 8008b7c:	b08a      	sub	sp, #40	; 0x28
 8008b7e:	af02      	add	r7, sp, #8
 8008b80:	60f8      	str	r0, [r7, #12]
 8008b82:	60b9      	str	r1, [r7, #8]
 8008b84:	603b      	str	r3, [r7, #0]
 8008b86:	4613      	mov	r3, r2
 8008b88:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b94:	b2db      	uxtb	r3, r3
 8008b96:	2b20      	cmp	r3, #32
 8008b98:	d17c      	bne.n	8008c94 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d002      	beq.n	8008ba6 <HAL_UART_Transmit+0x2c>
 8008ba0:	88fb      	ldrh	r3, [r7, #6]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d101      	bne.n	8008baa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	e075      	b.n	8008c96 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008bb0:	2b01      	cmp	r3, #1
 8008bb2:	d101      	bne.n	8008bb8 <HAL_UART_Transmit+0x3e>
 8008bb4:	2302      	movs	r3, #2
 8008bb6:	e06e      	b.n	8008c96 <HAL_UART_Transmit+0x11c>
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2201      	movs	r2, #1
 8008bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	2221      	movs	r2, #33	; 0x21
 8008bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008bce:	f7fa fab9 	bl	8003144 <HAL_GetTick>
 8008bd2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	88fa      	ldrh	r2, [r7, #6]
 8008bd8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	88fa      	ldrh	r2, [r7, #6]
 8008bde:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	689b      	ldr	r3, [r3, #8]
 8008be4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008be8:	d108      	bne.n	8008bfc <HAL_UART_Transmit+0x82>
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	691b      	ldr	r3, [r3, #16]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d104      	bne.n	8008bfc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	61bb      	str	r3, [r7, #24]
 8008bfa:	e003      	b.n	8008c04 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008c00:	2300      	movs	r3, #0
 8008c02:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	2200      	movs	r2, #0
 8008c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008c0c:	e02a      	b.n	8008c64 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	9300      	str	r3, [sp, #0]
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	2200      	movs	r2, #0
 8008c16:	2180      	movs	r1, #128	; 0x80
 8008c18:	68f8      	ldr	r0, [r7, #12]
 8008c1a:	f000 fbc1 	bl	80093a0 <UART_WaitOnFlagUntilTimeout>
 8008c1e:	4603      	mov	r3, r0
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d001      	beq.n	8008c28 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008c24:	2303      	movs	r3, #3
 8008c26:	e036      	b.n	8008c96 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008c28:	69fb      	ldr	r3, [r7, #28]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d10b      	bne.n	8008c46 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	881b      	ldrh	r3, [r3, #0]
 8008c32:	461a      	mov	r2, r3
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c3c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008c3e:	69bb      	ldr	r3, [r7, #24]
 8008c40:	3302      	adds	r3, #2
 8008c42:	61bb      	str	r3, [r7, #24]
 8008c44:	e007      	b.n	8008c56 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008c46:	69fb      	ldr	r3, [r7, #28]
 8008c48:	781a      	ldrb	r2, [r3, #0]
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008c50:	69fb      	ldr	r3, [r7, #28]
 8008c52:	3301      	adds	r3, #1
 8008c54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008c5a:	b29b      	uxth	r3, r3
 8008c5c:	3b01      	subs	r3, #1
 8008c5e:	b29a      	uxth	r2, r3
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008c68:	b29b      	uxth	r3, r3
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d1cf      	bne.n	8008c0e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	9300      	str	r3, [sp, #0]
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	2200      	movs	r2, #0
 8008c76:	2140      	movs	r1, #64	; 0x40
 8008c78:	68f8      	ldr	r0, [r7, #12]
 8008c7a:	f000 fb91 	bl	80093a0 <UART_WaitOnFlagUntilTimeout>
 8008c7e:	4603      	mov	r3, r0
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d001      	beq.n	8008c88 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008c84:	2303      	movs	r3, #3
 8008c86:	e006      	b.n	8008c96 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2220      	movs	r2, #32
 8008c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008c90:	2300      	movs	r3, #0
 8008c92:	e000      	b.n	8008c96 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008c94:	2302      	movs	r3, #2
  }
}
 8008c96:	4618      	mov	r0, r3
 8008c98:	3720      	adds	r7, #32
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	bd80      	pop	{r7, pc}

08008c9e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008c9e:	b580      	push	{r7, lr}
 8008ca0:	b08a      	sub	sp, #40	; 0x28
 8008ca2:	af02      	add	r7, sp, #8
 8008ca4:	60f8      	str	r0, [r7, #12]
 8008ca6:	60b9      	str	r1, [r7, #8]
 8008ca8:	603b      	str	r3, [r7, #0]
 8008caa:	4613      	mov	r3, r2
 8008cac:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008cb8:	b2db      	uxtb	r3, r3
 8008cba:	2b20      	cmp	r3, #32
 8008cbc:	f040 808c 	bne.w	8008dd8 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d002      	beq.n	8008ccc <HAL_UART_Receive+0x2e>
 8008cc6:	88fb      	ldrh	r3, [r7, #6]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d101      	bne.n	8008cd0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008ccc:	2301      	movs	r3, #1
 8008cce:	e084      	b.n	8008dda <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008cd6:	2b01      	cmp	r3, #1
 8008cd8:	d101      	bne.n	8008cde <HAL_UART_Receive+0x40>
 8008cda:	2302      	movs	r3, #2
 8008cdc:	e07d      	b.n	8008dda <HAL_UART_Receive+0x13c>
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	2201      	movs	r2, #1
 8008ce2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	2200      	movs	r2, #0
 8008cea:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2222      	movs	r2, #34	; 0x22
 8008cf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008cfa:	f7fa fa23 	bl	8003144 <HAL_GetTick>
 8008cfe:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	88fa      	ldrh	r2, [r7, #6]
 8008d04:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	88fa      	ldrh	r2, [r7, #6]
 8008d0a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	689b      	ldr	r3, [r3, #8]
 8008d10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d14:	d108      	bne.n	8008d28 <HAL_UART_Receive+0x8a>
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	691b      	ldr	r3, [r3, #16]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d104      	bne.n	8008d28 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8008d1e:	2300      	movs	r3, #0
 8008d20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	61bb      	str	r3, [r7, #24]
 8008d26:	e003      	b.n	8008d30 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2200      	movs	r2, #0
 8008d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8008d38:	e043      	b.n	8008dc2 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	9300      	str	r3, [sp, #0]
 8008d3e:	697b      	ldr	r3, [r7, #20]
 8008d40:	2200      	movs	r2, #0
 8008d42:	2120      	movs	r1, #32
 8008d44:	68f8      	ldr	r0, [r7, #12]
 8008d46:	f000 fb2b 	bl	80093a0 <UART_WaitOnFlagUntilTimeout>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d001      	beq.n	8008d54 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8008d50:	2303      	movs	r3, #3
 8008d52:	e042      	b.n	8008dda <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8008d54:	69fb      	ldr	r3, [r7, #28]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d10c      	bne.n	8008d74 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	685b      	ldr	r3, [r3, #4]
 8008d60:	b29b      	uxth	r3, r3
 8008d62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d66:	b29a      	uxth	r2, r3
 8008d68:	69bb      	ldr	r3, [r7, #24]
 8008d6a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008d6c:	69bb      	ldr	r3, [r7, #24]
 8008d6e:	3302      	adds	r3, #2
 8008d70:	61bb      	str	r3, [r7, #24]
 8008d72:	e01f      	b.n	8008db4 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	689b      	ldr	r3, [r3, #8]
 8008d78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d7c:	d007      	beq.n	8008d8e <HAL_UART_Receive+0xf0>
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	689b      	ldr	r3, [r3, #8]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d10a      	bne.n	8008d9c <HAL_UART_Receive+0xfe>
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	691b      	ldr	r3, [r3, #16]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d106      	bne.n	8008d9c <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	685b      	ldr	r3, [r3, #4]
 8008d94:	b2da      	uxtb	r2, r3
 8008d96:	69fb      	ldr	r3, [r7, #28]
 8008d98:	701a      	strb	r2, [r3, #0]
 8008d9a:	e008      	b.n	8008dae <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	685b      	ldr	r3, [r3, #4]
 8008da2:	b2db      	uxtb	r3, r3
 8008da4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008da8:	b2da      	uxtb	r2, r3
 8008daa:	69fb      	ldr	r3, [r7, #28]
 8008dac:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8008dae:	69fb      	ldr	r3, [r7, #28]
 8008db0:	3301      	adds	r3, #1
 8008db2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	3b01      	subs	r3, #1
 8008dbc:	b29a      	uxth	r2, r3
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008dc6:	b29b      	uxth	r3, r3
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d1b6      	bne.n	8008d3a <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	2220      	movs	r2, #32
 8008dd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	e000      	b.n	8008dda <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8008dd8:	2302      	movs	r3, #2
  }
}
 8008dda:	4618      	mov	r0, r3
 8008ddc:	3720      	adds	r7, #32
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bd80      	pop	{r7, pc}

08008de2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008de2:	b580      	push	{r7, lr}
 8008de4:	b084      	sub	sp, #16
 8008de6:	af00      	add	r7, sp, #0
 8008de8:	60f8      	str	r0, [r7, #12]
 8008dea:	60b9      	str	r1, [r7, #8]
 8008dec:	4613      	mov	r3, r2
 8008dee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008df6:	b2db      	uxtb	r3, r3
 8008df8:	2b20      	cmp	r3, #32
 8008dfa:	d11d      	bne.n	8008e38 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d002      	beq.n	8008e08 <HAL_UART_Receive_IT+0x26>
 8008e02:	88fb      	ldrh	r3, [r7, #6]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d101      	bne.n	8008e0c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008e08:	2301      	movs	r3, #1
 8008e0a:	e016      	b.n	8008e3a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e12:	2b01      	cmp	r3, #1
 8008e14:	d101      	bne.n	8008e1a <HAL_UART_Receive_IT+0x38>
 8008e16:	2302      	movs	r3, #2
 8008e18:	e00f      	b.n	8008e3a <HAL_UART_Receive_IT+0x58>
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2200      	movs	r2, #0
 8008e26:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008e28:	88fb      	ldrh	r3, [r7, #6]
 8008e2a:	461a      	mov	r2, r3
 8008e2c:	68b9      	ldr	r1, [r7, #8]
 8008e2e:	68f8      	ldr	r0, [r7, #12]
 8008e30:	f000 fb24 	bl	800947c <UART_Start_Receive_IT>
 8008e34:	4603      	mov	r3, r0
 8008e36:	e000      	b.n	8008e3a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008e38:	2302      	movs	r3, #2
  }
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3710      	adds	r7, #16
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}
	...

08008e44 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b0ba      	sub	sp, #232	; 0xe8
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	68db      	ldr	r3, [r3, #12]
 8008e5c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	695b      	ldr	r3, [r3, #20]
 8008e66:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008e70:	2300      	movs	r3, #0
 8008e72:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008e76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e7a:	f003 030f 	and.w	r3, r3, #15
 8008e7e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008e82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d10f      	bne.n	8008eaa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008e8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e8e:	f003 0320 	and.w	r3, r3, #32
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d009      	beq.n	8008eaa <HAL_UART_IRQHandler+0x66>
 8008e96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008e9a:	f003 0320 	and.w	r3, r3, #32
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d003      	beq.n	8008eaa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	f000 fc07 	bl	80096b6 <UART_Receive_IT>
      return;
 8008ea8:	e256      	b.n	8009358 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008eaa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	f000 80de 	beq.w	8009070 <HAL_UART_IRQHandler+0x22c>
 8008eb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008eb8:	f003 0301 	and.w	r3, r3, #1
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d106      	bne.n	8008ece <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008ec0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ec4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	f000 80d1 	beq.w	8009070 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008ece:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ed2:	f003 0301 	and.w	r3, r3, #1
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d00b      	beq.n	8008ef2 <HAL_UART_IRQHandler+0xae>
 8008eda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d005      	beq.n	8008ef2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eea:	f043 0201 	orr.w	r2, r3, #1
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008ef2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ef6:	f003 0304 	and.w	r3, r3, #4
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d00b      	beq.n	8008f16 <HAL_UART_IRQHandler+0xd2>
 8008efe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008f02:	f003 0301 	and.w	r3, r3, #1
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d005      	beq.n	8008f16 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f0e:	f043 0202 	orr.w	r2, r3, #2
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008f16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f1a:	f003 0302 	and.w	r3, r3, #2
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d00b      	beq.n	8008f3a <HAL_UART_IRQHandler+0xf6>
 8008f22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008f26:	f003 0301 	and.w	r3, r3, #1
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d005      	beq.n	8008f3a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f32:	f043 0204 	orr.w	r2, r3, #4
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008f3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f3e:	f003 0308 	and.w	r3, r3, #8
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d011      	beq.n	8008f6a <HAL_UART_IRQHandler+0x126>
 8008f46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f4a:	f003 0320 	and.w	r3, r3, #32
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d105      	bne.n	8008f5e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008f52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008f56:	f003 0301 	and.w	r3, r3, #1
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d005      	beq.n	8008f6a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f62:	f043 0208 	orr.w	r2, r3, #8
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	f000 81ed 	beq.w	800934e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008f74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f78:	f003 0320 	and.w	r3, r3, #32
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d008      	beq.n	8008f92 <HAL_UART_IRQHandler+0x14e>
 8008f80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f84:	f003 0320 	and.w	r3, r3, #32
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d002      	beq.n	8008f92 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f000 fb92 	bl	80096b6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	695b      	ldr	r3, [r3, #20]
 8008f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f9c:	2b40      	cmp	r3, #64	; 0x40
 8008f9e:	bf0c      	ite	eq
 8008fa0:	2301      	moveq	r3, #1
 8008fa2:	2300      	movne	r3, #0
 8008fa4:	b2db      	uxtb	r3, r3
 8008fa6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fae:	f003 0308 	and.w	r3, r3, #8
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d103      	bne.n	8008fbe <HAL_UART_IRQHandler+0x17a>
 8008fb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d04f      	beq.n	800905e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f000 fa9a 	bl	80094f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	695b      	ldr	r3, [r3, #20]
 8008fca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fce:	2b40      	cmp	r3, #64	; 0x40
 8008fd0:	d141      	bne.n	8009056 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	3314      	adds	r3, #20
 8008fd8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fdc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008fe0:	e853 3f00 	ldrex	r3, [r3]
 8008fe4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008fe8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008fec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ff0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	3314      	adds	r3, #20
 8008ffa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008ffe:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009002:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009006:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800900a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800900e:	e841 2300 	strex	r3, r2, [r1]
 8009012:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009016:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800901a:	2b00      	cmp	r3, #0
 800901c:	d1d9      	bne.n	8008fd2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009022:	2b00      	cmp	r3, #0
 8009024:	d013      	beq.n	800904e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800902a:	4a7d      	ldr	r2, [pc, #500]	; (8009220 <HAL_UART_IRQHandler+0x3dc>)
 800902c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009032:	4618      	mov	r0, r3
 8009034:	f7fa fb02 	bl	800363c <HAL_DMA_Abort_IT>
 8009038:	4603      	mov	r3, r0
 800903a:	2b00      	cmp	r3, #0
 800903c:	d016      	beq.n	800906c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009042:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009044:	687a      	ldr	r2, [r7, #4]
 8009046:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009048:	4610      	mov	r0, r2
 800904a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800904c:	e00e      	b.n	800906c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f000 f990 	bl	8009374 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009054:	e00a      	b.n	800906c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f000 f98c 	bl	8009374 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800905c:	e006      	b.n	800906c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f000 f988 	bl	8009374 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2200      	movs	r2, #0
 8009068:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800906a:	e170      	b.n	800934e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800906c:	bf00      	nop
    return;
 800906e:	e16e      	b.n	800934e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009074:	2b01      	cmp	r3, #1
 8009076:	f040 814a 	bne.w	800930e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800907a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800907e:	f003 0310 	and.w	r3, r3, #16
 8009082:	2b00      	cmp	r3, #0
 8009084:	f000 8143 	beq.w	800930e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800908c:	f003 0310 	and.w	r3, r3, #16
 8009090:	2b00      	cmp	r3, #0
 8009092:	f000 813c 	beq.w	800930e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009096:	2300      	movs	r3, #0
 8009098:	60bb      	str	r3, [r7, #8]
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	60bb      	str	r3, [r7, #8]
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	60bb      	str	r3, [r7, #8]
 80090aa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	695b      	ldr	r3, [r3, #20]
 80090b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090b6:	2b40      	cmp	r3, #64	; 0x40
 80090b8:	f040 80b4 	bne.w	8009224 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80090c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	f000 8140 	beq.w	8009352 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80090d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80090da:	429a      	cmp	r2, r3
 80090dc:	f080 8139 	bcs.w	8009352 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80090e6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090ec:	69db      	ldr	r3, [r3, #28]
 80090ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80090f2:	f000 8088 	beq.w	8009206 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	330c      	adds	r3, #12
 80090fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009100:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009104:	e853 3f00 	ldrex	r3, [r3]
 8009108:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800910c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009110:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009114:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	330c      	adds	r3, #12
 800911e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009122:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009126:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800912a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800912e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009132:	e841 2300 	strex	r3, r2, [r1]
 8009136:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800913a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800913e:	2b00      	cmp	r3, #0
 8009140:	d1d9      	bne.n	80090f6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	3314      	adds	r3, #20
 8009148:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800914a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800914c:	e853 3f00 	ldrex	r3, [r3]
 8009150:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009152:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009154:	f023 0301 	bic.w	r3, r3, #1
 8009158:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	3314      	adds	r3, #20
 8009162:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009166:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800916a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800916c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800916e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009172:	e841 2300 	strex	r3, r2, [r1]
 8009176:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009178:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800917a:	2b00      	cmp	r3, #0
 800917c:	d1e1      	bne.n	8009142 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	3314      	adds	r3, #20
 8009184:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009186:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009188:	e853 3f00 	ldrex	r3, [r3]
 800918c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800918e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009190:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009194:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	3314      	adds	r3, #20
 800919e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80091a2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80091a4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091a6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80091a8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80091aa:	e841 2300 	strex	r3, r2, [r1]
 80091ae:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80091b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d1e3      	bne.n	800917e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2220      	movs	r2, #32
 80091ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2200      	movs	r2, #0
 80091c2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	330c      	adds	r3, #12
 80091ca:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091ce:	e853 3f00 	ldrex	r3, [r3]
 80091d2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80091d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80091d6:	f023 0310 	bic.w	r3, r3, #16
 80091da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	330c      	adds	r3, #12
 80091e4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80091e8:	65ba      	str	r2, [r7, #88]	; 0x58
 80091ea:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ec:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80091ee:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80091f0:	e841 2300 	strex	r3, r2, [r1]
 80091f4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80091f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d1e3      	bne.n	80091c4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009200:	4618      	mov	r0, r3
 8009202:	f7fa f9ab 	bl	800355c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800920e:	b29b      	uxth	r3, r3
 8009210:	1ad3      	subs	r3, r2, r3
 8009212:	b29b      	uxth	r3, r3
 8009214:	4619      	mov	r1, r3
 8009216:	6878      	ldr	r0, [r7, #4]
 8009218:	f000 f8b6 	bl	8009388 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800921c:	e099      	b.n	8009352 <HAL_UART_IRQHandler+0x50e>
 800921e:	bf00      	nop
 8009220:	080095bf 	.word	0x080095bf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800922c:	b29b      	uxth	r3, r3
 800922e:	1ad3      	subs	r3, r2, r3
 8009230:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009238:	b29b      	uxth	r3, r3
 800923a:	2b00      	cmp	r3, #0
 800923c:	f000 808b 	beq.w	8009356 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009240:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009244:	2b00      	cmp	r3, #0
 8009246:	f000 8086 	beq.w	8009356 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	330c      	adds	r3, #12
 8009250:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009254:	e853 3f00 	ldrex	r3, [r3]
 8009258:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800925a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800925c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009260:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	330c      	adds	r3, #12
 800926a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800926e:	647a      	str	r2, [r7, #68]	; 0x44
 8009270:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009272:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009274:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009276:	e841 2300 	strex	r3, r2, [r1]
 800927a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800927c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800927e:	2b00      	cmp	r3, #0
 8009280:	d1e3      	bne.n	800924a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	3314      	adds	r3, #20
 8009288:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800928a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800928c:	e853 3f00 	ldrex	r3, [r3]
 8009290:	623b      	str	r3, [r7, #32]
   return(result);
 8009292:	6a3b      	ldr	r3, [r7, #32]
 8009294:	f023 0301 	bic.w	r3, r3, #1
 8009298:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	3314      	adds	r3, #20
 80092a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80092a6:	633a      	str	r2, [r7, #48]	; 0x30
 80092a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80092ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80092ae:	e841 2300 	strex	r3, r2, [r1]
 80092b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80092b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d1e3      	bne.n	8009282 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2220      	movs	r2, #32
 80092be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2200      	movs	r2, #0
 80092c6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	330c      	adds	r3, #12
 80092ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092d0:	693b      	ldr	r3, [r7, #16]
 80092d2:	e853 3f00 	ldrex	r3, [r3]
 80092d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	f023 0310 	bic.w	r3, r3, #16
 80092de:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	330c      	adds	r3, #12
 80092e8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80092ec:	61fa      	str	r2, [r7, #28]
 80092ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092f0:	69b9      	ldr	r1, [r7, #24]
 80092f2:	69fa      	ldr	r2, [r7, #28]
 80092f4:	e841 2300 	strex	r3, r2, [r1]
 80092f8:	617b      	str	r3, [r7, #20]
   return(result);
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d1e3      	bne.n	80092c8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009300:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009304:	4619      	mov	r1, r3
 8009306:	6878      	ldr	r0, [r7, #4]
 8009308:	f000 f83e 	bl	8009388 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800930c:	e023      	b.n	8009356 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800930e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009316:	2b00      	cmp	r3, #0
 8009318:	d009      	beq.n	800932e <HAL_UART_IRQHandler+0x4ea>
 800931a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800931e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009322:	2b00      	cmp	r3, #0
 8009324:	d003      	beq.n	800932e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	f000 f95d 	bl	80095e6 <UART_Transmit_IT>
    return;
 800932c:	e014      	b.n	8009358 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800932e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009336:	2b00      	cmp	r3, #0
 8009338:	d00e      	beq.n	8009358 <HAL_UART_IRQHandler+0x514>
 800933a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800933e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009342:	2b00      	cmp	r3, #0
 8009344:	d008      	beq.n	8009358 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009346:	6878      	ldr	r0, [r7, #4]
 8009348:	f000 f99d 	bl	8009686 <UART_EndTransmit_IT>
    return;
 800934c:	e004      	b.n	8009358 <HAL_UART_IRQHandler+0x514>
    return;
 800934e:	bf00      	nop
 8009350:	e002      	b.n	8009358 <HAL_UART_IRQHandler+0x514>
      return;
 8009352:	bf00      	nop
 8009354:	e000      	b.n	8009358 <HAL_UART_IRQHandler+0x514>
      return;
 8009356:	bf00      	nop
  }
}
 8009358:	37e8      	adds	r7, #232	; 0xe8
 800935a:	46bd      	mov	sp, r7
 800935c:	bd80      	pop	{r7, pc}
 800935e:	bf00      	nop

08009360 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009360:	b480      	push	{r7}
 8009362:	b083      	sub	sp, #12
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009368:	bf00      	nop
 800936a:	370c      	adds	r7, #12
 800936c:	46bd      	mov	sp, r7
 800936e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009372:	4770      	bx	lr

08009374 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009374:	b480      	push	{r7}
 8009376:	b083      	sub	sp, #12
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800937c:	bf00      	nop
 800937e:	370c      	adds	r7, #12
 8009380:	46bd      	mov	sp, r7
 8009382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009386:	4770      	bx	lr

08009388 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009388:	b480      	push	{r7}
 800938a:	b083      	sub	sp, #12
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
 8009390:	460b      	mov	r3, r1
 8009392:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009394:	bf00      	nop
 8009396:	370c      	adds	r7, #12
 8009398:	46bd      	mov	sp, r7
 800939a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939e:	4770      	bx	lr

080093a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b090      	sub	sp, #64	; 0x40
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	60f8      	str	r0, [r7, #12]
 80093a8:	60b9      	str	r1, [r7, #8]
 80093aa:	603b      	str	r3, [r7, #0]
 80093ac:	4613      	mov	r3, r2
 80093ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093b0:	e050      	b.n	8009454 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80093b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80093b8:	d04c      	beq.n	8009454 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80093ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d007      	beq.n	80093d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80093c0:	f7f9 fec0 	bl	8003144 <HAL_GetTick>
 80093c4:	4602      	mov	r2, r0
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	1ad3      	subs	r3, r2, r3
 80093ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80093cc:	429a      	cmp	r2, r3
 80093ce:	d241      	bcs.n	8009454 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	330c      	adds	r3, #12
 80093d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093da:	e853 3f00 	ldrex	r3, [r3]
 80093de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80093e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093e2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80093e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	330c      	adds	r3, #12
 80093ee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80093f0:	637a      	str	r2, [r7, #52]	; 0x34
 80093f2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80093f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80093f8:	e841 2300 	strex	r3, r2, [r1]
 80093fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80093fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009400:	2b00      	cmp	r3, #0
 8009402:	d1e5      	bne.n	80093d0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	3314      	adds	r3, #20
 800940a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800940c:	697b      	ldr	r3, [r7, #20]
 800940e:	e853 3f00 	ldrex	r3, [r3]
 8009412:	613b      	str	r3, [r7, #16]
   return(result);
 8009414:	693b      	ldr	r3, [r7, #16]
 8009416:	f023 0301 	bic.w	r3, r3, #1
 800941a:	63bb      	str	r3, [r7, #56]	; 0x38
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	3314      	adds	r3, #20
 8009422:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009424:	623a      	str	r2, [r7, #32]
 8009426:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009428:	69f9      	ldr	r1, [r7, #28]
 800942a:	6a3a      	ldr	r2, [r7, #32]
 800942c:	e841 2300 	strex	r3, r2, [r1]
 8009430:	61bb      	str	r3, [r7, #24]
   return(result);
 8009432:	69bb      	ldr	r3, [r7, #24]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d1e5      	bne.n	8009404 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2220      	movs	r2, #32
 800943c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	2220      	movs	r2, #32
 8009444:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	2200      	movs	r2, #0
 800944c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009450:	2303      	movs	r3, #3
 8009452:	e00f      	b.n	8009474 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	681a      	ldr	r2, [r3, #0]
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	4013      	ands	r3, r2
 800945e:	68ba      	ldr	r2, [r7, #8]
 8009460:	429a      	cmp	r2, r3
 8009462:	bf0c      	ite	eq
 8009464:	2301      	moveq	r3, #1
 8009466:	2300      	movne	r3, #0
 8009468:	b2db      	uxtb	r3, r3
 800946a:	461a      	mov	r2, r3
 800946c:	79fb      	ldrb	r3, [r7, #7]
 800946e:	429a      	cmp	r2, r3
 8009470:	d09f      	beq.n	80093b2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009472:	2300      	movs	r3, #0
}
 8009474:	4618      	mov	r0, r3
 8009476:	3740      	adds	r7, #64	; 0x40
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}

0800947c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800947c:	b480      	push	{r7}
 800947e:	b085      	sub	sp, #20
 8009480:	af00      	add	r7, sp, #0
 8009482:	60f8      	str	r0, [r7, #12]
 8009484:	60b9      	str	r1, [r7, #8]
 8009486:	4613      	mov	r3, r2
 8009488:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	68ba      	ldr	r2, [r7, #8]
 800948e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	88fa      	ldrh	r2, [r7, #6]
 8009494:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	88fa      	ldrh	r2, [r7, #6]
 800949a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	2200      	movs	r2, #0
 80094a0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	2222      	movs	r2, #34	; 0x22
 80094a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	2200      	movs	r2, #0
 80094ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	691b      	ldr	r3, [r3, #16]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d007      	beq.n	80094ca <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	68da      	ldr	r2, [r3, #12]
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80094c8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	695a      	ldr	r2, [r3, #20]
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f042 0201 	orr.w	r2, r2, #1
 80094d8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	68da      	ldr	r2, [r3, #12]
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f042 0220 	orr.w	r2, r2, #32
 80094e8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80094ea:	2300      	movs	r3, #0
}
 80094ec:	4618      	mov	r0, r3
 80094ee:	3714      	adds	r7, #20
 80094f0:	46bd      	mov	sp, r7
 80094f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f6:	4770      	bx	lr

080094f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80094f8:	b480      	push	{r7}
 80094fa:	b095      	sub	sp, #84	; 0x54
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	330c      	adds	r3, #12
 8009506:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009508:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800950a:	e853 3f00 	ldrex	r3, [r3]
 800950e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009512:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009516:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	330c      	adds	r3, #12
 800951e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009520:	643a      	str	r2, [r7, #64]	; 0x40
 8009522:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009524:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009526:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009528:	e841 2300 	strex	r3, r2, [r1]
 800952c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800952e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009530:	2b00      	cmp	r3, #0
 8009532:	d1e5      	bne.n	8009500 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	3314      	adds	r3, #20
 800953a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800953c:	6a3b      	ldr	r3, [r7, #32]
 800953e:	e853 3f00 	ldrex	r3, [r3]
 8009542:	61fb      	str	r3, [r7, #28]
   return(result);
 8009544:	69fb      	ldr	r3, [r7, #28]
 8009546:	f023 0301 	bic.w	r3, r3, #1
 800954a:	64bb      	str	r3, [r7, #72]	; 0x48
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	3314      	adds	r3, #20
 8009552:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009554:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009556:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009558:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800955a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800955c:	e841 2300 	strex	r3, r2, [r1]
 8009560:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009564:	2b00      	cmp	r3, #0
 8009566:	d1e5      	bne.n	8009534 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800956c:	2b01      	cmp	r3, #1
 800956e:	d119      	bne.n	80095a4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	330c      	adds	r3, #12
 8009576:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	e853 3f00 	ldrex	r3, [r3]
 800957e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	f023 0310 	bic.w	r3, r3, #16
 8009586:	647b      	str	r3, [r7, #68]	; 0x44
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	330c      	adds	r3, #12
 800958e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009590:	61ba      	str	r2, [r7, #24]
 8009592:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009594:	6979      	ldr	r1, [r7, #20]
 8009596:	69ba      	ldr	r2, [r7, #24]
 8009598:	e841 2300 	strex	r3, r2, [r1]
 800959c:	613b      	str	r3, [r7, #16]
   return(result);
 800959e:	693b      	ldr	r3, [r7, #16]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d1e5      	bne.n	8009570 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2220      	movs	r2, #32
 80095a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2200      	movs	r2, #0
 80095b0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80095b2:	bf00      	nop
 80095b4:	3754      	adds	r7, #84	; 0x54
 80095b6:	46bd      	mov	sp, r7
 80095b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095bc:	4770      	bx	lr

080095be <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80095be:	b580      	push	{r7, lr}
 80095c0:	b084      	sub	sp, #16
 80095c2:	af00      	add	r7, sp, #0
 80095c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	2200      	movs	r2, #0
 80095d0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	2200      	movs	r2, #0
 80095d6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80095d8:	68f8      	ldr	r0, [r7, #12]
 80095da:	f7ff fecb 	bl	8009374 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80095de:	bf00      	nop
 80095e0:	3710      	adds	r7, #16
 80095e2:	46bd      	mov	sp, r7
 80095e4:	bd80      	pop	{r7, pc}

080095e6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80095e6:	b480      	push	{r7}
 80095e8:	b085      	sub	sp, #20
 80095ea:	af00      	add	r7, sp, #0
 80095ec:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80095f4:	b2db      	uxtb	r3, r3
 80095f6:	2b21      	cmp	r3, #33	; 0x21
 80095f8:	d13e      	bne.n	8009678 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	689b      	ldr	r3, [r3, #8]
 80095fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009602:	d114      	bne.n	800962e <UART_Transmit_IT+0x48>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	691b      	ldr	r3, [r3, #16]
 8009608:	2b00      	cmp	r3, #0
 800960a:	d110      	bne.n	800962e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	6a1b      	ldr	r3, [r3, #32]
 8009610:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	881b      	ldrh	r3, [r3, #0]
 8009616:	461a      	mov	r2, r3
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009620:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6a1b      	ldr	r3, [r3, #32]
 8009626:	1c9a      	adds	r2, r3, #2
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	621a      	str	r2, [r3, #32]
 800962c:	e008      	b.n	8009640 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6a1b      	ldr	r3, [r3, #32]
 8009632:	1c59      	adds	r1, r3, #1
 8009634:	687a      	ldr	r2, [r7, #4]
 8009636:	6211      	str	r1, [r2, #32]
 8009638:	781a      	ldrb	r2, [r3, #0]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009644:	b29b      	uxth	r3, r3
 8009646:	3b01      	subs	r3, #1
 8009648:	b29b      	uxth	r3, r3
 800964a:	687a      	ldr	r2, [r7, #4]
 800964c:	4619      	mov	r1, r3
 800964e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009650:	2b00      	cmp	r3, #0
 8009652:	d10f      	bne.n	8009674 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	68da      	ldr	r2, [r3, #12]
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009662:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	68da      	ldr	r2, [r3, #12]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009672:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009674:	2300      	movs	r3, #0
 8009676:	e000      	b.n	800967a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009678:	2302      	movs	r3, #2
  }
}
 800967a:	4618      	mov	r0, r3
 800967c:	3714      	adds	r7, #20
 800967e:	46bd      	mov	sp, r7
 8009680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009684:	4770      	bx	lr

08009686 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009686:	b580      	push	{r7, lr}
 8009688:	b082      	sub	sp, #8
 800968a:	af00      	add	r7, sp, #0
 800968c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	68da      	ldr	r2, [r3, #12]
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800969c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	2220      	movs	r2, #32
 80096a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80096a6:	6878      	ldr	r0, [r7, #4]
 80096a8:	f7ff fe5a 	bl	8009360 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80096ac:	2300      	movs	r3, #0
}
 80096ae:	4618      	mov	r0, r3
 80096b0:	3708      	adds	r7, #8
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}

080096b6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80096b6:	b580      	push	{r7, lr}
 80096b8:	b08c      	sub	sp, #48	; 0x30
 80096ba:	af00      	add	r7, sp, #0
 80096bc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80096c4:	b2db      	uxtb	r3, r3
 80096c6:	2b22      	cmp	r3, #34	; 0x22
 80096c8:	f040 80ab 	bne.w	8009822 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	689b      	ldr	r3, [r3, #8]
 80096d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096d4:	d117      	bne.n	8009706 <UART_Receive_IT+0x50>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	691b      	ldr	r3, [r3, #16]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d113      	bne.n	8009706 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80096de:	2300      	movs	r3, #0
 80096e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096e6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	685b      	ldr	r3, [r3, #4]
 80096ee:	b29b      	uxth	r3, r3
 80096f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096f4:	b29a      	uxth	r2, r3
 80096f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096f8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096fe:	1c9a      	adds	r2, r3, #2
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	629a      	str	r2, [r3, #40]	; 0x28
 8009704:	e026      	b.n	8009754 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800970a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800970c:	2300      	movs	r3, #0
 800970e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	689b      	ldr	r3, [r3, #8]
 8009714:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009718:	d007      	beq.n	800972a <UART_Receive_IT+0x74>
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	689b      	ldr	r3, [r3, #8]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d10a      	bne.n	8009738 <UART_Receive_IT+0x82>
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	691b      	ldr	r3, [r3, #16]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d106      	bne.n	8009738 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	685b      	ldr	r3, [r3, #4]
 8009730:	b2da      	uxtb	r2, r3
 8009732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009734:	701a      	strb	r2, [r3, #0]
 8009736:	e008      	b.n	800974a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	685b      	ldr	r3, [r3, #4]
 800973e:	b2db      	uxtb	r3, r3
 8009740:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009744:	b2da      	uxtb	r2, r3
 8009746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009748:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800974e:	1c5a      	adds	r2, r3, #1
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009758:	b29b      	uxth	r3, r3
 800975a:	3b01      	subs	r3, #1
 800975c:	b29b      	uxth	r3, r3
 800975e:	687a      	ldr	r2, [r7, #4]
 8009760:	4619      	mov	r1, r3
 8009762:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009764:	2b00      	cmp	r3, #0
 8009766:	d15a      	bne.n	800981e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	68da      	ldr	r2, [r3, #12]
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f022 0220 	bic.w	r2, r2, #32
 8009776:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	68da      	ldr	r2, [r3, #12]
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009786:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	695a      	ldr	r2, [r3, #20]
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	f022 0201 	bic.w	r2, r2, #1
 8009796:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2220      	movs	r2, #32
 800979c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097a4:	2b01      	cmp	r3, #1
 80097a6:	d135      	bne.n	8009814 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2200      	movs	r2, #0
 80097ac:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	330c      	adds	r3, #12
 80097b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097b6:	697b      	ldr	r3, [r7, #20]
 80097b8:	e853 3f00 	ldrex	r3, [r3]
 80097bc:	613b      	str	r3, [r7, #16]
   return(result);
 80097be:	693b      	ldr	r3, [r7, #16]
 80097c0:	f023 0310 	bic.w	r3, r3, #16
 80097c4:	627b      	str	r3, [r7, #36]	; 0x24
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	330c      	adds	r3, #12
 80097cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097ce:	623a      	str	r2, [r7, #32]
 80097d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097d2:	69f9      	ldr	r1, [r7, #28]
 80097d4:	6a3a      	ldr	r2, [r7, #32]
 80097d6:	e841 2300 	strex	r3, r2, [r1]
 80097da:	61bb      	str	r3, [r7, #24]
   return(result);
 80097dc:	69bb      	ldr	r3, [r7, #24]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d1e5      	bne.n	80097ae <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	f003 0310 	and.w	r3, r3, #16
 80097ec:	2b10      	cmp	r3, #16
 80097ee:	d10a      	bne.n	8009806 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80097f0:	2300      	movs	r3, #0
 80097f2:	60fb      	str	r3, [r7, #12]
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	60fb      	str	r3, [r7, #12]
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	685b      	ldr	r3, [r3, #4]
 8009802:	60fb      	str	r3, [r7, #12]
 8009804:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800980a:	4619      	mov	r1, r3
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f7ff fdbb 	bl	8009388 <HAL_UARTEx_RxEventCallback>
 8009812:	e002      	b.n	800981a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f7f7 fb9d 	bl	8000f54 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800981a:	2300      	movs	r3, #0
 800981c:	e002      	b.n	8009824 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800981e:	2300      	movs	r3, #0
 8009820:	e000      	b.n	8009824 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009822:	2302      	movs	r3, #2
  }
}
 8009824:	4618      	mov	r0, r3
 8009826:	3730      	adds	r7, #48	; 0x30
 8009828:	46bd      	mov	sp, r7
 800982a:	bd80      	pop	{r7, pc}

0800982c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800982c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009830:	b0c0      	sub	sp, #256	; 0x100
 8009832:	af00      	add	r7, sp, #0
 8009834:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	691b      	ldr	r3, [r3, #16]
 8009840:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009848:	68d9      	ldr	r1, [r3, #12]
 800984a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800984e:	681a      	ldr	r2, [r3, #0]
 8009850:	ea40 0301 	orr.w	r3, r0, r1
 8009854:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800985a:	689a      	ldr	r2, [r3, #8]
 800985c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009860:	691b      	ldr	r3, [r3, #16]
 8009862:	431a      	orrs	r2, r3
 8009864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009868:	695b      	ldr	r3, [r3, #20]
 800986a:	431a      	orrs	r2, r3
 800986c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009870:	69db      	ldr	r3, [r3, #28]
 8009872:	4313      	orrs	r3, r2
 8009874:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	68db      	ldr	r3, [r3, #12]
 8009880:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009884:	f021 010c 	bic.w	r1, r1, #12
 8009888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800988c:	681a      	ldr	r2, [r3, #0]
 800988e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009892:	430b      	orrs	r3, r1
 8009894:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	695b      	ldr	r3, [r3, #20]
 800989e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80098a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098a6:	6999      	ldr	r1, [r3, #24]
 80098a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098ac:	681a      	ldr	r2, [r3, #0]
 80098ae:	ea40 0301 	orr.w	r3, r0, r1
 80098b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80098b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098b8:	681a      	ldr	r2, [r3, #0]
 80098ba:	4b8f      	ldr	r3, [pc, #572]	; (8009af8 <UART_SetConfig+0x2cc>)
 80098bc:	429a      	cmp	r2, r3
 80098be:	d005      	beq.n	80098cc <UART_SetConfig+0xa0>
 80098c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098c4:	681a      	ldr	r2, [r3, #0]
 80098c6:	4b8d      	ldr	r3, [pc, #564]	; (8009afc <UART_SetConfig+0x2d0>)
 80098c8:	429a      	cmp	r2, r3
 80098ca:	d104      	bne.n	80098d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80098cc:	f7fd fb78 	bl	8006fc0 <HAL_RCC_GetPCLK2Freq>
 80098d0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80098d4:	e003      	b.n	80098de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80098d6:	f7fd fb5f 	bl	8006f98 <HAL_RCC_GetPCLK1Freq>
 80098da:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80098de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098e2:	69db      	ldr	r3, [r3, #28]
 80098e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80098e8:	f040 810c 	bne.w	8009b04 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80098ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80098f0:	2200      	movs	r2, #0
 80098f2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80098f6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80098fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80098fe:	4622      	mov	r2, r4
 8009900:	462b      	mov	r3, r5
 8009902:	1891      	adds	r1, r2, r2
 8009904:	65b9      	str	r1, [r7, #88]	; 0x58
 8009906:	415b      	adcs	r3, r3
 8009908:	65fb      	str	r3, [r7, #92]	; 0x5c
 800990a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800990e:	4621      	mov	r1, r4
 8009910:	eb12 0801 	adds.w	r8, r2, r1
 8009914:	4629      	mov	r1, r5
 8009916:	eb43 0901 	adc.w	r9, r3, r1
 800991a:	f04f 0200 	mov.w	r2, #0
 800991e:	f04f 0300 	mov.w	r3, #0
 8009922:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009926:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800992a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800992e:	4690      	mov	r8, r2
 8009930:	4699      	mov	r9, r3
 8009932:	4623      	mov	r3, r4
 8009934:	eb18 0303 	adds.w	r3, r8, r3
 8009938:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800993c:	462b      	mov	r3, r5
 800993e:	eb49 0303 	adc.w	r3, r9, r3
 8009942:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800994a:	685b      	ldr	r3, [r3, #4]
 800994c:	2200      	movs	r2, #0
 800994e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009952:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009956:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800995a:	460b      	mov	r3, r1
 800995c:	18db      	adds	r3, r3, r3
 800995e:	653b      	str	r3, [r7, #80]	; 0x50
 8009960:	4613      	mov	r3, r2
 8009962:	eb42 0303 	adc.w	r3, r2, r3
 8009966:	657b      	str	r3, [r7, #84]	; 0x54
 8009968:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800996c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009970:	f7f6 fc8e 	bl	8000290 <__aeabi_uldivmod>
 8009974:	4602      	mov	r2, r0
 8009976:	460b      	mov	r3, r1
 8009978:	4b61      	ldr	r3, [pc, #388]	; (8009b00 <UART_SetConfig+0x2d4>)
 800997a:	fba3 2302 	umull	r2, r3, r3, r2
 800997e:	095b      	lsrs	r3, r3, #5
 8009980:	011c      	lsls	r4, r3, #4
 8009982:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009986:	2200      	movs	r2, #0
 8009988:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800998c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009990:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009994:	4642      	mov	r2, r8
 8009996:	464b      	mov	r3, r9
 8009998:	1891      	adds	r1, r2, r2
 800999a:	64b9      	str	r1, [r7, #72]	; 0x48
 800999c:	415b      	adcs	r3, r3
 800999e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80099a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80099a4:	4641      	mov	r1, r8
 80099a6:	eb12 0a01 	adds.w	sl, r2, r1
 80099aa:	4649      	mov	r1, r9
 80099ac:	eb43 0b01 	adc.w	fp, r3, r1
 80099b0:	f04f 0200 	mov.w	r2, #0
 80099b4:	f04f 0300 	mov.w	r3, #0
 80099b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80099bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80099c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80099c4:	4692      	mov	sl, r2
 80099c6:	469b      	mov	fp, r3
 80099c8:	4643      	mov	r3, r8
 80099ca:	eb1a 0303 	adds.w	r3, sl, r3
 80099ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80099d2:	464b      	mov	r3, r9
 80099d4:	eb4b 0303 	adc.w	r3, fp, r3
 80099d8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80099dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80099e0:	685b      	ldr	r3, [r3, #4]
 80099e2:	2200      	movs	r2, #0
 80099e4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80099e8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80099ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80099f0:	460b      	mov	r3, r1
 80099f2:	18db      	adds	r3, r3, r3
 80099f4:	643b      	str	r3, [r7, #64]	; 0x40
 80099f6:	4613      	mov	r3, r2
 80099f8:	eb42 0303 	adc.w	r3, r2, r3
 80099fc:	647b      	str	r3, [r7, #68]	; 0x44
 80099fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009a02:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009a06:	f7f6 fc43 	bl	8000290 <__aeabi_uldivmod>
 8009a0a:	4602      	mov	r2, r0
 8009a0c:	460b      	mov	r3, r1
 8009a0e:	4611      	mov	r1, r2
 8009a10:	4b3b      	ldr	r3, [pc, #236]	; (8009b00 <UART_SetConfig+0x2d4>)
 8009a12:	fba3 2301 	umull	r2, r3, r3, r1
 8009a16:	095b      	lsrs	r3, r3, #5
 8009a18:	2264      	movs	r2, #100	; 0x64
 8009a1a:	fb02 f303 	mul.w	r3, r2, r3
 8009a1e:	1acb      	subs	r3, r1, r3
 8009a20:	00db      	lsls	r3, r3, #3
 8009a22:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009a26:	4b36      	ldr	r3, [pc, #216]	; (8009b00 <UART_SetConfig+0x2d4>)
 8009a28:	fba3 2302 	umull	r2, r3, r3, r2
 8009a2c:	095b      	lsrs	r3, r3, #5
 8009a2e:	005b      	lsls	r3, r3, #1
 8009a30:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009a34:	441c      	add	r4, r3
 8009a36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009a40:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009a44:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009a48:	4642      	mov	r2, r8
 8009a4a:	464b      	mov	r3, r9
 8009a4c:	1891      	adds	r1, r2, r2
 8009a4e:	63b9      	str	r1, [r7, #56]	; 0x38
 8009a50:	415b      	adcs	r3, r3
 8009a52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009a54:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009a58:	4641      	mov	r1, r8
 8009a5a:	1851      	adds	r1, r2, r1
 8009a5c:	6339      	str	r1, [r7, #48]	; 0x30
 8009a5e:	4649      	mov	r1, r9
 8009a60:	414b      	adcs	r3, r1
 8009a62:	637b      	str	r3, [r7, #52]	; 0x34
 8009a64:	f04f 0200 	mov.w	r2, #0
 8009a68:	f04f 0300 	mov.w	r3, #0
 8009a6c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009a70:	4659      	mov	r1, fp
 8009a72:	00cb      	lsls	r3, r1, #3
 8009a74:	4651      	mov	r1, sl
 8009a76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009a7a:	4651      	mov	r1, sl
 8009a7c:	00ca      	lsls	r2, r1, #3
 8009a7e:	4610      	mov	r0, r2
 8009a80:	4619      	mov	r1, r3
 8009a82:	4603      	mov	r3, r0
 8009a84:	4642      	mov	r2, r8
 8009a86:	189b      	adds	r3, r3, r2
 8009a88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009a8c:	464b      	mov	r3, r9
 8009a8e:	460a      	mov	r2, r1
 8009a90:	eb42 0303 	adc.w	r3, r2, r3
 8009a94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009a9c:	685b      	ldr	r3, [r3, #4]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009aa4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009aa8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009aac:	460b      	mov	r3, r1
 8009aae:	18db      	adds	r3, r3, r3
 8009ab0:	62bb      	str	r3, [r7, #40]	; 0x28
 8009ab2:	4613      	mov	r3, r2
 8009ab4:	eb42 0303 	adc.w	r3, r2, r3
 8009ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009aba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009abe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009ac2:	f7f6 fbe5 	bl	8000290 <__aeabi_uldivmod>
 8009ac6:	4602      	mov	r2, r0
 8009ac8:	460b      	mov	r3, r1
 8009aca:	4b0d      	ldr	r3, [pc, #52]	; (8009b00 <UART_SetConfig+0x2d4>)
 8009acc:	fba3 1302 	umull	r1, r3, r3, r2
 8009ad0:	095b      	lsrs	r3, r3, #5
 8009ad2:	2164      	movs	r1, #100	; 0x64
 8009ad4:	fb01 f303 	mul.w	r3, r1, r3
 8009ad8:	1ad3      	subs	r3, r2, r3
 8009ada:	00db      	lsls	r3, r3, #3
 8009adc:	3332      	adds	r3, #50	; 0x32
 8009ade:	4a08      	ldr	r2, [pc, #32]	; (8009b00 <UART_SetConfig+0x2d4>)
 8009ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8009ae4:	095b      	lsrs	r3, r3, #5
 8009ae6:	f003 0207 	and.w	r2, r3, #7
 8009aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	4422      	add	r2, r4
 8009af2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009af4:	e105      	b.n	8009d02 <UART_SetConfig+0x4d6>
 8009af6:	bf00      	nop
 8009af8:	40011000 	.word	0x40011000
 8009afc:	40011400 	.word	0x40011400
 8009b00:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009b04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009b08:	2200      	movs	r2, #0
 8009b0a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009b0e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009b12:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009b16:	4642      	mov	r2, r8
 8009b18:	464b      	mov	r3, r9
 8009b1a:	1891      	adds	r1, r2, r2
 8009b1c:	6239      	str	r1, [r7, #32]
 8009b1e:	415b      	adcs	r3, r3
 8009b20:	627b      	str	r3, [r7, #36]	; 0x24
 8009b22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009b26:	4641      	mov	r1, r8
 8009b28:	1854      	adds	r4, r2, r1
 8009b2a:	4649      	mov	r1, r9
 8009b2c:	eb43 0501 	adc.w	r5, r3, r1
 8009b30:	f04f 0200 	mov.w	r2, #0
 8009b34:	f04f 0300 	mov.w	r3, #0
 8009b38:	00eb      	lsls	r3, r5, #3
 8009b3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009b3e:	00e2      	lsls	r2, r4, #3
 8009b40:	4614      	mov	r4, r2
 8009b42:	461d      	mov	r5, r3
 8009b44:	4643      	mov	r3, r8
 8009b46:	18e3      	adds	r3, r4, r3
 8009b48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009b4c:	464b      	mov	r3, r9
 8009b4e:	eb45 0303 	adc.w	r3, r5, r3
 8009b52:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b5a:	685b      	ldr	r3, [r3, #4]
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009b62:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009b66:	f04f 0200 	mov.w	r2, #0
 8009b6a:	f04f 0300 	mov.w	r3, #0
 8009b6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009b72:	4629      	mov	r1, r5
 8009b74:	008b      	lsls	r3, r1, #2
 8009b76:	4621      	mov	r1, r4
 8009b78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009b7c:	4621      	mov	r1, r4
 8009b7e:	008a      	lsls	r2, r1, #2
 8009b80:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009b84:	f7f6 fb84 	bl	8000290 <__aeabi_uldivmod>
 8009b88:	4602      	mov	r2, r0
 8009b8a:	460b      	mov	r3, r1
 8009b8c:	4b60      	ldr	r3, [pc, #384]	; (8009d10 <UART_SetConfig+0x4e4>)
 8009b8e:	fba3 2302 	umull	r2, r3, r3, r2
 8009b92:	095b      	lsrs	r3, r3, #5
 8009b94:	011c      	lsls	r4, r3, #4
 8009b96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009ba0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009ba4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009ba8:	4642      	mov	r2, r8
 8009baa:	464b      	mov	r3, r9
 8009bac:	1891      	adds	r1, r2, r2
 8009bae:	61b9      	str	r1, [r7, #24]
 8009bb0:	415b      	adcs	r3, r3
 8009bb2:	61fb      	str	r3, [r7, #28]
 8009bb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009bb8:	4641      	mov	r1, r8
 8009bba:	1851      	adds	r1, r2, r1
 8009bbc:	6139      	str	r1, [r7, #16]
 8009bbe:	4649      	mov	r1, r9
 8009bc0:	414b      	adcs	r3, r1
 8009bc2:	617b      	str	r3, [r7, #20]
 8009bc4:	f04f 0200 	mov.w	r2, #0
 8009bc8:	f04f 0300 	mov.w	r3, #0
 8009bcc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009bd0:	4659      	mov	r1, fp
 8009bd2:	00cb      	lsls	r3, r1, #3
 8009bd4:	4651      	mov	r1, sl
 8009bd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009bda:	4651      	mov	r1, sl
 8009bdc:	00ca      	lsls	r2, r1, #3
 8009bde:	4610      	mov	r0, r2
 8009be0:	4619      	mov	r1, r3
 8009be2:	4603      	mov	r3, r0
 8009be4:	4642      	mov	r2, r8
 8009be6:	189b      	adds	r3, r3, r2
 8009be8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009bec:	464b      	mov	r3, r9
 8009bee:	460a      	mov	r2, r1
 8009bf0:	eb42 0303 	adc.w	r3, r2, r3
 8009bf4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bfc:	685b      	ldr	r3, [r3, #4]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	67bb      	str	r3, [r7, #120]	; 0x78
 8009c02:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009c04:	f04f 0200 	mov.w	r2, #0
 8009c08:	f04f 0300 	mov.w	r3, #0
 8009c0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009c10:	4649      	mov	r1, r9
 8009c12:	008b      	lsls	r3, r1, #2
 8009c14:	4641      	mov	r1, r8
 8009c16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009c1a:	4641      	mov	r1, r8
 8009c1c:	008a      	lsls	r2, r1, #2
 8009c1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009c22:	f7f6 fb35 	bl	8000290 <__aeabi_uldivmod>
 8009c26:	4602      	mov	r2, r0
 8009c28:	460b      	mov	r3, r1
 8009c2a:	4b39      	ldr	r3, [pc, #228]	; (8009d10 <UART_SetConfig+0x4e4>)
 8009c2c:	fba3 1302 	umull	r1, r3, r3, r2
 8009c30:	095b      	lsrs	r3, r3, #5
 8009c32:	2164      	movs	r1, #100	; 0x64
 8009c34:	fb01 f303 	mul.w	r3, r1, r3
 8009c38:	1ad3      	subs	r3, r2, r3
 8009c3a:	011b      	lsls	r3, r3, #4
 8009c3c:	3332      	adds	r3, #50	; 0x32
 8009c3e:	4a34      	ldr	r2, [pc, #208]	; (8009d10 <UART_SetConfig+0x4e4>)
 8009c40:	fba2 2303 	umull	r2, r3, r2, r3
 8009c44:	095b      	lsrs	r3, r3, #5
 8009c46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009c4a:	441c      	add	r4, r3
 8009c4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009c50:	2200      	movs	r2, #0
 8009c52:	673b      	str	r3, [r7, #112]	; 0x70
 8009c54:	677a      	str	r2, [r7, #116]	; 0x74
 8009c56:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009c5a:	4642      	mov	r2, r8
 8009c5c:	464b      	mov	r3, r9
 8009c5e:	1891      	adds	r1, r2, r2
 8009c60:	60b9      	str	r1, [r7, #8]
 8009c62:	415b      	adcs	r3, r3
 8009c64:	60fb      	str	r3, [r7, #12]
 8009c66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009c6a:	4641      	mov	r1, r8
 8009c6c:	1851      	adds	r1, r2, r1
 8009c6e:	6039      	str	r1, [r7, #0]
 8009c70:	4649      	mov	r1, r9
 8009c72:	414b      	adcs	r3, r1
 8009c74:	607b      	str	r3, [r7, #4]
 8009c76:	f04f 0200 	mov.w	r2, #0
 8009c7a:	f04f 0300 	mov.w	r3, #0
 8009c7e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009c82:	4659      	mov	r1, fp
 8009c84:	00cb      	lsls	r3, r1, #3
 8009c86:	4651      	mov	r1, sl
 8009c88:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009c8c:	4651      	mov	r1, sl
 8009c8e:	00ca      	lsls	r2, r1, #3
 8009c90:	4610      	mov	r0, r2
 8009c92:	4619      	mov	r1, r3
 8009c94:	4603      	mov	r3, r0
 8009c96:	4642      	mov	r2, r8
 8009c98:	189b      	adds	r3, r3, r2
 8009c9a:	66bb      	str	r3, [r7, #104]	; 0x68
 8009c9c:	464b      	mov	r3, r9
 8009c9e:	460a      	mov	r2, r1
 8009ca0:	eb42 0303 	adc.w	r3, r2, r3
 8009ca4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009ca6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009caa:	685b      	ldr	r3, [r3, #4]
 8009cac:	2200      	movs	r2, #0
 8009cae:	663b      	str	r3, [r7, #96]	; 0x60
 8009cb0:	667a      	str	r2, [r7, #100]	; 0x64
 8009cb2:	f04f 0200 	mov.w	r2, #0
 8009cb6:	f04f 0300 	mov.w	r3, #0
 8009cba:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009cbe:	4649      	mov	r1, r9
 8009cc0:	008b      	lsls	r3, r1, #2
 8009cc2:	4641      	mov	r1, r8
 8009cc4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009cc8:	4641      	mov	r1, r8
 8009cca:	008a      	lsls	r2, r1, #2
 8009ccc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009cd0:	f7f6 fade 	bl	8000290 <__aeabi_uldivmod>
 8009cd4:	4602      	mov	r2, r0
 8009cd6:	460b      	mov	r3, r1
 8009cd8:	4b0d      	ldr	r3, [pc, #52]	; (8009d10 <UART_SetConfig+0x4e4>)
 8009cda:	fba3 1302 	umull	r1, r3, r3, r2
 8009cde:	095b      	lsrs	r3, r3, #5
 8009ce0:	2164      	movs	r1, #100	; 0x64
 8009ce2:	fb01 f303 	mul.w	r3, r1, r3
 8009ce6:	1ad3      	subs	r3, r2, r3
 8009ce8:	011b      	lsls	r3, r3, #4
 8009cea:	3332      	adds	r3, #50	; 0x32
 8009cec:	4a08      	ldr	r2, [pc, #32]	; (8009d10 <UART_SetConfig+0x4e4>)
 8009cee:	fba2 2303 	umull	r2, r3, r2, r3
 8009cf2:	095b      	lsrs	r3, r3, #5
 8009cf4:	f003 020f 	and.w	r2, r3, #15
 8009cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	4422      	add	r2, r4
 8009d00:	609a      	str	r2, [r3, #8]
}
 8009d02:	bf00      	nop
 8009d04:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009d0e:	bf00      	nop
 8009d10:	51eb851f 	.word	0x51eb851f

08009d14 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009d14:	b084      	sub	sp, #16
 8009d16:	b580      	push	{r7, lr}
 8009d18:	b084      	sub	sp, #16
 8009d1a:	af00      	add	r7, sp, #0
 8009d1c:	6078      	str	r0, [r7, #4]
 8009d1e:	f107 001c 	add.w	r0, r7, #28
 8009d22:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d28:	2b01      	cmp	r3, #1
 8009d2a:	d122      	bne.n	8009d72 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d30:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	68db      	ldr	r3, [r3, #12]
 8009d3c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009d40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d44:	687a      	ldr	r2, [r7, #4]
 8009d46:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	68db      	ldr	r3, [r3, #12]
 8009d4c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009d54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d56:	2b01      	cmp	r3, #1
 8009d58:	d105      	bne.n	8009d66 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	68db      	ldr	r3, [r3, #12]
 8009d5e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009d66:	6878      	ldr	r0, [r7, #4]
 8009d68:	f000 f9c0 	bl	800a0ec <USB_CoreReset>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	73fb      	strb	r3, [r7, #15]
 8009d70:	e01a      	b.n	8009da8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	68db      	ldr	r3, [r3, #12]
 8009d76:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009d7e:	6878      	ldr	r0, [r7, #4]
 8009d80:	f000 f9b4 	bl	800a0ec <USB_CoreReset>
 8009d84:	4603      	mov	r3, r0
 8009d86:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009d88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d106      	bne.n	8009d9c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d92:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	639a      	str	r2, [r3, #56]	; 0x38
 8009d9a:	e005      	b.n	8009da8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009da0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009daa:	2b01      	cmp	r3, #1
 8009dac:	d10b      	bne.n	8009dc6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	689b      	ldr	r3, [r3, #8]
 8009db2:	f043 0206 	orr.w	r2, r3, #6
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	689b      	ldr	r3, [r3, #8]
 8009dbe:	f043 0220 	orr.w	r2, r3, #32
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009dc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dc8:	4618      	mov	r0, r3
 8009dca:	3710      	adds	r7, #16
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009dd2:	b004      	add	sp, #16
 8009dd4:	4770      	bx	lr

08009dd6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009dd6:	b480      	push	{r7}
 8009dd8:	b083      	sub	sp, #12
 8009dda:	af00      	add	r7, sp, #0
 8009ddc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	689b      	ldr	r3, [r3, #8]
 8009de2:	f043 0201 	orr.w	r2, r3, #1
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009dea:	2300      	movs	r3, #0
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	370c      	adds	r7, #12
 8009df0:	46bd      	mov	sp, r7
 8009df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df6:	4770      	bx	lr

08009df8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009df8:	b480      	push	{r7}
 8009dfa:	b083      	sub	sp, #12
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	689b      	ldr	r3, [r3, #8]
 8009e04:	f023 0201 	bic.w	r2, r3, #1
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009e0c:	2300      	movs	r3, #0
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	370c      	adds	r7, #12
 8009e12:	46bd      	mov	sp, r7
 8009e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e18:	4770      	bx	lr

08009e1a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009e1a:	b580      	push	{r7, lr}
 8009e1c:	b084      	sub	sp, #16
 8009e1e:	af00      	add	r7, sp, #0
 8009e20:	6078      	str	r0, [r7, #4]
 8009e22:	460b      	mov	r3, r1
 8009e24:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009e26:	2300      	movs	r3, #0
 8009e28:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	68db      	ldr	r3, [r3, #12]
 8009e2e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009e36:	78fb      	ldrb	r3, [r7, #3]
 8009e38:	2b01      	cmp	r3, #1
 8009e3a:	d115      	bne.n	8009e68 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	68db      	ldr	r3, [r3, #12]
 8009e40:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009e48:	2001      	movs	r0, #1
 8009e4a:	f7f9 f987 	bl	800315c <HAL_Delay>
      ms++;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	3301      	adds	r3, #1
 8009e52:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8009e54:	6878      	ldr	r0, [r7, #4]
 8009e56:	f000 f93a 	bl	800a0ce <USB_GetMode>
 8009e5a:	4603      	mov	r3, r0
 8009e5c:	2b01      	cmp	r3, #1
 8009e5e:	d01e      	beq.n	8009e9e <USB_SetCurrentMode+0x84>
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	2b31      	cmp	r3, #49	; 0x31
 8009e64:	d9f0      	bls.n	8009e48 <USB_SetCurrentMode+0x2e>
 8009e66:	e01a      	b.n	8009e9e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009e68:	78fb      	ldrb	r3, [r7, #3]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d115      	bne.n	8009e9a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	68db      	ldr	r3, [r3, #12]
 8009e72:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009e7a:	2001      	movs	r0, #1
 8009e7c:	f7f9 f96e 	bl	800315c <HAL_Delay>
      ms++;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	3301      	adds	r3, #1
 8009e84:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f000 f921 	bl	800a0ce <USB_GetMode>
 8009e8c:	4603      	mov	r3, r0
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d005      	beq.n	8009e9e <USB_SetCurrentMode+0x84>
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	2b31      	cmp	r3, #49	; 0x31
 8009e96:	d9f0      	bls.n	8009e7a <USB_SetCurrentMode+0x60>
 8009e98:	e001      	b.n	8009e9e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	e005      	b.n	8009eaa <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	2b32      	cmp	r3, #50	; 0x32
 8009ea2:	d101      	bne.n	8009ea8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009ea4:	2301      	movs	r3, #1
 8009ea6:	e000      	b.n	8009eaa <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009ea8:	2300      	movs	r3, #0
}
 8009eaa:	4618      	mov	r0, r3
 8009eac:	3710      	adds	r7, #16
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bd80      	pop	{r7, pc}
	...

08009eb4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009eb4:	b480      	push	{r7}
 8009eb6:	b085      	sub	sp, #20
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
 8009ebc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	3301      	adds	r3, #1
 8009ec6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	4a13      	ldr	r2, [pc, #76]	; (8009f18 <USB_FlushTxFifo+0x64>)
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d901      	bls.n	8009ed4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009ed0:	2303      	movs	r3, #3
 8009ed2:	e01b      	b.n	8009f0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	691b      	ldr	r3, [r3, #16]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	daf2      	bge.n	8009ec2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009edc:	2300      	movs	r3, #0
 8009ede:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	019b      	lsls	r3, r3, #6
 8009ee4:	f043 0220 	orr.w	r2, r3, #32
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	3301      	adds	r3, #1
 8009ef0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	4a08      	ldr	r2, [pc, #32]	; (8009f18 <USB_FlushTxFifo+0x64>)
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	d901      	bls.n	8009efe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009efa:	2303      	movs	r3, #3
 8009efc:	e006      	b.n	8009f0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	691b      	ldr	r3, [r3, #16]
 8009f02:	f003 0320 	and.w	r3, r3, #32
 8009f06:	2b20      	cmp	r3, #32
 8009f08:	d0f0      	beq.n	8009eec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009f0a:	2300      	movs	r3, #0
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3714      	adds	r7, #20
 8009f10:	46bd      	mov	sp, r7
 8009f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f16:	4770      	bx	lr
 8009f18:	00030d40 	.word	0x00030d40

08009f1c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009f1c:	b480      	push	{r7}
 8009f1e:	b085      	sub	sp, #20
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009f24:	2300      	movs	r3, #0
 8009f26:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	3301      	adds	r3, #1
 8009f2c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	4a11      	ldr	r2, [pc, #68]	; (8009f78 <USB_FlushRxFifo+0x5c>)
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d901      	bls.n	8009f3a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009f36:	2303      	movs	r3, #3
 8009f38:	e018      	b.n	8009f6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	691b      	ldr	r3, [r3, #16]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	daf2      	bge.n	8009f28 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009f42:	2300      	movs	r3, #0
 8009f44:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2210      	movs	r2, #16
 8009f4a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	3301      	adds	r3, #1
 8009f50:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	4a08      	ldr	r2, [pc, #32]	; (8009f78 <USB_FlushRxFifo+0x5c>)
 8009f56:	4293      	cmp	r3, r2
 8009f58:	d901      	bls.n	8009f5e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009f5a:	2303      	movs	r3, #3
 8009f5c:	e006      	b.n	8009f6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	691b      	ldr	r3, [r3, #16]
 8009f62:	f003 0310 	and.w	r3, r3, #16
 8009f66:	2b10      	cmp	r3, #16
 8009f68:	d0f0      	beq.n	8009f4c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009f6a:	2300      	movs	r3, #0
}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	3714      	adds	r7, #20
 8009f70:	46bd      	mov	sp, r7
 8009f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f76:	4770      	bx	lr
 8009f78:	00030d40 	.word	0x00030d40

08009f7c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b089      	sub	sp, #36	; 0x24
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	60f8      	str	r0, [r7, #12]
 8009f84:	60b9      	str	r1, [r7, #8]
 8009f86:	4611      	mov	r1, r2
 8009f88:	461a      	mov	r2, r3
 8009f8a:	460b      	mov	r3, r1
 8009f8c:	71fb      	strb	r3, [r7, #7]
 8009f8e:	4613      	mov	r3, r2
 8009f90:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009f9a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d123      	bne.n	8009fea <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009fa2:	88bb      	ldrh	r3, [r7, #4]
 8009fa4:	3303      	adds	r3, #3
 8009fa6:	089b      	lsrs	r3, r3, #2
 8009fa8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009faa:	2300      	movs	r3, #0
 8009fac:	61bb      	str	r3, [r7, #24]
 8009fae:	e018      	b.n	8009fe2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009fb0:	79fb      	ldrb	r3, [r7, #7]
 8009fb2:	031a      	lsls	r2, r3, #12
 8009fb4:	697b      	ldr	r3, [r7, #20]
 8009fb6:	4413      	add	r3, r2
 8009fb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009fbc:	461a      	mov	r2, r3
 8009fbe:	69fb      	ldr	r3, [r7, #28]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009fc4:	69fb      	ldr	r3, [r7, #28]
 8009fc6:	3301      	adds	r3, #1
 8009fc8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009fca:	69fb      	ldr	r3, [r7, #28]
 8009fcc:	3301      	adds	r3, #1
 8009fce:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009fd0:	69fb      	ldr	r3, [r7, #28]
 8009fd2:	3301      	adds	r3, #1
 8009fd4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009fd6:	69fb      	ldr	r3, [r7, #28]
 8009fd8:	3301      	adds	r3, #1
 8009fda:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009fdc:	69bb      	ldr	r3, [r7, #24]
 8009fde:	3301      	adds	r3, #1
 8009fe0:	61bb      	str	r3, [r7, #24]
 8009fe2:	69ba      	ldr	r2, [r7, #24]
 8009fe4:	693b      	ldr	r3, [r7, #16]
 8009fe6:	429a      	cmp	r2, r3
 8009fe8:	d3e2      	bcc.n	8009fb0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009fea:	2300      	movs	r3, #0
}
 8009fec:	4618      	mov	r0, r3
 8009fee:	3724      	adds	r7, #36	; 0x24
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff6:	4770      	bx	lr

08009ff8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b08b      	sub	sp, #44	; 0x2c
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	60f8      	str	r0, [r7, #12]
 800a000:	60b9      	str	r1, [r7, #8]
 800a002:	4613      	mov	r3, r2
 800a004:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a00e:	88fb      	ldrh	r3, [r7, #6]
 800a010:	089b      	lsrs	r3, r3, #2
 800a012:	b29b      	uxth	r3, r3
 800a014:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a016:	88fb      	ldrh	r3, [r7, #6]
 800a018:	f003 0303 	and.w	r3, r3, #3
 800a01c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a01e:	2300      	movs	r3, #0
 800a020:	623b      	str	r3, [r7, #32]
 800a022:	e014      	b.n	800a04e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a024:	69bb      	ldr	r3, [r7, #24]
 800a026:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a02a:	681a      	ldr	r2, [r3, #0]
 800a02c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a02e:	601a      	str	r2, [r3, #0]
    pDest++;
 800a030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a032:	3301      	adds	r3, #1
 800a034:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a038:	3301      	adds	r3, #1
 800a03a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a03c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a03e:	3301      	adds	r3, #1
 800a040:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a044:	3301      	adds	r3, #1
 800a046:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800a048:	6a3b      	ldr	r3, [r7, #32]
 800a04a:	3301      	adds	r3, #1
 800a04c:	623b      	str	r3, [r7, #32]
 800a04e:	6a3a      	ldr	r2, [r7, #32]
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	429a      	cmp	r2, r3
 800a054:	d3e6      	bcc.n	800a024 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a056:	8bfb      	ldrh	r3, [r7, #30]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d01e      	beq.n	800a09a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a05c:	2300      	movs	r3, #0
 800a05e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a060:	69bb      	ldr	r3, [r7, #24]
 800a062:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a066:	461a      	mov	r2, r3
 800a068:	f107 0310 	add.w	r3, r7, #16
 800a06c:	6812      	ldr	r2, [r2, #0]
 800a06e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a070:	693a      	ldr	r2, [r7, #16]
 800a072:	6a3b      	ldr	r3, [r7, #32]
 800a074:	b2db      	uxtb	r3, r3
 800a076:	00db      	lsls	r3, r3, #3
 800a078:	fa22 f303 	lsr.w	r3, r2, r3
 800a07c:	b2da      	uxtb	r2, r3
 800a07e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a080:	701a      	strb	r2, [r3, #0]
      i++;
 800a082:	6a3b      	ldr	r3, [r7, #32]
 800a084:	3301      	adds	r3, #1
 800a086:	623b      	str	r3, [r7, #32]
      pDest++;
 800a088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a08a:	3301      	adds	r3, #1
 800a08c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800a08e:	8bfb      	ldrh	r3, [r7, #30]
 800a090:	3b01      	subs	r3, #1
 800a092:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a094:	8bfb      	ldrh	r3, [r7, #30]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d1ea      	bne.n	800a070 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a09a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a09c:	4618      	mov	r0, r3
 800a09e:	372c      	adds	r7, #44	; 0x2c
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a6:	4770      	bx	lr

0800a0a8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a0a8:	b480      	push	{r7}
 800a0aa:	b085      	sub	sp, #20
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	695b      	ldr	r3, [r3, #20]
 800a0b4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	699b      	ldr	r3, [r3, #24]
 800a0ba:	68fa      	ldr	r2, [r7, #12]
 800a0bc:	4013      	ands	r3, r2
 800a0be:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
}
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	3714      	adds	r7, #20
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0cc:	4770      	bx	lr

0800a0ce <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a0ce:	b480      	push	{r7}
 800a0d0:	b083      	sub	sp, #12
 800a0d2:	af00      	add	r7, sp, #0
 800a0d4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	695b      	ldr	r3, [r3, #20]
 800a0da:	f003 0301 	and.w	r3, r3, #1
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	370c      	adds	r7, #12
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e8:	4770      	bx	lr
	...

0800a0ec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a0ec:	b480      	push	{r7}
 800a0ee:	b085      	sub	sp, #20
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	3301      	adds	r3, #1
 800a0fc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	4a13      	ldr	r2, [pc, #76]	; (800a150 <USB_CoreReset+0x64>)
 800a102:	4293      	cmp	r3, r2
 800a104:	d901      	bls.n	800a10a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a106:	2303      	movs	r3, #3
 800a108:	e01b      	b.n	800a142 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	691b      	ldr	r3, [r3, #16]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	daf2      	bge.n	800a0f8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a112:	2300      	movs	r3, #0
 800a114:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	691b      	ldr	r3, [r3, #16]
 800a11a:	f043 0201 	orr.w	r2, r3, #1
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	3301      	adds	r3, #1
 800a126:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	4a09      	ldr	r2, [pc, #36]	; (800a150 <USB_CoreReset+0x64>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d901      	bls.n	800a134 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a130:	2303      	movs	r3, #3
 800a132:	e006      	b.n	800a142 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	691b      	ldr	r3, [r3, #16]
 800a138:	f003 0301 	and.w	r3, r3, #1
 800a13c:	2b01      	cmp	r3, #1
 800a13e:	d0f0      	beq.n	800a122 <USB_CoreReset+0x36>

  return HAL_OK;
 800a140:	2300      	movs	r3, #0
}
 800a142:	4618      	mov	r0, r3
 800a144:	3714      	adds	r7, #20
 800a146:	46bd      	mov	sp, r7
 800a148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14c:	4770      	bx	lr
 800a14e:	bf00      	nop
 800a150:	00030d40 	.word	0x00030d40

0800a154 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a154:	b084      	sub	sp, #16
 800a156:	b580      	push	{r7, lr}
 800a158:	b086      	sub	sp, #24
 800a15a:	af00      	add	r7, sp, #0
 800a15c:	6078      	str	r0, [r7, #4]
 800a15e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a162:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a166:	2300      	movs	r3, #0
 800a168:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a174:	461a      	mov	r2, r3
 800a176:	2300      	movs	r3, #0
 800a178:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a17e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a18a:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a196:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a1a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d018      	beq.n	800a1dc <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800a1aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1ac:	2b01      	cmp	r3, #1
 800a1ae:	d10a      	bne.n	800a1c6 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	68fa      	ldr	r2, [r7, #12]
 800a1ba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a1be:	f043 0304 	orr.w	r3, r3, #4
 800a1c2:	6013      	str	r3, [r2, #0]
 800a1c4:	e014      	b.n	800a1f0 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	68fa      	ldr	r2, [r7, #12]
 800a1d0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a1d4:	f023 0304 	bic.w	r3, r3, #4
 800a1d8:	6013      	str	r3, [r2, #0]
 800a1da:	e009      	b.n	800a1f0 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	68fa      	ldr	r2, [r7, #12]
 800a1e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a1ea:	f023 0304 	bic.w	r3, r3, #4
 800a1ee:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a1f0:	2110      	movs	r1, #16
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f7ff fe5e 	bl	8009eb4 <USB_FlushTxFifo>
 800a1f8:	4603      	mov	r3, r0
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d001      	beq.n	800a202 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 800a1fe:	2301      	movs	r3, #1
 800a200:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f7ff fe8a 	bl	8009f1c <USB_FlushRxFifo>
 800a208:	4603      	mov	r3, r0
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d001      	beq.n	800a212 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 800a20e:	2301      	movs	r3, #1
 800a210:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a212:	2300      	movs	r3, #0
 800a214:	613b      	str	r3, [r7, #16]
 800a216:	e015      	b.n	800a244 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800a218:	693b      	ldr	r3, [r7, #16]
 800a21a:	015a      	lsls	r2, r3, #5
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	4413      	add	r3, r2
 800a220:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a224:	461a      	mov	r2, r3
 800a226:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a22a:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a22c:	693b      	ldr	r3, [r7, #16]
 800a22e:	015a      	lsls	r2, r3, #5
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	4413      	add	r3, r2
 800a234:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a238:	461a      	mov	r2, r3
 800a23a:	2300      	movs	r3, #0
 800a23c:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	3301      	adds	r3, #1
 800a242:	613b      	str	r3, [r7, #16]
 800a244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a246:	693a      	ldr	r2, [r7, #16]
 800a248:	429a      	cmp	r2, r3
 800a24a:	d3e5      	bcc.n	800a218 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2200      	movs	r2, #0
 800a250:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a258:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a25e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a262:	2b00      	cmp	r3, #0
 800a264:	d00b      	beq.n	800a27e <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a26c:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	4a13      	ldr	r2, [pc, #76]	; (800a2c0 <USB_HostInit+0x16c>)
 800a272:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	4a13      	ldr	r2, [pc, #76]	; (800a2c4 <USB_HostInit+0x170>)
 800a278:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800a27c:	e009      	b.n	800a292 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2280      	movs	r2, #128	; 0x80
 800a282:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	4a10      	ldr	r2, [pc, #64]	; (800a2c8 <USB_HostInit+0x174>)
 800a288:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	4a0f      	ldr	r2, [pc, #60]	; (800a2cc <USB_HostInit+0x178>)
 800a28e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a294:	2b00      	cmp	r3, #0
 800a296:	d105      	bne.n	800a2a4 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	699b      	ldr	r3, [r3, #24]
 800a29c:	f043 0210 	orr.w	r2, r3, #16
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	699a      	ldr	r2, [r3, #24]
 800a2a8:	4b09      	ldr	r3, [pc, #36]	; (800a2d0 <USB_HostInit+0x17c>)
 800a2aa:	4313      	orrs	r3, r2
 800a2ac:	687a      	ldr	r2, [r7, #4]
 800a2ae:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800a2b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	3718      	adds	r7, #24
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a2bc:	b004      	add	sp, #16
 800a2be:	4770      	bx	lr
 800a2c0:	01000200 	.word	0x01000200
 800a2c4:	00e00300 	.word	0x00e00300
 800a2c8:	00600080 	.word	0x00600080
 800a2cc:	004000e0 	.word	0x004000e0
 800a2d0:	a3200008 	.word	0xa3200008

0800a2d4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b085      	sub	sp, #20
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
 800a2dc:	460b      	mov	r3, r1
 800a2de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	68fa      	ldr	r2, [r7, #12]
 800a2ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a2f2:	f023 0303 	bic.w	r3, r3, #3
 800a2f6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a2fe:	681a      	ldr	r2, [r3, #0]
 800a300:	78fb      	ldrb	r3, [r7, #3]
 800a302:	f003 0303 	and.w	r3, r3, #3
 800a306:	68f9      	ldr	r1, [r7, #12]
 800a308:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a30c:	4313      	orrs	r3, r2
 800a30e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a310:	78fb      	ldrb	r3, [r7, #3]
 800a312:	2b01      	cmp	r3, #1
 800a314:	d107      	bne.n	800a326 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a31c:	461a      	mov	r2, r3
 800a31e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800a322:	6053      	str	r3, [r2, #4]
 800a324:	e009      	b.n	800a33a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800a326:	78fb      	ldrb	r3, [r7, #3]
 800a328:	2b02      	cmp	r3, #2
 800a32a:	d106      	bne.n	800a33a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a332:	461a      	mov	r2, r3
 800a334:	f241 7370 	movw	r3, #6000	; 0x1770
 800a338:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800a33a:	2300      	movs	r3, #0
}
 800a33c:	4618      	mov	r0, r3
 800a33e:	3714      	adds	r7, #20
 800a340:	46bd      	mov	sp, r7
 800a342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a346:	4770      	bx	lr

0800a348 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b084      	sub	sp, #16
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800a354:	2300      	movs	r3, #0
 800a356:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a362:	68bb      	ldr	r3, [r7, #8]
 800a364:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a368:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	68fa      	ldr	r2, [r7, #12]
 800a36e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a372:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a376:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800a378:	2064      	movs	r0, #100	; 0x64
 800a37a:	f7f8 feef 	bl	800315c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800a37e:	68bb      	ldr	r3, [r7, #8]
 800a380:	68fa      	ldr	r2, [r7, #12]
 800a382:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a386:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a38a:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800a38c:	200a      	movs	r0, #10
 800a38e:	f7f8 fee5 	bl	800315c <HAL_Delay>

  return HAL_OK;
 800a392:	2300      	movs	r3, #0
}
 800a394:	4618      	mov	r0, r3
 800a396:	3710      	adds	r7, #16
 800a398:	46bd      	mov	sp, r7
 800a39a:	bd80      	pop	{r7, pc}

0800a39c <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a39c:	b480      	push	{r7}
 800a39e:	b085      	sub	sp, #20
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
 800a3a4:	460b      	mov	r3, r1
 800a3a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a3ba:	68bb      	ldr	r3, [r7, #8]
 800a3bc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a3c0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a3c2:	68bb      	ldr	r3, [r7, #8]
 800a3c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d109      	bne.n	800a3e0 <USB_DriveVbus+0x44>
 800a3cc:	78fb      	ldrb	r3, [r7, #3]
 800a3ce:	2b01      	cmp	r3, #1
 800a3d0:	d106      	bne.n	800a3e0 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a3d2:	68bb      	ldr	r3, [r7, #8]
 800a3d4:	68fa      	ldr	r2, [r7, #12]
 800a3d6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a3da:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a3de:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a3e0:	68bb      	ldr	r3, [r7, #8]
 800a3e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a3e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a3ea:	d109      	bne.n	800a400 <USB_DriveVbus+0x64>
 800a3ec:	78fb      	ldrb	r3, [r7, #3]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d106      	bne.n	800a400 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	68fa      	ldr	r2, [r7, #12]
 800a3f6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a3fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a3fe:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a400:	2300      	movs	r3, #0
}
 800a402:	4618      	mov	r0, r3
 800a404:	3714      	adds	r7, #20
 800a406:	46bd      	mov	sp, r7
 800a408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40c:	4770      	bx	lr

0800a40e <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a40e:	b480      	push	{r7}
 800a410:	b085      	sub	sp, #20
 800a412:	af00      	add	r7, sp, #0
 800a414:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a41a:	2300      	movs	r3, #0
 800a41c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800a428:	68bb      	ldr	r3, [r7, #8]
 800a42a:	0c5b      	lsrs	r3, r3, #17
 800a42c:	f003 0303 	and.w	r3, r3, #3
}
 800a430:	4618      	mov	r0, r3
 800a432:	3714      	adds	r7, #20
 800a434:	46bd      	mov	sp, r7
 800a436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43a:	4770      	bx	lr

0800a43c <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800a43c:	b480      	push	{r7}
 800a43e:	b085      	sub	sp, #20
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a44e:	689b      	ldr	r3, [r3, #8]
 800a450:	b29b      	uxth	r3, r3
}
 800a452:	4618      	mov	r0, r3
 800a454:	3714      	adds	r7, #20
 800a456:	46bd      	mov	sp, r7
 800a458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45c:	4770      	bx	lr
	...

0800a460 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b088      	sub	sp, #32
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
 800a468:	4608      	mov	r0, r1
 800a46a:	4611      	mov	r1, r2
 800a46c:	461a      	mov	r2, r3
 800a46e:	4603      	mov	r3, r0
 800a470:	70fb      	strb	r3, [r7, #3]
 800a472:	460b      	mov	r3, r1
 800a474:	70bb      	strb	r3, [r7, #2]
 800a476:	4613      	mov	r3, r2
 800a478:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a47a:	2300      	movs	r3, #0
 800a47c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800a482:	78fb      	ldrb	r3, [r7, #3]
 800a484:	015a      	lsls	r2, r3, #5
 800a486:	693b      	ldr	r3, [r7, #16]
 800a488:	4413      	add	r3, r2
 800a48a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a48e:	461a      	mov	r2, r3
 800a490:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a494:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a496:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a49a:	2b03      	cmp	r3, #3
 800a49c:	d87e      	bhi.n	800a59c <USB_HC_Init+0x13c>
 800a49e:	a201      	add	r2, pc, #4	; (adr r2, 800a4a4 <USB_HC_Init+0x44>)
 800a4a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4a4:	0800a4b5 	.word	0x0800a4b5
 800a4a8:	0800a55f 	.word	0x0800a55f
 800a4ac:	0800a4b5 	.word	0x0800a4b5
 800a4b0:	0800a521 	.word	0x0800a521
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a4b4:	78fb      	ldrb	r3, [r7, #3]
 800a4b6:	015a      	lsls	r2, r3, #5
 800a4b8:	693b      	ldr	r3, [r7, #16]
 800a4ba:	4413      	add	r3, r2
 800a4bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4c0:	461a      	mov	r2, r3
 800a4c2:	f240 439d 	movw	r3, #1181	; 0x49d
 800a4c6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a4c8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	da10      	bge.n	800a4f2 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a4d0:	78fb      	ldrb	r3, [r7, #3]
 800a4d2:	015a      	lsls	r2, r3, #5
 800a4d4:	693b      	ldr	r3, [r7, #16]
 800a4d6:	4413      	add	r3, r2
 800a4d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4dc:	68db      	ldr	r3, [r3, #12]
 800a4de:	78fa      	ldrb	r2, [r7, #3]
 800a4e0:	0151      	lsls	r1, r2, #5
 800a4e2:	693a      	ldr	r2, [r7, #16]
 800a4e4:	440a      	add	r2, r1
 800a4e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a4ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a4ee:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800a4f0:	e057      	b.n	800a5a2 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d051      	beq.n	800a5a2 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800a4fe:	78fb      	ldrb	r3, [r7, #3]
 800a500:	015a      	lsls	r2, r3, #5
 800a502:	693b      	ldr	r3, [r7, #16]
 800a504:	4413      	add	r3, r2
 800a506:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a50a:	68db      	ldr	r3, [r3, #12]
 800a50c:	78fa      	ldrb	r2, [r7, #3]
 800a50e:	0151      	lsls	r1, r2, #5
 800a510:	693a      	ldr	r2, [r7, #16]
 800a512:	440a      	add	r2, r1
 800a514:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a518:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800a51c:	60d3      	str	r3, [r2, #12]
      break;
 800a51e:	e040      	b.n	800a5a2 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a520:	78fb      	ldrb	r3, [r7, #3]
 800a522:	015a      	lsls	r2, r3, #5
 800a524:	693b      	ldr	r3, [r7, #16]
 800a526:	4413      	add	r3, r2
 800a528:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a52c:	461a      	mov	r2, r3
 800a52e:	f240 639d 	movw	r3, #1693	; 0x69d
 800a532:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a534:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	da34      	bge.n	800a5a6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a53c:	78fb      	ldrb	r3, [r7, #3]
 800a53e:	015a      	lsls	r2, r3, #5
 800a540:	693b      	ldr	r3, [r7, #16]
 800a542:	4413      	add	r3, r2
 800a544:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a548:	68db      	ldr	r3, [r3, #12]
 800a54a:	78fa      	ldrb	r2, [r7, #3]
 800a54c:	0151      	lsls	r1, r2, #5
 800a54e:	693a      	ldr	r2, [r7, #16]
 800a550:	440a      	add	r2, r1
 800a552:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a556:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a55a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a55c:	e023      	b.n	800a5a6 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a55e:	78fb      	ldrb	r3, [r7, #3]
 800a560:	015a      	lsls	r2, r3, #5
 800a562:	693b      	ldr	r3, [r7, #16]
 800a564:	4413      	add	r3, r2
 800a566:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a56a:	461a      	mov	r2, r3
 800a56c:	f240 2325 	movw	r3, #549	; 0x225
 800a570:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a572:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a576:	2b00      	cmp	r3, #0
 800a578:	da17      	bge.n	800a5aa <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a57a:	78fb      	ldrb	r3, [r7, #3]
 800a57c:	015a      	lsls	r2, r3, #5
 800a57e:	693b      	ldr	r3, [r7, #16]
 800a580:	4413      	add	r3, r2
 800a582:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a586:	68db      	ldr	r3, [r3, #12]
 800a588:	78fa      	ldrb	r2, [r7, #3]
 800a58a:	0151      	lsls	r1, r2, #5
 800a58c:	693a      	ldr	r2, [r7, #16]
 800a58e:	440a      	add	r2, r1
 800a590:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a594:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800a598:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a59a:	e006      	b.n	800a5aa <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800a59c:	2301      	movs	r3, #1
 800a59e:	77fb      	strb	r3, [r7, #31]
      break;
 800a5a0:	e004      	b.n	800a5ac <USB_HC_Init+0x14c>
      break;
 800a5a2:	bf00      	nop
 800a5a4:	e002      	b.n	800a5ac <USB_HC_Init+0x14c>
      break;
 800a5a6:	bf00      	nop
 800a5a8:	e000      	b.n	800a5ac <USB_HC_Init+0x14c>
      break;
 800a5aa:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800a5ac:	78fb      	ldrb	r3, [r7, #3]
 800a5ae:	015a      	lsls	r2, r3, #5
 800a5b0:	693b      	ldr	r3, [r7, #16]
 800a5b2:	4413      	add	r3, r2
 800a5b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5b8:	68db      	ldr	r3, [r3, #12]
 800a5ba:	78fa      	ldrb	r2, [r7, #3]
 800a5bc:	0151      	lsls	r1, r2, #5
 800a5be:	693a      	ldr	r2, [r7, #16]
 800a5c0:	440a      	add	r2, r1
 800a5c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a5c6:	f043 0302 	orr.w	r3, r3, #2
 800a5ca:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a5cc:	693b      	ldr	r3, [r7, #16]
 800a5ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a5d2:	699a      	ldr	r2, [r3, #24]
 800a5d4:	78fb      	ldrb	r3, [r7, #3]
 800a5d6:	f003 030f 	and.w	r3, r3, #15
 800a5da:	2101      	movs	r1, #1
 800a5dc:	fa01 f303 	lsl.w	r3, r1, r3
 800a5e0:	6939      	ldr	r1, [r7, #16]
 800a5e2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a5e6:	4313      	orrs	r3, r2
 800a5e8:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	699b      	ldr	r3, [r3, #24]
 800a5ee:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a5f6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	da03      	bge.n	800a606 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a5fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a602:	61bb      	str	r3, [r7, #24]
 800a604:	e001      	b.n	800a60a <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 800a606:	2300      	movs	r3, #0
 800a608:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f7ff feff 	bl	800a40e <USB_GetHostSpeed>
 800a610:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800a612:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a616:	2b02      	cmp	r3, #2
 800a618:	d106      	bne.n	800a628 <USB_HC_Init+0x1c8>
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	2b02      	cmp	r3, #2
 800a61e:	d003      	beq.n	800a628 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a620:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a624:	617b      	str	r3, [r7, #20]
 800a626:	e001      	b.n	800a62c <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a628:	2300      	movs	r3, #0
 800a62a:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a62c:	787b      	ldrb	r3, [r7, #1]
 800a62e:	059b      	lsls	r3, r3, #22
 800a630:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a634:	78bb      	ldrb	r3, [r7, #2]
 800a636:	02db      	lsls	r3, r3, #11
 800a638:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a63c:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a63e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a642:	049b      	lsls	r3, r3, #18
 800a644:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a648:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a64a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800a64c:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a650:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a652:	69bb      	ldr	r3, [r7, #24]
 800a654:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a656:	78fb      	ldrb	r3, [r7, #3]
 800a658:	0159      	lsls	r1, r3, #5
 800a65a:	693b      	ldr	r3, [r7, #16]
 800a65c:	440b      	add	r3, r1
 800a65e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a662:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a664:	697b      	ldr	r3, [r7, #20]
 800a666:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a668:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800a66a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a66e:	2b03      	cmp	r3, #3
 800a670:	d003      	beq.n	800a67a <USB_HC_Init+0x21a>
 800a672:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a676:	2b01      	cmp	r3, #1
 800a678:	d10f      	bne.n	800a69a <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800a67a:	78fb      	ldrb	r3, [r7, #3]
 800a67c:	015a      	lsls	r2, r3, #5
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	4413      	add	r3, r2
 800a682:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	78fa      	ldrb	r2, [r7, #3]
 800a68a:	0151      	lsls	r1, r2, #5
 800a68c:	693a      	ldr	r2, [r7, #16]
 800a68e:	440a      	add	r2, r1
 800a690:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a694:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a698:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a69a:	7ffb      	ldrb	r3, [r7, #31]
}
 800a69c:	4618      	mov	r0, r3
 800a69e:	3720      	adds	r7, #32
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	bd80      	pop	{r7, pc}

0800a6a4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b08c      	sub	sp, #48	; 0x30
 800a6a8:	af02      	add	r7, sp, #8
 800a6aa:	60f8      	str	r0, [r7, #12]
 800a6ac:	60b9      	str	r1, [r7, #8]
 800a6ae:	4613      	mov	r3, r2
 800a6b0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a6b6:	68bb      	ldr	r3, [r7, #8]
 800a6b8:	785b      	ldrb	r3, [r3, #1]
 800a6ba:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800a6bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a6c0:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d02d      	beq.n	800a72a <USB_HC_StartXfer+0x86>
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	791b      	ldrb	r3, [r3, #4]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d129      	bne.n	800a72a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800a6d6:	79fb      	ldrb	r3, [r7, #7]
 800a6d8:	2b01      	cmp	r3, #1
 800a6da:	d117      	bne.n	800a70c <USB_HC_StartXfer+0x68>
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	79db      	ldrb	r3, [r3, #7]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d003      	beq.n	800a6ec <USB_HC_StartXfer+0x48>
 800a6e4:	68bb      	ldr	r3, [r7, #8]
 800a6e6:	79db      	ldrb	r3, [r3, #7]
 800a6e8:	2b02      	cmp	r3, #2
 800a6ea:	d10f      	bne.n	800a70c <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800a6ec:	69fb      	ldr	r3, [r7, #28]
 800a6ee:	015a      	lsls	r2, r3, #5
 800a6f0:	6a3b      	ldr	r3, [r7, #32]
 800a6f2:	4413      	add	r3, r2
 800a6f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6f8:	68db      	ldr	r3, [r3, #12]
 800a6fa:	69fa      	ldr	r2, [r7, #28]
 800a6fc:	0151      	lsls	r1, r2, #5
 800a6fe:	6a3a      	ldr	r2, [r7, #32]
 800a700:	440a      	add	r2, r1
 800a702:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a706:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a70a:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800a70c:	79fb      	ldrb	r3, [r7, #7]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d10b      	bne.n	800a72a <USB_HC_StartXfer+0x86>
 800a712:	68bb      	ldr	r3, [r7, #8]
 800a714:	795b      	ldrb	r3, [r3, #5]
 800a716:	2b01      	cmp	r3, #1
 800a718:	d107      	bne.n	800a72a <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	785b      	ldrb	r3, [r3, #1]
 800a71e:	4619      	mov	r1, r3
 800a720:	68f8      	ldr	r0, [r7, #12]
 800a722:	f000 fa0f 	bl	800ab44 <USB_DoPing>
      return HAL_OK;
 800a726:	2300      	movs	r3, #0
 800a728:	e0f8      	b.n	800a91c <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	695b      	ldr	r3, [r3, #20]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d018      	beq.n	800a764 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a732:	68bb      	ldr	r3, [r7, #8]
 800a734:	695b      	ldr	r3, [r3, #20]
 800a736:	68ba      	ldr	r2, [r7, #8]
 800a738:	8912      	ldrh	r2, [r2, #8]
 800a73a:	4413      	add	r3, r2
 800a73c:	3b01      	subs	r3, #1
 800a73e:	68ba      	ldr	r2, [r7, #8]
 800a740:	8912      	ldrh	r2, [r2, #8]
 800a742:	fbb3 f3f2 	udiv	r3, r3, r2
 800a746:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800a748:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a74a:	8b7b      	ldrh	r3, [r7, #26]
 800a74c:	429a      	cmp	r2, r3
 800a74e:	d90b      	bls.n	800a768 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800a750:	8b7b      	ldrh	r3, [r7, #26]
 800a752:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a754:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a756:	68ba      	ldr	r2, [r7, #8]
 800a758:	8912      	ldrh	r2, [r2, #8]
 800a75a:	fb03 f202 	mul.w	r2, r3, r2
 800a75e:	68bb      	ldr	r3, [r7, #8]
 800a760:	611a      	str	r2, [r3, #16]
 800a762:	e001      	b.n	800a768 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800a764:	2301      	movs	r3, #1
 800a766:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800a768:	68bb      	ldr	r3, [r7, #8]
 800a76a:	78db      	ldrb	r3, [r3, #3]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d007      	beq.n	800a780 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a770:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a772:	68ba      	ldr	r2, [r7, #8]
 800a774:	8912      	ldrh	r2, [r2, #8]
 800a776:	fb03 f202 	mul.w	r2, r3, r2
 800a77a:	68bb      	ldr	r3, [r7, #8]
 800a77c:	611a      	str	r2, [r3, #16]
 800a77e:	e003      	b.n	800a788 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800a780:	68bb      	ldr	r3, [r7, #8]
 800a782:	695a      	ldr	r2, [r3, #20]
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a788:	68bb      	ldr	r3, [r7, #8]
 800a78a:	691b      	ldr	r3, [r3, #16]
 800a78c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a790:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a792:	04d9      	lsls	r1, r3, #19
 800a794:	4b63      	ldr	r3, [pc, #396]	; (800a924 <USB_HC_StartXfer+0x280>)
 800a796:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a798:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	7a9b      	ldrb	r3, [r3, #10]
 800a79e:	075b      	lsls	r3, r3, #29
 800a7a0:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a7a4:	69f9      	ldr	r1, [r7, #28]
 800a7a6:	0148      	lsls	r0, r1, #5
 800a7a8:	6a39      	ldr	r1, [r7, #32]
 800a7aa:	4401      	add	r1, r0
 800a7ac:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a7b0:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a7b2:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800a7b4:	79fb      	ldrb	r3, [r7, #7]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d009      	beq.n	800a7ce <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800a7ba:	68bb      	ldr	r3, [r7, #8]
 800a7bc:	68d9      	ldr	r1, [r3, #12]
 800a7be:	69fb      	ldr	r3, [r7, #28]
 800a7c0:	015a      	lsls	r2, r3, #5
 800a7c2:	6a3b      	ldr	r3, [r7, #32]
 800a7c4:	4413      	add	r3, r2
 800a7c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7ca:	460a      	mov	r2, r1
 800a7cc:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a7ce:	6a3b      	ldr	r3, [r7, #32]
 800a7d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a7d4:	689b      	ldr	r3, [r3, #8]
 800a7d6:	f003 0301 	and.w	r3, r3, #1
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	bf0c      	ite	eq
 800a7de:	2301      	moveq	r3, #1
 800a7e0:	2300      	movne	r3, #0
 800a7e2:	b2db      	uxtb	r3, r3
 800a7e4:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a7e6:	69fb      	ldr	r3, [r7, #28]
 800a7e8:	015a      	lsls	r2, r3, #5
 800a7ea:	6a3b      	ldr	r3, [r7, #32]
 800a7ec:	4413      	add	r3, r2
 800a7ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	69fa      	ldr	r2, [r7, #28]
 800a7f6:	0151      	lsls	r1, r2, #5
 800a7f8:	6a3a      	ldr	r2, [r7, #32]
 800a7fa:	440a      	add	r2, r1
 800a7fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a800:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a804:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a806:	69fb      	ldr	r3, [r7, #28]
 800a808:	015a      	lsls	r2, r3, #5
 800a80a:	6a3b      	ldr	r3, [r7, #32]
 800a80c:	4413      	add	r3, r2
 800a80e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a812:	681a      	ldr	r2, [r3, #0]
 800a814:	7e7b      	ldrb	r3, [r7, #25]
 800a816:	075b      	lsls	r3, r3, #29
 800a818:	69f9      	ldr	r1, [r7, #28]
 800a81a:	0148      	lsls	r0, r1, #5
 800a81c:	6a39      	ldr	r1, [r7, #32]
 800a81e:	4401      	add	r1, r0
 800a820:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800a824:	4313      	orrs	r3, r2
 800a826:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a828:	69fb      	ldr	r3, [r7, #28]
 800a82a:	015a      	lsls	r2, r3, #5
 800a82c:	6a3b      	ldr	r3, [r7, #32]
 800a82e:	4413      	add	r3, r2
 800a830:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a838:	693b      	ldr	r3, [r7, #16]
 800a83a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a83e:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a840:	68bb      	ldr	r3, [r7, #8]
 800a842:	78db      	ldrb	r3, [r3, #3]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d004      	beq.n	800a852 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a848:	693b      	ldr	r3, [r7, #16]
 800a84a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a84e:	613b      	str	r3, [r7, #16]
 800a850:	e003      	b.n	800a85a <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a852:	693b      	ldr	r3, [r7, #16]
 800a854:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a858:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a85a:	693b      	ldr	r3, [r7, #16]
 800a85c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a860:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a862:	69fb      	ldr	r3, [r7, #28]
 800a864:	015a      	lsls	r2, r3, #5
 800a866:	6a3b      	ldr	r3, [r7, #32]
 800a868:	4413      	add	r3, r2
 800a86a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a86e:	461a      	mov	r2, r3
 800a870:	693b      	ldr	r3, [r7, #16]
 800a872:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800a874:	79fb      	ldrb	r3, [r7, #7]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d001      	beq.n	800a87e <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800a87a:	2300      	movs	r3, #0
 800a87c:	e04e      	b.n	800a91c <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800a87e:	68bb      	ldr	r3, [r7, #8]
 800a880:	78db      	ldrb	r3, [r3, #3]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d149      	bne.n	800a91a <USB_HC_StartXfer+0x276>
 800a886:	68bb      	ldr	r3, [r7, #8]
 800a888:	695b      	ldr	r3, [r3, #20]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d045      	beq.n	800a91a <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800a88e:	68bb      	ldr	r3, [r7, #8]
 800a890:	79db      	ldrb	r3, [r3, #7]
 800a892:	2b03      	cmp	r3, #3
 800a894:	d830      	bhi.n	800a8f8 <USB_HC_StartXfer+0x254>
 800a896:	a201      	add	r2, pc, #4	; (adr r2, 800a89c <USB_HC_StartXfer+0x1f8>)
 800a898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a89c:	0800a8ad 	.word	0x0800a8ad
 800a8a0:	0800a8d1 	.word	0x0800a8d1
 800a8a4:	0800a8ad 	.word	0x0800a8ad
 800a8a8:	0800a8d1 	.word	0x0800a8d1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a8ac:	68bb      	ldr	r3, [r7, #8]
 800a8ae:	695b      	ldr	r3, [r3, #20]
 800a8b0:	3303      	adds	r3, #3
 800a8b2:	089b      	lsrs	r3, r3, #2
 800a8b4:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a8b6:	8afa      	ldrh	r2, [r7, #22]
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8bc:	b29b      	uxth	r3, r3
 800a8be:	429a      	cmp	r2, r3
 800a8c0:	d91c      	bls.n	800a8fc <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	699b      	ldr	r3, [r3, #24]
 800a8c6:	f043 0220 	orr.w	r2, r3, #32
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	619a      	str	r2, [r3, #24]
        }
        break;
 800a8ce:	e015      	b.n	800a8fc <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	695b      	ldr	r3, [r3, #20]
 800a8d4:	3303      	adds	r3, #3
 800a8d6:	089b      	lsrs	r3, r3, #2
 800a8d8:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a8da:	8afa      	ldrh	r2, [r7, #22]
 800a8dc:	6a3b      	ldr	r3, [r7, #32]
 800a8de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a8e2:	691b      	ldr	r3, [r3, #16]
 800a8e4:	b29b      	uxth	r3, r3
 800a8e6:	429a      	cmp	r2, r3
 800a8e8:	d90a      	bls.n	800a900 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	699b      	ldr	r3, [r3, #24]
 800a8ee:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	619a      	str	r2, [r3, #24]
        }
        break;
 800a8f6:	e003      	b.n	800a900 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800a8f8:	bf00      	nop
 800a8fa:	e002      	b.n	800a902 <USB_HC_StartXfer+0x25e>
        break;
 800a8fc:	bf00      	nop
 800a8fe:	e000      	b.n	800a902 <USB_HC_StartXfer+0x25e>
        break;
 800a900:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800a902:	68bb      	ldr	r3, [r7, #8]
 800a904:	68d9      	ldr	r1, [r3, #12]
 800a906:	68bb      	ldr	r3, [r7, #8]
 800a908:	785a      	ldrb	r2, [r3, #1]
 800a90a:	68bb      	ldr	r3, [r7, #8]
 800a90c:	695b      	ldr	r3, [r3, #20]
 800a90e:	b29b      	uxth	r3, r3
 800a910:	2000      	movs	r0, #0
 800a912:	9000      	str	r0, [sp, #0]
 800a914:	68f8      	ldr	r0, [r7, #12]
 800a916:	f7ff fb31 	bl	8009f7c <USB_WritePacket>
  }

  return HAL_OK;
 800a91a:	2300      	movs	r3, #0
}
 800a91c:	4618      	mov	r0, r3
 800a91e:	3728      	adds	r7, #40	; 0x28
 800a920:	46bd      	mov	sp, r7
 800a922:	bd80      	pop	{r7, pc}
 800a924:	1ff80000 	.word	0x1ff80000

0800a928 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a928:	b480      	push	{r7}
 800a92a:	b085      	sub	sp, #20
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a93a:	695b      	ldr	r3, [r3, #20]
 800a93c:	b29b      	uxth	r3, r3
}
 800a93e:	4618      	mov	r0, r3
 800a940:	3714      	adds	r7, #20
 800a942:	46bd      	mov	sp, r7
 800a944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a948:	4770      	bx	lr

0800a94a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a94a:	b480      	push	{r7}
 800a94c:	b089      	sub	sp, #36	; 0x24
 800a94e:	af00      	add	r7, sp, #0
 800a950:	6078      	str	r0, [r7, #4]
 800a952:	460b      	mov	r3, r1
 800a954:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800a95a:	78fb      	ldrb	r3, [r7, #3]
 800a95c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800a95e:	2300      	movs	r3, #0
 800a960:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a962:	69bb      	ldr	r3, [r7, #24]
 800a964:	015a      	lsls	r2, r3, #5
 800a966:	69fb      	ldr	r3, [r7, #28]
 800a968:	4413      	add	r3, r2
 800a96a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	0c9b      	lsrs	r3, r3, #18
 800a972:	f003 0303 	and.w	r3, r3, #3
 800a976:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800a978:	69bb      	ldr	r3, [r7, #24]
 800a97a:	015a      	lsls	r2, r3, #5
 800a97c:	69fb      	ldr	r3, [r7, #28]
 800a97e:	4413      	add	r3, r2
 800a980:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	0fdb      	lsrs	r3, r3, #31
 800a988:	f003 0301 	and.w	r3, r3, #1
 800a98c:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	689b      	ldr	r3, [r3, #8]
 800a992:	f003 0320 	and.w	r3, r3, #32
 800a996:	2b20      	cmp	r3, #32
 800a998:	d104      	bne.n	800a9a4 <USB_HC_Halt+0x5a>
 800a99a:	693b      	ldr	r3, [r7, #16]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d101      	bne.n	800a9a4 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	e0c8      	b.n	800ab36 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d002      	beq.n	800a9b0 <USB_HC_Halt+0x66>
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	2b02      	cmp	r3, #2
 800a9ae:	d163      	bne.n	800aa78 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a9b0:	69bb      	ldr	r3, [r7, #24]
 800a9b2:	015a      	lsls	r2, r3, #5
 800a9b4:	69fb      	ldr	r3, [r7, #28]
 800a9b6:	4413      	add	r3, r2
 800a9b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	69ba      	ldr	r2, [r7, #24]
 800a9c0:	0151      	lsls	r1, r2, #5
 800a9c2:	69fa      	ldr	r2, [r7, #28]
 800a9c4:	440a      	add	r2, r1
 800a9c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a9ca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a9ce:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	689b      	ldr	r3, [r3, #8]
 800a9d4:	f003 0320 	and.w	r3, r3, #32
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	f040 80ab 	bne.w	800ab34 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9e2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d133      	bne.n	800aa52 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a9ea:	69bb      	ldr	r3, [r7, #24]
 800a9ec:	015a      	lsls	r2, r3, #5
 800a9ee:	69fb      	ldr	r3, [r7, #28]
 800a9f0:	4413      	add	r3, r2
 800a9f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	69ba      	ldr	r2, [r7, #24]
 800a9fa:	0151      	lsls	r1, r2, #5
 800a9fc:	69fa      	ldr	r2, [r7, #28]
 800a9fe:	440a      	add	r2, r1
 800aa00:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aa08:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aa0a:	69bb      	ldr	r3, [r7, #24]
 800aa0c:	015a      	lsls	r2, r3, #5
 800aa0e:	69fb      	ldr	r3, [r7, #28]
 800aa10:	4413      	add	r3, r2
 800aa12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	69ba      	ldr	r2, [r7, #24]
 800aa1a:	0151      	lsls	r1, r2, #5
 800aa1c:	69fa      	ldr	r2, [r7, #28]
 800aa1e:	440a      	add	r2, r1
 800aa20:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa24:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aa28:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	3301      	adds	r3, #1
 800aa2e:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aa36:	d81d      	bhi.n	800aa74 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800aa38:	69bb      	ldr	r3, [r7, #24]
 800aa3a:	015a      	lsls	r2, r3, #5
 800aa3c:	69fb      	ldr	r3, [r7, #28]
 800aa3e:	4413      	add	r3, r2
 800aa40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aa4a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aa4e:	d0ec      	beq.n	800aa2a <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800aa50:	e070      	b.n	800ab34 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aa52:	69bb      	ldr	r3, [r7, #24]
 800aa54:	015a      	lsls	r2, r3, #5
 800aa56:	69fb      	ldr	r3, [r7, #28]
 800aa58:	4413      	add	r3, r2
 800aa5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	69ba      	ldr	r2, [r7, #24]
 800aa62:	0151      	lsls	r1, r2, #5
 800aa64:	69fa      	ldr	r2, [r7, #28]
 800aa66:	440a      	add	r2, r1
 800aa68:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa6c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aa70:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800aa72:	e05f      	b.n	800ab34 <USB_HC_Halt+0x1ea>
            break;
 800aa74:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800aa76:	e05d      	b.n	800ab34 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800aa78:	69bb      	ldr	r3, [r7, #24]
 800aa7a:	015a      	lsls	r2, r3, #5
 800aa7c:	69fb      	ldr	r3, [r7, #28]
 800aa7e:	4413      	add	r3, r2
 800aa80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	69ba      	ldr	r2, [r7, #24]
 800aa88:	0151      	lsls	r1, r2, #5
 800aa8a:	69fa      	ldr	r2, [r7, #28]
 800aa8c:	440a      	add	r2, r1
 800aa8e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa92:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aa96:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800aa98:	69fb      	ldr	r3, [r7, #28]
 800aa9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa9e:	691b      	ldr	r3, [r3, #16]
 800aaa0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d133      	bne.n	800ab10 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800aaa8:	69bb      	ldr	r3, [r7, #24]
 800aaaa:	015a      	lsls	r2, r3, #5
 800aaac:	69fb      	ldr	r3, [r7, #28]
 800aaae:	4413      	add	r3, r2
 800aab0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	69ba      	ldr	r2, [r7, #24]
 800aab8:	0151      	lsls	r1, r2, #5
 800aaba:	69fa      	ldr	r2, [r7, #28]
 800aabc:	440a      	add	r2, r1
 800aabe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aac2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aac6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aac8:	69bb      	ldr	r3, [r7, #24]
 800aaca:	015a      	lsls	r2, r3, #5
 800aacc:	69fb      	ldr	r3, [r7, #28]
 800aace:	4413      	add	r3, r2
 800aad0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	69ba      	ldr	r2, [r7, #24]
 800aad8:	0151      	lsls	r1, r2, #5
 800aada:	69fa      	ldr	r2, [r7, #28]
 800aadc:	440a      	add	r2, r1
 800aade:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aae2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aae6:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	3301      	adds	r3, #1
 800aaec:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aaf4:	d81d      	bhi.n	800ab32 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800aaf6:	69bb      	ldr	r3, [r7, #24]
 800aaf8:	015a      	lsls	r2, r3, #5
 800aafa:	69fb      	ldr	r3, [r7, #28]
 800aafc:	4413      	add	r3, r2
 800aafe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ab08:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ab0c:	d0ec      	beq.n	800aae8 <USB_HC_Halt+0x19e>
 800ab0e:	e011      	b.n	800ab34 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ab10:	69bb      	ldr	r3, [r7, #24]
 800ab12:	015a      	lsls	r2, r3, #5
 800ab14:	69fb      	ldr	r3, [r7, #28]
 800ab16:	4413      	add	r3, r2
 800ab18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	69ba      	ldr	r2, [r7, #24]
 800ab20:	0151      	lsls	r1, r2, #5
 800ab22:	69fa      	ldr	r2, [r7, #28]
 800ab24:	440a      	add	r2, r1
 800ab26:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ab2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ab2e:	6013      	str	r3, [r2, #0]
 800ab30:	e000      	b.n	800ab34 <USB_HC_Halt+0x1ea>
          break;
 800ab32:	bf00      	nop
    }
  }

  return HAL_OK;
 800ab34:	2300      	movs	r3, #0
}
 800ab36:	4618      	mov	r0, r3
 800ab38:	3724      	adds	r7, #36	; 0x24
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab40:	4770      	bx	lr
	...

0800ab44 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800ab44:	b480      	push	{r7}
 800ab46:	b087      	sub	sp, #28
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
 800ab4c:	460b      	mov	r3, r1
 800ab4e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800ab54:	78fb      	ldrb	r3, [r7, #3]
 800ab56:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800ab58:	2301      	movs	r3, #1
 800ab5a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	04da      	lsls	r2, r3, #19
 800ab60:	4b15      	ldr	r3, [pc, #84]	; (800abb8 <USB_DoPing+0x74>)
 800ab62:	4013      	ands	r3, r2
 800ab64:	693a      	ldr	r2, [r7, #16]
 800ab66:	0151      	lsls	r1, r2, #5
 800ab68:	697a      	ldr	r2, [r7, #20]
 800ab6a:	440a      	add	r2, r1
 800ab6c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ab70:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ab74:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800ab76:	693b      	ldr	r3, [r7, #16]
 800ab78:	015a      	lsls	r2, r3, #5
 800ab7a:	697b      	ldr	r3, [r7, #20]
 800ab7c:	4413      	add	r3, r2
 800ab7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ab86:	68bb      	ldr	r3, [r7, #8]
 800ab88:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ab8c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ab8e:	68bb      	ldr	r3, [r7, #8]
 800ab90:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ab94:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800ab96:	693b      	ldr	r3, [r7, #16]
 800ab98:	015a      	lsls	r2, r3, #5
 800ab9a:	697b      	ldr	r3, [r7, #20]
 800ab9c:	4413      	add	r3, r2
 800ab9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aba2:	461a      	mov	r2, r3
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800aba8:	2300      	movs	r3, #0
}
 800abaa:	4618      	mov	r0, r3
 800abac:	371c      	adds	r7, #28
 800abae:	46bd      	mov	sp, r7
 800abb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb4:	4770      	bx	lr
 800abb6:	bf00      	nop
 800abb8:	1ff80000 	.word	0x1ff80000

0800abbc <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800abbc:	b580      	push	{r7, lr}
 800abbe:	b088      	sub	sp, #32
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800abc4:	2300      	movs	r3, #0
 800abc6:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800abcc:	2300      	movs	r3, #0
 800abce:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800abd0:	6878      	ldr	r0, [r7, #4]
 800abd2:	f7ff f911 	bl	8009df8 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800abd6:	2110      	movs	r1, #16
 800abd8:	6878      	ldr	r0, [r7, #4]
 800abda:	f7ff f96b 	bl	8009eb4 <USB_FlushTxFifo>
 800abde:	4603      	mov	r3, r0
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d001      	beq.n	800abe8 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800abe4:	2301      	movs	r3, #1
 800abe6:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800abe8:	6878      	ldr	r0, [r7, #4]
 800abea:	f7ff f997 	bl	8009f1c <USB_FlushRxFifo>
 800abee:	4603      	mov	r3, r0
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d001      	beq.n	800abf8 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800abf4:	2301      	movs	r3, #1
 800abf6:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800abf8:	2300      	movs	r3, #0
 800abfa:	61bb      	str	r3, [r7, #24]
 800abfc:	e01f      	b.n	800ac3e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800abfe:	69bb      	ldr	r3, [r7, #24]
 800ac00:	015a      	lsls	r2, r3, #5
 800ac02:	697b      	ldr	r3, [r7, #20]
 800ac04:	4413      	add	r3, r2
 800ac06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800ac0e:	693b      	ldr	r3, [r7, #16]
 800ac10:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ac14:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800ac16:	693b      	ldr	r3, [r7, #16]
 800ac18:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ac1c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ac1e:	693b      	ldr	r3, [r7, #16]
 800ac20:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ac24:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800ac26:	69bb      	ldr	r3, [r7, #24]
 800ac28:	015a      	lsls	r2, r3, #5
 800ac2a:	697b      	ldr	r3, [r7, #20]
 800ac2c:	4413      	add	r3, r2
 800ac2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac32:	461a      	mov	r2, r3
 800ac34:	693b      	ldr	r3, [r7, #16]
 800ac36:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800ac38:	69bb      	ldr	r3, [r7, #24]
 800ac3a:	3301      	adds	r3, #1
 800ac3c:	61bb      	str	r3, [r7, #24]
 800ac3e:	69bb      	ldr	r3, [r7, #24]
 800ac40:	2b0f      	cmp	r3, #15
 800ac42:	d9dc      	bls.n	800abfe <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800ac44:	2300      	movs	r3, #0
 800ac46:	61bb      	str	r3, [r7, #24]
 800ac48:	e034      	b.n	800acb4 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800ac4a:	69bb      	ldr	r3, [r7, #24]
 800ac4c:	015a      	lsls	r2, r3, #5
 800ac4e:	697b      	ldr	r3, [r7, #20]
 800ac50:	4413      	add	r3, r2
 800ac52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800ac5a:	693b      	ldr	r3, [r7, #16]
 800ac5c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ac60:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800ac62:	693b      	ldr	r3, [r7, #16]
 800ac64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ac68:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ac6a:	693b      	ldr	r3, [r7, #16]
 800ac6c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ac70:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800ac72:	69bb      	ldr	r3, [r7, #24]
 800ac74:	015a      	lsls	r2, r3, #5
 800ac76:	697b      	ldr	r3, [r7, #20]
 800ac78:	4413      	add	r3, r2
 800ac7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac7e:	461a      	mov	r2, r3
 800ac80:	693b      	ldr	r3, [r7, #16]
 800ac82:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	3301      	adds	r3, #1
 800ac88:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ac90:	d80c      	bhi.n	800acac <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ac92:	69bb      	ldr	r3, [r7, #24]
 800ac94:	015a      	lsls	r2, r3, #5
 800ac96:	697b      	ldr	r3, [r7, #20]
 800ac98:	4413      	add	r3, r2
 800ac9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aca4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aca8:	d0ec      	beq.n	800ac84 <USB_StopHost+0xc8>
 800acaa:	e000      	b.n	800acae <USB_StopHost+0xf2>
        break;
 800acac:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800acae:	69bb      	ldr	r3, [r7, #24]
 800acb0:	3301      	adds	r3, #1
 800acb2:	61bb      	str	r3, [r7, #24]
 800acb4:	69bb      	ldr	r3, [r7, #24]
 800acb6:	2b0f      	cmp	r3, #15
 800acb8:	d9c7      	bls.n	800ac4a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800acc0:	461a      	mov	r2, r3
 800acc2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800acc6:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800acce:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800acd0:	6878      	ldr	r0, [r7, #4]
 800acd2:	f7ff f880 	bl	8009dd6 <USB_EnableGlobalInt>

  return ret;
 800acd6:	7ffb      	ldrb	r3, [r7, #31]
}
 800acd8:	4618      	mov	r0, r3
 800acda:	3720      	adds	r7, #32
 800acdc:	46bd      	mov	sp, r7
 800acde:	bd80      	pop	{r7, pc}

0800ace0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 800ace4:	4904      	ldr	r1, [pc, #16]	; (800acf8 <MX_FATFS_Init+0x18>)
 800ace6:	4805      	ldr	r0, [pc, #20]	; (800acfc <MX_FATFS_Init+0x1c>)
 800ace8:	f003 f95e 	bl	800dfa8 <FATFS_LinkDriver>
 800acec:	4603      	mov	r3, r0
 800acee:	461a      	mov	r2, r3
 800acf0:	4b03      	ldr	r3, [pc, #12]	; (800ad00 <MX_FATFS_Init+0x20>)
 800acf2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800acf4:	bf00      	nop
 800acf6:	bd80      	pop	{r7, pc}
 800acf8:	2000344c 	.word	0x2000344c
 800acfc:	0800fc04 	.word	0x0800fc04
 800ad00:	20003448 	.word	0x20003448

0800ad04 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 800ad04:	b480      	push	{r7}
 800ad06:	b083      	sub	sp, #12
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	4603      	mov	r3, r0
 800ad0c:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 800ad0e:	2300      	movs	r3, #0
}
 800ad10:	4618      	mov	r0, r3
 800ad12:	370c      	adds	r7, #12
 800ad14:	46bd      	mov	sp, r7
 800ad16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1a:	4770      	bx	lr

0800ad1c <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b084      	sub	sp, #16
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	4603      	mov	r3, r0
 800ad24:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800ad26:	2301      	movs	r3, #1
 800ad28:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 800ad2a:	79fb      	ldrb	r3, [r7, #7]
 800ad2c:	4619      	mov	r1, r3
 800ad2e:	4808      	ldr	r0, [pc, #32]	; (800ad50 <USBH_status+0x34>)
 800ad30:	f000 fe32 	bl	800b998 <USBH_MSC_UnitIsReady>
 800ad34:	4603      	mov	r3, r0
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d002      	beq.n	800ad40 <USBH_status+0x24>
  {
    res = RES_OK;
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	73fb      	strb	r3, [r7, #15]
 800ad3e:	e001      	b.n	800ad44 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 800ad40:	2301      	movs	r3, #1
 800ad42:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800ad44:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad46:	4618      	mov	r0, r3
 800ad48:	3710      	adds	r7, #16
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	bd80      	pop	{r7, pc}
 800ad4e:	bf00      	nop
 800ad50:	2000345c 	.word	0x2000345c

0800ad54 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b094      	sub	sp, #80	; 0x50
 800ad58:	af02      	add	r7, sp, #8
 800ad5a:	60b9      	str	r1, [r7, #8]
 800ad5c:	607a      	str	r2, [r7, #4]
 800ad5e:	603b      	str	r3, [r7, #0]
 800ad60:	4603      	mov	r3, r0
 800ad62:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ad64:	2301      	movs	r3, #1
 800ad66:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 800ad6a:	7bf9      	ldrb	r1, [r7, #15]
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	9300      	str	r3, [sp, #0]
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	687a      	ldr	r2, [r7, #4]
 800ad74:	4813      	ldr	r0, [pc, #76]	; (800adc4 <USBH_read+0x70>)
 800ad76:	f000 fe59 	bl	800ba2c <USBH_MSC_Read>
 800ad7a:	4603      	mov	r3, r0
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d103      	bne.n	800ad88 <USBH_read+0x34>
  {
    res = RES_OK;
 800ad80:	2300      	movs	r3, #0
 800ad82:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800ad86:	e017      	b.n	800adb8 <USBH_read+0x64>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800ad88:	f107 0210 	add.w	r2, r7, #16
 800ad8c:	7bfb      	ldrb	r3, [r7, #15]
 800ad8e:	4619      	mov	r1, r3
 800ad90:	480c      	ldr	r0, [pc, #48]	; (800adc4 <USBH_read+0x70>)
 800ad92:	f000 fe27 	bl	800b9e4 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800ad96:	7f7b      	ldrb	r3, [r7, #29]
 800ad98:	2b3a      	cmp	r3, #58	; 0x3a
 800ad9a:	d005      	beq.n	800ada8 <USBH_read+0x54>
 800ad9c:	2b3a      	cmp	r3, #58	; 0x3a
 800ad9e:	dc07      	bgt.n	800adb0 <USBH_read+0x5c>
 800ada0:	2b04      	cmp	r3, #4
 800ada2:	d001      	beq.n	800ada8 <USBH_read+0x54>
 800ada4:	2b28      	cmp	r3, #40	; 0x28
 800ada6:	d103      	bne.n	800adb0 <USBH_read+0x5c>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 800ada8:	2303      	movs	r3, #3
 800adaa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800adae:	e003      	b.n	800adb8 <USBH_read+0x64>

    default:
      res = RES_ERROR;
 800adb0:	2301      	movs	r3, #1
 800adb2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800adb6:	bf00      	nop
    }
  }

  return res;
 800adb8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800adbc:	4618      	mov	r0, r3
 800adbe:	3748      	adds	r7, #72	; 0x48
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}
 800adc4:	2000345c 	.word	0x2000345c

0800adc8 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b094      	sub	sp, #80	; 0x50
 800adcc:	af02      	add	r7, sp, #8
 800adce:	60b9      	str	r1, [r7, #8]
 800add0:	607a      	str	r2, [r7, #4]
 800add2:	603b      	str	r3, [r7, #0]
 800add4:	4603      	mov	r3, r0
 800add6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800add8:	2301      	movs	r3, #1
 800adda:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 800adde:	7bf9      	ldrb	r1, [r7, #15]
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	9300      	str	r3, [sp, #0]
 800ade4:	68bb      	ldr	r3, [r7, #8]
 800ade6:	687a      	ldr	r2, [r7, #4]
 800ade8:	4817      	ldr	r0, [pc, #92]	; (800ae48 <USBH_write+0x80>)
 800adea:	f000 fe88 	bl	800bafe <USBH_MSC_Write>
 800adee:	4603      	mov	r3, r0
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d103      	bne.n	800adfc <USBH_write+0x34>
  {
    res = RES_OK;
 800adf4:	2300      	movs	r3, #0
 800adf6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800adfa:	e01f      	b.n	800ae3c <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800adfc:	f107 0210 	add.w	r2, r7, #16
 800ae00:	7bfb      	ldrb	r3, [r7, #15]
 800ae02:	4619      	mov	r1, r3
 800ae04:	4810      	ldr	r0, [pc, #64]	; (800ae48 <USBH_write+0x80>)
 800ae06:	f000 fded 	bl	800b9e4 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800ae0a:	7f7b      	ldrb	r3, [r7, #29]
 800ae0c:	2b3a      	cmp	r3, #58	; 0x3a
 800ae0e:	d00d      	beq.n	800ae2c <USBH_write+0x64>
 800ae10:	2b3a      	cmp	r3, #58	; 0x3a
 800ae12:	dc0f      	bgt.n	800ae34 <USBH_write+0x6c>
 800ae14:	2b28      	cmp	r3, #40	; 0x28
 800ae16:	d009      	beq.n	800ae2c <USBH_write+0x64>
 800ae18:	2b28      	cmp	r3, #40	; 0x28
 800ae1a:	dc0b      	bgt.n	800ae34 <USBH_write+0x6c>
 800ae1c:	2b04      	cmp	r3, #4
 800ae1e:	d005      	beq.n	800ae2c <USBH_write+0x64>
 800ae20:	2b27      	cmp	r3, #39	; 0x27
 800ae22:	d107      	bne.n	800ae34 <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 800ae24:	2302      	movs	r3, #2
 800ae26:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800ae2a:	e007      	b.n	800ae3c <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 800ae2c:	2303      	movs	r3, #3
 800ae2e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800ae32:	e003      	b.n	800ae3c <USBH_write+0x74>

    default:
      res = RES_ERROR;
 800ae34:	2301      	movs	r3, #1
 800ae36:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800ae3a:	bf00      	nop
    }
  }

  return res;
 800ae3c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800ae40:	4618      	mov	r0, r3
 800ae42:	3748      	adds	r7, #72	; 0x48
 800ae44:	46bd      	mov	sp, r7
 800ae46:	bd80      	pop	{r7, pc}
 800ae48:	2000345c 	.word	0x2000345c

0800ae4c <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b090      	sub	sp, #64	; 0x40
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	4603      	mov	r3, r0
 800ae54:	603a      	str	r2, [r7, #0]
 800ae56:	71fb      	strb	r3, [r7, #7]
 800ae58:	460b      	mov	r3, r1
 800ae5a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800ae62:	79bb      	ldrb	r3, [r7, #6]
 800ae64:	2b03      	cmp	r3, #3
 800ae66:	d852      	bhi.n	800af0e <USBH_ioctl+0xc2>
 800ae68:	a201      	add	r2, pc, #4	; (adr r2, 800ae70 <USBH_ioctl+0x24>)
 800ae6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae6e:	bf00      	nop
 800ae70:	0800ae81 	.word	0x0800ae81
 800ae74:	0800ae89 	.word	0x0800ae89
 800ae78:	0800aeb3 	.word	0x0800aeb3
 800ae7c:	0800aedf 	.word	0x0800aedf
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 800ae80:	2300      	movs	r3, #0
 800ae82:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800ae86:	e045      	b.n	800af14 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800ae88:	f107 0208 	add.w	r2, r7, #8
 800ae8c:	79fb      	ldrb	r3, [r7, #7]
 800ae8e:	4619      	mov	r1, r3
 800ae90:	4823      	ldr	r0, [pc, #140]	; (800af20 <USBH_ioctl+0xd4>)
 800ae92:	f000 fda7 	bl	800b9e4 <USBH_MSC_GetLUNInfo>
 800ae96:	4603      	mov	r3, r0
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d106      	bne.n	800aeaa <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 800ae9c:	68fa      	ldr	r2, [r7, #12]
 800ae9e:	683b      	ldr	r3, [r7, #0]
 800aea0:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800aea2:	2300      	movs	r3, #0
 800aea4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800aea8:	e034      	b.n	800af14 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800aeaa:	2301      	movs	r3, #1
 800aeac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800aeb0:	e030      	b.n	800af14 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800aeb2:	f107 0208 	add.w	r2, r7, #8
 800aeb6:	79fb      	ldrb	r3, [r7, #7]
 800aeb8:	4619      	mov	r1, r3
 800aeba:	4819      	ldr	r0, [pc, #100]	; (800af20 <USBH_ioctl+0xd4>)
 800aebc:	f000 fd92 	bl	800b9e4 <USBH_MSC_GetLUNInfo>
 800aec0:	4603      	mov	r3, r0
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d107      	bne.n	800aed6 <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 800aec6:	8a3b      	ldrh	r3, [r7, #16]
 800aec8:	461a      	mov	r2, r3
 800aeca:	683b      	ldr	r3, [r7, #0]
 800aecc:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800aece:	2300      	movs	r3, #0
 800aed0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800aed4:	e01e      	b.n	800af14 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800aed6:	2301      	movs	r3, #1
 800aed8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800aedc:	e01a      	b.n	800af14 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800aede:	f107 0208 	add.w	r2, r7, #8
 800aee2:	79fb      	ldrb	r3, [r7, #7]
 800aee4:	4619      	mov	r1, r3
 800aee6:	480e      	ldr	r0, [pc, #56]	; (800af20 <USBH_ioctl+0xd4>)
 800aee8:	f000 fd7c 	bl	800b9e4 <USBH_MSC_GetLUNInfo>
 800aeec:	4603      	mov	r3, r0
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d109      	bne.n	800af06 <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 800aef2:	8a3b      	ldrh	r3, [r7, #16]
 800aef4:	0a5b      	lsrs	r3, r3, #9
 800aef6:	b29b      	uxth	r3, r3
 800aef8:	461a      	mov	r2, r3
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800aefe:	2300      	movs	r3, #0
 800af00:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800af04:	e006      	b.n	800af14 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800af06:	2301      	movs	r3, #1
 800af08:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800af0c:	e002      	b.n	800af14 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 800af0e:	2304      	movs	r3, #4
 800af10:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 800af14:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800af18:	4618      	mov	r0, r3
 800af1a:	3740      	adds	r7, #64	; 0x40
 800af1c:	46bd      	mov	sp, r7
 800af1e:	bd80      	pop	{r7, pc}
 800af20:	2000345c 	.word	0x2000345c

0800af24 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800af24:	b590      	push	{r4, r7, lr}
 800af26:	b089      	sub	sp, #36	; 0x24
 800af28:	af04      	add	r7, sp, #16
 800af2a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800af32:	7919      	ldrb	r1, [r3, #4]
 800af34:	2350      	movs	r3, #80	; 0x50
 800af36:	2206      	movs	r2, #6
 800af38:	6878      	ldr	r0, [r7, #4]
 800af3a:	f001 fc6b 	bl	800c814 <USBH_FindInterface>
 800af3e:	4603      	mov	r3, r0
 800af40:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 800af42:	7bfb      	ldrb	r3, [r7, #15]
 800af44:	2bff      	cmp	r3, #255	; 0xff
 800af46:	d002      	beq.n	800af4e <USBH_MSC_InterfaceInit+0x2a>
 800af48:	7bfb      	ldrb	r3, [r7, #15]
 800af4a:	2b01      	cmp	r3, #1
 800af4c:	d901      	bls.n	800af52 <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800af4e:	2302      	movs	r3, #2
 800af50:	e106      	b.n	800b160 <USBH_MSC_InterfaceInit+0x23c>
  }

  status = USBH_SelectInterface(phost, interface);
 800af52:	7bfb      	ldrb	r3, [r7, #15]
 800af54:	4619      	mov	r1, r3
 800af56:	6878      	ldr	r0, [r7, #4]
 800af58:	f001 fc40 	bl	800c7dc <USBH_SelectInterface>
 800af5c:	4603      	mov	r3, r0
 800af5e:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800af60:	7bbb      	ldrb	r3, [r7, #14]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d001      	beq.n	800af6a <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 800af66:	2302      	movs	r3, #2
 800af68:	e0fa      	b.n	800b160 <USBH_MSC_InterfaceInit+0x23c>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800af70:	f44f 7080 	mov.w	r0, #256	; 0x100
 800af74:	f003 fb94 	bl	800e6a0 <malloc>
 800af78:	4603      	mov	r3, r0
 800af7a:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800af82:	69db      	ldr	r3, [r3, #28]
 800af84:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 800af86:	68bb      	ldr	r3, [r7, #8]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d101      	bne.n	800af90 <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 800af8c:	2302      	movs	r3, #2
 800af8e:	e0e7      	b.n	800b160 <USBH_MSC_InterfaceInit+0x23c>
  }

  /* Initialize msc handler */
  (void)USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 800af90:	f44f 7280 	mov.w	r2, #256	; 0x100
 800af94:	2100      	movs	r1, #0
 800af96:	68b8      	ldr	r0, [r7, #8]
 800af98:	f003 fba0 	bl	800e6dc <memset>

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800af9c:	7bfb      	ldrb	r3, [r7, #15]
 800af9e:	687a      	ldr	r2, [r7, #4]
 800afa0:	211a      	movs	r1, #26
 800afa2:	fb01 f303 	mul.w	r3, r1, r3
 800afa6:	4413      	add	r3, r2
 800afa8:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800afac:	781b      	ldrb	r3, [r3, #0]
 800afae:	b25b      	sxtb	r3, r3
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	da16      	bge.n	800afe2 <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800afb4:	7bfb      	ldrb	r3, [r7, #15]
 800afb6:	687a      	ldr	r2, [r7, #4]
 800afb8:	211a      	movs	r1, #26
 800afba:	fb01 f303 	mul.w	r3, r1, r3
 800afbe:	4413      	add	r3, r2
 800afc0:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800afc4:	781a      	ldrb	r2, [r3, #0]
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800afca:	7bfb      	ldrb	r3, [r7, #15]
 800afcc:	687a      	ldr	r2, [r7, #4]
 800afce:	211a      	movs	r1, #26
 800afd0:	fb01 f303 	mul.w	r3, r1, r3
 800afd4:	4413      	add	r3, r2
 800afd6:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800afda:	881a      	ldrh	r2, [r3, #0]
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	815a      	strh	r2, [r3, #10]
 800afe0:	e015      	b.n	800b00e <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800afe2:	7bfb      	ldrb	r3, [r7, #15]
 800afe4:	687a      	ldr	r2, [r7, #4]
 800afe6:	211a      	movs	r1, #26
 800afe8:	fb01 f303 	mul.w	r3, r1, r3
 800afec:	4413      	add	r3, r2
 800afee:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800aff2:	781a      	ldrb	r2, [r3, #0]
 800aff4:	68bb      	ldr	r3, [r7, #8]
 800aff6:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800aff8:	7bfb      	ldrb	r3, [r7, #15]
 800affa:	687a      	ldr	r2, [r7, #4]
 800affc:	211a      	movs	r1, #26
 800affe:	fb01 f303 	mul.w	r3, r1, r3
 800b002:	4413      	add	r3, r2
 800b004:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800b008:	881a      	ldrh	r2, [r3, #0]
 800b00a:	68bb      	ldr	r3, [r7, #8]
 800b00c:	811a      	strh	r2, [r3, #8]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800b00e:	7bfb      	ldrb	r3, [r7, #15]
 800b010:	687a      	ldr	r2, [r7, #4]
 800b012:	211a      	movs	r1, #26
 800b014:	fb01 f303 	mul.w	r3, r1, r3
 800b018:	4413      	add	r3, r2
 800b01a:	f203 3356 	addw	r3, r3, #854	; 0x356
 800b01e:	781b      	ldrb	r3, [r3, #0]
 800b020:	b25b      	sxtb	r3, r3
 800b022:	2b00      	cmp	r3, #0
 800b024:	da16      	bge.n	800b054 <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800b026:	7bfb      	ldrb	r3, [r7, #15]
 800b028:	687a      	ldr	r2, [r7, #4]
 800b02a:	211a      	movs	r1, #26
 800b02c:	fb01 f303 	mul.w	r3, r1, r3
 800b030:	4413      	add	r3, r2
 800b032:	f203 3356 	addw	r3, r3, #854	; 0x356
 800b036:	781a      	ldrb	r2, [r3, #0]
 800b038:	68bb      	ldr	r3, [r7, #8]
 800b03a:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b03c:	7bfb      	ldrb	r3, [r7, #15]
 800b03e:	687a      	ldr	r2, [r7, #4]
 800b040:	211a      	movs	r1, #26
 800b042:	fb01 f303 	mul.w	r3, r1, r3
 800b046:	4413      	add	r3, r2
 800b048:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800b04c:	881a      	ldrh	r2, [r3, #0]
 800b04e:	68bb      	ldr	r3, [r7, #8]
 800b050:	815a      	strh	r2, [r3, #10]
 800b052:	e015      	b.n	800b080 <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800b054:	7bfb      	ldrb	r3, [r7, #15]
 800b056:	687a      	ldr	r2, [r7, #4]
 800b058:	211a      	movs	r1, #26
 800b05a:	fb01 f303 	mul.w	r3, r1, r3
 800b05e:	4413      	add	r3, r2
 800b060:	f203 3356 	addw	r3, r3, #854	; 0x356
 800b064:	781a      	ldrb	r2, [r3, #0]
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b06a:	7bfb      	ldrb	r3, [r7, #15]
 800b06c:	687a      	ldr	r2, [r7, #4]
 800b06e:	211a      	movs	r1, #26
 800b070:	fb01 f303 	mul.w	r3, r1, r3
 800b074:	4413      	add	r3, r2
 800b076:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800b07a:	881a      	ldrh	r2, [r3, #0]
 800b07c:	68bb      	ldr	r3, [r7, #8]
 800b07e:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 800b080:	68bb      	ldr	r3, [r7, #8]
 800b082:	2200      	movs	r2, #0
 800b084:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	2200      	movs	r2, #0
 800b08a:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	2200      	movs	r2, #0
 800b090:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800b092:	68bb      	ldr	r3, [r7, #8]
 800b094:	799b      	ldrb	r3, [r3, #6]
 800b096:	4619      	mov	r1, r3
 800b098:	6878      	ldr	r0, [r7, #4]
 800b09a:	f002 fed6 	bl	800de4a <USBH_AllocPipe>
 800b09e:	4603      	mov	r3, r0
 800b0a0:	461a      	mov	r2, r3
 800b0a2:	68bb      	ldr	r3, [r7, #8]
 800b0a4:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800b0a6:	68bb      	ldr	r3, [r7, #8]
 800b0a8:	79db      	ldrb	r3, [r3, #7]
 800b0aa:	4619      	mov	r1, r3
 800b0ac:	6878      	ldr	r0, [r7, #4]
 800b0ae:	f002 fecc 	bl	800de4a <USBH_AllocPipe>
 800b0b2:	4603      	mov	r3, r0
 800b0b4:	461a      	mov	r2, r3
 800b0b6:	68bb      	ldr	r3, [r7, #8]
 800b0b8:	711a      	strb	r2, [r3, #4]

  (void)USBH_MSC_BOT_Init(phost);
 800b0ba:	6878      	ldr	r0, [r7, #4]
 800b0bc:	f000 fdc4 	bl	800bc48 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  if ((MSC_Handle->OutEp != 0U) && (MSC_Handle->OutEpSize != 0U))
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	799b      	ldrb	r3, [r3, #6]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d01e      	beq.n	800b106 <USBH_MSC_InterfaceInit+0x1e2>
 800b0c8:	68bb      	ldr	r3, [r7, #8]
 800b0ca:	891b      	ldrh	r3, [r3, #8]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d01a      	beq.n	800b106 <USBH_MSC_InterfaceInit+0x1e2>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 800b0d0:	68bb      	ldr	r3, [r7, #8]
 800b0d2:	7959      	ldrb	r1, [r3, #5]
 800b0d4:	68bb      	ldr	r3, [r7, #8]
 800b0d6:	7998      	ldrb	r0, [r3, #6]
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b0e4:	68ba      	ldr	r2, [r7, #8]
 800b0e6:	8912      	ldrh	r2, [r2, #8]
 800b0e8:	9202      	str	r2, [sp, #8]
 800b0ea:	2202      	movs	r2, #2
 800b0ec:	9201      	str	r2, [sp, #4]
 800b0ee:	9300      	str	r3, [sp, #0]
 800b0f0:	4623      	mov	r3, r4
 800b0f2:	4602      	mov	r2, r0
 800b0f4:	6878      	ldr	r0, [r7, #4]
 800b0f6:	f002 fe79 	bl	800ddec <USBH_OpenPipe>
 800b0fa:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 800b0fc:	68bb      	ldr	r3, [r7, #8]
 800b0fe:	79db      	ldrb	r3, [r3, #7]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d02c      	beq.n	800b15e <USBH_MSC_InterfaceInit+0x23a>
 800b104:	e001      	b.n	800b10a <USBH_MSC_InterfaceInit+0x1e6>
    return USBH_NOT_SUPPORTED;
 800b106:	2303      	movs	r3, #3
 800b108:	e02a      	b.n	800b160 <USBH_MSC_InterfaceInit+0x23c>
  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 800b10a:	68bb      	ldr	r3, [r7, #8]
 800b10c:	895b      	ldrh	r3, [r3, #10]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d025      	beq.n	800b15e <USBH_MSC_InterfaceInit+0x23a>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	7919      	ldrb	r1, [r3, #4]
 800b116:	68bb      	ldr	r3, [r7, #8]
 800b118:	79d8      	ldrb	r0, [r3, #7]
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b126:	68ba      	ldr	r2, [r7, #8]
 800b128:	8952      	ldrh	r2, [r2, #10]
 800b12a:	9202      	str	r2, [sp, #8]
 800b12c:	2202      	movs	r2, #2
 800b12e:	9201      	str	r2, [sp, #4]
 800b130:	9300      	str	r3, [sp, #0]
 800b132:	4623      	mov	r3, r4
 800b134:	4602      	mov	r2, r0
 800b136:	6878      	ldr	r0, [r7, #4]
 800b138:	f002 fe58 	bl	800ddec <USBH_OpenPipe>
 800b13c:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800b13e:	68bb      	ldr	r3, [r7, #8]
 800b140:	791b      	ldrb	r3, [r3, #4]
 800b142:	2200      	movs	r2, #0
 800b144:	4619      	mov	r1, r3
 800b146:	6878      	ldr	r0, [r7, #4]
 800b148:	f003 f9c8 	bl	800e4dc <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 800b14c:	68bb      	ldr	r3, [r7, #8]
 800b14e:	795b      	ldrb	r3, [r3, #5]
 800b150:	2200      	movs	r2, #0
 800b152:	4619      	mov	r1, r3
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f003 f9c1 	bl	800e4dc <USBH_LL_SetToggle>

  return USBH_OK;
 800b15a:	2300      	movs	r3, #0
 800b15c:	e000      	b.n	800b160 <USBH_MSC_InterfaceInit+0x23c>
    return USBH_NOT_SUPPORTED;
 800b15e:	2303      	movs	r3, #3
}
 800b160:	4618      	mov	r0, r3
 800b162:	3714      	adds	r7, #20
 800b164:	46bd      	mov	sp, r7
 800b166:	bd90      	pop	{r4, r7, pc}

0800b168 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800b168:	b580      	push	{r7, lr}
 800b16a:	b084      	sub	sp, #16
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b176:	69db      	ldr	r3, [r3, #28]
 800b178:	60fb      	str	r3, [r7, #12]

  if ((MSC_Handle->OutPipe) != 0U)
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	795b      	ldrb	r3, [r3, #5]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d00e      	beq.n	800b1a0 <USBH_MSC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	795b      	ldrb	r3, [r3, #5]
 800b186:	4619      	mov	r1, r3
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	f002 fe4e 	bl	800de2a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->OutPipe);
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	795b      	ldrb	r3, [r3, #5]
 800b192:	4619      	mov	r1, r3
 800b194:	6878      	ldr	r0, [r7, #4]
 800b196:	f002 fe79 	bl	800de8c <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	2200      	movs	r2, #0
 800b19e:	715a      	strb	r2, [r3, #5]
  }

  if ((MSC_Handle->InPipe != 0U))
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	791b      	ldrb	r3, [r3, #4]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d00e      	beq.n	800b1c6 <USBH_MSC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	791b      	ldrb	r3, [r3, #4]
 800b1ac:	4619      	mov	r1, r3
 800b1ae:	6878      	ldr	r0, [r7, #4]
 800b1b0:	f002 fe3b 	bl	800de2a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->InPipe);
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	791b      	ldrb	r3, [r3, #4]
 800b1b8:	4619      	mov	r1, r3
 800b1ba:	6878      	ldr	r0, [r7, #4]
 800b1bc:	f002 fe66 	bl	800de8c <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	711a      	strb	r2, [r3, #4]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b1cc:	69db      	ldr	r3, [r3, #28]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d00b      	beq.n	800b1ea <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b1d8:	69db      	ldr	r3, [r3, #28]
 800b1da:	4618      	mov	r0, r3
 800b1dc:	f003 fa68 	bl	800e6b0 <free>
    phost->pActiveClass->pData = 0U;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b1e6:	2200      	movs	r2, #0
 800b1e8:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800b1ea:	2300      	movs	r3, #0
}
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	3710      	adds	r7, #16
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	bd80      	pop	{r7, pc}

0800b1f4 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b084      	sub	sp, #16
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b202:	69db      	ldr	r3, [r3, #28]
 800b204:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b206:	2301      	movs	r3, #1
 800b208:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	7b9b      	ldrb	r3, [r3, #14]
 800b20e:	2b03      	cmp	r3, #3
 800b210:	d041      	beq.n	800b296 <USBH_MSC_ClassRequest+0xa2>
 800b212:	2b03      	cmp	r3, #3
 800b214:	dc4b      	bgt.n	800b2ae <USBH_MSC_ClassRequest+0xba>
 800b216:	2b00      	cmp	r3, #0
 800b218:	d001      	beq.n	800b21e <USBH_MSC_ClassRequest+0x2a>
 800b21a:	2b02      	cmp	r3, #2
 800b21c:	d147      	bne.n	800b2ae <USBH_MSC_ClassRequest+0xba>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	4619      	mov	r1, r3
 800b222:	6878      	ldr	r0, [r7, #4]
 800b224:	f000 fcf1 	bl	800bc0a <USBH_MSC_BOT_REQ_GetMaxLUN>
 800b228:	4603      	mov	r3, r0
 800b22a:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considered as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 800b22c:	7bfb      	ldrb	r3, [r7, #15]
 800b22e:	2b03      	cmp	r3, #3
 800b230:	d104      	bne.n	800b23c <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 800b232:	68bb      	ldr	r3, [r7, #8]
 800b234:	2200      	movs	r2, #0
 800b236:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 800b238:	2300      	movs	r3, #0
 800b23a:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 800b23c:	7bfb      	ldrb	r3, [r7, #15]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d137      	bne.n	800b2b2 <USBH_MSC_ClassRequest+0xbe>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 800b242:	68bb      	ldr	r3, [r7, #8]
 800b244:	781b      	ldrb	r3, [r3, #0]
 800b246:	2b02      	cmp	r3, #2
 800b248:	d804      	bhi.n	800b254 <USBH_MSC_ClassRequest+0x60>
 800b24a:	68bb      	ldr	r3, [r7, #8]
 800b24c:	781b      	ldrb	r3, [r3, #0]
 800b24e:	3301      	adds	r3, #1
 800b250:	b2da      	uxtb	r2, r3
 800b252:	e000      	b.n	800b256 <USBH_MSC_ClassRequest+0x62>
 800b254:	2202      	movs	r2, #2
 800b256:	68bb      	ldr	r3, [r7, #8]
 800b258:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800b25a:	2300      	movs	r3, #0
 800b25c:	73bb      	strb	r3, [r7, #14]
 800b25e:	e014      	b.n	800b28a <USBH_MSC_ClassRequest+0x96>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800b260:	7bbb      	ldrb	r3, [r7, #14]
 800b262:	68ba      	ldr	r2, [r7, #8]
 800b264:	2134      	movs	r1, #52	; 0x34
 800b266:	fb01 f303 	mul.w	r3, r1, r3
 800b26a:	4413      	add	r3, r2
 800b26c:	3392      	adds	r3, #146	; 0x92
 800b26e:	2202      	movs	r2, #2
 800b270:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 800b272:	7bbb      	ldrb	r3, [r7, #14]
 800b274:	68ba      	ldr	r2, [r7, #8]
 800b276:	2134      	movs	r1, #52	; 0x34
 800b278:	fb01 f303 	mul.w	r3, r1, r3
 800b27c:	4413      	add	r3, r2
 800b27e:	33c1      	adds	r3, #193	; 0xc1
 800b280:	2200      	movs	r2, #0
 800b282:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800b284:	7bbb      	ldrb	r3, [r7, #14]
 800b286:	3301      	adds	r3, #1
 800b288:	73bb      	strb	r3, [r7, #14]
 800b28a:	68bb      	ldr	r3, [r7, #8]
 800b28c:	781b      	ldrb	r3, [r3, #0]
 800b28e:	7bba      	ldrb	r2, [r7, #14]
 800b290:	429a      	cmp	r2, r3
 800b292:	d3e5      	bcc.n	800b260 <USBH_MSC_ClassRequest+0x6c>
        }
      }
      break;
 800b294:	e00d      	b.n	800b2b2 <USBH_MSC_ClassRequest+0xbe>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800b296:	2100      	movs	r1, #0
 800b298:	6878      	ldr	r0, [r7, #4]
 800b29a:	f002 f888 	bl	800d3ae <USBH_ClrFeature>
 800b29e:	4603      	mov	r3, r0
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d108      	bne.n	800b2b6 <USBH_MSC_ClassRequest+0xc2>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800b2a4:	68bb      	ldr	r3, [r7, #8]
 800b2a6:	7bda      	ldrb	r2, [r3, #15]
 800b2a8:	68bb      	ldr	r3, [r7, #8]
 800b2aa:	739a      	strb	r2, [r3, #14]
      }
      break;
 800b2ac:	e003      	b.n	800b2b6 <USBH_MSC_ClassRequest+0xc2>

    default:
      break;
 800b2ae:	bf00      	nop
 800b2b0:	e002      	b.n	800b2b8 <USBH_MSC_ClassRequest+0xc4>
      break;
 800b2b2:	bf00      	nop
 800b2b4:	e000      	b.n	800b2b8 <USBH_MSC_ClassRequest+0xc4>
      break;
 800b2b6:	bf00      	nop
  }

  return status;
 800b2b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	3710      	adds	r7, #16
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	bd80      	pop	{r7, pc}
	...

0800b2c4 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b086      	sub	sp, #24
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b2d2:	69db      	ldr	r3, [r3, #28]
 800b2d4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 800b2d6:	2301      	movs	r3, #1
 800b2d8:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 800b2da:	2301      	movs	r3, #1
 800b2dc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 800b2de:	2301      	movs	r3, #1
 800b2e0:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	7b1b      	ldrb	r3, [r3, #12]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d003      	beq.n	800b2f2 <USBH_MSC_Process+0x2e>
 800b2ea:	2b01      	cmp	r3, #1
 800b2ec:	f000 8271 	beq.w	800b7d2 <USBH_MSC_Process+0x50e>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 800b2f0:	e272      	b.n	800b7d8 <USBH_MSC_Process+0x514>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 800b2f2:	693b      	ldr	r3, [r7, #16]
 800b2f4:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 800b2f8:	693b      	ldr	r3, [r7, #16]
 800b2fa:	781b      	ldrb	r3, [r3, #0]
 800b2fc:	b29b      	uxth	r3, r3
 800b2fe:	429a      	cmp	r2, r3
 800b300:	f080 824f 	bcs.w	800b7a2 <USBH_MSC_Process+0x4de>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800b304:	693b      	ldr	r3, [r7, #16]
 800b306:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b30a:	4619      	mov	r1, r3
 800b30c:	693a      	ldr	r2, [r7, #16]
 800b30e:	2334      	movs	r3, #52	; 0x34
 800b310:	fb01 f303 	mul.w	r3, r1, r3
 800b314:	4413      	add	r3, r2
 800b316:	3391      	adds	r3, #145	; 0x91
 800b318:	2201      	movs	r2, #1
 800b31a:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800b31c:	693b      	ldr	r3, [r7, #16]
 800b31e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b322:	4619      	mov	r1, r3
 800b324:	693a      	ldr	r2, [r7, #16]
 800b326:	2334      	movs	r3, #52	; 0x34
 800b328:	fb01 f303 	mul.w	r3, r1, r3
 800b32c:	4413      	add	r3, r2
 800b32e:	3390      	adds	r3, #144	; 0x90
 800b330:	781b      	ldrb	r3, [r3, #0]
 800b332:	2b08      	cmp	r3, #8
 800b334:	f200 8243 	bhi.w	800b7be <USBH_MSC_Process+0x4fa>
 800b338:	a201      	add	r2, pc, #4	; (adr r2, 800b340 <USBH_MSC_Process+0x7c>)
 800b33a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b33e:	bf00      	nop
 800b340:	0800b365 	.word	0x0800b365
 800b344:	0800b7bf 	.word	0x0800b7bf
 800b348:	0800b42d 	.word	0x0800b42d
 800b34c:	0800b5b1 	.word	0x0800b5b1
 800b350:	0800b38b 	.word	0x0800b38b
 800b354:	0800b67d 	.word	0x0800b67d
 800b358:	0800b7bf 	.word	0x0800b7bf
 800b35c:	0800b7bf 	.word	0x0800b7bf
 800b360:	0800b791 	.word	0x0800b791
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800b364:	693b      	ldr	r3, [r7, #16]
 800b366:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b36a:	4619      	mov	r1, r3
 800b36c:	693a      	ldr	r2, [r7, #16]
 800b36e:	2334      	movs	r3, #52	; 0x34
 800b370:	fb01 f303 	mul.w	r3, r1, r3
 800b374:	4413      	add	r3, r2
 800b376:	3390      	adds	r3, #144	; 0x90
 800b378:	2204      	movs	r2, #4
 800b37a:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800b382:	693b      	ldr	r3, [r7, #16]
 800b384:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 800b388:	e222      	b.n	800b7d0 <USBH_MSC_Process+0x50c>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800b38a:	693b      	ldr	r3, [r7, #16]
 800b38c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b390:	b2d9      	uxtb	r1, r3
 800b392:	693b      	ldr	r3, [r7, #16]
 800b394:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b398:	461a      	mov	r2, r3
 800b39a:	2334      	movs	r3, #52	; 0x34
 800b39c:	fb02 f303 	mul.w	r3, r2, r3
 800b3a0:	3398      	adds	r3, #152	; 0x98
 800b3a2:	693a      	ldr	r2, [r7, #16]
 800b3a4:	4413      	add	r3, r2
 800b3a6:	3307      	adds	r3, #7
 800b3a8:	461a      	mov	r2, r3
 800b3aa:	6878      	ldr	r0, [r7, #4]
 800b3ac:	f000 ff6a 	bl	800c284 <USBH_MSC_SCSI_Inquiry>
 800b3b0:	4603      	mov	r3, r0
 800b3b2:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800b3b4:	7bfb      	ldrb	r3, [r7, #15]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d10b      	bne.n	800b3d2 <USBH_MSC_Process+0x10e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800b3ba:	693b      	ldr	r3, [r7, #16]
 800b3bc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b3c0:	4619      	mov	r1, r3
 800b3c2:	693a      	ldr	r2, [r7, #16]
 800b3c4:	2334      	movs	r3, #52	; 0x34
 800b3c6:	fb01 f303 	mul.w	r3, r1, r3
 800b3ca:	4413      	add	r3, r2
 800b3cc:	3390      	adds	r3, #144	; 0x90
 800b3ce:	2202      	movs	r2, #2
 800b3d0:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 800b3d2:	7bfb      	ldrb	r3, [r7, #15]
 800b3d4:	2b02      	cmp	r3, #2
 800b3d6:	d10c      	bne.n	800b3f2 <USBH_MSC_Process+0x12e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800b3d8:	693b      	ldr	r3, [r7, #16]
 800b3da:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b3de:	4619      	mov	r1, r3
 800b3e0:	693a      	ldr	r2, [r7, #16]
 800b3e2:	2334      	movs	r3, #52	; 0x34
 800b3e4:	fb01 f303 	mul.w	r3, r1, r3
 800b3e8:	4413      	add	r3, r2
 800b3ea:	3390      	adds	r3, #144	; 0x90
 800b3ec:	2205      	movs	r2, #5
 800b3ee:	701a      	strb	r2, [r3, #0]
            break;
 800b3f0:	e1e7      	b.n	800b7c2 <USBH_MSC_Process+0x4fe>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b3f2:	7bfb      	ldrb	r3, [r7, #15]
 800b3f4:	2b04      	cmp	r3, #4
 800b3f6:	f040 81e4 	bne.w	800b7c2 <USBH_MSC_Process+0x4fe>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b3fa:	693b      	ldr	r3, [r7, #16]
 800b3fc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b400:	4619      	mov	r1, r3
 800b402:	693a      	ldr	r2, [r7, #16]
 800b404:	2334      	movs	r3, #52	; 0x34
 800b406:	fb01 f303 	mul.w	r3, r1, r3
 800b40a:	4413      	add	r3, r2
 800b40c:	3390      	adds	r3, #144	; 0x90
 800b40e:	2201      	movs	r2, #1
 800b410:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b412:	693b      	ldr	r3, [r7, #16]
 800b414:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b418:	4619      	mov	r1, r3
 800b41a:	693a      	ldr	r2, [r7, #16]
 800b41c:	2334      	movs	r3, #52	; 0x34
 800b41e:	fb01 f303 	mul.w	r3, r1, r3
 800b422:	4413      	add	r3, r2
 800b424:	3391      	adds	r3, #145	; 0x91
 800b426:	2202      	movs	r2, #2
 800b428:	701a      	strb	r2, [r3, #0]
            break;
 800b42a:	e1ca      	b.n	800b7c2 <USBH_MSC_Process+0x4fe>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800b42c:	693b      	ldr	r3, [r7, #16]
 800b42e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b432:	b2db      	uxtb	r3, r3
 800b434:	4619      	mov	r1, r3
 800b436:	6878      	ldr	r0, [r7, #4]
 800b438:	f000 fe66 	bl	800c108 <USBH_MSC_SCSI_TestUnitReady>
 800b43c:	4603      	mov	r3, r0
 800b43e:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 800b440:	7bbb      	ldrb	r3, [r7, #14]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d149      	bne.n	800b4da <USBH_MSC_Process+0x216>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800b446:	693b      	ldr	r3, [r7, #16]
 800b448:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b44c:	4619      	mov	r1, r3
 800b44e:	693a      	ldr	r2, [r7, #16]
 800b450:	2334      	movs	r3, #52	; 0x34
 800b452:	fb01 f303 	mul.w	r3, r1, r3
 800b456:	4413      	add	r3, r2
 800b458:	3392      	adds	r3, #146	; 0x92
 800b45a:	781b      	ldrb	r3, [r3, #0]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d00c      	beq.n	800b47a <USBH_MSC_Process+0x1b6>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800b460:	693b      	ldr	r3, [r7, #16]
 800b462:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b466:	4619      	mov	r1, r3
 800b468:	693a      	ldr	r2, [r7, #16]
 800b46a:	2334      	movs	r3, #52	; 0x34
 800b46c:	fb01 f303 	mul.w	r3, r1, r3
 800b470:	4413      	add	r3, r2
 800b472:	33c1      	adds	r3, #193	; 0xc1
 800b474:	2201      	movs	r2, #1
 800b476:	701a      	strb	r2, [r3, #0]
 800b478:	e00b      	b.n	800b492 <USBH_MSC_Process+0x1ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800b47a:	693b      	ldr	r3, [r7, #16]
 800b47c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b480:	4619      	mov	r1, r3
 800b482:	693a      	ldr	r2, [r7, #16]
 800b484:	2334      	movs	r3, #52	; 0x34
 800b486:	fb01 f303 	mul.w	r3, r1, r3
 800b48a:	4413      	add	r3, r2
 800b48c:	33c1      	adds	r3, #193	; 0xc1
 800b48e:	2200      	movs	r2, #0
 800b490:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800b492:	693b      	ldr	r3, [r7, #16]
 800b494:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b498:	4619      	mov	r1, r3
 800b49a:	693a      	ldr	r2, [r7, #16]
 800b49c:	2334      	movs	r3, #52	; 0x34
 800b49e:	fb01 f303 	mul.w	r3, r1, r3
 800b4a2:	4413      	add	r3, r2
 800b4a4:	3390      	adds	r3, #144	; 0x90
 800b4a6:	2203      	movs	r2, #3
 800b4a8:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800b4aa:	693b      	ldr	r3, [r7, #16]
 800b4ac:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b4b0:	4619      	mov	r1, r3
 800b4b2:	693a      	ldr	r2, [r7, #16]
 800b4b4:	2334      	movs	r3, #52	; 0x34
 800b4b6:	fb01 f303 	mul.w	r3, r1, r3
 800b4ba:	4413      	add	r3, r2
 800b4bc:	3391      	adds	r3, #145	; 0x91
 800b4be:	2200      	movs	r2, #0
 800b4c0:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800b4c2:	693b      	ldr	r3, [r7, #16]
 800b4c4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b4c8:	4619      	mov	r1, r3
 800b4ca:	693a      	ldr	r2, [r7, #16]
 800b4cc:	2334      	movs	r3, #52	; 0x34
 800b4ce:	fb01 f303 	mul.w	r3, r1, r3
 800b4d2:	4413      	add	r3, r2
 800b4d4:	3392      	adds	r3, #146	; 0x92
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 800b4da:	7bbb      	ldrb	r3, [r7, #14]
 800b4dc:	2b02      	cmp	r3, #2
 800b4de:	d14a      	bne.n	800b576 <USBH_MSC_Process+0x2b2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800b4e0:	693b      	ldr	r3, [r7, #16]
 800b4e2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b4e6:	4619      	mov	r1, r3
 800b4e8:	693a      	ldr	r2, [r7, #16]
 800b4ea:	2334      	movs	r3, #52	; 0x34
 800b4ec:	fb01 f303 	mul.w	r3, r1, r3
 800b4f0:	4413      	add	r3, r2
 800b4f2:	3392      	adds	r3, #146	; 0x92
 800b4f4:	781b      	ldrb	r3, [r3, #0]
 800b4f6:	2b02      	cmp	r3, #2
 800b4f8:	d00c      	beq.n	800b514 <USBH_MSC_Process+0x250>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800b4fa:	693b      	ldr	r3, [r7, #16]
 800b4fc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b500:	4619      	mov	r1, r3
 800b502:	693a      	ldr	r2, [r7, #16]
 800b504:	2334      	movs	r3, #52	; 0x34
 800b506:	fb01 f303 	mul.w	r3, r1, r3
 800b50a:	4413      	add	r3, r2
 800b50c:	33c1      	adds	r3, #193	; 0xc1
 800b50e:	2201      	movs	r2, #1
 800b510:	701a      	strb	r2, [r3, #0]
 800b512:	e00b      	b.n	800b52c <USBH_MSC_Process+0x268>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800b514:	693b      	ldr	r3, [r7, #16]
 800b516:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b51a:	4619      	mov	r1, r3
 800b51c:	693a      	ldr	r2, [r7, #16]
 800b51e:	2334      	movs	r3, #52	; 0x34
 800b520:	fb01 f303 	mul.w	r3, r1, r3
 800b524:	4413      	add	r3, r2
 800b526:	33c1      	adds	r3, #193	; 0xc1
 800b528:	2200      	movs	r2, #0
 800b52a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800b52c:	693b      	ldr	r3, [r7, #16]
 800b52e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b532:	4619      	mov	r1, r3
 800b534:	693a      	ldr	r2, [r7, #16]
 800b536:	2334      	movs	r3, #52	; 0x34
 800b538:	fb01 f303 	mul.w	r3, r1, r3
 800b53c:	4413      	add	r3, r2
 800b53e:	3390      	adds	r3, #144	; 0x90
 800b540:	2205      	movs	r2, #5
 800b542:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800b544:	693b      	ldr	r3, [r7, #16]
 800b546:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b54a:	4619      	mov	r1, r3
 800b54c:	693a      	ldr	r2, [r7, #16]
 800b54e:	2334      	movs	r3, #52	; 0x34
 800b550:	fb01 f303 	mul.w	r3, r1, r3
 800b554:	4413      	add	r3, r2
 800b556:	3391      	adds	r3, #145	; 0x91
 800b558:	2201      	movs	r2, #1
 800b55a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800b55c:	693b      	ldr	r3, [r7, #16]
 800b55e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b562:	4619      	mov	r1, r3
 800b564:	693a      	ldr	r2, [r7, #16]
 800b566:	2334      	movs	r3, #52	; 0x34
 800b568:	fb01 f303 	mul.w	r3, r1, r3
 800b56c:	4413      	add	r3, r2
 800b56e:	3392      	adds	r3, #146	; 0x92
 800b570:	2202      	movs	r2, #2
 800b572:	701a      	strb	r2, [r3, #0]
            break;
 800b574:	e127      	b.n	800b7c6 <USBH_MSC_Process+0x502>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 800b576:	7bbb      	ldrb	r3, [r7, #14]
 800b578:	2b04      	cmp	r3, #4
 800b57a:	f040 8124 	bne.w	800b7c6 <USBH_MSC_Process+0x502>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b57e:	693b      	ldr	r3, [r7, #16]
 800b580:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b584:	4619      	mov	r1, r3
 800b586:	693a      	ldr	r2, [r7, #16]
 800b588:	2334      	movs	r3, #52	; 0x34
 800b58a:	fb01 f303 	mul.w	r3, r1, r3
 800b58e:	4413      	add	r3, r2
 800b590:	3390      	adds	r3, #144	; 0x90
 800b592:	2201      	movs	r2, #1
 800b594:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b596:	693b      	ldr	r3, [r7, #16]
 800b598:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b59c:	4619      	mov	r1, r3
 800b59e:	693a      	ldr	r2, [r7, #16]
 800b5a0:	2334      	movs	r3, #52	; 0x34
 800b5a2:	fb01 f303 	mul.w	r3, r1, r3
 800b5a6:	4413      	add	r3, r2
 800b5a8:	3391      	adds	r3, #145	; 0x91
 800b5aa:	2202      	movs	r2, #2
 800b5ac:	701a      	strb	r2, [r3, #0]
            break;
 800b5ae:	e10a      	b.n	800b7c6 <USBH_MSC_Process+0x502>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800b5b0:	693b      	ldr	r3, [r7, #16]
 800b5b2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b5b6:	b2d9      	uxtb	r1, r3
 800b5b8:	693b      	ldr	r3, [r7, #16]
 800b5ba:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b5be:	461a      	mov	r2, r3
 800b5c0:	2334      	movs	r3, #52	; 0x34
 800b5c2:	fb02 f303 	mul.w	r3, r2, r3
 800b5c6:	3390      	adds	r3, #144	; 0x90
 800b5c8:	693a      	ldr	r2, [r7, #16]
 800b5ca:	4413      	add	r3, r2
 800b5cc:	3304      	adds	r3, #4
 800b5ce:	461a      	mov	r2, r3
 800b5d0:	6878      	ldr	r0, [r7, #4]
 800b5d2:	f000 fddc 	bl	800c18e <USBH_MSC_SCSI_ReadCapacity>
 800b5d6:	4603      	mov	r3, r0
 800b5d8:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800b5da:	7bfb      	ldrb	r3, [r7, #15]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d120      	bne.n	800b622 <USBH_MSC_Process+0x35e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b5e0:	693b      	ldr	r3, [r7, #16]
 800b5e2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b5e6:	4619      	mov	r1, r3
 800b5e8:	693a      	ldr	r2, [r7, #16]
 800b5ea:	2334      	movs	r3, #52	; 0x34
 800b5ec:	fb01 f303 	mul.w	r3, r1, r3
 800b5f0:	4413      	add	r3, r2
 800b5f2:	3390      	adds	r3, #144	; 0x90
 800b5f4:	2201      	movs	r2, #1
 800b5f6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800b5f8:	693b      	ldr	r3, [r7, #16]
 800b5fa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b5fe:	4619      	mov	r1, r3
 800b600:	693a      	ldr	r2, [r7, #16]
 800b602:	2334      	movs	r3, #52	; 0x34
 800b604:	fb01 f303 	mul.w	r3, r1, r3
 800b608:	4413      	add	r3, r2
 800b60a:	3391      	adds	r3, #145	; 0x91
 800b60c:	2200      	movs	r2, #0
 800b60e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800b610:	693b      	ldr	r3, [r7, #16]
 800b612:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b616:	3301      	adds	r3, #1
 800b618:	b29a      	uxth	r2, r3
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800b620:	e0d3      	b.n	800b7ca <USBH_MSC_Process+0x506>
            else if (scsi_status == USBH_FAIL)
 800b622:	7bfb      	ldrb	r3, [r7, #15]
 800b624:	2b02      	cmp	r3, #2
 800b626:	d10c      	bne.n	800b642 <USBH_MSC_Process+0x37e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800b628:	693b      	ldr	r3, [r7, #16]
 800b62a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b62e:	4619      	mov	r1, r3
 800b630:	693a      	ldr	r2, [r7, #16]
 800b632:	2334      	movs	r3, #52	; 0x34
 800b634:	fb01 f303 	mul.w	r3, r1, r3
 800b638:	4413      	add	r3, r2
 800b63a:	3390      	adds	r3, #144	; 0x90
 800b63c:	2205      	movs	r2, #5
 800b63e:	701a      	strb	r2, [r3, #0]
            break;
 800b640:	e0c3      	b.n	800b7ca <USBH_MSC_Process+0x506>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b642:	7bfb      	ldrb	r3, [r7, #15]
 800b644:	2b04      	cmp	r3, #4
 800b646:	f040 80c0 	bne.w	800b7ca <USBH_MSC_Process+0x506>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b64a:	693b      	ldr	r3, [r7, #16]
 800b64c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b650:	4619      	mov	r1, r3
 800b652:	693a      	ldr	r2, [r7, #16]
 800b654:	2334      	movs	r3, #52	; 0x34
 800b656:	fb01 f303 	mul.w	r3, r1, r3
 800b65a:	4413      	add	r3, r2
 800b65c:	3390      	adds	r3, #144	; 0x90
 800b65e:	2201      	movs	r2, #1
 800b660:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b662:	693b      	ldr	r3, [r7, #16]
 800b664:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b668:	4619      	mov	r1, r3
 800b66a:	693a      	ldr	r2, [r7, #16]
 800b66c:	2334      	movs	r3, #52	; 0x34
 800b66e:	fb01 f303 	mul.w	r3, r1, r3
 800b672:	4413      	add	r3, r2
 800b674:	3391      	adds	r3, #145	; 0x91
 800b676:	2202      	movs	r2, #2
 800b678:	701a      	strb	r2, [r3, #0]
            break;
 800b67a:	e0a6      	b.n	800b7ca <USBH_MSC_Process+0x506>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800b67c:	693b      	ldr	r3, [r7, #16]
 800b67e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b682:	b2d9      	uxtb	r1, r3
 800b684:	693b      	ldr	r3, [r7, #16]
 800b686:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b68a:	461a      	mov	r2, r3
 800b68c:	2334      	movs	r3, #52	; 0x34
 800b68e:	fb02 f303 	mul.w	r3, r2, r3
 800b692:	3398      	adds	r3, #152	; 0x98
 800b694:	693a      	ldr	r2, [r7, #16]
 800b696:	4413      	add	r3, r2
 800b698:	3304      	adds	r3, #4
 800b69a:	461a      	mov	r2, r3
 800b69c:	6878      	ldr	r0, [r7, #4]
 800b69e:	f000 fe96 	bl	800c3ce <USBH_MSC_SCSI_RequestSense>
 800b6a2:	4603      	mov	r3, r0
 800b6a4:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800b6a6:	7bfb      	ldrb	r3, [r7, #15]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d145      	bne.n	800b738 <USBH_MSC_Process+0x474>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800b6ac:	693b      	ldr	r3, [r7, #16]
 800b6ae:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b6b2:	4619      	mov	r1, r3
 800b6b4:	693a      	ldr	r2, [r7, #16]
 800b6b6:	2334      	movs	r3, #52	; 0x34
 800b6b8:	fb01 f303 	mul.w	r3, r1, r3
 800b6bc:	4413      	add	r3, r2
 800b6be:	339c      	adds	r3, #156	; 0x9c
 800b6c0:	781b      	ldrb	r3, [r3, #0]
 800b6c2:	2b06      	cmp	r3, #6
 800b6c4:	d00c      	beq.n	800b6e0 <USBH_MSC_Process+0x41c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 800b6c6:	693b      	ldr	r3, [r7, #16]
 800b6c8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b6cc:	4619      	mov	r1, r3
 800b6ce:	693a      	ldr	r2, [r7, #16]
 800b6d0:	2334      	movs	r3, #52	; 0x34
 800b6d2:	fb01 f303 	mul.w	r3, r1, r3
 800b6d6:	4413      	add	r3, r2
 800b6d8:	339c      	adds	r3, #156	; 0x9c
 800b6da:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800b6dc:	2b02      	cmp	r3, #2
 800b6de:	d117      	bne.n	800b710 <USBH_MSC_Process+0x44c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800b6e6:	693b      	ldr	r3, [r7, #16]
 800b6e8:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800b6ec:	1ad3      	subs	r3, r2, r3
 800b6ee:	f242 720f 	movw	r2, #9999	; 0x270f
 800b6f2:	4293      	cmp	r3, r2
 800b6f4:	d80c      	bhi.n	800b710 <USBH_MSC_Process+0x44c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800b6f6:	693b      	ldr	r3, [r7, #16]
 800b6f8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b6fc:	4619      	mov	r1, r3
 800b6fe:	693a      	ldr	r2, [r7, #16]
 800b700:	2334      	movs	r3, #52	; 0x34
 800b702:	fb01 f303 	mul.w	r3, r1, r3
 800b706:	4413      	add	r3, r2
 800b708:	3390      	adds	r3, #144	; 0x90
 800b70a:	2202      	movs	r2, #2
 800b70c:	701a      	strb	r2, [r3, #0]
                  break;
 800b70e:	e05f      	b.n	800b7d0 <USBH_MSC_Process+0x50c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b710:	693b      	ldr	r3, [r7, #16]
 800b712:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b716:	4619      	mov	r1, r3
 800b718:	693a      	ldr	r2, [r7, #16]
 800b71a:	2334      	movs	r3, #52	; 0x34
 800b71c:	fb01 f303 	mul.w	r3, r1, r3
 800b720:	4413      	add	r3, r2
 800b722:	3390      	adds	r3, #144	; 0x90
 800b724:	2201      	movs	r2, #1
 800b726:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800b728:	693b      	ldr	r3, [r7, #16]
 800b72a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b72e:	3301      	adds	r3, #1
 800b730:	b29a      	uxth	r2, r3
 800b732:	693b      	ldr	r3, [r7, #16]
 800b734:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 800b738:	7bfb      	ldrb	r3, [r7, #15]
 800b73a:	2b02      	cmp	r3, #2
 800b73c:	d10c      	bne.n	800b758 <USBH_MSC_Process+0x494>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800b73e:	693b      	ldr	r3, [r7, #16]
 800b740:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b744:	4619      	mov	r1, r3
 800b746:	693a      	ldr	r2, [r7, #16]
 800b748:	2334      	movs	r3, #52	; 0x34
 800b74a:	fb01 f303 	mul.w	r3, r1, r3
 800b74e:	4413      	add	r3, r2
 800b750:	3390      	adds	r3, #144	; 0x90
 800b752:	2208      	movs	r2, #8
 800b754:	701a      	strb	r2, [r3, #0]
            break;
 800b756:	e03a      	b.n	800b7ce <USBH_MSC_Process+0x50a>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b758:	7bfb      	ldrb	r3, [r7, #15]
 800b75a:	2b04      	cmp	r3, #4
 800b75c:	d137      	bne.n	800b7ce <USBH_MSC_Process+0x50a>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b75e:	693b      	ldr	r3, [r7, #16]
 800b760:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b764:	4619      	mov	r1, r3
 800b766:	693a      	ldr	r2, [r7, #16]
 800b768:	2334      	movs	r3, #52	; 0x34
 800b76a:	fb01 f303 	mul.w	r3, r1, r3
 800b76e:	4413      	add	r3, r2
 800b770:	3390      	adds	r3, #144	; 0x90
 800b772:	2201      	movs	r2, #1
 800b774:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b776:	693b      	ldr	r3, [r7, #16]
 800b778:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b77c:	4619      	mov	r1, r3
 800b77e:	693a      	ldr	r2, [r7, #16]
 800b780:	2334      	movs	r3, #52	; 0x34
 800b782:	fb01 f303 	mul.w	r3, r1, r3
 800b786:	4413      	add	r3, r2
 800b788:	3391      	adds	r3, #145	; 0x91
 800b78a:	2202      	movs	r2, #2
 800b78c:	701a      	strb	r2, [r3, #0]
            break;
 800b78e:	e01e      	b.n	800b7ce <USBH_MSC_Process+0x50a>
            MSC_Handle->current_lun++;
 800b790:	693b      	ldr	r3, [r7, #16]
 800b792:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b796:	3301      	adds	r3, #1
 800b798:	b29a      	uxth	r2, r3
 800b79a:	693b      	ldr	r3, [r7, #16]
 800b79c:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800b7a0:	e016      	b.n	800b7d0 <USBH_MSC_Process+0x50c>
        MSC_Handle->current_lun = 0U;
 800b7a2:	693b      	ldr	r3, [r7, #16]
 800b7a4:	2200      	movs	r2, #0
 800b7a6:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 800b7aa:	693b      	ldr	r3, [r7, #16]
 800b7ac:	2201      	movs	r2, #1
 800b7ae:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b7b6:	2102      	movs	r1, #2
 800b7b8:	6878      	ldr	r0, [r7, #4]
 800b7ba:	4798      	blx	r3
      break;
 800b7bc:	e00c      	b.n	800b7d8 <USBH_MSC_Process+0x514>
            break;
 800b7be:	bf00      	nop
 800b7c0:	e00a      	b.n	800b7d8 <USBH_MSC_Process+0x514>
            break;
 800b7c2:	bf00      	nop
 800b7c4:	e008      	b.n	800b7d8 <USBH_MSC_Process+0x514>
            break;
 800b7c6:	bf00      	nop
 800b7c8:	e006      	b.n	800b7d8 <USBH_MSC_Process+0x514>
            break;
 800b7ca:	bf00      	nop
 800b7cc:	e004      	b.n	800b7d8 <USBH_MSC_Process+0x514>
            break;
 800b7ce:	bf00      	nop
      break;
 800b7d0:	e002      	b.n	800b7d8 <USBH_MSC_Process+0x514>
      error = USBH_OK;
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	75fb      	strb	r3, [r7, #23]
      break;
 800b7d6:	bf00      	nop
  }
  return error;
 800b7d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7da:	4618      	mov	r0, r3
 800b7dc:	3718      	adds	r7, #24
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	bd80      	pop	{r7, pc}
 800b7e2:	bf00      	nop

0800b7e4 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800b7e4:	b480      	push	{r7}
 800b7e6:	b083      	sub	sp, #12
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800b7ec:	2300      	movs	r3, #0
}
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	370c      	adds	r7, #12
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f8:	4770      	bx	lr

0800b7fa <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800b7fa:	b580      	push	{r7, lr}
 800b7fc:	b088      	sub	sp, #32
 800b7fe:	af02      	add	r7, sp, #8
 800b800:	6078      	str	r0, [r7, #4]
 800b802:	460b      	mov	r3, r1
 800b804:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b80c:	69db      	ldr	r3, [r3, #28]
 800b80e:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800b810:	2301      	movs	r3, #1
 800b812:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800b814:	2301      	movs	r3, #1
 800b816:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800b818:	78fb      	ldrb	r3, [r7, #3]
 800b81a:	693a      	ldr	r2, [r7, #16]
 800b81c:	2134      	movs	r1, #52	; 0x34
 800b81e:	fb01 f303 	mul.w	r3, r1, r3
 800b822:	4413      	add	r3, r2
 800b824:	3390      	adds	r3, #144	; 0x90
 800b826:	781b      	ldrb	r3, [r3, #0]
 800b828:	2b07      	cmp	r3, #7
 800b82a:	d03c      	beq.n	800b8a6 <USBH_MSC_RdWrProcess+0xac>
 800b82c:	2b07      	cmp	r3, #7
 800b82e:	f300 80a7 	bgt.w	800b980 <USBH_MSC_RdWrProcess+0x186>
 800b832:	2b05      	cmp	r3, #5
 800b834:	d06c      	beq.n	800b910 <USBH_MSC_RdWrProcess+0x116>
 800b836:	2b06      	cmp	r3, #6
 800b838:	f040 80a2 	bne.w	800b980 <USBH_MSC_RdWrProcess+0x186>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 800b83c:	78f9      	ldrb	r1, [r7, #3]
 800b83e:	2300      	movs	r3, #0
 800b840:	9300      	str	r3, [sp, #0]
 800b842:	2300      	movs	r3, #0
 800b844:	2200      	movs	r2, #0
 800b846:	6878      	ldr	r0, [r7, #4]
 800b848:	f000 fea5 	bl	800c596 <USBH_MSC_SCSI_Read>
 800b84c:	4603      	mov	r3, r0
 800b84e:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800b850:	7bfb      	ldrb	r3, [r7, #15]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d10b      	bne.n	800b86e <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800b856:	78fb      	ldrb	r3, [r7, #3]
 800b858:	693a      	ldr	r2, [r7, #16]
 800b85a:	2134      	movs	r1, #52	; 0x34
 800b85c:	fb01 f303 	mul.w	r3, r1, r3
 800b860:	4413      	add	r3, r2
 800b862:	3390      	adds	r3, #144	; 0x90
 800b864:	2201      	movs	r2, #1
 800b866:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800b868:	2300      	movs	r3, #0
 800b86a:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b86c:	e08a      	b.n	800b984 <USBH_MSC_RdWrProcess+0x18a>
      else if (scsi_status == USBH_FAIL)
 800b86e:	7bfb      	ldrb	r3, [r7, #15]
 800b870:	2b02      	cmp	r3, #2
 800b872:	d109      	bne.n	800b888 <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800b874:	78fb      	ldrb	r3, [r7, #3]
 800b876:	693a      	ldr	r2, [r7, #16]
 800b878:	2134      	movs	r1, #52	; 0x34
 800b87a:	fb01 f303 	mul.w	r3, r1, r3
 800b87e:	4413      	add	r3, r2
 800b880:	3390      	adds	r3, #144	; 0x90
 800b882:	2205      	movs	r2, #5
 800b884:	701a      	strb	r2, [r3, #0]
      break;
 800b886:	e07d      	b.n	800b984 <USBH_MSC_RdWrProcess+0x18a>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b888:	7bfb      	ldrb	r3, [r7, #15]
 800b88a:	2b04      	cmp	r3, #4
 800b88c:	d17a      	bne.n	800b984 <USBH_MSC_RdWrProcess+0x18a>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b88e:	78fb      	ldrb	r3, [r7, #3]
 800b890:	693a      	ldr	r2, [r7, #16]
 800b892:	2134      	movs	r1, #52	; 0x34
 800b894:	fb01 f303 	mul.w	r3, r1, r3
 800b898:	4413      	add	r3, r2
 800b89a:	3390      	adds	r3, #144	; 0x90
 800b89c:	2208      	movs	r2, #8
 800b89e:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800b8a0:	2302      	movs	r3, #2
 800b8a2:	75fb      	strb	r3, [r7, #23]
      break;
 800b8a4:	e06e      	b.n	800b984 <USBH_MSC_RdWrProcess+0x18a>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 800b8a6:	78f9      	ldrb	r1, [r7, #3]
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	9300      	str	r3, [sp, #0]
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	6878      	ldr	r0, [r7, #4]
 800b8b2:	f000 fe05 	bl	800c4c0 <USBH_MSC_SCSI_Write>
 800b8b6:	4603      	mov	r3, r0
 800b8b8:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800b8ba:	7bfb      	ldrb	r3, [r7, #15]
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d10b      	bne.n	800b8d8 <USBH_MSC_RdWrProcess+0xde>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800b8c0:	78fb      	ldrb	r3, [r7, #3]
 800b8c2:	693a      	ldr	r2, [r7, #16]
 800b8c4:	2134      	movs	r1, #52	; 0x34
 800b8c6:	fb01 f303 	mul.w	r3, r1, r3
 800b8ca:	4413      	add	r3, r2
 800b8cc:	3390      	adds	r3, #144	; 0x90
 800b8ce:	2201      	movs	r2, #1
 800b8d0:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b8d6:	e057      	b.n	800b988 <USBH_MSC_RdWrProcess+0x18e>
      else if (scsi_status == USBH_FAIL)
 800b8d8:	7bfb      	ldrb	r3, [r7, #15]
 800b8da:	2b02      	cmp	r3, #2
 800b8dc:	d109      	bne.n	800b8f2 <USBH_MSC_RdWrProcess+0xf8>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800b8de:	78fb      	ldrb	r3, [r7, #3]
 800b8e0:	693a      	ldr	r2, [r7, #16]
 800b8e2:	2134      	movs	r1, #52	; 0x34
 800b8e4:	fb01 f303 	mul.w	r3, r1, r3
 800b8e8:	4413      	add	r3, r2
 800b8ea:	3390      	adds	r3, #144	; 0x90
 800b8ec:	2205      	movs	r2, #5
 800b8ee:	701a      	strb	r2, [r3, #0]
      break;
 800b8f0:	e04a      	b.n	800b988 <USBH_MSC_RdWrProcess+0x18e>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b8f2:	7bfb      	ldrb	r3, [r7, #15]
 800b8f4:	2b04      	cmp	r3, #4
 800b8f6:	d147      	bne.n	800b988 <USBH_MSC_RdWrProcess+0x18e>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b8f8:	78fb      	ldrb	r3, [r7, #3]
 800b8fa:	693a      	ldr	r2, [r7, #16]
 800b8fc:	2134      	movs	r1, #52	; 0x34
 800b8fe:	fb01 f303 	mul.w	r3, r1, r3
 800b902:	4413      	add	r3, r2
 800b904:	3390      	adds	r3, #144	; 0x90
 800b906:	2208      	movs	r2, #8
 800b908:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800b90a:	2302      	movs	r3, #2
 800b90c:	75fb      	strb	r3, [r7, #23]
      break;
 800b90e:	e03b      	b.n	800b988 <USBH_MSC_RdWrProcess+0x18e>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800b910:	78fb      	ldrb	r3, [r7, #3]
 800b912:	2234      	movs	r2, #52	; 0x34
 800b914:	fb02 f303 	mul.w	r3, r2, r3
 800b918:	3398      	adds	r3, #152	; 0x98
 800b91a:	693a      	ldr	r2, [r7, #16]
 800b91c:	4413      	add	r3, r2
 800b91e:	1d1a      	adds	r2, r3, #4
 800b920:	78fb      	ldrb	r3, [r7, #3]
 800b922:	4619      	mov	r1, r3
 800b924:	6878      	ldr	r0, [r7, #4]
 800b926:	f000 fd52 	bl	800c3ce <USBH_MSC_SCSI_RequestSense>
 800b92a:	4603      	mov	r3, r0
 800b92c:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800b92e:	7bfb      	ldrb	r3, [r7, #15]
 800b930:	2b00      	cmp	r3, #0
 800b932:	d113      	bne.n	800b95c <USBH_MSC_RdWrProcess+0x162>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800b934:	78fb      	ldrb	r3, [r7, #3]
 800b936:	693a      	ldr	r2, [r7, #16]
 800b938:	2134      	movs	r1, #52	; 0x34
 800b93a:	fb01 f303 	mul.w	r3, r1, r3
 800b93e:	4413      	add	r3, r2
 800b940:	3390      	adds	r3, #144	; 0x90
 800b942:	2201      	movs	r2, #1
 800b944:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 800b946:	78fb      	ldrb	r3, [r7, #3]
 800b948:	693a      	ldr	r2, [r7, #16]
 800b94a:	2134      	movs	r1, #52	; 0x34
 800b94c:	fb01 f303 	mul.w	r3, r1, r3
 800b950:	4413      	add	r3, r2
 800b952:	3391      	adds	r3, #145	; 0x91
 800b954:	2202      	movs	r2, #2
 800b956:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 800b958:	2302      	movs	r3, #2
 800b95a:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 800b95c:	7bfb      	ldrb	r3, [r7, #15]
 800b95e:	2b02      	cmp	r3, #2
 800b960:	d014      	beq.n	800b98c <USBH_MSC_RdWrProcess+0x192>
      {
        USBH_UsrLog("MSC Device NOT ready");
      }
      else
      {
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b962:	7bfb      	ldrb	r3, [r7, #15]
 800b964:	2b04      	cmp	r3, #4
 800b966:	d111      	bne.n	800b98c <USBH_MSC_RdWrProcess+0x192>
        {
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b968:	78fb      	ldrb	r3, [r7, #3]
 800b96a:	693a      	ldr	r2, [r7, #16]
 800b96c:	2134      	movs	r1, #52	; 0x34
 800b96e:	fb01 f303 	mul.w	r3, r1, r3
 800b972:	4413      	add	r3, r2
 800b974:	3390      	adds	r3, #144	; 0x90
 800b976:	2208      	movs	r2, #8
 800b978:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800b97a:	2302      	movs	r3, #2
 800b97c:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b97e:	e005      	b.n	800b98c <USBH_MSC_RdWrProcess+0x192>

    default:
      break;
 800b980:	bf00      	nop
 800b982:	e004      	b.n	800b98e <USBH_MSC_RdWrProcess+0x194>
      break;
 800b984:	bf00      	nop
 800b986:	e002      	b.n	800b98e <USBH_MSC_RdWrProcess+0x194>
      break;
 800b988:	bf00      	nop
 800b98a:	e000      	b.n	800b98e <USBH_MSC_RdWrProcess+0x194>
      break;
 800b98c:	bf00      	nop

  }
  return error;
 800b98e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b990:	4618      	mov	r0, r3
 800b992:	3718      	adds	r7, #24
 800b994:	46bd      	mov	sp, r7
 800b996:	bd80      	pop	{r7, pc}

0800b998 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800b998:	b480      	push	{r7}
 800b99a:	b085      	sub	sp, #20
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	6078      	str	r0, [r7, #4]
 800b9a0:	460b      	mov	r3, r1
 800b9a2:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b9aa:	69db      	ldr	r3, [r3, #28]
 800b9ac:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	781b      	ldrb	r3, [r3, #0]
 800b9b2:	b2db      	uxtb	r3, r3
 800b9b4:	2b0b      	cmp	r3, #11
 800b9b6:	d10c      	bne.n	800b9d2 <USBH_MSC_UnitIsReady+0x3a>
 800b9b8:	78fb      	ldrb	r3, [r7, #3]
 800b9ba:	68ba      	ldr	r2, [r7, #8]
 800b9bc:	2134      	movs	r1, #52	; 0x34
 800b9be:	fb01 f303 	mul.w	r3, r1, r3
 800b9c2:	4413      	add	r3, r2
 800b9c4:	3391      	adds	r3, #145	; 0x91
 800b9c6:	781b      	ldrb	r3, [r3, #0]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d102      	bne.n	800b9d2 <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800b9cc:	2301      	movs	r3, #1
 800b9ce:	73fb      	strb	r3, [r7, #15]
 800b9d0:	e001      	b.n	800b9d6 <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800b9d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9d8:	4618      	mov	r0, r3
 800b9da:	3714      	adds	r7, #20
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e2:	4770      	bx	lr

0800b9e4 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b086      	sub	sp, #24
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	60f8      	str	r0, [r7, #12]
 800b9ec:	460b      	mov	r3, r1
 800b9ee:	607a      	str	r2, [r7, #4]
 800b9f0:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b9f8:	69db      	ldr	r3, [r3, #28]
 800b9fa:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	781b      	ldrb	r3, [r3, #0]
 800ba00:	b2db      	uxtb	r3, r3
 800ba02:	2b0b      	cmp	r3, #11
 800ba04:	d10d      	bne.n	800ba22 <USBH_MSC_GetLUNInfo+0x3e>
  {
    (void)USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800ba06:	7afb      	ldrb	r3, [r7, #11]
 800ba08:	2234      	movs	r2, #52	; 0x34
 800ba0a:	fb02 f303 	mul.w	r3, r2, r3
 800ba0e:	3390      	adds	r3, #144	; 0x90
 800ba10:	697a      	ldr	r2, [r7, #20]
 800ba12:	4413      	add	r3, r2
 800ba14:	2234      	movs	r2, #52	; 0x34
 800ba16:	4619      	mov	r1, r3
 800ba18:	6878      	ldr	r0, [r7, #4]
 800ba1a:	f002 fe51 	bl	800e6c0 <memcpy>
    return USBH_OK;
 800ba1e:	2300      	movs	r3, #0
 800ba20:	e000      	b.n	800ba24 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800ba22:	2302      	movs	r3, #2
  }
}
 800ba24:	4618      	mov	r0, r3
 800ba26:	3718      	adds	r7, #24
 800ba28:	46bd      	mov	sp, r7
 800ba2a:	bd80      	pop	{r7, pc}

0800ba2c <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b088      	sub	sp, #32
 800ba30:	af02      	add	r7, sp, #8
 800ba32:	60f8      	str	r0, [r7, #12]
 800ba34:	607a      	str	r2, [r7, #4]
 800ba36:	603b      	str	r3, [r7, #0]
 800ba38:	460b      	mov	r3, r1
 800ba3a:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba42:	69db      	ldr	r3, [r3, #28]
 800ba44:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800ba4c:	b2db      	uxtb	r3, r3
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d00e      	beq.n	800ba70 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	781b      	ldrb	r3, [r3, #0]
 800ba56:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800ba58:	2b0b      	cmp	r3, #11
 800ba5a:	d109      	bne.n	800ba70 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800ba5c:	7afb      	ldrb	r3, [r7, #11]
 800ba5e:	697a      	ldr	r2, [r7, #20]
 800ba60:	2134      	movs	r1, #52	; 0x34
 800ba62:	fb01 f303 	mul.w	r3, r1, r3
 800ba66:	4413      	add	r3, r2
 800ba68:	3390      	adds	r3, #144	; 0x90
 800ba6a:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800ba6c:	2b01      	cmp	r3, #1
 800ba6e:	d001      	beq.n	800ba74 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800ba70:	2302      	movs	r3, #2
 800ba72:	e040      	b.n	800baf6 <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800ba74:	697b      	ldr	r3, [r7, #20]
 800ba76:	2206      	movs	r2, #6
 800ba78:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800ba7a:	7afb      	ldrb	r3, [r7, #11]
 800ba7c:	697a      	ldr	r2, [r7, #20]
 800ba7e:	2134      	movs	r1, #52	; 0x34
 800ba80:	fb01 f303 	mul.w	r3, r1, r3
 800ba84:	4413      	add	r3, r2
 800ba86:	3390      	adds	r3, #144	; 0x90
 800ba88:	2206      	movs	r2, #6
 800ba8a:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800ba8c:	7afb      	ldrb	r3, [r7, #11]
 800ba8e:	b29a      	uxth	r2, r3
 800ba90:	697b      	ldr	r3, [r7, #20]
 800ba92:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  (void)USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800ba96:	7af9      	ldrb	r1, [r7, #11]
 800ba98:	6a3b      	ldr	r3, [r7, #32]
 800ba9a:	9300      	str	r3, [sp, #0]
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	687a      	ldr	r2, [r7, #4]
 800baa0:	68f8      	ldr	r0, [r7, #12]
 800baa2:	f000 fd78 	bl	800c596 <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800baac:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800baae:	e016      	b.n	800bade <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800bab6:	693b      	ldr	r3, [r7, #16]
 800bab8:	1ad2      	subs	r2, r2, r3
 800baba:	6a3b      	ldr	r3, [r7, #32]
 800babc:	f242 7110 	movw	r1, #10000	; 0x2710
 800bac0:	fb01 f303 	mul.w	r3, r1, r3
 800bac4:	429a      	cmp	r2, r3
 800bac6:	d805      	bhi.n	800bad4 <USBH_MSC_Read+0xa8>
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800bace:	b2db      	uxtb	r3, r3
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d104      	bne.n	800bade <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800bad4:	697b      	ldr	r3, [r7, #20]
 800bad6:	2201      	movs	r2, #1
 800bad8:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800bada:	2302      	movs	r3, #2
 800badc:	e00b      	b.n	800baf6 <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800bade:	7afb      	ldrb	r3, [r7, #11]
 800bae0:	4619      	mov	r1, r3
 800bae2:	68f8      	ldr	r0, [r7, #12]
 800bae4:	f7ff fe89 	bl	800b7fa <USBH_MSC_RdWrProcess>
 800bae8:	4603      	mov	r3, r0
 800baea:	2b01      	cmp	r3, #1
 800baec:	d0e0      	beq.n	800bab0 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800baee:	697b      	ldr	r3, [r7, #20]
 800baf0:	2201      	movs	r2, #1
 800baf2:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800baf4:	2300      	movs	r3, #0
}
 800baf6:	4618      	mov	r0, r3
 800baf8:	3718      	adds	r7, #24
 800bafa:	46bd      	mov	sp, r7
 800bafc:	bd80      	pop	{r7, pc}

0800bafe <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 800bafe:	b580      	push	{r7, lr}
 800bb00:	b088      	sub	sp, #32
 800bb02:	af02      	add	r7, sp, #8
 800bb04:	60f8      	str	r0, [r7, #12]
 800bb06:	607a      	str	r2, [r7, #4]
 800bb08:	603b      	str	r3, [r7, #0]
 800bb0a:	460b      	mov	r3, r1
 800bb0c:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bb14:	69db      	ldr	r3, [r3, #28]
 800bb16:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800bb1e:	b2db      	uxtb	r3, r3
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d00e      	beq.n	800bb42 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	781b      	ldrb	r3, [r3, #0]
 800bb28:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800bb2a:	2b0b      	cmp	r3, #11
 800bb2c:	d109      	bne.n	800bb42 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800bb2e:	7afb      	ldrb	r3, [r7, #11]
 800bb30:	697a      	ldr	r2, [r7, #20]
 800bb32:	2134      	movs	r1, #52	; 0x34
 800bb34:	fb01 f303 	mul.w	r3, r1, r3
 800bb38:	4413      	add	r3, r2
 800bb3a:	3390      	adds	r3, #144	; 0x90
 800bb3c:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800bb3e:	2b01      	cmp	r3, #1
 800bb40:	d001      	beq.n	800bb46 <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800bb42:	2302      	movs	r3, #2
 800bb44:	e040      	b.n	800bbc8 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800bb46:	697b      	ldr	r3, [r7, #20]
 800bb48:	2207      	movs	r2, #7
 800bb4a:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800bb4c:	7afb      	ldrb	r3, [r7, #11]
 800bb4e:	697a      	ldr	r2, [r7, #20]
 800bb50:	2134      	movs	r1, #52	; 0x34
 800bb52:	fb01 f303 	mul.w	r3, r1, r3
 800bb56:	4413      	add	r3, r2
 800bb58:	3390      	adds	r3, #144	; 0x90
 800bb5a:	2207      	movs	r2, #7
 800bb5c:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800bb5e:	7afb      	ldrb	r3, [r7, #11]
 800bb60:	b29a      	uxth	r2, r3
 800bb62:	697b      	ldr	r3, [r7, #20]
 800bb64:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  (void)USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800bb68:	7af9      	ldrb	r1, [r7, #11]
 800bb6a:	6a3b      	ldr	r3, [r7, #32]
 800bb6c:	9300      	str	r3, [sp, #0]
 800bb6e:	683b      	ldr	r3, [r7, #0]
 800bb70:	687a      	ldr	r2, [r7, #4]
 800bb72:	68f8      	ldr	r0, [r7, #12]
 800bb74:	f000 fca4 	bl	800c4c0 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800bb7e:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800bb80:	e016      	b.n	800bbb0 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800bb88:	693b      	ldr	r3, [r7, #16]
 800bb8a:	1ad2      	subs	r2, r2, r3
 800bb8c:	6a3b      	ldr	r3, [r7, #32]
 800bb8e:	f242 7110 	movw	r1, #10000	; 0x2710
 800bb92:	fb01 f303 	mul.w	r3, r1, r3
 800bb96:	429a      	cmp	r2, r3
 800bb98:	d805      	bhi.n	800bba6 <USBH_MSC_Write+0xa8>
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800bba0:	b2db      	uxtb	r3, r3
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d104      	bne.n	800bbb0 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800bba6:	697b      	ldr	r3, [r7, #20]
 800bba8:	2201      	movs	r2, #1
 800bbaa:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800bbac:	2302      	movs	r3, #2
 800bbae:	e00b      	b.n	800bbc8 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800bbb0:	7afb      	ldrb	r3, [r7, #11]
 800bbb2:	4619      	mov	r1, r3
 800bbb4:	68f8      	ldr	r0, [r7, #12]
 800bbb6:	f7ff fe20 	bl	800b7fa <USBH_MSC_RdWrProcess>
 800bbba:	4603      	mov	r3, r0
 800bbbc:	2b01      	cmp	r3, #1
 800bbbe:	d0e0      	beq.n	800bb82 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800bbc0:	697b      	ldr	r3, [r7, #20]
 800bbc2:	2201      	movs	r2, #1
 800bbc4:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800bbc6:	2300      	movs	r3, #0
}
 800bbc8:	4618      	mov	r0, r3
 800bbca:	3718      	adds	r7, #24
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	bd80      	pop	{r7, pc}

0800bbd0 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b082      	sub	sp, #8
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	2221      	movs	r2, #33	; 0x21
 800bbdc:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	22ff      	movs	r2, #255	; 0xff
 800bbe2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	2200      	movs	r2, #0
 800bbee:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, NULL, 0U);
 800bbf6:	2200      	movs	r2, #0
 800bbf8:	2100      	movs	r1, #0
 800bbfa:	6878      	ldr	r0, [r7, #4]
 800bbfc:	f001 fea4 	bl	800d948 <USBH_CtlReq>
 800bc00:	4603      	mov	r3, r0
}
 800bc02:	4618      	mov	r0, r3
 800bc04:	3708      	adds	r7, #8
 800bc06:	46bd      	mov	sp, r7
 800bc08:	bd80      	pop	{r7, pc}

0800bc0a <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800bc0a:	b580      	push	{r7, lr}
 800bc0c:	b082      	sub	sp, #8
 800bc0e:	af00      	add	r7, sp, #0
 800bc10:	6078      	str	r0, [r7, #4]
 800bc12:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	22a1      	movs	r2, #161	; 0xa1
 800bc18:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	22fe      	movs	r2, #254	; 0xfe
 800bc1e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2200      	movs	r2, #0
 800bc24:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	2200      	movs	r2, #0
 800bc2a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	2201      	movs	r2, #1
 800bc30:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800bc32:	2201      	movs	r2, #1
 800bc34:	6839      	ldr	r1, [r7, #0]
 800bc36:	6878      	ldr	r0, [r7, #4]
 800bc38:	f001 fe86 	bl	800d948 <USBH_CtlReq>
 800bc3c:	4603      	mov	r3, r0
}
 800bc3e:	4618      	mov	r0, r3
 800bc40:	3708      	adds	r7, #8
 800bc42:	46bd      	mov	sp, r7
 800bc44:	bd80      	pop	{r7, pc}
	...

0800bc48 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800bc48:	b480      	push	{r7}
 800bc4a:	b085      	sub	sp, #20
 800bc4c:	af00      	add	r7, sp, #0
 800bc4e:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bc56:	69db      	ldr	r3, [r3, #28]
 800bc58:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	4a09      	ldr	r2, [pc, #36]	; (800bc84 <USBH_MSC_BOT_Init+0x3c>)
 800bc5e:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	4a09      	ldr	r2, [pc, #36]	; (800bc88 <USBH_MSC_BOT_Init+0x40>)
 800bc64:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	2201      	movs	r2, #1
 800bc6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	2201      	movs	r2, #1
 800bc72:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800bc76:	2300      	movs	r3, #0
}
 800bc78:	4618      	mov	r0, r3
 800bc7a:	3714      	adds	r7, #20
 800bc7c:	46bd      	mov	sp, r7
 800bc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc82:	4770      	bx	lr
 800bc84:	43425355 	.word	0x43425355
 800bc88:	20304050 	.word	0x20304050

0800bc8c <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800bc8c:	b580      	push	{r7, lr}
 800bc8e:	b088      	sub	sp, #32
 800bc90:	af02      	add	r7, sp, #8
 800bc92:	6078      	str	r0, [r7, #4]
 800bc94:	460b      	mov	r3, r1
 800bc96:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800bc98:	2301      	movs	r3, #1
 800bc9a:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800bc9c:	2301      	movs	r3, #1
 800bc9e:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800bca0:	2301      	movs	r3, #1
 800bca2:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800bca4:	2300      	movs	r3, #0
 800bca6:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bcae:	69db      	ldr	r3, [r3, #28]
 800bcb0:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800bcb6:	693b      	ldr	r3, [r7, #16]
 800bcb8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bcbc:	3b01      	subs	r3, #1
 800bcbe:	2b0a      	cmp	r3, #10
 800bcc0:	f200 819e 	bhi.w	800c000 <USBH_MSC_BOT_Process+0x374>
 800bcc4:	a201      	add	r2, pc, #4	; (adr r2, 800bccc <USBH_MSC_BOT_Process+0x40>)
 800bcc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcca:	bf00      	nop
 800bccc:	0800bcf9 	.word	0x0800bcf9
 800bcd0:	0800bd21 	.word	0x0800bd21
 800bcd4:	0800bd8b 	.word	0x0800bd8b
 800bcd8:	0800bda9 	.word	0x0800bda9
 800bcdc:	0800be2d 	.word	0x0800be2d
 800bce0:	0800be4f 	.word	0x0800be4f
 800bce4:	0800bee7 	.word	0x0800bee7
 800bce8:	0800bf03 	.word	0x0800bf03
 800bcec:	0800bf55 	.word	0x0800bf55
 800bcf0:	0800bf85 	.word	0x0800bf85
 800bcf4:	0800bfe7 	.word	0x0800bfe7
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 800bcf8:	693b      	ldr	r3, [r7, #16]
 800bcfa:	78fa      	ldrb	r2, [r7, #3]
 800bcfc:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800bd00:	693b      	ldr	r3, [r7, #16]
 800bd02:	2202      	movs	r2, #2
 800bd04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 800bd08:	693b      	ldr	r3, [r7, #16]
 800bd0a:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800bd0e:	693b      	ldr	r3, [r7, #16]
 800bd10:	795b      	ldrb	r3, [r3, #5]
 800bd12:	2201      	movs	r2, #1
 800bd14:	9200      	str	r2, [sp, #0]
 800bd16:	221f      	movs	r2, #31
 800bd18:	6878      	ldr	r0, [r7, #4]
 800bd1a:	f002 f824 	bl	800dd66 <USBH_BulkSendData>
                              BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800bd1e:	e17e      	b.n	800c01e <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800bd20:	693b      	ldr	r3, [r7, #16]
 800bd22:	795b      	ldrb	r3, [r3, #5]
 800bd24:	4619      	mov	r1, r3
 800bd26:	6878      	ldr	r0, [r7, #4]
 800bd28:	f002 fbae 	bl	800e488 <USBH_LL_GetURBState>
 800bd2c:	4603      	mov	r3, r0
 800bd2e:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800bd30:	7d3b      	ldrb	r3, [r7, #20]
 800bd32:	2b01      	cmp	r3, #1
 800bd34:	d118      	bne.n	800bd68 <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800bd36:	693b      	ldr	r3, [r7, #16]
 800bd38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d00f      	beq.n	800bd5e <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800bd3e:	693b      	ldr	r3, [r7, #16]
 800bd40:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800bd44:	b25b      	sxtb	r3, r3
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	da04      	bge.n	800bd54 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 800bd4a:	693b      	ldr	r3, [r7, #16]
 800bd4c:	2203      	movs	r2, #3
 800bd4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800bd52:	e157      	b.n	800c004 <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 800bd54:	693b      	ldr	r3, [r7, #16]
 800bd56:	2205      	movs	r2, #5
 800bd58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bd5c:	e152      	b.n	800c004 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800bd5e:	693b      	ldr	r3, [r7, #16]
 800bd60:	2207      	movs	r2, #7
 800bd62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bd66:	e14d      	b.n	800c004 <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 800bd68:	7d3b      	ldrb	r3, [r7, #20]
 800bd6a:	2b02      	cmp	r3, #2
 800bd6c:	d104      	bne.n	800bd78 <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bd6e:	693b      	ldr	r3, [r7, #16]
 800bd70:	2201      	movs	r2, #1
 800bd72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bd76:	e145      	b.n	800c004 <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 800bd78:	7d3b      	ldrb	r3, [r7, #20]
 800bd7a:	2b05      	cmp	r3, #5
 800bd7c:	f040 8142 	bne.w	800c004 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800bd80:	693b      	ldr	r3, [r7, #16]
 800bd82:	220a      	movs	r2, #10
 800bd84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bd88:	e13c      	b.n	800c004 <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800bd8a:	693b      	ldr	r3, [r7, #16]
 800bd8c:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800bd90:	693b      	ldr	r3, [r7, #16]
 800bd92:	895a      	ldrh	r2, [r3, #10]
 800bd94:	693b      	ldr	r3, [r7, #16]
 800bd96:	791b      	ldrb	r3, [r3, #4]
 800bd98:	6878      	ldr	r0, [r7, #4]
 800bd9a:	f002 f809 	bl	800ddb0 <USBH_BulkReceiveData>
                                 MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800bd9e:	693b      	ldr	r3, [r7, #16]
 800bda0:	2204      	movs	r2, #4
 800bda2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 800bda6:	e13a      	b.n	800c01e <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800bda8:	693b      	ldr	r3, [r7, #16]
 800bdaa:	791b      	ldrb	r3, [r3, #4]
 800bdac:	4619      	mov	r1, r3
 800bdae:	6878      	ldr	r0, [r7, #4]
 800bdb0:	f002 fb6a 	bl	800e488 <USBH_LL_GetURBState>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800bdb8:	7d3b      	ldrb	r3, [r7, #20]
 800bdba:	2b01      	cmp	r3, #1
 800bdbc:	d12d      	bne.n	800be1a <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800bdbe:	693b      	ldr	r3, [r7, #16]
 800bdc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bdc2:	693a      	ldr	r2, [r7, #16]
 800bdc4:	8952      	ldrh	r2, [r2, #10]
 800bdc6:	4293      	cmp	r3, r2
 800bdc8:	d910      	bls.n	800bdec <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800bdca:	693b      	ldr	r3, [r7, #16]
 800bdcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bdd0:	693a      	ldr	r2, [r7, #16]
 800bdd2:	8952      	ldrh	r2, [r2, #10]
 800bdd4:	441a      	add	r2, r3
 800bdd6:	693b      	ldr	r3, [r7, #16]
 800bdd8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800bddc:	693b      	ldr	r3, [r7, #16]
 800bdde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bde0:	693a      	ldr	r2, [r7, #16]
 800bde2:	8952      	ldrh	r2, [r2, #10]
 800bde4:	1a9a      	subs	r2, r3, r2
 800bde6:	693b      	ldr	r3, [r7, #16]
 800bde8:	65da      	str	r2, [r3, #92]	; 0x5c
 800bdea:	e002      	b.n	800bdf2 <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800bdec:	693b      	ldr	r3, [r7, #16]
 800bdee:	2200      	movs	r2, #0
 800bdf0:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800bdf2:	693b      	ldr	r3, [r7, #16]
 800bdf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d00a      	beq.n	800be10 <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800bdfa:	693b      	ldr	r3, [r7, #16]
 800bdfc:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800be00:	693b      	ldr	r3, [r7, #16]
 800be02:	895a      	ldrh	r2, [r3, #10]
 800be04:	693b      	ldr	r3, [r7, #16]
 800be06:	791b      	ldrb	r3, [r3, #4]
 800be08:	6878      	ldr	r0, [r7, #4]
 800be0a:	f001 ffd1 	bl	800ddb0 <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 800be0e:	e0fb      	b.n	800c008 <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800be10:	693b      	ldr	r3, [r7, #16]
 800be12:	2207      	movs	r2, #7
 800be14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800be18:	e0f6      	b.n	800c008 <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 800be1a:	7d3b      	ldrb	r3, [r7, #20]
 800be1c:	2b05      	cmp	r3, #5
 800be1e:	f040 80f3 	bne.w	800c008 <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800be22:	693b      	ldr	r3, [r7, #16]
 800be24:	2209      	movs	r2, #9
 800be26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800be2a:	e0ed      	b.n	800c008 <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800be2c:	693b      	ldr	r3, [r7, #16]
 800be2e:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800be32:	693b      	ldr	r3, [r7, #16]
 800be34:	891a      	ldrh	r2, [r3, #8]
 800be36:	693b      	ldr	r3, [r7, #16]
 800be38:	795b      	ldrb	r3, [r3, #5]
 800be3a:	2001      	movs	r0, #1
 800be3c:	9000      	str	r0, [sp, #0]
 800be3e:	6878      	ldr	r0, [r7, #4]
 800be40:	f001 ff91 	bl	800dd66 <USBH_BulkSendData>
                              MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800be44:	693b      	ldr	r3, [r7, #16]
 800be46:	2206      	movs	r2, #6
 800be48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800be4c:	e0e7      	b.n	800c01e <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800be4e:	693b      	ldr	r3, [r7, #16]
 800be50:	795b      	ldrb	r3, [r3, #5]
 800be52:	4619      	mov	r1, r3
 800be54:	6878      	ldr	r0, [r7, #4]
 800be56:	f002 fb17 	bl	800e488 <USBH_LL_GetURBState>
 800be5a:	4603      	mov	r3, r0
 800be5c:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800be5e:	7d3b      	ldrb	r3, [r7, #20]
 800be60:	2b01      	cmp	r3, #1
 800be62:	d12f      	bne.n	800bec4 <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800be64:	693b      	ldr	r3, [r7, #16]
 800be66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800be68:	693a      	ldr	r2, [r7, #16]
 800be6a:	8912      	ldrh	r2, [r2, #8]
 800be6c:	4293      	cmp	r3, r2
 800be6e:	d910      	bls.n	800be92 <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800be70:	693b      	ldr	r3, [r7, #16]
 800be72:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be76:	693a      	ldr	r2, [r7, #16]
 800be78:	8912      	ldrh	r2, [r2, #8]
 800be7a:	441a      	add	r2, r3
 800be7c:	693b      	ldr	r3, [r7, #16]
 800be7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800be82:	693b      	ldr	r3, [r7, #16]
 800be84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800be86:	693a      	ldr	r2, [r7, #16]
 800be88:	8912      	ldrh	r2, [r2, #8]
 800be8a:	1a9a      	subs	r2, r3, r2
 800be8c:	693b      	ldr	r3, [r7, #16]
 800be8e:	65da      	str	r2, [r3, #92]	; 0x5c
 800be90:	e002      	b.n	800be98 <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800be92:	693b      	ldr	r3, [r7, #16]
 800be94:	2200      	movs	r2, #0
 800be96:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800be98:	693b      	ldr	r3, [r7, #16]
 800be9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d00c      	beq.n	800beba <USBH_MSC_BOT_Process+0x22e>
        {
          (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800bea0:	693b      	ldr	r3, [r7, #16]
 800bea2:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800bea6:	693b      	ldr	r3, [r7, #16]
 800bea8:	891a      	ldrh	r2, [r3, #8]
 800beaa:	693b      	ldr	r3, [r7, #16]
 800beac:	795b      	ldrb	r3, [r3, #5]
 800beae:	2001      	movs	r0, #1
 800beb0:	9000      	str	r0, [sp, #0]
 800beb2:	6878      	ldr	r0, [r7, #4]
 800beb4:	f001 ff57 	bl	800dd66 <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 800beb8:	e0a8      	b.n	800c00c <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800beba:	693b      	ldr	r3, [r7, #16]
 800bebc:	2207      	movs	r2, #7
 800bebe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bec2:	e0a3      	b.n	800c00c <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 800bec4:	7d3b      	ldrb	r3, [r7, #20]
 800bec6:	2b02      	cmp	r3, #2
 800bec8:	d104      	bne.n	800bed4 <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800beca:	693b      	ldr	r3, [r7, #16]
 800becc:	2205      	movs	r2, #5
 800bece:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bed2:	e09b      	b.n	800c00c <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 800bed4:	7d3b      	ldrb	r3, [r7, #20]
 800bed6:	2b05      	cmp	r3, #5
 800bed8:	f040 8098 	bne.w	800c00c <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800bedc:	693b      	ldr	r3, [r7, #16]
 800bede:	220a      	movs	r2, #10
 800bee0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bee4:	e092      	b.n	800c00c <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 800bee6:	693b      	ldr	r3, [r7, #16]
 800bee8:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800beec:	693b      	ldr	r3, [r7, #16]
 800beee:	791b      	ldrb	r3, [r3, #4]
 800bef0:	220d      	movs	r2, #13
 800bef2:	6878      	ldr	r0, [r7, #4]
 800bef4:	f001 ff5c 	bl	800ddb0 <USBH_BulkReceiveData>
                                 BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800bef8:	693b      	ldr	r3, [r7, #16]
 800befa:	2208      	movs	r2, #8
 800befc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bf00:	e08d      	b.n	800c01e <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800bf02:	693b      	ldr	r3, [r7, #16]
 800bf04:	791b      	ldrb	r3, [r3, #4]
 800bf06:	4619      	mov	r1, r3
 800bf08:	6878      	ldr	r0, [r7, #4]
 800bf0a:	f002 fabd 	bl	800e488 <USBH_LL_GetURBState>
 800bf0e:	4603      	mov	r3, r0
 800bf10:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 800bf12:	7d3b      	ldrb	r3, [r7, #20]
 800bf14:	2b01      	cmp	r3, #1
 800bf16:	d115      	bne.n	800bf44 <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bf18:	693b      	ldr	r3, [r7, #16]
 800bf1a:	2201      	movs	r2, #1
 800bf1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800bf20:	693b      	ldr	r3, [r7, #16]
 800bf22:	2201      	movs	r2, #1
 800bf24:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 800bf28:	6878      	ldr	r0, [r7, #4]
 800bf2a:	f000 f8a9 	bl	800c080 <USBH_MSC_DecodeCSW>
 800bf2e:	4603      	mov	r3, r0
 800bf30:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 800bf32:	7d7b      	ldrb	r3, [r7, #21]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d102      	bne.n	800bf3e <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 800bf38:	2300      	movs	r3, #0
 800bf3a:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 800bf3c:	e068      	b.n	800c010 <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 800bf3e:	2302      	movs	r3, #2
 800bf40:	75fb      	strb	r3, [r7, #23]
      break;
 800bf42:	e065      	b.n	800c010 <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 800bf44:	7d3b      	ldrb	r3, [r7, #20]
 800bf46:	2b05      	cmp	r3, #5
 800bf48:	d162      	bne.n	800c010 <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800bf4a:	693b      	ldr	r3, [r7, #16]
 800bf4c:	2209      	movs	r2, #9
 800bf4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bf52:	e05d      	b.n	800c010 <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800bf54:	78fb      	ldrb	r3, [r7, #3]
 800bf56:	2200      	movs	r2, #0
 800bf58:	4619      	mov	r1, r3
 800bf5a:	6878      	ldr	r0, [r7, #4]
 800bf5c:	f000 f864 	bl	800c028 <USBH_MSC_BOT_Abort>
 800bf60:	4603      	mov	r3, r0
 800bf62:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800bf64:	7dbb      	ldrb	r3, [r7, #22]
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d104      	bne.n	800bf74 <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800bf6a:	693b      	ldr	r3, [r7, #16]
 800bf6c:	2207      	movs	r2, #7
 800bf6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 800bf72:	e04f      	b.n	800c014 <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 800bf74:	7dbb      	ldrb	r3, [r7, #22]
 800bf76:	2b04      	cmp	r3, #4
 800bf78:	d14c      	bne.n	800c014 <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800bf7a:	693b      	ldr	r3, [r7, #16]
 800bf7c:	220b      	movs	r2, #11
 800bf7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bf82:	e047      	b.n	800c014 <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800bf84:	78fb      	ldrb	r3, [r7, #3]
 800bf86:	2201      	movs	r2, #1
 800bf88:	4619      	mov	r1, r3
 800bf8a:	6878      	ldr	r0, [r7, #4]
 800bf8c:	f000 f84c 	bl	800c028 <USBH_MSC_BOT_Abort>
 800bf90:	4603      	mov	r3, r0
 800bf92:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800bf94:	7dbb      	ldrb	r3, [r7, #22]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d11d      	bne.n	800bfd6 <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800bf9a:	693b      	ldr	r3, [r7, #16]
 800bf9c:	795b      	ldrb	r3, [r3, #5]
 800bf9e:	4619      	mov	r1, r3
 800bfa0:	6878      	ldr	r0, [r7, #4]
 800bfa2:	f002 facb 	bl	800e53c <USBH_LL_GetToggle>
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	73fb      	strb	r3, [r7, #15]
        (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800bfaa:	693b      	ldr	r3, [r7, #16]
 800bfac:	7959      	ldrb	r1, [r3, #5]
 800bfae:	7bfb      	ldrb	r3, [r7, #15]
 800bfb0:	f1c3 0301 	rsb	r3, r3, #1
 800bfb4:	b2db      	uxtb	r3, r3
 800bfb6:	461a      	mov	r2, r3
 800bfb8:	6878      	ldr	r0, [r7, #4]
 800bfba:	f002 fa8f 	bl	800e4dc <USBH_LL_SetToggle>
        (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800bfbe:	693b      	ldr	r3, [r7, #16]
 800bfc0:	791b      	ldrb	r3, [r3, #4]
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	4619      	mov	r1, r3
 800bfc6:	6878      	ldr	r0, [r7, #4]
 800bfc8:	f002 fa88 	bl	800e4dc <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 800bfcc:	693b      	ldr	r3, [r7, #16]
 800bfce:	2209      	movs	r2, #9
 800bfd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 800bfd4:	e020      	b.n	800c018 <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 800bfd6:	7dbb      	ldrb	r3, [r7, #22]
 800bfd8:	2b04      	cmp	r3, #4
 800bfda:	d11d      	bne.n	800c018 <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800bfdc:	693b      	ldr	r3, [r7, #16]
 800bfde:	220b      	movs	r2, #11
 800bfe0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bfe4:	e018      	b.n	800c018 <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800bfe6:	6878      	ldr	r0, [r7, #4]
 800bfe8:	f7ff fdf2 	bl	800bbd0 <USBH_MSC_BOT_REQ_Reset>
 800bfec:	4603      	mov	r3, r0
 800bfee:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 800bff0:	7dfb      	ldrb	r3, [r7, #23]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d112      	bne.n	800c01c <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	2201      	movs	r2, #1
 800bffa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 800bffe:	e00d      	b.n	800c01c <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 800c000:	bf00      	nop
 800c002:	e00c      	b.n	800c01e <USBH_MSC_BOT_Process+0x392>
      break;
 800c004:	bf00      	nop
 800c006:	e00a      	b.n	800c01e <USBH_MSC_BOT_Process+0x392>
      break;
 800c008:	bf00      	nop
 800c00a:	e008      	b.n	800c01e <USBH_MSC_BOT_Process+0x392>
      break;
 800c00c:	bf00      	nop
 800c00e:	e006      	b.n	800c01e <USBH_MSC_BOT_Process+0x392>
      break;
 800c010:	bf00      	nop
 800c012:	e004      	b.n	800c01e <USBH_MSC_BOT_Process+0x392>
      break;
 800c014:	bf00      	nop
 800c016:	e002      	b.n	800c01e <USBH_MSC_BOT_Process+0x392>
      break;
 800c018:	bf00      	nop
 800c01a:	e000      	b.n	800c01e <USBH_MSC_BOT_Process+0x392>
      break;
 800c01c:	bf00      	nop
  }
  return status;
 800c01e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c020:	4618      	mov	r0, r3
 800c022:	3718      	adds	r7, #24
 800c024:	46bd      	mov	sp, r7
 800c026:	bd80      	pop	{r7, pc}

0800c028 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800c028:	b580      	push	{r7, lr}
 800c02a:	b084      	sub	sp, #16
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	6078      	str	r0, [r7, #4]
 800c030:	460b      	mov	r3, r1
 800c032:	70fb      	strb	r3, [r7, #3]
 800c034:	4613      	mov	r3, r2
 800c036:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 800c038:	2302      	movs	r3, #2
 800c03a:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c042:	69db      	ldr	r3, [r3, #28]
 800c044:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800c046:	78bb      	ldrb	r3, [r7, #2]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d002      	beq.n	800c052 <USBH_MSC_BOT_Abort+0x2a>
 800c04c:	2b01      	cmp	r3, #1
 800c04e:	d009      	beq.n	800c064 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 800c050:	e011      	b.n	800c076 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800c052:	68bb      	ldr	r3, [r7, #8]
 800c054:	79db      	ldrb	r3, [r3, #7]
 800c056:	4619      	mov	r1, r3
 800c058:	6878      	ldr	r0, [r7, #4]
 800c05a:	f001 f9a8 	bl	800d3ae <USBH_ClrFeature>
 800c05e:	4603      	mov	r3, r0
 800c060:	73fb      	strb	r3, [r7, #15]
      break;
 800c062:	e008      	b.n	800c076 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800c064:	68bb      	ldr	r3, [r7, #8]
 800c066:	799b      	ldrb	r3, [r3, #6]
 800c068:	4619      	mov	r1, r3
 800c06a:	6878      	ldr	r0, [r7, #4]
 800c06c:	f001 f99f 	bl	800d3ae <USBH_ClrFeature>
 800c070:	4603      	mov	r3, r0
 800c072:	73fb      	strb	r3, [r7, #15]
      break;
 800c074:	bf00      	nop
  }
  return status;
 800c076:	7bfb      	ldrb	r3, [r7, #15]
}
 800c078:	4618      	mov	r0, r3
 800c07a:	3710      	adds	r7, #16
 800c07c:	46bd      	mov	sp, r7
 800c07e:	bd80      	pop	{r7, pc}

0800c080 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800c080:	b580      	push	{r7, lr}
 800c082:	b084      	sub	sp, #16
 800c084:	af00      	add	r7, sp, #0
 800c086:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c08e:	69db      	ldr	r3, [r3, #28]
 800c090:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800c092:	2301      	movs	r3, #1
 800c094:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800c096:	68bb      	ldr	r3, [r7, #8]
 800c098:	791b      	ldrb	r3, [r3, #4]
 800c09a:	4619      	mov	r1, r3
 800c09c:	6878      	ldr	r0, [r7, #4]
 800c09e:	f002 f961 	bl	800e364 <USBH_LL_GetLastXferSize>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	2b0d      	cmp	r3, #13
 800c0a6:	d002      	beq.n	800c0ae <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 800c0a8:	2302      	movs	r3, #2
 800c0aa:	73fb      	strb	r3, [r7, #15]
 800c0ac:	e024      	b.n	800c0f8 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800c0ae:	68bb      	ldr	r3, [r7, #8]
 800c0b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c0b2:	4a14      	ldr	r2, [pc, #80]	; (800c104 <USBH_MSC_DecodeCSW+0x84>)
 800c0b4:	4293      	cmp	r3, r2
 800c0b6:	d11d      	bne.n	800c0f4 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800c0b8:	68bb      	ldr	r3, [r7, #8]
 800c0ba:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c0c0:	429a      	cmp	r2, r3
 800c0c2:	d119      	bne.n	800c0f8 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 800c0c4:	68bb      	ldr	r3, [r7, #8]
 800c0c6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d102      	bne.n	800c0d4 <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 800c0ce:	2300      	movs	r3, #0
 800c0d0:	73fb      	strb	r3, [r7, #15]
 800c0d2:	e011      	b.n	800c0f8 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 800c0d4:	68bb      	ldr	r3, [r7, #8]
 800c0d6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c0da:	2b01      	cmp	r3, #1
 800c0dc:	d102      	bne.n	800c0e4 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 800c0de:	2301      	movs	r3, #1
 800c0e0:	73fb      	strb	r3, [r7, #15]
 800c0e2:	e009      	b.n	800c0f8 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 800c0e4:	68bb      	ldr	r3, [r7, #8]
 800c0e6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c0ea:	2b02      	cmp	r3, #2
 800c0ec:	d104      	bne.n	800c0f8 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 800c0ee:	2302      	movs	r3, #2
 800c0f0:	73fb      	strb	r3, [r7, #15]
 800c0f2:	e001      	b.n	800c0f8 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 800c0f4:	2302      	movs	r3, #2
 800c0f6:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 800c0f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	3710      	adds	r7, #16
 800c0fe:	46bd      	mov	sp, r7
 800c100:	bd80      	pop	{r7, pc}
 800c102:	bf00      	nop
 800c104:	53425355 	.word	0x53425355

0800c108 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	b084      	sub	sp, #16
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
 800c110:	460b      	mov	r3, r1
 800c112:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800c114:	2302      	movs	r3, #2
 800c116:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c11e:	69db      	ldr	r3, [r3, #28]
 800c120:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 800c122:	68bb      	ldr	r3, [r7, #8]
 800c124:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c128:	2b01      	cmp	r3, #1
 800c12a:	d002      	beq.n	800c132 <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800c12c:	2b02      	cmp	r3, #2
 800c12e:	d021      	beq.n	800c174 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800c130:	e028      	b.n	800c184 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800c132:	68bb      	ldr	r3, [r7, #8]
 800c134:	2200      	movs	r2, #0
 800c136:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800c138:	68bb      	ldr	r3, [r7, #8]
 800c13a:	2200      	movs	r2, #0
 800c13c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c140:	68bb      	ldr	r3, [r7, #8]
 800c142:	220a      	movs	r2, #10
 800c144:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	3363      	adds	r3, #99	; 0x63
 800c14c:	2210      	movs	r2, #16
 800c14e:	2100      	movs	r1, #0
 800c150:	4618      	mov	r0, r3
 800c152:	f002 fac3 	bl	800e6dc <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800c156:	68bb      	ldr	r3, [r7, #8]
 800c158:	2200      	movs	r2, #0
 800c15a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c15e:	68bb      	ldr	r3, [r7, #8]
 800c160:	2201      	movs	r2, #1
 800c162:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c166:	68bb      	ldr	r3, [r7, #8]
 800c168:	2202      	movs	r2, #2
 800c16a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 800c16e:	2301      	movs	r3, #1
 800c170:	73fb      	strb	r3, [r7, #15]
      break;
 800c172:	e007      	b.n	800c184 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c174:	78fb      	ldrb	r3, [r7, #3]
 800c176:	4619      	mov	r1, r3
 800c178:	6878      	ldr	r0, [r7, #4]
 800c17a:	f7ff fd87 	bl	800bc8c <USBH_MSC_BOT_Process>
 800c17e:	4603      	mov	r3, r0
 800c180:	73fb      	strb	r3, [r7, #15]
      break;
 800c182:	bf00      	nop
  }

  return error;
 800c184:	7bfb      	ldrb	r3, [r7, #15]
}
 800c186:	4618      	mov	r0, r3
 800c188:	3710      	adds	r7, #16
 800c18a:	46bd      	mov	sp, r7
 800c18c:	bd80      	pop	{r7, pc}

0800c18e <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 800c18e:	b580      	push	{r7, lr}
 800c190:	b086      	sub	sp, #24
 800c192:	af00      	add	r7, sp, #0
 800c194:	60f8      	str	r0, [r7, #12]
 800c196:	460b      	mov	r3, r1
 800c198:	607a      	str	r2, [r7, #4]
 800c19a:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800c19c:	2301      	movs	r3, #1
 800c19e:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c1a6:	69db      	ldr	r3, [r3, #28]
 800c1a8:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800c1aa:	693b      	ldr	r3, [r7, #16]
 800c1ac:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c1b0:	2b01      	cmp	r3, #1
 800c1b2:	d002      	beq.n	800c1ba <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800c1b4:	2b02      	cmp	r3, #2
 800c1b6:	d027      	beq.n	800c208 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 800c1b8:	e05f      	b.n	800c27a <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800c1ba:	693b      	ldr	r3, [r7, #16]
 800c1bc:	2208      	movs	r2, #8
 800c1be:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c1c0:	693b      	ldr	r3, [r7, #16]
 800c1c2:	2280      	movs	r2, #128	; 0x80
 800c1c4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c1c8:	693b      	ldr	r3, [r7, #16]
 800c1ca:	220a      	movs	r2, #10
 800c1cc:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c1d0:	693b      	ldr	r3, [r7, #16]
 800c1d2:	3363      	adds	r3, #99	; 0x63
 800c1d4:	2210      	movs	r2, #16
 800c1d6:	2100      	movs	r1, #0
 800c1d8:	4618      	mov	r0, r3
 800c1da:	f002 fa7f 	bl	800e6dc <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800c1de:	693b      	ldr	r3, [r7, #16]
 800c1e0:	2225      	movs	r2, #37	; 0x25
 800c1e2:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c1e6:	693b      	ldr	r3, [r7, #16]
 800c1e8:	2201      	movs	r2, #1
 800c1ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c1ee:	693b      	ldr	r3, [r7, #16]
 800c1f0:	2202      	movs	r2, #2
 800c1f2:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800c1f6:	693b      	ldr	r3, [r7, #16]
 800c1f8:	f103 0210 	add.w	r2, r3, #16
 800c1fc:	693b      	ldr	r3, [r7, #16]
 800c1fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800c202:	2301      	movs	r3, #1
 800c204:	75fb      	strb	r3, [r7, #23]
      break;
 800c206:	e038      	b.n	800c27a <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c208:	7afb      	ldrb	r3, [r7, #11]
 800c20a:	4619      	mov	r1, r3
 800c20c:	68f8      	ldr	r0, [r7, #12]
 800c20e:	f7ff fd3d 	bl	800bc8c <USBH_MSC_BOT_Process>
 800c212:	4603      	mov	r3, r0
 800c214:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800c216:	7dfb      	ldrb	r3, [r7, #23]
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d12d      	bne.n	800c278 <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800c21c:	693b      	ldr	r3, [r7, #16]
 800c21e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c222:	3303      	adds	r3, #3
 800c224:	781b      	ldrb	r3, [r3, #0]
 800c226:	461a      	mov	r2, r3
 800c228:	693b      	ldr	r3, [r7, #16]
 800c22a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c22e:	3302      	adds	r3, #2
 800c230:	781b      	ldrb	r3, [r3, #0]
 800c232:	021b      	lsls	r3, r3, #8
 800c234:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800c236:	693b      	ldr	r3, [r7, #16]
 800c238:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c23c:	3301      	adds	r3, #1
 800c23e:	781b      	ldrb	r3, [r3, #0]
 800c240:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800c242:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800c244:	693b      	ldr	r3, [r7, #16]
 800c246:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c24a:	781b      	ldrb	r3, [r3, #0]
 800c24c:	061b      	lsls	r3, r3, #24
 800c24e:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800c254:	693b      	ldr	r3, [r7, #16]
 800c256:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c25a:	3307      	adds	r3, #7
 800c25c:	781b      	ldrb	r3, [r3, #0]
 800c25e:	b29a      	uxth	r2, r3
 800c260:	693b      	ldr	r3, [r7, #16]
 800c262:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c266:	3306      	adds	r3, #6
 800c268:	781b      	ldrb	r3, [r3, #0]
 800c26a:	b29b      	uxth	r3, r3
 800c26c:	021b      	lsls	r3, r3, #8
 800c26e:	b29b      	uxth	r3, r3
 800c270:	4313      	orrs	r3, r2
 800c272:	b29a      	uxth	r2, r3
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	809a      	strh	r2, [r3, #4]
      break;
 800c278:	bf00      	nop
  }

  return error;
 800c27a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c27c:	4618      	mov	r0, r3
 800c27e:	3718      	adds	r7, #24
 800c280:	46bd      	mov	sp, r7
 800c282:	bd80      	pop	{r7, pc}

0800c284 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 800c284:	b580      	push	{r7, lr}
 800c286:	b086      	sub	sp, #24
 800c288:	af00      	add	r7, sp, #0
 800c28a:	60f8      	str	r0, [r7, #12]
 800c28c:	460b      	mov	r3, r1
 800c28e:	607a      	str	r2, [r7, #4]
 800c290:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800c292:	2302      	movs	r3, #2
 800c294:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c29c:	69db      	ldr	r3, [r3, #28]
 800c29e:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800c2a0:	693b      	ldr	r3, [r7, #16]
 800c2a2:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c2a6:	2b01      	cmp	r3, #1
 800c2a8:	d002      	beq.n	800c2b0 <USBH_MSC_SCSI_Inquiry+0x2c>
 800c2aa:	2b02      	cmp	r3, #2
 800c2ac:	d03d      	beq.n	800c32a <USBH_MSC_SCSI_Inquiry+0xa6>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 800c2ae:	e089      	b.n	800c3c4 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800c2b0:	693b      	ldr	r3, [r7, #16]
 800c2b2:	2224      	movs	r2, #36	; 0x24
 800c2b4:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c2b6:	693b      	ldr	r3, [r7, #16]
 800c2b8:	2280      	movs	r2, #128	; 0x80
 800c2ba:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c2be:	693b      	ldr	r3, [r7, #16]
 800c2c0:	220a      	movs	r2, #10
 800c2c2:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800c2c6:	693b      	ldr	r3, [r7, #16]
 800c2c8:	3363      	adds	r3, #99	; 0x63
 800c2ca:	220a      	movs	r2, #10
 800c2cc:	2100      	movs	r1, #0
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	f002 fa04 	bl	800e6dc <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800c2d4:	693b      	ldr	r3, [r7, #16]
 800c2d6:	2212      	movs	r2, #18
 800c2d8:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800c2dc:	7afb      	ldrb	r3, [r7, #11]
 800c2de:	015b      	lsls	r3, r3, #5
 800c2e0:	b2da      	uxtb	r2, r3
 800c2e2:	693b      	ldr	r3, [r7, #16]
 800c2e4:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800c2e8:	693b      	ldr	r3, [r7, #16]
 800c2ea:	2200      	movs	r2, #0
 800c2ec:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800c2f0:	693b      	ldr	r3, [r7, #16]
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800c2f8:	693b      	ldr	r3, [r7, #16]
 800c2fa:	2224      	movs	r2, #36	; 0x24
 800c2fc:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800c300:	693b      	ldr	r3, [r7, #16]
 800c302:	2200      	movs	r2, #0
 800c304:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c308:	693b      	ldr	r3, [r7, #16]
 800c30a:	2201      	movs	r2, #1
 800c30c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c310:	693b      	ldr	r3, [r7, #16]
 800c312:	2202      	movs	r2, #2
 800c314:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800c318:	693b      	ldr	r3, [r7, #16]
 800c31a:	f103 0210 	add.w	r2, r3, #16
 800c31e:	693b      	ldr	r3, [r7, #16]
 800c320:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800c324:	2301      	movs	r3, #1
 800c326:	75fb      	strb	r3, [r7, #23]
      break;
 800c328:	e04c      	b.n	800c3c4 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c32a:	7afb      	ldrb	r3, [r7, #11]
 800c32c:	4619      	mov	r1, r3
 800c32e:	68f8      	ldr	r0, [r7, #12]
 800c330:	f7ff fcac 	bl	800bc8c <USBH_MSC_BOT_Process>
 800c334:	4603      	mov	r3, r0
 800c336:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800c338:	7dfb      	ldrb	r3, [r7, #23]
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d141      	bne.n	800c3c2 <USBH_MSC_SCSI_Inquiry+0x13e>
        (void)USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800c33e:	2222      	movs	r2, #34	; 0x22
 800c340:	2100      	movs	r1, #0
 800c342:	6878      	ldr	r0, [r7, #4]
 800c344:	f002 f9ca 	bl	800e6dc <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800c348:	693b      	ldr	r3, [r7, #16]
 800c34a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c34e:	781b      	ldrb	r3, [r3, #0]
 800c350:	f003 031f 	and.w	r3, r3, #31
 800c354:	b2da      	uxtb	r2, r3
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800c35a:	693b      	ldr	r3, [r7, #16]
 800c35c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c360:	781b      	ldrb	r3, [r3, #0]
 800c362:	095b      	lsrs	r3, r3, #5
 800c364:	b2da      	uxtb	r2, r3
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800c36a:	693b      	ldr	r3, [r7, #16]
 800c36c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c370:	3301      	adds	r3, #1
 800c372:	781b      	ldrb	r3, [r3, #0]
 800c374:	b25b      	sxtb	r3, r3
 800c376:	2b00      	cmp	r3, #0
 800c378:	da03      	bge.n	800c382 <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	2201      	movs	r2, #1
 800c37e:	709a      	strb	r2, [r3, #2]
 800c380:	e002      	b.n	800c388 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	2200      	movs	r2, #0
 800c386:	709a      	strb	r2, [r3, #2]
        (void)USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	1cd8      	adds	r0, r3, #3
 800c38c:	693b      	ldr	r3, [r7, #16]
 800c38e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c392:	3308      	adds	r3, #8
 800c394:	2208      	movs	r2, #8
 800c396:	4619      	mov	r1, r3
 800c398:	f002 f992 	bl	800e6c0 <memcpy>
        (void)USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	f103 000c 	add.w	r0, r3, #12
 800c3a2:	693b      	ldr	r3, [r7, #16]
 800c3a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c3a8:	3310      	adds	r3, #16
 800c3aa:	2210      	movs	r2, #16
 800c3ac:	4619      	mov	r1, r3
 800c3ae:	f002 f987 	bl	800e6c0 <memcpy>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	331d      	adds	r3, #29
 800c3b6:	693a      	ldr	r2, [r7, #16]
 800c3b8:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800c3bc:	3220      	adds	r2, #32
 800c3be:	6812      	ldr	r2, [r2, #0]
 800c3c0:	601a      	str	r2, [r3, #0]
      break;
 800c3c2:	bf00      	nop
  }

  return error;
 800c3c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3c6:	4618      	mov	r0, r3
 800c3c8:	3718      	adds	r7, #24
 800c3ca:	46bd      	mov	sp, r7
 800c3cc:	bd80      	pop	{r7, pc}

0800c3ce <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800c3ce:	b580      	push	{r7, lr}
 800c3d0:	b086      	sub	sp, #24
 800c3d2:	af00      	add	r7, sp, #0
 800c3d4:	60f8      	str	r0, [r7, #12]
 800c3d6:	460b      	mov	r3, r1
 800c3d8:	607a      	str	r2, [r7, #4]
 800c3da:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800c3dc:	2302      	movs	r3, #2
 800c3de:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c3e6:	69db      	ldr	r3, [r3, #28]
 800c3e8:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800c3ea:	693b      	ldr	r3, [r7, #16]
 800c3ec:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c3f0:	2b01      	cmp	r3, #1
 800c3f2:	d002      	beq.n	800c3fa <USBH_MSC_SCSI_RequestSense+0x2c>
 800c3f4:	2b02      	cmp	r3, #2
 800c3f6:	d03d      	beq.n	800c474 <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 800c3f8:	e05d      	b.n	800c4b6 <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800c3fa:	693b      	ldr	r3, [r7, #16]
 800c3fc:	220e      	movs	r2, #14
 800c3fe:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c400:	693b      	ldr	r3, [r7, #16]
 800c402:	2280      	movs	r2, #128	; 0x80
 800c404:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c408:	693b      	ldr	r3, [r7, #16]
 800c40a:	220a      	movs	r2, #10
 800c40c:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c410:	693b      	ldr	r3, [r7, #16]
 800c412:	3363      	adds	r3, #99	; 0x63
 800c414:	2210      	movs	r2, #16
 800c416:	2100      	movs	r1, #0
 800c418:	4618      	mov	r0, r3
 800c41a:	f002 f95f 	bl	800e6dc <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800c41e:	693b      	ldr	r3, [r7, #16]
 800c420:	2203      	movs	r2, #3
 800c422:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800c426:	7afb      	ldrb	r3, [r7, #11]
 800c428:	015b      	lsls	r3, r3, #5
 800c42a:	b2da      	uxtb	r2, r3
 800c42c:	693b      	ldr	r3, [r7, #16]
 800c42e:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800c432:	693b      	ldr	r3, [r7, #16]
 800c434:	2200      	movs	r2, #0
 800c436:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800c43a:	693b      	ldr	r3, [r7, #16]
 800c43c:	2200      	movs	r2, #0
 800c43e:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800c442:	693b      	ldr	r3, [r7, #16]
 800c444:	220e      	movs	r2, #14
 800c446:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800c44a:	693b      	ldr	r3, [r7, #16]
 800c44c:	2200      	movs	r2, #0
 800c44e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c452:	693b      	ldr	r3, [r7, #16]
 800c454:	2201      	movs	r2, #1
 800c456:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c45a:	693b      	ldr	r3, [r7, #16]
 800c45c:	2202      	movs	r2, #2
 800c45e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800c462:	693b      	ldr	r3, [r7, #16]
 800c464:	f103 0210 	add.w	r2, r3, #16
 800c468:	693b      	ldr	r3, [r7, #16]
 800c46a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800c46e:	2301      	movs	r3, #1
 800c470:	75fb      	strb	r3, [r7, #23]
      break;
 800c472:	e020      	b.n	800c4b6 <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c474:	7afb      	ldrb	r3, [r7, #11]
 800c476:	4619      	mov	r1, r3
 800c478:	68f8      	ldr	r0, [r7, #12]
 800c47a:	f7ff fc07 	bl	800bc8c <USBH_MSC_BOT_Process>
 800c47e:	4603      	mov	r3, r0
 800c480:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800c482:	7dfb      	ldrb	r3, [r7, #23]
 800c484:	2b00      	cmp	r3, #0
 800c486:	d115      	bne.n	800c4b4 <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800c488:	693b      	ldr	r3, [r7, #16]
 800c48a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c48e:	3302      	adds	r3, #2
 800c490:	781b      	ldrb	r3, [r3, #0]
 800c492:	f003 030f 	and.w	r3, r3, #15
 800c496:	b2da      	uxtb	r2, r3
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800c49c:	693b      	ldr	r3, [r7, #16]
 800c49e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c4a2:	7b1a      	ldrb	r2, [r3, #12]
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800c4a8:	693b      	ldr	r3, [r7, #16]
 800c4aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c4ae:	7b5a      	ldrb	r2, [r3, #13]
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	709a      	strb	r2, [r3, #2]
      break;
 800c4b4:	bf00      	nop
  }

  return error;
 800c4b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	3718      	adds	r7, #24
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	bd80      	pop	{r7, pc}

0800c4c0 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	b086      	sub	sp, #24
 800c4c4:	af00      	add	r7, sp, #0
 800c4c6:	60f8      	str	r0, [r7, #12]
 800c4c8:	607a      	str	r2, [r7, #4]
 800c4ca:	603b      	str	r3, [r7, #0]
 800c4cc:	460b      	mov	r3, r1
 800c4ce:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800c4d0:	2302      	movs	r3, #2
 800c4d2:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c4da:	69db      	ldr	r3, [r3, #28]
 800c4dc:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800c4de:	693b      	ldr	r3, [r7, #16]
 800c4e0:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c4e4:	2b01      	cmp	r3, #1
 800c4e6:	d002      	beq.n	800c4ee <USBH_MSC_SCSI_Write+0x2e>
 800c4e8:	2b02      	cmp	r3, #2
 800c4ea:	d047      	beq.n	800c57c <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800c4ec:	e04e      	b.n	800c58c <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800c4ee:	693b      	ldr	r3, [r7, #16]
 800c4f0:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800c4f4:	461a      	mov	r2, r3
 800c4f6:	6a3b      	ldr	r3, [r7, #32]
 800c4f8:	fb03 f202 	mul.w	r2, r3, r2
 800c4fc:	693b      	ldr	r3, [r7, #16]
 800c4fe:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800c500:	693b      	ldr	r3, [r7, #16]
 800c502:	2200      	movs	r2, #0
 800c504:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c508:	693b      	ldr	r3, [r7, #16]
 800c50a:	220a      	movs	r2, #10
 800c50c:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c510:	693b      	ldr	r3, [r7, #16]
 800c512:	3363      	adds	r3, #99	; 0x63
 800c514:	2210      	movs	r2, #16
 800c516:	2100      	movs	r1, #0
 800c518:	4618      	mov	r0, r3
 800c51a:	f002 f8df 	bl	800e6dc <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800c51e:	693b      	ldr	r3, [r7, #16]
 800c520:	222a      	movs	r2, #42	; 0x2a
 800c522:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800c526:	79fa      	ldrb	r2, [r7, #7]
 800c528:	693b      	ldr	r3, [r7, #16]
 800c52a:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800c52e:	79ba      	ldrb	r2, [r7, #6]
 800c530:	693b      	ldr	r3, [r7, #16]
 800c532:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800c536:	797a      	ldrb	r2, [r7, #5]
 800c538:	693b      	ldr	r3, [r7, #16]
 800c53a:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800c53e:	1d3b      	adds	r3, r7, #4
 800c540:	781a      	ldrb	r2, [r3, #0]
 800c542:	693b      	ldr	r3, [r7, #16]
 800c544:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800c548:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800c54c:	693b      	ldr	r3, [r7, #16]
 800c54e:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800c552:	f107 0320 	add.w	r3, r7, #32
 800c556:	781a      	ldrb	r2, [r3, #0]
 800c558:	693b      	ldr	r3, [r7, #16]
 800c55a:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c55e:	693b      	ldr	r3, [r7, #16]
 800c560:	2201      	movs	r2, #1
 800c562:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c566:	693b      	ldr	r3, [r7, #16]
 800c568:	2202      	movs	r2, #2
 800c56a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800c56e:	693b      	ldr	r3, [r7, #16]
 800c570:	683a      	ldr	r2, [r7, #0]
 800c572:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800c576:	2301      	movs	r3, #1
 800c578:	75fb      	strb	r3, [r7, #23]
      break;
 800c57a:	e007      	b.n	800c58c <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c57c:	7afb      	ldrb	r3, [r7, #11]
 800c57e:	4619      	mov	r1, r3
 800c580:	68f8      	ldr	r0, [r7, #12]
 800c582:	f7ff fb83 	bl	800bc8c <USBH_MSC_BOT_Process>
 800c586:	4603      	mov	r3, r0
 800c588:	75fb      	strb	r3, [r7, #23]
      break;
 800c58a:	bf00      	nop
  }

  return error;
 800c58c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c58e:	4618      	mov	r0, r3
 800c590:	3718      	adds	r7, #24
 800c592:	46bd      	mov	sp, r7
 800c594:	bd80      	pop	{r7, pc}

0800c596 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 800c596:	b580      	push	{r7, lr}
 800c598:	b086      	sub	sp, #24
 800c59a:	af00      	add	r7, sp, #0
 800c59c:	60f8      	str	r0, [r7, #12]
 800c59e:	607a      	str	r2, [r7, #4]
 800c5a0:	603b      	str	r3, [r7, #0]
 800c5a2:	460b      	mov	r3, r1
 800c5a4:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800c5a6:	2302      	movs	r3, #2
 800c5a8:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c5b0:	69db      	ldr	r3, [r3, #28]
 800c5b2:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800c5b4:	693b      	ldr	r3, [r7, #16]
 800c5b6:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c5ba:	2b01      	cmp	r3, #1
 800c5bc:	d002      	beq.n	800c5c4 <USBH_MSC_SCSI_Read+0x2e>
 800c5be:	2b02      	cmp	r3, #2
 800c5c0:	d047      	beq.n	800c652 <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800c5c2:	e04e      	b.n	800c662 <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800c5c4:	693b      	ldr	r3, [r7, #16]
 800c5c6:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800c5ca:	461a      	mov	r2, r3
 800c5cc:	6a3b      	ldr	r3, [r7, #32]
 800c5ce:	fb03 f202 	mul.w	r2, r3, r2
 800c5d2:	693b      	ldr	r3, [r7, #16]
 800c5d4:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c5d6:	693b      	ldr	r3, [r7, #16]
 800c5d8:	2280      	movs	r2, #128	; 0x80
 800c5da:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c5de:	693b      	ldr	r3, [r7, #16]
 800c5e0:	220a      	movs	r2, #10
 800c5e2:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c5e6:	693b      	ldr	r3, [r7, #16]
 800c5e8:	3363      	adds	r3, #99	; 0x63
 800c5ea:	2210      	movs	r2, #16
 800c5ec:	2100      	movs	r1, #0
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	f002 f874 	bl	800e6dc <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800c5f4:	693b      	ldr	r3, [r7, #16]
 800c5f6:	2228      	movs	r2, #40	; 0x28
 800c5f8:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800c5fc:	79fa      	ldrb	r2, [r7, #7]
 800c5fe:	693b      	ldr	r3, [r7, #16]
 800c600:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800c604:	79ba      	ldrb	r2, [r7, #6]
 800c606:	693b      	ldr	r3, [r7, #16]
 800c608:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800c60c:	797a      	ldrb	r2, [r7, #5]
 800c60e:	693b      	ldr	r3, [r7, #16]
 800c610:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800c614:	1d3b      	adds	r3, r7, #4
 800c616:	781a      	ldrb	r2, [r3, #0]
 800c618:	693b      	ldr	r3, [r7, #16]
 800c61a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800c61e:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800c622:	693b      	ldr	r3, [r7, #16]
 800c624:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800c628:	f107 0320 	add.w	r3, r7, #32
 800c62c:	781a      	ldrb	r2, [r3, #0]
 800c62e:	693b      	ldr	r3, [r7, #16]
 800c630:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c634:	693b      	ldr	r3, [r7, #16]
 800c636:	2201      	movs	r2, #1
 800c638:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c63c:	693b      	ldr	r3, [r7, #16]
 800c63e:	2202      	movs	r2, #2
 800c640:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800c644:	693b      	ldr	r3, [r7, #16]
 800c646:	683a      	ldr	r2, [r7, #0]
 800c648:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800c64c:	2301      	movs	r3, #1
 800c64e:	75fb      	strb	r3, [r7, #23]
      break;
 800c650:	e007      	b.n	800c662 <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c652:	7afb      	ldrb	r3, [r7, #11]
 800c654:	4619      	mov	r1, r3
 800c656:	68f8      	ldr	r0, [r7, #12]
 800c658:	f7ff fb18 	bl	800bc8c <USBH_MSC_BOT_Process>
 800c65c:	4603      	mov	r3, r0
 800c65e:	75fb      	strb	r3, [r7, #23]
      break;
 800c660:	bf00      	nop
  }

  return error;
 800c662:	7dfb      	ldrb	r3, [r7, #23]
}
 800c664:	4618      	mov	r0, r3
 800c666:	3718      	adds	r7, #24
 800c668:	46bd      	mov	sp, r7
 800c66a:	bd80      	pop	{r7, pc}

0800c66c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b084      	sub	sp, #16
 800c670:	af00      	add	r7, sp, #0
 800c672:	60f8      	str	r0, [r7, #12]
 800c674:	60b9      	str	r1, [r7, #8]
 800c676:	4613      	mov	r3, r2
 800c678:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d101      	bne.n	800c684 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800c680:	2302      	movs	r3, #2
 800c682:	e029      	b.n	800c6d8 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	79fa      	ldrb	r2, [r7, #7]
 800c688:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	2200      	movs	r2, #0
 800c690:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	2200      	movs	r2, #0
 800c698:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800c69c:	68f8      	ldr	r0, [r7, #12]
 800c69e:	f000 f81f 	bl	800c6e0 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	2200      	movs	r2, #0
 800c6a6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	2200      	movs	r2, #0
 800c6ae:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800c6b2:	68fb      	ldr	r3, [r7, #12]
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	2200      	movs	r2, #0
 800c6be:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800c6c2:	68bb      	ldr	r3, [r7, #8]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d003      	beq.n	800c6d0 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	68ba      	ldr	r2, [r7, #8]
 800c6cc:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800c6d0:	68f8      	ldr	r0, [r7, #12]
 800c6d2:	f001 fd89 	bl	800e1e8 <USBH_LL_Init>

  return USBH_OK;
 800c6d6:	2300      	movs	r3, #0
}
 800c6d8:	4618      	mov	r0, r3
 800c6da:	3710      	adds	r7, #16
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	bd80      	pop	{r7, pc}

0800c6e0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800c6e0:	b480      	push	{r7}
 800c6e2:	b085      	sub	sp, #20
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	60fb      	str	r3, [r7, #12]
 800c6f0:	e009      	b.n	800c706 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800c6f2:	687a      	ldr	r2, [r7, #4]
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	33e0      	adds	r3, #224	; 0xe0
 800c6f8:	009b      	lsls	r3, r3, #2
 800c6fa:	4413      	add	r3, r2
 800c6fc:	2200      	movs	r2, #0
 800c6fe:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	3301      	adds	r3, #1
 800c704:	60fb      	str	r3, [r7, #12]
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	2b0f      	cmp	r3, #15
 800c70a:	d9f2      	bls.n	800c6f2 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800c70c:	2300      	movs	r3, #0
 800c70e:	60fb      	str	r3, [r7, #12]
 800c710:	e009      	b.n	800c726 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800c712:	687a      	ldr	r2, [r7, #4]
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	4413      	add	r3, r2
 800c718:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c71c:	2200      	movs	r2, #0
 800c71e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	3301      	adds	r3, #1
 800c724:	60fb      	str	r3, [r7, #12]
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c72c:	d3f1      	bcc.n	800c712 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	2200      	movs	r2, #0
 800c732:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	2200      	movs	r2, #0
 800c738:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	2201      	movs	r2, #1
 800c73e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	2200      	movs	r2, #0
 800c744:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	2201      	movs	r2, #1
 800c74c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	2240      	movs	r2, #64	; 0x40
 800c752:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	2200      	movs	r2, #0
 800c758:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	2200      	movs	r2, #0
 800c75e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	2201      	movs	r2, #1
 800c766:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	2200      	movs	r2, #0
 800c76e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	2200      	movs	r2, #0
 800c776:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800c77a:	2300      	movs	r3, #0
}
 800c77c:	4618      	mov	r0, r3
 800c77e:	3714      	adds	r7, #20
 800c780:	46bd      	mov	sp, r7
 800c782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c786:	4770      	bx	lr

0800c788 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800c788:	b480      	push	{r7}
 800c78a:	b085      	sub	sp, #20
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	6078      	str	r0, [r7, #4]
 800c790:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800c792:	2300      	movs	r3, #0
 800c794:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800c796:	683b      	ldr	r3, [r7, #0]
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d016      	beq.n	800c7ca <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d10e      	bne.n	800c7c4 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800c7ac:	1c59      	adds	r1, r3, #1
 800c7ae:	687a      	ldr	r2, [r7, #4]
 800c7b0:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800c7b4:	687a      	ldr	r2, [r7, #4]
 800c7b6:	33de      	adds	r3, #222	; 0xde
 800c7b8:	6839      	ldr	r1, [r7, #0]
 800c7ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800c7be:	2300      	movs	r3, #0
 800c7c0:	73fb      	strb	r3, [r7, #15]
 800c7c2:	e004      	b.n	800c7ce <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800c7c4:	2302      	movs	r3, #2
 800c7c6:	73fb      	strb	r3, [r7, #15]
 800c7c8:	e001      	b.n	800c7ce <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800c7ca:	2302      	movs	r3, #2
 800c7cc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c7ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	3714      	adds	r7, #20
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7da:	4770      	bx	lr

0800c7dc <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800c7dc:	b480      	push	{r7}
 800c7de:	b085      	sub	sp, #20
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
 800c7e4:	460b      	mov	r3, r1
 800c7e6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800c7f2:	78fa      	ldrb	r2, [r7, #3]
 800c7f4:	429a      	cmp	r2, r3
 800c7f6:	d204      	bcs.n	800c802 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	78fa      	ldrb	r2, [r7, #3]
 800c7fc:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800c800:	e001      	b.n	800c806 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800c802:	2302      	movs	r3, #2
 800c804:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c806:	7bfb      	ldrb	r3, [r7, #15]
}
 800c808:	4618      	mov	r0, r3
 800c80a:	3714      	adds	r7, #20
 800c80c:	46bd      	mov	sp, r7
 800c80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c812:	4770      	bx	lr

0800c814 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800c814:	b480      	push	{r7}
 800c816:	b087      	sub	sp, #28
 800c818:	af00      	add	r7, sp, #0
 800c81a:	6078      	str	r0, [r7, #4]
 800c81c:	4608      	mov	r0, r1
 800c81e:	4611      	mov	r1, r2
 800c820:	461a      	mov	r2, r3
 800c822:	4603      	mov	r3, r0
 800c824:	70fb      	strb	r3, [r7, #3]
 800c826:	460b      	mov	r3, r1
 800c828:	70bb      	strb	r3, [r7, #2]
 800c82a:	4613      	mov	r3, r2
 800c82c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800c82e:	2300      	movs	r3, #0
 800c830:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800c832:	2300      	movs	r3, #0
 800c834:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800c83c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800c83e:	e025      	b.n	800c88c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800c840:	7dfb      	ldrb	r3, [r7, #23]
 800c842:	221a      	movs	r2, #26
 800c844:	fb02 f303 	mul.w	r3, r2, r3
 800c848:	3308      	adds	r3, #8
 800c84a:	68fa      	ldr	r2, [r7, #12]
 800c84c:	4413      	add	r3, r2
 800c84e:	3302      	adds	r3, #2
 800c850:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800c852:	693b      	ldr	r3, [r7, #16]
 800c854:	795b      	ldrb	r3, [r3, #5]
 800c856:	78fa      	ldrb	r2, [r7, #3]
 800c858:	429a      	cmp	r2, r3
 800c85a:	d002      	beq.n	800c862 <USBH_FindInterface+0x4e>
 800c85c:	78fb      	ldrb	r3, [r7, #3]
 800c85e:	2bff      	cmp	r3, #255	; 0xff
 800c860:	d111      	bne.n	800c886 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c862:	693b      	ldr	r3, [r7, #16]
 800c864:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800c866:	78ba      	ldrb	r2, [r7, #2]
 800c868:	429a      	cmp	r2, r3
 800c86a:	d002      	beq.n	800c872 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c86c:	78bb      	ldrb	r3, [r7, #2]
 800c86e:	2bff      	cmp	r3, #255	; 0xff
 800c870:	d109      	bne.n	800c886 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800c872:	693b      	ldr	r3, [r7, #16]
 800c874:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c876:	787a      	ldrb	r2, [r7, #1]
 800c878:	429a      	cmp	r2, r3
 800c87a:	d002      	beq.n	800c882 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800c87c:	787b      	ldrb	r3, [r7, #1]
 800c87e:	2bff      	cmp	r3, #255	; 0xff
 800c880:	d101      	bne.n	800c886 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800c882:	7dfb      	ldrb	r3, [r7, #23]
 800c884:	e006      	b.n	800c894 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800c886:	7dfb      	ldrb	r3, [r7, #23]
 800c888:	3301      	adds	r3, #1
 800c88a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800c88c:	7dfb      	ldrb	r3, [r7, #23]
 800c88e:	2b01      	cmp	r3, #1
 800c890:	d9d6      	bls.n	800c840 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800c892:	23ff      	movs	r3, #255	; 0xff
}
 800c894:	4618      	mov	r0, r3
 800c896:	371c      	adds	r7, #28
 800c898:	46bd      	mov	sp, r7
 800c89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c89e:	4770      	bx	lr

0800c8a0 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800c8a0:	b580      	push	{r7, lr}
 800c8a2:	b082      	sub	sp, #8
 800c8a4:	af00      	add	r7, sp, #0
 800c8a6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800c8a8:	6878      	ldr	r0, [r7, #4]
 800c8aa:	f001 fce3 	bl	800e274 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800c8ae:	2101      	movs	r1, #1
 800c8b0:	6878      	ldr	r0, [r7, #4]
 800c8b2:	f001 fdfc 	bl	800e4ae <USBH_LL_DriverVBUS>

  return USBH_OK;
 800c8b6:	2300      	movs	r3, #0
}
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	3708      	adds	r7, #8
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	bd80      	pop	{r7, pc}

0800c8c0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b088      	sub	sp, #32
 800c8c4:	af04      	add	r7, sp, #16
 800c8c6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800c8c8:	2302      	movs	r3, #2
 800c8ca:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800c8cc:	2300      	movs	r3, #0
 800c8ce:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800c8d6:	b2db      	uxtb	r3, r3
 800c8d8:	2b01      	cmp	r3, #1
 800c8da:	d102      	bne.n	800c8e2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	2203      	movs	r2, #3
 800c8e0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	781b      	ldrb	r3, [r3, #0]
 800c8e6:	b2db      	uxtb	r3, r3
 800c8e8:	2b0b      	cmp	r3, #11
 800c8ea:	f200 81be 	bhi.w	800cc6a <USBH_Process+0x3aa>
 800c8ee:	a201      	add	r2, pc, #4	; (adr r2, 800c8f4 <USBH_Process+0x34>)
 800c8f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8f4:	0800c925 	.word	0x0800c925
 800c8f8:	0800c957 	.word	0x0800c957
 800c8fc:	0800c9bf 	.word	0x0800c9bf
 800c900:	0800cc05 	.word	0x0800cc05
 800c904:	0800cc6b 	.word	0x0800cc6b
 800c908:	0800ca63 	.word	0x0800ca63
 800c90c:	0800cbab 	.word	0x0800cbab
 800c910:	0800ca99 	.word	0x0800ca99
 800c914:	0800cab9 	.word	0x0800cab9
 800c918:	0800cad9 	.word	0x0800cad9
 800c91c:	0800cb1d 	.word	0x0800cb1d
 800c920:	0800cbed 	.word	0x0800cbed
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c92a:	b2db      	uxtb	r3, r3
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	f000 819e 	beq.w	800cc6e <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	2201      	movs	r2, #1
 800c936:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800c938:	20c8      	movs	r0, #200	; 0xc8
 800c93a:	f001 fe2f 	bl	800e59c <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800c93e:	6878      	ldr	r0, [r7, #4]
 800c940:	f001 fcf5 	bl	800e32e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2200      	movs	r2, #0
 800c948:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	2200      	movs	r2, #0
 800c950:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800c954:	e18b      	b.n	800cc6e <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800c95c:	2b01      	cmp	r3, #1
 800c95e:	d107      	bne.n	800c970 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	2200      	movs	r2, #0
 800c964:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	2202      	movs	r2, #2
 800c96c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c96e:	e18d      	b.n	800cc8c <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c976:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c97a:	d914      	bls.n	800c9a6 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800c982:	3301      	adds	r3, #1
 800c984:	b2da      	uxtb	r2, r3
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800c992:	2b03      	cmp	r3, #3
 800c994:	d903      	bls.n	800c99e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	220d      	movs	r2, #13
 800c99a:	701a      	strb	r2, [r3, #0]
      break;
 800c99c:	e176      	b.n	800cc8c <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	2200      	movs	r2, #0
 800c9a2:	701a      	strb	r2, [r3, #0]
      break;
 800c9a4:	e172      	b.n	800cc8c <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c9ac:	f103 020a 	add.w	r2, r3, #10
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800c9b6:	200a      	movs	r0, #10
 800c9b8:	f001 fdf0 	bl	800e59c <USBH_Delay>
      break;
 800c9bc:	e166      	b.n	800cc8c <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d005      	beq.n	800c9d4 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c9ce:	2104      	movs	r1, #4
 800c9d0:	6878      	ldr	r0, [r7, #4]
 800c9d2:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800c9d4:	2064      	movs	r0, #100	; 0x64
 800c9d6:	f001 fde1 	bl	800e59c <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800c9da:	6878      	ldr	r0, [r7, #4]
 800c9dc:	f001 fc80 	bl	800e2e0 <USBH_LL_GetSpeed>
 800c9e0:	4603      	mov	r3, r0
 800c9e2:	461a      	mov	r2, r3
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	2205      	movs	r2, #5
 800c9ee:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800c9f0:	2100      	movs	r1, #0
 800c9f2:	6878      	ldr	r0, [r7, #4]
 800c9f4:	f001 fa29 	bl	800de4a <USBH_AllocPipe>
 800c9f8:	4603      	mov	r3, r0
 800c9fa:	461a      	mov	r2, r3
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800ca00:	2180      	movs	r1, #128	; 0x80
 800ca02:	6878      	ldr	r0, [r7, #4]
 800ca04:	f001 fa21 	bl	800de4a <USBH_AllocPipe>
 800ca08:	4603      	mov	r3, r0
 800ca0a:	461a      	mov	r2, r3
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	7919      	ldrb	r1, [r3, #4]
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800ca20:	687a      	ldr	r2, [r7, #4]
 800ca22:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800ca24:	b292      	uxth	r2, r2
 800ca26:	9202      	str	r2, [sp, #8]
 800ca28:	2200      	movs	r2, #0
 800ca2a:	9201      	str	r2, [sp, #4]
 800ca2c:	9300      	str	r3, [sp, #0]
 800ca2e:	4603      	mov	r3, r0
 800ca30:	2280      	movs	r2, #128	; 0x80
 800ca32:	6878      	ldr	r0, [r7, #4]
 800ca34:	f001 f9da 	bl	800ddec <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	7959      	ldrb	r1, [r3, #5]
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800ca48:	687a      	ldr	r2, [r7, #4]
 800ca4a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800ca4c:	b292      	uxth	r2, r2
 800ca4e:	9202      	str	r2, [sp, #8]
 800ca50:	2200      	movs	r2, #0
 800ca52:	9201      	str	r2, [sp, #4]
 800ca54:	9300      	str	r3, [sp, #0]
 800ca56:	4603      	mov	r3, r0
 800ca58:	2200      	movs	r2, #0
 800ca5a:	6878      	ldr	r0, [r7, #4]
 800ca5c:	f001 f9c6 	bl	800ddec <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800ca60:	e114      	b.n	800cc8c <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800ca62:	6878      	ldr	r0, [r7, #4]
 800ca64:	f000 f918 	bl	800cc98 <USBH_HandleEnum>
 800ca68:	4603      	mov	r3, r0
 800ca6a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800ca6c:	7bbb      	ldrb	r3, [r7, #14]
 800ca6e:	b2db      	uxtb	r3, r3
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	f040 80fe 	bne.w	800cc72 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	2200      	movs	r2, #0
 800ca7a:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800ca84:	2b01      	cmp	r3, #1
 800ca86:	d103      	bne.n	800ca90 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	2208      	movs	r2, #8
 800ca8c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800ca8e:	e0f0      	b.n	800cc72 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2207      	movs	r2, #7
 800ca94:	701a      	strb	r2, [r3, #0]
      break;
 800ca96:	e0ec      	b.n	800cc72 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	f000 80e9 	beq.w	800cc76 <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800caaa:	2101      	movs	r1, #1
 800caac:	6878      	ldr	r0, [r7, #4]
 800caae:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2208      	movs	r2, #8
 800cab4:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800cab6:	e0de      	b.n	800cc76 <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800cabe:	b29b      	uxth	r3, r3
 800cac0:	4619      	mov	r1, r3
 800cac2:	6878      	ldr	r0, [r7, #4]
 800cac4:	f000 fc2c 	bl	800d320 <USBH_SetCfg>
 800cac8:	4603      	mov	r3, r0
 800caca:	2b00      	cmp	r3, #0
 800cacc:	f040 80d5 	bne.w	800cc7a <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	2209      	movs	r2, #9
 800cad4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800cad6:	e0d0      	b.n	800cc7a <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800cade:	f003 0320 	and.w	r3, r3, #32
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d016      	beq.n	800cb14 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800cae6:	2101      	movs	r1, #1
 800cae8:	6878      	ldr	r0, [r7, #4]
 800caea:	f000 fc3c 	bl	800d366 <USBH_SetFeature>
 800caee:	4603      	mov	r3, r0
 800caf0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800caf2:	7bbb      	ldrb	r3, [r7, #14]
 800caf4:	b2db      	uxtb	r3, r3
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d103      	bne.n	800cb02 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	220a      	movs	r2, #10
 800cafe:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800cb00:	e0bd      	b.n	800cc7e <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 800cb02:	7bbb      	ldrb	r3, [r7, #14]
 800cb04:	b2db      	uxtb	r3, r3
 800cb06:	2b03      	cmp	r3, #3
 800cb08:	f040 80b9 	bne.w	800cc7e <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	220a      	movs	r2, #10
 800cb10:	701a      	strb	r2, [r3, #0]
      break;
 800cb12:	e0b4      	b.n	800cc7e <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	220a      	movs	r2, #10
 800cb18:	701a      	strb	r2, [r3, #0]
      break;
 800cb1a:	e0b0      	b.n	800cc7e <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	f000 80ad 	beq.w	800cc82 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800cb30:	2300      	movs	r3, #0
 800cb32:	73fb      	strb	r3, [r7, #15]
 800cb34:	e016      	b.n	800cb64 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800cb36:	7bfa      	ldrb	r2, [r7, #15]
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	32de      	adds	r2, #222	; 0xde
 800cb3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb40:	791a      	ldrb	r2, [r3, #4]
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800cb48:	429a      	cmp	r2, r3
 800cb4a:	d108      	bne.n	800cb5e <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 800cb4c:	7bfa      	ldrb	r2, [r7, #15]
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	32de      	adds	r2, #222	; 0xde
 800cb52:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800cb5c:	e005      	b.n	800cb6a <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800cb5e:	7bfb      	ldrb	r3, [r7, #15]
 800cb60:	3301      	adds	r3, #1
 800cb62:	73fb      	strb	r3, [r7, #15]
 800cb64:	7bfb      	ldrb	r3, [r7, #15]
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d0e5      	beq.n	800cb36 <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d016      	beq.n	800cba2 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cb7a:	689b      	ldr	r3, [r3, #8]
 800cb7c:	6878      	ldr	r0, [r7, #4]
 800cb7e:	4798      	blx	r3
 800cb80:	4603      	mov	r3, r0
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d109      	bne.n	800cb9a <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	2206      	movs	r2, #6
 800cb8a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800cb92:	2103      	movs	r1, #3
 800cb94:	6878      	ldr	r0, [r7, #4]
 800cb96:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800cb98:	e073      	b.n	800cc82 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	220d      	movs	r2, #13
 800cb9e:	701a      	strb	r2, [r3, #0]
      break;
 800cba0:	e06f      	b.n	800cc82 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	220d      	movs	r2, #13
 800cba6:	701a      	strb	r2, [r3, #0]
      break;
 800cba8:	e06b      	b.n	800cc82 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d017      	beq.n	800cbe4 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cbba:	691b      	ldr	r3, [r3, #16]
 800cbbc:	6878      	ldr	r0, [r7, #4]
 800cbbe:	4798      	blx	r3
 800cbc0:	4603      	mov	r3, r0
 800cbc2:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800cbc4:	7bbb      	ldrb	r3, [r7, #14]
 800cbc6:	b2db      	uxtb	r3, r3
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d103      	bne.n	800cbd4 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	220b      	movs	r2, #11
 800cbd0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800cbd2:	e058      	b.n	800cc86 <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800cbd4:	7bbb      	ldrb	r3, [r7, #14]
 800cbd6:	b2db      	uxtb	r3, r3
 800cbd8:	2b02      	cmp	r3, #2
 800cbda:	d154      	bne.n	800cc86 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	220d      	movs	r2, #13
 800cbe0:	701a      	strb	r2, [r3, #0]
      break;
 800cbe2:	e050      	b.n	800cc86 <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	220d      	movs	r2, #13
 800cbe8:	701a      	strb	r2, [r3, #0]
      break;
 800cbea:	e04c      	b.n	800cc86 <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d049      	beq.n	800cc8a <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cbfc:	695b      	ldr	r3, [r3, #20]
 800cbfe:	6878      	ldr	r0, [r7, #4]
 800cc00:	4798      	blx	r3
      }
      break;
 800cc02:	e042      	b.n	800cc8a <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	2200      	movs	r2, #0
 800cc08:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 800cc0c:	6878      	ldr	r0, [r7, #4]
 800cc0e:	f7ff fd67 	bl	800c6e0 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d009      	beq.n	800cc30 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cc22:	68db      	ldr	r3, [r3, #12]
 800cc24:	6878      	ldr	r0, [r7, #4]
 800cc26:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d005      	beq.n	800cc46 <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800cc40:	2105      	movs	r1, #5
 800cc42:	6878      	ldr	r0, [r7, #4]
 800cc44:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800cc4c:	b2db      	uxtb	r3, r3
 800cc4e:	2b01      	cmp	r3, #1
 800cc50:	d107      	bne.n	800cc62 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	2200      	movs	r2, #0
 800cc56:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800cc5a:	6878      	ldr	r0, [r7, #4]
 800cc5c:	f7ff fe20 	bl	800c8a0 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800cc60:	e014      	b.n	800cc8c <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800cc62:	6878      	ldr	r0, [r7, #4]
 800cc64:	f001 fb06 	bl	800e274 <USBH_LL_Start>
      break;
 800cc68:	e010      	b.n	800cc8c <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800cc6a:	bf00      	nop
 800cc6c:	e00e      	b.n	800cc8c <USBH_Process+0x3cc>
      break;
 800cc6e:	bf00      	nop
 800cc70:	e00c      	b.n	800cc8c <USBH_Process+0x3cc>
      break;
 800cc72:	bf00      	nop
 800cc74:	e00a      	b.n	800cc8c <USBH_Process+0x3cc>
    break;
 800cc76:	bf00      	nop
 800cc78:	e008      	b.n	800cc8c <USBH_Process+0x3cc>
      break;
 800cc7a:	bf00      	nop
 800cc7c:	e006      	b.n	800cc8c <USBH_Process+0x3cc>
      break;
 800cc7e:	bf00      	nop
 800cc80:	e004      	b.n	800cc8c <USBH_Process+0x3cc>
      break;
 800cc82:	bf00      	nop
 800cc84:	e002      	b.n	800cc8c <USBH_Process+0x3cc>
      break;
 800cc86:	bf00      	nop
 800cc88:	e000      	b.n	800cc8c <USBH_Process+0x3cc>
      break;
 800cc8a:	bf00      	nop
  }
  return USBH_OK;
 800cc8c:	2300      	movs	r3, #0
}
 800cc8e:	4618      	mov	r0, r3
 800cc90:	3710      	adds	r7, #16
 800cc92:	46bd      	mov	sp, r7
 800cc94:	bd80      	pop	{r7, pc}
 800cc96:	bf00      	nop

0800cc98 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800cc98:	b580      	push	{r7, lr}
 800cc9a:	b088      	sub	sp, #32
 800cc9c:	af04      	add	r7, sp, #16
 800cc9e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800cca0:	2301      	movs	r3, #1
 800cca2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800cca4:	2301      	movs	r3, #1
 800cca6:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	785b      	ldrb	r3, [r3, #1]
 800ccac:	2b07      	cmp	r3, #7
 800ccae:	f200 81c1 	bhi.w	800d034 <USBH_HandleEnum+0x39c>
 800ccb2:	a201      	add	r2, pc, #4	; (adr r2, 800ccb8 <USBH_HandleEnum+0x20>)
 800ccb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccb8:	0800ccd9 	.word	0x0800ccd9
 800ccbc:	0800cd97 	.word	0x0800cd97
 800ccc0:	0800ce01 	.word	0x0800ce01
 800ccc4:	0800ce8f 	.word	0x0800ce8f
 800ccc8:	0800cef9 	.word	0x0800cef9
 800cccc:	0800cf69 	.word	0x0800cf69
 800ccd0:	0800cfaf 	.word	0x0800cfaf
 800ccd4:	0800cff5 	.word	0x0800cff5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800ccd8:	2108      	movs	r1, #8
 800ccda:	6878      	ldr	r0, [r7, #4]
 800ccdc:	f000 fa50 	bl	800d180 <USBH_Get_DevDesc>
 800cce0:	4603      	mov	r3, r0
 800cce2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800cce4:	7bbb      	ldrb	r3, [r7, #14]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d130      	bne.n	800cd4c <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	2201      	movs	r2, #1
 800ccf8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	7919      	ldrb	r1, [r3, #4]
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800cd0a:	687a      	ldr	r2, [r7, #4]
 800cd0c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800cd0e:	b292      	uxth	r2, r2
 800cd10:	9202      	str	r2, [sp, #8]
 800cd12:	2200      	movs	r2, #0
 800cd14:	9201      	str	r2, [sp, #4]
 800cd16:	9300      	str	r3, [sp, #0]
 800cd18:	4603      	mov	r3, r0
 800cd1a:	2280      	movs	r2, #128	; 0x80
 800cd1c:	6878      	ldr	r0, [r7, #4]
 800cd1e:	f001 f865 	bl	800ddec <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	7959      	ldrb	r1, [r3, #5]
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800cd32:	687a      	ldr	r2, [r7, #4]
 800cd34:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800cd36:	b292      	uxth	r2, r2
 800cd38:	9202      	str	r2, [sp, #8]
 800cd3a:	2200      	movs	r2, #0
 800cd3c:	9201      	str	r2, [sp, #4]
 800cd3e:	9300      	str	r3, [sp, #0]
 800cd40:	4603      	mov	r3, r0
 800cd42:	2200      	movs	r2, #0
 800cd44:	6878      	ldr	r0, [r7, #4]
 800cd46:	f001 f851 	bl	800ddec <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800cd4a:	e175      	b.n	800d038 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800cd4c:	7bbb      	ldrb	r3, [r7, #14]
 800cd4e:	2b03      	cmp	r3, #3
 800cd50:	f040 8172 	bne.w	800d038 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cd5a:	3301      	adds	r3, #1
 800cd5c:	b2da      	uxtb	r2, r3
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cd6a:	2b03      	cmp	r3, #3
 800cd6c:	d903      	bls.n	800cd76 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	220d      	movs	r2, #13
 800cd72:	701a      	strb	r2, [r3, #0]
      break;
 800cd74:	e160      	b.n	800d038 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	795b      	ldrb	r3, [r3, #5]
 800cd7a:	4619      	mov	r1, r3
 800cd7c:	6878      	ldr	r0, [r7, #4]
 800cd7e:	f001 f885 	bl	800de8c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	791b      	ldrb	r3, [r3, #4]
 800cd86:	4619      	mov	r1, r3
 800cd88:	6878      	ldr	r0, [r7, #4]
 800cd8a:	f001 f87f 	bl	800de8c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	2200      	movs	r2, #0
 800cd92:	701a      	strb	r2, [r3, #0]
      break;
 800cd94:	e150      	b.n	800d038 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800cd96:	2112      	movs	r1, #18
 800cd98:	6878      	ldr	r0, [r7, #4]
 800cd9a:	f000 f9f1 	bl	800d180 <USBH_Get_DevDesc>
 800cd9e:	4603      	mov	r3, r0
 800cda0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800cda2:	7bbb      	ldrb	r3, [r7, #14]
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d103      	bne.n	800cdb0 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	2202      	movs	r2, #2
 800cdac:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800cdae:	e145      	b.n	800d03c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800cdb0:	7bbb      	ldrb	r3, [r7, #14]
 800cdb2:	2b03      	cmp	r3, #3
 800cdb4:	f040 8142 	bne.w	800d03c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cdbe:	3301      	adds	r3, #1
 800cdc0:	b2da      	uxtb	r2, r3
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cdce:	2b03      	cmp	r3, #3
 800cdd0:	d903      	bls.n	800cdda <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	220d      	movs	r2, #13
 800cdd6:	701a      	strb	r2, [r3, #0]
      break;
 800cdd8:	e130      	b.n	800d03c <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	795b      	ldrb	r3, [r3, #5]
 800cdde:	4619      	mov	r1, r3
 800cde0:	6878      	ldr	r0, [r7, #4]
 800cde2:	f001 f853 	bl	800de8c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	791b      	ldrb	r3, [r3, #4]
 800cdea:	4619      	mov	r1, r3
 800cdec:	6878      	ldr	r0, [r7, #4]
 800cdee:	f001 f84d 	bl	800de8c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	2200      	movs	r2, #0
 800cdf6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	701a      	strb	r2, [r3, #0]
      break;
 800cdfe:	e11d      	b.n	800d03c <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800ce00:	2101      	movs	r1, #1
 800ce02:	6878      	ldr	r0, [r7, #4]
 800ce04:	f000 fa68 	bl	800d2d8 <USBH_SetAddress>
 800ce08:	4603      	mov	r3, r0
 800ce0a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800ce0c:	7bbb      	ldrb	r3, [r7, #14]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d132      	bne.n	800ce78 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800ce12:	2002      	movs	r0, #2
 800ce14:	f001 fbc2 	bl	800e59c <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	2201      	movs	r2, #1
 800ce1c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	2203      	movs	r2, #3
 800ce24:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	7919      	ldrb	r1, [r3, #4]
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800ce36:	687a      	ldr	r2, [r7, #4]
 800ce38:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800ce3a:	b292      	uxth	r2, r2
 800ce3c:	9202      	str	r2, [sp, #8]
 800ce3e:	2200      	movs	r2, #0
 800ce40:	9201      	str	r2, [sp, #4]
 800ce42:	9300      	str	r3, [sp, #0]
 800ce44:	4603      	mov	r3, r0
 800ce46:	2280      	movs	r2, #128	; 0x80
 800ce48:	6878      	ldr	r0, [r7, #4]
 800ce4a:	f000 ffcf 	bl	800ddec <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	7959      	ldrb	r1, [r3, #5]
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800ce5e:	687a      	ldr	r2, [r7, #4]
 800ce60:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800ce62:	b292      	uxth	r2, r2
 800ce64:	9202      	str	r2, [sp, #8]
 800ce66:	2200      	movs	r2, #0
 800ce68:	9201      	str	r2, [sp, #4]
 800ce6a:	9300      	str	r3, [sp, #0]
 800ce6c:	4603      	mov	r3, r0
 800ce6e:	2200      	movs	r2, #0
 800ce70:	6878      	ldr	r0, [r7, #4]
 800ce72:	f000 ffbb 	bl	800ddec <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800ce76:	e0e3      	b.n	800d040 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ce78:	7bbb      	ldrb	r3, [r7, #14]
 800ce7a:	2b03      	cmp	r3, #3
 800ce7c:	f040 80e0 	bne.w	800d040 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	220d      	movs	r2, #13
 800ce84:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	2200      	movs	r2, #0
 800ce8a:	705a      	strb	r2, [r3, #1]
      break;
 800ce8c:	e0d8      	b.n	800d040 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800ce8e:	2109      	movs	r1, #9
 800ce90:	6878      	ldr	r0, [r7, #4]
 800ce92:	f000 f99d 	bl	800d1d0 <USBH_Get_CfgDesc>
 800ce96:	4603      	mov	r3, r0
 800ce98:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800ce9a:	7bbb      	ldrb	r3, [r7, #14]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d103      	bne.n	800cea8 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	2204      	movs	r2, #4
 800cea4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800cea6:	e0cd      	b.n	800d044 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800cea8:	7bbb      	ldrb	r3, [r7, #14]
 800ceaa:	2b03      	cmp	r3, #3
 800ceac:	f040 80ca 	bne.w	800d044 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ceb6:	3301      	adds	r3, #1
 800ceb8:	b2da      	uxtb	r2, r3
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cec6:	2b03      	cmp	r3, #3
 800cec8:	d903      	bls.n	800ced2 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	220d      	movs	r2, #13
 800cece:	701a      	strb	r2, [r3, #0]
      break;
 800ced0:	e0b8      	b.n	800d044 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	795b      	ldrb	r3, [r3, #5]
 800ced6:	4619      	mov	r1, r3
 800ced8:	6878      	ldr	r0, [r7, #4]
 800ceda:	f000 ffd7 	bl	800de8c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	791b      	ldrb	r3, [r3, #4]
 800cee2:	4619      	mov	r1, r3
 800cee4:	6878      	ldr	r0, [r7, #4]
 800cee6:	f000 ffd1 	bl	800de8c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	2200      	movs	r2, #0
 800ceee:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	2200      	movs	r2, #0
 800cef4:	701a      	strb	r2, [r3, #0]
      break;
 800cef6:	e0a5      	b.n	800d044 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800cefe:	4619      	mov	r1, r3
 800cf00:	6878      	ldr	r0, [r7, #4]
 800cf02:	f000 f965 	bl	800d1d0 <USBH_Get_CfgDesc>
 800cf06:	4603      	mov	r3, r0
 800cf08:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800cf0a:	7bbb      	ldrb	r3, [r7, #14]
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d103      	bne.n	800cf18 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	2205      	movs	r2, #5
 800cf14:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800cf16:	e097      	b.n	800d048 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800cf18:	7bbb      	ldrb	r3, [r7, #14]
 800cf1a:	2b03      	cmp	r3, #3
 800cf1c:	f040 8094 	bne.w	800d048 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cf26:	3301      	adds	r3, #1
 800cf28:	b2da      	uxtb	r2, r3
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cf36:	2b03      	cmp	r3, #3
 800cf38:	d903      	bls.n	800cf42 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	220d      	movs	r2, #13
 800cf3e:	701a      	strb	r2, [r3, #0]
      break;
 800cf40:	e082      	b.n	800d048 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	795b      	ldrb	r3, [r3, #5]
 800cf46:	4619      	mov	r1, r3
 800cf48:	6878      	ldr	r0, [r7, #4]
 800cf4a:	f000 ff9f 	bl	800de8c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	791b      	ldrb	r3, [r3, #4]
 800cf52:	4619      	mov	r1, r3
 800cf54:	6878      	ldr	r0, [r7, #4]
 800cf56:	f000 ff99 	bl	800de8c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	2200      	movs	r2, #0
 800cf5e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	2200      	movs	r2, #0
 800cf64:	701a      	strb	r2, [r3, #0]
      break;
 800cf66:	e06f      	b.n	800d048 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d019      	beq.n	800cfa6 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800cf7e:	23ff      	movs	r3, #255	; 0xff
 800cf80:	6878      	ldr	r0, [r7, #4]
 800cf82:	f000 f949 	bl	800d218 <USBH_Get_StringDesc>
 800cf86:	4603      	mov	r3, r0
 800cf88:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800cf8a:	7bbb      	ldrb	r3, [r7, #14]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d103      	bne.n	800cf98 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	2206      	movs	r2, #6
 800cf94:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800cf96:	e059      	b.n	800d04c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800cf98:	7bbb      	ldrb	r3, [r7, #14]
 800cf9a:	2b03      	cmp	r3, #3
 800cf9c:	d156      	bne.n	800d04c <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	2206      	movs	r2, #6
 800cfa2:	705a      	strb	r2, [r3, #1]
      break;
 800cfa4:	e052      	b.n	800d04c <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	2206      	movs	r2, #6
 800cfaa:	705a      	strb	r2, [r3, #1]
      break;
 800cfac:	e04e      	b.n	800d04c <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d019      	beq.n	800cfec <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800cfc4:	23ff      	movs	r3, #255	; 0xff
 800cfc6:	6878      	ldr	r0, [r7, #4]
 800cfc8:	f000 f926 	bl	800d218 <USBH_Get_StringDesc>
 800cfcc:	4603      	mov	r3, r0
 800cfce:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800cfd0:	7bbb      	ldrb	r3, [r7, #14]
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d103      	bne.n	800cfde <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	2207      	movs	r2, #7
 800cfda:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800cfdc:	e038      	b.n	800d050 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800cfde:	7bbb      	ldrb	r3, [r7, #14]
 800cfe0:	2b03      	cmp	r3, #3
 800cfe2:	d135      	bne.n	800d050 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	2207      	movs	r2, #7
 800cfe8:	705a      	strb	r2, [r3, #1]
      break;
 800cfea:	e031      	b.n	800d050 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	2207      	movs	r2, #7
 800cff0:	705a      	strb	r2, [r3, #1]
      break;
 800cff2:	e02d      	b.n	800d050 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d017      	beq.n	800d02e <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800d00a:	23ff      	movs	r3, #255	; 0xff
 800d00c:	6878      	ldr	r0, [r7, #4]
 800d00e:	f000 f903 	bl	800d218 <USBH_Get_StringDesc>
 800d012:	4603      	mov	r3, r0
 800d014:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800d016:	7bbb      	ldrb	r3, [r7, #14]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d102      	bne.n	800d022 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800d01c:	2300      	movs	r3, #0
 800d01e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800d020:	e018      	b.n	800d054 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d022:	7bbb      	ldrb	r3, [r7, #14]
 800d024:	2b03      	cmp	r3, #3
 800d026:	d115      	bne.n	800d054 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800d028:	2300      	movs	r3, #0
 800d02a:	73fb      	strb	r3, [r7, #15]
      break;
 800d02c:	e012      	b.n	800d054 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800d02e:	2300      	movs	r3, #0
 800d030:	73fb      	strb	r3, [r7, #15]
      break;
 800d032:	e00f      	b.n	800d054 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800d034:	bf00      	nop
 800d036:	e00e      	b.n	800d056 <USBH_HandleEnum+0x3be>
      break;
 800d038:	bf00      	nop
 800d03a:	e00c      	b.n	800d056 <USBH_HandleEnum+0x3be>
      break;
 800d03c:	bf00      	nop
 800d03e:	e00a      	b.n	800d056 <USBH_HandleEnum+0x3be>
      break;
 800d040:	bf00      	nop
 800d042:	e008      	b.n	800d056 <USBH_HandleEnum+0x3be>
      break;
 800d044:	bf00      	nop
 800d046:	e006      	b.n	800d056 <USBH_HandleEnum+0x3be>
      break;
 800d048:	bf00      	nop
 800d04a:	e004      	b.n	800d056 <USBH_HandleEnum+0x3be>
      break;
 800d04c:	bf00      	nop
 800d04e:	e002      	b.n	800d056 <USBH_HandleEnum+0x3be>
      break;
 800d050:	bf00      	nop
 800d052:	e000      	b.n	800d056 <USBH_HandleEnum+0x3be>
      break;
 800d054:	bf00      	nop
  }
  return Status;
 800d056:	7bfb      	ldrb	r3, [r7, #15]
}
 800d058:	4618      	mov	r0, r3
 800d05a:	3710      	adds	r7, #16
 800d05c:	46bd      	mov	sp, r7
 800d05e:	bd80      	pop	{r7, pc}

0800d060 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800d060:	b480      	push	{r7}
 800d062:	b083      	sub	sp, #12
 800d064:	af00      	add	r7, sp, #0
 800d066:	6078      	str	r0, [r7, #4]
 800d068:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	683a      	ldr	r2, [r7, #0]
 800d06e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800d072:	bf00      	nop
 800d074:	370c      	adds	r7, #12
 800d076:	46bd      	mov	sp, r7
 800d078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d07c:	4770      	bx	lr

0800d07e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800d07e:	b580      	push	{r7, lr}
 800d080:	b082      	sub	sp, #8
 800d082:	af00      	add	r7, sp, #0
 800d084:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d08c:	1c5a      	adds	r2, r3, #1
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800d094:	6878      	ldr	r0, [r7, #4]
 800d096:	f000 f804 	bl	800d0a2 <USBH_HandleSof>
}
 800d09a:	bf00      	nop
 800d09c:	3708      	adds	r7, #8
 800d09e:	46bd      	mov	sp, r7
 800d0a0:	bd80      	pop	{r7, pc}

0800d0a2 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800d0a2:	b580      	push	{r7, lr}
 800d0a4:	b082      	sub	sp, #8
 800d0a6:	af00      	add	r7, sp, #0
 800d0a8:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	781b      	ldrb	r3, [r3, #0]
 800d0ae:	b2db      	uxtb	r3, r3
 800d0b0:	2b0b      	cmp	r3, #11
 800d0b2:	d10a      	bne.n	800d0ca <USBH_HandleSof+0x28>
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d005      	beq.n	800d0ca <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d0c4:	699b      	ldr	r3, [r3, #24]
 800d0c6:	6878      	ldr	r0, [r7, #4]
 800d0c8:	4798      	blx	r3
  }
}
 800d0ca:	bf00      	nop
 800d0cc:	3708      	adds	r7, #8
 800d0ce:	46bd      	mov	sp, r7
 800d0d0:	bd80      	pop	{r7, pc}

0800d0d2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800d0d2:	b480      	push	{r7}
 800d0d4:	b083      	sub	sp, #12
 800d0d6:	af00      	add	r7, sp, #0
 800d0d8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	2201      	movs	r2, #1
 800d0de:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800d0e2:	bf00      	nop
}
 800d0e4:	370c      	adds	r7, #12
 800d0e6:	46bd      	mov	sp, r7
 800d0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ec:	4770      	bx	lr

0800d0ee <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800d0ee:	b480      	push	{r7}
 800d0f0:	b083      	sub	sp, #12
 800d0f2:	af00      	add	r7, sp, #0
 800d0f4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	2200      	movs	r2, #0
 800d0fa:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800d0fe:	bf00      	nop
}
 800d100:	370c      	adds	r7, #12
 800d102:	46bd      	mov	sp, r7
 800d104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d108:	4770      	bx	lr

0800d10a <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800d10a:	b480      	push	{r7}
 800d10c:	b083      	sub	sp, #12
 800d10e:	af00      	add	r7, sp, #0
 800d110:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	2201      	movs	r2, #1
 800d116:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	2200      	movs	r2, #0
 800d11e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	2200      	movs	r2, #0
 800d126:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800d12a:	2300      	movs	r3, #0
}
 800d12c:	4618      	mov	r0, r3
 800d12e:	370c      	adds	r7, #12
 800d130:	46bd      	mov	sp, r7
 800d132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d136:	4770      	bx	lr

0800d138 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800d138:	b580      	push	{r7, lr}
 800d13a:	b082      	sub	sp, #8
 800d13c:	af00      	add	r7, sp, #0
 800d13e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	2201      	movs	r2, #1
 800d144:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	2200      	movs	r2, #0
 800d14c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	2200      	movs	r2, #0
 800d154:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800d158:	6878      	ldr	r0, [r7, #4]
 800d15a:	f001 f8a6 	bl	800e2aa <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	791b      	ldrb	r3, [r3, #4]
 800d162:	4619      	mov	r1, r3
 800d164:	6878      	ldr	r0, [r7, #4]
 800d166:	f000 fe91 	bl	800de8c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	795b      	ldrb	r3, [r3, #5]
 800d16e:	4619      	mov	r1, r3
 800d170:	6878      	ldr	r0, [r7, #4]
 800d172:	f000 fe8b 	bl	800de8c <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800d176:	2300      	movs	r3, #0
}
 800d178:	4618      	mov	r0, r3
 800d17a:	3708      	adds	r7, #8
 800d17c:	46bd      	mov	sp, r7
 800d17e:	bd80      	pop	{r7, pc}

0800d180 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800d180:	b580      	push	{r7, lr}
 800d182:	b086      	sub	sp, #24
 800d184:	af02      	add	r7, sp, #8
 800d186:	6078      	str	r0, [r7, #4]
 800d188:	460b      	mov	r3, r1
 800d18a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800d192:	78fb      	ldrb	r3, [r7, #3]
 800d194:	b29b      	uxth	r3, r3
 800d196:	9300      	str	r3, [sp, #0]
 800d198:	4613      	mov	r3, r2
 800d19a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d19e:	2100      	movs	r1, #0
 800d1a0:	6878      	ldr	r0, [r7, #4]
 800d1a2:	f000 f864 	bl	800d26e <USBH_GetDescriptor>
 800d1a6:	4603      	mov	r3, r0
 800d1a8:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800d1aa:	7bfb      	ldrb	r3, [r7, #15]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d10a      	bne.n	800d1c6 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	f203 3026 	addw	r0, r3, #806	; 0x326
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800d1bc:	78fa      	ldrb	r2, [r7, #3]
 800d1be:	b292      	uxth	r2, r2
 800d1c0:	4619      	mov	r1, r3
 800d1c2:	f000 f918 	bl	800d3f6 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800d1c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	3710      	adds	r7, #16
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	bd80      	pop	{r7, pc}

0800d1d0 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	b086      	sub	sp, #24
 800d1d4:	af02      	add	r7, sp, #8
 800d1d6:	6078      	str	r0, [r7, #4]
 800d1d8:	460b      	mov	r3, r1
 800d1da:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	331c      	adds	r3, #28
 800d1e0:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800d1e2:	887b      	ldrh	r3, [r7, #2]
 800d1e4:	9300      	str	r3, [sp, #0]
 800d1e6:	68bb      	ldr	r3, [r7, #8]
 800d1e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d1ec:	2100      	movs	r1, #0
 800d1ee:	6878      	ldr	r0, [r7, #4]
 800d1f0:	f000 f83d 	bl	800d26e <USBH_GetDescriptor>
 800d1f4:	4603      	mov	r3, r0
 800d1f6:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800d1f8:	7bfb      	ldrb	r3, [r7, #15]
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d107      	bne.n	800d20e <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800d1fe:	887b      	ldrh	r3, [r7, #2]
 800d200:	461a      	mov	r2, r3
 800d202:	68b9      	ldr	r1, [r7, #8]
 800d204:	6878      	ldr	r0, [r7, #4]
 800d206:	f000 f987 	bl	800d518 <USBH_ParseCfgDesc>
 800d20a:	4603      	mov	r3, r0
 800d20c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d20e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d210:	4618      	mov	r0, r3
 800d212:	3710      	adds	r7, #16
 800d214:	46bd      	mov	sp, r7
 800d216:	bd80      	pop	{r7, pc}

0800d218 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800d218:	b580      	push	{r7, lr}
 800d21a:	b088      	sub	sp, #32
 800d21c:	af02      	add	r7, sp, #8
 800d21e:	60f8      	str	r0, [r7, #12]
 800d220:	607a      	str	r2, [r7, #4]
 800d222:	461a      	mov	r2, r3
 800d224:	460b      	mov	r3, r1
 800d226:	72fb      	strb	r3, [r7, #11]
 800d228:	4613      	mov	r3, r2
 800d22a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 800d22c:	7afb      	ldrb	r3, [r7, #11]
 800d22e:	b29b      	uxth	r3, r3
 800d230:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800d234:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800d23c:	893b      	ldrh	r3, [r7, #8]
 800d23e:	9300      	str	r3, [sp, #0]
 800d240:	460b      	mov	r3, r1
 800d242:	2100      	movs	r1, #0
 800d244:	68f8      	ldr	r0, [r7, #12]
 800d246:	f000 f812 	bl	800d26e <USBH_GetDescriptor>
 800d24a:	4603      	mov	r3, r0
 800d24c:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800d24e:	7dfb      	ldrb	r3, [r7, #23]
 800d250:	2b00      	cmp	r3, #0
 800d252:	d107      	bne.n	800d264 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800d25a:	893a      	ldrh	r2, [r7, #8]
 800d25c:	6879      	ldr	r1, [r7, #4]
 800d25e:	4618      	mov	r0, r3
 800d260:	f000 fb24 	bl	800d8ac <USBH_ParseStringDesc>
  }

  return status;
 800d264:	7dfb      	ldrb	r3, [r7, #23]
}
 800d266:	4618      	mov	r0, r3
 800d268:	3718      	adds	r7, #24
 800d26a:	46bd      	mov	sp, r7
 800d26c:	bd80      	pop	{r7, pc}

0800d26e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800d26e:	b580      	push	{r7, lr}
 800d270:	b084      	sub	sp, #16
 800d272:	af00      	add	r7, sp, #0
 800d274:	60f8      	str	r0, [r7, #12]
 800d276:	607b      	str	r3, [r7, #4]
 800d278:	460b      	mov	r3, r1
 800d27a:	72fb      	strb	r3, [r7, #11]
 800d27c:	4613      	mov	r3, r2
 800d27e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	789b      	ldrb	r3, [r3, #2]
 800d284:	2b01      	cmp	r3, #1
 800d286:	d11c      	bne.n	800d2c2 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800d288:	7afb      	ldrb	r3, [r7, #11]
 800d28a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d28e:	b2da      	uxtb	r2, r3
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	2206      	movs	r2, #6
 800d298:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	893a      	ldrh	r2, [r7, #8]
 800d29e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800d2a0:	893b      	ldrh	r3, [r7, #8]
 800d2a2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800d2a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d2aa:	d104      	bne.n	800d2b6 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	f240 4209 	movw	r2, #1033	; 0x409
 800d2b2:	829a      	strh	r2, [r3, #20]
 800d2b4:	e002      	b.n	800d2bc <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	2200      	movs	r2, #0
 800d2ba:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	8b3a      	ldrh	r2, [r7, #24]
 800d2c0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800d2c2:	8b3b      	ldrh	r3, [r7, #24]
 800d2c4:	461a      	mov	r2, r3
 800d2c6:	6879      	ldr	r1, [r7, #4]
 800d2c8:	68f8      	ldr	r0, [r7, #12]
 800d2ca:	f000 fb3d 	bl	800d948 <USBH_CtlReq>
 800d2ce:	4603      	mov	r3, r0
}
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	3710      	adds	r7, #16
 800d2d4:	46bd      	mov	sp, r7
 800d2d6:	bd80      	pop	{r7, pc}

0800d2d8 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800d2d8:	b580      	push	{r7, lr}
 800d2da:	b082      	sub	sp, #8
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	6078      	str	r0, [r7, #4]
 800d2e0:	460b      	mov	r3, r1
 800d2e2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	789b      	ldrb	r3, [r3, #2]
 800d2e8:	2b01      	cmp	r3, #1
 800d2ea:	d10f      	bne.n	800d30c <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	2205      	movs	r2, #5
 800d2f6:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800d2f8:	78fb      	ldrb	r3, [r7, #3]
 800d2fa:	b29a      	uxth	r2, r3
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	2200      	movs	r2, #0
 800d304:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	2200      	movs	r2, #0
 800d30a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800d30c:	2200      	movs	r2, #0
 800d30e:	2100      	movs	r1, #0
 800d310:	6878      	ldr	r0, [r7, #4]
 800d312:	f000 fb19 	bl	800d948 <USBH_CtlReq>
 800d316:	4603      	mov	r3, r0
}
 800d318:	4618      	mov	r0, r3
 800d31a:	3708      	adds	r7, #8
 800d31c:	46bd      	mov	sp, r7
 800d31e:	bd80      	pop	{r7, pc}

0800d320 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800d320:	b580      	push	{r7, lr}
 800d322:	b082      	sub	sp, #8
 800d324:	af00      	add	r7, sp, #0
 800d326:	6078      	str	r0, [r7, #4]
 800d328:	460b      	mov	r3, r1
 800d32a:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	789b      	ldrb	r3, [r3, #2]
 800d330:	2b01      	cmp	r3, #1
 800d332:	d10e      	bne.n	800d352 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	2200      	movs	r2, #0
 800d338:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	2209      	movs	r2, #9
 800d33e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	887a      	ldrh	r2, [r7, #2]
 800d344:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	2200      	movs	r2, #0
 800d34a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	2200      	movs	r2, #0
 800d350:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800d352:	2200      	movs	r2, #0
 800d354:	2100      	movs	r1, #0
 800d356:	6878      	ldr	r0, [r7, #4]
 800d358:	f000 faf6 	bl	800d948 <USBH_CtlReq>
 800d35c:	4603      	mov	r3, r0
}
 800d35e:	4618      	mov	r0, r3
 800d360:	3708      	adds	r7, #8
 800d362:	46bd      	mov	sp, r7
 800d364:	bd80      	pop	{r7, pc}

0800d366 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800d366:	b580      	push	{r7, lr}
 800d368:	b082      	sub	sp, #8
 800d36a:	af00      	add	r7, sp, #0
 800d36c:	6078      	str	r0, [r7, #4]
 800d36e:	460b      	mov	r3, r1
 800d370:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	789b      	ldrb	r3, [r3, #2]
 800d376:	2b01      	cmp	r3, #1
 800d378:	d10f      	bne.n	800d39a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	2200      	movs	r2, #0
 800d37e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	2203      	movs	r2, #3
 800d384:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800d386:	78fb      	ldrb	r3, [r7, #3]
 800d388:	b29a      	uxth	r2, r3
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	2200      	movs	r2, #0
 800d392:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2200      	movs	r2, #0
 800d398:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800d39a:	2200      	movs	r2, #0
 800d39c:	2100      	movs	r1, #0
 800d39e:	6878      	ldr	r0, [r7, #4]
 800d3a0:	f000 fad2 	bl	800d948 <USBH_CtlReq>
 800d3a4:	4603      	mov	r3, r0
}
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	3708      	adds	r7, #8
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	bd80      	pop	{r7, pc}

0800d3ae <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800d3ae:	b580      	push	{r7, lr}
 800d3b0:	b082      	sub	sp, #8
 800d3b2:	af00      	add	r7, sp, #0
 800d3b4:	6078      	str	r0, [r7, #4]
 800d3b6:	460b      	mov	r3, r1
 800d3b8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	789b      	ldrb	r3, [r3, #2]
 800d3be:	2b01      	cmp	r3, #1
 800d3c0:	d10f      	bne.n	800d3e2 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	2202      	movs	r2, #2
 800d3c6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	2201      	movs	r2, #1
 800d3cc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	2200      	movs	r2, #0
 800d3d2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800d3d4:	78fb      	ldrb	r3, [r7, #3]
 800d3d6:	b29a      	uxth	r2, r3
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	2200      	movs	r2, #0
 800d3e0:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800d3e2:	2200      	movs	r2, #0
 800d3e4:	2100      	movs	r1, #0
 800d3e6:	6878      	ldr	r0, [r7, #4]
 800d3e8:	f000 faae 	bl	800d948 <USBH_CtlReq>
 800d3ec:	4603      	mov	r3, r0
}
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	3708      	adds	r7, #8
 800d3f2:	46bd      	mov	sp, r7
 800d3f4:	bd80      	pop	{r7, pc}

0800d3f6 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800d3f6:	b480      	push	{r7}
 800d3f8:	b085      	sub	sp, #20
 800d3fa:	af00      	add	r7, sp, #0
 800d3fc:	60f8      	str	r0, [r7, #12]
 800d3fe:	60b9      	str	r1, [r7, #8]
 800d400:	4613      	mov	r3, r2
 800d402:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800d404:	68bb      	ldr	r3, [r7, #8]
 800d406:	781a      	ldrb	r2, [r3, #0]
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800d40c:	68bb      	ldr	r3, [r7, #8]
 800d40e:	785a      	ldrb	r2, [r3, #1]
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800d414:	68bb      	ldr	r3, [r7, #8]
 800d416:	3302      	adds	r3, #2
 800d418:	781b      	ldrb	r3, [r3, #0]
 800d41a:	b29a      	uxth	r2, r3
 800d41c:	68bb      	ldr	r3, [r7, #8]
 800d41e:	3303      	adds	r3, #3
 800d420:	781b      	ldrb	r3, [r3, #0]
 800d422:	b29b      	uxth	r3, r3
 800d424:	021b      	lsls	r3, r3, #8
 800d426:	b29b      	uxth	r3, r3
 800d428:	4313      	orrs	r3, r2
 800d42a:	b29a      	uxth	r2, r3
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800d430:	68bb      	ldr	r3, [r7, #8]
 800d432:	791a      	ldrb	r2, [r3, #4]
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800d438:	68bb      	ldr	r3, [r7, #8]
 800d43a:	795a      	ldrb	r2, [r3, #5]
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800d440:	68bb      	ldr	r3, [r7, #8]
 800d442:	799a      	ldrb	r2, [r3, #6]
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800d448:	68bb      	ldr	r3, [r7, #8]
 800d44a:	79da      	ldrb	r2, [r3, #7]
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	79db      	ldrb	r3, [r3, #7]
 800d454:	2b20      	cmp	r3, #32
 800d456:	dc11      	bgt.n	800d47c <USBH_ParseDevDesc+0x86>
 800d458:	2b08      	cmp	r3, #8
 800d45a:	db16      	blt.n	800d48a <USBH_ParseDevDesc+0x94>
 800d45c:	3b08      	subs	r3, #8
 800d45e:	2201      	movs	r2, #1
 800d460:	fa02 f303 	lsl.w	r3, r2, r3
 800d464:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800d468:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	bf14      	ite	ne
 800d470:	2301      	movne	r3, #1
 800d472:	2300      	moveq	r3, #0
 800d474:	b2db      	uxtb	r3, r3
 800d476:	2b00      	cmp	r3, #0
 800d478:	d102      	bne.n	800d480 <USBH_ParseDevDesc+0x8a>
 800d47a:	e006      	b.n	800d48a <USBH_ParseDevDesc+0x94>
 800d47c:	2b40      	cmp	r3, #64	; 0x40
 800d47e:	d104      	bne.n	800d48a <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	79da      	ldrb	r2, [r3, #7]
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	71da      	strb	r2, [r3, #7]
      break;
 800d488:	e003      	b.n	800d492 <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	2240      	movs	r2, #64	; 0x40
 800d48e:	71da      	strb	r2, [r3, #7]
      break;
 800d490:	bf00      	nop
  }

  if (length > 8U)
 800d492:	88fb      	ldrh	r3, [r7, #6]
 800d494:	2b08      	cmp	r3, #8
 800d496:	d939      	bls.n	800d50c <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800d498:	68bb      	ldr	r3, [r7, #8]
 800d49a:	3308      	adds	r3, #8
 800d49c:	781b      	ldrb	r3, [r3, #0]
 800d49e:	b29a      	uxth	r2, r3
 800d4a0:	68bb      	ldr	r3, [r7, #8]
 800d4a2:	3309      	adds	r3, #9
 800d4a4:	781b      	ldrb	r3, [r3, #0]
 800d4a6:	b29b      	uxth	r3, r3
 800d4a8:	021b      	lsls	r3, r3, #8
 800d4aa:	b29b      	uxth	r3, r3
 800d4ac:	4313      	orrs	r3, r2
 800d4ae:	b29a      	uxth	r2, r3
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800d4b4:	68bb      	ldr	r3, [r7, #8]
 800d4b6:	330a      	adds	r3, #10
 800d4b8:	781b      	ldrb	r3, [r3, #0]
 800d4ba:	b29a      	uxth	r2, r3
 800d4bc:	68bb      	ldr	r3, [r7, #8]
 800d4be:	330b      	adds	r3, #11
 800d4c0:	781b      	ldrb	r3, [r3, #0]
 800d4c2:	b29b      	uxth	r3, r3
 800d4c4:	021b      	lsls	r3, r3, #8
 800d4c6:	b29b      	uxth	r3, r3
 800d4c8:	4313      	orrs	r3, r2
 800d4ca:	b29a      	uxth	r2, r3
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800d4d0:	68bb      	ldr	r3, [r7, #8]
 800d4d2:	330c      	adds	r3, #12
 800d4d4:	781b      	ldrb	r3, [r3, #0]
 800d4d6:	b29a      	uxth	r2, r3
 800d4d8:	68bb      	ldr	r3, [r7, #8]
 800d4da:	330d      	adds	r3, #13
 800d4dc:	781b      	ldrb	r3, [r3, #0]
 800d4de:	b29b      	uxth	r3, r3
 800d4e0:	021b      	lsls	r3, r3, #8
 800d4e2:	b29b      	uxth	r3, r3
 800d4e4:	4313      	orrs	r3, r2
 800d4e6:	b29a      	uxth	r2, r3
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800d4ec:	68bb      	ldr	r3, [r7, #8]
 800d4ee:	7b9a      	ldrb	r2, [r3, #14]
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800d4f4:	68bb      	ldr	r3, [r7, #8]
 800d4f6:	7bda      	ldrb	r2, [r3, #15]
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800d4fc:	68bb      	ldr	r3, [r7, #8]
 800d4fe:	7c1a      	ldrb	r2, [r3, #16]
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800d504:	68bb      	ldr	r3, [r7, #8]
 800d506:	7c5a      	ldrb	r2, [r3, #17]
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	745a      	strb	r2, [r3, #17]
  }
}
 800d50c:	bf00      	nop
 800d50e:	3714      	adds	r7, #20
 800d510:	46bd      	mov	sp, r7
 800d512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d516:	4770      	bx	lr

0800d518 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b08c      	sub	sp, #48	; 0x30
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	60f8      	str	r0, [r7, #12]
 800d520:	60b9      	str	r1, [r7, #8]
 800d522:	4613      	mov	r3, r2
 800d524:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800d52c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800d52e:	2300      	movs	r3, #0
 800d530:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800d534:	68bb      	ldr	r3, [r7, #8]
 800d536:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800d538:	2300      	movs	r3, #0
 800d53a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800d53e:	2300      	movs	r3, #0
 800d540:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800d544:	68bb      	ldr	r3, [r7, #8]
 800d546:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800d548:	68bb      	ldr	r3, [r7, #8]
 800d54a:	781a      	ldrb	r2, [r3, #0]
 800d54c:	6a3b      	ldr	r3, [r7, #32]
 800d54e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800d550:	68bb      	ldr	r3, [r7, #8]
 800d552:	785a      	ldrb	r2, [r3, #1]
 800d554:	6a3b      	ldr	r3, [r7, #32]
 800d556:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800d558:	68bb      	ldr	r3, [r7, #8]
 800d55a:	3302      	adds	r3, #2
 800d55c:	781b      	ldrb	r3, [r3, #0]
 800d55e:	b29a      	uxth	r2, r3
 800d560:	68bb      	ldr	r3, [r7, #8]
 800d562:	3303      	adds	r3, #3
 800d564:	781b      	ldrb	r3, [r3, #0]
 800d566:	b29b      	uxth	r3, r3
 800d568:	021b      	lsls	r3, r3, #8
 800d56a:	b29b      	uxth	r3, r3
 800d56c:	4313      	orrs	r3, r2
 800d56e:	b29b      	uxth	r3, r3
 800d570:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d574:	bf28      	it	cs
 800d576:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800d57a:	b29a      	uxth	r2, r3
 800d57c:	6a3b      	ldr	r3, [r7, #32]
 800d57e:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800d580:	68bb      	ldr	r3, [r7, #8]
 800d582:	791a      	ldrb	r2, [r3, #4]
 800d584:	6a3b      	ldr	r3, [r7, #32]
 800d586:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800d588:	68bb      	ldr	r3, [r7, #8]
 800d58a:	795a      	ldrb	r2, [r3, #5]
 800d58c:	6a3b      	ldr	r3, [r7, #32]
 800d58e:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800d590:	68bb      	ldr	r3, [r7, #8]
 800d592:	799a      	ldrb	r2, [r3, #6]
 800d594:	6a3b      	ldr	r3, [r7, #32]
 800d596:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800d598:	68bb      	ldr	r3, [r7, #8]
 800d59a:	79da      	ldrb	r2, [r3, #7]
 800d59c:	6a3b      	ldr	r3, [r7, #32]
 800d59e:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800d5a0:	68bb      	ldr	r3, [r7, #8]
 800d5a2:	7a1a      	ldrb	r2, [r3, #8]
 800d5a4:	6a3b      	ldr	r3, [r7, #32]
 800d5a6:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 800d5a8:	6a3b      	ldr	r3, [r7, #32]
 800d5aa:	781b      	ldrb	r3, [r3, #0]
 800d5ac:	2b09      	cmp	r3, #9
 800d5ae:	d002      	beq.n	800d5b6 <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800d5b0:	6a3b      	ldr	r3, [r7, #32]
 800d5b2:	2209      	movs	r2, #9
 800d5b4:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800d5b6:	88fb      	ldrh	r3, [r7, #6]
 800d5b8:	2b09      	cmp	r3, #9
 800d5ba:	f240 809d 	bls.w	800d6f8 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800d5be:	2309      	movs	r3, #9
 800d5c0:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800d5c2:	2300      	movs	r3, #0
 800d5c4:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800d5c6:	e081      	b.n	800d6cc <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800d5c8:	f107 0316 	add.w	r3, r7, #22
 800d5cc:	4619      	mov	r1, r3
 800d5ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d5d0:	f000 f99f 	bl	800d912 <USBH_GetNextDesc>
 800d5d4:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800d5d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5d8:	785b      	ldrb	r3, [r3, #1]
 800d5da:	2b04      	cmp	r3, #4
 800d5dc:	d176      	bne.n	800d6cc <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800d5de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5e0:	781b      	ldrb	r3, [r3, #0]
 800d5e2:	2b09      	cmp	r3, #9
 800d5e4:	d002      	beq.n	800d5ec <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800d5e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5e8:	2209      	movs	r2, #9
 800d5ea:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800d5ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d5f0:	221a      	movs	r2, #26
 800d5f2:	fb02 f303 	mul.w	r3, r2, r3
 800d5f6:	3308      	adds	r3, #8
 800d5f8:	6a3a      	ldr	r2, [r7, #32]
 800d5fa:	4413      	add	r3, r2
 800d5fc:	3302      	adds	r3, #2
 800d5fe:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800d600:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d602:	69f8      	ldr	r0, [r7, #28]
 800d604:	f000 f87e 	bl	800d704 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800d608:	2300      	movs	r3, #0
 800d60a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800d60e:	2300      	movs	r3, #0
 800d610:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800d612:	e043      	b.n	800d69c <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800d614:	f107 0316 	add.w	r3, r7, #22
 800d618:	4619      	mov	r1, r3
 800d61a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d61c:	f000 f979 	bl	800d912 <USBH_GetNextDesc>
 800d620:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800d622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d624:	785b      	ldrb	r3, [r3, #1]
 800d626:	2b05      	cmp	r3, #5
 800d628:	d138      	bne.n	800d69c <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800d62a:	69fb      	ldr	r3, [r7, #28]
 800d62c:	795b      	ldrb	r3, [r3, #5]
 800d62e:	2b01      	cmp	r3, #1
 800d630:	d10f      	bne.n	800d652 <USBH_ParseCfgDesc+0x13a>
 800d632:	69fb      	ldr	r3, [r7, #28]
 800d634:	799b      	ldrb	r3, [r3, #6]
 800d636:	2b02      	cmp	r3, #2
 800d638:	d10b      	bne.n	800d652 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800d63a:	69fb      	ldr	r3, [r7, #28]
 800d63c:	79db      	ldrb	r3, [r3, #7]
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d10f      	bne.n	800d662 <USBH_ParseCfgDesc+0x14a>
 800d642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d644:	781b      	ldrb	r3, [r3, #0]
 800d646:	2b09      	cmp	r3, #9
 800d648:	d00b      	beq.n	800d662 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800d64a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d64c:	2209      	movs	r2, #9
 800d64e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800d650:	e007      	b.n	800d662 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800d652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d654:	781b      	ldrb	r3, [r3, #0]
 800d656:	2b07      	cmp	r3, #7
 800d658:	d004      	beq.n	800d664 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800d65a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d65c:	2207      	movs	r2, #7
 800d65e:	701a      	strb	r2, [r3, #0]
 800d660:	e000      	b.n	800d664 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800d662:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800d664:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d668:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d66c:	3201      	adds	r2, #1
 800d66e:	00d2      	lsls	r2, r2, #3
 800d670:	211a      	movs	r1, #26
 800d672:	fb01 f303 	mul.w	r3, r1, r3
 800d676:	4413      	add	r3, r2
 800d678:	3308      	adds	r3, #8
 800d67a:	6a3a      	ldr	r2, [r7, #32]
 800d67c:	4413      	add	r3, r2
 800d67e:	3304      	adds	r3, #4
 800d680:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800d682:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d684:	69b9      	ldr	r1, [r7, #24]
 800d686:	68f8      	ldr	r0, [r7, #12]
 800d688:	f000 f86b 	bl	800d762 <USBH_ParseEPDesc>
 800d68c:	4603      	mov	r3, r0
 800d68e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800d692:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d696:	3301      	adds	r3, #1
 800d698:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800d69c:	69fb      	ldr	r3, [r7, #28]
 800d69e:	791b      	ldrb	r3, [r3, #4]
 800d6a0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d6a4:	429a      	cmp	r2, r3
 800d6a6:	d204      	bcs.n	800d6b2 <USBH_ParseCfgDesc+0x19a>
 800d6a8:	6a3b      	ldr	r3, [r7, #32]
 800d6aa:	885a      	ldrh	r2, [r3, #2]
 800d6ac:	8afb      	ldrh	r3, [r7, #22]
 800d6ae:	429a      	cmp	r2, r3
 800d6b0:	d8b0      	bhi.n	800d614 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800d6b2:	69fb      	ldr	r3, [r7, #28]
 800d6b4:	791b      	ldrb	r3, [r3, #4]
 800d6b6:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d6ba:	429a      	cmp	r2, r3
 800d6bc:	d201      	bcs.n	800d6c2 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800d6be:	2303      	movs	r3, #3
 800d6c0:	e01c      	b.n	800d6fc <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800d6c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d6c6:	3301      	adds	r3, #1
 800d6c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800d6cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d6d0:	2b01      	cmp	r3, #1
 800d6d2:	d805      	bhi.n	800d6e0 <USBH_ParseCfgDesc+0x1c8>
 800d6d4:	6a3b      	ldr	r3, [r7, #32]
 800d6d6:	885a      	ldrh	r2, [r3, #2]
 800d6d8:	8afb      	ldrh	r3, [r7, #22]
 800d6da:	429a      	cmp	r2, r3
 800d6dc:	f63f af74 	bhi.w	800d5c8 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800d6e0:	6a3b      	ldr	r3, [r7, #32]
 800d6e2:	791b      	ldrb	r3, [r3, #4]
 800d6e4:	2b02      	cmp	r3, #2
 800d6e6:	bf28      	it	cs
 800d6e8:	2302      	movcs	r3, #2
 800d6ea:	b2db      	uxtb	r3, r3
 800d6ec:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800d6f0:	429a      	cmp	r2, r3
 800d6f2:	d201      	bcs.n	800d6f8 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800d6f4:	2303      	movs	r3, #3
 800d6f6:	e001      	b.n	800d6fc <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 800d6f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d6fc:	4618      	mov	r0, r3
 800d6fe:	3730      	adds	r7, #48	; 0x30
 800d700:	46bd      	mov	sp, r7
 800d702:	bd80      	pop	{r7, pc}

0800d704 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800d704:	b480      	push	{r7}
 800d706:	b083      	sub	sp, #12
 800d708:	af00      	add	r7, sp, #0
 800d70a:	6078      	str	r0, [r7, #4]
 800d70c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800d70e:	683b      	ldr	r3, [r7, #0]
 800d710:	781a      	ldrb	r2, [r3, #0]
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	785a      	ldrb	r2, [r3, #1]
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800d71e:	683b      	ldr	r3, [r7, #0]
 800d720:	789a      	ldrb	r2, [r3, #2]
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800d726:	683b      	ldr	r3, [r7, #0]
 800d728:	78da      	ldrb	r2, [r3, #3]
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800d72e:	683b      	ldr	r3, [r7, #0]
 800d730:	791a      	ldrb	r2, [r3, #4]
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800d736:	683b      	ldr	r3, [r7, #0]
 800d738:	795a      	ldrb	r2, [r3, #5]
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800d73e:	683b      	ldr	r3, [r7, #0]
 800d740:	799a      	ldrb	r2, [r3, #6]
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800d746:	683b      	ldr	r3, [r7, #0]
 800d748:	79da      	ldrb	r2, [r3, #7]
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800d74e:	683b      	ldr	r3, [r7, #0]
 800d750:	7a1a      	ldrb	r2, [r3, #8]
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	721a      	strb	r2, [r3, #8]
}
 800d756:	bf00      	nop
 800d758:	370c      	adds	r7, #12
 800d75a:	46bd      	mov	sp, r7
 800d75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d760:	4770      	bx	lr

0800d762 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800d762:	b480      	push	{r7}
 800d764:	b087      	sub	sp, #28
 800d766:	af00      	add	r7, sp, #0
 800d768:	60f8      	str	r0, [r7, #12]
 800d76a:	60b9      	str	r1, [r7, #8]
 800d76c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800d76e:	2300      	movs	r3, #0
 800d770:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	781a      	ldrb	r2, [r3, #0]
 800d776:	68bb      	ldr	r3, [r7, #8]
 800d778:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	785a      	ldrb	r2, [r3, #1]
 800d77e:	68bb      	ldr	r3, [r7, #8]
 800d780:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	789a      	ldrb	r2, [r3, #2]
 800d786:	68bb      	ldr	r3, [r7, #8]
 800d788:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	78da      	ldrb	r2, [r3, #3]
 800d78e:	68bb      	ldr	r3, [r7, #8]
 800d790:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	3304      	adds	r3, #4
 800d796:	781b      	ldrb	r3, [r3, #0]
 800d798:	b29a      	uxth	r2, r3
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	3305      	adds	r3, #5
 800d79e:	781b      	ldrb	r3, [r3, #0]
 800d7a0:	b29b      	uxth	r3, r3
 800d7a2:	021b      	lsls	r3, r3, #8
 800d7a4:	b29b      	uxth	r3, r3
 800d7a6:	4313      	orrs	r3, r2
 800d7a8:	b29a      	uxth	r2, r3
 800d7aa:	68bb      	ldr	r3, [r7, #8]
 800d7ac:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	799a      	ldrb	r2, [r3, #6]
 800d7b2:	68bb      	ldr	r3, [r7, #8]
 800d7b4:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800d7b6:	68bb      	ldr	r3, [r7, #8]
 800d7b8:	889b      	ldrh	r3, [r3, #4]
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d102      	bne.n	800d7c4 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800d7be:	2303      	movs	r3, #3
 800d7c0:	75fb      	strb	r3, [r7, #23]
 800d7c2:	e033      	b.n	800d82c <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800d7c4:	68bb      	ldr	r3, [r7, #8]
 800d7c6:	889b      	ldrh	r3, [r3, #4]
 800d7c8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d7cc:	f023 0307 	bic.w	r3, r3, #7
 800d7d0:	b29a      	uxth	r2, r3
 800d7d2:	68bb      	ldr	r3, [r7, #8]
 800d7d4:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800d7d6:	68bb      	ldr	r3, [r7, #8]
 800d7d8:	889b      	ldrh	r3, [r3, #4]
 800d7da:	b21a      	sxth	r2, r3
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	3304      	adds	r3, #4
 800d7e0:	781b      	ldrb	r3, [r3, #0]
 800d7e2:	b299      	uxth	r1, r3
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	3305      	adds	r3, #5
 800d7e8:	781b      	ldrb	r3, [r3, #0]
 800d7ea:	b29b      	uxth	r3, r3
 800d7ec:	021b      	lsls	r3, r3, #8
 800d7ee:	b29b      	uxth	r3, r3
 800d7f0:	430b      	orrs	r3, r1
 800d7f2:	b29b      	uxth	r3, r3
 800d7f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d110      	bne.n	800d81e <USBH_ParseEPDesc+0xbc>
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	3304      	adds	r3, #4
 800d800:	781b      	ldrb	r3, [r3, #0]
 800d802:	b299      	uxth	r1, r3
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	3305      	adds	r3, #5
 800d808:	781b      	ldrb	r3, [r3, #0]
 800d80a:	b29b      	uxth	r3, r3
 800d80c:	021b      	lsls	r3, r3, #8
 800d80e:	b29b      	uxth	r3, r3
 800d810:	430b      	orrs	r3, r1
 800d812:	b29b      	uxth	r3, r3
 800d814:	b21b      	sxth	r3, r3
 800d816:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d81a:	b21b      	sxth	r3, r3
 800d81c:	e001      	b.n	800d822 <USBH_ParseEPDesc+0xc0>
 800d81e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d822:	4313      	orrs	r3, r2
 800d824:	b21b      	sxth	r3, r3
 800d826:	b29a      	uxth	r2, r3
 800d828:	68bb      	ldr	r3, [r7, #8]
 800d82a:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d832:	2b00      	cmp	r3, #0
 800d834:	d116      	bne.n	800d864 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800d836:	68bb      	ldr	r3, [r7, #8]
 800d838:	78db      	ldrb	r3, [r3, #3]
 800d83a:	f003 0303 	and.w	r3, r3, #3
 800d83e:	2b01      	cmp	r3, #1
 800d840:	d005      	beq.n	800d84e <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800d842:	68bb      	ldr	r3, [r7, #8]
 800d844:	78db      	ldrb	r3, [r3, #3]
 800d846:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800d84a:	2b03      	cmp	r3, #3
 800d84c:	d127      	bne.n	800d89e <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800d84e:	68bb      	ldr	r3, [r7, #8]
 800d850:	799b      	ldrb	r3, [r3, #6]
 800d852:	2b00      	cmp	r3, #0
 800d854:	d003      	beq.n	800d85e <USBH_ParseEPDesc+0xfc>
 800d856:	68bb      	ldr	r3, [r7, #8]
 800d858:	799b      	ldrb	r3, [r3, #6]
 800d85a:	2b10      	cmp	r3, #16
 800d85c:	d91f      	bls.n	800d89e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800d85e:	2303      	movs	r3, #3
 800d860:	75fb      	strb	r3, [r7, #23]
 800d862:	e01c      	b.n	800d89e <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800d864:	68bb      	ldr	r3, [r7, #8]
 800d866:	78db      	ldrb	r3, [r3, #3]
 800d868:	f003 0303 	and.w	r3, r3, #3
 800d86c:	2b01      	cmp	r3, #1
 800d86e:	d10a      	bne.n	800d886 <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800d870:	68bb      	ldr	r3, [r7, #8]
 800d872:	799b      	ldrb	r3, [r3, #6]
 800d874:	2b00      	cmp	r3, #0
 800d876:	d003      	beq.n	800d880 <USBH_ParseEPDesc+0x11e>
 800d878:	68bb      	ldr	r3, [r7, #8]
 800d87a:	799b      	ldrb	r3, [r3, #6]
 800d87c:	2b10      	cmp	r3, #16
 800d87e:	d90e      	bls.n	800d89e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800d880:	2303      	movs	r3, #3
 800d882:	75fb      	strb	r3, [r7, #23]
 800d884:	e00b      	b.n	800d89e <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800d886:	68bb      	ldr	r3, [r7, #8]
 800d888:	78db      	ldrb	r3, [r3, #3]
 800d88a:	f003 0303 	and.w	r3, r3, #3
 800d88e:	2b03      	cmp	r3, #3
 800d890:	d105      	bne.n	800d89e <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800d892:	68bb      	ldr	r3, [r7, #8]
 800d894:	799b      	ldrb	r3, [r3, #6]
 800d896:	2b00      	cmp	r3, #0
 800d898:	d101      	bne.n	800d89e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800d89a:	2303      	movs	r3, #3
 800d89c:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800d89e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d8a0:	4618      	mov	r0, r3
 800d8a2:	371c      	adds	r7, #28
 800d8a4:	46bd      	mov	sp, r7
 800d8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8aa:	4770      	bx	lr

0800d8ac <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800d8ac:	b480      	push	{r7}
 800d8ae:	b087      	sub	sp, #28
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	60f8      	str	r0, [r7, #12]
 800d8b4:	60b9      	str	r1, [r7, #8]
 800d8b6:	4613      	mov	r3, r2
 800d8b8:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	3301      	adds	r3, #1
 800d8be:	781b      	ldrb	r3, [r3, #0]
 800d8c0:	2b03      	cmp	r3, #3
 800d8c2:	d120      	bne.n	800d906 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	781b      	ldrb	r3, [r3, #0]
 800d8c8:	1e9a      	subs	r2, r3, #2
 800d8ca:	88fb      	ldrh	r3, [r7, #6]
 800d8cc:	4293      	cmp	r3, r2
 800d8ce:	bf28      	it	cs
 800d8d0:	4613      	movcs	r3, r2
 800d8d2:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	3302      	adds	r3, #2
 800d8d8:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800d8da:	2300      	movs	r3, #0
 800d8dc:	82fb      	strh	r3, [r7, #22]
 800d8de:	e00b      	b.n	800d8f8 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800d8e0:	8afb      	ldrh	r3, [r7, #22]
 800d8e2:	68fa      	ldr	r2, [r7, #12]
 800d8e4:	4413      	add	r3, r2
 800d8e6:	781a      	ldrb	r2, [r3, #0]
 800d8e8:	68bb      	ldr	r3, [r7, #8]
 800d8ea:	701a      	strb	r2, [r3, #0]
      pdest++;
 800d8ec:	68bb      	ldr	r3, [r7, #8]
 800d8ee:	3301      	adds	r3, #1
 800d8f0:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800d8f2:	8afb      	ldrh	r3, [r7, #22]
 800d8f4:	3302      	adds	r3, #2
 800d8f6:	82fb      	strh	r3, [r7, #22]
 800d8f8:	8afa      	ldrh	r2, [r7, #22]
 800d8fa:	8abb      	ldrh	r3, [r7, #20]
 800d8fc:	429a      	cmp	r2, r3
 800d8fe:	d3ef      	bcc.n	800d8e0 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800d900:	68bb      	ldr	r3, [r7, #8]
 800d902:	2200      	movs	r2, #0
 800d904:	701a      	strb	r2, [r3, #0]
  }
}
 800d906:	bf00      	nop
 800d908:	371c      	adds	r7, #28
 800d90a:	46bd      	mov	sp, r7
 800d90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d910:	4770      	bx	lr

0800d912 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800d912:	b480      	push	{r7}
 800d914:	b085      	sub	sp, #20
 800d916:	af00      	add	r7, sp, #0
 800d918:	6078      	str	r0, [r7, #4]
 800d91a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800d91c:	683b      	ldr	r3, [r7, #0]
 800d91e:	881a      	ldrh	r2, [r3, #0]
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	781b      	ldrb	r3, [r3, #0]
 800d924:	b29b      	uxth	r3, r3
 800d926:	4413      	add	r3, r2
 800d928:	b29a      	uxth	r2, r3
 800d92a:	683b      	ldr	r3, [r7, #0]
 800d92c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	781b      	ldrb	r3, [r3, #0]
 800d932:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	4413      	add	r3, r2
 800d938:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d93a:	68fb      	ldr	r3, [r7, #12]
}
 800d93c:	4618      	mov	r0, r3
 800d93e:	3714      	adds	r7, #20
 800d940:	46bd      	mov	sp, r7
 800d942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d946:	4770      	bx	lr

0800d948 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b086      	sub	sp, #24
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	60f8      	str	r0, [r7, #12]
 800d950:	60b9      	str	r1, [r7, #8]
 800d952:	4613      	mov	r3, r2
 800d954:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800d956:	2301      	movs	r3, #1
 800d958:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	789b      	ldrb	r3, [r3, #2]
 800d95e:	2b01      	cmp	r3, #1
 800d960:	d002      	beq.n	800d968 <USBH_CtlReq+0x20>
 800d962:	2b02      	cmp	r3, #2
 800d964:	d00f      	beq.n	800d986 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800d966:	e027      	b.n	800d9b8 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	68ba      	ldr	r2, [r7, #8]
 800d96c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	88fa      	ldrh	r2, [r7, #6]
 800d972:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	2201      	movs	r2, #1
 800d978:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800d97a:	68fb      	ldr	r3, [r7, #12]
 800d97c:	2202      	movs	r2, #2
 800d97e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800d980:	2301      	movs	r3, #1
 800d982:	75fb      	strb	r3, [r7, #23]
      break;
 800d984:	e018      	b.n	800d9b8 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800d986:	68f8      	ldr	r0, [r7, #12]
 800d988:	f000 f81c 	bl	800d9c4 <USBH_HandleControl>
 800d98c:	4603      	mov	r3, r0
 800d98e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800d990:	7dfb      	ldrb	r3, [r7, #23]
 800d992:	2b00      	cmp	r3, #0
 800d994:	d002      	beq.n	800d99c <USBH_CtlReq+0x54>
 800d996:	7dfb      	ldrb	r3, [r7, #23]
 800d998:	2b03      	cmp	r3, #3
 800d99a:	d106      	bne.n	800d9aa <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	2201      	movs	r2, #1
 800d9a0:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	2200      	movs	r2, #0
 800d9a6:	761a      	strb	r2, [r3, #24]
      break;
 800d9a8:	e005      	b.n	800d9b6 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800d9aa:	7dfb      	ldrb	r3, [r7, #23]
 800d9ac:	2b02      	cmp	r3, #2
 800d9ae:	d102      	bne.n	800d9b6 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	2201      	movs	r2, #1
 800d9b4:	709a      	strb	r2, [r3, #2]
      break;
 800d9b6:	bf00      	nop
  }
  return status;
 800d9b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d9ba:	4618      	mov	r0, r3
 800d9bc:	3718      	adds	r7, #24
 800d9be:	46bd      	mov	sp, r7
 800d9c0:	bd80      	pop	{r7, pc}
	...

0800d9c4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	b086      	sub	sp, #24
 800d9c8:	af02      	add	r7, sp, #8
 800d9ca:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800d9cc:	2301      	movs	r3, #1
 800d9ce:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	7e1b      	ldrb	r3, [r3, #24]
 800d9d8:	3b01      	subs	r3, #1
 800d9da:	2b0a      	cmp	r3, #10
 800d9dc:	f200 8156 	bhi.w	800dc8c <USBH_HandleControl+0x2c8>
 800d9e0:	a201      	add	r2, pc, #4	; (adr r2, 800d9e8 <USBH_HandleControl+0x24>)
 800d9e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9e6:	bf00      	nop
 800d9e8:	0800da15 	.word	0x0800da15
 800d9ec:	0800da2f 	.word	0x0800da2f
 800d9f0:	0800da99 	.word	0x0800da99
 800d9f4:	0800dabf 	.word	0x0800dabf
 800d9f8:	0800daf7 	.word	0x0800daf7
 800d9fc:	0800db21 	.word	0x0800db21
 800da00:	0800db73 	.word	0x0800db73
 800da04:	0800db95 	.word	0x0800db95
 800da08:	0800dbd1 	.word	0x0800dbd1
 800da0c:	0800dbf7 	.word	0x0800dbf7
 800da10:	0800dc35 	.word	0x0800dc35
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	f103 0110 	add.w	r1, r3, #16
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	795b      	ldrb	r3, [r3, #5]
 800da1e:	461a      	mov	r2, r3
 800da20:	6878      	ldr	r0, [r7, #4]
 800da22:	f000 f943 	bl	800dcac <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	2202      	movs	r2, #2
 800da2a:	761a      	strb	r2, [r3, #24]
      break;
 800da2c:	e139      	b.n	800dca2 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	795b      	ldrb	r3, [r3, #5]
 800da32:	4619      	mov	r1, r3
 800da34:	6878      	ldr	r0, [r7, #4]
 800da36:	f000 fd27 	bl	800e488 <USBH_LL_GetURBState>
 800da3a:	4603      	mov	r3, r0
 800da3c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800da3e:	7bbb      	ldrb	r3, [r7, #14]
 800da40:	2b01      	cmp	r3, #1
 800da42:	d11e      	bne.n	800da82 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	7c1b      	ldrb	r3, [r3, #16]
 800da48:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800da4c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	8adb      	ldrh	r3, [r3, #22]
 800da52:	2b00      	cmp	r3, #0
 800da54:	d00a      	beq.n	800da6c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800da56:	7b7b      	ldrb	r3, [r7, #13]
 800da58:	2b80      	cmp	r3, #128	; 0x80
 800da5a:	d103      	bne.n	800da64 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	2203      	movs	r2, #3
 800da60:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800da62:	e115      	b.n	800dc90 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	2205      	movs	r2, #5
 800da68:	761a      	strb	r2, [r3, #24]
      break;
 800da6a:	e111      	b.n	800dc90 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800da6c:	7b7b      	ldrb	r3, [r7, #13]
 800da6e:	2b80      	cmp	r3, #128	; 0x80
 800da70:	d103      	bne.n	800da7a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	2209      	movs	r2, #9
 800da76:	761a      	strb	r2, [r3, #24]
      break;
 800da78:	e10a      	b.n	800dc90 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	2207      	movs	r2, #7
 800da7e:	761a      	strb	r2, [r3, #24]
      break;
 800da80:	e106      	b.n	800dc90 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800da82:	7bbb      	ldrb	r3, [r7, #14]
 800da84:	2b04      	cmp	r3, #4
 800da86:	d003      	beq.n	800da90 <USBH_HandleControl+0xcc>
 800da88:	7bbb      	ldrb	r3, [r7, #14]
 800da8a:	2b02      	cmp	r3, #2
 800da8c:	f040 8100 	bne.w	800dc90 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	220b      	movs	r2, #11
 800da94:	761a      	strb	r2, [r3, #24]
      break;
 800da96:	e0fb      	b.n	800dc90 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800da9e:	b29a      	uxth	r2, r3
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	6899      	ldr	r1, [r3, #8]
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	899a      	ldrh	r2, [r3, #12]
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	791b      	ldrb	r3, [r3, #4]
 800dab0:	6878      	ldr	r0, [r7, #4]
 800dab2:	f000 f93a 	bl	800dd2a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	2204      	movs	r2, #4
 800daba:	761a      	strb	r2, [r3, #24]
      break;
 800dabc:	e0f1      	b.n	800dca2 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	791b      	ldrb	r3, [r3, #4]
 800dac2:	4619      	mov	r1, r3
 800dac4:	6878      	ldr	r0, [r7, #4]
 800dac6:	f000 fcdf 	bl	800e488 <USBH_LL_GetURBState>
 800daca:	4603      	mov	r3, r0
 800dacc:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800dace:	7bbb      	ldrb	r3, [r7, #14]
 800dad0:	2b01      	cmp	r3, #1
 800dad2:	d102      	bne.n	800dada <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	2209      	movs	r2, #9
 800dad8:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800dada:	7bbb      	ldrb	r3, [r7, #14]
 800dadc:	2b05      	cmp	r3, #5
 800dade:	d102      	bne.n	800dae6 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800dae0:	2303      	movs	r3, #3
 800dae2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800dae4:	e0d6      	b.n	800dc94 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800dae6:	7bbb      	ldrb	r3, [r7, #14]
 800dae8:	2b04      	cmp	r3, #4
 800daea:	f040 80d3 	bne.w	800dc94 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	220b      	movs	r2, #11
 800daf2:	761a      	strb	r2, [r3, #24]
      break;
 800daf4:	e0ce      	b.n	800dc94 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	6899      	ldr	r1, [r3, #8]
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	899a      	ldrh	r2, [r3, #12]
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	795b      	ldrb	r3, [r3, #5]
 800db02:	2001      	movs	r0, #1
 800db04:	9000      	str	r0, [sp, #0]
 800db06:	6878      	ldr	r0, [r7, #4]
 800db08:	f000 f8ea 	bl	800dce0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800db12:	b29a      	uxth	r2, r3
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	2206      	movs	r2, #6
 800db1c:	761a      	strb	r2, [r3, #24]
      break;
 800db1e:	e0c0      	b.n	800dca2 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	795b      	ldrb	r3, [r3, #5]
 800db24:	4619      	mov	r1, r3
 800db26:	6878      	ldr	r0, [r7, #4]
 800db28:	f000 fcae 	bl	800e488 <USBH_LL_GetURBState>
 800db2c:	4603      	mov	r3, r0
 800db2e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800db30:	7bbb      	ldrb	r3, [r7, #14]
 800db32:	2b01      	cmp	r3, #1
 800db34:	d103      	bne.n	800db3e <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	2207      	movs	r2, #7
 800db3a:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800db3c:	e0ac      	b.n	800dc98 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800db3e:	7bbb      	ldrb	r3, [r7, #14]
 800db40:	2b05      	cmp	r3, #5
 800db42:	d105      	bne.n	800db50 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	220c      	movs	r2, #12
 800db48:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800db4a:	2303      	movs	r3, #3
 800db4c:	73fb      	strb	r3, [r7, #15]
      break;
 800db4e:	e0a3      	b.n	800dc98 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800db50:	7bbb      	ldrb	r3, [r7, #14]
 800db52:	2b02      	cmp	r3, #2
 800db54:	d103      	bne.n	800db5e <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	2205      	movs	r2, #5
 800db5a:	761a      	strb	r2, [r3, #24]
      break;
 800db5c:	e09c      	b.n	800dc98 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800db5e:	7bbb      	ldrb	r3, [r7, #14]
 800db60:	2b04      	cmp	r3, #4
 800db62:	f040 8099 	bne.w	800dc98 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	220b      	movs	r2, #11
 800db6a:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800db6c:	2302      	movs	r3, #2
 800db6e:	73fb      	strb	r3, [r7, #15]
      break;
 800db70:	e092      	b.n	800dc98 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	791b      	ldrb	r3, [r3, #4]
 800db76:	2200      	movs	r2, #0
 800db78:	2100      	movs	r1, #0
 800db7a:	6878      	ldr	r0, [r7, #4]
 800db7c:	f000 f8d5 	bl	800dd2a <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800db86:	b29a      	uxth	r2, r3
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	2208      	movs	r2, #8
 800db90:	761a      	strb	r2, [r3, #24]

      break;
 800db92:	e086      	b.n	800dca2 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	791b      	ldrb	r3, [r3, #4]
 800db98:	4619      	mov	r1, r3
 800db9a:	6878      	ldr	r0, [r7, #4]
 800db9c:	f000 fc74 	bl	800e488 <USBH_LL_GetURBState>
 800dba0:	4603      	mov	r3, r0
 800dba2:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800dba4:	7bbb      	ldrb	r3, [r7, #14]
 800dba6:	2b01      	cmp	r3, #1
 800dba8:	d105      	bne.n	800dbb6 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	220d      	movs	r2, #13
 800dbae:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800dbb0:	2300      	movs	r3, #0
 800dbb2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800dbb4:	e072      	b.n	800dc9c <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800dbb6:	7bbb      	ldrb	r3, [r7, #14]
 800dbb8:	2b04      	cmp	r3, #4
 800dbba:	d103      	bne.n	800dbc4 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	220b      	movs	r2, #11
 800dbc0:	761a      	strb	r2, [r3, #24]
      break;
 800dbc2:	e06b      	b.n	800dc9c <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800dbc4:	7bbb      	ldrb	r3, [r7, #14]
 800dbc6:	2b05      	cmp	r3, #5
 800dbc8:	d168      	bne.n	800dc9c <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800dbca:	2303      	movs	r3, #3
 800dbcc:	73fb      	strb	r3, [r7, #15]
      break;
 800dbce:	e065      	b.n	800dc9c <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	795b      	ldrb	r3, [r3, #5]
 800dbd4:	2201      	movs	r2, #1
 800dbd6:	9200      	str	r2, [sp, #0]
 800dbd8:	2200      	movs	r2, #0
 800dbda:	2100      	movs	r1, #0
 800dbdc:	6878      	ldr	r0, [r7, #4]
 800dbde:	f000 f87f 	bl	800dce0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800dbe8:	b29a      	uxth	r2, r3
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	220a      	movs	r2, #10
 800dbf2:	761a      	strb	r2, [r3, #24]
      break;
 800dbf4:	e055      	b.n	800dca2 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	795b      	ldrb	r3, [r3, #5]
 800dbfa:	4619      	mov	r1, r3
 800dbfc:	6878      	ldr	r0, [r7, #4]
 800dbfe:	f000 fc43 	bl	800e488 <USBH_LL_GetURBState>
 800dc02:	4603      	mov	r3, r0
 800dc04:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800dc06:	7bbb      	ldrb	r3, [r7, #14]
 800dc08:	2b01      	cmp	r3, #1
 800dc0a:	d105      	bne.n	800dc18 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	220d      	movs	r2, #13
 800dc14:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800dc16:	e043      	b.n	800dca0 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800dc18:	7bbb      	ldrb	r3, [r7, #14]
 800dc1a:	2b02      	cmp	r3, #2
 800dc1c:	d103      	bne.n	800dc26 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	2209      	movs	r2, #9
 800dc22:	761a      	strb	r2, [r3, #24]
      break;
 800dc24:	e03c      	b.n	800dca0 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800dc26:	7bbb      	ldrb	r3, [r7, #14]
 800dc28:	2b04      	cmp	r3, #4
 800dc2a:	d139      	bne.n	800dca0 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	220b      	movs	r2, #11
 800dc30:	761a      	strb	r2, [r3, #24]
      break;
 800dc32:	e035      	b.n	800dca0 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	7e5b      	ldrb	r3, [r3, #25]
 800dc38:	3301      	adds	r3, #1
 800dc3a:	b2da      	uxtb	r2, r3
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	765a      	strb	r2, [r3, #25]
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	7e5b      	ldrb	r3, [r3, #25]
 800dc44:	2b02      	cmp	r3, #2
 800dc46:	d806      	bhi.n	800dc56 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	2201      	movs	r2, #1
 800dc4c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	2201      	movs	r2, #1
 800dc52:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800dc54:	e025      	b.n	800dca2 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800dc5c:	2106      	movs	r1, #6
 800dc5e:	6878      	ldr	r0, [r7, #4]
 800dc60:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	2200      	movs	r2, #0
 800dc66:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	795b      	ldrb	r3, [r3, #5]
 800dc6c:	4619      	mov	r1, r3
 800dc6e:	6878      	ldr	r0, [r7, #4]
 800dc70:	f000 f90c 	bl	800de8c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	791b      	ldrb	r3, [r3, #4]
 800dc78:	4619      	mov	r1, r3
 800dc7a:	6878      	ldr	r0, [r7, #4]
 800dc7c:	f000 f906 	bl	800de8c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	2200      	movs	r2, #0
 800dc84:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800dc86:	2302      	movs	r3, #2
 800dc88:	73fb      	strb	r3, [r7, #15]
      break;
 800dc8a:	e00a      	b.n	800dca2 <USBH_HandleControl+0x2de>

    default:
      break;
 800dc8c:	bf00      	nop
 800dc8e:	e008      	b.n	800dca2 <USBH_HandleControl+0x2de>
      break;
 800dc90:	bf00      	nop
 800dc92:	e006      	b.n	800dca2 <USBH_HandleControl+0x2de>
      break;
 800dc94:	bf00      	nop
 800dc96:	e004      	b.n	800dca2 <USBH_HandleControl+0x2de>
      break;
 800dc98:	bf00      	nop
 800dc9a:	e002      	b.n	800dca2 <USBH_HandleControl+0x2de>
      break;
 800dc9c:	bf00      	nop
 800dc9e:	e000      	b.n	800dca2 <USBH_HandleControl+0x2de>
      break;
 800dca0:	bf00      	nop
  }

  return status;
 800dca2:	7bfb      	ldrb	r3, [r7, #15]
}
 800dca4:	4618      	mov	r0, r3
 800dca6:	3710      	adds	r7, #16
 800dca8:	46bd      	mov	sp, r7
 800dcaa:	bd80      	pop	{r7, pc}

0800dcac <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800dcac:	b580      	push	{r7, lr}
 800dcae:	b088      	sub	sp, #32
 800dcb0:	af04      	add	r7, sp, #16
 800dcb2:	60f8      	str	r0, [r7, #12]
 800dcb4:	60b9      	str	r1, [r7, #8]
 800dcb6:	4613      	mov	r3, r2
 800dcb8:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800dcba:	79f9      	ldrb	r1, [r7, #7]
 800dcbc:	2300      	movs	r3, #0
 800dcbe:	9303      	str	r3, [sp, #12]
 800dcc0:	2308      	movs	r3, #8
 800dcc2:	9302      	str	r3, [sp, #8]
 800dcc4:	68bb      	ldr	r3, [r7, #8]
 800dcc6:	9301      	str	r3, [sp, #4]
 800dcc8:	2300      	movs	r3, #0
 800dcca:	9300      	str	r3, [sp, #0]
 800dccc:	2300      	movs	r3, #0
 800dcce:	2200      	movs	r2, #0
 800dcd0:	68f8      	ldr	r0, [r7, #12]
 800dcd2:	f000 fba8 	bl	800e426 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800dcd6:	2300      	movs	r3, #0
}
 800dcd8:	4618      	mov	r0, r3
 800dcda:	3710      	adds	r7, #16
 800dcdc:	46bd      	mov	sp, r7
 800dcde:	bd80      	pop	{r7, pc}

0800dce0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800dce0:	b580      	push	{r7, lr}
 800dce2:	b088      	sub	sp, #32
 800dce4:	af04      	add	r7, sp, #16
 800dce6:	60f8      	str	r0, [r7, #12]
 800dce8:	60b9      	str	r1, [r7, #8]
 800dcea:	4611      	mov	r1, r2
 800dcec:	461a      	mov	r2, r3
 800dcee:	460b      	mov	r3, r1
 800dcf0:	80fb      	strh	r3, [r7, #6]
 800dcf2:	4613      	mov	r3, r2
 800dcf4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d001      	beq.n	800dd04 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800dd00:	2300      	movs	r3, #0
 800dd02:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800dd04:	7979      	ldrb	r1, [r7, #5]
 800dd06:	7e3b      	ldrb	r3, [r7, #24]
 800dd08:	9303      	str	r3, [sp, #12]
 800dd0a:	88fb      	ldrh	r3, [r7, #6]
 800dd0c:	9302      	str	r3, [sp, #8]
 800dd0e:	68bb      	ldr	r3, [r7, #8]
 800dd10:	9301      	str	r3, [sp, #4]
 800dd12:	2301      	movs	r3, #1
 800dd14:	9300      	str	r3, [sp, #0]
 800dd16:	2300      	movs	r3, #0
 800dd18:	2200      	movs	r2, #0
 800dd1a:	68f8      	ldr	r0, [r7, #12]
 800dd1c:	f000 fb83 	bl	800e426 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800dd20:	2300      	movs	r3, #0
}
 800dd22:	4618      	mov	r0, r3
 800dd24:	3710      	adds	r7, #16
 800dd26:	46bd      	mov	sp, r7
 800dd28:	bd80      	pop	{r7, pc}

0800dd2a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800dd2a:	b580      	push	{r7, lr}
 800dd2c:	b088      	sub	sp, #32
 800dd2e:	af04      	add	r7, sp, #16
 800dd30:	60f8      	str	r0, [r7, #12]
 800dd32:	60b9      	str	r1, [r7, #8]
 800dd34:	4611      	mov	r1, r2
 800dd36:	461a      	mov	r2, r3
 800dd38:	460b      	mov	r3, r1
 800dd3a:	80fb      	strh	r3, [r7, #6]
 800dd3c:	4613      	mov	r3, r2
 800dd3e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800dd40:	7979      	ldrb	r1, [r7, #5]
 800dd42:	2300      	movs	r3, #0
 800dd44:	9303      	str	r3, [sp, #12]
 800dd46:	88fb      	ldrh	r3, [r7, #6]
 800dd48:	9302      	str	r3, [sp, #8]
 800dd4a:	68bb      	ldr	r3, [r7, #8]
 800dd4c:	9301      	str	r3, [sp, #4]
 800dd4e:	2301      	movs	r3, #1
 800dd50:	9300      	str	r3, [sp, #0]
 800dd52:	2300      	movs	r3, #0
 800dd54:	2201      	movs	r2, #1
 800dd56:	68f8      	ldr	r0, [r7, #12]
 800dd58:	f000 fb65 	bl	800e426 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800dd5c:	2300      	movs	r3, #0

}
 800dd5e:	4618      	mov	r0, r3
 800dd60:	3710      	adds	r7, #16
 800dd62:	46bd      	mov	sp, r7
 800dd64:	bd80      	pop	{r7, pc}

0800dd66 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800dd66:	b580      	push	{r7, lr}
 800dd68:	b088      	sub	sp, #32
 800dd6a:	af04      	add	r7, sp, #16
 800dd6c:	60f8      	str	r0, [r7, #12]
 800dd6e:	60b9      	str	r1, [r7, #8]
 800dd70:	4611      	mov	r1, r2
 800dd72:	461a      	mov	r2, r3
 800dd74:	460b      	mov	r3, r1
 800dd76:	80fb      	strh	r3, [r7, #6]
 800dd78:	4613      	mov	r3, r2
 800dd7a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d001      	beq.n	800dd8a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800dd86:	2300      	movs	r3, #0
 800dd88:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800dd8a:	7979      	ldrb	r1, [r7, #5]
 800dd8c:	7e3b      	ldrb	r3, [r7, #24]
 800dd8e:	9303      	str	r3, [sp, #12]
 800dd90:	88fb      	ldrh	r3, [r7, #6]
 800dd92:	9302      	str	r3, [sp, #8]
 800dd94:	68bb      	ldr	r3, [r7, #8]
 800dd96:	9301      	str	r3, [sp, #4]
 800dd98:	2301      	movs	r3, #1
 800dd9a:	9300      	str	r3, [sp, #0]
 800dd9c:	2302      	movs	r3, #2
 800dd9e:	2200      	movs	r2, #0
 800dda0:	68f8      	ldr	r0, [r7, #12]
 800dda2:	f000 fb40 	bl	800e426 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800dda6:	2300      	movs	r3, #0
}
 800dda8:	4618      	mov	r0, r3
 800ddaa:	3710      	adds	r7, #16
 800ddac:	46bd      	mov	sp, r7
 800ddae:	bd80      	pop	{r7, pc}

0800ddb0 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800ddb0:	b580      	push	{r7, lr}
 800ddb2:	b088      	sub	sp, #32
 800ddb4:	af04      	add	r7, sp, #16
 800ddb6:	60f8      	str	r0, [r7, #12]
 800ddb8:	60b9      	str	r1, [r7, #8]
 800ddba:	4611      	mov	r1, r2
 800ddbc:	461a      	mov	r2, r3
 800ddbe:	460b      	mov	r3, r1
 800ddc0:	80fb      	strh	r3, [r7, #6]
 800ddc2:	4613      	mov	r3, r2
 800ddc4:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ddc6:	7979      	ldrb	r1, [r7, #5]
 800ddc8:	2300      	movs	r3, #0
 800ddca:	9303      	str	r3, [sp, #12]
 800ddcc:	88fb      	ldrh	r3, [r7, #6]
 800ddce:	9302      	str	r3, [sp, #8]
 800ddd0:	68bb      	ldr	r3, [r7, #8]
 800ddd2:	9301      	str	r3, [sp, #4]
 800ddd4:	2301      	movs	r3, #1
 800ddd6:	9300      	str	r3, [sp, #0]
 800ddd8:	2302      	movs	r3, #2
 800ddda:	2201      	movs	r2, #1
 800dddc:	68f8      	ldr	r0, [r7, #12]
 800ddde:	f000 fb22 	bl	800e426 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800dde2:	2300      	movs	r3, #0
}
 800dde4:	4618      	mov	r0, r3
 800dde6:	3710      	adds	r7, #16
 800dde8:	46bd      	mov	sp, r7
 800ddea:	bd80      	pop	{r7, pc}

0800ddec <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800ddec:	b580      	push	{r7, lr}
 800ddee:	b086      	sub	sp, #24
 800ddf0:	af04      	add	r7, sp, #16
 800ddf2:	6078      	str	r0, [r7, #4]
 800ddf4:	4608      	mov	r0, r1
 800ddf6:	4611      	mov	r1, r2
 800ddf8:	461a      	mov	r2, r3
 800ddfa:	4603      	mov	r3, r0
 800ddfc:	70fb      	strb	r3, [r7, #3]
 800ddfe:	460b      	mov	r3, r1
 800de00:	70bb      	strb	r3, [r7, #2]
 800de02:	4613      	mov	r3, r2
 800de04:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800de06:	7878      	ldrb	r0, [r7, #1]
 800de08:	78ba      	ldrb	r2, [r7, #2]
 800de0a:	78f9      	ldrb	r1, [r7, #3]
 800de0c:	8b3b      	ldrh	r3, [r7, #24]
 800de0e:	9302      	str	r3, [sp, #8]
 800de10:	7d3b      	ldrb	r3, [r7, #20]
 800de12:	9301      	str	r3, [sp, #4]
 800de14:	7c3b      	ldrb	r3, [r7, #16]
 800de16:	9300      	str	r3, [sp, #0]
 800de18:	4603      	mov	r3, r0
 800de1a:	6878      	ldr	r0, [r7, #4]
 800de1c:	f000 fab5 	bl	800e38a <USBH_LL_OpenPipe>

  return USBH_OK;
 800de20:	2300      	movs	r3, #0
}
 800de22:	4618      	mov	r0, r3
 800de24:	3708      	adds	r7, #8
 800de26:	46bd      	mov	sp, r7
 800de28:	bd80      	pop	{r7, pc}

0800de2a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800de2a:	b580      	push	{r7, lr}
 800de2c:	b082      	sub	sp, #8
 800de2e:	af00      	add	r7, sp, #0
 800de30:	6078      	str	r0, [r7, #4]
 800de32:	460b      	mov	r3, r1
 800de34:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800de36:	78fb      	ldrb	r3, [r7, #3]
 800de38:	4619      	mov	r1, r3
 800de3a:	6878      	ldr	r0, [r7, #4]
 800de3c:	f000 fad4 	bl	800e3e8 <USBH_LL_ClosePipe>

  return USBH_OK;
 800de40:	2300      	movs	r3, #0
}
 800de42:	4618      	mov	r0, r3
 800de44:	3708      	adds	r7, #8
 800de46:	46bd      	mov	sp, r7
 800de48:	bd80      	pop	{r7, pc}

0800de4a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800de4a:	b580      	push	{r7, lr}
 800de4c:	b084      	sub	sp, #16
 800de4e:	af00      	add	r7, sp, #0
 800de50:	6078      	str	r0, [r7, #4]
 800de52:	460b      	mov	r3, r1
 800de54:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800de56:	6878      	ldr	r0, [r7, #4]
 800de58:	f000 f836 	bl	800dec8 <USBH_GetFreePipe>
 800de5c:	4603      	mov	r3, r0
 800de5e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800de60:	89fb      	ldrh	r3, [r7, #14]
 800de62:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800de66:	4293      	cmp	r3, r2
 800de68:	d00a      	beq.n	800de80 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800de6a:	78fa      	ldrb	r2, [r7, #3]
 800de6c:	89fb      	ldrh	r3, [r7, #14]
 800de6e:	f003 030f 	and.w	r3, r3, #15
 800de72:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800de76:	6879      	ldr	r1, [r7, #4]
 800de78:	33e0      	adds	r3, #224	; 0xe0
 800de7a:	009b      	lsls	r3, r3, #2
 800de7c:	440b      	add	r3, r1
 800de7e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800de80:	89fb      	ldrh	r3, [r7, #14]
 800de82:	b2db      	uxtb	r3, r3
}
 800de84:	4618      	mov	r0, r3
 800de86:	3710      	adds	r7, #16
 800de88:	46bd      	mov	sp, r7
 800de8a:	bd80      	pop	{r7, pc}

0800de8c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800de8c:	b480      	push	{r7}
 800de8e:	b083      	sub	sp, #12
 800de90:	af00      	add	r7, sp, #0
 800de92:	6078      	str	r0, [r7, #4]
 800de94:	460b      	mov	r3, r1
 800de96:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800de98:	78fb      	ldrb	r3, [r7, #3]
 800de9a:	2b0f      	cmp	r3, #15
 800de9c:	d80d      	bhi.n	800deba <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800de9e:	78fb      	ldrb	r3, [r7, #3]
 800dea0:	687a      	ldr	r2, [r7, #4]
 800dea2:	33e0      	adds	r3, #224	; 0xe0
 800dea4:	009b      	lsls	r3, r3, #2
 800dea6:	4413      	add	r3, r2
 800dea8:	685a      	ldr	r2, [r3, #4]
 800deaa:	78fb      	ldrb	r3, [r7, #3]
 800deac:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800deb0:	6879      	ldr	r1, [r7, #4]
 800deb2:	33e0      	adds	r3, #224	; 0xe0
 800deb4:	009b      	lsls	r3, r3, #2
 800deb6:	440b      	add	r3, r1
 800deb8:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800deba:	2300      	movs	r3, #0
}
 800debc:	4618      	mov	r0, r3
 800debe:	370c      	adds	r7, #12
 800dec0:	46bd      	mov	sp, r7
 800dec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec6:	4770      	bx	lr

0800dec8 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800dec8:	b480      	push	{r7}
 800deca:	b085      	sub	sp, #20
 800decc:	af00      	add	r7, sp, #0
 800dece:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800ded0:	2300      	movs	r3, #0
 800ded2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800ded4:	2300      	movs	r3, #0
 800ded6:	73fb      	strb	r3, [r7, #15]
 800ded8:	e00f      	b.n	800defa <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800deda:	7bfb      	ldrb	r3, [r7, #15]
 800dedc:	687a      	ldr	r2, [r7, #4]
 800dede:	33e0      	adds	r3, #224	; 0xe0
 800dee0:	009b      	lsls	r3, r3, #2
 800dee2:	4413      	add	r3, r2
 800dee4:	685b      	ldr	r3, [r3, #4]
 800dee6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800deea:	2b00      	cmp	r3, #0
 800deec:	d102      	bne.n	800def4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800deee:	7bfb      	ldrb	r3, [r7, #15]
 800def0:	b29b      	uxth	r3, r3
 800def2:	e007      	b.n	800df04 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800def4:	7bfb      	ldrb	r3, [r7, #15]
 800def6:	3301      	adds	r3, #1
 800def8:	73fb      	strb	r3, [r7, #15]
 800defa:	7bfb      	ldrb	r3, [r7, #15]
 800defc:	2b0f      	cmp	r3, #15
 800defe:	d9ec      	bls.n	800deda <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800df00:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800df04:	4618      	mov	r0, r3
 800df06:	3714      	adds	r7, #20
 800df08:	46bd      	mov	sp, r7
 800df0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0e:	4770      	bx	lr

0800df10 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800df10:	b480      	push	{r7}
 800df12:	b087      	sub	sp, #28
 800df14:	af00      	add	r7, sp, #0
 800df16:	60f8      	str	r0, [r7, #12]
 800df18:	60b9      	str	r1, [r7, #8]
 800df1a:	4613      	mov	r3, r2
 800df1c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800df1e:	2301      	movs	r3, #1
 800df20:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800df22:	2300      	movs	r3, #0
 800df24:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800df26:	4b1f      	ldr	r3, [pc, #124]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df28:	7a5b      	ldrb	r3, [r3, #9]
 800df2a:	b2db      	uxtb	r3, r3
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d131      	bne.n	800df94 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800df30:	4b1c      	ldr	r3, [pc, #112]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df32:	7a5b      	ldrb	r3, [r3, #9]
 800df34:	b2db      	uxtb	r3, r3
 800df36:	461a      	mov	r2, r3
 800df38:	4b1a      	ldr	r3, [pc, #104]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df3a:	2100      	movs	r1, #0
 800df3c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800df3e:	4b19      	ldr	r3, [pc, #100]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df40:	7a5b      	ldrb	r3, [r3, #9]
 800df42:	b2db      	uxtb	r3, r3
 800df44:	4a17      	ldr	r2, [pc, #92]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df46:	009b      	lsls	r3, r3, #2
 800df48:	4413      	add	r3, r2
 800df4a:	68fa      	ldr	r2, [r7, #12]
 800df4c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800df4e:	4b15      	ldr	r3, [pc, #84]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df50:	7a5b      	ldrb	r3, [r3, #9]
 800df52:	b2db      	uxtb	r3, r3
 800df54:	461a      	mov	r2, r3
 800df56:	4b13      	ldr	r3, [pc, #76]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df58:	4413      	add	r3, r2
 800df5a:	79fa      	ldrb	r2, [r7, #7]
 800df5c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800df5e:	4b11      	ldr	r3, [pc, #68]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df60:	7a5b      	ldrb	r3, [r3, #9]
 800df62:	b2db      	uxtb	r3, r3
 800df64:	1c5a      	adds	r2, r3, #1
 800df66:	b2d1      	uxtb	r1, r2
 800df68:	4a0e      	ldr	r2, [pc, #56]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df6a:	7251      	strb	r1, [r2, #9]
 800df6c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800df6e:	7dbb      	ldrb	r3, [r7, #22]
 800df70:	3330      	adds	r3, #48	; 0x30
 800df72:	b2da      	uxtb	r2, r3
 800df74:	68bb      	ldr	r3, [r7, #8]
 800df76:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800df78:	68bb      	ldr	r3, [r7, #8]
 800df7a:	3301      	adds	r3, #1
 800df7c:	223a      	movs	r2, #58	; 0x3a
 800df7e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800df80:	68bb      	ldr	r3, [r7, #8]
 800df82:	3302      	adds	r3, #2
 800df84:	222f      	movs	r2, #47	; 0x2f
 800df86:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800df88:	68bb      	ldr	r3, [r7, #8]
 800df8a:	3303      	adds	r3, #3
 800df8c:	2200      	movs	r2, #0
 800df8e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800df90:	2300      	movs	r3, #0
 800df92:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800df94:	7dfb      	ldrb	r3, [r7, #23]
}
 800df96:	4618      	mov	r0, r3
 800df98:	371c      	adds	r7, #28
 800df9a:	46bd      	mov	sp, r7
 800df9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa0:	4770      	bx	lr
 800dfa2:	bf00      	nop
 800dfa4:	20003450 	.word	0x20003450

0800dfa8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b082      	sub	sp, #8
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
 800dfb0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800dfb2:	2200      	movs	r2, #0
 800dfb4:	6839      	ldr	r1, [r7, #0]
 800dfb6:	6878      	ldr	r0, [r7, #4]
 800dfb8:	f7ff ffaa 	bl	800df10 <FATFS_LinkDriverEx>
 800dfbc:	4603      	mov	r3, r0
}
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	3708      	adds	r7, #8
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	bd80      	pop	{r7, pc}
	...

0800dfc8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800dfc8:	b580      	push	{r7, lr}
 800dfca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS) != USBH_OK)
 800dfcc:	2200      	movs	r2, #0
 800dfce:	490e      	ldr	r1, [pc, #56]	; (800e008 <MX_USB_HOST_Init+0x40>)
 800dfd0:	480e      	ldr	r0, [pc, #56]	; (800e00c <MX_USB_HOST_Init+0x44>)
 800dfd2:	f7fe fb4b 	bl	800c66c <USBH_Init>
 800dfd6:	4603      	mov	r3, r0
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d001      	beq.n	800dfe0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800dfdc:	f7f4 fb1c 	bl	8002618 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostHS, USBH_MSC_CLASS) != USBH_OK)
 800dfe0:	490b      	ldr	r1, [pc, #44]	; (800e010 <MX_USB_HOST_Init+0x48>)
 800dfe2:	480a      	ldr	r0, [pc, #40]	; (800e00c <MX_USB_HOST_Init+0x44>)
 800dfe4:	f7fe fbd0 	bl	800c788 <USBH_RegisterClass>
 800dfe8:	4603      	mov	r3, r0
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d001      	beq.n	800dff2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800dfee:	f7f4 fb13 	bl	8002618 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostHS) != USBH_OK)
 800dff2:	4806      	ldr	r0, [pc, #24]	; (800e00c <MX_USB_HOST_Init+0x44>)
 800dff4:	f7fe fc54 	bl	800c8a0 <USBH_Start>
 800dff8:	4603      	mov	r3, r0
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d001      	beq.n	800e002 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800dffe:	f7f4 fb0b 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800e002:	bf00      	nop
 800e004:	bd80      	pop	{r7, pc}
 800e006:	bf00      	nop
 800e008:	0800e029 	.word	0x0800e029
 800e00c:	2000345c 	.word	0x2000345c
 800e010:	20000010 	.word	0x20000010

0800e014 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800e014:	b580      	push	{r7, lr}
 800e016:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostHS);
 800e018:	4802      	ldr	r0, [pc, #8]	; (800e024 <MX_USB_HOST_Process+0x10>)
 800e01a:	f7fe fc51 	bl	800c8c0 <USBH_Process>
}
 800e01e:	bf00      	nop
 800e020:	bd80      	pop	{r7, pc}
 800e022:	bf00      	nop
 800e024:	2000345c 	.word	0x2000345c

0800e028 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800e028:	b480      	push	{r7}
 800e02a:	b083      	sub	sp, #12
 800e02c:	af00      	add	r7, sp, #0
 800e02e:	6078      	str	r0, [r7, #4]
 800e030:	460b      	mov	r3, r1
 800e032:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800e034:	78fb      	ldrb	r3, [r7, #3]
 800e036:	3b01      	subs	r3, #1
 800e038:	2b04      	cmp	r3, #4
 800e03a:	d819      	bhi.n	800e070 <USBH_UserProcess+0x48>
 800e03c:	a201      	add	r2, pc, #4	; (adr r2, 800e044 <USBH_UserProcess+0x1c>)
 800e03e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e042:	bf00      	nop
 800e044:	0800e071 	.word	0x0800e071
 800e048:	0800e061 	.word	0x0800e061
 800e04c:	0800e071 	.word	0x0800e071
 800e050:	0800e069 	.word	0x0800e069
 800e054:	0800e059 	.word	0x0800e059
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800e058:	4b09      	ldr	r3, [pc, #36]	; (800e080 <USBH_UserProcess+0x58>)
 800e05a:	2203      	movs	r2, #3
 800e05c:	701a      	strb	r2, [r3, #0]
  break;
 800e05e:	e008      	b.n	800e072 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800e060:	4b07      	ldr	r3, [pc, #28]	; (800e080 <USBH_UserProcess+0x58>)
 800e062:	2202      	movs	r2, #2
 800e064:	701a      	strb	r2, [r3, #0]
  break;
 800e066:	e004      	b.n	800e072 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800e068:	4b05      	ldr	r3, [pc, #20]	; (800e080 <USBH_UserProcess+0x58>)
 800e06a:	2201      	movs	r2, #1
 800e06c:	701a      	strb	r2, [r3, #0]
  break;
 800e06e:	e000      	b.n	800e072 <USBH_UserProcess+0x4a>

  default:
  break;
 800e070:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800e072:	bf00      	nop
 800e074:	370c      	adds	r7, #12
 800e076:	46bd      	mov	sp, r7
 800e078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e07c:	4770      	bx	lr
 800e07e:	bf00      	nop
 800e080:	20003834 	.word	0x20003834

0800e084 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800e084:	b580      	push	{r7, lr}
 800e086:	b08a      	sub	sp, #40	; 0x28
 800e088:	af00      	add	r7, sp, #0
 800e08a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e08c:	f107 0314 	add.w	r3, r7, #20
 800e090:	2200      	movs	r2, #0
 800e092:	601a      	str	r2, [r3, #0]
 800e094:	605a      	str	r2, [r3, #4]
 800e096:	609a      	str	r2, [r3, #8]
 800e098:	60da      	str	r2, [r3, #12]
 800e09a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_HS)
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	4a24      	ldr	r2, [pc, #144]	; (800e134 <HAL_HCD_MspInit+0xb0>)
 800e0a2:	4293      	cmp	r3, r2
 800e0a4:	d141      	bne.n	800e12a <HAL_HCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e0a6:	2300      	movs	r3, #0
 800e0a8:	613b      	str	r3, [r7, #16]
 800e0aa:	4b23      	ldr	r3, [pc, #140]	; (800e138 <HAL_HCD_MspInit+0xb4>)
 800e0ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0ae:	4a22      	ldr	r2, [pc, #136]	; (800e138 <HAL_HCD_MspInit+0xb4>)
 800e0b0:	f043 0302 	orr.w	r3, r3, #2
 800e0b4:	6313      	str	r3, [r2, #48]	; 0x30
 800e0b6:	4b20      	ldr	r3, [pc, #128]	; (800e138 <HAL_HCD_MspInit+0xb4>)
 800e0b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0ba:	f003 0302 	and.w	r3, r3, #2
 800e0be:	613b      	str	r3, [r7, #16]
 800e0c0:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800e0c2:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 800e0c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e0c8:	2302      	movs	r3, #2
 800e0ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e0cc:	2300      	movs	r3, #0
 800e0ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e0d0:	2300      	movs	r3, #0
 800e0d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800e0d4:	230c      	movs	r3, #12
 800e0d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e0d8:	f107 0314 	add.w	r3, r7, #20
 800e0dc:	4619      	mov	r1, r3
 800e0de:	4817      	ldr	r0, [pc, #92]	; (800e13c <HAL_HCD_MspInit+0xb8>)
 800e0e0:	f7f5 fd0a 	bl	8003af8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800e0e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e0e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e0ee:	2300      	movs	r3, #0
 800e0f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800e0f2:	f107 0314 	add.w	r3, r7, #20
 800e0f6:	4619      	mov	r1, r3
 800e0f8:	4810      	ldr	r0, [pc, #64]	; (800e13c <HAL_HCD_MspInit+0xb8>)
 800e0fa:	f7f5 fcfd 	bl	8003af8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800e0fe:	2300      	movs	r3, #0
 800e100:	60fb      	str	r3, [r7, #12]
 800e102:	4b0d      	ldr	r3, [pc, #52]	; (800e138 <HAL_HCD_MspInit+0xb4>)
 800e104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e106:	4a0c      	ldr	r2, [pc, #48]	; (800e138 <HAL_HCD_MspInit+0xb4>)
 800e108:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e10c:	6313      	str	r3, [r2, #48]	; 0x30
 800e10e:	4b0a      	ldr	r3, [pc, #40]	; (800e138 <HAL_HCD_MspInit+0xb4>)
 800e110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e112:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e116:	60fb      	str	r3, [r7, #12]
 800e118:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800e11a:	2200      	movs	r2, #0
 800e11c:	2100      	movs	r1, #0
 800e11e:	204d      	movs	r0, #77	; 0x4d
 800e120:	f7f5 f91b 	bl	800335a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800e124:	204d      	movs	r0, #77	; 0x4d
 800e126:	f7f5 f934 	bl	8003392 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800e12a:	bf00      	nop
 800e12c:	3728      	adds	r7, #40	; 0x28
 800e12e:	46bd      	mov	sp, r7
 800e130:	bd80      	pop	{r7, pc}
 800e132:	bf00      	nop
 800e134:	40040000 	.word	0x40040000
 800e138:	40023800 	.word	0x40023800
 800e13c:	40020400 	.word	0x40020400

0800e140 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800e140:	b580      	push	{r7, lr}
 800e142:	b082      	sub	sp, #8
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e14e:	4618      	mov	r0, r3
 800e150:	f7fe ff95 	bl	800d07e <USBH_LL_IncTimer>
}
 800e154:	bf00      	nop
 800e156:	3708      	adds	r7, #8
 800e158:	46bd      	mov	sp, r7
 800e15a:	bd80      	pop	{r7, pc}

0800e15c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800e15c:	b580      	push	{r7, lr}
 800e15e:	b082      	sub	sp, #8
 800e160:	af00      	add	r7, sp, #0
 800e162:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e16a:	4618      	mov	r0, r3
 800e16c:	f7fe ffcd 	bl	800d10a <USBH_LL_Connect>
}
 800e170:	bf00      	nop
 800e172:	3708      	adds	r7, #8
 800e174:	46bd      	mov	sp, r7
 800e176:	bd80      	pop	{r7, pc}

0800e178 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800e178:	b580      	push	{r7, lr}
 800e17a:	b082      	sub	sp, #8
 800e17c:	af00      	add	r7, sp, #0
 800e17e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e186:	4618      	mov	r0, r3
 800e188:	f7fe ffd6 	bl	800d138 <USBH_LL_Disconnect>
}
 800e18c:	bf00      	nop
 800e18e:	3708      	adds	r7, #8
 800e190:	46bd      	mov	sp, r7
 800e192:	bd80      	pop	{r7, pc}

0800e194 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800e194:	b480      	push	{r7}
 800e196:	b083      	sub	sp, #12
 800e198:	af00      	add	r7, sp, #0
 800e19a:	6078      	str	r0, [r7, #4]
 800e19c:	460b      	mov	r3, r1
 800e19e:	70fb      	strb	r3, [r7, #3]
 800e1a0:	4613      	mov	r3, r2
 800e1a2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800e1a4:	bf00      	nop
 800e1a6:	370c      	adds	r7, #12
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ae:	4770      	bx	lr

0800e1b0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b082      	sub	sp, #8
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e1be:	4618      	mov	r0, r3
 800e1c0:	f7fe ff87 	bl	800d0d2 <USBH_LL_PortEnabled>
}
 800e1c4:	bf00      	nop
 800e1c6:	3708      	adds	r7, #8
 800e1c8:	46bd      	mov	sp, r7
 800e1ca:	bd80      	pop	{r7, pc}

0800e1cc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800e1cc:	b580      	push	{r7, lr}
 800e1ce:	b082      	sub	sp, #8
 800e1d0:	af00      	add	r7, sp, #0
 800e1d2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e1da:	4618      	mov	r0, r3
 800e1dc:	f7fe ff87 	bl	800d0ee <USBH_LL_PortDisabled>
}
 800e1e0:	bf00      	nop
 800e1e2:	3708      	adds	r7, #8
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	bd80      	pop	{r7, pc}

0800e1e8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800e1e8:	b580      	push	{r7, lr}
 800e1ea:	b082      	sub	sp, #8
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d132      	bne.n	800e260 <USBH_LL_Init+0x78>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 800e1fa:	4a1c      	ldr	r2, [pc, #112]	; (800e26c <USBH_LL_Init+0x84>)
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_HS;
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	4a19      	ldr	r2, [pc, #100]	; (800e26c <USBH_LL_Init+0x84>)
 800e206:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800e20a:	4b18      	ldr	r3, [pc, #96]	; (800e26c <USBH_LL_Init+0x84>)
 800e20c:	4a18      	ldr	r2, [pc, #96]	; (800e270 <USBH_LL_Init+0x88>)
 800e20e:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 800e210:	4b16      	ldr	r3, [pc, #88]	; (800e26c <USBH_LL_Init+0x84>)
 800e212:	220c      	movs	r2, #12
 800e214:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 800e216:	4b15      	ldr	r3, [pc, #84]	; (800e26c <USBH_LL_Init+0x84>)
 800e218:	2201      	movs	r2, #1
 800e21a:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800e21c:	4b13      	ldr	r3, [pc, #76]	; (800e26c <USBH_LL_Init+0x84>)
 800e21e:	2200      	movs	r2, #0
 800e220:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800e222:	4b12      	ldr	r3, [pc, #72]	; (800e26c <USBH_LL_Init+0x84>)
 800e224:	2202      	movs	r2, #2
 800e226:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800e228:	4b10      	ldr	r3, [pc, #64]	; (800e26c <USBH_LL_Init+0x84>)
 800e22a:	2200      	movs	r2, #0
 800e22c:	61da      	str	r2, [r3, #28]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800e22e:	4b0f      	ldr	r3, [pc, #60]	; (800e26c <USBH_LL_Init+0x84>)
 800e230:	2200      	movs	r2, #0
 800e232:	621a      	str	r2, [r3, #32]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800e234:	4b0d      	ldr	r3, [pc, #52]	; (800e26c <USBH_LL_Init+0x84>)
 800e236:	2200      	movs	r2, #0
 800e238:	62da      	str	r2, [r3, #44]	; 0x2c
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800e23a:	4b0c      	ldr	r3, [pc, #48]	; (800e26c <USBH_LL_Init+0x84>)
 800e23c:	2200      	movs	r2, #0
 800e23e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 800e240:	480a      	ldr	r0, [pc, #40]	; (800e26c <USBH_LL_Init+0x84>)
 800e242:	f7f5 fe1e 	bl	8003e82 <HAL_HCD_Init>
 800e246:	4603      	mov	r3, r0
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d001      	beq.n	800e250 <USBH_LL_Init+0x68>
  {
    Error_Handler( );
 800e24c:	f7f4 f9e4 	bl	8002618 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 800e250:	4806      	ldr	r0, [pc, #24]	; (800e26c <USBH_LL_Init+0x84>)
 800e252:	f7f6 fa02 	bl	800465a <HAL_HCD_GetCurrentFrame>
 800e256:	4603      	mov	r3, r0
 800e258:	4619      	mov	r1, r3
 800e25a:	6878      	ldr	r0, [r7, #4]
 800e25c:	f7fe ff00 	bl	800d060 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800e260:	2300      	movs	r3, #0
}
 800e262:	4618      	mov	r0, r3
 800e264:	3708      	adds	r7, #8
 800e266:	46bd      	mov	sp, r7
 800e268:	bd80      	pop	{r7, pc}
 800e26a:	bf00      	nop
 800e26c:	20003838 	.word	0x20003838
 800e270:	40040000 	.word	0x40040000

0800e274 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800e274:	b580      	push	{r7, lr}
 800e276:	b084      	sub	sp, #16
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e27c:	2300      	movs	r3, #0
 800e27e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e280:	2300      	movs	r3, #0
 800e282:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e28a:	4618      	mov	r0, r3
 800e28c:	f7f6 f96f 	bl	800456e <HAL_HCD_Start>
 800e290:	4603      	mov	r3, r0
 800e292:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e294:	7bfb      	ldrb	r3, [r7, #15]
 800e296:	4618      	mov	r0, r3
 800e298:	f000 f98c 	bl	800e5b4 <USBH_Get_USB_Status>
 800e29c:	4603      	mov	r3, r0
 800e29e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e2a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e2a2:	4618      	mov	r0, r3
 800e2a4:	3710      	adds	r7, #16
 800e2a6:	46bd      	mov	sp, r7
 800e2a8:	bd80      	pop	{r7, pc}

0800e2aa <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800e2aa:	b580      	push	{r7, lr}
 800e2ac:	b084      	sub	sp, #16
 800e2ae:	af00      	add	r7, sp, #0
 800e2b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2b2:	2300      	movs	r3, #0
 800e2b4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e2c0:	4618      	mov	r0, r3
 800e2c2:	f7f6 f977 	bl	80045b4 <HAL_HCD_Stop>
 800e2c6:	4603      	mov	r3, r0
 800e2c8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e2ca:	7bfb      	ldrb	r3, [r7, #15]
 800e2cc:	4618      	mov	r0, r3
 800e2ce:	f000 f971 	bl	800e5b4 <USBH_Get_USB_Status>
 800e2d2:	4603      	mov	r3, r0
 800e2d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e2d6:	7bbb      	ldrb	r3, [r7, #14]
}
 800e2d8:	4618      	mov	r0, r3
 800e2da:	3710      	adds	r7, #16
 800e2dc:	46bd      	mov	sp, r7
 800e2de:	bd80      	pop	{r7, pc}

0800e2e0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800e2e0:	b580      	push	{r7, lr}
 800e2e2:	b084      	sub	sp, #16
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800e2e8:	2301      	movs	r3, #1
 800e2ea:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e2f2:	4618      	mov	r0, r3
 800e2f4:	f7f6 f9bf 	bl	8004676 <HAL_HCD_GetCurrentSpeed>
 800e2f8:	4603      	mov	r3, r0
 800e2fa:	2b02      	cmp	r3, #2
 800e2fc:	d00c      	beq.n	800e318 <USBH_LL_GetSpeed+0x38>
 800e2fe:	2b02      	cmp	r3, #2
 800e300:	d80d      	bhi.n	800e31e <USBH_LL_GetSpeed+0x3e>
 800e302:	2b00      	cmp	r3, #0
 800e304:	d002      	beq.n	800e30c <USBH_LL_GetSpeed+0x2c>
 800e306:	2b01      	cmp	r3, #1
 800e308:	d003      	beq.n	800e312 <USBH_LL_GetSpeed+0x32>
 800e30a:	e008      	b.n	800e31e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800e30c:	2300      	movs	r3, #0
 800e30e:	73fb      	strb	r3, [r7, #15]
    break;
 800e310:	e008      	b.n	800e324 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800e312:	2301      	movs	r3, #1
 800e314:	73fb      	strb	r3, [r7, #15]
    break;
 800e316:	e005      	b.n	800e324 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800e318:	2302      	movs	r3, #2
 800e31a:	73fb      	strb	r3, [r7, #15]
    break;
 800e31c:	e002      	b.n	800e324 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800e31e:	2301      	movs	r3, #1
 800e320:	73fb      	strb	r3, [r7, #15]
    break;
 800e322:	bf00      	nop
  }
  return  speed;
 800e324:	7bfb      	ldrb	r3, [r7, #15]
}
 800e326:	4618      	mov	r0, r3
 800e328:	3710      	adds	r7, #16
 800e32a:	46bd      	mov	sp, r7
 800e32c:	bd80      	pop	{r7, pc}

0800e32e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800e32e:	b580      	push	{r7, lr}
 800e330:	b084      	sub	sp, #16
 800e332:	af00      	add	r7, sp, #0
 800e334:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e336:	2300      	movs	r3, #0
 800e338:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e33a:	2300      	movs	r3, #0
 800e33c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e344:	4618      	mov	r0, r3
 800e346:	f7f6 f952 	bl	80045ee <HAL_HCD_ResetPort>
 800e34a:	4603      	mov	r3, r0
 800e34c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e34e:	7bfb      	ldrb	r3, [r7, #15]
 800e350:	4618      	mov	r0, r3
 800e352:	f000 f92f 	bl	800e5b4 <USBH_Get_USB_Status>
 800e356:	4603      	mov	r3, r0
 800e358:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e35a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e35c:	4618      	mov	r0, r3
 800e35e:	3710      	adds	r7, #16
 800e360:	46bd      	mov	sp, r7
 800e362:	bd80      	pop	{r7, pc}

0800e364 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e364:	b580      	push	{r7, lr}
 800e366:	b082      	sub	sp, #8
 800e368:	af00      	add	r7, sp, #0
 800e36a:	6078      	str	r0, [r7, #4]
 800e36c:	460b      	mov	r3, r1
 800e36e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e376:	78fa      	ldrb	r2, [r7, #3]
 800e378:	4611      	mov	r1, r2
 800e37a:	4618      	mov	r0, r3
 800e37c:	f7f6 f959 	bl	8004632 <HAL_HCD_HC_GetXferCount>
 800e380:	4603      	mov	r3, r0
}
 800e382:	4618      	mov	r0, r3
 800e384:	3708      	adds	r7, #8
 800e386:	46bd      	mov	sp, r7
 800e388:	bd80      	pop	{r7, pc}

0800e38a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800e38a:	b590      	push	{r4, r7, lr}
 800e38c:	b089      	sub	sp, #36	; 0x24
 800e38e:	af04      	add	r7, sp, #16
 800e390:	6078      	str	r0, [r7, #4]
 800e392:	4608      	mov	r0, r1
 800e394:	4611      	mov	r1, r2
 800e396:	461a      	mov	r2, r3
 800e398:	4603      	mov	r3, r0
 800e39a:	70fb      	strb	r3, [r7, #3]
 800e39c:	460b      	mov	r3, r1
 800e39e:	70bb      	strb	r3, [r7, #2]
 800e3a0:	4613      	mov	r3, r2
 800e3a2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e3a4:	2300      	movs	r3, #0
 800e3a6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e3a8:	2300      	movs	r3, #0
 800e3aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e3b2:	787c      	ldrb	r4, [r7, #1]
 800e3b4:	78ba      	ldrb	r2, [r7, #2]
 800e3b6:	78f9      	ldrb	r1, [r7, #3]
 800e3b8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e3ba:	9302      	str	r3, [sp, #8]
 800e3bc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e3c0:	9301      	str	r3, [sp, #4]
 800e3c2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e3c6:	9300      	str	r3, [sp, #0]
 800e3c8:	4623      	mov	r3, r4
 800e3ca:	f7f5 fdbc 	bl	8003f46 <HAL_HCD_HC_Init>
 800e3ce:	4603      	mov	r3, r0
 800e3d0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800e3d2:	7bfb      	ldrb	r3, [r7, #15]
 800e3d4:	4618      	mov	r0, r3
 800e3d6:	f000 f8ed 	bl	800e5b4 <USBH_Get_USB_Status>
 800e3da:	4603      	mov	r3, r0
 800e3dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e3de:	7bbb      	ldrb	r3, [r7, #14]
}
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	3714      	adds	r7, #20
 800e3e4:	46bd      	mov	sp, r7
 800e3e6:	bd90      	pop	{r4, r7, pc}

0800e3e8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e3e8:	b580      	push	{r7, lr}
 800e3ea:	b084      	sub	sp, #16
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	6078      	str	r0, [r7, #4]
 800e3f0:	460b      	mov	r3, r1
 800e3f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e3f4:	2300      	movs	r3, #0
 800e3f6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e402:	78fa      	ldrb	r2, [r7, #3]
 800e404:	4611      	mov	r1, r2
 800e406:	4618      	mov	r0, r3
 800e408:	f7f5 fe2c 	bl	8004064 <HAL_HCD_HC_Halt>
 800e40c:	4603      	mov	r3, r0
 800e40e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e410:	7bfb      	ldrb	r3, [r7, #15]
 800e412:	4618      	mov	r0, r3
 800e414:	f000 f8ce 	bl	800e5b4 <USBH_Get_USB_Status>
 800e418:	4603      	mov	r3, r0
 800e41a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e41c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e41e:	4618      	mov	r0, r3
 800e420:	3710      	adds	r7, #16
 800e422:	46bd      	mov	sp, r7
 800e424:	bd80      	pop	{r7, pc}

0800e426 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800e426:	b590      	push	{r4, r7, lr}
 800e428:	b089      	sub	sp, #36	; 0x24
 800e42a:	af04      	add	r7, sp, #16
 800e42c:	6078      	str	r0, [r7, #4]
 800e42e:	4608      	mov	r0, r1
 800e430:	4611      	mov	r1, r2
 800e432:	461a      	mov	r2, r3
 800e434:	4603      	mov	r3, r0
 800e436:	70fb      	strb	r3, [r7, #3]
 800e438:	460b      	mov	r3, r1
 800e43a:	70bb      	strb	r3, [r7, #2]
 800e43c:	4613      	mov	r3, r2
 800e43e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e440:	2300      	movs	r3, #0
 800e442:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e444:	2300      	movs	r3, #0
 800e446:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e44e:	787c      	ldrb	r4, [r7, #1]
 800e450:	78ba      	ldrb	r2, [r7, #2]
 800e452:	78f9      	ldrb	r1, [r7, #3]
 800e454:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e458:	9303      	str	r3, [sp, #12]
 800e45a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e45c:	9302      	str	r3, [sp, #8]
 800e45e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e460:	9301      	str	r3, [sp, #4]
 800e462:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e466:	9300      	str	r3, [sp, #0]
 800e468:	4623      	mov	r3, r4
 800e46a:	f7f5 fe1f 	bl	80040ac <HAL_HCD_HC_SubmitRequest>
 800e46e:	4603      	mov	r3, r0
 800e470:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800e472:	7bfb      	ldrb	r3, [r7, #15]
 800e474:	4618      	mov	r0, r3
 800e476:	f000 f89d 	bl	800e5b4 <USBH_Get_USB_Status>
 800e47a:	4603      	mov	r3, r0
 800e47c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e47e:	7bbb      	ldrb	r3, [r7, #14]
}
 800e480:	4618      	mov	r0, r3
 800e482:	3714      	adds	r7, #20
 800e484:	46bd      	mov	sp, r7
 800e486:	bd90      	pop	{r4, r7, pc}

0800e488 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e488:	b580      	push	{r7, lr}
 800e48a:	b082      	sub	sp, #8
 800e48c:	af00      	add	r7, sp, #0
 800e48e:	6078      	str	r0, [r7, #4]
 800e490:	460b      	mov	r3, r1
 800e492:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e49a:	78fa      	ldrb	r2, [r7, #3]
 800e49c:	4611      	mov	r1, r2
 800e49e:	4618      	mov	r0, r3
 800e4a0:	f7f6 f8b3 	bl	800460a <HAL_HCD_HC_GetURBState>
 800e4a4:	4603      	mov	r3, r0
}
 800e4a6:	4618      	mov	r0, r3
 800e4a8:	3708      	adds	r7, #8
 800e4aa:	46bd      	mov	sp, r7
 800e4ac:	bd80      	pop	{r7, pc}

0800e4ae <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800e4ae:	b580      	push	{r7, lr}
 800e4b0:	b082      	sub	sp, #8
 800e4b2:	af00      	add	r7, sp, #0
 800e4b4:	6078      	str	r0, [r7, #4]
 800e4b6:	460b      	mov	r3, r1
 800e4b8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_HS) {
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d103      	bne.n	800e4cc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusHS(state);
 800e4c4:	78fb      	ldrb	r3, [r7, #3]
 800e4c6:	4618      	mov	r0, r3
 800e4c8:	f000 f8a0 	bl	800e60c <MX_DriverVbusHS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800e4cc:	20c8      	movs	r0, #200	; 0xc8
 800e4ce:	f7f4 fe45 	bl	800315c <HAL_Delay>
  return USBH_OK;
 800e4d2:	2300      	movs	r3, #0
}
 800e4d4:	4618      	mov	r0, r3
 800e4d6:	3708      	adds	r7, #8
 800e4d8:	46bd      	mov	sp, r7
 800e4da:	bd80      	pop	{r7, pc}

0800e4dc <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800e4dc:	b480      	push	{r7}
 800e4de:	b085      	sub	sp, #20
 800e4e0:	af00      	add	r7, sp, #0
 800e4e2:	6078      	str	r0, [r7, #4]
 800e4e4:	460b      	mov	r3, r1
 800e4e6:	70fb      	strb	r3, [r7, #3]
 800e4e8:	4613      	mov	r3, r2
 800e4ea:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e4f2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800e4f4:	78fb      	ldrb	r3, [r7, #3]
 800e4f6:	68fa      	ldr	r2, [r7, #12]
 800e4f8:	212c      	movs	r1, #44	; 0x2c
 800e4fa:	fb01 f303 	mul.w	r3, r1, r3
 800e4fe:	4413      	add	r3, r2
 800e500:	333b      	adds	r3, #59	; 0x3b
 800e502:	781b      	ldrb	r3, [r3, #0]
 800e504:	2b00      	cmp	r3, #0
 800e506:	d009      	beq.n	800e51c <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800e508:	78fb      	ldrb	r3, [r7, #3]
 800e50a:	68fa      	ldr	r2, [r7, #12]
 800e50c:	212c      	movs	r1, #44	; 0x2c
 800e50e:	fb01 f303 	mul.w	r3, r1, r3
 800e512:	4413      	add	r3, r2
 800e514:	3354      	adds	r3, #84	; 0x54
 800e516:	78ba      	ldrb	r2, [r7, #2]
 800e518:	701a      	strb	r2, [r3, #0]
 800e51a:	e008      	b.n	800e52e <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800e51c:	78fb      	ldrb	r3, [r7, #3]
 800e51e:	68fa      	ldr	r2, [r7, #12]
 800e520:	212c      	movs	r1, #44	; 0x2c
 800e522:	fb01 f303 	mul.w	r3, r1, r3
 800e526:	4413      	add	r3, r2
 800e528:	3355      	adds	r3, #85	; 0x55
 800e52a:	78ba      	ldrb	r2, [r7, #2]
 800e52c:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800e52e:	2300      	movs	r3, #0
}
 800e530:	4618      	mov	r0, r3
 800e532:	3714      	adds	r7, #20
 800e534:	46bd      	mov	sp, r7
 800e536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e53a:	4770      	bx	lr

0800e53c <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e53c:	b480      	push	{r7}
 800e53e:	b085      	sub	sp, #20
 800e540:	af00      	add	r7, sp, #0
 800e542:	6078      	str	r0, [r7, #4]
 800e544:	460b      	mov	r3, r1
 800e546:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 800e548:	2300      	movs	r3, #0
 800e54a:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e552:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 800e554:	78fb      	ldrb	r3, [r7, #3]
 800e556:	68ba      	ldr	r2, [r7, #8]
 800e558:	212c      	movs	r1, #44	; 0x2c
 800e55a:	fb01 f303 	mul.w	r3, r1, r3
 800e55e:	4413      	add	r3, r2
 800e560:	333b      	adds	r3, #59	; 0x3b
 800e562:	781b      	ldrb	r3, [r3, #0]
 800e564:	2b00      	cmp	r3, #0
 800e566:	d009      	beq.n	800e57c <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 800e568:	78fb      	ldrb	r3, [r7, #3]
 800e56a:	68ba      	ldr	r2, [r7, #8]
 800e56c:	212c      	movs	r1, #44	; 0x2c
 800e56e:	fb01 f303 	mul.w	r3, r1, r3
 800e572:	4413      	add	r3, r2
 800e574:	3354      	adds	r3, #84	; 0x54
 800e576:	781b      	ldrb	r3, [r3, #0]
 800e578:	73fb      	strb	r3, [r7, #15]
 800e57a:	e008      	b.n	800e58e <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800e57c:	78fb      	ldrb	r3, [r7, #3]
 800e57e:	68ba      	ldr	r2, [r7, #8]
 800e580:	212c      	movs	r1, #44	; 0x2c
 800e582:	fb01 f303 	mul.w	r3, r1, r3
 800e586:	4413      	add	r3, r2
 800e588:	3355      	adds	r3, #85	; 0x55
 800e58a:	781b      	ldrb	r3, [r3, #0]
 800e58c:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 800e58e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e590:	4618      	mov	r0, r3
 800e592:	3714      	adds	r7, #20
 800e594:	46bd      	mov	sp, r7
 800e596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e59a:	4770      	bx	lr

0800e59c <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800e59c:	b580      	push	{r7, lr}
 800e59e:	b082      	sub	sp, #8
 800e5a0:	af00      	add	r7, sp, #0
 800e5a2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800e5a4:	6878      	ldr	r0, [r7, #4]
 800e5a6:	f7f4 fdd9 	bl	800315c <HAL_Delay>
}
 800e5aa:	bf00      	nop
 800e5ac:	3708      	adds	r7, #8
 800e5ae:	46bd      	mov	sp, r7
 800e5b0:	bd80      	pop	{r7, pc}
	...

0800e5b4 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e5b4:	b480      	push	{r7}
 800e5b6:	b085      	sub	sp, #20
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	4603      	mov	r3, r0
 800e5bc:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e5be:	2300      	movs	r3, #0
 800e5c0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e5c2:	79fb      	ldrb	r3, [r7, #7]
 800e5c4:	2b03      	cmp	r3, #3
 800e5c6:	d817      	bhi.n	800e5f8 <USBH_Get_USB_Status+0x44>
 800e5c8:	a201      	add	r2, pc, #4	; (adr r2, 800e5d0 <USBH_Get_USB_Status+0x1c>)
 800e5ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5ce:	bf00      	nop
 800e5d0:	0800e5e1 	.word	0x0800e5e1
 800e5d4:	0800e5e7 	.word	0x0800e5e7
 800e5d8:	0800e5ed 	.word	0x0800e5ed
 800e5dc:	0800e5f3 	.word	0x0800e5f3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800e5e0:	2300      	movs	r3, #0
 800e5e2:	73fb      	strb	r3, [r7, #15]
    break;
 800e5e4:	e00b      	b.n	800e5fe <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800e5e6:	2302      	movs	r3, #2
 800e5e8:	73fb      	strb	r3, [r7, #15]
    break;
 800e5ea:	e008      	b.n	800e5fe <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800e5ec:	2301      	movs	r3, #1
 800e5ee:	73fb      	strb	r3, [r7, #15]
    break;
 800e5f0:	e005      	b.n	800e5fe <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800e5f2:	2302      	movs	r3, #2
 800e5f4:	73fb      	strb	r3, [r7, #15]
    break;
 800e5f6:	e002      	b.n	800e5fe <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800e5f8:	2302      	movs	r3, #2
 800e5fa:	73fb      	strb	r3, [r7, #15]
    break;
 800e5fc:	bf00      	nop
  }
  return usb_status;
 800e5fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800e600:	4618      	mov	r0, r3
 800e602:	3714      	adds	r7, #20
 800e604:	46bd      	mov	sp, r7
 800e606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e60a:	4770      	bx	lr

0800e60c <MX_DriverVbusHS>:
  *          This parameter can be one of the these values:
  *          - 1 : VBUS Active
  *          - 0 : VBUS Inactive
  */
void MX_DriverVbusHS(uint8_t state)
{
 800e60c:	b580      	push	{r7, lr}
 800e60e:	b084      	sub	sp, #16
 800e610:	af00      	add	r7, sp, #0
 800e612:	4603      	mov	r3, r0
 800e614:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800e616:	79fb      	ldrb	r3, [r7, #7]
 800e618:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_HS */
  if(state == 0)
 800e61a:	79fb      	ldrb	r3, [r7, #7]
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d102      	bne.n	800e626 <MX_DriverVbusHS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800e620:	2301      	movs	r3, #1
 800e622:	73fb      	strb	r3, [r7, #15]
 800e624:	e001      	b.n	800e62a <MX_DriverVbusHS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800e626:	2300      	movs	r3, #0
 800e628:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_HS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4,(GPIO_PinState)data);
 800e62a:	7bfb      	ldrb	r3, [r7, #15]
 800e62c:	461a      	mov	r2, r3
 800e62e:	2110      	movs	r1, #16
 800e630:	4803      	ldr	r0, [pc, #12]	; (800e640 <MX_DriverVbusHS+0x34>)
 800e632:	f7f5 fc0d 	bl	8003e50 <HAL_GPIO_WritePin>
}
 800e636:	bf00      	nop
 800e638:	3710      	adds	r7, #16
 800e63a:	46bd      	mov	sp, r7
 800e63c:	bd80      	pop	{r7, pc}
 800e63e:	bf00      	nop
 800e640:	40020800 	.word	0x40020800

0800e644 <atoi>:
 800e644:	220a      	movs	r2, #10
 800e646:	2100      	movs	r1, #0
 800e648:	f000 baa0 	b.w	800eb8c <strtol>

0800e64c <__errno>:
 800e64c:	4b01      	ldr	r3, [pc, #4]	; (800e654 <__errno+0x8>)
 800e64e:	6818      	ldr	r0, [r3, #0]
 800e650:	4770      	bx	lr
 800e652:	bf00      	nop
 800e654:	20000030 	.word	0x20000030

0800e658 <__libc_init_array>:
 800e658:	b570      	push	{r4, r5, r6, lr}
 800e65a:	4d0d      	ldr	r5, [pc, #52]	; (800e690 <__libc_init_array+0x38>)
 800e65c:	4c0d      	ldr	r4, [pc, #52]	; (800e694 <__libc_init_array+0x3c>)
 800e65e:	1b64      	subs	r4, r4, r5
 800e660:	10a4      	asrs	r4, r4, #2
 800e662:	2600      	movs	r6, #0
 800e664:	42a6      	cmp	r6, r4
 800e666:	d109      	bne.n	800e67c <__libc_init_array+0x24>
 800e668:	4d0b      	ldr	r5, [pc, #44]	; (800e698 <__libc_init_array+0x40>)
 800e66a:	4c0c      	ldr	r4, [pc, #48]	; (800e69c <__libc_init_array+0x44>)
 800e66c:	f001 f91e 	bl	800f8ac <_init>
 800e670:	1b64      	subs	r4, r4, r5
 800e672:	10a4      	asrs	r4, r4, #2
 800e674:	2600      	movs	r6, #0
 800e676:	42a6      	cmp	r6, r4
 800e678:	d105      	bne.n	800e686 <__libc_init_array+0x2e>
 800e67a:	bd70      	pop	{r4, r5, r6, pc}
 800e67c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e680:	4798      	blx	r3
 800e682:	3601      	adds	r6, #1
 800e684:	e7ee      	b.n	800e664 <__libc_init_array+0xc>
 800e686:	f855 3b04 	ldr.w	r3, [r5], #4
 800e68a:	4798      	blx	r3
 800e68c:	3601      	adds	r6, #1
 800e68e:	e7f2      	b.n	800e676 <__libc_init_array+0x1e>
 800e690:	0800fdbc 	.word	0x0800fdbc
 800e694:	0800fdbc 	.word	0x0800fdbc
 800e698:	0800fdbc 	.word	0x0800fdbc
 800e69c:	0800fdc0 	.word	0x0800fdc0

0800e6a0 <malloc>:
 800e6a0:	4b02      	ldr	r3, [pc, #8]	; (800e6ac <malloc+0xc>)
 800e6a2:	4601      	mov	r1, r0
 800e6a4:	6818      	ldr	r0, [r3, #0]
 800e6a6:	f000 b88d 	b.w	800e7c4 <_malloc_r>
 800e6aa:	bf00      	nop
 800e6ac:	20000030 	.word	0x20000030

0800e6b0 <free>:
 800e6b0:	4b02      	ldr	r3, [pc, #8]	; (800e6bc <free+0xc>)
 800e6b2:	4601      	mov	r1, r0
 800e6b4:	6818      	ldr	r0, [r3, #0]
 800e6b6:	f000 b819 	b.w	800e6ec <_free_r>
 800e6ba:	bf00      	nop
 800e6bc:	20000030 	.word	0x20000030

0800e6c0 <memcpy>:
 800e6c0:	440a      	add	r2, r1
 800e6c2:	4291      	cmp	r1, r2
 800e6c4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800e6c8:	d100      	bne.n	800e6cc <memcpy+0xc>
 800e6ca:	4770      	bx	lr
 800e6cc:	b510      	push	{r4, lr}
 800e6ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e6d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e6d6:	4291      	cmp	r1, r2
 800e6d8:	d1f9      	bne.n	800e6ce <memcpy+0xe>
 800e6da:	bd10      	pop	{r4, pc}

0800e6dc <memset>:
 800e6dc:	4402      	add	r2, r0
 800e6de:	4603      	mov	r3, r0
 800e6e0:	4293      	cmp	r3, r2
 800e6e2:	d100      	bne.n	800e6e6 <memset+0xa>
 800e6e4:	4770      	bx	lr
 800e6e6:	f803 1b01 	strb.w	r1, [r3], #1
 800e6ea:	e7f9      	b.n	800e6e0 <memset+0x4>

0800e6ec <_free_r>:
 800e6ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e6ee:	2900      	cmp	r1, #0
 800e6f0:	d044      	beq.n	800e77c <_free_r+0x90>
 800e6f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e6f6:	9001      	str	r0, [sp, #4]
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	f1a1 0404 	sub.w	r4, r1, #4
 800e6fe:	bfb8      	it	lt
 800e700:	18e4      	addlt	r4, r4, r3
 800e702:	f000 fc6d 	bl	800efe0 <__malloc_lock>
 800e706:	4a1e      	ldr	r2, [pc, #120]	; (800e780 <_free_r+0x94>)
 800e708:	9801      	ldr	r0, [sp, #4]
 800e70a:	6813      	ldr	r3, [r2, #0]
 800e70c:	b933      	cbnz	r3, 800e71c <_free_r+0x30>
 800e70e:	6063      	str	r3, [r4, #4]
 800e710:	6014      	str	r4, [r2, #0]
 800e712:	b003      	add	sp, #12
 800e714:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e718:	f000 bc68 	b.w	800efec <__malloc_unlock>
 800e71c:	42a3      	cmp	r3, r4
 800e71e:	d908      	bls.n	800e732 <_free_r+0x46>
 800e720:	6825      	ldr	r5, [r4, #0]
 800e722:	1961      	adds	r1, r4, r5
 800e724:	428b      	cmp	r3, r1
 800e726:	bf01      	itttt	eq
 800e728:	6819      	ldreq	r1, [r3, #0]
 800e72a:	685b      	ldreq	r3, [r3, #4]
 800e72c:	1949      	addeq	r1, r1, r5
 800e72e:	6021      	streq	r1, [r4, #0]
 800e730:	e7ed      	b.n	800e70e <_free_r+0x22>
 800e732:	461a      	mov	r2, r3
 800e734:	685b      	ldr	r3, [r3, #4]
 800e736:	b10b      	cbz	r3, 800e73c <_free_r+0x50>
 800e738:	42a3      	cmp	r3, r4
 800e73a:	d9fa      	bls.n	800e732 <_free_r+0x46>
 800e73c:	6811      	ldr	r1, [r2, #0]
 800e73e:	1855      	adds	r5, r2, r1
 800e740:	42a5      	cmp	r5, r4
 800e742:	d10b      	bne.n	800e75c <_free_r+0x70>
 800e744:	6824      	ldr	r4, [r4, #0]
 800e746:	4421      	add	r1, r4
 800e748:	1854      	adds	r4, r2, r1
 800e74a:	42a3      	cmp	r3, r4
 800e74c:	6011      	str	r1, [r2, #0]
 800e74e:	d1e0      	bne.n	800e712 <_free_r+0x26>
 800e750:	681c      	ldr	r4, [r3, #0]
 800e752:	685b      	ldr	r3, [r3, #4]
 800e754:	6053      	str	r3, [r2, #4]
 800e756:	4421      	add	r1, r4
 800e758:	6011      	str	r1, [r2, #0]
 800e75a:	e7da      	b.n	800e712 <_free_r+0x26>
 800e75c:	d902      	bls.n	800e764 <_free_r+0x78>
 800e75e:	230c      	movs	r3, #12
 800e760:	6003      	str	r3, [r0, #0]
 800e762:	e7d6      	b.n	800e712 <_free_r+0x26>
 800e764:	6825      	ldr	r5, [r4, #0]
 800e766:	1961      	adds	r1, r4, r5
 800e768:	428b      	cmp	r3, r1
 800e76a:	bf04      	itt	eq
 800e76c:	6819      	ldreq	r1, [r3, #0]
 800e76e:	685b      	ldreq	r3, [r3, #4]
 800e770:	6063      	str	r3, [r4, #4]
 800e772:	bf04      	itt	eq
 800e774:	1949      	addeq	r1, r1, r5
 800e776:	6021      	streq	r1, [r4, #0]
 800e778:	6054      	str	r4, [r2, #4]
 800e77a:	e7ca      	b.n	800e712 <_free_r+0x26>
 800e77c:	b003      	add	sp, #12
 800e77e:	bd30      	pop	{r4, r5, pc}
 800e780:	20003b3c 	.word	0x20003b3c

0800e784 <sbrk_aligned>:
 800e784:	b570      	push	{r4, r5, r6, lr}
 800e786:	4e0e      	ldr	r6, [pc, #56]	; (800e7c0 <sbrk_aligned+0x3c>)
 800e788:	460c      	mov	r4, r1
 800e78a:	6831      	ldr	r1, [r6, #0]
 800e78c:	4605      	mov	r5, r0
 800e78e:	b911      	cbnz	r1, 800e796 <sbrk_aligned+0x12>
 800e790:	f000 f8a4 	bl	800e8dc <_sbrk_r>
 800e794:	6030      	str	r0, [r6, #0]
 800e796:	4621      	mov	r1, r4
 800e798:	4628      	mov	r0, r5
 800e79a:	f000 f89f 	bl	800e8dc <_sbrk_r>
 800e79e:	1c43      	adds	r3, r0, #1
 800e7a0:	d00a      	beq.n	800e7b8 <sbrk_aligned+0x34>
 800e7a2:	1cc4      	adds	r4, r0, #3
 800e7a4:	f024 0403 	bic.w	r4, r4, #3
 800e7a8:	42a0      	cmp	r0, r4
 800e7aa:	d007      	beq.n	800e7bc <sbrk_aligned+0x38>
 800e7ac:	1a21      	subs	r1, r4, r0
 800e7ae:	4628      	mov	r0, r5
 800e7b0:	f000 f894 	bl	800e8dc <_sbrk_r>
 800e7b4:	3001      	adds	r0, #1
 800e7b6:	d101      	bne.n	800e7bc <sbrk_aligned+0x38>
 800e7b8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800e7bc:	4620      	mov	r0, r4
 800e7be:	bd70      	pop	{r4, r5, r6, pc}
 800e7c0:	20003b40 	.word	0x20003b40

0800e7c4 <_malloc_r>:
 800e7c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7c8:	1ccd      	adds	r5, r1, #3
 800e7ca:	f025 0503 	bic.w	r5, r5, #3
 800e7ce:	3508      	adds	r5, #8
 800e7d0:	2d0c      	cmp	r5, #12
 800e7d2:	bf38      	it	cc
 800e7d4:	250c      	movcc	r5, #12
 800e7d6:	2d00      	cmp	r5, #0
 800e7d8:	4607      	mov	r7, r0
 800e7da:	db01      	blt.n	800e7e0 <_malloc_r+0x1c>
 800e7dc:	42a9      	cmp	r1, r5
 800e7de:	d905      	bls.n	800e7ec <_malloc_r+0x28>
 800e7e0:	230c      	movs	r3, #12
 800e7e2:	603b      	str	r3, [r7, #0]
 800e7e4:	2600      	movs	r6, #0
 800e7e6:	4630      	mov	r0, r6
 800e7e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e7ec:	4e2e      	ldr	r6, [pc, #184]	; (800e8a8 <_malloc_r+0xe4>)
 800e7ee:	f000 fbf7 	bl	800efe0 <__malloc_lock>
 800e7f2:	6833      	ldr	r3, [r6, #0]
 800e7f4:	461c      	mov	r4, r3
 800e7f6:	bb34      	cbnz	r4, 800e846 <_malloc_r+0x82>
 800e7f8:	4629      	mov	r1, r5
 800e7fa:	4638      	mov	r0, r7
 800e7fc:	f7ff ffc2 	bl	800e784 <sbrk_aligned>
 800e800:	1c43      	adds	r3, r0, #1
 800e802:	4604      	mov	r4, r0
 800e804:	d14d      	bne.n	800e8a2 <_malloc_r+0xde>
 800e806:	6834      	ldr	r4, [r6, #0]
 800e808:	4626      	mov	r6, r4
 800e80a:	2e00      	cmp	r6, #0
 800e80c:	d140      	bne.n	800e890 <_malloc_r+0xcc>
 800e80e:	6823      	ldr	r3, [r4, #0]
 800e810:	4631      	mov	r1, r6
 800e812:	4638      	mov	r0, r7
 800e814:	eb04 0803 	add.w	r8, r4, r3
 800e818:	f000 f860 	bl	800e8dc <_sbrk_r>
 800e81c:	4580      	cmp	r8, r0
 800e81e:	d13a      	bne.n	800e896 <_malloc_r+0xd2>
 800e820:	6821      	ldr	r1, [r4, #0]
 800e822:	3503      	adds	r5, #3
 800e824:	1a6d      	subs	r5, r5, r1
 800e826:	f025 0503 	bic.w	r5, r5, #3
 800e82a:	3508      	adds	r5, #8
 800e82c:	2d0c      	cmp	r5, #12
 800e82e:	bf38      	it	cc
 800e830:	250c      	movcc	r5, #12
 800e832:	4629      	mov	r1, r5
 800e834:	4638      	mov	r0, r7
 800e836:	f7ff ffa5 	bl	800e784 <sbrk_aligned>
 800e83a:	3001      	adds	r0, #1
 800e83c:	d02b      	beq.n	800e896 <_malloc_r+0xd2>
 800e83e:	6823      	ldr	r3, [r4, #0]
 800e840:	442b      	add	r3, r5
 800e842:	6023      	str	r3, [r4, #0]
 800e844:	e00e      	b.n	800e864 <_malloc_r+0xa0>
 800e846:	6822      	ldr	r2, [r4, #0]
 800e848:	1b52      	subs	r2, r2, r5
 800e84a:	d41e      	bmi.n	800e88a <_malloc_r+0xc6>
 800e84c:	2a0b      	cmp	r2, #11
 800e84e:	d916      	bls.n	800e87e <_malloc_r+0xba>
 800e850:	1961      	adds	r1, r4, r5
 800e852:	42a3      	cmp	r3, r4
 800e854:	6025      	str	r5, [r4, #0]
 800e856:	bf18      	it	ne
 800e858:	6059      	strne	r1, [r3, #4]
 800e85a:	6863      	ldr	r3, [r4, #4]
 800e85c:	bf08      	it	eq
 800e85e:	6031      	streq	r1, [r6, #0]
 800e860:	5162      	str	r2, [r4, r5]
 800e862:	604b      	str	r3, [r1, #4]
 800e864:	4638      	mov	r0, r7
 800e866:	f104 060b 	add.w	r6, r4, #11
 800e86a:	f000 fbbf 	bl	800efec <__malloc_unlock>
 800e86e:	f026 0607 	bic.w	r6, r6, #7
 800e872:	1d23      	adds	r3, r4, #4
 800e874:	1af2      	subs	r2, r6, r3
 800e876:	d0b6      	beq.n	800e7e6 <_malloc_r+0x22>
 800e878:	1b9b      	subs	r3, r3, r6
 800e87a:	50a3      	str	r3, [r4, r2]
 800e87c:	e7b3      	b.n	800e7e6 <_malloc_r+0x22>
 800e87e:	6862      	ldr	r2, [r4, #4]
 800e880:	42a3      	cmp	r3, r4
 800e882:	bf0c      	ite	eq
 800e884:	6032      	streq	r2, [r6, #0]
 800e886:	605a      	strne	r2, [r3, #4]
 800e888:	e7ec      	b.n	800e864 <_malloc_r+0xa0>
 800e88a:	4623      	mov	r3, r4
 800e88c:	6864      	ldr	r4, [r4, #4]
 800e88e:	e7b2      	b.n	800e7f6 <_malloc_r+0x32>
 800e890:	4634      	mov	r4, r6
 800e892:	6876      	ldr	r6, [r6, #4]
 800e894:	e7b9      	b.n	800e80a <_malloc_r+0x46>
 800e896:	230c      	movs	r3, #12
 800e898:	603b      	str	r3, [r7, #0]
 800e89a:	4638      	mov	r0, r7
 800e89c:	f000 fba6 	bl	800efec <__malloc_unlock>
 800e8a0:	e7a1      	b.n	800e7e6 <_malloc_r+0x22>
 800e8a2:	6025      	str	r5, [r4, #0]
 800e8a4:	e7de      	b.n	800e864 <_malloc_r+0xa0>
 800e8a6:	bf00      	nop
 800e8a8:	20003b3c 	.word	0x20003b3c

0800e8ac <iprintf>:
 800e8ac:	b40f      	push	{r0, r1, r2, r3}
 800e8ae:	4b0a      	ldr	r3, [pc, #40]	; (800e8d8 <iprintf+0x2c>)
 800e8b0:	b513      	push	{r0, r1, r4, lr}
 800e8b2:	681c      	ldr	r4, [r3, #0]
 800e8b4:	b124      	cbz	r4, 800e8c0 <iprintf+0x14>
 800e8b6:	69a3      	ldr	r3, [r4, #24]
 800e8b8:	b913      	cbnz	r3, 800e8c0 <iprintf+0x14>
 800e8ba:	4620      	mov	r0, r4
 800e8bc:	f000 fa8a 	bl	800edd4 <__sinit>
 800e8c0:	ab05      	add	r3, sp, #20
 800e8c2:	9a04      	ldr	r2, [sp, #16]
 800e8c4:	68a1      	ldr	r1, [r4, #8]
 800e8c6:	9301      	str	r3, [sp, #4]
 800e8c8:	4620      	mov	r0, r4
 800e8ca:	f000 fbbf 	bl	800f04c <_vfiprintf_r>
 800e8ce:	b002      	add	sp, #8
 800e8d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e8d4:	b004      	add	sp, #16
 800e8d6:	4770      	bx	lr
 800e8d8:	20000030 	.word	0x20000030

0800e8dc <_sbrk_r>:
 800e8dc:	b538      	push	{r3, r4, r5, lr}
 800e8de:	4d06      	ldr	r5, [pc, #24]	; (800e8f8 <_sbrk_r+0x1c>)
 800e8e0:	2300      	movs	r3, #0
 800e8e2:	4604      	mov	r4, r0
 800e8e4:	4608      	mov	r0, r1
 800e8e6:	602b      	str	r3, [r5, #0]
 800e8e8:	f7f4 fb54 	bl	8002f94 <_sbrk>
 800e8ec:	1c43      	adds	r3, r0, #1
 800e8ee:	d102      	bne.n	800e8f6 <_sbrk_r+0x1a>
 800e8f0:	682b      	ldr	r3, [r5, #0]
 800e8f2:	b103      	cbz	r3, 800e8f6 <_sbrk_r+0x1a>
 800e8f4:	6023      	str	r3, [r4, #0]
 800e8f6:	bd38      	pop	{r3, r4, r5, pc}
 800e8f8:	20003b48 	.word	0x20003b48

0800e8fc <setvbuf>:
 800e8fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e900:	461d      	mov	r5, r3
 800e902:	4b5d      	ldr	r3, [pc, #372]	; (800ea78 <setvbuf+0x17c>)
 800e904:	681f      	ldr	r7, [r3, #0]
 800e906:	4604      	mov	r4, r0
 800e908:	460e      	mov	r6, r1
 800e90a:	4690      	mov	r8, r2
 800e90c:	b127      	cbz	r7, 800e918 <setvbuf+0x1c>
 800e90e:	69bb      	ldr	r3, [r7, #24]
 800e910:	b913      	cbnz	r3, 800e918 <setvbuf+0x1c>
 800e912:	4638      	mov	r0, r7
 800e914:	f000 fa5e 	bl	800edd4 <__sinit>
 800e918:	4b58      	ldr	r3, [pc, #352]	; (800ea7c <setvbuf+0x180>)
 800e91a:	429c      	cmp	r4, r3
 800e91c:	d167      	bne.n	800e9ee <setvbuf+0xf2>
 800e91e:	687c      	ldr	r4, [r7, #4]
 800e920:	f1b8 0f02 	cmp.w	r8, #2
 800e924:	d006      	beq.n	800e934 <setvbuf+0x38>
 800e926:	f1b8 0f01 	cmp.w	r8, #1
 800e92a:	f200 809f 	bhi.w	800ea6c <setvbuf+0x170>
 800e92e:	2d00      	cmp	r5, #0
 800e930:	f2c0 809c 	blt.w	800ea6c <setvbuf+0x170>
 800e934:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e936:	07db      	lsls	r3, r3, #31
 800e938:	d405      	bmi.n	800e946 <setvbuf+0x4a>
 800e93a:	89a3      	ldrh	r3, [r4, #12]
 800e93c:	0598      	lsls	r0, r3, #22
 800e93e:	d402      	bmi.n	800e946 <setvbuf+0x4a>
 800e940:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e942:	f000 fae5 	bl	800ef10 <__retarget_lock_acquire_recursive>
 800e946:	4621      	mov	r1, r4
 800e948:	4638      	mov	r0, r7
 800e94a:	f000 f9af 	bl	800ecac <_fflush_r>
 800e94e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e950:	b141      	cbz	r1, 800e964 <setvbuf+0x68>
 800e952:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e956:	4299      	cmp	r1, r3
 800e958:	d002      	beq.n	800e960 <setvbuf+0x64>
 800e95a:	4638      	mov	r0, r7
 800e95c:	f7ff fec6 	bl	800e6ec <_free_r>
 800e960:	2300      	movs	r3, #0
 800e962:	6363      	str	r3, [r4, #52]	; 0x34
 800e964:	2300      	movs	r3, #0
 800e966:	61a3      	str	r3, [r4, #24]
 800e968:	6063      	str	r3, [r4, #4]
 800e96a:	89a3      	ldrh	r3, [r4, #12]
 800e96c:	0619      	lsls	r1, r3, #24
 800e96e:	d503      	bpl.n	800e978 <setvbuf+0x7c>
 800e970:	6921      	ldr	r1, [r4, #16]
 800e972:	4638      	mov	r0, r7
 800e974:	f7ff feba 	bl	800e6ec <_free_r>
 800e978:	89a3      	ldrh	r3, [r4, #12]
 800e97a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800e97e:	f023 0303 	bic.w	r3, r3, #3
 800e982:	f1b8 0f02 	cmp.w	r8, #2
 800e986:	81a3      	strh	r3, [r4, #12]
 800e988:	d06c      	beq.n	800ea64 <setvbuf+0x168>
 800e98a:	ab01      	add	r3, sp, #4
 800e98c:	466a      	mov	r2, sp
 800e98e:	4621      	mov	r1, r4
 800e990:	4638      	mov	r0, r7
 800e992:	f000 fabf 	bl	800ef14 <__swhatbuf_r>
 800e996:	89a3      	ldrh	r3, [r4, #12]
 800e998:	4318      	orrs	r0, r3
 800e99a:	81a0      	strh	r0, [r4, #12]
 800e99c:	2d00      	cmp	r5, #0
 800e99e:	d130      	bne.n	800ea02 <setvbuf+0x106>
 800e9a0:	9d00      	ldr	r5, [sp, #0]
 800e9a2:	4628      	mov	r0, r5
 800e9a4:	f7ff fe7c 	bl	800e6a0 <malloc>
 800e9a8:	4606      	mov	r6, r0
 800e9aa:	2800      	cmp	r0, #0
 800e9ac:	d155      	bne.n	800ea5a <setvbuf+0x15e>
 800e9ae:	f8dd 9000 	ldr.w	r9, [sp]
 800e9b2:	45a9      	cmp	r9, r5
 800e9b4:	d14a      	bne.n	800ea4c <setvbuf+0x150>
 800e9b6:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800e9ba:	2200      	movs	r2, #0
 800e9bc:	60a2      	str	r2, [r4, #8]
 800e9be:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800e9c2:	6022      	str	r2, [r4, #0]
 800e9c4:	6122      	str	r2, [r4, #16]
 800e9c6:	2201      	movs	r2, #1
 800e9c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9cc:	6162      	str	r2, [r4, #20]
 800e9ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e9d0:	f043 0302 	orr.w	r3, r3, #2
 800e9d4:	07d2      	lsls	r2, r2, #31
 800e9d6:	81a3      	strh	r3, [r4, #12]
 800e9d8:	d405      	bmi.n	800e9e6 <setvbuf+0xea>
 800e9da:	f413 7f00 	tst.w	r3, #512	; 0x200
 800e9de:	d102      	bne.n	800e9e6 <setvbuf+0xea>
 800e9e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e9e2:	f000 fa96 	bl	800ef12 <__retarget_lock_release_recursive>
 800e9e6:	4628      	mov	r0, r5
 800e9e8:	b003      	add	sp, #12
 800e9ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e9ee:	4b24      	ldr	r3, [pc, #144]	; (800ea80 <setvbuf+0x184>)
 800e9f0:	429c      	cmp	r4, r3
 800e9f2:	d101      	bne.n	800e9f8 <setvbuf+0xfc>
 800e9f4:	68bc      	ldr	r4, [r7, #8]
 800e9f6:	e793      	b.n	800e920 <setvbuf+0x24>
 800e9f8:	4b22      	ldr	r3, [pc, #136]	; (800ea84 <setvbuf+0x188>)
 800e9fa:	429c      	cmp	r4, r3
 800e9fc:	bf08      	it	eq
 800e9fe:	68fc      	ldreq	r4, [r7, #12]
 800ea00:	e78e      	b.n	800e920 <setvbuf+0x24>
 800ea02:	2e00      	cmp	r6, #0
 800ea04:	d0cd      	beq.n	800e9a2 <setvbuf+0xa6>
 800ea06:	69bb      	ldr	r3, [r7, #24]
 800ea08:	b913      	cbnz	r3, 800ea10 <setvbuf+0x114>
 800ea0a:	4638      	mov	r0, r7
 800ea0c:	f000 f9e2 	bl	800edd4 <__sinit>
 800ea10:	f1b8 0f01 	cmp.w	r8, #1
 800ea14:	bf08      	it	eq
 800ea16:	89a3      	ldrheq	r3, [r4, #12]
 800ea18:	6026      	str	r6, [r4, #0]
 800ea1a:	bf04      	itt	eq
 800ea1c:	f043 0301 	orreq.w	r3, r3, #1
 800ea20:	81a3      	strheq	r3, [r4, #12]
 800ea22:	89a2      	ldrh	r2, [r4, #12]
 800ea24:	f012 0308 	ands.w	r3, r2, #8
 800ea28:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800ea2c:	d01c      	beq.n	800ea68 <setvbuf+0x16c>
 800ea2e:	07d3      	lsls	r3, r2, #31
 800ea30:	bf41      	itttt	mi
 800ea32:	2300      	movmi	r3, #0
 800ea34:	426d      	negmi	r5, r5
 800ea36:	60a3      	strmi	r3, [r4, #8]
 800ea38:	61a5      	strmi	r5, [r4, #24]
 800ea3a:	bf58      	it	pl
 800ea3c:	60a5      	strpl	r5, [r4, #8]
 800ea3e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800ea40:	f015 0501 	ands.w	r5, r5, #1
 800ea44:	d115      	bne.n	800ea72 <setvbuf+0x176>
 800ea46:	f412 7f00 	tst.w	r2, #512	; 0x200
 800ea4a:	e7c8      	b.n	800e9de <setvbuf+0xe2>
 800ea4c:	4648      	mov	r0, r9
 800ea4e:	f7ff fe27 	bl	800e6a0 <malloc>
 800ea52:	4606      	mov	r6, r0
 800ea54:	2800      	cmp	r0, #0
 800ea56:	d0ae      	beq.n	800e9b6 <setvbuf+0xba>
 800ea58:	464d      	mov	r5, r9
 800ea5a:	89a3      	ldrh	r3, [r4, #12]
 800ea5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ea60:	81a3      	strh	r3, [r4, #12]
 800ea62:	e7d0      	b.n	800ea06 <setvbuf+0x10a>
 800ea64:	2500      	movs	r5, #0
 800ea66:	e7a8      	b.n	800e9ba <setvbuf+0xbe>
 800ea68:	60a3      	str	r3, [r4, #8]
 800ea6a:	e7e8      	b.n	800ea3e <setvbuf+0x142>
 800ea6c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800ea70:	e7b9      	b.n	800e9e6 <setvbuf+0xea>
 800ea72:	2500      	movs	r5, #0
 800ea74:	e7b7      	b.n	800e9e6 <setvbuf+0xea>
 800ea76:	bf00      	nop
 800ea78:	20000030 	.word	0x20000030
 800ea7c:	0800fd40 	.word	0x0800fd40
 800ea80:	0800fd60 	.word	0x0800fd60
 800ea84:	0800fd20 	.word	0x0800fd20

0800ea88 <_strtol_l.constprop.0>:
 800ea88:	2b01      	cmp	r3, #1
 800ea8a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ea8e:	d001      	beq.n	800ea94 <_strtol_l.constprop.0+0xc>
 800ea90:	2b24      	cmp	r3, #36	; 0x24
 800ea92:	d906      	bls.n	800eaa2 <_strtol_l.constprop.0+0x1a>
 800ea94:	f7ff fdda 	bl	800e64c <__errno>
 800ea98:	2316      	movs	r3, #22
 800ea9a:	6003      	str	r3, [r0, #0]
 800ea9c:	2000      	movs	r0, #0
 800ea9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eaa2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800eb88 <_strtol_l.constprop.0+0x100>
 800eaa6:	460d      	mov	r5, r1
 800eaa8:	462e      	mov	r6, r5
 800eaaa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eaae:	f814 700c 	ldrb.w	r7, [r4, ip]
 800eab2:	f017 0708 	ands.w	r7, r7, #8
 800eab6:	d1f7      	bne.n	800eaa8 <_strtol_l.constprop.0+0x20>
 800eab8:	2c2d      	cmp	r4, #45	; 0x2d
 800eaba:	d132      	bne.n	800eb22 <_strtol_l.constprop.0+0x9a>
 800eabc:	782c      	ldrb	r4, [r5, #0]
 800eabe:	2701      	movs	r7, #1
 800eac0:	1cb5      	adds	r5, r6, #2
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d05b      	beq.n	800eb7e <_strtol_l.constprop.0+0xf6>
 800eac6:	2b10      	cmp	r3, #16
 800eac8:	d109      	bne.n	800eade <_strtol_l.constprop.0+0x56>
 800eaca:	2c30      	cmp	r4, #48	; 0x30
 800eacc:	d107      	bne.n	800eade <_strtol_l.constprop.0+0x56>
 800eace:	782c      	ldrb	r4, [r5, #0]
 800ead0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ead4:	2c58      	cmp	r4, #88	; 0x58
 800ead6:	d14d      	bne.n	800eb74 <_strtol_l.constprop.0+0xec>
 800ead8:	786c      	ldrb	r4, [r5, #1]
 800eada:	2310      	movs	r3, #16
 800eadc:	3502      	adds	r5, #2
 800eade:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800eae2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800eae6:	f04f 0c00 	mov.w	ip, #0
 800eaea:	fbb8 f9f3 	udiv	r9, r8, r3
 800eaee:	4666      	mov	r6, ip
 800eaf0:	fb03 8a19 	mls	sl, r3, r9, r8
 800eaf4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800eaf8:	f1be 0f09 	cmp.w	lr, #9
 800eafc:	d816      	bhi.n	800eb2c <_strtol_l.constprop.0+0xa4>
 800eafe:	4674      	mov	r4, lr
 800eb00:	42a3      	cmp	r3, r4
 800eb02:	dd24      	ble.n	800eb4e <_strtol_l.constprop.0+0xc6>
 800eb04:	f1bc 0f00 	cmp.w	ip, #0
 800eb08:	db1e      	blt.n	800eb48 <_strtol_l.constprop.0+0xc0>
 800eb0a:	45b1      	cmp	r9, r6
 800eb0c:	d31c      	bcc.n	800eb48 <_strtol_l.constprop.0+0xc0>
 800eb0e:	d101      	bne.n	800eb14 <_strtol_l.constprop.0+0x8c>
 800eb10:	45a2      	cmp	sl, r4
 800eb12:	db19      	blt.n	800eb48 <_strtol_l.constprop.0+0xc0>
 800eb14:	fb06 4603 	mla	r6, r6, r3, r4
 800eb18:	f04f 0c01 	mov.w	ip, #1
 800eb1c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eb20:	e7e8      	b.n	800eaf4 <_strtol_l.constprop.0+0x6c>
 800eb22:	2c2b      	cmp	r4, #43	; 0x2b
 800eb24:	bf04      	itt	eq
 800eb26:	782c      	ldrbeq	r4, [r5, #0]
 800eb28:	1cb5      	addeq	r5, r6, #2
 800eb2a:	e7ca      	b.n	800eac2 <_strtol_l.constprop.0+0x3a>
 800eb2c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800eb30:	f1be 0f19 	cmp.w	lr, #25
 800eb34:	d801      	bhi.n	800eb3a <_strtol_l.constprop.0+0xb2>
 800eb36:	3c37      	subs	r4, #55	; 0x37
 800eb38:	e7e2      	b.n	800eb00 <_strtol_l.constprop.0+0x78>
 800eb3a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800eb3e:	f1be 0f19 	cmp.w	lr, #25
 800eb42:	d804      	bhi.n	800eb4e <_strtol_l.constprop.0+0xc6>
 800eb44:	3c57      	subs	r4, #87	; 0x57
 800eb46:	e7db      	b.n	800eb00 <_strtol_l.constprop.0+0x78>
 800eb48:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800eb4c:	e7e6      	b.n	800eb1c <_strtol_l.constprop.0+0x94>
 800eb4e:	f1bc 0f00 	cmp.w	ip, #0
 800eb52:	da05      	bge.n	800eb60 <_strtol_l.constprop.0+0xd8>
 800eb54:	2322      	movs	r3, #34	; 0x22
 800eb56:	6003      	str	r3, [r0, #0]
 800eb58:	4646      	mov	r6, r8
 800eb5a:	b942      	cbnz	r2, 800eb6e <_strtol_l.constprop.0+0xe6>
 800eb5c:	4630      	mov	r0, r6
 800eb5e:	e79e      	b.n	800ea9e <_strtol_l.constprop.0+0x16>
 800eb60:	b107      	cbz	r7, 800eb64 <_strtol_l.constprop.0+0xdc>
 800eb62:	4276      	negs	r6, r6
 800eb64:	2a00      	cmp	r2, #0
 800eb66:	d0f9      	beq.n	800eb5c <_strtol_l.constprop.0+0xd4>
 800eb68:	f1bc 0f00 	cmp.w	ip, #0
 800eb6c:	d000      	beq.n	800eb70 <_strtol_l.constprop.0+0xe8>
 800eb6e:	1e69      	subs	r1, r5, #1
 800eb70:	6011      	str	r1, [r2, #0]
 800eb72:	e7f3      	b.n	800eb5c <_strtol_l.constprop.0+0xd4>
 800eb74:	2430      	movs	r4, #48	; 0x30
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d1b1      	bne.n	800eade <_strtol_l.constprop.0+0x56>
 800eb7a:	2308      	movs	r3, #8
 800eb7c:	e7af      	b.n	800eade <_strtol_l.constprop.0+0x56>
 800eb7e:	2c30      	cmp	r4, #48	; 0x30
 800eb80:	d0a5      	beq.n	800eace <_strtol_l.constprop.0+0x46>
 800eb82:	230a      	movs	r3, #10
 800eb84:	e7ab      	b.n	800eade <_strtol_l.constprop.0+0x56>
 800eb86:	bf00      	nop
 800eb88:	0800fc1d 	.word	0x0800fc1d

0800eb8c <strtol>:
 800eb8c:	4613      	mov	r3, r2
 800eb8e:	460a      	mov	r2, r1
 800eb90:	4601      	mov	r1, r0
 800eb92:	4802      	ldr	r0, [pc, #8]	; (800eb9c <strtol+0x10>)
 800eb94:	6800      	ldr	r0, [r0, #0]
 800eb96:	f7ff bf77 	b.w	800ea88 <_strtol_l.constprop.0>
 800eb9a:	bf00      	nop
 800eb9c:	20000030 	.word	0x20000030

0800eba0 <__sflush_r>:
 800eba0:	898a      	ldrh	r2, [r1, #12]
 800eba2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eba6:	4605      	mov	r5, r0
 800eba8:	0710      	lsls	r0, r2, #28
 800ebaa:	460c      	mov	r4, r1
 800ebac:	d458      	bmi.n	800ec60 <__sflush_r+0xc0>
 800ebae:	684b      	ldr	r3, [r1, #4]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	dc05      	bgt.n	800ebc0 <__sflush_r+0x20>
 800ebb4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	dc02      	bgt.n	800ebc0 <__sflush_r+0x20>
 800ebba:	2000      	movs	r0, #0
 800ebbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ebc0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ebc2:	2e00      	cmp	r6, #0
 800ebc4:	d0f9      	beq.n	800ebba <__sflush_r+0x1a>
 800ebc6:	2300      	movs	r3, #0
 800ebc8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ebcc:	682f      	ldr	r7, [r5, #0]
 800ebce:	602b      	str	r3, [r5, #0]
 800ebd0:	d032      	beq.n	800ec38 <__sflush_r+0x98>
 800ebd2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ebd4:	89a3      	ldrh	r3, [r4, #12]
 800ebd6:	075a      	lsls	r2, r3, #29
 800ebd8:	d505      	bpl.n	800ebe6 <__sflush_r+0x46>
 800ebda:	6863      	ldr	r3, [r4, #4]
 800ebdc:	1ac0      	subs	r0, r0, r3
 800ebde:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ebe0:	b10b      	cbz	r3, 800ebe6 <__sflush_r+0x46>
 800ebe2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ebe4:	1ac0      	subs	r0, r0, r3
 800ebe6:	2300      	movs	r3, #0
 800ebe8:	4602      	mov	r2, r0
 800ebea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ebec:	6a21      	ldr	r1, [r4, #32]
 800ebee:	4628      	mov	r0, r5
 800ebf0:	47b0      	blx	r6
 800ebf2:	1c43      	adds	r3, r0, #1
 800ebf4:	89a3      	ldrh	r3, [r4, #12]
 800ebf6:	d106      	bne.n	800ec06 <__sflush_r+0x66>
 800ebf8:	6829      	ldr	r1, [r5, #0]
 800ebfa:	291d      	cmp	r1, #29
 800ebfc:	d82c      	bhi.n	800ec58 <__sflush_r+0xb8>
 800ebfe:	4a2a      	ldr	r2, [pc, #168]	; (800eca8 <__sflush_r+0x108>)
 800ec00:	40ca      	lsrs	r2, r1
 800ec02:	07d6      	lsls	r6, r2, #31
 800ec04:	d528      	bpl.n	800ec58 <__sflush_r+0xb8>
 800ec06:	2200      	movs	r2, #0
 800ec08:	6062      	str	r2, [r4, #4]
 800ec0a:	04d9      	lsls	r1, r3, #19
 800ec0c:	6922      	ldr	r2, [r4, #16]
 800ec0e:	6022      	str	r2, [r4, #0]
 800ec10:	d504      	bpl.n	800ec1c <__sflush_r+0x7c>
 800ec12:	1c42      	adds	r2, r0, #1
 800ec14:	d101      	bne.n	800ec1a <__sflush_r+0x7a>
 800ec16:	682b      	ldr	r3, [r5, #0]
 800ec18:	b903      	cbnz	r3, 800ec1c <__sflush_r+0x7c>
 800ec1a:	6560      	str	r0, [r4, #84]	; 0x54
 800ec1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ec1e:	602f      	str	r7, [r5, #0]
 800ec20:	2900      	cmp	r1, #0
 800ec22:	d0ca      	beq.n	800ebba <__sflush_r+0x1a>
 800ec24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ec28:	4299      	cmp	r1, r3
 800ec2a:	d002      	beq.n	800ec32 <__sflush_r+0x92>
 800ec2c:	4628      	mov	r0, r5
 800ec2e:	f7ff fd5d 	bl	800e6ec <_free_r>
 800ec32:	2000      	movs	r0, #0
 800ec34:	6360      	str	r0, [r4, #52]	; 0x34
 800ec36:	e7c1      	b.n	800ebbc <__sflush_r+0x1c>
 800ec38:	6a21      	ldr	r1, [r4, #32]
 800ec3a:	2301      	movs	r3, #1
 800ec3c:	4628      	mov	r0, r5
 800ec3e:	47b0      	blx	r6
 800ec40:	1c41      	adds	r1, r0, #1
 800ec42:	d1c7      	bne.n	800ebd4 <__sflush_r+0x34>
 800ec44:	682b      	ldr	r3, [r5, #0]
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d0c4      	beq.n	800ebd4 <__sflush_r+0x34>
 800ec4a:	2b1d      	cmp	r3, #29
 800ec4c:	d001      	beq.n	800ec52 <__sflush_r+0xb2>
 800ec4e:	2b16      	cmp	r3, #22
 800ec50:	d101      	bne.n	800ec56 <__sflush_r+0xb6>
 800ec52:	602f      	str	r7, [r5, #0]
 800ec54:	e7b1      	b.n	800ebba <__sflush_r+0x1a>
 800ec56:	89a3      	ldrh	r3, [r4, #12]
 800ec58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec5c:	81a3      	strh	r3, [r4, #12]
 800ec5e:	e7ad      	b.n	800ebbc <__sflush_r+0x1c>
 800ec60:	690f      	ldr	r7, [r1, #16]
 800ec62:	2f00      	cmp	r7, #0
 800ec64:	d0a9      	beq.n	800ebba <__sflush_r+0x1a>
 800ec66:	0793      	lsls	r3, r2, #30
 800ec68:	680e      	ldr	r6, [r1, #0]
 800ec6a:	bf08      	it	eq
 800ec6c:	694b      	ldreq	r3, [r1, #20]
 800ec6e:	600f      	str	r7, [r1, #0]
 800ec70:	bf18      	it	ne
 800ec72:	2300      	movne	r3, #0
 800ec74:	eba6 0807 	sub.w	r8, r6, r7
 800ec78:	608b      	str	r3, [r1, #8]
 800ec7a:	f1b8 0f00 	cmp.w	r8, #0
 800ec7e:	dd9c      	ble.n	800ebba <__sflush_r+0x1a>
 800ec80:	6a21      	ldr	r1, [r4, #32]
 800ec82:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ec84:	4643      	mov	r3, r8
 800ec86:	463a      	mov	r2, r7
 800ec88:	4628      	mov	r0, r5
 800ec8a:	47b0      	blx	r6
 800ec8c:	2800      	cmp	r0, #0
 800ec8e:	dc06      	bgt.n	800ec9e <__sflush_r+0xfe>
 800ec90:	89a3      	ldrh	r3, [r4, #12]
 800ec92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec96:	81a3      	strh	r3, [r4, #12]
 800ec98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ec9c:	e78e      	b.n	800ebbc <__sflush_r+0x1c>
 800ec9e:	4407      	add	r7, r0
 800eca0:	eba8 0800 	sub.w	r8, r8, r0
 800eca4:	e7e9      	b.n	800ec7a <__sflush_r+0xda>
 800eca6:	bf00      	nop
 800eca8:	20400001 	.word	0x20400001

0800ecac <_fflush_r>:
 800ecac:	b538      	push	{r3, r4, r5, lr}
 800ecae:	690b      	ldr	r3, [r1, #16]
 800ecb0:	4605      	mov	r5, r0
 800ecb2:	460c      	mov	r4, r1
 800ecb4:	b913      	cbnz	r3, 800ecbc <_fflush_r+0x10>
 800ecb6:	2500      	movs	r5, #0
 800ecb8:	4628      	mov	r0, r5
 800ecba:	bd38      	pop	{r3, r4, r5, pc}
 800ecbc:	b118      	cbz	r0, 800ecc6 <_fflush_r+0x1a>
 800ecbe:	6983      	ldr	r3, [r0, #24]
 800ecc0:	b90b      	cbnz	r3, 800ecc6 <_fflush_r+0x1a>
 800ecc2:	f000 f887 	bl	800edd4 <__sinit>
 800ecc6:	4b14      	ldr	r3, [pc, #80]	; (800ed18 <_fflush_r+0x6c>)
 800ecc8:	429c      	cmp	r4, r3
 800ecca:	d11b      	bne.n	800ed04 <_fflush_r+0x58>
 800eccc:	686c      	ldr	r4, [r5, #4]
 800ecce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d0ef      	beq.n	800ecb6 <_fflush_r+0xa>
 800ecd6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ecd8:	07d0      	lsls	r0, r2, #31
 800ecda:	d404      	bmi.n	800ece6 <_fflush_r+0x3a>
 800ecdc:	0599      	lsls	r1, r3, #22
 800ecde:	d402      	bmi.n	800ece6 <_fflush_r+0x3a>
 800ece0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ece2:	f000 f915 	bl	800ef10 <__retarget_lock_acquire_recursive>
 800ece6:	4628      	mov	r0, r5
 800ece8:	4621      	mov	r1, r4
 800ecea:	f7ff ff59 	bl	800eba0 <__sflush_r>
 800ecee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ecf0:	07da      	lsls	r2, r3, #31
 800ecf2:	4605      	mov	r5, r0
 800ecf4:	d4e0      	bmi.n	800ecb8 <_fflush_r+0xc>
 800ecf6:	89a3      	ldrh	r3, [r4, #12]
 800ecf8:	059b      	lsls	r3, r3, #22
 800ecfa:	d4dd      	bmi.n	800ecb8 <_fflush_r+0xc>
 800ecfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ecfe:	f000 f908 	bl	800ef12 <__retarget_lock_release_recursive>
 800ed02:	e7d9      	b.n	800ecb8 <_fflush_r+0xc>
 800ed04:	4b05      	ldr	r3, [pc, #20]	; (800ed1c <_fflush_r+0x70>)
 800ed06:	429c      	cmp	r4, r3
 800ed08:	d101      	bne.n	800ed0e <_fflush_r+0x62>
 800ed0a:	68ac      	ldr	r4, [r5, #8]
 800ed0c:	e7df      	b.n	800ecce <_fflush_r+0x22>
 800ed0e:	4b04      	ldr	r3, [pc, #16]	; (800ed20 <_fflush_r+0x74>)
 800ed10:	429c      	cmp	r4, r3
 800ed12:	bf08      	it	eq
 800ed14:	68ec      	ldreq	r4, [r5, #12]
 800ed16:	e7da      	b.n	800ecce <_fflush_r+0x22>
 800ed18:	0800fd40 	.word	0x0800fd40
 800ed1c:	0800fd60 	.word	0x0800fd60
 800ed20:	0800fd20 	.word	0x0800fd20

0800ed24 <std>:
 800ed24:	2300      	movs	r3, #0
 800ed26:	b510      	push	{r4, lr}
 800ed28:	4604      	mov	r4, r0
 800ed2a:	e9c0 3300 	strd	r3, r3, [r0]
 800ed2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ed32:	6083      	str	r3, [r0, #8]
 800ed34:	8181      	strh	r1, [r0, #12]
 800ed36:	6643      	str	r3, [r0, #100]	; 0x64
 800ed38:	81c2      	strh	r2, [r0, #14]
 800ed3a:	6183      	str	r3, [r0, #24]
 800ed3c:	4619      	mov	r1, r3
 800ed3e:	2208      	movs	r2, #8
 800ed40:	305c      	adds	r0, #92	; 0x5c
 800ed42:	f7ff fccb 	bl	800e6dc <memset>
 800ed46:	4b05      	ldr	r3, [pc, #20]	; (800ed5c <std+0x38>)
 800ed48:	6263      	str	r3, [r4, #36]	; 0x24
 800ed4a:	4b05      	ldr	r3, [pc, #20]	; (800ed60 <std+0x3c>)
 800ed4c:	62a3      	str	r3, [r4, #40]	; 0x28
 800ed4e:	4b05      	ldr	r3, [pc, #20]	; (800ed64 <std+0x40>)
 800ed50:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ed52:	4b05      	ldr	r3, [pc, #20]	; (800ed68 <std+0x44>)
 800ed54:	6224      	str	r4, [r4, #32]
 800ed56:	6323      	str	r3, [r4, #48]	; 0x30
 800ed58:	bd10      	pop	{r4, pc}
 800ed5a:	bf00      	nop
 800ed5c:	0800f5d5 	.word	0x0800f5d5
 800ed60:	0800f5f7 	.word	0x0800f5f7
 800ed64:	0800f62f 	.word	0x0800f62f
 800ed68:	0800f653 	.word	0x0800f653

0800ed6c <_cleanup_r>:
 800ed6c:	4901      	ldr	r1, [pc, #4]	; (800ed74 <_cleanup_r+0x8>)
 800ed6e:	f000 b8af 	b.w	800eed0 <_fwalk_reent>
 800ed72:	bf00      	nop
 800ed74:	0800ecad 	.word	0x0800ecad

0800ed78 <__sfmoreglue>:
 800ed78:	b570      	push	{r4, r5, r6, lr}
 800ed7a:	2268      	movs	r2, #104	; 0x68
 800ed7c:	1e4d      	subs	r5, r1, #1
 800ed7e:	4355      	muls	r5, r2
 800ed80:	460e      	mov	r6, r1
 800ed82:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ed86:	f7ff fd1d 	bl	800e7c4 <_malloc_r>
 800ed8a:	4604      	mov	r4, r0
 800ed8c:	b140      	cbz	r0, 800eda0 <__sfmoreglue+0x28>
 800ed8e:	2100      	movs	r1, #0
 800ed90:	e9c0 1600 	strd	r1, r6, [r0]
 800ed94:	300c      	adds	r0, #12
 800ed96:	60a0      	str	r0, [r4, #8]
 800ed98:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ed9c:	f7ff fc9e 	bl	800e6dc <memset>
 800eda0:	4620      	mov	r0, r4
 800eda2:	bd70      	pop	{r4, r5, r6, pc}

0800eda4 <__sfp_lock_acquire>:
 800eda4:	4801      	ldr	r0, [pc, #4]	; (800edac <__sfp_lock_acquire+0x8>)
 800eda6:	f000 b8b3 	b.w	800ef10 <__retarget_lock_acquire_recursive>
 800edaa:	bf00      	nop
 800edac:	20003b45 	.word	0x20003b45

0800edb0 <__sfp_lock_release>:
 800edb0:	4801      	ldr	r0, [pc, #4]	; (800edb8 <__sfp_lock_release+0x8>)
 800edb2:	f000 b8ae 	b.w	800ef12 <__retarget_lock_release_recursive>
 800edb6:	bf00      	nop
 800edb8:	20003b45 	.word	0x20003b45

0800edbc <__sinit_lock_acquire>:
 800edbc:	4801      	ldr	r0, [pc, #4]	; (800edc4 <__sinit_lock_acquire+0x8>)
 800edbe:	f000 b8a7 	b.w	800ef10 <__retarget_lock_acquire_recursive>
 800edc2:	bf00      	nop
 800edc4:	20003b46 	.word	0x20003b46

0800edc8 <__sinit_lock_release>:
 800edc8:	4801      	ldr	r0, [pc, #4]	; (800edd0 <__sinit_lock_release+0x8>)
 800edca:	f000 b8a2 	b.w	800ef12 <__retarget_lock_release_recursive>
 800edce:	bf00      	nop
 800edd0:	20003b46 	.word	0x20003b46

0800edd4 <__sinit>:
 800edd4:	b510      	push	{r4, lr}
 800edd6:	4604      	mov	r4, r0
 800edd8:	f7ff fff0 	bl	800edbc <__sinit_lock_acquire>
 800eddc:	69a3      	ldr	r3, [r4, #24]
 800edde:	b11b      	cbz	r3, 800ede8 <__sinit+0x14>
 800ede0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ede4:	f7ff bff0 	b.w	800edc8 <__sinit_lock_release>
 800ede8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800edec:	6523      	str	r3, [r4, #80]	; 0x50
 800edee:	4b13      	ldr	r3, [pc, #76]	; (800ee3c <__sinit+0x68>)
 800edf0:	4a13      	ldr	r2, [pc, #76]	; (800ee40 <__sinit+0x6c>)
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	62a2      	str	r2, [r4, #40]	; 0x28
 800edf6:	42a3      	cmp	r3, r4
 800edf8:	bf04      	itt	eq
 800edfa:	2301      	moveq	r3, #1
 800edfc:	61a3      	streq	r3, [r4, #24]
 800edfe:	4620      	mov	r0, r4
 800ee00:	f000 f820 	bl	800ee44 <__sfp>
 800ee04:	6060      	str	r0, [r4, #4]
 800ee06:	4620      	mov	r0, r4
 800ee08:	f000 f81c 	bl	800ee44 <__sfp>
 800ee0c:	60a0      	str	r0, [r4, #8]
 800ee0e:	4620      	mov	r0, r4
 800ee10:	f000 f818 	bl	800ee44 <__sfp>
 800ee14:	2200      	movs	r2, #0
 800ee16:	60e0      	str	r0, [r4, #12]
 800ee18:	2104      	movs	r1, #4
 800ee1a:	6860      	ldr	r0, [r4, #4]
 800ee1c:	f7ff ff82 	bl	800ed24 <std>
 800ee20:	68a0      	ldr	r0, [r4, #8]
 800ee22:	2201      	movs	r2, #1
 800ee24:	2109      	movs	r1, #9
 800ee26:	f7ff ff7d 	bl	800ed24 <std>
 800ee2a:	68e0      	ldr	r0, [r4, #12]
 800ee2c:	2202      	movs	r2, #2
 800ee2e:	2112      	movs	r1, #18
 800ee30:	f7ff ff78 	bl	800ed24 <std>
 800ee34:	2301      	movs	r3, #1
 800ee36:	61a3      	str	r3, [r4, #24]
 800ee38:	e7d2      	b.n	800ede0 <__sinit+0xc>
 800ee3a:	bf00      	nop
 800ee3c:	0800fc18 	.word	0x0800fc18
 800ee40:	0800ed6d 	.word	0x0800ed6d

0800ee44 <__sfp>:
 800ee44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee46:	4607      	mov	r7, r0
 800ee48:	f7ff ffac 	bl	800eda4 <__sfp_lock_acquire>
 800ee4c:	4b1e      	ldr	r3, [pc, #120]	; (800eec8 <__sfp+0x84>)
 800ee4e:	681e      	ldr	r6, [r3, #0]
 800ee50:	69b3      	ldr	r3, [r6, #24]
 800ee52:	b913      	cbnz	r3, 800ee5a <__sfp+0x16>
 800ee54:	4630      	mov	r0, r6
 800ee56:	f7ff ffbd 	bl	800edd4 <__sinit>
 800ee5a:	3648      	adds	r6, #72	; 0x48
 800ee5c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ee60:	3b01      	subs	r3, #1
 800ee62:	d503      	bpl.n	800ee6c <__sfp+0x28>
 800ee64:	6833      	ldr	r3, [r6, #0]
 800ee66:	b30b      	cbz	r3, 800eeac <__sfp+0x68>
 800ee68:	6836      	ldr	r6, [r6, #0]
 800ee6a:	e7f7      	b.n	800ee5c <__sfp+0x18>
 800ee6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ee70:	b9d5      	cbnz	r5, 800eea8 <__sfp+0x64>
 800ee72:	4b16      	ldr	r3, [pc, #88]	; (800eecc <__sfp+0x88>)
 800ee74:	60e3      	str	r3, [r4, #12]
 800ee76:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ee7a:	6665      	str	r5, [r4, #100]	; 0x64
 800ee7c:	f000 f847 	bl	800ef0e <__retarget_lock_init_recursive>
 800ee80:	f7ff ff96 	bl	800edb0 <__sfp_lock_release>
 800ee84:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ee88:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ee8c:	6025      	str	r5, [r4, #0]
 800ee8e:	61a5      	str	r5, [r4, #24]
 800ee90:	2208      	movs	r2, #8
 800ee92:	4629      	mov	r1, r5
 800ee94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ee98:	f7ff fc20 	bl	800e6dc <memset>
 800ee9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800eea0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800eea4:	4620      	mov	r0, r4
 800eea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eea8:	3468      	adds	r4, #104	; 0x68
 800eeaa:	e7d9      	b.n	800ee60 <__sfp+0x1c>
 800eeac:	2104      	movs	r1, #4
 800eeae:	4638      	mov	r0, r7
 800eeb0:	f7ff ff62 	bl	800ed78 <__sfmoreglue>
 800eeb4:	4604      	mov	r4, r0
 800eeb6:	6030      	str	r0, [r6, #0]
 800eeb8:	2800      	cmp	r0, #0
 800eeba:	d1d5      	bne.n	800ee68 <__sfp+0x24>
 800eebc:	f7ff ff78 	bl	800edb0 <__sfp_lock_release>
 800eec0:	230c      	movs	r3, #12
 800eec2:	603b      	str	r3, [r7, #0]
 800eec4:	e7ee      	b.n	800eea4 <__sfp+0x60>
 800eec6:	bf00      	nop
 800eec8:	0800fc18 	.word	0x0800fc18
 800eecc:	ffff0001 	.word	0xffff0001

0800eed0 <_fwalk_reent>:
 800eed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eed4:	4606      	mov	r6, r0
 800eed6:	4688      	mov	r8, r1
 800eed8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800eedc:	2700      	movs	r7, #0
 800eede:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800eee2:	f1b9 0901 	subs.w	r9, r9, #1
 800eee6:	d505      	bpl.n	800eef4 <_fwalk_reent+0x24>
 800eee8:	6824      	ldr	r4, [r4, #0]
 800eeea:	2c00      	cmp	r4, #0
 800eeec:	d1f7      	bne.n	800eede <_fwalk_reent+0xe>
 800eeee:	4638      	mov	r0, r7
 800eef0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eef4:	89ab      	ldrh	r3, [r5, #12]
 800eef6:	2b01      	cmp	r3, #1
 800eef8:	d907      	bls.n	800ef0a <_fwalk_reent+0x3a>
 800eefa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800eefe:	3301      	adds	r3, #1
 800ef00:	d003      	beq.n	800ef0a <_fwalk_reent+0x3a>
 800ef02:	4629      	mov	r1, r5
 800ef04:	4630      	mov	r0, r6
 800ef06:	47c0      	blx	r8
 800ef08:	4307      	orrs	r7, r0
 800ef0a:	3568      	adds	r5, #104	; 0x68
 800ef0c:	e7e9      	b.n	800eee2 <_fwalk_reent+0x12>

0800ef0e <__retarget_lock_init_recursive>:
 800ef0e:	4770      	bx	lr

0800ef10 <__retarget_lock_acquire_recursive>:
 800ef10:	4770      	bx	lr

0800ef12 <__retarget_lock_release_recursive>:
 800ef12:	4770      	bx	lr

0800ef14 <__swhatbuf_r>:
 800ef14:	b570      	push	{r4, r5, r6, lr}
 800ef16:	460e      	mov	r6, r1
 800ef18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef1c:	2900      	cmp	r1, #0
 800ef1e:	b096      	sub	sp, #88	; 0x58
 800ef20:	4614      	mov	r4, r2
 800ef22:	461d      	mov	r5, r3
 800ef24:	da08      	bge.n	800ef38 <__swhatbuf_r+0x24>
 800ef26:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ef2a:	2200      	movs	r2, #0
 800ef2c:	602a      	str	r2, [r5, #0]
 800ef2e:	061a      	lsls	r2, r3, #24
 800ef30:	d410      	bmi.n	800ef54 <__swhatbuf_r+0x40>
 800ef32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ef36:	e00e      	b.n	800ef56 <__swhatbuf_r+0x42>
 800ef38:	466a      	mov	r2, sp
 800ef3a:	f000 fc71 	bl	800f820 <_fstat_r>
 800ef3e:	2800      	cmp	r0, #0
 800ef40:	dbf1      	blt.n	800ef26 <__swhatbuf_r+0x12>
 800ef42:	9a01      	ldr	r2, [sp, #4]
 800ef44:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ef48:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ef4c:	425a      	negs	r2, r3
 800ef4e:	415a      	adcs	r2, r3
 800ef50:	602a      	str	r2, [r5, #0]
 800ef52:	e7ee      	b.n	800ef32 <__swhatbuf_r+0x1e>
 800ef54:	2340      	movs	r3, #64	; 0x40
 800ef56:	2000      	movs	r0, #0
 800ef58:	6023      	str	r3, [r4, #0]
 800ef5a:	b016      	add	sp, #88	; 0x58
 800ef5c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ef60 <__smakebuf_r>:
 800ef60:	898b      	ldrh	r3, [r1, #12]
 800ef62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ef64:	079d      	lsls	r5, r3, #30
 800ef66:	4606      	mov	r6, r0
 800ef68:	460c      	mov	r4, r1
 800ef6a:	d507      	bpl.n	800ef7c <__smakebuf_r+0x1c>
 800ef6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ef70:	6023      	str	r3, [r4, #0]
 800ef72:	6123      	str	r3, [r4, #16]
 800ef74:	2301      	movs	r3, #1
 800ef76:	6163      	str	r3, [r4, #20]
 800ef78:	b002      	add	sp, #8
 800ef7a:	bd70      	pop	{r4, r5, r6, pc}
 800ef7c:	ab01      	add	r3, sp, #4
 800ef7e:	466a      	mov	r2, sp
 800ef80:	f7ff ffc8 	bl	800ef14 <__swhatbuf_r>
 800ef84:	9900      	ldr	r1, [sp, #0]
 800ef86:	4605      	mov	r5, r0
 800ef88:	4630      	mov	r0, r6
 800ef8a:	f7ff fc1b 	bl	800e7c4 <_malloc_r>
 800ef8e:	b948      	cbnz	r0, 800efa4 <__smakebuf_r+0x44>
 800ef90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef94:	059a      	lsls	r2, r3, #22
 800ef96:	d4ef      	bmi.n	800ef78 <__smakebuf_r+0x18>
 800ef98:	f023 0303 	bic.w	r3, r3, #3
 800ef9c:	f043 0302 	orr.w	r3, r3, #2
 800efa0:	81a3      	strh	r3, [r4, #12]
 800efa2:	e7e3      	b.n	800ef6c <__smakebuf_r+0xc>
 800efa4:	4b0d      	ldr	r3, [pc, #52]	; (800efdc <__smakebuf_r+0x7c>)
 800efa6:	62b3      	str	r3, [r6, #40]	; 0x28
 800efa8:	89a3      	ldrh	r3, [r4, #12]
 800efaa:	6020      	str	r0, [r4, #0]
 800efac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800efb0:	81a3      	strh	r3, [r4, #12]
 800efb2:	9b00      	ldr	r3, [sp, #0]
 800efb4:	6163      	str	r3, [r4, #20]
 800efb6:	9b01      	ldr	r3, [sp, #4]
 800efb8:	6120      	str	r0, [r4, #16]
 800efba:	b15b      	cbz	r3, 800efd4 <__smakebuf_r+0x74>
 800efbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800efc0:	4630      	mov	r0, r6
 800efc2:	f000 fc3f 	bl	800f844 <_isatty_r>
 800efc6:	b128      	cbz	r0, 800efd4 <__smakebuf_r+0x74>
 800efc8:	89a3      	ldrh	r3, [r4, #12]
 800efca:	f023 0303 	bic.w	r3, r3, #3
 800efce:	f043 0301 	orr.w	r3, r3, #1
 800efd2:	81a3      	strh	r3, [r4, #12]
 800efd4:	89a0      	ldrh	r0, [r4, #12]
 800efd6:	4305      	orrs	r5, r0
 800efd8:	81a5      	strh	r5, [r4, #12]
 800efda:	e7cd      	b.n	800ef78 <__smakebuf_r+0x18>
 800efdc:	0800ed6d 	.word	0x0800ed6d

0800efe0 <__malloc_lock>:
 800efe0:	4801      	ldr	r0, [pc, #4]	; (800efe8 <__malloc_lock+0x8>)
 800efe2:	f7ff bf95 	b.w	800ef10 <__retarget_lock_acquire_recursive>
 800efe6:	bf00      	nop
 800efe8:	20003b44 	.word	0x20003b44

0800efec <__malloc_unlock>:
 800efec:	4801      	ldr	r0, [pc, #4]	; (800eff4 <__malloc_unlock+0x8>)
 800efee:	f7ff bf90 	b.w	800ef12 <__retarget_lock_release_recursive>
 800eff2:	bf00      	nop
 800eff4:	20003b44 	.word	0x20003b44

0800eff8 <__sfputc_r>:
 800eff8:	6893      	ldr	r3, [r2, #8]
 800effa:	3b01      	subs	r3, #1
 800effc:	2b00      	cmp	r3, #0
 800effe:	b410      	push	{r4}
 800f000:	6093      	str	r3, [r2, #8]
 800f002:	da08      	bge.n	800f016 <__sfputc_r+0x1e>
 800f004:	6994      	ldr	r4, [r2, #24]
 800f006:	42a3      	cmp	r3, r4
 800f008:	db01      	blt.n	800f00e <__sfputc_r+0x16>
 800f00a:	290a      	cmp	r1, #10
 800f00c:	d103      	bne.n	800f016 <__sfputc_r+0x1e>
 800f00e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f012:	f000 bb23 	b.w	800f65c <__swbuf_r>
 800f016:	6813      	ldr	r3, [r2, #0]
 800f018:	1c58      	adds	r0, r3, #1
 800f01a:	6010      	str	r0, [r2, #0]
 800f01c:	7019      	strb	r1, [r3, #0]
 800f01e:	4608      	mov	r0, r1
 800f020:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f024:	4770      	bx	lr

0800f026 <__sfputs_r>:
 800f026:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f028:	4606      	mov	r6, r0
 800f02a:	460f      	mov	r7, r1
 800f02c:	4614      	mov	r4, r2
 800f02e:	18d5      	adds	r5, r2, r3
 800f030:	42ac      	cmp	r4, r5
 800f032:	d101      	bne.n	800f038 <__sfputs_r+0x12>
 800f034:	2000      	movs	r0, #0
 800f036:	e007      	b.n	800f048 <__sfputs_r+0x22>
 800f038:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f03c:	463a      	mov	r2, r7
 800f03e:	4630      	mov	r0, r6
 800f040:	f7ff ffda 	bl	800eff8 <__sfputc_r>
 800f044:	1c43      	adds	r3, r0, #1
 800f046:	d1f3      	bne.n	800f030 <__sfputs_r+0xa>
 800f048:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f04c <_vfiprintf_r>:
 800f04c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f050:	460d      	mov	r5, r1
 800f052:	b09d      	sub	sp, #116	; 0x74
 800f054:	4614      	mov	r4, r2
 800f056:	4698      	mov	r8, r3
 800f058:	4606      	mov	r6, r0
 800f05a:	b118      	cbz	r0, 800f064 <_vfiprintf_r+0x18>
 800f05c:	6983      	ldr	r3, [r0, #24]
 800f05e:	b90b      	cbnz	r3, 800f064 <_vfiprintf_r+0x18>
 800f060:	f7ff feb8 	bl	800edd4 <__sinit>
 800f064:	4b89      	ldr	r3, [pc, #548]	; (800f28c <_vfiprintf_r+0x240>)
 800f066:	429d      	cmp	r5, r3
 800f068:	d11b      	bne.n	800f0a2 <_vfiprintf_r+0x56>
 800f06a:	6875      	ldr	r5, [r6, #4]
 800f06c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f06e:	07d9      	lsls	r1, r3, #31
 800f070:	d405      	bmi.n	800f07e <_vfiprintf_r+0x32>
 800f072:	89ab      	ldrh	r3, [r5, #12]
 800f074:	059a      	lsls	r2, r3, #22
 800f076:	d402      	bmi.n	800f07e <_vfiprintf_r+0x32>
 800f078:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f07a:	f7ff ff49 	bl	800ef10 <__retarget_lock_acquire_recursive>
 800f07e:	89ab      	ldrh	r3, [r5, #12]
 800f080:	071b      	lsls	r3, r3, #28
 800f082:	d501      	bpl.n	800f088 <_vfiprintf_r+0x3c>
 800f084:	692b      	ldr	r3, [r5, #16]
 800f086:	b9eb      	cbnz	r3, 800f0c4 <_vfiprintf_r+0x78>
 800f088:	4629      	mov	r1, r5
 800f08a:	4630      	mov	r0, r6
 800f08c:	f000 fb4a 	bl	800f724 <__swsetup_r>
 800f090:	b1c0      	cbz	r0, 800f0c4 <_vfiprintf_r+0x78>
 800f092:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f094:	07dc      	lsls	r4, r3, #31
 800f096:	d50e      	bpl.n	800f0b6 <_vfiprintf_r+0x6a>
 800f098:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f09c:	b01d      	add	sp, #116	; 0x74
 800f09e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0a2:	4b7b      	ldr	r3, [pc, #492]	; (800f290 <_vfiprintf_r+0x244>)
 800f0a4:	429d      	cmp	r5, r3
 800f0a6:	d101      	bne.n	800f0ac <_vfiprintf_r+0x60>
 800f0a8:	68b5      	ldr	r5, [r6, #8]
 800f0aa:	e7df      	b.n	800f06c <_vfiprintf_r+0x20>
 800f0ac:	4b79      	ldr	r3, [pc, #484]	; (800f294 <_vfiprintf_r+0x248>)
 800f0ae:	429d      	cmp	r5, r3
 800f0b0:	bf08      	it	eq
 800f0b2:	68f5      	ldreq	r5, [r6, #12]
 800f0b4:	e7da      	b.n	800f06c <_vfiprintf_r+0x20>
 800f0b6:	89ab      	ldrh	r3, [r5, #12]
 800f0b8:	0598      	lsls	r0, r3, #22
 800f0ba:	d4ed      	bmi.n	800f098 <_vfiprintf_r+0x4c>
 800f0bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f0be:	f7ff ff28 	bl	800ef12 <__retarget_lock_release_recursive>
 800f0c2:	e7e9      	b.n	800f098 <_vfiprintf_r+0x4c>
 800f0c4:	2300      	movs	r3, #0
 800f0c6:	9309      	str	r3, [sp, #36]	; 0x24
 800f0c8:	2320      	movs	r3, #32
 800f0ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f0ce:	f8cd 800c 	str.w	r8, [sp, #12]
 800f0d2:	2330      	movs	r3, #48	; 0x30
 800f0d4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f298 <_vfiprintf_r+0x24c>
 800f0d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f0dc:	f04f 0901 	mov.w	r9, #1
 800f0e0:	4623      	mov	r3, r4
 800f0e2:	469a      	mov	sl, r3
 800f0e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f0e8:	b10a      	cbz	r2, 800f0ee <_vfiprintf_r+0xa2>
 800f0ea:	2a25      	cmp	r2, #37	; 0x25
 800f0ec:	d1f9      	bne.n	800f0e2 <_vfiprintf_r+0x96>
 800f0ee:	ebba 0b04 	subs.w	fp, sl, r4
 800f0f2:	d00b      	beq.n	800f10c <_vfiprintf_r+0xc0>
 800f0f4:	465b      	mov	r3, fp
 800f0f6:	4622      	mov	r2, r4
 800f0f8:	4629      	mov	r1, r5
 800f0fa:	4630      	mov	r0, r6
 800f0fc:	f7ff ff93 	bl	800f026 <__sfputs_r>
 800f100:	3001      	adds	r0, #1
 800f102:	f000 80aa 	beq.w	800f25a <_vfiprintf_r+0x20e>
 800f106:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f108:	445a      	add	r2, fp
 800f10a:	9209      	str	r2, [sp, #36]	; 0x24
 800f10c:	f89a 3000 	ldrb.w	r3, [sl]
 800f110:	2b00      	cmp	r3, #0
 800f112:	f000 80a2 	beq.w	800f25a <_vfiprintf_r+0x20e>
 800f116:	2300      	movs	r3, #0
 800f118:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f11c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f120:	f10a 0a01 	add.w	sl, sl, #1
 800f124:	9304      	str	r3, [sp, #16]
 800f126:	9307      	str	r3, [sp, #28]
 800f128:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f12c:	931a      	str	r3, [sp, #104]	; 0x68
 800f12e:	4654      	mov	r4, sl
 800f130:	2205      	movs	r2, #5
 800f132:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f136:	4858      	ldr	r0, [pc, #352]	; (800f298 <_vfiprintf_r+0x24c>)
 800f138:	f7f1 f85a 	bl	80001f0 <memchr>
 800f13c:	9a04      	ldr	r2, [sp, #16]
 800f13e:	b9d8      	cbnz	r0, 800f178 <_vfiprintf_r+0x12c>
 800f140:	06d1      	lsls	r1, r2, #27
 800f142:	bf44      	itt	mi
 800f144:	2320      	movmi	r3, #32
 800f146:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f14a:	0713      	lsls	r3, r2, #28
 800f14c:	bf44      	itt	mi
 800f14e:	232b      	movmi	r3, #43	; 0x2b
 800f150:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f154:	f89a 3000 	ldrb.w	r3, [sl]
 800f158:	2b2a      	cmp	r3, #42	; 0x2a
 800f15a:	d015      	beq.n	800f188 <_vfiprintf_r+0x13c>
 800f15c:	9a07      	ldr	r2, [sp, #28]
 800f15e:	4654      	mov	r4, sl
 800f160:	2000      	movs	r0, #0
 800f162:	f04f 0c0a 	mov.w	ip, #10
 800f166:	4621      	mov	r1, r4
 800f168:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f16c:	3b30      	subs	r3, #48	; 0x30
 800f16e:	2b09      	cmp	r3, #9
 800f170:	d94e      	bls.n	800f210 <_vfiprintf_r+0x1c4>
 800f172:	b1b0      	cbz	r0, 800f1a2 <_vfiprintf_r+0x156>
 800f174:	9207      	str	r2, [sp, #28]
 800f176:	e014      	b.n	800f1a2 <_vfiprintf_r+0x156>
 800f178:	eba0 0308 	sub.w	r3, r0, r8
 800f17c:	fa09 f303 	lsl.w	r3, r9, r3
 800f180:	4313      	orrs	r3, r2
 800f182:	9304      	str	r3, [sp, #16]
 800f184:	46a2      	mov	sl, r4
 800f186:	e7d2      	b.n	800f12e <_vfiprintf_r+0xe2>
 800f188:	9b03      	ldr	r3, [sp, #12]
 800f18a:	1d19      	adds	r1, r3, #4
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	9103      	str	r1, [sp, #12]
 800f190:	2b00      	cmp	r3, #0
 800f192:	bfbb      	ittet	lt
 800f194:	425b      	neglt	r3, r3
 800f196:	f042 0202 	orrlt.w	r2, r2, #2
 800f19a:	9307      	strge	r3, [sp, #28]
 800f19c:	9307      	strlt	r3, [sp, #28]
 800f19e:	bfb8      	it	lt
 800f1a0:	9204      	strlt	r2, [sp, #16]
 800f1a2:	7823      	ldrb	r3, [r4, #0]
 800f1a4:	2b2e      	cmp	r3, #46	; 0x2e
 800f1a6:	d10c      	bne.n	800f1c2 <_vfiprintf_r+0x176>
 800f1a8:	7863      	ldrb	r3, [r4, #1]
 800f1aa:	2b2a      	cmp	r3, #42	; 0x2a
 800f1ac:	d135      	bne.n	800f21a <_vfiprintf_r+0x1ce>
 800f1ae:	9b03      	ldr	r3, [sp, #12]
 800f1b0:	1d1a      	adds	r2, r3, #4
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	9203      	str	r2, [sp, #12]
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	bfb8      	it	lt
 800f1ba:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800f1be:	3402      	adds	r4, #2
 800f1c0:	9305      	str	r3, [sp, #20]
 800f1c2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f2a8 <_vfiprintf_r+0x25c>
 800f1c6:	7821      	ldrb	r1, [r4, #0]
 800f1c8:	2203      	movs	r2, #3
 800f1ca:	4650      	mov	r0, sl
 800f1cc:	f7f1 f810 	bl	80001f0 <memchr>
 800f1d0:	b140      	cbz	r0, 800f1e4 <_vfiprintf_r+0x198>
 800f1d2:	2340      	movs	r3, #64	; 0x40
 800f1d4:	eba0 000a 	sub.w	r0, r0, sl
 800f1d8:	fa03 f000 	lsl.w	r0, r3, r0
 800f1dc:	9b04      	ldr	r3, [sp, #16]
 800f1de:	4303      	orrs	r3, r0
 800f1e0:	3401      	adds	r4, #1
 800f1e2:	9304      	str	r3, [sp, #16]
 800f1e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1e8:	482c      	ldr	r0, [pc, #176]	; (800f29c <_vfiprintf_r+0x250>)
 800f1ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f1ee:	2206      	movs	r2, #6
 800f1f0:	f7f0 fffe 	bl	80001f0 <memchr>
 800f1f4:	2800      	cmp	r0, #0
 800f1f6:	d03f      	beq.n	800f278 <_vfiprintf_r+0x22c>
 800f1f8:	4b29      	ldr	r3, [pc, #164]	; (800f2a0 <_vfiprintf_r+0x254>)
 800f1fa:	bb1b      	cbnz	r3, 800f244 <_vfiprintf_r+0x1f8>
 800f1fc:	9b03      	ldr	r3, [sp, #12]
 800f1fe:	3307      	adds	r3, #7
 800f200:	f023 0307 	bic.w	r3, r3, #7
 800f204:	3308      	adds	r3, #8
 800f206:	9303      	str	r3, [sp, #12]
 800f208:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f20a:	443b      	add	r3, r7
 800f20c:	9309      	str	r3, [sp, #36]	; 0x24
 800f20e:	e767      	b.n	800f0e0 <_vfiprintf_r+0x94>
 800f210:	fb0c 3202 	mla	r2, ip, r2, r3
 800f214:	460c      	mov	r4, r1
 800f216:	2001      	movs	r0, #1
 800f218:	e7a5      	b.n	800f166 <_vfiprintf_r+0x11a>
 800f21a:	2300      	movs	r3, #0
 800f21c:	3401      	adds	r4, #1
 800f21e:	9305      	str	r3, [sp, #20]
 800f220:	4619      	mov	r1, r3
 800f222:	f04f 0c0a 	mov.w	ip, #10
 800f226:	4620      	mov	r0, r4
 800f228:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f22c:	3a30      	subs	r2, #48	; 0x30
 800f22e:	2a09      	cmp	r2, #9
 800f230:	d903      	bls.n	800f23a <_vfiprintf_r+0x1ee>
 800f232:	2b00      	cmp	r3, #0
 800f234:	d0c5      	beq.n	800f1c2 <_vfiprintf_r+0x176>
 800f236:	9105      	str	r1, [sp, #20]
 800f238:	e7c3      	b.n	800f1c2 <_vfiprintf_r+0x176>
 800f23a:	fb0c 2101 	mla	r1, ip, r1, r2
 800f23e:	4604      	mov	r4, r0
 800f240:	2301      	movs	r3, #1
 800f242:	e7f0      	b.n	800f226 <_vfiprintf_r+0x1da>
 800f244:	ab03      	add	r3, sp, #12
 800f246:	9300      	str	r3, [sp, #0]
 800f248:	462a      	mov	r2, r5
 800f24a:	4b16      	ldr	r3, [pc, #88]	; (800f2a4 <_vfiprintf_r+0x258>)
 800f24c:	a904      	add	r1, sp, #16
 800f24e:	4630      	mov	r0, r6
 800f250:	f3af 8000 	nop.w
 800f254:	4607      	mov	r7, r0
 800f256:	1c78      	adds	r0, r7, #1
 800f258:	d1d6      	bne.n	800f208 <_vfiprintf_r+0x1bc>
 800f25a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f25c:	07d9      	lsls	r1, r3, #31
 800f25e:	d405      	bmi.n	800f26c <_vfiprintf_r+0x220>
 800f260:	89ab      	ldrh	r3, [r5, #12]
 800f262:	059a      	lsls	r2, r3, #22
 800f264:	d402      	bmi.n	800f26c <_vfiprintf_r+0x220>
 800f266:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f268:	f7ff fe53 	bl	800ef12 <__retarget_lock_release_recursive>
 800f26c:	89ab      	ldrh	r3, [r5, #12]
 800f26e:	065b      	lsls	r3, r3, #25
 800f270:	f53f af12 	bmi.w	800f098 <_vfiprintf_r+0x4c>
 800f274:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f276:	e711      	b.n	800f09c <_vfiprintf_r+0x50>
 800f278:	ab03      	add	r3, sp, #12
 800f27a:	9300      	str	r3, [sp, #0]
 800f27c:	462a      	mov	r2, r5
 800f27e:	4b09      	ldr	r3, [pc, #36]	; (800f2a4 <_vfiprintf_r+0x258>)
 800f280:	a904      	add	r1, sp, #16
 800f282:	4630      	mov	r0, r6
 800f284:	f000 f880 	bl	800f388 <_printf_i>
 800f288:	e7e4      	b.n	800f254 <_vfiprintf_r+0x208>
 800f28a:	bf00      	nop
 800f28c:	0800fd40 	.word	0x0800fd40
 800f290:	0800fd60 	.word	0x0800fd60
 800f294:	0800fd20 	.word	0x0800fd20
 800f298:	0800fd80 	.word	0x0800fd80
 800f29c:	0800fd8a 	.word	0x0800fd8a
 800f2a0:	00000000 	.word	0x00000000
 800f2a4:	0800f027 	.word	0x0800f027
 800f2a8:	0800fd86 	.word	0x0800fd86

0800f2ac <_printf_common>:
 800f2ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f2b0:	4616      	mov	r6, r2
 800f2b2:	4699      	mov	r9, r3
 800f2b4:	688a      	ldr	r2, [r1, #8]
 800f2b6:	690b      	ldr	r3, [r1, #16]
 800f2b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f2bc:	4293      	cmp	r3, r2
 800f2be:	bfb8      	it	lt
 800f2c0:	4613      	movlt	r3, r2
 800f2c2:	6033      	str	r3, [r6, #0]
 800f2c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f2c8:	4607      	mov	r7, r0
 800f2ca:	460c      	mov	r4, r1
 800f2cc:	b10a      	cbz	r2, 800f2d2 <_printf_common+0x26>
 800f2ce:	3301      	adds	r3, #1
 800f2d0:	6033      	str	r3, [r6, #0]
 800f2d2:	6823      	ldr	r3, [r4, #0]
 800f2d4:	0699      	lsls	r1, r3, #26
 800f2d6:	bf42      	ittt	mi
 800f2d8:	6833      	ldrmi	r3, [r6, #0]
 800f2da:	3302      	addmi	r3, #2
 800f2dc:	6033      	strmi	r3, [r6, #0]
 800f2de:	6825      	ldr	r5, [r4, #0]
 800f2e0:	f015 0506 	ands.w	r5, r5, #6
 800f2e4:	d106      	bne.n	800f2f4 <_printf_common+0x48>
 800f2e6:	f104 0a19 	add.w	sl, r4, #25
 800f2ea:	68e3      	ldr	r3, [r4, #12]
 800f2ec:	6832      	ldr	r2, [r6, #0]
 800f2ee:	1a9b      	subs	r3, r3, r2
 800f2f0:	42ab      	cmp	r3, r5
 800f2f2:	dc26      	bgt.n	800f342 <_printf_common+0x96>
 800f2f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f2f8:	1e13      	subs	r3, r2, #0
 800f2fa:	6822      	ldr	r2, [r4, #0]
 800f2fc:	bf18      	it	ne
 800f2fe:	2301      	movne	r3, #1
 800f300:	0692      	lsls	r2, r2, #26
 800f302:	d42b      	bmi.n	800f35c <_printf_common+0xb0>
 800f304:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f308:	4649      	mov	r1, r9
 800f30a:	4638      	mov	r0, r7
 800f30c:	47c0      	blx	r8
 800f30e:	3001      	adds	r0, #1
 800f310:	d01e      	beq.n	800f350 <_printf_common+0xa4>
 800f312:	6823      	ldr	r3, [r4, #0]
 800f314:	68e5      	ldr	r5, [r4, #12]
 800f316:	6832      	ldr	r2, [r6, #0]
 800f318:	f003 0306 	and.w	r3, r3, #6
 800f31c:	2b04      	cmp	r3, #4
 800f31e:	bf08      	it	eq
 800f320:	1aad      	subeq	r5, r5, r2
 800f322:	68a3      	ldr	r3, [r4, #8]
 800f324:	6922      	ldr	r2, [r4, #16]
 800f326:	bf0c      	ite	eq
 800f328:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f32c:	2500      	movne	r5, #0
 800f32e:	4293      	cmp	r3, r2
 800f330:	bfc4      	itt	gt
 800f332:	1a9b      	subgt	r3, r3, r2
 800f334:	18ed      	addgt	r5, r5, r3
 800f336:	2600      	movs	r6, #0
 800f338:	341a      	adds	r4, #26
 800f33a:	42b5      	cmp	r5, r6
 800f33c:	d11a      	bne.n	800f374 <_printf_common+0xc8>
 800f33e:	2000      	movs	r0, #0
 800f340:	e008      	b.n	800f354 <_printf_common+0xa8>
 800f342:	2301      	movs	r3, #1
 800f344:	4652      	mov	r2, sl
 800f346:	4649      	mov	r1, r9
 800f348:	4638      	mov	r0, r7
 800f34a:	47c0      	blx	r8
 800f34c:	3001      	adds	r0, #1
 800f34e:	d103      	bne.n	800f358 <_printf_common+0xac>
 800f350:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f354:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f358:	3501      	adds	r5, #1
 800f35a:	e7c6      	b.n	800f2ea <_printf_common+0x3e>
 800f35c:	18e1      	adds	r1, r4, r3
 800f35e:	1c5a      	adds	r2, r3, #1
 800f360:	2030      	movs	r0, #48	; 0x30
 800f362:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f366:	4422      	add	r2, r4
 800f368:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f36c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f370:	3302      	adds	r3, #2
 800f372:	e7c7      	b.n	800f304 <_printf_common+0x58>
 800f374:	2301      	movs	r3, #1
 800f376:	4622      	mov	r2, r4
 800f378:	4649      	mov	r1, r9
 800f37a:	4638      	mov	r0, r7
 800f37c:	47c0      	blx	r8
 800f37e:	3001      	adds	r0, #1
 800f380:	d0e6      	beq.n	800f350 <_printf_common+0xa4>
 800f382:	3601      	adds	r6, #1
 800f384:	e7d9      	b.n	800f33a <_printf_common+0x8e>
	...

0800f388 <_printf_i>:
 800f388:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f38c:	7e0f      	ldrb	r7, [r1, #24]
 800f38e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f390:	2f78      	cmp	r7, #120	; 0x78
 800f392:	4691      	mov	r9, r2
 800f394:	4680      	mov	r8, r0
 800f396:	460c      	mov	r4, r1
 800f398:	469a      	mov	sl, r3
 800f39a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f39e:	d807      	bhi.n	800f3b0 <_printf_i+0x28>
 800f3a0:	2f62      	cmp	r7, #98	; 0x62
 800f3a2:	d80a      	bhi.n	800f3ba <_printf_i+0x32>
 800f3a4:	2f00      	cmp	r7, #0
 800f3a6:	f000 80d8 	beq.w	800f55a <_printf_i+0x1d2>
 800f3aa:	2f58      	cmp	r7, #88	; 0x58
 800f3ac:	f000 80a3 	beq.w	800f4f6 <_printf_i+0x16e>
 800f3b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f3b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f3b8:	e03a      	b.n	800f430 <_printf_i+0xa8>
 800f3ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f3be:	2b15      	cmp	r3, #21
 800f3c0:	d8f6      	bhi.n	800f3b0 <_printf_i+0x28>
 800f3c2:	a101      	add	r1, pc, #4	; (adr r1, 800f3c8 <_printf_i+0x40>)
 800f3c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f3c8:	0800f421 	.word	0x0800f421
 800f3cc:	0800f435 	.word	0x0800f435
 800f3d0:	0800f3b1 	.word	0x0800f3b1
 800f3d4:	0800f3b1 	.word	0x0800f3b1
 800f3d8:	0800f3b1 	.word	0x0800f3b1
 800f3dc:	0800f3b1 	.word	0x0800f3b1
 800f3e0:	0800f435 	.word	0x0800f435
 800f3e4:	0800f3b1 	.word	0x0800f3b1
 800f3e8:	0800f3b1 	.word	0x0800f3b1
 800f3ec:	0800f3b1 	.word	0x0800f3b1
 800f3f0:	0800f3b1 	.word	0x0800f3b1
 800f3f4:	0800f541 	.word	0x0800f541
 800f3f8:	0800f465 	.word	0x0800f465
 800f3fc:	0800f523 	.word	0x0800f523
 800f400:	0800f3b1 	.word	0x0800f3b1
 800f404:	0800f3b1 	.word	0x0800f3b1
 800f408:	0800f563 	.word	0x0800f563
 800f40c:	0800f3b1 	.word	0x0800f3b1
 800f410:	0800f465 	.word	0x0800f465
 800f414:	0800f3b1 	.word	0x0800f3b1
 800f418:	0800f3b1 	.word	0x0800f3b1
 800f41c:	0800f52b 	.word	0x0800f52b
 800f420:	682b      	ldr	r3, [r5, #0]
 800f422:	1d1a      	adds	r2, r3, #4
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	602a      	str	r2, [r5, #0]
 800f428:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f42c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f430:	2301      	movs	r3, #1
 800f432:	e0a3      	b.n	800f57c <_printf_i+0x1f4>
 800f434:	6820      	ldr	r0, [r4, #0]
 800f436:	6829      	ldr	r1, [r5, #0]
 800f438:	0606      	lsls	r6, r0, #24
 800f43a:	f101 0304 	add.w	r3, r1, #4
 800f43e:	d50a      	bpl.n	800f456 <_printf_i+0xce>
 800f440:	680e      	ldr	r6, [r1, #0]
 800f442:	602b      	str	r3, [r5, #0]
 800f444:	2e00      	cmp	r6, #0
 800f446:	da03      	bge.n	800f450 <_printf_i+0xc8>
 800f448:	232d      	movs	r3, #45	; 0x2d
 800f44a:	4276      	negs	r6, r6
 800f44c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f450:	485e      	ldr	r0, [pc, #376]	; (800f5cc <_printf_i+0x244>)
 800f452:	230a      	movs	r3, #10
 800f454:	e019      	b.n	800f48a <_printf_i+0x102>
 800f456:	680e      	ldr	r6, [r1, #0]
 800f458:	602b      	str	r3, [r5, #0]
 800f45a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f45e:	bf18      	it	ne
 800f460:	b236      	sxthne	r6, r6
 800f462:	e7ef      	b.n	800f444 <_printf_i+0xbc>
 800f464:	682b      	ldr	r3, [r5, #0]
 800f466:	6820      	ldr	r0, [r4, #0]
 800f468:	1d19      	adds	r1, r3, #4
 800f46a:	6029      	str	r1, [r5, #0]
 800f46c:	0601      	lsls	r1, r0, #24
 800f46e:	d501      	bpl.n	800f474 <_printf_i+0xec>
 800f470:	681e      	ldr	r6, [r3, #0]
 800f472:	e002      	b.n	800f47a <_printf_i+0xf2>
 800f474:	0646      	lsls	r6, r0, #25
 800f476:	d5fb      	bpl.n	800f470 <_printf_i+0xe8>
 800f478:	881e      	ldrh	r6, [r3, #0]
 800f47a:	4854      	ldr	r0, [pc, #336]	; (800f5cc <_printf_i+0x244>)
 800f47c:	2f6f      	cmp	r7, #111	; 0x6f
 800f47e:	bf0c      	ite	eq
 800f480:	2308      	moveq	r3, #8
 800f482:	230a      	movne	r3, #10
 800f484:	2100      	movs	r1, #0
 800f486:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f48a:	6865      	ldr	r5, [r4, #4]
 800f48c:	60a5      	str	r5, [r4, #8]
 800f48e:	2d00      	cmp	r5, #0
 800f490:	bfa2      	ittt	ge
 800f492:	6821      	ldrge	r1, [r4, #0]
 800f494:	f021 0104 	bicge.w	r1, r1, #4
 800f498:	6021      	strge	r1, [r4, #0]
 800f49a:	b90e      	cbnz	r6, 800f4a0 <_printf_i+0x118>
 800f49c:	2d00      	cmp	r5, #0
 800f49e:	d04d      	beq.n	800f53c <_printf_i+0x1b4>
 800f4a0:	4615      	mov	r5, r2
 800f4a2:	fbb6 f1f3 	udiv	r1, r6, r3
 800f4a6:	fb03 6711 	mls	r7, r3, r1, r6
 800f4aa:	5dc7      	ldrb	r7, [r0, r7]
 800f4ac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f4b0:	4637      	mov	r7, r6
 800f4b2:	42bb      	cmp	r3, r7
 800f4b4:	460e      	mov	r6, r1
 800f4b6:	d9f4      	bls.n	800f4a2 <_printf_i+0x11a>
 800f4b8:	2b08      	cmp	r3, #8
 800f4ba:	d10b      	bne.n	800f4d4 <_printf_i+0x14c>
 800f4bc:	6823      	ldr	r3, [r4, #0]
 800f4be:	07de      	lsls	r6, r3, #31
 800f4c0:	d508      	bpl.n	800f4d4 <_printf_i+0x14c>
 800f4c2:	6923      	ldr	r3, [r4, #16]
 800f4c4:	6861      	ldr	r1, [r4, #4]
 800f4c6:	4299      	cmp	r1, r3
 800f4c8:	bfde      	ittt	le
 800f4ca:	2330      	movle	r3, #48	; 0x30
 800f4cc:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f4d0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800f4d4:	1b52      	subs	r2, r2, r5
 800f4d6:	6122      	str	r2, [r4, #16]
 800f4d8:	f8cd a000 	str.w	sl, [sp]
 800f4dc:	464b      	mov	r3, r9
 800f4de:	aa03      	add	r2, sp, #12
 800f4e0:	4621      	mov	r1, r4
 800f4e2:	4640      	mov	r0, r8
 800f4e4:	f7ff fee2 	bl	800f2ac <_printf_common>
 800f4e8:	3001      	adds	r0, #1
 800f4ea:	d14c      	bne.n	800f586 <_printf_i+0x1fe>
 800f4ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f4f0:	b004      	add	sp, #16
 800f4f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4f6:	4835      	ldr	r0, [pc, #212]	; (800f5cc <_printf_i+0x244>)
 800f4f8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f4fc:	6829      	ldr	r1, [r5, #0]
 800f4fe:	6823      	ldr	r3, [r4, #0]
 800f500:	f851 6b04 	ldr.w	r6, [r1], #4
 800f504:	6029      	str	r1, [r5, #0]
 800f506:	061d      	lsls	r5, r3, #24
 800f508:	d514      	bpl.n	800f534 <_printf_i+0x1ac>
 800f50a:	07df      	lsls	r7, r3, #31
 800f50c:	bf44      	itt	mi
 800f50e:	f043 0320 	orrmi.w	r3, r3, #32
 800f512:	6023      	strmi	r3, [r4, #0]
 800f514:	b91e      	cbnz	r6, 800f51e <_printf_i+0x196>
 800f516:	6823      	ldr	r3, [r4, #0]
 800f518:	f023 0320 	bic.w	r3, r3, #32
 800f51c:	6023      	str	r3, [r4, #0]
 800f51e:	2310      	movs	r3, #16
 800f520:	e7b0      	b.n	800f484 <_printf_i+0xfc>
 800f522:	6823      	ldr	r3, [r4, #0]
 800f524:	f043 0320 	orr.w	r3, r3, #32
 800f528:	6023      	str	r3, [r4, #0]
 800f52a:	2378      	movs	r3, #120	; 0x78
 800f52c:	4828      	ldr	r0, [pc, #160]	; (800f5d0 <_printf_i+0x248>)
 800f52e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f532:	e7e3      	b.n	800f4fc <_printf_i+0x174>
 800f534:	0659      	lsls	r1, r3, #25
 800f536:	bf48      	it	mi
 800f538:	b2b6      	uxthmi	r6, r6
 800f53a:	e7e6      	b.n	800f50a <_printf_i+0x182>
 800f53c:	4615      	mov	r5, r2
 800f53e:	e7bb      	b.n	800f4b8 <_printf_i+0x130>
 800f540:	682b      	ldr	r3, [r5, #0]
 800f542:	6826      	ldr	r6, [r4, #0]
 800f544:	6961      	ldr	r1, [r4, #20]
 800f546:	1d18      	adds	r0, r3, #4
 800f548:	6028      	str	r0, [r5, #0]
 800f54a:	0635      	lsls	r5, r6, #24
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	d501      	bpl.n	800f554 <_printf_i+0x1cc>
 800f550:	6019      	str	r1, [r3, #0]
 800f552:	e002      	b.n	800f55a <_printf_i+0x1d2>
 800f554:	0670      	lsls	r0, r6, #25
 800f556:	d5fb      	bpl.n	800f550 <_printf_i+0x1c8>
 800f558:	8019      	strh	r1, [r3, #0]
 800f55a:	2300      	movs	r3, #0
 800f55c:	6123      	str	r3, [r4, #16]
 800f55e:	4615      	mov	r5, r2
 800f560:	e7ba      	b.n	800f4d8 <_printf_i+0x150>
 800f562:	682b      	ldr	r3, [r5, #0]
 800f564:	1d1a      	adds	r2, r3, #4
 800f566:	602a      	str	r2, [r5, #0]
 800f568:	681d      	ldr	r5, [r3, #0]
 800f56a:	6862      	ldr	r2, [r4, #4]
 800f56c:	2100      	movs	r1, #0
 800f56e:	4628      	mov	r0, r5
 800f570:	f7f0 fe3e 	bl	80001f0 <memchr>
 800f574:	b108      	cbz	r0, 800f57a <_printf_i+0x1f2>
 800f576:	1b40      	subs	r0, r0, r5
 800f578:	6060      	str	r0, [r4, #4]
 800f57a:	6863      	ldr	r3, [r4, #4]
 800f57c:	6123      	str	r3, [r4, #16]
 800f57e:	2300      	movs	r3, #0
 800f580:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f584:	e7a8      	b.n	800f4d8 <_printf_i+0x150>
 800f586:	6923      	ldr	r3, [r4, #16]
 800f588:	462a      	mov	r2, r5
 800f58a:	4649      	mov	r1, r9
 800f58c:	4640      	mov	r0, r8
 800f58e:	47d0      	blx	sl
 800f590:	3001      	adds	r0, #1
 800f592:	d0ab      	beq.n	800f4ec <_printf_i+0x164>
 800f594:	6823      	ldr	r3, [r4, #0]
 800f596:	079b      	lsls	r3, r3, #30
 800f598:	d413      	bmi.n	800f5c2 <_printf_i+0x23a>
 800f59a:	68e0      	ldr	r0, [r4, #12]
 800f59c:	9b03      	ldr	r3, [sp, #12]
 800f59e:	4298      	cmp	r0, r3
 800f5a0:	bfb8      	it	lt
 800f5a2:	4618      	movlt	r0, r3
 800f5a4:	e7a4      	b.n	800f4f0 <_printf_i+0x168>
 800f5a6:	2301      	movs	r3, #1
 800f5a8:	4632      	mov	r2, r6
 800f5aa:	4649      	mov	r1, r9
 800f5ac:	4640      	mov	r0, r8
 800f5ae:	47d0      	blx	sl
 800f5b0:	3001      	adds	r0, #1
 800f5b2:	d09b      	beq.n	800f4ec <_printf_i+0x164>
 800f5b4:	3501      	adds	r5, #1
 800f5b6:	68e3      	ldr	r3, [r4, #12]
 800f5b8:	9903      	ldr	r1, [sp, #12]
 800f5ba:	1a5b      	subs	r3, r3, r1
 800f5bc:	42ab      	cmp	r3, r5
 800f5be:	dcf2      	bgt.n	800f5a6 <_printf_i+0x21e>
 800f5c0:	e7eb      	b.n	800f59a <_printf_i+0x212>
 800f5c2:	2500      	movs	r5, #0
 800f5c4:	f104 0619 	add.w	r6, r4, #25
 800f5c8:	e7f5      	b.n	800f5b6 <_printf_i+0x22e>
 800f5ca:	bf00      	nop
 800f5cc:	0800fd91 	.word	0x0800fd91
 800f5d0:	0800fda2 	.word	0x0800fda2

0800f5d4 <__sread>:
 800f5d4:	b510      	push	{r4, lr}
 800f5d6:	460c      	mov	r4, r1
 800f5d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f5dc:	f000 f954 	bl	800f888 <_read_r>
 800f5e0:	2800      	cmp	r0, #0
 800f5e2:	bfab      	itete	ge
 800f5e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f5e6:	89a3      	ldrhlt	r3, [r4, #12]
 800f5e8:	181b      	addge	r3, r3, r0
 800f5ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f5ee:	bfac      	ite	ge
 800f5f0:	6563      	strge	r3, [r4, #84]	; 0x54
 800f5f2:	81a3      	strhlt	r3, [r4, #12]
 800f5f4:	bd10      	pop	{r4, pc}

0800f5f6 <__swrite>:
 800f5f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5fa:	461f      	mov	r7, r3
 800f5fc:	898b      	ldrh	r3, [r1, #12]
 800f5fe:	05db      	lsls	r3, r3, #23
 800f600:	4605      	mov	r5, r0
 800f602:	460c      	mov	r4, r1
 800f604:	4616      	mov	r6, r2
 800f606:	d505      	bpl.n	800f614 <__swrite+0x1e>
 800f608:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f60c:	2302      	movs	r3, #2
 800f60e:	2200      	movs	r2, #0
 800f610:	f000 f928 	bl	800f864 <_lseek_r>
 800f614:	89a3      	ldrh	r3, [r4, #12]
 800f616:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f61a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f61e:	81a3      	strh	r3, [r4, #12]
 800f620:	4632      	mov	r2, r6
 800f622:	463b      	mov	r3, r7
 800f624:	4628      	mov	r0, r5
 800f626:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f62a:	f000 b869 	b.w	800f700 <_write_r>

0800f62e <__sseek>:
 800f62e:	b510      	push	{r4, lr}
 800f630:	460c      	mov	r4, r1
 800f632:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f636:	f000 f915 	bl	800f864 <_lseek_r>
 800f63a:	1c43      	adds	r3, r0, #1
 800f63c:	89a3      	ldrh	r3, [r4, #12]
 800f63e:	bf15      	itete	ne
 800f640:	6560      	strne	r0, [r4, #84]	; 0x54
 800f642:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f646:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f64a:	81a3      	strheq	r3, [r4, #12]
 800f64c:	bf18      	it	ne
 800f64e:	81a3      	strhne	r3, [r4, #12]
 800f650:	bd10      	pop	{r4, pc}

0800f652 <__sclose>:
 800f652:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f656:	f000 b8d3 	b.w	800f800 <_close_r>
	...

0800f65c <__swbuf_r>:
 800f65c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f65e:	460e      	mov	r6, r1
 800f660:	4614      	mov	r4, r2
 800f662:	4605      	mov	r5, r0
 800f664:	b118      	cbz	r0, 800f66e <__swbuf_r+0x12>
 800f666:	6983      	ldr	r3, [r0, #24]
 800f668:	b90b      	cbnz	r3, 800f66e <__swbuf_r+0x12>
 800f66a:	f7ff fbb3 	bl	800edd4 <__sinit>
 800f66e:	4b21      	ldr	r3, [pc, #132]	; (800f6f4 <__swbuf_r+0x98>)
 800f670:	429c      	cmp	r4, r3
 800f672:	d12b      	bne.n	800f6cc <__swbuf_r+0x70>
 800f674:	686c      	ldr	r4, [r5, #4]
 800f676:	69a3      	ldr	r3, [r4, #24]
 800f678:	60a3      	str	r3, [r4, #8]
 800f67a:	89a3      	ldrh	r3, [r4, #12]
 800f67c:	071a      	lsls	r2, r3, #28
 800f67e:	d52f      	bpl.n	800f6e0 <__swbuf_r+0x84>
 800f680:	6923      	ldr	r3, [r4, #16]
 800f682:	b36b      	cbz	r3, 800f6e0 <__swbuf_r+0x84>
 800f684:	6923      	ldr	r3, [r4, #16]
 800f686:	6820      	ldr	r0, [r4, #0]
 800f688:	1ac0      	subs	r0, r0, r3
 800f68a:	6963      	ldr	r3, [r4, #20]
 800f68c:	b2f6      	uxtb	r6, r6
 800f68e:	4283      	cmp	r3, r0
 800f690:	4637      	mov	r7, r6
 800f692:	dc04      	bgt.n	800f69e <__swbuf_r+0x42>
 800f694:	4621      	mov	r1, r4
 800f696:	4628      	mov	r0, r5
 800f698:	f7ff fb08 	bl	800ecac <_fflush_r>
 800f69c:	bb30      	cbnz	r0, 800f6ec <__swbuf_r+0x90>
 800f69e:	68a3      	ldr	r3, [r4, #8]
 800f6a0:	3b01      	subs	r3, #1
 800f6a2:	60a3      	str	r3, [r4, #8]
 800f6a4:	6823      	ldr	r3, [r4, #0]
 800f6a6:	1c5a      	adds	r2, r3, #1
 800f6a8:	6022      	str	r2, [r4, #0]
 800f6aa:	701e      	strb	r6, [r3, #0]
 800f6ac:	6963      	ldr	r3, [r4, #20]
 800f6ae:	3001      	adds	r0, #1
 800f6b0:	4283      	cmp	r3, r0
 800f6b2:	d004      	beq.n	800f6be <__swbuf_r+0x62>
 800f6b4:	89a3      	ldrh	r3, [r4, #12]
 800f6b6:	07db      	lsls	r3, r3, #31
 800f6b8:	d506      	bpl.n	800f6c8 <__swbuf_r+0x6c>
 800f6ba:	2e0a      	cmp	r6, #10
 800f6bc:	d104      	bne.n	800f6c8 <__swbuf_r+0x6c>
 800f6be:	4621      	mov	r1, r4
 800f6c0:	4628      	mov	r0, r5
 800f6c2:	f7ff faf3 	bl	800ecac <_fflush_r>
 800f6c6:	b988      	cbnz	r0, 800f6ec <__swbuf_r+0x90>
 800f6c8:	4638      	mov	r0, r7
 800f6ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f6cc:	4b0a      	ldr	r3, [pc, #40]	; (800f6f8 <__swbuf_r+0x9c>)
 800f6ce:	429c      	cmp	r4, r3
 800f6d0:	d101      	bne.n	800f6d6 <__swbuf_r+0x7a>
 800f6d2:	68ac      	ldr	r4, [r5, #8]
 800f6d4:	e7cf      	b.n	800f676 <__swbuf_r+0x1a>
 800f6d6:	4b09      	ldr	r3, [pc, #36]	; (800f6fc <__swbuf_r+0xa0>)
 800f6d8:	429c      	cmp	r4, r3
 800f6da:	bf08      	it	eq
 800f6dc:	68ec      	ldreq	r4, [r5, #12]
 800f6de:	e7ca      	b.n	800f676 <__swbuf_r+0x1a>
 800f6e0:	4621      	mov	r1, r4
 800f6e2:	4628      	mov	r0, r5
 800f6e4:	f000 f81e 	bl	800f724 <__swsetup_r>
 800f6e8:	2800      	cmp	r0, #0
 800f6ea:	d0cb      	beq.n	800f684 <__swbuf_r+0x28>
 800f6ec:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800f6f0:	e7ea      	b.n	800f6c8 <__swbuf_r+0x6c>
 800f6f2:	bf00      	nop
 800f6f4:	0800fd40 	.word	0x0800fd40
 800f6f8:	0800fd60 	.word	0x0800fd60
 800f6fc:	0800fd20 	.word	0x0800fd20

0800f700 <_write_r>:
 800f700:	b538      	push	{r3, r4, r5, lr}
 800f702:	4d07      	ldr	r5, [pc, #28]	; (800f720 <_write_r+0x20>)
 800f704:	4604      	mov	r4, r0
 800f706:	4608      	mov	r0, r1
 800f708:	4611      	mov	r1, r2
 800f70a:	2200      	movs	r2, #0
 800f70c:	602a      	str	r2, [r5, #0]
 800f70e:	461a      	mov	r2, r3
 800f710:	f7f2 ffb6 	bl	8002680 <_write>
 800f714:	1c43      	adds	r3, r0, #1
 800f716:	d102      	bne.n	800f71e <_write_r+0x1e>
 800f718:	682b      	ldr	r3, [r5, #0]
 800f71a:	b103      	cbz	r3, 800f71e <_write_r+0x1e>
 800f71c:	6023      	str	r3, [r4, #0]
 800f71e:	bd38      	pop	{r3, r4, r5, pc}
 800f720:	20003b48 	.word	0x20003b48

0800f724 <__swsetup_r>:
 800f724:	4b32      	ldr	r3, [pc, #200]	; (800f7f0 <__swsetup_r+0xcc>)
 800f726:	b570      	push	{r4, r5, r6, lr}
 800f728:	681d      	ldr	r5, [r3, #0]
 800f72a:	4606      	mov	r6, r0
 800f72c:	460c      	mov	r4, r1
 800f72e:	b125      	cbz	r5, 800f73a <__swsetup_r+0x16>
 800f730:	69ab      	ldr	r3, [r5, #24]
 800f732:	b913      	cbnz	r3, 800f73a <__swsetup_r+0x16>
 800f734:	4628      	mov	r0, r5
 800f736:	f7ff fb4d 	bl	800edd4 <__sinit>
 800f73a:	4b2e      	ldr	r3, [pc, #184]	; (800f7f4 <__swsetup_r+0xd0>)
 800f73c:	429c      	cmp	r4, r3
 800f73e:	d10f      	bne.n	800f760 <__swsetup_r+0x3c>
 800f740:	686c      	ldr	r4, [r5, #4]
 800f742:	89a3      	ldrh	r3, [r4, #12]
 800f744:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f748:	0719      	lsls	r1, r3, #28
 800f74a:	d42c      	bmi.n	800f7a6 <__swsetup_r+0x82>
 800f74c:	06dd      	lsls	r5, r3, #27
 800f74e:	d411      	bmi.n	800f774 <__swsetup_r+0x50>
 800f750:	2309      	movs	r3, #9
 800f752:	6033      	str	r3, [r6, #0]
 800f754:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f758:	81a3      	strh	r3, [r4, #12]
 800f75a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f75e:	e03e      	b.n	800f7de <__swsetup_r+0xba>
 800f760:	4b25      	ldr	r3, [pc, #148]	; (800f7f8 <__swsetup_r+0xd4>)
 800f762:	429c      	cmp	r4, r3
 800f764:	d101      	bne.n	800f76a <__swsetup_r+0x46>
 800f766:	68ac      	ldr	r4, [r5, #8]
 800f768:	e7eb      	b.n	800f742 <__swsetup_r+0x1e>
 800f76a:	4b24      	ldr	r3, [pc, #144]	; (800f7fc <__swsetup_r+0xd8>)
 800f76c:	429c      	cmp	r4, r3
 800f76e:	bf08      	it	eq
 800f770:	68ec      	ldreq	r4, [r5, #12]
 800f772:	e7e6      	b.n	800f742 <__swsetup_r+0x1e>
 800f774:	0758      	lsls	r0, r3, #29
 800f776:	d512      	bpl.n	800f79e <__swsetup_r+0x7a>
 800f778:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f77a:	b141      	cbz	r1, 800f78e <__swsetup_r+0x6a>
 800f77c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f780:	4299      	cmp	r1, r3
 800f782:	d002      	beq.n	800f78a <__swsetup_r+0x66>
 800f784:	4630      	mov	r0, r6
 800f786:	f7fe ffb1 	bl	800e6ec <_free_r>
 800f78a:	2300      	movs	r3, #0
 800f78c:	6363      	str	r3, [r4, #52]	; 0x34
 800f78e:	89a3      	ldrh	r3, [r4, #12]
 800f790:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f794:	81a3      	strh	r3, [r4, #12]
 800f796:	2300      	movs	r3, #0
 800f798:	6063      	str	r3, [r4, #4]
 800f79a:	6923      	ldr	r3, [r4, #16]
 800f79c:	6023      	str	r3, [r4, #0]
 800f79e:	89a3      	ldrh	r3, [r4, #12]
 800f7a0:	f043 0308 	orr.w	r3, r3, #8
 800f7a4:	81a3      	strh	r3, [r4, #12]
 800f7a6:	6923      	ldr	r3, [r4, #16]
 800f7a8:	b94b      	cbnz	r3, 800f7be <__swsetup_r+0x9a>
 800f7aa:	89a3      	ldrh	r3, [r4, #12]
 800f7ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f7b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f7b4:	d003      	beq.n	800f7be <__swsetup_r+0x9a>
 800f7b6:	4621      	mov	r1, r4
 800f7b8:	4630      	mov	r0, r6
 800f7ba:	f7ff fbd1 	bl	800ef60 <__smakebuf_r>
 800f7be:	89a0      	ldrh	r0, [r4, #12]
 800f7c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f7c4:	f010 0301 	ands.w	r3, r0, #1
 800f7c8:	d00a      	beq.n	800f7e0 <__swsetup_r+0xbc>
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	60a3      	str	r3, [r4, #8]
 800f7ce:	6963      	ldr	r3, [r4, #20]
 800f7d0:	425b      	negs	r3, r3
 800f7d2:	61a3      	str	r3, [r4, #24]
 800f7d4:	6923      	ldr	r3, [r4, #16]
 800f7d6:	b943      	cbnz	r3, 800f7ea <__swsetup_r+0xc6>
 800f7d8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f7dc:	d1ba      	bne.n	800f754 <__swsetup_r+0x30>
 800f7de:	bd70      	pop	{r4, r5, r6, pc}
 800f7e0:	0781      	lsls	r1, r0, #30
 800f7e2:	bf58      	it	pl
 800f7e4:	6963      	ldrpl	r3, [r4, #20]
 800f7e6:	60a3      	str	r3, [r4, #8]
 800f7e8:	e7f4      	b.n	800f7d4 <__swsetup_r+0xb0>
 800f7ea:	2000      	movs	r0, #0
 800f7ec:	e7f7      	b.n	800f7de <__swsetup_r+0xba>
 800f7ee:	bf00      	nop
 800f7f0:	20000030 	.word	0x20000030
 800f7f4:	0800fd40 	.word	0x0800fd40
 800f7f8:	0800fd60 	.word	0x0800fd60
 800f7fc:	0800fd20 	.word	0x0800fd20

0800f800 <_close_r>:
 800f800:	b538      	push	{r3, r4, r5, lr}
 800f802:	4d06      	ldr	r5, [pc, #24]	; (800f81c <_close_r+0x1c>)
 800f804:	2300      	movs	r3, #0
 800f806:	4604      	mov	r4, r0
 800f808:	4608      	mov	r0, r1
 800f80a:	602b      	str	r3, [r5, #0]
 800f80c:	f7f2 ff64 	bl	80026d8 <_close>
 800f810:	1c43      	adds	r3, r0, #1
 800f812:	d102      	bne.n	800f81a <_close_r+0x1a>
 800f814:	682b      	ldr	r3, [r5, #0]
 800f816:	b103      	cbz	r3, 800f81a <_close_r+0x1a>
 800f818:	6023      	str	r3, [r4, #0]
 800f81a:	bd38      	pop	{r3, r4, r5, pc}
 800f81c:	20003b48 	.word	0x20003b48

0800f820 <_fstat_r>:
 800f820:	b538      	push	{r3, r4, r5, lr}
 800f822:	4d07      	ldr	r5, [pc, #28]	; (800f840 <_fstat_r+0x20>)
 800f824:	2300      	movs	r3, #0
 800f826:	4604      	mov	r4, r0
 800f828:	4608      	mov	r0, r1
 800f82a:	4611      	mov	r1, r2
 800f82c:	602b      	str	r3, [r5, #0]
 800f82e:	f7f2 ffa3 	bl	8002778 <_fstat>
 800f832:	1c43      	adds	r3, r0, #1
 800f834:	d102      	bne.n	800f83c <_fstat_r+0x1c>
 800f836:	682b      	ldr	r3, [r5, #0]
 800f838:	b103      	cbz	r3, 800f83c <_fstat_r+0x1c>
 800f83a:	6023      	str	r3, [r4, #0]
 800f83c:	bd38      	pop	{r3, r4, r5, pc}
 800f83e:	bf00      	nop
 800f840:	20003b48 	.word	0x20003b48

0800f844 <_isatty_r>:
 800f844:	b538      	push	{r3, r4, r5, lr}
 800f846:	4d06      	ldr	r5, [pc, #24]	; (800f860 <_isatty_r+0x1c>)
 800f848:	2300      	movs	r3, #0
 800f84a:	4604      	mov	r4, r0
 800f84c:	4608      	mov	r0, r1
 800f84e:	602b      	str	r3, [r5, #0]
 800f850:	f7f2 ff00 	bl	8002654 <_isatty>
 800f854:	1c43      	adds	r3, r0, #1
 800f856:	d102      	bne.n	800f85e <_isatty_r+0x1a>
 800f858:	682b      	ldr	r3, [r5, #0]
 800f85a:	b103      	cbz	r3, 800f85e <_isatty_r+0x1a>
 800f85c:	6023      	str	r3, [r4, #0]
 800f85e:	bd38      	pop	{r3, r4, r5, pc}
 800f860:	20003b48 	.word	0x20003b48

0800f864 <_lseek_r>:
 800f864:	b538      	push	{r3, r4, r5, lr}
 800f866:	4d07      	ldr	r5, [pc, #28]	; (800f884 <_lseek_r+0x20>)
 800f868:	4604      	mov	r4, r0
 800f86a:	4608      	mov	r0, r1
 800f86c:	4611      	mov	r1, r2
 800f86e:	2200      	movs	r2, #0
 800f870:	602a      	str	r2, [r5, #0]
 800f872:	461a      	mov	r2, r3
 800f874:	f7f2 ff47 	bl	8002706 <_lseek>
 800f878:	1c43      	adds	r3, r0, #1
 800f87a:	d102      	bne.n	800f882 <_lseek_r+0x1e>
 800f87c:	682b      	ldr	r3, [r5, #0]
 800f87e:	b103      	cbz	r3, 800f882 <_lseek_r+0x1e>
 800f880:	6023      	str	r3, [r4, #0]
 800f882:	bd38      	pop	{r3, r4, r5, pc}
 800f884:	20003b48 	.word	0x20003b48

0800f888 <_read_r>:
 800f888:	b538      	push	{r3, r4, r5, lr}
 800f88a:	4d07      	ldr	r5, [pc, #28]	; (800f8a8 <_read_r+0x20>)
 800f88c:	4604      	mov	r4, r0
 800f88e:	4608      	mov	r0, r1
 800f890:	4611      	mov	r1, r2
 800f892:	2200      	movs	r2, #0
 800f894:	602a      	str	r2, [r5, #0]
 800f896:	461a      	mov	r2, r3
 800f898:	f7f2 ff46 	bl	8002728 <_read>
 800f89c:	1c43      	adds	r3, r0, #1
 800f89e:	d102      	bne.n	800f8a6 <_read_r+0x1e>
 800f8a0:	682b      	ldr	r3, [r5, #0]
 800f8a2:	b103      	cbz	r3, 800f8a6 <_read_r+0x1e>
 800f8a4:	6023      	str	r3, [r4, #0]
 800f8a6:	bd38      	pop	{r3, r4, r5, pc}
 800f8a8:	20003b48 	.word	0x20003b48

0800f8ac <_init>:
 800f8ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8ae:	bf00      	nop
 800f8b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f8b2:	bc08      	pop	{r3}
 800f8b4:	469e      	mov	lr, r3
 800f8b6:	4770      	bx	lr

0800f8b8 <_fini>:
 800f8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8ba:	bf00      	nop
 800f8bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f8be:	bc08      	pop	{r3}
 800f8c0:	469e      	mov	lr, r3
 800f8c2:	4770      	bx	lr
