Analysis & Synthesis report for ahbmasterfpga
Sun Jun 16 13:16:15 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |ahbmasterfpga|ahbmaster:master|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Parameter Settings for User Entity Instance: ahbmaster:master
 13. Port Connectivity Checks: "displaydecoder:display5"
 14. Port Connectivity Checks: "displaydecoder:display4"
 15. Port Connectivity Checks: "displaydecoder:display3"
 16. Port Connectivity Checks: "displaydecoder:display2"
 17. Port Connectivity Checks: "displaydecoder:display1"
 18. Port Connectivity Checks: "displaydecoder:display0"
 19. Port Connectivity Checks: "ffd:valor1"
 20. Port Connectivity Checks: "ffd:valor0"
 21. Port Connectivity Checks: "memorialeitura:memory"
 22. Port Connectivity Checks: "ahbmaster:master"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 16 13:16:15 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ahbmasterfpga                               ;
; Top-level Entity Name              ; ahbmasterfpga                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 40                                          ;
;     Total combinational functions  ; 39                                          ;
;     Dedicated logic registers      ; 13                                          ;
; Total registers                    ; 13                                          ;
; Total pins                         ; 103                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; ahbmasterfpga      ; ahbmasterfpga      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-10        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------+---------+
; multiplexor.v                    ; yes             ; User Verilog HDL File  ; C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/multiplexor.v       ;         ;
; ahbmasterfpga.v                  ; yes             ; User Verilog HDL File  ; C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v     ;         ;
; displaydecoder.v                 ; yes             ; User Verilog HDL File  ; C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/displaydecoder.v    ;         ;
; ahbmaster.v                      ; yes             ; User Verilog HDL File  ; C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v         ;         ;
; decoder.v                        ; yes             ; User Verilog HDL File  ; C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/decoder.v           ;         ;
; idecoder.v                       ; yes             ; User Verilog HDL File  ; C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/idecoder.v          ;         ;
; instructionmemory.v              ; yes             ; User Verilog HDL File  ; C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v ;         ;
; memorialeitura.v                 ; yes             ; User Verilog HDL File  ; C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v    ;         ;
; ffd.v                            ; yes             ; User Verilog HDL File  ; C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ffd.v               ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 40                ;
;                                             ;                   ;
; Total combinational functions               ; 39                ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 19                ;
;     -- 3 input functions                    ; 6                 ;
;     -- <=2 input functions                  ; 14                ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 31                ;
;     -- arithmetic mode                      ; 8                 ;
;                                             ;                   ;
; Total registers                             ; 13                ;
;     -- Dedicated logic registers            ; 13                ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 103               ;
;                                             ;                   ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; idecoder:U1|pc[4] ;
; Maximum fan-out                             ; 14                ;
; Total fan-out                               ; 275               ;
; Average fan-out                             ; 1.07              ;
+---------------------------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                    ;
+------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                             ; Entity Name       ; Library Name ;
+------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------+-------------------+--------------+
; |ahbmasterfpga               ; 39 (0)              ; 13 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 103  ; 0            ; 0          ; |ahbmasterfpga                                  ; ahbmasterfpga     ; work         ;
;    |ahbmaster:master|        ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbmasterfpga|ahbmaster:master                 ; ahbmaster         ; work         ;
;    |idecoder:U1|             ; 37 (10)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbmasterfpga|idecoder:U1                      ; idecoder          ; work         ;
;       |instructionmemory:U1| ; 27 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbmasterfpga|idecoder:U1|instructionmemory:U1 ; instructionmemory ; work         ;
;    |multiplexor:multip|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbmasterfpga|multiplexor:multip               ; multiplexor       ; work         ;
+------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |ahbmasterfpga|ahbmaster:master|state ;
+-------------+----------+------------+-----------------+
; Name        ; state.s1 ; state.READ ; state.WRITE     ;
+-------------+----------+------------+-----------------+
; state.s1    ; 0        ; 0          ; 0               ;
; state.WRITE ; 1        ; 0          ; 1               ;
; state.READ  ; 1        ; 1          ; 0               ;
+-------------+----------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; ffd:valor1|q[0,4]                     ; Stuck at GND due to stuck port data_in ;
; ffd:valor0|q[0,4]                     ; Stuck at GND due to stuck port data_in ;
; ahbmaster:master|htrans[0]            ; Stuck at GND due to stuck port data_in ;
; ahbmaster:master|state.WRITE          ; Lost fanout                            ;
; ahbmaster:master|state.READ           ; Lost fanout                            ;
; Total Number of Removed Registers = 7 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 13    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 13    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; ahbmaster:master|htrans[1]             ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ahbmaster:master ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; s1             ; 00    ; Unsigned Binary                      ;
; WRITE          ; 01    ; Unsigned Binary                      ;
; READ           ; 10    ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "displaydecoder:display5"                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; n[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "displaydecoder:display4"                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; n[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "displaydecoder:display3"                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "n[7..1]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "displaydecoder:display2"                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "n[7..1]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "displaydecoder:display1"                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "n[7..1]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "displaydecoder:display0"                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "n[7..1]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ffd:valor1"                                                                                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; d       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "d[7..1]" will be connected to GND. ;
; q[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; q[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ffd:valor0"                                                                                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; d       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "d[7..1]" will be connected to GND. ;
; q[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; q[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memorialeitura:memory"                                                                                                                                        ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                              ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; displaysel[9] ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; valorleitura  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "valorleitura[7..1]" will be connected to GND. ;
; memoria       ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "memoria[7..1]" have no fanouts                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ahbmaster:master"                                                                                                                                ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; din       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "din[7..1]" will be connected to GND. ;
; hsize     ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "hsize[2..1]" have no fanouts                    ;
; hsize     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; hprot     ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "hprot[3..1]" have no fanouts                    ;
; hprot     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; hmastlock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; hwdata    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "hwdata[7..1]" have no fanouts                   ;
; leitura   ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "leitura[7..1]" have no fanouts                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 103                         ;
; cycloneiii_ff         ; 13                          ;
;     CLR               ; 13                          ;
; cycloneiii_lcell_comb ; 43                          ;
;     arith             ; 8                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 1                           ;
;     normal            ; 35                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 19                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.28                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jun 16 13:16:07 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ahbmasterfpga -c ahbmasterfpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file multiplexor.v
    Info (12023): Found entity 1: multiplexor File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/multiplexor.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ahbmasterfpga.v
    Info (12023): Found entity 1: ahbmasterfpga File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file displaydecoder.v
    Info (12023): Found entity 1: displaydecoder File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/displaydecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ahbmaster.v
    Info (12023): Found entity 1: ahbmaster File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/decoder.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file idecoder.v
    Info (12023): Found entity 1: idecoder File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/idecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: instructionmemory File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memorialeitura.v
    Info (12023): Found entity 1: memorialeitura File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ffd.v
    Info (12023): Found entity 1: ffd File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ffd.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at ahbmasterfpga.v(98): created implicit net for "hready" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 98
Warning (10236): Verilog HDL Implicit Net warning at ahbmasterfpga.v(113): created implicit net for "data" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 113
Warning (10236): Verilog HDL Implicit Net warning at ahbmasterfpga.v(118): created implicit net for "hsize" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 118
Warning (10236): Verilog HDL Implicit Net warning at ahbmasterfpga.v(120): created implicit net for "hprot" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 120
Warning (10236): Verilog HDL Implicit Net warning at ahbmasterfpga.v(123): created implicit net for "hmastlock" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 123
Warning (10236): Verilog HDL Implicit Net warning at ahbmasterfpga.v(126): created implicit net for "leitura" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 126
Warning (10236): Verilog HDL Implicit Net warning at ahbmasterfpga.v(159): created implicit net for "mem" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 159
Warning (10236): Verilog HDL Implicit Net warning at ahbmasterfpga.v(176): created implicit net for "memos00" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 176
Warning (10236): Verilog HDL Implicit Net warning at ahbmasterfpga.v(177): created implicit net for "memos01" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 177
Warning (10236): Verilog HDL Implicit Net warning at ahbmasterfpga.v(178): created implicit net for "memos10" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 178
Warning (10236): Verilog HDL Implicit Net warning at ahbmasterfpga.v(179): created implicit net for "memos11" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 179
Warning (10236): Verilog HDL Implicit Net warning at memorialeitura.v(10): created implicit net for "memo" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v Line: 10
Info (12127): Elaborating entity "ahbmasterfpga" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at ahbmasterfpga.v(91): truncated value with size 11 to match size of target (10) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 91
Warning (10230): Verilog HDL assignment warning at ahbmasterfpga.v(176): truncated value with size 4 to match size of target (1) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 176
Warning (10230): Verilog HDL assignment warning at ahbmasterfpga.v(177): truncated value with size 4 to match size of target (1) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 177
Warning (10230): Verilog HDL assignment warning at ahbmasterfpga.v(178): truncated value with size 4 to match size of target (1) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 178
Warning (10230): Verilog HDL assignment warning at ahbmasterfpga.v(179): truncated value with size 4 to match size of target (1) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 179
Info (12128): Elaborating entity "idecoder" for hierarchy "idecoder:U1" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 104
Warning (10230): Verilog HDL assignment warning at idecoder.v(22): truncated value with size 32 to match size of target (10) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/idecoder.v Line: 22
Info (12128): Elaborating entity "instructionmemory" for hierarchy "idecoder:U1|instructionmemory:U1" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/idecoder.v Line: 14
Warning (10030): Net "memoria.data_a" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v Line: 7
Warning (10030): Net "memoria.waddr_a" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v Line: 7
Warning (10030): Net "memoria.we_a" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v Line: 7
Info (12128): Elaborating entity "ahbmaster" for hierarchy "ahbmaster:master" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 127
Warning (10240): Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable "hsize", which holds its previous value in one or more paths through the always construct File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v Line: 83
Warning (10240): Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable "hprot", which holds its previous value in one or more paths through the always construct File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v Line: 83
Warning (10240): Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable "hmastlock", which holds its previous value in one or more paths through the always construct File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v Line: 83
Info (10041): Inferred latch for "hmastlock" at ahbmaster.v(83) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v Line: 83
Info (10041): Inferred latch for "hprot[0]" at ahbmaster.v(83) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v Line: 83
Info (10041): Inferred latch for "hprot[1]" at ahbmaster.v(83) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v Line: 83
Info (10041): Inferred latch for "hprot[2]" at ahbmaster.v(83) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v Line: 83
Info (10041): Inferred latch for "hprot[3]" at ahbmaster.v(83) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v Line: 83
Info (10041): Inferred latch for "hsize[0]" at ahbmaster.v(83) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v Line: 83
Info (10041): Inferred latch for "hsize[1]" at ahbmaster.v(83) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v Line: 83
Info (10041): Inferred latch for "hsize[2]" at ahbmaster.v(83) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v Line: 83
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:deco" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 134
Info (12128): Elaborating entity "multiplexor" for hierarchy "multiplexor:multip" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 153
Info (12128): Elaborating entity "memorialeitura" for hierarchy "memorialeitura:memory" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 160
Warning (10036): Verilog HDL or VHDL warning at memorialeitura.v(10): object "memo" assigned a value but never read File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v Line: 10
Warning (10230): Verilog HDL assignment warning at memorialeitura.v(10): truncated value with size 8 to match size of target (1) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v Line: 10
Warning (10235): Verilog HDL Always Construct warning at memorialeitura.v(14): variable "i" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v Line: 14
Warning (10235): Verilog HDL Always Construct warning at memorialeitura.v(15): variable "i" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v Line: 15
Warning (10034): Output port "memoria" at memorialeitura.v(6) has no driver File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v Line: 6
Warning (12158): Entity "memorialeitura" contains only dangling pins File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 160
Info (12128): Elaborating entity "ffd" for hierarchy "ffd:valor0" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 167
Info (12128): Elaborating entity "displaydecoder" for hierarchy "displaydecoder:display0" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 190
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer multiplexor:multip|hreadyout File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/multiplexor.v Line: 17
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/db/ahbmasterfpga.ram0_instructionmemory_56655cf4.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "idecoder:U1|instructionmemory:U1|memoria" is uninferred because MIF is not supported for the selected family File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v Line: 7
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/db/ahbmasterfpga.ram0_instructionmemory_56655cf4.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer idecoder:U1|instructionmemory:U1|memoria~0 File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v Line: 7
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v Line: 96
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hwdata[4]" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 10
    Warning (13410): Pin "hwdata[5]" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 10
    Warning (13410): Pin "hwdata[6]" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 10
    Warning (13410): Pin "hwdata[7]" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 10
    Warning (13410): Pin "addr[4]" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 13
    Warning (13410): Pin "addr[5]" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 13
    Warning (13410): Pin "addr[6]" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 13
    Warning (13410): Pin "addr[7]" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 13
    Warning (13410): Pin "addr[8]" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 13
    Warning (13410): Pin "addr[9]" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 13
    Warning (13410): Pin "bursttype[0]" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 15
    Warning (13410): Pin "bursttype[1]" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 15
    Warning (13410): Pin "bursttype[2]" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 15
    Warning (13410): Pin "htrans[0]" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 16
    Warning (13410): Pin "As1" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 28
    Warning (13410): Pin "Bs1" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 29
    Warning (13410): Pin "Cs1" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 30
    Warning (13410): Pin "Ds1" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 31
    Warning (13410): Pin "Es1" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 32
    Warning (13410): Pin "Fs1" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 33
    Warning (13410): Pin "Gs1" is stuck at VCC File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 34
    Warning (13410): Pin "As2" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 35
    Warning (13410): Pin "Bs2" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 36
    Warning (13410): Pin "Cs2" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 37
    Warning (13410): Pin "Ds2" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 38
    Warning (13410): Pin "Es2" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 39
    Warning (13410): Pin "Fs2" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 40
    Warning (13410): Pin "Gs2" is stuck at VCC File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 41
    Warning (13410): Pin "As3" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 42
    Warning (13410): Pin "Bs3" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 43
    Warning (13410): Pin "Cs3" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 44
    Warning (13410): Pin "Ds3" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 45
    Warning (13410): Pin "Es3" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 46
    Warning (13410): Pin "Fs3" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 47
    Warning (13410): Pin "Gs3" is stuck at VCC File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 48
    Warning (13410): Pin "As4" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 49
    Warning (13410): Pin "Bs4" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 50
    Warning (13410): Pin "Cs4" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 51
    Warning (13410): Pin "Ds4" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 52
    Warning (13410): Pin "Es4" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 53
    Warning (13410): Pin "Fs4" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 54
    Warning (13410): Pin "Gs4" is stuck at VCC File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 55
    Warning (13410): Pin "As5" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 56
    Warning (13410): Pin "Bs5" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 57
    Warning (13410): Pin "Cs5" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 58
    Warning (13410): Pin "Ds5" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 59
    Warning (13410): Pin "Es5" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 60
    Warning (13410): Pin "Fs5" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 61
    Warning (13410): Pin "Gs5" is stuck at VCC File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 62
    Warning (13410): Pin "As6" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 63
    Warning (13410): Pin "Bs6" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 64
    Warning (13410): Pin "Cs6" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 65
    Warning (13410): Pin "Ds6" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 66
    Warning (13410): Pin "Es6" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 67
    Warning (13410): Pin "Fs6" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 68
    Warning (13410): Pin "Gs6" is stuck at VCC File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 69
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/output_files/ahbmasterfpga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 29 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "hrdata_1[0]" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 4
    Warning (15610): No output dependent on input pin "hrdata_1[1]" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 4
    Warning (15610): No output dependent on input pin "hrdata_1[2]" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 4
    Warning (15610): No output dependent on input pin "hrdata_1[3]" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 4
    Warning (15610): No output dependent on input pin "hrdata_1[4]" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 4
    Warning (15610): No output dependent on input pin "hrdata_1[5]" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 4
    Warning (15610): No output dependent on input pin "hrdata_1[6]" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 4
    Warning (15610): No output dependent on input pin "hrdata_1[7]" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 4
    Warning (15610): No output dependent on input pin "hresp_1" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 6
    Warning (15610): No output dependent on input pin "hrdata_2[0]" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 7
    Warning (15610): No output dependent on input pin "hrdata_2[1]" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 7
    Warning (15610): No output dependent on input pin "hrdata_2[2]" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 7
    Warning (15610): No output dependent on input pin "hrdata_2[3]" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 7
    Warning (15610): No output dependent on input pin "hrdata_2[4]" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 7
    Warning (15610): No output dependent on input pin "hrdata_2[5]" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 7
    Warning (15610): No output dependent on input pin "hrdata_2[6]" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 7
    Warning (15610): No output dependent on input pin "hrdata_2[7]" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 7
    Warning (15610): No output dependent on input pin "hresp_2" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 9
    Warning (15610): No output dependent on input pin "confirm0" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 17
    Warning (15610): No output dependent on input pin "confirm1" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 18
    Warning (15610): No output dependent on input pin "s0" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 19
    Warning (15610): No output dependent on input pin "s1" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 20
    Warning (15610): No output dependent on input pin "s2" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 21
    Warning (15610): No output dependent on input pin "s3" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 22
    Warning (15610): No output dependent on input pin "s4" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 23
    Warning (15610): No output dependent on input pin "s5" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 24
    Warning (15610): No output dependent on input pin "s6" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 25
    Warning (15610): No output dependent on input pin "s7" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 26
    Warning (15610): No output dependent on input pin "s8" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v Line: 27
Info (21057): Implemented 143 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 70 output pins
    Info (21061): Implemented 40 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings
    Info: Peak virtual memory: 4817 megabytes
    Info: Processing ended: Sun Jun 16 13:16:15 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/output_files/ahbmasterfpga.map.smsg.


