// SPDX-License-Identifier: GPL-2.0
// SPDX-FileCopyrightText: Copyright (c) 2024-2025, NVIDIA CORPORATION & AFFILIATES.  All rights reserved.

#include <dt-bindings/clock/tegra264-clock.h>
#include <dt-bindings/clock/tegra264-clk.h>
#include <dt-bindings/gpio/tegra264-gpio.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/mailbox/tegra186-hsp-oot.h>
#include <dt-bindings/memory/tegra264-mc.h>
#include <dt-bindings/memory/tegra264-smmu-streamid-xusb.h>
#include <dt-bindings/pinctrl/pinctrl-tegra.h>
#include <dt-bindings/pinctrl/pinctrl-tegra-io-pad.h>
#include <dt-bindings/reset/tegra264-reset.h>
#include <dt-bindings/soc/tegra264-powergate.h>
#include <dt-bindings/thermal/tegra264-thermal.h>

/ {
	compatible = "nvidia,tegra264";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		efuse0 = &tegra_efuse0;
		efuse2 = &tegra_efuse2;
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &pwr_i2c;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		i2c8 = &i2c8;
		i2c9 = &i2c9;
		i2c10 = &i2c10;
		i2c11 = &i2c11;
		i2c12 = &i2c12;
		i2c14 = &i2c14;
		i2c15 = &i2c15;
		i2c16 = &i2c16;
		rtc0 = &vrs_pseq;
		rtc1 = &tegra_rtc;
		serial0 = &uart0;
		serial4 = &uart4;
		serial5 = &uart5;
		serial8 = &uart8;
		serial9 = &uart9;
		serial10 = &uart10;
		nvdisplay = &nvdisplay;
		tegra-camera-rtcpu = &tegra_rce;
		spi0 = &spi0;
		spi1 = &spi1;
		spi2 = &spi2;
		spi3 = &spi3;
		spi4 = &spi4;
	};

	bus@0 {
		compatible = "simple-bus";

		#address-cells = <2>;
		#size-cells = <2>;
		ranges = <0x0 0x0 0x0 0x0 0x100 0x0>;

		actmon@d3f0000 {
			compatible = "nvidia,tegra264-cactmon-mc-all";
			reg = <0x0 0xd3f0000 0x0 0x10000>;
			clocks = <&bpmp TEGRA264_CLK_OSC>;
			clock-names = "actmon";
			status = "disabled";
		};

		tegra_efuse0: efuse@1000000 {
			compatible = "nvidia,tegra264-efuse",
				     "nvidia,tegra234-efuse";
			status = "disabled";

			reg = <0x0 0x01000000 0x0 0x1f054>;
			clocks = <&bpmp TEGRA264_CLK_FUSE>;
			clock-names = "fuse";
		};

		tegra_efuse2: efuse@101f054 {
			compatible = "nvidia,tegra264-efuse-ecid";
			status = "disabled";
			reg = <0x0 0x0101f054 0x0 0x40>;
		};

		efuse-helper {
			compatible = "nvidia,efuse-nvmem-helper";
			nvmem = <&tegra_efuse0>;
			nvmem-names = "efuse";
			status = "disabled";
		};

		misc@100000 {
			compatible = "nvidia,tegra234-misc";
			status = "disabled";

			reg = <0x0 0x00100000 0x0 0xf000>,
			      <0x0 0x0c140000 0x0 0x10000>;
		};

		miscreg-dpaux@00100000 {
			compatible = "nvidia,tegra264-misc-dpaux-padctl";
			reg = <0x0 0x00100000 0x0 0x4010>;
			status = "disabled";
		};

		sys-cbb-fabric@800000 {
			compatible = "nvidia,tegra264-sys-cbb-fabric";
			reg = <0x0 0x800000 0x0 0x800000>;
			interrupts = <GIC_SPI 581 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		timer@8000000 {
			compatible = "nvidia,tegra234-timer";
			reg = <0x0 0x08000000 0x0 0x00140000>;
			interrupts = <GIC_SPI 773 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 774 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 775 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 776 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		/* Legacy WDT driver device tree node, use on AV+L platforms. */
		watchdog@8110000 {
			compatible = "nvidia,tegra-wdt-t264";
			reg = <0x0 0x08110000 0x0 0x10000>, /* WDT0 */
			      <0x0 0x08010000 0x0 0x10000>, /* TMR0 */
			      <0x0 0x08000000 0x0 0x10000>; /* TKE */
			interrupts = <GIC_SPI 773 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 774 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 775 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 776 IRQ_TYPE_LEVEL_HIGH>; /* TKE shared int */
			nvidia,watchdog-index = <0>;
			nvidia,timer-index = <0>;
			nvidia,shared-interrupt = <0>; /* Shared interrupt to use for WDT. */
			timeout-sec = <120>;
			nvidia,wdt-error-threshold = <5>;
			nvidia,extend-watchdog-suspend;
			nvidia,disable-debug-reset;
			nvidia,disable-por-reset;
			status = "disabled";
		};

		aconnect@9000000 {
			compatible = "nvidia,tegra264-aconnect",
					"nvidia,tegra210-aconnect";
			clocks = <&bpmp TEGRA264_CLK_APE>,
				<&bpmp TEGRA264_CLK_ADSP>;
			clock-names = "ape", "apb2ape";
			power-domains = <&bpmp TEGRA264_POWER_DOMAIN_AUD>;
			status = "disabled";

			#address-cells = <2>;
			#size-cells = <2>;
			ranges = <0x0 0x9000000 0x0 0x9000000 0x0 0x2000000>;

			adsp0: adsp@9080000 {
				compatible = "nvidia,tegra264-adsp";
				interrupt-parent = <&agic_page0>;
				resets = <&bpmp TEGRA264_RESET_ADSP_CORE0>;
				reset-names = "adsp";
				clocks = <&bpmp TEGRA264_CLK_ADSP>;
				clock-names = "cpu_clock";
				reg = <0x0 0x9d60000 0x0 0x10000>, /* AMC */
					  <0x0 0x9a00000 0x0 0x1000>, /* AMISC */
					  <0x0 0x9a20000 0x0 0x40000>; /* AHSP */
				nvidia,dram_map =
					<0x0 0x20000000 0x0 0x20000000>;
				nvidia,adsp_mem =
					<0x0 0x0>, /* ADSP OS */
					<0x0 0x0>, /* ADSP APP */
					<0x0 0x0>, /* ARAM ALIAS 0 */
					<0x0 0x200000>; /* ACSR */
				interrupts =
					<GIC_SPI 0x29 IRQ_TYPE_EDGE_RISING>, /* MBOX SEND */
					<GIC_SPI 0x20 IRQ_TYPE_EDGE_RISING>, /* MBOX RECV */
					<GIC_SPI 0x52 IRQ_TYPE_EDGE_RISING>, /* ATKE Watchdog */
					<GIC_SPI 0x40 IRQ_TYPE_EDGE_RISING>, /* WFI */
					<GIC_SPI 0x39 IRQ_TYPE_EDGE_RISING>, /* AMC ERR IRQ */
					<GIC_SPI 0x3b IRQ_TYPE_EDGE_RISING>; /* Reserved INTR: 25 */
				iommus = <&smmu1_mmu (TEGRA_SID_APE + 0x6)>;
				memory-region = <&adsp0_resv>;
				nvidia,cluster_mem =
					<0x0 0x9080000 0x0 0x80000  0x0 0x80000>, /* TCM */
					<0x0 0x9e80000 0x0 0x200000 0x0 0x80000>, /* SRAM */
					<0x0 0xa080000 0x0 0x100000 0x0 0x18000>; /* ARAM */
				nvidia,adsp_os_secload;
				status = "disabled";
			};

			adsp1: adsp1@9180000 {
				compatible = "nvidia,tegra264-adsp1";
				interrupt-parent = <&agic_page0>;
				resets = <&bpmp TEGRA264_RESET_ADSP_CORE1>;
				reset-names = "adsp";
				clocks = <&bpmp TEGRA264_CLK_ADSP>;
				clock-names = "cpu_clock";
				reg = <0x0 0x9d60000 0x0 0x10000>,  /* AMC */
					  <0x0 0x9a01000 0x0 0x1000>,  /* AMISC */
					  <0x0 0x9b20000 0x0 0x40000>;  /* AHSP */
				nvidia,dram_map =
					<0x0 0x20000000 0x0 0x20000000>;
				nvidia,adsp_mem =
					<0x0 0x0>, /* ADSP OS */
					<0x0 0x0>, /* ADSP APP */
					<0x0 0x0>, /* ARAM ALIAS 0 */
					<0x0 0x200000>; /* ACSR */
				interrupts =
					<GIC_SPI 0x69 IRQ_TYPE_EDGE_RISING>, /* MBOX SEND */
					<GIC_SPI 0x60 IRQ_TYPE_EDGE_RISING>, /* MBOX RECV */
					<GIC_SPI 0x53 IRQ_TYPE_EDGE_RISING>, /* ATKE Watchdog */
					<GIC_SPI 0x8a IRQ_TYPE_EDGE_RISING>, /* WFI */
					<GIC_SPI 0x3a IRQ_TYPE_EDGE_RISING>, /* Reserved INTR: 24 */
					<GIC_SPI 0x3c IRQ_TYPE_EDGE_RISING>; /* Reserved INTR: 26 */
				iommus = <&smmu1_mmu (TEGRA_SID_APE + 0x7)>;
				memory-region = <&adsp1_resv>;
				nvidia,cluster_mem =
					<0x0 0x9180000 0x0 0x80000  0x0 0x80000>, /* TCM */
					<0x0 0x9e80000 0x0 0x200000 0x0 0x80000>, /* SRAM */
					<0x0 0xa080000 0x0 0x100000 0x0 0x18000>; /* ARAM */
				nvidia,adsp_os_secload;
				status = "disabled";
			};

			adma: dma-controller@9440000 {
				compatible = "nvidia,tegra264-adma";
				reg = <0x0 0x9440000 0x0 0xb0000>;
				interrupt-parent = <&agic_page0>;
				interrupts = <GIC_SPI 0x90 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0x91 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0x92 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0x93 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0x94 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0x95 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0x96 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0x97 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0x98 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0x99 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0x9a IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0x9b IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0x9c IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0x9d IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0x9e IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0x9f IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xa0 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xa1 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xa2 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xa3 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xa4 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xa5 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xa6 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xa7 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xa8 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xa9 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xaa IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xab IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xac IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xad IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xae IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xaf IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xb0 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xb1 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xb2 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xb3 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xb4 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xb5 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xb6 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xb7 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xb8 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xb9 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xba IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xbb IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xbc IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xbd IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xbe IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xbf IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xc0 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xc1 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xc2 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xc3 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xc4 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xc5 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xc6 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xc7 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xc8 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xc9 IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xca IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xcb IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xcc IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xcd IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xce IRQ_TYPE_LEVEL_HIGH>,
					   <GIC_SPI 0xcf IRQ_TYPE_LEVEL_HIGH>;
				#dma-cells = <1>;
				clocks = <&bpmp TEGRA264_CLK_AHUB>;
				clock-names = "d_audio";
				status = "disabled";
			};

			tegra_ahub: ahub@9630000 {
				compatible = "nvidia,tegra264-ahub";
				reg = <0x0 0x9630000 0x0 0x10000>;
				clocks = <&bpmp TEGRA264_CLK_AHUB>;
				clock-names = "ahub";
				assigned-clocks = <&bpmp TEGRA264_CLK_AHUB>;
				assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLAON_APE>;
				status = "disabled";

				#address-cells = <2>;
				#size-cells = <2>;
				/* ADMA is under AHUB range, its excluded in the defined range */
				ranges = <0x0 0x9280000 0x0 0x9280000 0x0 0x1c0000>,
					<0x0 0x9510000 0x0 0x9510000 0x0 0x370000>;

				tegra_i2s1: i2s@9280000 {
					compatible = "nvidia,tegra264-i2s";
					reg = <0x0 0x9280000 0x0 0x10000>;
					clocks = <&bpmp TEGRA264_CLK_I2S1>,
					       <&bpmp TEGRA264_CLK_I2S1_SCLK_IN>;
					clock-names = "i2s", "sync_input";
					assigned-clocks = <&bpmp TEGRA264_CLK_I2S1>;
					assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLA1_OUT1>;
					assigned-clock-rates = <1536000>;
					sound-name-prefix = "I2S1";
					/* FIXME: TAS-2381 */
					nvidia,ahub-i2s-id = <0>;
					status = "disabled";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							i2s1_cif: endpoint {
								remote-endpoint = <&xbar_i2s1>;
							};
						};

						i2s1_port: port@1 {
							reg = <1>;

							i2s1_dap: endpoint {
								dai-format = "i2s";
								/* placeholder for external codec */
							};
						};
					};
				};

				tegra_i2s2: i2s@9290000 {
					compatible = "nvidia,tegra264-i2s";
					reg = <0x0 0x9290000 0x0 0x10000>;
					clocks = <&bpmp TEGRA264_CLK_I2S2>,
						 <&bpmp TEGRA264_CLK_I2S2_SCLK_IN>;
					clock-names = "i2s", "sync_input";
					assigned-clocks = <&bpmp TEGRA264_CLK_I2S2>;
					assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLA1_OUT1>;
					assigned-clock-rates = <1536000>;
					sound-name-prefix = "I2S2";
					nvidia,ahub-i2s-id = <1>;
					status = "disabled";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							i2s2_cif: endpoint {
								remote-endpoint = <&xbar_i2s2>;
							};
						};

						i2s2_port: port@1 {
							reg = <1>;

							i2s2_dap: endpoint {
								dai-format = "i2s";
								/* placeholder for external codec */
							};
						};
					};
				};

				tegra_i2s3: i2s@92a0000{
					compatible = "nvidia,tegra264-i2s";
					reg = <0x0 0x92a0000 0x0 0x10000>;
					clocks = <&bpmp TEGRA264_CLK_I2S3>,
					       <&bpmp TEGRA264_CLK_I2S3_SCLK_IN>;
					clock-names = "i2s", "sync_input";
					assigned-clocks = <&bpmp TEGRA264_CLK_I2S3>;
					assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLA1_OUT1>;
					assigned-clock-rates = <1536000>;
					sound-name-prefix = "I2S3";
					nvidia,ahub-i2s-id = <2>;
					status = "disabled";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							i2s3_cif: endpoint {
								remote-endpoint = <&xbar_i2s3>;
							};
						};

						i2s3_port: port@1 {
							reg = <1>;

							i2s3_dap: endpoint {
								dai-format = "i2s";
								/* placeholder for external codec */
							};
						};
					};
				};

				tegra_i2s4: i2s@92b0000 {
					compatible = "nvidia,tegra264-i2s";
					reg = <0x0 0x92b0000 0x0 0x10000>;
					clocks = <&bpmp TEGRA264_CLK_I2S4>,
					       <&bpmp TEGRA264_CLK_I2S4_SCLK_IN>;
					clock-names = "i2s", "sync_input";
					assigned-clocks = <&bpmp TEGRA264_CLK_I2S4>;
					assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLA1_OUT1>;
					assigned-clock-rates = <1536000>;
					sound-name-prefix = "I2S4";
					nvidia,ahub-i2s-id = <3>;
					status = "disabled";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							i2s4_cif: endpoint {
								remote-endpoint = <&xbar_i2s4>;
							};
						};

						i2s4_port: port@1 {
							reg = <1>;

							i2s4_dap: endpoint {
								dai-format = "i2s";
								/* placeholder for external codec */
							};
						};
					};
				};

				tegra_i2s5: i2s@92c0000 {
					compatible = "nvidia,tegra264-i2s";
					reg = <0x0 0x92c0000 0x0 0x10000>;
					clocks = <&bpmp TEGRA264_CLK_I2S5>,
					       <&bpmp TEGRA264_CLK_I2S5_SCLK_IN>;
					clock-names = "i2s", "sync_input";
					assigned-clocks = <&bpmp TEGRA264_CLK_I2S5>;
					assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLA1_OUT1>;
					assigned-clock-rates = <1536000>;
					sound-name-prefix = "I2S5";
					nvidia,ahub-i2s-id = <4>;
					status = "disabled";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							i2s5_cif: endpoint {
								remote-endpoint = <&xbar_i2s5>;
							};
						};

						i2s5_port: port@1 {
							reg = <1>;

							i2s5_dap: endpoint {
								dai-format = "i2s";
								/* placeholder for external codec */
							};
						};
					};
				};

				tegra_i2s6: i2s@92d0000 {
					compatible = "nvidia,tegra264-i2s";
					reg = <0x0 0x92d0000 0x0 0x10000>;
					clocks = <&bpmp TEGRA264_CLK_I2S6>,
					       <&bpmp TEGRA264_CLK_I2S6_SCLK_IN>;
					clock-names = "i2s", "sync_input";
					assigned-clocks = <&bpmp TEGRA264_CLK_I2S6>;
					assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLA1_OUT1>;
					assigned-clock-rates = <1536000>;
					sound-name-prefix = "I2S6";
					nvidia,ahub-i2s-id = <5>;
					status = "disabled";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							i2s6_cif: endpoint {
								remote-endpoint = <&xbar_i2s6>;
							};
						};

						i2s6_port: port@1 {
							reg = <1>;

							i2s6_dap: endpoint {
								dai-format = "i2s";
								/* placeholder for external codec */
							};
						};
					};
				};

				tegra_i2s7: i2s@92e0000 {
					compatible = "nvidia,tegra264-i2s";
					reg = <0x0 0x92e0000 0x0 0x10000>;
					clocks = <&bpmp TEGRA264_CLK_I2S7>,
					       <&bpmp TEGRA264_CLK_I2S7_SCLK_IN>;
					clock-names = "i2s", "sync_input";
					assigned-clocks = <&bpmp TEGRA264_CLK_I2S7>;
					assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLA1_OUT1>;
					assigned-clock-rates = <1536000>;
					sound-name-prefix = "I2S7";
					nvidia,ahub-i2s-id = <6>;
					status = "disabled";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							i2s7_cif: endpoint {
								remote-endpoint = <&xbar_i2s7>;
							};
						};

						i2s7_port: port@1 {
							reg = <1>;

							i2s7_dap: endpoint {
								dai-format = "i2s";
								/* placeholder for external codec */
							};
						};
					};
				};

				tegra_i2s8: i2s@92f0000 {
					compatible = "nvidia,tegra264-i2s";
					reg = <0x0 0x92f0000 0x0 0x10000>;
					clocks = <&bpmp TEGRA264_CLK_I2S8>,
					       <&bpmp TEGRA264_CLK_I2S8_SCLK_IN>;
					clock-names = "i2s", "sync_input";
					assigned-clocks = <&bpmp TEGRA264_CLK_I2S8>;
					assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLA1_OUT1>;
					assigned-clock-rates = <1536000>;
					sound-name-prefix = "I2S8";
					nvidia,ahub-i2s-id = <7>;
					status = "disabled";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							i2s8_cif: endpoint {
								remote-endpoint = <&xbar_i2s8>;
							};
						};

						i2s8_port: port@1 {
							reg = <1>;

							i2s8_dap: endpoint {
								dai-format = "i2s";
								/* placeholder for external codec */
							};
						};
					};
				};

				tegra_dmic1: dmic@9300000 {
					compatible = "nvidia,tegra264-dmic",
							"nvidia,tegra210-dmic";
					reg = <0x0 0x9300000 0x0 0x10000>;
					clocks = <&bpmp TEGRA264_CLK_DMIC1>;
					clock-names = "dmic";
					assigned-clocks = <&bpmp TEGRA264_CLK_DMIC1>;
					assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLA1_OUT1>;
					assigned-clock-rates = <3072000>;
					sound-name-prefix = "DMIC1";
					status = "disabled";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							dmic1_cif: endpoint {
								remote-endpoint = <&xbar_dmic1>;
							};
						};

						dmic1_port: port@1 {
							reg = <1>;

							dmic1_dap: endpoint {
								/* placeholder for external codec */
							};
						};
					};
				};

				tegra_dmic2: dmic@9310000 {
					compatible = "nvidia,tegra264-dmic",
						   "nvidia,tegra210-dmic";
					reg = <0x0 0x9310000 0x0 0x10000>;
					clocks = <&bpmp TEGRA264_CLK_DMIC1>;
					clock-names = "dmic";
					assigned-clocks = <&bpmp TEGRA264_CLK_DMIC1>;
					assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLA1_OUT1>;
					assigned-clock-rates = <3072000>;
					sound-name-prefix = "DMIC2";
					status = "disabled";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							dmic2_cif: endpoint {
								remote-endpoint = <&xbar_dmic2>;
							};
						};

						dmic2_port: port@1 {
							reg = <1>;

							dmic2_dap: endpoint {
								/* placeholder for external codec */
							};
						};
					};
				};

				tegra_dspk1: dspk@9380000 {
					compatible = "nvidia,tegra264-dspk",
							"nvidia,tegra186-dspk";
					reg = <0x0 0x9380000 0x0 0x10000>;
					clocks = <&bpmp TEGRA264_CLK_DSPK1>;
					clock-names = "dspk";
					assigned-clocks = <&bpmp TEGRA264_CLK_DSPK1>;
					assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLA1_OUT1>;
					assigned-clock-rates = <12288000>;
					sound-name-prefix = "DSPK1";
					status = "disabled";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							dspk1_cif: endpoint {
								remote-endpoint = <&xbar_dspk1>;
							};
						};

						dspk1_port: port@1 {
							reg = <1>;

							dspk1_dap: endpoint {
								/* placeholder for external codec */
							};
						};
					};
				};

				tegra_amx1: amx@9510000 {
					compatible = "nvidia,tegra264-amx";
					reg = <0x0 0x9510000 0x0 0x10000>;
					sound-name-prefix = "AMX1";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							amx1_in1: endpoint {
								remote-endpoint = <&xbar_amx1_in1>;
							};
						};

						port@1 {
							reg = <1>;

							amx1_in2: endpoint {
								remote-endpoint = <&xbar_amx1_in2>;
							};
						};

						port@2 {
							reg = <2>;

							amx1_in3: endpoint {
								remote-endpoint = <&xbar_amx1_in3>;
							};
						};

						port@3 {
							reg = <3>;

							amx1_in4: endpoint {
								remote-endpoint = <&xbar_amx1_in4>;
							};
						};

						amx1_out_port: port@4 {
							reg = <4>;

							amx1_out: endpoint {
								remote-endpoint = <&xbar_amx1_out>;
							};
						};
					};
				};

				tegra_amx2: amx@9520000 {
					compatible = "nvidia,tegra264-amx";
					reg = <0x0 0x9520000 0x0 0x10000>;
					sound-name-prefix = "AMX2";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							amx2_in1: endpoint {
								remote-endpoint = <&xbar_amx2_in1>;
							};
						};

						port@1 {
							reg = <1>;

							amx2_in2: endpoint {
								remote-endpoint = <&xbar_amx2_in2>;
							};
						};

						port@2 {
							reg = <2>;

							amx2_in3: endpoint {
								remote-endpoint = <&xbar_amx2_in3>;
							};
						};

						port@3 {
							reg = <3>;

							amx2_in4: endpoint {
								remote-endpoint = <&xbar_amx2_in4>;
							};
						};

						amx2_out_port: port@4 {
							reg = <4>;

							amx2_out: endpoint {
								remote-endpoint = <&xbar_amx2_out>;
							};
						};
					};
				};

				tegra_amx3: amx@9530000 {
					compatible = "nvidia,tegra264-amx";
					reg = <0x0 0x9530000 0x0 0x10000>;
					sound-name-prefix = "AMX3";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							amx3_in1: endpoint {
								remote-endpoint = <&xbar_amx3_in1>;
							};
						};

						port@1 {
							reg = <1>;

							amx3_in2: endpoint {
								remote-endpoint = <&xbar_amx3_in2>;
							};
						};

						port@2 {
							reg = <2>;

							amx3_in3: endpoint {
								remote-endpoint = <&xbar_amx3_in3>;
							};
						};

						port@3 {
							reg = <3>;

							amx3_in4: endpoint {
								remote-endpoint = <&xbar_amx3_in4>;
							};
						};

						amx3_out_port: port@4 {
							reg = <4>;

							amx3_out: endpoint {
								remote-endpoint = <&xbar_amx3_out>;
							};
						};
					};
				};

				tegra_amx4: amx@9540000 {
					compatible = "nvidia,tegra264-amx";
					reg = <0x0 0x9540000 0x0 0x10000>;
					sound-name-prefix = "AMX4";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							amx4_in1: endpoint {
								remote-endpoint = <&xbar_amx4_in1>;
							};
						};

						port@1 {
							reg = <1>;

							amx4_in2: endpoint {
								remote-endpoint = <&xbar_amx4_in2>;
							};
						};

						port@2 {
							reg = <2>;

							amx4_in3: endpoint {
								remote-endpoint = <&xbar_amx4_in3>;
							};
						};

						port@3 {
							reg = <3>;

							amx4_in4: endpoint {
								remote-endpoint = <&xbar_amx4_in4>;
							};
						};

						amx4_out_port: port@4 {
							reg = <4>;

							amx4_out: endpoint {
								remote-endpoint = <&xbar_amx4_out>;
							};
						};
					};
				};

				tegra_amx5: amx@9550000 {
					compatible = "nvidia,tegra264-amx";
					reg = <0x0 0x9550000 0x0 0x10000>;
					sound-name-prefix = "AMX5";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							amx5_in1: endpoint {
								remote-endpoint = <&xbar_amx5_in1>;
							};
						};

						port@1 {
							reg = <1>;

							amx5_in2: endpoint {
								remote-endpoint = <&xbar_amx5_in2>;
							};
						};

						port@2 {
							reg = <2>;

							amx5_in3: endpoint {
								remote-endpoint = <&xbar_amx5_in3>;
							};
						};

						port@3 {
							reg = <3>;

							amx5_in4: endpoint {
								remote-endpoint = <&xbar_amx5_in4>;
							};
						};

						amx5_out_port: port@4 {
							reg = <4>;

							amx5_out: endpoint {
								remote-endpoint = <&xbar_amx5_out>;
							};
						};
					};
				};

				tegra_amx6: amx@9560000 {
					compatible = "nvidia,tegra264-amx";
					reg = <0x0 0x9560000 0x0 0x10000>;
					sound-name-prefix = "AMX6";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							amx6_in1: endpoint {
								remote-endpoint = <&xbar_amx6_in1>;
							};
						};

						port@1 {
							reg = <1>;

							amx6_in2: endpoint {
								remote-endpoint = <&xbar_amx6_in2>;
							};
						};

						port@2 {
							reg = <2>;

							amx6_in3: endpoint {
								remote-endpoint = <&xbar_amx6_in3>;
							};
						};

						port@3 {
							reg = <3>;

							amx6_in4: endpoint {
								remote-endpoint = <&xbar_amx6_in4>;
							};
						};

						amx6_out_port: port@4 {
							reg = <4>;

							amx6_out: endpoint {
								remote-endpoint = <&xbar_amx6_out>;
							};
						};
					};
				};

				tegra_adx1: adx@9590000 {
					compatible = "nvidia,tegra264-adx";
					reg = <0x0 0x9590000 0x0 0x10000>;
					sound-name-prefix = "ADX1";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							adx1_in: endpoint {
								remote-endpoint = <&xbar_adx1_in>;
							};
						};

						adx1_out1_port: port@1 {
							reg = <1>;

							adx1_out1: endpoint {
								remote-endpoint = <&xbar_adx1_out1>;
							};
						};

						adx1_out2_port: port@2 {
							reg = <2>;

							adx1_out2: endpoint {
								remote-endpoint = <&xbar_adx1_out2>;
							};
						};

						adx1_out3_port: port@3 {
							reg = <3>;

							adx1_out3: endpoint {
								remote-endpoint = <&xbar_adx1_out3>;
							};
						};

						adx1_out4_port: port@4 {
							reg = <4>;

							adx1_out4: endpoint {
								remote-endpoint = <&xbar_adx1_out4>;
							};
						};
					};
				};

				tegra_adx2: adx@95a0000 {
					compatible = "nvidia,tegra264-adx";
					reg = <0x0 0x95a0000 0x0 0x10000>;
					sound-name-prefix = "ADX2";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							adx2_in: endpoint {
								remote-endpoint = <&xbar_adx2_in>;
							};
						};

						adx2_out1_port: port@1 {
							reg = <1>;

							adx2_out1: endpoint {
								remote-endpoint = <&xbar_adx2_out1>;
							};
						};

						adx2_out2_port: port@2 {
							reg = <2>;

							adx2_out2: endpoint {
								remote-endpoint = <&xbar_adx2_out2>;
							};
						};

						adx2_out3_port: port@3 {
							reg = <3>;

							adx2_out3: endpoint {
								remote-endpoint = <&xbar_adx2_out3>;
							};
						};

						adx2_out4_port: port@4 {
							reg = <4>;

							adx2_out4: endpoint {
								remote-endpoint = <&xbar_adx2_out4>;
							};
						};
					};
				};

				tegra_adx3: adx@95b0000 {
					compatible = "nvidia,tegra264-adx";
					reg = <0x0 0x95b0000 0x0 0x10000>;
					sound-name-prefix = "ADX3";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							adx3_in: endpoint {
								remote-endpoint = <&xbar_adx3_in>;
							};
						};

						adx3_out1_port: port@1 {
							reg = <1>;

							adx3_out1: endpoint {
								remote-endpoint = <&xbar_adx3_out1>;
							};
						};

						adx3_out2_port: port@2 {
							reg = <2>;

							adx3_out2: endpoint {
								remote-endpoint = <&xbar_adx3_out2>;
							};
						};

						adx3_out3_port: port@3 {
							reg = <3>;

							adx3_out3: endpoint {
								remote-endpoint = <&xbar_adx3_out3>;
							};
						};

						adx3_out4_port: port@4 {
							reg = <4>;

							adx3_out4: endpoint {
								remote-endpoint = <&xbar_adx3_out4>;
							};
						};
					};
				};

				tegra_adx4: adx@95c0000 {
					compatible = "nvidia,tegra264-adx";
					reg = <0x0 0x95c0000 0x0 0x10000>;
					sound-name-prefix = "ADX4";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							adx4_in: endpoint {
								remote-endpoint = <&xbar_adx4_in>;
							};
						};

						adx4_out1_port: port@1 {
							reg = <1>;

							adx4_out1: endpoint {
								remote-endpoint = <&xbar_adx4_out1>;
							};
						};

						adx4_out2_port: port@2 {
							reg = <2>;

							adx4_out2: endpoint {
								remote-endpoint = <&xbar_adx4_out2>;
							};
						};

						adx4_out3_port: port@3 {
							reg = <3>;

							adx4_out3: endpoint {
								remote-endpoint = <&xbar_adx4_out3>;
							};
						};

						adx4_out4_port: port@4 {
							reg = <4>;

							adx4_out4: endpoint {
								remote-endpoint = <&xbar_adx4_out4>;
							};
						};
					};
				};

				tegra_adx5: adx@95d0000 {
					compatible = "nvidia,tegra264-adx";
					reg = <0x0 0x95d0000 0x0 0x10000>;
					sound-name-prefix = "ADX5";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							adx5_in: endpoint {
								remote-endpoint = <&xbar_adx5_in>;
							};
						};

						adx5_out1_port: port@1 {
							reg = <1>;

							adx5_out1: endpoint {
								remote-endpoint = <&xbar_adx5_out1>;
							};
						};

						adx5_out2_port: port@2 {
							reg = <2>;

							adx5_out2: endpoint {
								remote-endpoint = <&xbar_adx5_out2>;
							};
						};

						adx5_out3_port: port@3 {
							reg = <3>;

							adx5_out3: endpoint {
								remote-endpoint = <&xbar_adx5_out3>;
							};
						};

						adx5_out4_port: port@4 {
							reg = <4>;

							adx5_out4: endpoint {
								remote-endpoint = <&xbar_adx5_out4>;
							};
						};
					};
				};

				tegra_adx6: adx@95e0000 {
					compatible = "nvidia,tegra264-adx";
					reg = <0x0 0x95e0000 0x0 0x10000>;
					sound-name-prefix = "ADX6";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							adx6_in: endpoint {
								remote-endpoint = <&xbar_adx6_in>;
							};
						};

						adx6_out1_port: port@1 {
							reg = <1>;

							adx6_out1: endpoint {
								remote-endpoint = <&xbar_adx6_out1>;
							};
						};

						adx6_out2_port: port@2 {
							reg = <2>;

							adx6_out2: endpoint {
								remote-endpoint = <&xbar_adx6_out2>;
							};
						};

						adx6_out3_port: port@3 {
							reg = <3>;

							adx6_out3: endpoint {
								remote-endpoint = <&xbar_adx6_out3>;
							};
						};

						adx6_out4_port: port@4 {
							reg = <4>;

							adx6_out4: endpoint {
								remote-endpoint = <&xbar_adx6_out4>;
							};
						};
					};
				};

				tegra_admaif: admaif@9610000 {
					compatible = "nvidia,tegra264-admaif";
					reg = <0x0 0x9610000 0x0 0x10000>;
					dmas = <&adma 1>, <&adma 1>,
					     <&adma 2>, <&adma 2>,
					     <&adma 3>, <&adma 3>,
					     <&adma 4>, <&adma 4>,
					     <&adma 5>, <&adma 5>,
					     <&adma 6>, <&adma 6>,
					     <&adma 7>, <&adma 7>,
					     <&adma 8>, <&adma 8>,
					     <&adma 9>, <&adma 9>,
					     <&adma 10>, <&adma 10>,
					     <&adma 11>, <&adma 11>,
					     <&adma 12>, <&adma 12>,
					     <&adma 13>, <&adma 13>,
					     <&adma 14>, <&adma 14>,
					     <&adma 15>, <&adma 15>,
					     <&adma 16>, <&adma 16>,
					     <&adma 17>, <&adma 17>,
					     <&adma 18>, <&adma 18>,
					     <&adma 19>, <&adma 19>,
					     <&adma 20>, <&adma 20>,
					     <&adma 21>, <&adma 21>,
					     <&adma 22>, <&adma 22>,
					     <&adma 23>, <&adma 23>,
					     <&adma 24>, <&adma 24>,
					     <&adma 25>, <&adma 25>,
					     <&adma 26>, <&adma 26>,
					     <&adma 27>, <&adma 27>,
					     <&adma 28>, <&adma 28>,
					     <&adma 29>, <&adma 29>,
					     <&adma 30>, <&adma 30>,
					     <&adma 31>, <&adma 31>,
					     <&adma 32>, <&adma 32>;
					dma-names = "rx1", "tx1",
						"rx2", "tx2",
						"rx3", "tx3",
						"rx4", "tx4",
						"rx5", "tx5",
						"rx6", "tx6",
						"rx7", "tx7",
						"rx8", "tx8",
						"rx9", "tx9",
						"rx10", "tx10",
						"rx11", "tx11",
						"rx12", "tx12",
						"rx13", "tx13",
						"rx14", "tx14",
						"rx15", "tx15",
						"rx16", "tx16",
						"rx17", "tx17",
						"rx18", "tx18",
						"rx19", "tx19",
						"rx20", "tx20",
						"rx21", "tx21",
						"rx22", "tx22",
						"rx23", "tx23",
						"rx24", "tx24",
						"rx25", "tx25",
						"rx26", "tx26",
						"rx27", "tx27",
						"rx28", "tx28",
						"rx29", "tx29",
						"rx30", "tx30",
						"rx31", "tx31",
						"rx32", "tx32";

					 interconnects =
						<&mc TEGRA264_MEMORY_CLIENT_APEDMAR &emc>,
						<&mc TEGRA264_MEMORY_CLIENT_APEDMAW &emc>;
						interconnect-names = "dma-mem", "write";

					iommus = <&smmu1_mmu TEGRA_SID_APE>;

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						admaif0_port: port@0 {
							reg = <0x0>;

							admaif0: endpoint {
								remote-endpoint = <&xbar_admaif0>;
							};
						};

						admaif1_port: port@1 {
							reg = <0x1>;

							admaif1: endpoint {
								remote-endpoint = <&xbar_admaif1>;
							};
						};

						admaif2_port: port@2 {
							reg = <0x2>;

							admaif2: endpoint {
								remote-endpoint = <&xbar_admaif2>;
							};
						};

						admaif3_port: port@3 {
							reg = <0x3>;

							admaif3: endpoint {
								remote-endpoint = <&xbar_admaif3>;
							};
						};

						admaif4_port: port@4 {
							reg = <0x4>;

							admaif4: endpoint {
								remote-endpoint = <&xbar_admaif4>;
							};
						};

						admaif5_port: port@5 {
							reg = <0x5>;

							admaif5: endpoint {
								remote-endpoint = <&xbar_admaif5>;
							};
						};

						admaif6_port: port@6 {
							reg = <0x6>;

							admaif6: endpoint {
								remote-endpoint = <&xbar_admaif6>;
							};
						};

						admaif7_port: port@7 {
							reg = <0x7>;

							admaif7: endpoint {
								remote-endpoint = <&xbar_admaif7>;
							};
						};

						admaif8_port: port@8 {
							reg = <0x8>;

							admaif8: endpoint {
								remote-endpoint = <&xbar_admaif8>;
							};
						};

						admaif9_port: port@9 {
							reg = <0x9>;

							admaif9: endpoint {
								remote-endpoint = <&xbar_admaif9>;
							};
						};

						admaif10_port: port@a {
							reg = <0xa>;

							admaif10: endpoint {
								remote-endpoint = <&xbar_admaif10>;
							};
						};

						admaif11_port: port@b {
							reg = <0xb>;

							admaif11: endpoint {
								remote-endpoint = <&xbar_admaif11>;
							};
						};

						admaif12_port: port@c {
							reg = <0xc>;

							admaif12: endpoint {
								remote-endpoint = <&xbar_admaif12>;
							};
						};

						admaif13_port: port@d {
							reg = <0xd>;

							admaif13: endpoint {
								remote-endpoint = <&xbar_admaif13>;
							};
						};

						admaif14_port: port@e {
							reg = <0xe>;

							admaif14: endpoint {
								remote-endpoint = <&xbar_admaif14>;
							};
						};

						admaif15_port: port@f {
							reg = <0xf>;

							admaif15: endpoint {
								remote-endpoint = <&xbar_admaif15>;
							};
						};

						admaif16_port: port@10 {
							reg = <0x10>;

							admaif16: endpoint {
								remote-endpoint = <&xbar_admaif16>;
							};
						};

						admaif17_port: port@11 {
							reg = <0x11>;

							admaif17: endpoint {
								remote-endpoint = <&xbar_admaif17>;
							};
						};

						admaif18_port: port@12 {
							reg = <0x12>;

							admaif18: endpoint {
								remote-endpoint = <&xbar_admaif18>;
							};
						};

						admaif19_port: port@13 {
							reg = <0x13>;

							admaif19: endpoint {
								remote-endpoint = <&xbar_admaif19>;
							};
						};

						admaif20_port: port@14 {
							reg = <0x14>;

							admaif20: endpoint {
								remote-endpoint = <&xbar_admaif20>;
							};
						};

						admaif21_port: port@15 {
							reg = <0x15>;

							admaif21: endpoint {
								remote-endpoint = <&xbar_admaif21>;
							};
						};

						admaif22_port: port@16 {
							reg = <0x16>;

							admaif22: endpoint {
								remote-endpoint = <&xbar_admaif22>;
							};
						};

						admaif23_port: port@17 {
							reg = <0x17>;

							admaif23: endpoint {
								remote-endpoint = <&xbar_admaif23>;
							};
						};

						admaif24_port: port@18 {
							reg = <0x18>;

							admaif24: endpoint {
								remote-endpoint = <&xbar_admaif24>;
							};
						};

						admaif25_port: port@19 {
							reg = <0x19>;

							admaif25: endpoint {
								remote-endpoint = <&xbar_admaif25>;
							};
						};

						admaif26_port: port@1a {
							reg = <0x1a>;

							admaif26: endpoint {
								remote-endpoint = <&xbar_admaif26>;
							};
						};

						admaif27_port: port@1b {
							reg = <0x1b>;

							admaif27: endpoint {
								remote-endpoint = <&xbar_admaif27>;
							};
						};

						admaif28_port: port@1c {
							reg = <0x1c>;

							admaif28: endpoint {
								remote-endpoint = <&xbar_admaif28>;
							};
						};

						admaif29_port: port@1d {
							reg = <0x1d>;

							admaif29: endpoint {
								remote-endpoint = <&xbar_admaif29>;
							};
						};

						admaif30_port: port@1e {
							reg = <0x1e>;

							admaif30: endpoint {
								remote-endpoint = <&xbar_admaif30>;
							};
						};

						admaif31_port: port@1f {
							reg = <0x1f>;

							admaif31: endpoint {
								remote-endpoint = <&xbar_admaif31>;
							};
						};
					};
				};

				tegra_misc: misc@9640000 {
					compatible = "nvidia,tegra264-ahub-misc";
					reg = <0x0 0x9640000 0 0x10000>;
					interrupt-parent = <&agic_page0>;
					interrupts =  <GIC_SPI 0x38 IRQ_TYPE_LEVEL_HIGH>;
				};

				tegra_sfc1: sfc@9700000 {
					compatible = "nvidia,tegra264-sfc",
							"nvidia,tegra210-sfc";
					reg = <0x0 0x9700000 0x0 0x10000>;
					sound-name-prefix = "SFC1";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							sfc1_cif_in: endpoint {
								remote-endpoint = <&xbar_sfc1_in>;
							};
						};

						sfc1_out_port: port@1 {
							reg = <1>;

							sfc1_cif_out: endpoint {
								remote-endpoint = <&xbar_sfc1_out>;
							};
						};
					};
				};

				tegra_sfc2: sfc@9710000 {
					compatible = "nvidia,tegra264-sfc",
							"nvidia,tegra210-sfc";
					reg = <0x0 0x9710000 0x0 0x10000>;
					sound-name-prefix = "SFC2";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							sfc2_cif_in: endpoint {
								remote-endpoint = <&xbar_sfc2_in>;
							};
						};

						sfc2_out_port: port@1 {
							reg = <1>;

							sfc2_cif_out: endpoint {
								remote-endpoint = <&xbar_sfc2_out>;
							};
						};
					};
				};

				tegra_sfc3: sfc@9720000 {
					compatible = "nvidia,tegra264-sfc",
							"nvidia,tegra210-sfc";
					reg = <0x0 0x9720000 0x0 0x10000>;
					sound-name-prefix = "SFC3";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							sfc3_cif_in: endpoint {
								remote-endpoint = <&xbar_sfc3_in>;
							};
						};

						sfc3_out_port: port@1 {
							reg = <1>;

							sfc3_cif_out: endpoint {
								remote-endpoint = <&xbar_sfc3_out>;
							};
						};
					};
				};

				tegra_sfc4: sfc@9730000 {
					compatible = "nvidia,tegra264-sfc",
							"nvidia,tegra210-sfc";
					reg = <0x0 0x9730000 0x0 0x10000>;
					sound-name-prefix = "SFC4";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							sfc4_cif_in: endpoint {
								remote-endpoint = <&xbar_sfc4_in>;
							};
						};

						sfc4_out_port: port@1 {
							reg = <1>;

							sfc4_cif_out: endpoint {
								remote-endpoint = <&xbar_sfc4_out>;
							};
						};
					};
				};

				tegra_ope1: processing-engine@9780000 {
					compatible = "nvidia,tegra264-ope",
							"nvidia,tegra210-ope";
					reg = <0x0 0x9780000 0x0 0x10000>;
					#address-cells = <2>;
					#size-cells = <2>;
					ranges = <0x0 0x9780000 0x0 0x9780000 0x0 0x30000>;
					sound-name-prefix = "OPE1";

					equalizer@9790000 {
						compatible = "nvidia,tegra264-peq",
								"nvidia,tegra210-peq";
						reg = <0x0 0x9790000 0x0 0x10000>;
					};

					dynamic-range-compressor@97a0000 {
						compatible = "nvidia,tegra264-mbdrc",
								"nvidia,tegra210-mbdrc";
						reg = <0x0 0x97a0000 0x0 0x10000>;
					};

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0x0>;

							ope1_cif_in_ep: endpoint {
								remote-endpoint =
									<&xbar_ope1_in_ep>;
							};
						};

						ope1_out_port: port@1 {
							reg = <0x1>;

							ope1_cif_out_ep: endpoint {
								remote-endpoint =
									<&xbar_ope1_out_ep>;
							};
						};
					};
				};

				tegra_mvc1: mvc@9800000 {
					compatible = "nvidia,tegra264-mvc",
							"nvidia,tegra210-mvc";
					reg = <0x0 0x9800000 0x0 0x10000>;
					sound-name-prefix = "MVC1";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							mvc1_cif_in: endpoint {
								remote-endpoint = <&xbar_mvc1_in>;
							};
						};

						mvc1_out_port: port@1 {
							reg = <1>;

							mvc1_cif_out: endpoint {
								remote-endpoint = <&xbar_mvc1_out>;
							};
						};
					};
				};

				tegra_mvc2: mvc@9810000 {
					compatible = "nvidia,tegra264-mvc",
							"nvidia,tegra210-mvc";
					reg = <0x0 0x9810000 0x0 0x10000>;
					sound-name-prefix = "MVC2";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0>;

							mvc2_cif_in: endpoint {
								remote-endpoint = <&xbar_mvc2_in>;
							};
						};

						mvc2_out_port: port@1 {
							reg = <1>;

							mvc2_cif_out: endpoint {
								remote-endpoint = <&xbar_mvc2_out>;
							};
						};
					};
				};

				tegra_amixer: amixer@9820000 {
					compatible = "nvidia,tegra264-amixer",
							"nvidia,tegra210-amixer";
					reg = <0x0 0x9820000 0x0 0x10000>;
					sound-name-prefix = "MIXER1";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0x0>;

							mix_in1: endpoint {
								remote-endpoint = <&xbar_mix_in1>;
							};
						};

						port@1 {
							reg = <0x1>;

							mix_in2: endpoint {
								remote-endpoint = <&xbar_mix_in2>;
							};
						};

						port@2 {
							reg = <0x2>;

							mix_in3: endpoint {
								remote-endpoint = <&xbar_mix_in3>;
							};
						};

						port@3 {
							reg = <0x3>;

							mix_in4: endpoint {
								remote-endpoint = <&xbar_mix_in4>;
							};
						};

						port@4 {
							reg = <0x4>;

							mix_in5: endpoint {
								remote-endpoint = <&xbar_mix_in5>;
							};
						};

						port@5 {
							reg = <0x5>;

							mix_in6: endpoint {
								remote-endpoint = <&xbar_mix_in6>;
							};
						};

						port@6 {
							reg = <0x6>;

							mix_in7: endpoint {
								remote-endpoint = <&xbar_mix_in7>;
							};
						};

						port@7 {
							reg = <0x7>;

							mix_in8: endpoint {
								remote-endpoint = <&xbar_mix_in8>;
							};
						};

						port@8 {
							reg = <0x8>;

							mix_in9: endpoint {
								remote-endpoint = <&xbar_mix_in9>;
							};
						};

						port@9 {
							reg = <0x9>;

							mix_in10: endpoint {
								remote-endpoint = <&xbar_mix_in10>;
							};
						};

						mix_out1_port: port@a {
							reg = <0xa>;

							mix_out1: endpoint {
								remote-endpoint = <&xbar_mix_out1>;
							};
						};

						mix_out2_port: port@b {
							reg = <0xb>;

							mix_out2: endpoint {
								remote-endpoint = <&xbar_mix_out2>;
							};
						};

						mix_out3_port: port@c {
							reg = <0xc>;

							mix_out3: endpoint {
								remote-endpoint = <&xbar_mix_out3>;
							};
						};

						mix_out4_port: port@d {
							reg = <0xd>;

							mix_out4: endpoint {
								remote-endpoint = <&xbar_mix_out4>;
							};
						};

						mix_out5_port: port@e {
							reg = <0xe>;

							mix_out5: endpoint {
								remote-endpoint = <&xbar_mix_out5>;
							};
						};
					};
				};

				tegra_asrc: asrc@9850000 {
					compatible = "nvidia,tegra264-asrc";
					reg = <0x0 0x9850000 0x0 0x10000>;
					sound-name-prefix = "ASRC1";

					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0x0>;

							asrc_in1_ep: endpoint {
								remote-endpoint =
									<&xbar_asrc_in1_ep>;
							};
						};

						port@1 {
							reg = <0x1>;

							asrc_in2_ep: endpoint {
								remote-endpoint =
									<&xbar_asrc_in2_ep>;
							};
						};

						port@2 {
							reg = <0x2>;

							asrc_in3_ep: endpoint {
								remote-endpoint =
									<&xbar_asrc_in3_ep>;
							};
						};

						port@3 {
							reg = <0x3>;

							asrc_in4_ep: endpoint {
								remote-endpoint =
									<&xbar_asrc_in4_ep>;
							};
						};

						port@4 {
							reg = <0x4>;

							asrc_in5_ep: endpoint {
								remote-endpoint =
									<&xbar_asrc_in5_ep>;
							};
						};

						port@5 {
							reg = <0x5>;

							asrc_in6_ep: endpoint {
								remote-endpoint =
									<&xbar_asrc_in6_ep>;
							};
						};

						port@6 {
							reg = <0x6>;

							asrc_in7_ep: endpoint {
								remote-endpoint =
									<&xbar_asrc_in7_ep>;
							};
						};

						asrc_out1_port: port@7 {
							reg = <0x7>;

							asrc_out1_ep: endpoint {
								remote-endpoint =
									<&xbar_asrc_out1_ep>;
							};
						};

						asrc_out2_port: port@8 {
							reg = <0x8>;

							asrc_out2_ep: endpoint {
								remote-endpoint =
									<&xbar_asrc_out2_ep>;
							};
						};

						asrc_out3_port: port@9 {
							reg = <0x9>;

							asrc_out3_ep: endpoint {
								remote-endpoint =
									<&xbar_asrc_out3_ep>;
							};
						};

						asrc_out4_port: port@a {
							reg = <0xa>;

							asrc_out4_ep: endpoint {
								remote-endpoint =
									<&xbar_asrc_out4_ep>;
							};
						};

						asrc_out5_port: port@b {
							reg = <0xb>;

							asrc_out5_ep: endpoint {
								remote-endpoint =
									<&xbar_asrc_out5_ep>;
							};
						};

						asrc_out6_port:	port@c {
							reg = <0xc>;

							asrc_out6_ep: endpoint {
								remote-endpoint =
									<&xbar_asrc_out6_ep>;
							};
						};
					};
				};

				tegra_arad: arad@9870000 {
					compatible = "nvidia,tegra264-arad",
							"nvidia,tegra186-arad";
					reg = <0x0 0x9870000 0x0 0x10000>;
					ports {
						#address-cells = <1>;
						#size-cells = <0>;

						port@0 {
							reg = <0x0>;

							arad_ep: endpoint {
								remote-endpoint = <&xbar_arad>;
							};
						};
					};
				};

				ports {
					#address-cells = <1>;
					#size-cells = <0>;

					port@0 {
						reg = <0x0>;

						xbar_admaif0: endpoint {
							remote-endpoint = <&admaif0>;
						};
					};

					port@1 {
						reg = <0x1>;

						xbar_admaif1: endpoint {
							remote-endpoint = <&admaif1>;
						};
					};

					port@2 {
						reg = <0x2>;

						xbar_admaif2: endpoint {
							remote-endpoint = <&admaif2>;
						};
					};

					port@3 {
						reg = <0x3>;

						xbar_admaif3: endpoint {
							remote-endpoint = <&admaif3>;
						};
					};

					port@4 {
						reg = <0x4>;

						xbar_admaif4: endpoint {
							remote-endpoint = <&admaif4>;
						};
					};

					port@5 {
						reg = <0x5>;

						xbar_admaif5: endpoint {
							remote-endpoint = <&admaif5>;
						};
					};

					port@6 {
						reg = <0x6>;

						xbar_admaif6: endpoint {
							remote-endpoint = <&admaif6>;
						};
					};

					port@7 {
						reg = <0x7>;

						xbar_admaif7: endpoint {
							remote-endpoint = <&admaif7>;
						};
					};

					port@8 {
						reg = <0x8>;

						xbar_admaif8: endpoint {
							remote-endpoint = <&admaif8>;
						};
					};

					port@9 {
						reg = <0x9>;

						xbar_admaif9: endpoint {
							remote-endpoint = <&admaif9>;
						};
					};

					port@a {
						reg = <0xa>;

						xbar_admaif10: endpoint {
							remote-endpoint = <&admaif10>;
						};
					};

					port@b {
						reg = <0xb>;

						xbar_admaif11: endpoint {
							remote-endpoint = <&admaif11>;
						};
					};

					port@c {
						reg = <0xc>;

						xbar_admaif12: endpoint {
							remote-endpoint = <&admaif12>;
						};
					};

					port@d {
						reg = <0xd>;

						xbar_admaif13: endpoint {
							remote-endpoint = <&admaif13>;
						};
					};

					port@e {
						reg = <0xe>;

						xbar_admaif14: endpoint {
							remote-endpoint = <&admaif14>;
						};
					};

					port@f {
						reg = <0xf>;

						xbar_admaif15: endpoint {
							remote-endpoint = <&admaif15>;
						};
					};

					port@10 {
						reg = <0x10>;

						xbar_admaif16: endpoint {
							remote-endpoint = <&admaif16>;
						};
					};

					port@11 {
						reg = <0x11>;

						xbar_admaif17: endpoint {
							remote-endpoint = <&admaif17>;
						};
					};

					port@12 {
						reg = <0x12>;

						xbar_admaif18: endpoint {
							remote-endpoint = <&admaif18>;
						};
					};

					port@13 {
						reg = <0x13>;

						xbar_admaif19: endpoint {
							remote-endpoint = <&admaif19>;
						};
					};

					port@14 {
						reg = <0x14>;

						xbar_admaif20: endpoint {
							remote-endpoint = <&admaif20>;
						};
					};

					port@15 {
						reg = <0x15>;

						xbar_admaif21: endpoint {
							remote-endpoint = <&admaif21>;
						};
					};

					port@16 {
						reg = <0x16>;

						xbar_admaif22: endpoint {
							remote-endpoint = <&admaif22>;
						};
					};

					port@17 {
						reg = <0x17>;

						xbar_admaif23: endpoint {
							remote-endpoint = <&admaif23>;
						};
					};

					port@18 {
						reg = <0x18>;

						xbar_admaif24: endpoint {
							remote-endpoint = <&admaif24>;
						};
					};

					port@19 {
						reg = <0x19>;

						xbar_admaif25: endpoint {
							remote-endpoint = <&admaif25>;
						};
					};

					port@1a {
						reg = <0x1a>;

						xbar_admaif26: endpoint {
							remote-endpoint = <&admaif26>;
						};
					};

					port@1b {
						reg = <0x1b>;

						xbar_admaif27: endpoint {
							remote-endpoint = <&admaif27>;
						};
					};

					port@1c {
						reg = <0x1c>;

						xbar_admaif28: endpoint {
							remote-endpoint = <&admaif28>;
						};
					};

					port@1d {
						reg = <0x1d>;

						xbar_admaif29: endpoint {
							remote-endpoint = <&admaif29>;
						};
					};

					port@1e {
						reg = <0x1e>;

						xbar_admaif30: endpoint {
							remote-endpoint = <&admaif30>;
						};
					};

					port@1f {
						reg = <0x1f>;

						xbar_admaif31: endpoint {
							remote-endpoint = <&admaif31>;
						};
					};

					xbar_i2s1_port: port@20 {
						reg = <0x20>;

						xbar_i2s1: endpoint {
							remote-endpoint = <&i2s1_cif>;
						};
					};

					xbar_i2s2_port: port@21 {
						reg = <0x21>;

						xbar_i2s2: endpoint {
							remote-endpoint = <&i2s2_cif>;
						};
					};

					xbar_i2s3_port: port@22 {
						reg = <0x22>;

						xbar_i2s3: endpoint {
							remote-endpoint = <&i2s3_cif>;
						};
					};

					xbar_i2s4_port: port@23 {
						reg = <0x23>;

						xbar_i2s4: endpoint {
							remote-endpoint = <&i2s4_cif>;
						};
					};

					xbar_i2s5_port: port@24 {
						reg = <0x24>;

						xbar_i2s5: endpoint {
							remote-endpoint = <&i2s5_cif>;
						};
					};

					xbar_i2s6_port: port@25 {
						reg = <0x25>;

						xbar_i2s6: endpoint {
							remote-endpoint = <&i2s6_cif>;
						};
					};

					xbar_i2s7_port: port@26 {
						reg = <0x26>;

						xbar_i2s7: endpoint {
							remote-endpoint = <&i2s7_cif>;
						};
					};

					xbar_i2s8_port: port@27 {
						reg = <0x27>;

						xbar_i2s8: endpoint {
							remote-endpoint = <&i2s8_cif>;
						};
					};

					xbar_dmic1_port: port@28 {
						reg = <0x28>;

						xbar_dmic1: endpoint {
							remote-endpoint = <&dmic1_cif>;
						};
					};

					xbar_dmic2_port: port@29 {
						reg = <0x29>;

						xbar_dmic2: endpoint {
							remote-endpoint = <&dmic2_cif>;
						};
					};

					xbar_dspk1_port: port@2a {
						reg = <0x2a>;

						xbar_dspk1: endpoint {
							remote-endpoint = <&dspk1_cif>;
						};
					};

					xbar_sfc1_in_port: port@2b {
						reg = <0x2b>;

						xbar_sfc1_in: endpoint {
							remote-endpoint = <&sfc1_cif_in>;
						};
					};

					port@2c {
						reg = <0x2c>;

						xbar_sfc1_out: endpoint {
							remote-endpoint = <&sfc1_cif_out>;
						};
					};

					xbar_sfc2_in_port: port@2d {
						reg = <0x2d>;

						xbar_sfc2_in: endpoint {
							remote-endpoint = <&sfc2_cif_in>;
						};
					};

					port@2e {
						reg = <0x2e>;

						xbar_sfc2_out: endpoint {
							remote-endpoint = <&sfc2_cif_out>;
						};
					};

					xbar_sfc3_in_port: port@2f {
						reg = <0x2f>;

						xbar_sfc3_in: endpoint {
							remote-endpoint = <&sfc3_cif_in>;
						};
					};

					port@30 {
						reg = <0x30>;

						xbar_sfc3_out: endpoint {
							remote-endpoint = <&sfc3_cif_out>;
						};
					};

					xbar_sfc4_in_port: port@31 {
						reg = <0x31>;

						xbar_sfc4_in: endpoint {
							remote-endpoint = <&sfc4_cif_in>;
						};
					};

					port@32 {
						reg = <0x32>;

						xbar_sfc4_out: endpoint {
							remote-endpoint = <&sfc4_cif_out>;
						};
					};

					xbar_mvc1_in_port: port@33 {
						reg = <0x33>;

						xbar_mvc1_in: endpoint {
							remote-endpoint = <&mvc1_cif_in>;
						};
					};

					port@34 {
						reg = <0x34>;

						xbar_mvc1_out: endpoint {
							remote-endpoint = <&mvc1_cif_out>;
						};
					};

					xbar_mvc2_in_port: port@35 {
						reg = <0x35>;

						xbar_mvc2_in: endpoint {
							remote-endpoint = <&mvc2_cif_in>;
						};
					};

					port@36 {
						reg = <0x36>;

						xbar_mvc2_out: endpoint {
							remote-endpoint = <&mvc2_cif_out>;
						};
					};

					xbar_amx1_in1_port: port@37 {
						reg = <0x37>;

						xbar_amx1_in1: endpoint {
							remote-endpoint = <&amx1_in1>;
						};
					};

					xbar_amx1_in2_port: port@38 {
						reg = <0x38>;

						xbar_amx1_in2: endpoint {
							remote-endpoint = <&amx1_in2>;
						};
					};

					xbar_amx1_in3_port: port@39 {
						reg = <0x39>;

						xbar_amx1_in3: endpoint {
							remote-endpoint = <&amx1_in3>;
						};
					};

					xbar_amx1_in4_port: port@3a {
						reg = <0x3a>;

						xbar_amx1_in4: endpoint {
							remote-endpoint = <&amx1_in4>;
						};
					};

					port@3b {
						reg = <0x3b>;

						xbar_amx1_out: endpoint {
							remote-endpoint = <&amx1_out>;
						};
					};

					xbar_amx2_in1_port: port@3c {
						reg = <0x3c>;

						xbar_amx2_in1: endpoint {
							remote-endpoint = <&amx2_in1>;
						};
					};

					xbar_amx2_in2_port: port@3d {
						reg = <0x3d>;

						xbar_amx2_in2: endpoint {
							remote-endpoint = <&amx2_in2>;
						};
					};

					xbar_amx2_in3_port: port@3e {
						reg = <0x3e>;

						xbar_amx2_in3: endpoint {
							remote-endpoint = <&amx2_in3>;
						};
					};

					xbar_amx2_in4_port: port@3f {
						reg = <0x3f>;

						xbar_amx2_in4: endpoint {
							remote-endpoint = <&amx2_in4>;
						};
					};

					port@40 {
						reg = <0x40>;

						xbar_amx2_out: endpoint {
							remote-endpoint = <&amx2_out>;
						};
					};

					xbar_amx3_in1_port: port@41 {
						reg = <0x41>;

						xbar_amx3_in1: endpoint {
							remote-endpoint = <&amx3_in1>;
						};
					};

					xbar_amx3_in2_port: port@42 {
						reg = <0x42>;

						xbar_amx3_in2: endpoint {
							remote-endpoint = <&amx3_in2>;
						};
					};

					xbar_amx3_in3_port: port@43 {
						reg = <0x43>;

						xbar_amx3_in3: endpoint {
							remote-endpoint = <&amx3_in3>;
						};
					};

					xbar_amx3_in4_port: port@44 {
						reg = <0x44>;

						xbar_amx3_in4: endpoint {
							remote-endpoint = <&amx3_in4>;
						};
					};

					port@45 {
						reg = <0x45>;

						xbar_amx3_out: endpoint {
							remote-endpoint = <&amx3_out>;
						};
					};

					xbar_amx4_in1_port: port@46 {
						reg = <0x46>;

						xbar_amx4_in1: endpoint {
							remote-endpoint = <&amx4_in1>;
						};
					};

					xbar_amx4_in2_port: port@47 {
						reg = <0x47>;

						xbar_amx4_in2: endpoint {
							remote-endpoint = <&amx4_in2>;
						};
					};

					xbar_amx4_in3_port: port@48 {
						reg = <0x48>;

						xbar_amx4_in3: endpoint {
							remote-endpoint = <&amx4_in3>;
						};
					};

					xbar_amx4_in4_port: port@49 {
						reg = <0x49>;

						xbar_amx4_in4: endpoint {
							remote-endpoint = <&amx4_in4>;
						};
					};

					port@4a {
						reg = <0x4a>;

						xbar_amx4_out: endpoint {
							remote-endpoint = <&amx4_out>;
						};
					};

					xbar_amx5_in1_port: port@4b {
						reg = <0x4b>;

						xbar_amx5_in1: endpoint {
							remote-endpoint = <&amx5_in1>;
						};
					};

					xbar_amx5_in2_port: port@4c {
						reg = <0x4c>;

						xbar_amx5_in2: endpoint {
							remote-endpoint = <&amx5_in2>;
						};
					};

					xbar_amx5_in3_port: port@4d {
						reg = <0x4d>;

						xbar_amx5_in3: endpoint {
							remote-endpoint = <&amx5_in3>;
						};
					};

					xbar_amx5_in4_port: port@4e{
						reg = <0x4e>;

						xbar_amx5_in4: endpoint {
							remote-endpoint = <&amx5_in4>;
						};
					};

					port@4f {
						reg = <0x4f>;

						xbar_amx5_out: endpoint {
							remote-endpoint = <&amx5_out>;
						};
					};

					xbar_amx6_in1_port: port@50 {
						reg = <0x50>;

						xbar_amx6_in1: endpoint {
							remote-endpoint = <&amx6_in1>;
						};
					};

					xbar_amx6_in2_port: port@51 {
						reg = <0x51>;

						xbar_amx6_in2: endpoint {
							remote-endpoint = <&amx6_in2>;
						};
					};

					xbar_amx6_in3_port: port@52 {
						reg = <0x52>;

						xbar_amx6_in3: endpoint {
							remote-endpoint = <&amx6_in3>;
						};
					};

					xbar_amx6_in4_port: port@53 {
						reg = <0x53>;

						xbar_amx6_in4: endpoint {
							remote-endpoint = <&amx6_in4>;
						};
					};

					port@54 {
						reg = <0x54>;

						xbar_amx6_out: endpoint {
							remote-endpoint = <&amx6_out>;
						};
					};

					xbar_adx1_in_port: port@55 {
						reg = <0x55>;

						xbar_adx1_in: endpoint {
							remote-endpoint = <&adx1_in>;
						};
					};

					port@56 {
						reg = <0x56>;

						xbar_adx1_out1: endpoint {
							remote-endpoint = <&adx1_out1>;
						};
					};

					port@57 {
						reg = <0x57>;

						xbar_adx1_out2: endpoint {
							remote-endpoint = <&adx1_out2>;
						};
					};

					port@58 {
						reg = <0x58>;

						xbar_adx1_out3: endpoint {
							remote-endpoint = <&adx1_out3>;
						};
					};

					port@59 {
						reg = <0x59>;

						xbar_adx1_out4: endpoint {
							remote-endpoint = <&adx1_out4>;
						};
					};

					xbar_adx2_in_port: port@5a {
						reg = <0x5a>;

						xbar_adx2_in: endpoint {
							remote-endpoint = <&adx2_in>;
						};
					};

					port@5b {
						reg = <0x5b>;

						xbar_adx2_out1: endpoint {
							remote-endpoint = <&adx2_out1>;
						};
					};

					port@5c {
						reg = <0x5c>;

						xbar_adx2_out2: endpoint {
							remote-endpoint = <&adx2_out2>;
						};
					};

					port@5d {
						reg = <0x5d>;

						xbar_adx2_out3: endpoint {
							remote-endpoint = <&adx2_out3>;
						};
					};

					port@5e {
						reg = <0x5e>;

						xbar_adx2_out4: endpoint {
							remote-endpoint = <&adx2_out4>;
						};
					};

					xbar_adx3_in_port: port@5f {
						reg = <0x5f>;

						xbar_adx3_in: endpoint {
							remote-endpoint = <&adx3_in>;
						};
					};

					port@60 {
						reg = <0x60>;

						xbar_adx3_out1: endpoint {
							remote-endpoint = <&adx3_out1>;
						};
					};

					port@61 {
						reg = <0x61>;

						xbar_adx3_out2: endpoint {
							remote-endpoint = <&adx3_out2>;
						};
					};

					port@62 {
						reg = <0x62>;

						xbar_adx3_out3: endpoint {
							remote-endpoint = <&adx3_out3>;
						};
					};

					port@63 {
						reg = <0x63>;

						xbar_adx3_out4: endpoint {
							remote-endpoint = <&adx3_out4>;
						};
					};

					xbar_adx4_in_port: port@64 {
						reg = <0x64>;

						xbar_adx4_in: endpoint {
							remote-endpoint = <&adx4_in>;
						};
					};

					port@65 {
						reg = <0x65>;

						xbar_adx4_out1: endpoint {
							remote-endpoint = <&adx4_out1>;
						};
					};

					port@66 {
						reg = <0x66>;

						xbar_adx4_out2: endpoint {
							remote-endpoint = <&adx4_out2>;
						};
					};

					port@67 {
						reg = <0x67>;

						xbar_adx4_out3: endpoint {
							remote-endpoint = <&adx4_out3>;
						};
					};

					port@68 {
						reg = <0x68>;

						xbar_adx4_out4: endpoint {
							remote-endpoint = <&adx4_out4>;
						};
					};

					xbar_adx5_in_port: port@69 {
						reg = <0x69>;

						xbar_adx5_in: endpoint {
							remote-endpoint = <&adx5_in>;
						};
					};

					port@6a {
						reg = <0x6a>;

						xbar_adx5_out1: endpoint {
							remote-endpoint = <&adx5_out1>;
						};
					};

					port@6b {
						reg = <0x6b>;

						xbar_adx5_out2: endpoint {
							remote-endpoint = <&adx5_out2>;
						};
					};

					port@6c {
						reg = <0x6c>;

						xbar_adx5_out3: endpoint {
							remote-endpoint = <&adx5_out3>;
						};
					};

					port@6d {
						reg = <0x6d>;

						xbar_adx5_out4: endpoint {
							remote-endpoint = <&adx5_out4>;
						};
					};

					xbar_adx6_in_port: port@6e {
						reg = <0x6e>;

						xbar_adx6_in: endpoint {
							remote-endpoint = <&adx6_in>;
						};
					};

					port@6f {
						reg = <0x6f>;

						xbar_adx6_out1: endpoint {
							remote-endpoint = <&adx6_out1>;
						};
					};

					port@70 {
						reg = <0x70>;

						xbar_adx6_out2: endpoint {
							remote-endpoint = <&adx6_out2>;
						};
					};

					port@71 {
						reg = <0x71>;

						xbar_adx6_out3: endpoint {
							remote-endpoint = <&adx6_out3>;
						};
					};

					port@72 {
						reg = <0x72>;

						xbar_adx6_out4: endpoint {
							remote-endpoint = <&adx6_out4>;
						};
					};

					xbar_mix_in1_port: port@73 {
						reg = <0x73>;

						xbar_mix_in1: endpoint {
							remote-endpoint = <&mix_in1>;
						};
					};

					xbar_mix_in2_port: port@74 {
						reg = <0x74>;

						xbar_mix_in2: endpoint {
							remote-endpoint = <&mix_in2>;
						};
					};

					xbar_mix_in3_port: port@75 {
						reg = <0x75>;

						xbar_mix_in3: endpoint {
							remote-endpoint = <&mix_in3>;
						};
					};

					xbar_mix_in4_port: port@76 {
						reg = <0x76>;

						xbar_mix_in4: endpoint {
							remote-endpoint = <&mix_in4>;
						};
					};

					xbar_mix_in5_port: port@77 {
						reg = <0x77>;

						xbar_mix_in5: endpoint {
							remote-endpoint = <&mix_in5>;
						};
					};

					xbar_mix_in6_port: port@78 {
						reg = <0x78>;

						xbar_mix_in6: endpoint {
							remote-endpoint = <&mix_in6>;
						};
					};

					xbar_mix_in7_port: port@79 {
						reg = <0x79>;

						xbar_mix_in7: endpoint {
							remote-endpoint = <&mix_in7>;
						};
					};

					xbar_mix_in8_port: port@7a {
						reg = <0x7a>;

						xbar_mix_in8: endpoint {
							remote-endpoint = <&mix_in8>;
						};
					};

					xbar_mix_in9_port: port@7b {
						reg = <0x7b>;

						xbar_mix_in9: endpoint {
							remote-endpoint = <&mix_in9>;
						};
					};

					xbar_mix_in10_port: port@7c {
						reg = <0x7c>;

						xbar_mix_in10: endpoint {
							remote-endpoint = <&mix_in10>;
						};
					};

					port@7d {
						reg = <0x7d>;

						xbar_mix_out1: endpoint {
							remote-endpoint = <&mix_out1>;
						};
					};

					port@7e {
						reg = <0x7e>;

						xbar_mix_out2: endpoint {
							remote-endpoint = <&mix_out2>;
						};
					};

					port@7f {
						reg = <0x7f>;

						xbar_mix_out3: endpoint {
							remote-endpoint = <&mix_out3>;
						};
					};

					port@80 {
						reg = <0x80>;

						xbar_mix_out4: endpoint {
							remote-endpoint = <&mix_out4>;
						};
					};

					port@81 {
						reg = <0x81>;

						xbar_mix_out5: endpoint {
							remote-endpoint = <&mix_out5>;
						};
					};

					xbar_asrc_in1_port: port@82 {
						reg = <0x82>;

						xbar_asrc_in1_ep: endpoint {
							remote-endpoint = <&asrc_in1_ep>;
						};
					};

					port@83 {
						reg = <0x83>;

						xbar_asrc_out1_ep: endpoint {
							remote-endpoint = <&asrc_out1_ep>;
						};
					};

					xbar_asrc_in2_port: port@84 {
						reg = <0x84>;

						xbar_asrc_in2_ep: endpoint {
							remote-endpoint = <&asrc_in2_ep>;
						};
					};

					port@85 {
						reg = <0x85>;

						xbar_asrc_out2_ep: endpoint {
							remote-endpoint = <&asrc_out2_ep>;
						};
					};

					xbar_asrc_in3_port: port@86 {
						reg = <0x86>;

						xbar_asrc_in3_ep: endpoint {
							remote-endpoint = <&asrc_in3_ep>;
						};
					};

					port@87 {
						reg = <0x87>;

						xbar_asrc_out3_ep: endpoint {
							remote-endpoint = <&asrc_out3_ep>;
						};
					};

					xbar_asrc_in4_port: port@88 {
						reg = <0x88>;

						xbar_asrc_in4_ep: endpoint {
							remote-endpoint = <&asrc_in4_ep>;
						};
					};

					port@89 {
						reg = <0x89>;

						xbar_asrc_out4_ep: endpoint {
							remote-endpoint = <&asrc_out4_ep>;
						};
					};

					xbar_asrc_in5_port: port@8a {
						reg = <0x8a>;

						xbar_asrc_in5_ep: endpoint {
							remote-endpoint = <&asrc_in5_ep>;
						};
					};

					port@8b {
						reg = <0x8b>;

						xbar_asrc_out5_ep: endpoint {
							remote-endpoint = <&asrc_out5_ep>;
						};
					};

					xbar_asrc_in6_port: port@8c {
						reg = <0x8c>;

						xbar_asrc_in6_ep: endpoint {
							remote-endpoint = <&asrc_in6_ep>;
						};
					};

					port@8d {
						reg = <0x8d>;

						xbar_asrc_out6_ep: endpoint {
							remote-endpoint = <&asrc_out6_ep>;
						};
					};

					xbar_asrc_in7_port: port@8e {
						reg = <0x8e>;

						xbar_asrc_in7_ep: endpoint {
							remote-endpoint = <&asrc_in7_ep>;
						};
					};

					xbar_ope1_in_port: port@8f {
						reg = <0x8f>;

						xbar_ope1_in_ep: endpoint {
							remote-endpoint = <&ope1_cif_in_ep>;
						};
					};

					port@90 {
						reg = <0x90>;

						xbar_ope1_out_ep: endpoint {
							remote-endpoint = <&ope1_cif_out_ep>;
						};
					};

					xbar_arad_port: port@91 {
						reg = <0x91>;

						xbar_arad: endpoint {
							remote-endpoint = <&arad_ep>;
						};
					};
				};
			};

			agic_page0: interrupt-controller@9960000 {
				compatible = "nvidia,tegra264-agic",
						"nvidia,tegra210-agic";
				#interrupt-cells = <3>;
				interrupt-controller;
				reg = <0x0 0x9961000 0x0 0x1000>,
					<0x0 0x9962000 0x0 0x1000>;
				interrupts = <GIC_SPI 0x230
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
				clocks = <&bpmp TEGRA264_CLK_ADSP>;
				clock-names = "clk";
				status = "disabled";
			};

			agic_page1: interrupt-controller@9970000 {
				compatible = "nvidia,tegra264-agic",
					   "nvidia,tegra210-agic";
				#interrupt-cells = <3>;
				interrupt-controller;
				reg = <0x0 0x9971000 0x0 0x1000>,
					<0x0 0x9972000 0x0 0x1000>;
				interrupts = <GIC_SPI 0x231
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
				clocks = <&bpmp TEGRA264_CLK_ADSP>;
				clock-names = "clk";
				status = "disabled";
			};

			agic_page2: interrupt-controller@9980000 {
				compatible = "nvidia,tegra264-agic",
						"nvidia,tegra210-agic";
				#interrupt-cells = <3>;
				interrupt-controller;
				reg = <0x0 0x9981000 0x0 0x1000>,
					<0x0 0x9982000 0x0 0x1000>;
				interrupts = <GIC_SPI 0x232
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
				clocks = <&bpmp TEGRA264_CLK_ADSP>;
				clock-names = "clk";
				status = "disabled";
			};

			agic_page3: interrupt-controller@9990000 {
				compatible = "nvidia,tegra264-agic",
						"nvidia,tegra210-agic";
				#interrupt-cells = <3>;
				interrupt-controller;
				reg = <0x0 0x9991000 0x0 0x1000>,
					<0x0 0x9992000 0x0 0x1000>;
				interrupts = <GIC_SPI 0x233
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
				clocks = <&bpmp TEGRA264_CLK_ADSP>;
				clock-names = "clk";
				status = "disabled";
			};

			agic_page4: interrupt-controller@99a0000 {
				compatible = "nvidia,tegra264-agic",
						"nvidia,tegra210-agic";
				#interrupt-cells = <3>;
				interrupt-controller;
				reg = <0x0 0x99a1000 0x0 0x1000>,
					<0x0 0x99a2000 0x0 0x1000>;
				interrupts = <GIC_SPI 0x234
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
				clocks = <&bpmp TEGRA264_CLK_ADSP>;
				clock-names = "clk";
				status = "disabled";
			};

			agic_page5: interrupt-controller@99b0000 {
				compatible = "nvidia,tegra264-agic",
						"nvidia,tegra210-agic";
				#interrupt-cells = <3>;
				interrupt-controller;
				reg = <0x0 0x99b1000 0x0 0x1000>,
					<0x0 0x99b2000 0x0 0x1000>;
				interrupts = <GIC_SPI 0x235
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
				clocks = <&bpmp TEGRA264_CLK_ADSP>;
				clock-names = "clk";
				status = "disabled";
			};
		};

		top0-cbb-fabric@8100800000 {
			compatible = "nvidia,tegra264-top0-cbb-fabric";
			reg = <0x81 0x800000 0x0 0x800000>;
			interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		vision-cbb-fabric@8180800000 {
			compatible = "nvidia,tegra264-vision-cbb-fabric";
			reg = <0x81 0x80800000 0x0 0x800000>;
			interrupts = <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		uphy0-cbb-fabric@a800800000 {
			compatible = "nvidia,tegra264-uphy0-cbb-fabric";
			reg = <0xa8 0x800000 0x0 0x800000>;
			interrupts = <GIC_SPI 835 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		tegra_soc_hwpm@1604000 {
			compatible = "nvidia,t264-soc-hwpm";
			dma-coherent;
			reg = <0x00 0x01600000 0x0 0x1000>,
			      <0x00 0x01604000 0x0 0x1000>,
			      <0x00 0x14100000 0x0 0x1000>,
			      <0x00 0x14110000 0x0 0x1000>,
			      <0x00 0x14120000 0x0 0x1000>,
			      <0x00 0x14130000 0x0 0x1000>,
			      <0x00 0x14140000 0x0 0x1000>,
			      <0x00 0x14150000 0x0 0x1000>,
			      <0x00 0x14160000 0x0 0x1000>,
			      <0x00 0x14170000 0x0 0x1000>,
			      <0x00 0x14180000 0x0 0x1000>,
			      <0x00 0x14190000 0x0 0x1000>,
			      <0x00 0x141a0000 0x0 0x1000>,
			      <0x00 0x141b0000 0x0 0x1000>,
			      <0x00 0x141c0000 0x0 0x1000>,
			      <0x00 0x141d0000 0x0 0x1000>,
			      <0x81 0x01600000 0x0 0x1000>,
			      <0x81 0x01601000 0x0 0x1000>,
			      <0x81 0x01602000 0x0 0x1000>,
			      <0x81 0x01603000 0x0 0x1000>,
			      <0x81 0x01604000 0x0 0x1000>,
			      <0x81 0x01605000 0x0 0x1000>,
			      <0x81 0x01606000 0x0 0x1000>,
			      <0x81 0x01607000 0x0 0x1000>,
			      <0x81 0x01608000 0x0 0x1000>,
			      <0x81 0x01609000 0x0 0x1000>,
			      <0x81 0x0160a000 0x0 0x1000>,
			      <0x81 0x0160b000 0x0 0x1000>,
			      <0x81 0x0160c000 0x0 0x1000>,
			      <0x81 0x0160d000 0x0 0x1000>,
			      <0x81 0x0160e000 0x0 0x1000>,
			      <0x81 0x0160f000 0x0 0x1000>,
			      <0x81 0x01621000 0x0 0x1000>,
			      <0x81 0x01622000 0x0 0x1000>,
			      <0x81 0x01623000 0x0 0x1000>,
			      <0x81 0x01624000 0x0 0x1000>,
			      <0x81 0x01625000 0x0 0x1000>,
			      <0x81 0x01626000 0x0 0x1000>,
			      <0x81 0x01627000 0x0 0x1000>,
			      <0x81 0x01628000 0x0 0x1000>,
			      <0x81 0x01629000 0x0 0x1000>,
			      <0x81 0x0162a000 0x0 0x1000>,
			      <0x81 0x0162b000 0x0 0x1000>,
			      <0x81 0x0162c000 0x0 0x1000>,
			      <0x81 0x0162d000 0x0 0x1000>,
			      <0x81 0x0162e000 0x0 0x1000>,
			      <0x81 0x0162f000 0x0 0x1000>,
			      <0x81 0x01630000 0x0 0x1000>,
			      <0x81 0x01631000 0x0 0x1000>,
			      <0x81 0x01632000 0x0 0x1000>,
			      <0x81 0x0163e000 0x0 0x1000>,
			      <0x81 0x0163f000 0x0 0x1000>,
			      <0x81 0x01642000 0x0 0x1000>,
			      <0x81 0x01643000 0x0 0x1000>,
			      <0x81 0x01644000 0x0 0x1000>,
			      <0x81 0x01645000 0x0 0x1000>,
			      <0x81 0x01646000 0x0 0x1000>,
			      <0x81 0x01647000 0x0 0x1000>,
			      <0x81 0x0164b000 0x0 0x1000>,
			      <0x81 0x0164f000 0x0 0x1000>,
			      <0x81 0x01653000 0x0 0x1000>,
			      <0x81 0x81600000 0x0 0x1000>,
			      <0x81 0x81601000 0x0 0x1000>,
			      <0x81 0x81602000 0x0 0x1000>,
			      <0x81 0x81603000 0x0 0x1000>,
			      <0x81 0x81604000 0x0 0x1000>,
			      <0x81 0x81605000 0x0 0x1000>,
			      <0x81 0x81606000 0x0 0x1000>,
			      <0x81 0x81607000 0x0 0x1000>,
			      <0x81 0x8160b000 0x0 0x1000>,
			      <0x81 0x8160c000 0x0 0x1000>,
			      <0x81 0x8160e000 0x0 0x1000>,
			      <0x81 0x8160f000 0x0 0x1000>,
			      <0x88 0x01601000 0x0 0x1000>,
			      <0x88 0x01602000 0x0 0x1000>,
			      <0xa8 0x01604000 0x0 0x1000>,
			      <0xa8 0x01628000 0x0 0x1000>,
			      <0xa8 0x01629000 0x0 0x1000>,
			      <0x00 0x01610000 0x0 0x2000>,
			      <0x00 0x01612000 0x0 0x1000>;
			clocks = <&bpmp TEGRA264_CLK_LA>,
				 <&bpmp TEGRA264_CLK_SPLL_OUT7>;
			clock-names = "la", "parent";
			resets = <&bpmp TEGRA264_RESET_LA>,
				 <&bpmp TEGRA264_RESET_HWPM>;
			reset-names = "la", "hwpm";
			iommus = <&smmu1_mmu TEGRA_SID_PMA0>;
			status = "disabled";
		};

		gpcdma: dma-controller@8400000 {
			compatible = "nvidia,tegra264-gpcdma";
			status = "disabled";

			reg = <0x0 0x08400000 0x0 0x210000>;
			interrupts = <GIC_SPI 584 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 585 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 587 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 588 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 589 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 590 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 591 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 592 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 593 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 594 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 595 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 596 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 597 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 598 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 599 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 600 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 601 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 602 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 603 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 604 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 605 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 606 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 607 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 608 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 609 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 610 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 611 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 612 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 613 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 614 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 615 IRQ_TYPE_LEVEL_HIGH>;
			#dma-cells = <3>;
			iommus = <&smmu1_mmu 0x00000800>;
			dma-coherent;
			dma-channel-mask = <0xfffffffe>;
		};

		top_hsp0: tegra-hsp@8800000 {
			compatible = "nvidia,tegra264-hsp",
				     "nvidia,tegra234-hsp",
				     "nvidia,tegra186-hsp";
			status = "disabled";

			reg = <0x0 0x08800000 0x0 0xd0000>;
			interrupts =	<GIC_SPI 620 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 622 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 623 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 624 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 625 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 626 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 627 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 628 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 629 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "doorbell", "shared0", "shared1", "shared2",
					  "shared3","shared4", "shared5", "shared6", "shared7";
			#mbox-cells = <2>;
			nvidia,mbox-ie;
		};

		top_hsp2: tegra-hsp@8c00000 {
			compatible = "nvidia,tegra264-hsp-hv";
			status = "disabled";

			reg = <0x0 0x08c00000 0x0 0xc0000>;
			interrupts =	<GIC_SPI 654 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 655 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 656 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 657 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 658 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 659 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 660 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 661 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "shared0", "shared1", "shared2", "shared3",
					  "shared4", "shared5", "shared6", "shared7";
			#mbox-cells = <2>;
		};

		top_hsp3: tegra-hsp@8d00000 {
			compatible = "nvidia,tegra264-hsp-hv";
			status = "disabled";
			reg = <0x0 0x08d00000 0x0 0xc0000>;
			interrupts =	<GIC_SPI 670 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 671 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 672 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 673 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 674 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 675 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 676 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 677 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "shared0", "shared1", "shared2", "shared3",
					  "shared4", "shared5", "shared6", "shared7";
			#mbox-cells = <2>;
		};

		aocluster@c000000 {
			compatible = "nvidia,tegra264-aocluster";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges = <0x0 0xc000000 0x0 0xc000000 0x0 0x1000000>;
			status = "disabled";

			aon: aon@c040000 {
				compatible = "nvidia,tegra264-aon";
				nvidia,adsp_os_secload;
				resets = <&bpmp TEGRA264_RESET_AON_CPU_ALL>;
				reset-names = "aon_cpu";
				clocks = <&bpmp TEGRA264_CLK_AON_CPU>;
				clock-names = "cpu_clock";
				reg = <0x0 0xc040000 0x0 0xa0000>, /* Dummy entry for AMC */
					  <0x0 0xc100000 0x0 0x20000>, /* AO_MISC */
					  <0x0 0xc410000 0x0 0x40000>;  /* AON_HSP */
				nvidia,dram_map = <0x0 0x20000000 0x0 0x20000000>;
				nvidia,adsp_mem =
					<0x0 0x0>, /* ADSP OS */
					<0x0 0x0>, /* ADSP APP */
					<0x0 0x0>, /* ARAM ALIAS 0 */
					<0x0 0x200000>; /* ACSR */
				interrupts =
					<GIC_SPI 0x229 IRQ_TYPE_LEVEL_HIGH>, /* MBOX SEND */
					<GIC_SPI 0x22a IRQ_TYPE_LEVEL_HIGH>, /* MBOX RECV */
					<GIC_SPI 0x236 IRQ_TYPE_LEVEL_HIGH>, /* WDT */
					<GIC_SPI 0x2d8 IRQ_TYPE_LEVEL_HIGH>; /* WFI */
				iommus = <&smmu1_mmu TEGRA_SID_AON>;
				memory-region = <&aon_resv>;
				nvidia,cluster_mem =
					<0x0 0xc040000 0x0 0x40000  0x0 0xa0000>, /* TCM */
					<0x0 0xce00000 0x0 0x200000 0x0 0x80000>; /* SRAM */
				status = "disabled";
			};
		};

		tegra_rtc: rtc@c2c0000 {
			compatible = "nvidia,tegra264-rtc",
				     "nvidia,tegra234-rtc",
				     "nvidia,tegra20-rtc";
			status = "disabled";

			reg = <0x0 0x0c2c0000 0x0 0x10000>;
			interrupt-parent = <&pmc>;
			interrupts = <65 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&bpmp TEGRA264_CLK_CLK_S>;
			clock-names = "rtc";
		};

		hte_aon: hardware-timestamp@c2b0000 {
			compatible = "nvidia,tegra264-gte-aon";
			reg = <0x0 0x0c2b0000 0x0 0x10000>;
			interrupts = <GIC_SPI 0x00000226 IRQ_TYPE_LEVEL_HIGH>;
			nvidia,int-threshold = <1>;
			#timestamp-cells = <1>;
			nvidia,gpio-controller = <&gpio_aon>;
			status = "disabled";
		};

		tegra-utc@c4e0000 {
			compatible = "nvidia,tegra264-utc";
			reg = <0x0 0x0c4e8000 0x0 0x8000>,
			      <0x0 0x0c4e0000 0x0 0x8000>;
			reg-names = "rx", "tx";
			interrupts = <GIC_SPI 515 IRQ_TYPE_LEVEL_HIGH>;
			current-speed = <115200>;
			tx-threshold = <4>;
			rx-threshold = <4>;
			status = "disabled";
		};

		tegra-utc@c5a0000 {
			compatible = "nvidia,tegra264-utc";
			status = "disabled";

			reg = <0x0 0x0c5a8000 0x0 0x8000>,
			      <0x0 0x0c5a0000 0x0 0x8000>;
			reg-names = "rx", "tx";
			interrupts = <GIC_SPI 527 IRQ_TYPE_LEVEL_HIGH>;
			tx-threshold = <4>;
			rx-threshold = <4>;
			current-speed = <115200>;
		};

		uart0: serial@c5f0000 {
		       compatible = "arm,sbsa-uart","arm,pl011";
		       status = "disabled";

		       reg = <0x0 0xc5f0000 0x0 0x10000>;
		       reg-io-width = <0x4>;
		       interrupts = <GIC_SPI 514 IRQ_TYPE_LEVEL_HIGH>;
		       current-speed = <0x1c200>;
		};

		spi1: spi@c6c0000 {
			compatible = "nvidia,tegra234-spi", "nvidia,tegra210-spi";
			status = "disabled";
			reg = <0x0 0x0c6c0000 0x0 0x10000>;
			interrupts = <GIC_SPI 534 IRQ_TYPE_LEVEL_HIGH>;
			dma-coherent;
			dma-names = "rx", "tx";
			dmas = <&gpcdma 8 8 TEGRA264_GPCDMA_SID_SPI2>,
			       <&gpcdma 8 18 TEGRA264_GPCDMA_SID_SPI2>;
			iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_SPI2>;
			clocks = <&bpmp TEGRA264_CLK_SPI2>,
				<&bpmp TEGRA264_CLK_PLLAON>,
				<&bpmp TEGRA264_CLK_OSC>;
			clock-names = "spi";
			assigned-clocks = <&bpmp TEGRA264_CLK_SPI2>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLAON>;
			resets = <&bpmp TEGRA264_RESET_SPI2>;
			reset-names = "spi";
		};

		uart4: serial@810c500000 {
			compatible = "arm,pl011", "arm,primecell";
			reg = <0x81 0x0c500000 0x0 0x10000>;
			interrupts = <GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&bpmp TEGRA264_CLK_UART4>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "uartclk", "apb_pclk";
			assigned-clocks = <&bpmp TEGRA264_CLK_UART4>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			dmas = <&gpcdma 13 23 TEGRA_SID_GPCDMA>,
			       <&gpcdma 13 13 TEGRA_SID_GPCDMA>;
			dma-names = "rx", "tx";
			dma-coherent;
			arm,primecell-periphid = <0x00051011>;
			resets = <&bpmp TEGRA264_RESET_UART4>;
			reset-names = "serial";
			status = "disabled";
		};

		uart5: serial@810c510000 {
			compatible = "arm,pl011", "arm,primecell";
			reg = <0x81 0x0c510000 0x0 0x10000>;
			interrupts = <GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&bpmp TEGRA264_CLK_UART5>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "uartclk", "apb_pclk";
			assigned-clocks = <&bpmp TEGRA264_CLK_UART5>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			dmas = <&gpcdma 11 11 TEGRA_SID_GPCDMA>,
			       <&gpcdma 11 21 TEGRA_SID_GPCDMA>;
			dma-names = "rx", "tx";
			dma-coherent;
			arm,primecell-periphid = <0x00051011>;
			resets = <&bpmp TEGRA264_RESET_UART5>;
			reset-names = "serial";
			status = "disabled";
		};

		uart8: serial@a808800000 {
			compatible = "arm,pl011", "arm,primecell";
			reg = <0xa8 0x08800000 0x0 0x10000>;
			interrupts = <GIC_SPI 950 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&bpmp TEGRA264_CLK_UART8>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "uartclk", "apb_pclk";
			assigned-clocks = <&bpmp TEGRA264_CLK_UART8>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			arm,primecell-periphid = <0x00051011>;
			resets = <&bpmp TEGRA264_RESET_UART8>;
			reset-names = "serial";
			status = "disabled";
		};

		uart9: serial@810c530000 {
			compatible = "arm,pl011", "arm,primecell";
			reg = <0x81 0x0c530000 0x0 0x10000>;
			interrupts = <GIC_SPI 172 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&bpmp TEGRA264_CLK_UART9>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "uartclk", "apb_pclk";
			assigned-clocks = <&bpmp TEGRA264_CLK_UART9>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			dmas = <&gpcdma 10 10 TEGRA_SID_GPCDMA>,
			       <&gpcdma 10 20 TEGRA_SID_GPCDMA>;
			dma-names = "rx", "tx";
			dma-coherent;
			arm,primecell-periphid = <0x00051011>;
			resets = <&bpmp TEGRA264_RESET_UART9>;
			reset-names = "serial";
			status = "disabled";
		};

		uart10: serial@810c540000 {
			compatible = "arm,pl011", "arm,primecell";
			reg = <0x81 0x0c540000 0x0 0x10000>;
			interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&bpmp TEGRA264_CLK_UART10>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "uartclk", "apb_pclk";
			assigned-clocks = <&bpmp TEGRA264_CLK_UART10>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			dmas = <&gpcdma 12 12 TEGRA_SID_GPCDMA>,
			       <&gpcdma 12 22 TEGRA_SID_GPCDMA>;
			dma-names = "rx", "tx";
			dma-coherent;
			arm,primecell-periphid = <0x00051011>;
			resets = <&bpmp TEGRA264_RESET_UART10>;
			reset-names = "serial";
			status = "disabled";
		};

		pwm4: pwm@c6a0000 {
			compatible = "nvidia,tegra264-pwm";
			status = "disabled";

			reg = <0x0 0xc6a0000 0x0 0x10000>;
			nvidia,hw-instance-id = <0x4>;
			clocks = <&bpmp TEGRA264_CLK_PWM4>;
			#pwm-cells = <2>;
			resets = <&bpmp TEGRA264_RESET_PWM4>;
			reset-names = "pwm";
		};

		padctl_aon: pinmux@c7a2000 {
			compatible = "nvidia,tegra264-pinmux-aon";
			status = "disabled";

			reg = <0x0 0x0c7a2000 0x0 0x2000>;
		};

		pmc: pmc@c800000 {
			compatible = "nvidia,tegra264-pmc";
			status = "disabled";

			reg = <0x0 0x0c800000 0x0 0x100000>,
			      <0x0 0x0c990000 0x0 0x10000>,
			      <0x0 0x0c980000 0x0 0x10000>,
			      <0x0 0x0c9c0000 0x0 0x40000>;
			reg-names = "pmc", "wake", "scratch", "misc";
			#interrupt-cells = <2>;
			interrupt-controller;
			#padcontroller-cells = <1>;
			nvidia,restrict-voltage-switch;
			pinctrl-names = "default";
			pinctrl-0 = <&iopad_defaults>;
			iopad_defaults: iopad-defaults {
			};
			sdmmc1_1v8: sdmmc1-1v8 {
				pins = "sdmmc1-hv";
				power-source = <TEGRA_IO_PAD_VOLTAGE_1V8>;
			};

			sdmmc1_3v3: sdmmc1-3v3 {
				pins = "sdmmc1-hv";
				power-source = <TEGRA_IO_PAD_VOLTAGE_3V3>;
			};
		};

		gpio_aon: gpio@cf00000 {
			reg-names = "security", "gpio";
			compatible = "nvidia,tegra264-gpio-aon";
			status = "disabled";

			reg = <0x0 0x0cf00000 0x0 0x10000>,
			      <0x0 0x0cf10000 0x0 0x1000>;
			interrupts = <GIC_SPI 538 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 539 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 540 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 541 IRQ_TYPE_LEVEL_HIGH>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
			#interrupt-cells = <2>;
		};

		hsp_pva0: tegra-hsp@818c160000 {
			compatible = "nvidia,tegra264-hsp";
			reg = <0x81 0x8c160000 0x0 0x00090000>;
			interrupts = <0 400 0x04>;
			interrupt-names = "shared0";
			nvidia,num-SM = <0x8>; /* num of shared mailboxes  */
			nvidia,num-SS = <0x4>; /* num of shared semaphores */
			nvidia,num-SI = <0x5>; /* num of shared interrupts */
			nvidia,mbox-ie;
			status = "disabled";
		};

		host1x: host1x@8181200000 {
			compatible = "nvidia,tegra264-host1x";
			reg = <0x81 0x81200000 0x0 0x10000>, /* Common */
			      <0x81 0x81210000 0x0 0x10000>, /* Hypervisor */
			      <0x81 0x81240000 0x0 0x10000>, /* Guest 0 */
			      <0x81 0x81320000 0x0 0x20000>; /* Actmon */
			reg-names = "common", "hypervisor", "vm", "actmon";

			interrupts = <GIC_SPI 0x147 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 0x148 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 0x149 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 0x14a IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 0x14b IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 0x14c IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 0x14d IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 0x14e IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 0x145 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "syncpt0",
					  "syncpt1",
					  "syncpt2",
					  "syncpt3",
					  "syncpt4",
					  "syncpt5",
					  "syncpt6",
					  "syncpt7",
					  "host1x";

			clocks = <&bpmp TEGRA264_CLK_HOST1X>,
				 <&bpmp TEGRA264_CLK_OSC>;
			clock-names = "host1x", "actmon";
			interconnects = <&mc TEGRA264_MEMORY_CLIENT_HOST1XR &emc>;
			interconnect-names = "dma-mem";
			iommus = <&smmu1_mmu TEGRA_SID_HOST1X>;
			dma-coherent;
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			iommu-map = <0x0 &smmu1_mmu (TEGRA_SID_VIC + 0x1) 0x1>,
				    <0x1 &smmu1_mmu (TEGRA_SID_VIC + 0x2) 0x1>,
				    <0x2 &smmu1_mmu (TEGRA_SID_VIC + 0x3) 0x1>,
				    <0x3 &smmu1_mmu (TEGRA_SID_VIC + 0x4) 0x1>,
				    <0x4 &smmu1_mmu (TEGRA_SID_VIC + 0x5) 0x1>,
				    <0x5 &smmu1_mmu (TEGRA_SID_VIC + 0x6) 0x1>,
				    <0x6 &smmu1_mmu (TEGRA_SID_VIC + 0x7) 0x1>,
				    <0x7 &smmu1_mmu (TEGRA_SID_VIC + 0x8) 0x1>;

			ranges = <0x81 0x81200000 0x81 0x81200000 0x00 0x10000>,
				 <0x81 0x81210000 0x81 0x81210000 0x00 0x10000>,
				 <0x81 0x81240000 0x81 0x81240000 0x00 0x10000>,
				 <0x81 0x88150000 0x81 0x88150000 0x00 0x40000>,
				 <0x81 0x88050000 0x81 0x88050000 0x00 0x40000>,
				 <0x81 0x8c000000 0x81 0x8c000000 0x00 0x900000>,
				 <0x00 0x10700000 0x00 0x10700000 0x00 0x100000>,
				 <0x81 0x88140000 0x81 0x88140000 0x00 0x10000>,
				 <0x81 0x88120000 0x81 0x88120000 0x00 0x10000>,
				 <0x81 0x88110000 0x81 0x88110000 0x00 0x10000>,
				 <0x81 0x89880000 0x81 0x89880000 0x00 0x10000>,
				 <0x81 0x88800000 0x81 0x88800000 0x00 0x300000>,
				 <0x81 0x88700000 0x81 0x88700000 0x00 0x100000>,
				 <0x81 0x88f00000 0x81 0x88f00000 0x00 0x100000>,
				 <0x81 0x88b00000 0x81 0x88b00000 0x00 0x100000>,
				 <0x81 0x8ab00000 0x81 0x8ab00000 0x00 0x100000>;
			status = "disabled";

			nvidia,syncpoint-shim = <&syncpoint_shim>;

			tsec@8188150000 {
				compatible = "nvidia,tegra264-tsec";
				reg = <0x81 0x88150000 0x00 0x40000>;
				interrupts = <GIC_SPI 0x1bF IRQ_TYPE_LEVEL_HIGH>;
				resets = <&bpmp TEGRA264_RESET_TSEC>;
				clocks = <&bpmp TEGRA264_CLK_TSEC>,
						<&bpmp TEGRA264_CLK_FUSE>,
						<&bpmp TEGRA264_CLK_TSEC_PKA>;
				clock-names = "tsec", "efuse", "tsec_pka";
				iommus = <&smmu4_mmu TEGRA_SID_TSEC>;
				dma-coherent;
				status = "disabled";
			};

			vic@8188050000 {
				compatible = "nvidia,tegra264-vic";
				reg = <0x81 0x88050000 0x00 0x40000>;
				interrupts = <GIC_SPI 0x1d4 IRQ_TYPE_LEVEL_HIGH>;
				power-domains = <&bpmp TEGRA264_POWER_DOMAIN_VIC>;
				resets = <&bpmp TEGRA264_RESET_VIC>;
				reset-names = "vic";
				clocks = <&bpmp TEGRA264_CLK_VIC>;
				clock-names = "vic";
				interconnects = <&mc TEGRA264_MEMORY_CLIENT_VICR &emc>,
						<&mc TEGRA264_MEMORY_CLIENT_VICW &emc>;
				interconnect-names = "dma-mem", "write";
				iommus = <&smmu1_mmu TEGRA_SID_VIC>;
				dma-coherent;
				status = "disabled";
			};

			crypto@8188110000 {
				compatible = "nvidia,tegra264-se-sm4";
				reg = <0x81 0x88110000 0x0 0x10000>;
				clocks = <&bpmp TEGRA264_CLK_SE>;
				clock-names = "se";
				iommus = <&smmu1_mmu TEGRA_SID_SE_SE1>;
				dma-coherent;
				status = "disabled";
			};

			crypto@8188120000 {
				compatible = "nvidia,tegra264-se-aes";
				reg = <0x81 0x88120000 0x0 0x10000>;
				clocks = <&bpmp TEGRA264_CLK_SE>;
				clock-names = "se";
				iommus = <&smmu1_mmu TEGRA_SID_SE_SE2>;
				dma-coherent;
				status = "disabled";
			};

			crypto@8188140000 {
				compatible = "nvidia,tegra264-se-hash";
				reg = <0x81 0x88140000 0x0 0x10000>;
				clocks = <&bpmp TEGRA264_CLK_SE>;
				clock-names = "se";
				iommus = <&smmu1_mmu TEGRA_SID_SE_SE4>;
				dma-coherent;
				status = "disabled";
			};

			kds: crypto@8189880000 {
				compatible = "nvidia,tegra264-kds";
				reg = <0x81 0x89880000 0x0 0x10000>;
				clocks = <&bpmp TEGRA264_CLK_SE>;
				clock-names = "se";
				status = "disabled";
			};

			pva0@818c000000 {
				compatible = "nvidia,tegra264-pva", "simple-bus";
				reg = <0x81 0x8c000000 0x0 0x900000>,
				      <0x0 0x10700000 0x0 0x100000>;
				interrupts = <GIC_SPI 0x195 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 0x196 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 0x197 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 0x198 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 0x199 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 0x19a IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 0x19b IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 0x19c IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 0x19d IRQ_TYPE_LEVEL_HIGH>;

				resets = <&bpmp TEGRA264_RESET_PVA0_ALL>;
				reset-names = "pva0";
				clocks = <&bpmp TEGRA264_CLK_PVA0_CPU_AXI>,
					 <&bpmp TEGRA264_CLK_NAFLL_PVA0_VPS>,
					 <&bpmp TEGRA264_CLK_PVA0_VPS>;
				clock-names = "axi", "vps0", "vps1";
				power-domains = <&bpmp TEGRA264_POWER_DOMAIN_PVA0>;
				iommus = <&smmu4_mmu TEGRA_SID_PVA>;
				dma-coherent;
				status = "disabled";

				hsp {
					compatible = "nvidia,tegra194-pva0-hsp";
					hsp-mbox {
						compatible = "nvidia,tegra186-hsp-mailbox";
						nvidia,hsp-shared-mailbox = <&hsp_pva0 0x0>,
							<&hsp_pva0 0x1>,
							<&hsp_pva0 0x2>,
							<&hsp_pva0 0x3>,
							<&hsp_pva0 0x4>,
							<&hsp_pva0 0x5>,
							<&hsp_pva0 0x6>,
							<&hsp_pva0 0x7>;
						nvidia,hsp-shared-mailbox-names = "command", "addr", "len", "args", "sidechannel-wr", "aisr", "sidechannel-rd", "isr";
						status = "disabled";
					};
				};

				pva0_ctx0: pva0_niso1_ctx0 {
					compatible = "nvidia,pva-tegra264-iommu-context";
					iommus = <&smmu4_mmu (TEGRA_SID_PVA + 0x2)>;
					dma-coherent;
					status = "disabled";
				};

				pva0_ctx1: pva0_niso1_ctx1 {
					compatible = "nvidia,pva-tegra264-iommu-context";
					iommus = <&smmu4_mmu (TEGRA_SID_PVA + 0x3)>;
					dma-coherent;
					status = "disabled";
				};

				pva0_ctx2: pva0_niso1_ctx2 {
					compatible = "nvidia,pva-tegra264-iommu-context";
					iommus = <&smmu4_mmu (TEGRA_SID_PVA + 0x4)>;
					dma-coherent;
					status = "disabled";
				};

				pva0_ctx3: pva0_niso1_ctx3 {
					compatible = "nvidia,pva-tegra264-iommu-context";
					iommus = <&smmu4_mmu (TEGRA_SID_PVA + 0x5)>;
					dma-coherent;
					status = "disabled";
				};

				pva0_ctx4: pva0_niso1_ctx4 {
					compatible = "nvidia,pva-tegra264-iommu-context";
					iommus = <&smmu4_mmu (TEGRA_SID_PVA + 0x6)>;
					dma-coherent;
					status = "disabled";
				};

				pva0_ctx5: pva0_niso1_ctx5 {
					compatible = "nvidia,pva-tegra264-iommu-context";
					iommus = <&smmu4_mmu (TEGRA_SID_PVA + 0x7)>;
					dma-coherent;
					status = "disabled";
				};

				pva0_ctx6: pva0_niso1_ctx6 {
					compatible = "nvidia,pva-tegra264-iommu-context";
					iommus = <&smmu4_mmu (TEGRA_SID_PVA + 0x8)>;
					dma-coherent;
					status = "disabled";
				};

				pva0_ctx7: pva0_niso1_ctx7 {
					compatible = "nvidia,pva-tegra264-iommu-context";
					iommus = <&smmu4_mmu (TEGRA_SID_PVA + 0x9)>;
					dma-coherent;
					status = "disabled";
				};

				pva0_ctx8: pva0_niso1_ctx8 {
					compatible = "nvidia,pva-tegra264-iommu-context";
					iommus = <&smmu4_mmu (TEGRA_SID_PVA + 0x1)>;
					dma-coherent;
					status = "disabled";
				};
			};

			vi0: vi0@8188400000 {
				compatible = "nvidia,tegra234-vi";
				resets = <&bpmp TEGRA264_RESET_VI>;
				reset-names = "vi";
				clocks = <&bpmp TEGRA264_CLK_VI>;
				clock-names = "vi";
				nvidia,vi-falcon-device = <&vi0_thi>;
				iommus = <&smmu0_mmu TEGRA_SID_VI_VM1>;
				interconnects = <&mc TEGRA264_MEMORY_CLIENT_VIW &emc>;
				interconnect-names = "write";
				non-coherent;
				status = "disabled";
			};

			vi0_thi: vi0-thi@8188700000 {
				compatible = "nvidia,tegra264-vi-thi";
				reg = <0x81 0x88700000 0x0 0x00100000>;
				resets = <&bpmp TEGRA264_RESET_VI>;
				reset-names = "vi_thi";
				status = "disabled";
			};

			vi1: vi1@8188c00000  {
				compatible = "nvidia,tegra234-vi";
				resets = <&bpmp TEGRA264_RESET_VI1>;
				reset-names = "vi2";
				clocks = <&bpmp TEGRA264_CLK_VI1>;
				clock-names = "vi";
				nvidia,vi-falcon-device = <&vi1_thi>;
				iommus = <&smmu0_mmu TEGRA_SID_VI2_VM1>;
				interconnects = <&mc TEGRA264_MEMORY_CLIENT_VI1W &emc>;
				interconnect-names = "write";
				non-coherent;
				status = "disabled";
			};

			vi1_thi: vi1-thi@8188f00000 {
				compatible = "nvidia,tegra264-vi-thi";
				reg = <0x81 0x88f00000 0x0 0x00100000>;
				resets = <&bpmp TEGRA264_RESET_VI1>;
				reset-names = "vi2_thi";
				status = "disabled";
			};

			isp: isp@8188800000 {
				compatible = "nvidia,tegra264-isp";
				reg = <0x81 0x88800000 0x0 0x00300000>;
				resets = <&bpmp TEGRA264_RESET_ISP>;
				reset-names = "isp";
				clocks = <&bpmp TEGRA264_CLK_ISP>;
				clock-names = "isp";
				nvidia,isp-falcon-device = <&isp_thi>;
				iommus = <&smmu4_mmu TEGRA_SID_ISP_VM1>;
				dma-coherent;
				status = "disabled";
			};

			isp_thi: isp-thi@8188b00000 {
				compatible = "nvidia,tegra264-isp-thi";
				reg = <0x81 0x88b00000 0x0 0x00100000>;
				resets = <&bpmp TEGRA264_RESET_ISP>;
				reset-names = "isp_thi";
				status = "disabled";
			};

			isp1: isp1@818a800000 {
				compatible = "nvidia,tegra264-isp";
				resets = <&bpmp TEGRA264_RESET_ISP1>;
				reset-names = "isp1";
				clocks = <&bpmp TEGRA264_CLK_ISP1>;
				clock-names = "isp1";
				nvidia,isp-falcon-device = <&isp1_thi>;
				iommus = <&smmu4_mmu TEGRA_SID_ISP1_VM1>;
				dma-coherent;
				status = "disabled";
			};

			isp1_thi: isp1-thi@818ab00000 {
				compatible = "nvidia,tegra264-isp-thi";
				reg = <0x81 0x8ab00000 0x0 0x00100000>;
				resets = <&bpmp TEGRA264_RESET_ISP1>;
				reset-names = "isp1_thi";
				status = "disabled";
			};

			nvcsi: nvcsi@8188000000 {
				compatible = "nvidia,tegra194-nvcsi";
				clocks = <&bpmp TEGRA264_CLK_NVCSI>;
				clock-names = "nvcsi";
				resets = <&bpmp TEGRA264_RESET_NVCSI>;
				reset-names = "nvcsi";
				status = "disabled";
			};
		};

		gpio_uphy: gpio@a808300000 {
			reg-names = "security", "gpio";
			compatible = "nvidia,tegra264-gpio-uphy";
			status = "disabled";

			reg = <0xa8 0x08300000 0x0 0x2000>,
			      <0xa8 0x08310000 0x0 0x2000>;
			interrupts = <GIC_SPI 843 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 844 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 845 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 846 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 847 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 848 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 849 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 850 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 851 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 852 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 853 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 854 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 855 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 856 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 857 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 858 IRQ_TYPE_LEVEL_HIGH>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
			#interrupt-cells = <2>;
			pinctrl-node = <&padctl_uphy>;
		};

		gpio_main: gpio@810c300000 {
			reg-names = "security", "gpio";
			compatible = "nvidia,tegra264-gpio-main";
			status = "disabled";

			reg =   <0x81 0x0c300000 0x0 0x4000>,
				<0x81 0x0c310000 0x0 0x4000>;
			interrupts =  <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
			#interrupt-cells = <2>;
		};

		smmu1_mmu: iommu@8105000000 {
			compatible = "arm,smmu-v3";
			status = "disabled";

			reg = <0x81 0x5000000 0x00 0x200000>;
			interrupts = <GIC_SPI 12 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 13 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "eventq","gerror";
			dma-coherent;
			#iommu-cells = <1>;
			nvidia,cmdqv = <&cmdqv1>;
		};

		cmdqv1: cmdqv@8105200000 {
			compatible = "nvidia,tegra264-cmdqv";
			status = "disabled";

			reg = <0x81 0x05200000 0x0 0x00830000>;
			interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "cmdqv";
		};

		smmu2_mmu: iommu@8106000000 {
			compatible = "arm,smmu-v3";
			status = "disabled";

			reg = <0x81 0x6000000 0x0 0x200000>;
			interrupts = <GIC_SPI 1 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 2 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "eventq","gerror";
			dma-coherent;
			#iommu-cells = <1>;
			nvidia,cmdqv = <&cmdqv2>;
		};

		cmdqv2: cmdqv@8106200000 {
			compatible = "nvidia,tegra264-cmdqv";
			status = "disabled";

			reg = <0x81 0x06200000 0x0 0x00830000>;
			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "cmdqv";
		};

		smmu0_mmu: iommu@810a000000 {
			compatible = "arm,smmu-v3";
			status = "disabled";

			reg = <0x81 0x0a000000 0x0 0x200000>;
			interrupts = <GIC_SPI 21 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 22 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "eventq","gerror";
			#iommu-cells = <1>;
			nvidia,cmdqv = <&cmdqv0>;
		};

		cmdqv0: cmdqv@810a200000 {
			compatible = "nvidia,tegra264-cmdqv";
			status = "disabled";

			reg = <0x81 0x0a200000 0x0 0x00830000>;
			interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "cmdqv";
		};

		smmu4_mmu: iommu@810b000000 {
			compatible = "arm,smmu-v3";
			status = "disabled";

			reg = <0x81 0xb000000 0x0 0x200000>;
			interrupts = <GIC_SPI 30 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 31 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "eventq","gerror";
			dma-coherent;
			#iommu-cells = <1>;
			nvidia,cmdqv = <&cmdqv4>;
		};

		cmdqv4: cmdqv@810b200000 {
			compatible = "nvidia,tegra264-cmdqv";
			status = "disabled";

			reg = <0x81 0x0b200000 0x0 0x00830000>;
			interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "cmdqv";
		};

		smmu0_hwpm: smmu-hwpm@810aa30000 {
			compatible = "nvidia,t264-smmu-hwpm";
			reg = <0x81 0x0aa30000 0x0 0x10000>;
			status = "disabled";
		};

		smmu1_hwpm: smmu-hwpm@8105a30000 {
			compatible = "nvidia,t264-smmu-hwpm";
			reg = <0x81 0x05a30000 0x00 0x10000>;
			status = "disabled";
		};

		smmu2_hwpm: smmu-hwpm@8106a30000 {
			compatible = "nvidia,t264-smmu-hwpm";
			reg = <0x81 0x06a30000 0x0 0x10000>;
			status = "disabled";
		};

		smmu3_hwpm: smmu-hwpm@8806a30000 {
			compatible = "nvidia,t264-smmu-hwpm";
			reg = <0x88 0x06a30000 0x0 0x10000>;
			status = "disabled";
		};

		smmu4_hwpm: smmu-hwpm@810ba30000 {
			compatible = "nvidia,t264-smmu-hwpm";
			reg = <0x81 0x0ba30000 0x0 0x10000>;
			status = "disabled";
		};

		memqual0: memqual@f020000 {
			compatible = "nvidia,tegra-t264-mem-qual";
			status = "disabled";
			reg = <0x0 0x0f020000 0x0 0x10000>;
			iommus= <&smmu1_mmu TEGRA_SID_MIU0>,
				<&smmu1_mmu TEGRA_SID_MIU1>;
			dma-coherent;
		};

		memqual1: memqual@a808730000 {
			compatible = "nvidia,tegra-t264-mem-qual";
			status = "disabled";
			reg = <0xa8 0x08730000 0x0 0x10000>;
			iommus= <&smmu1_mmu TEGRA_SID_MIU2>,
				<&smmu1_mmu TEGRA_SID_MIU3>;
			dma-coherent;
		};

		memqual2: memqual@818d020000 {
			compatible = "nvidia,tegra-t264-mem-qual";
			status = "disabled";
			reg = <0x81 0x8d020000 0x0 0x10000>;
			iommus= <&smmu1_mmu TEGRA_SID_MIU4>,
				<&smmu1_mmu TEGRA_SID_MIU5>;
			dma-coherent;
		};

		memqual3: memqual@a808750000 {
			compatible = "nvidia,tegra-t264-mem-qual";
			status = "disabled";
			reg = <0xa8 0x08750000 0x0 0x10000>;
			iommus= <&smmu1_mmu TEGRA_SID_MIU6>,
				<&smmu1_mmu TEGRA_SID_MIU7>;
			dma-coherent;
		};

		memqual4: memqual@818d030000 {
			compatible = "nvidia,tegra-t264-mem-qual";
			status = "disabled";
			reg = <0x81 0x8d030000 0x0 0x10000>;
			iommus= <&smmu1_mmu TEGRA_SID_MIU8>,
				<&smmu1_mmu (TEGRA_SID_MIU9 + 1)>;
			dma-coherent;
		};

		pwm2: pwm@810c5e0000 {
			compatible = "nvidia,tegra264-pwm";
			status = "disabled";

			reg = <0x81 0x0c5e0000 0x0 0x10000>;
			nvidia,hw-instance-id = <0x2>;
			clocks = <&bpmp TEGRA264_CLK_PWM2>;
			clock-names = "pwm";
			#pwm-cells = <2>;
			resets = <&bpmp TEGRA264_RESET_PWM2>;
			reset-names = "pwm";
		};

		pwm3: pwm@810c5f0000 {
			compatible = "nvidia,tegra264-pwm";
			status = "disabled";
			reg = <0x81 0x0c5f0000 0x0 0x10000>;
			nvidia,hw-instance-id = <0x3>;
			clocks = <&bpmp TEGRA264_CLK_PWM3>,
				 <&bpmp TEGRA264_CLK_PLLAON>;
			clock-names = "pwm", "pll_aon";
			#pwm-cells = <2>;
			resets = <&bpmp TEGRA264_RESET_PWM3>;
			reset-names = "pwm";
		};

		pwm5: pwm@810c600000 {
			compatible = "nvidia,tegra264-pwm";
			status = "disabled";

			reg = <0x81 0x0c600000 0x0 0x10000>;
			nvidia,hw-instance-id = <0x5>;
			clocks = <&bpmp TEGRA264_CLK_PWM5>;
			clock-names = "pwm";
			#pwm-cells = <2>;
			resets = <&bpmp TEGRA264_RESET_PWM5>;
			reset-names = "pwm";
		};

		pwm9: pwm@810c610000 {
			compatible = "nvidia,tegra264-pwm";
			status = "disabled";

			reg = <0x81 0x0c610000 0x0 0x10000>;
			nvidia,hw-instance-id = <0x9>;
			clocks = <&bpmp TEGRA264_CLK_PWM9>;
			clock-names = "pwm";
			#pwm-cells = <2>;
			resets = <&bpmp TEGRA264_RESET_PWM9>;
			reset-names = "pwm";
		};

		pwm10: pwm@810c620000 {
			compatible = "nvidia,tegra264-pwm";
			status = "disabled";

			reg = <0x81 0x0c620000 0x0 0x10000>;
			nvidia,hw-instance-id = <0xa>;
			clocks = <&bpmp TEGRA264_CLK_PWM10>,
			         <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "pwm", "parent";
			#pwm-cells = <2>;
			resets = <&bpmp TEGRA264_RESET_PWM10>;
			reset-names = "pwm";
		};

		spi0: spi@810c590000 {
			compatible = "nvidia,tegra234-spi", "nvidia,tegra210-spi";
			status = "disabled";
			reg = <0x81 0x0c590000 0x0 0x10000>;
			interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
			dma-coherent;
			dma-names = "rx", "tx";
			dmas = <&gpcdma 9 9 TEGRA264_GPCDMA_SID_SPI1>,
			       <&gpcdma 9 19 TEGRA264_GPCDMA_SID_SPI1>;
			iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_SPI1>;
			clocks = <&bpmp TEGRA264_CLK_SPI1>,
				<&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "spi";
			assigned-clocks = <&bpmp TEGRA264_CLK_SPI1>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			resets = <&bpmp TEGRA264_RESET_SPI1>;
			reset-names = "spi";
		};

		spi2: spi@810c440000 {
			compatible = "nvidia,tegra234-spi", "nvidia,tegra210-spi";
			status = "disabled";
			reg = <0x81 0x0c440000 0x0 0x10000>;
			interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
			dma-coherent;
			dma-names = "rx", "tx";
			dmas = <&gpcdma 14 14 TEGRA264_GPCDMA_SID_SPI3>,
			       <&gpcdma 14 24 TEGRA264_GPCDMA_SID_SPI3>;
			iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_SPI3>;
			clocks = <&bpmp TEGRA264_CLK_SPI3>,
				  <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "spi";
			assigned-clocks = <&bpmp TEGRA264_CLK_SPI3>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			resets = <&bpmp TEGRA264_RESET_SPI3>;
			reset-names = "spi";
		};

		spi3: spi@810c450000 {
			compatible = "nvidia,tegra234-spi", "nvidia,tegra210-spi";
			status = "disabled";
			reg = <0x81 0x0c450000 0x0 0x10000>;
			interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
			dma-coherent;
			dma-names = "rx", "tx";
			dmas = <&gpcdma 15 15 TEGRA264_GPCDMA_SID_SPI4>,
			       <&gpcdma 15 25 TEGRA264_GPCDMA_SID_SPI4>;
			iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_SPI4>;
			clocks = <&bpmp TEGRA264_CLK_SPI4>,
				  <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "spi";
			assigned-clocks = <&bpmp TEGRA264_CLK_SPI4>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			resets = <&bpmp TEGRA264_RESET_SPI4>;
			reset-names = "spi";
		};

		spi4: spi@810c460000 {
			compatible = "nvidia,tegra234-spi", "nvidia,tegra210-spi";
			status = "disabled";
			reg = <0x81 0x0c460000 0x0 0x10000>;
			interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
			dma-coherent;
			dma-names = "rx", "tx";
			dmas = <&gpcdma 16 16 TEGRA264_GPCDMA_SID_SPI5>,
			       <&gpcdma 16 26 TEGRA264_GPCDMA_SID_SPI5>;
			iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_SPI5>;
			clocks = <&bpmp TEGRA264_CLK_SPI5>,
				  <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "spi";
			assigned-clocks = <&bpmp TEGRA264_CLK_SPI5>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			resets = <&bpmp TEGRA264_RESET_SPI5>;
			reset-names = "spi";
		};

		spi@810c5b0000 {
			compatible = "nvidia,tegra234-qspi";
			status = "disabled";
			reg = <0x81 0x0c5b0000 0x0 0x10000>;
			interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;
			iommus = <&smmu2_mmu TEGRA_SID_XSPI0>;
			dma-coherent;
			dma-names = "rx", "tx";
			nvidia,clk-parents = "pllc0", "pll_p";
			clocks = <&bpmp TEGRA264_CLK_QSPI0_2X_PM>,
				  <&bpmp TEGRA264_CLK_QSPI0>,
				  <&bpmp TEGRA264_CLK_PLLC0>,
				  <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "qspi", "qspi_out", "pllc0", "pll_p";
			resets = <&bpmp TEGRA264_RESET_QSPI0>;
			assigned-clocks = <&bpmp  TEGRA264_CLK_QSPI0_2X_PM>,
					  <&bpmp TEGRA264_CLK_PLLC0>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLC0>;
			assigned-clock-rates = <199999999 199999999>;
			reset-names = "qspi";
		};

		ccplex@8120000000 {
			compatible = "nvidia,tegra264-ccplex-cluster";
			status = "disabled";

			nvidia,bpmp = <&bpmp>;
			reg = <0x81 0x30000000 0x0 0xcf0000>;
		};

		smmu3_mmu: iommu@8806000000 {
			compatible = "arm,smmu-v3";
			status = "disabled";

			reg = <0x88 0x6000000 0x0 0x200000>;
			interrupts = <GIC_SPI 225 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 226 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "eventq","gerror";
			#iommu-cells = <1>;
			nvidia,cmdqv = <&cmdqv3>;
		};

		cmdqv3: cmdqv@8806200000 {
			compatible = "nvidia,tegra264-cmdqv";
			status = "disabled";

			reg = <0x88 0x06200000 0x0 0x00830000>;
			interrupts = <GIC_SPI 232 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "cmdqv";
		};

		i2c2: i2c@c600000 {
			compatible = "nvidia,tegra264-i2c";
			status = "disabled";

			reg = <0x0 0x0c600000 0x0 0x10000>;
			interrupts = <GIC_SPI 532 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <400000>;
			dmas = <&gpcdma 3 3 TEGRA264_GPCDMA_SID_I2C2>;
			dma-names = "tx";
			iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C2>;
			dma-coherent;
			clocks = <&bpmp TEGRA264_CLK_AON_I2C>,
				 <&bpmp TEGRA264_CLK_PLLAON>;
			clock-names = "div-clk", "parent";
			assigned-clocks = <&bpmp TEGRA264_CLK_AON_I2C>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLAON>;
			resets = <&bpmp TEGRA264_RESET_I2C2>;
			reset-names = "i2c";
			nvidia,epl-reporter-id = <0x8051>;
		};

		i2c3: i2c@c610000 {
			compatible = "nvidia,tegra264-i2c";
			status = "disabled";

			reg = <0x0 0x0c610000 0x0 0x10000>;
			interrupts = <GIC_SPI 533 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <400000>;
			dmas = <&gpcdma 4 4 TEGRA264_GPCDMA_SID_I2C3>;
			dma-names = "tx";
			iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C3>;
			dma-coherent;
			clocks = <&bpmp TEGRA264_CLK_AON_I2C>,
				 <&bpmp TEGRA264_CLK_PLLAON>;
			clock-names = "div-clk", "parent";
			assigned-clocks = <&bpmp TEGRA264_CLK_AON_I2C>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLAON>;
			resets = <&bpmp TEGRA264_RESET_I2C3>;
			reset-names = "i2c";
			nvidia,epl-reporter-id = <0x8052>;
		};

		hte_lic: hardware-timestamp@8380000 {
			compatible = "nvidia,tegra264-gte-lic";
			reg = <0x0 0x08380000 0x0 0x10000>;
			interrupts = <GIC_SPI 0x00000268 IRQ_TYPE_LEVEL_HIGH>;
			nvidia,int-threshold = <1>;
			#timestamp-cells = <1>;
			status = "disabled";
		};

		i2c14: i2c@810c410000 {
			compatible = "nvidia,tegra264-i2c";
			status = "disabled";

			reg = <0x81 0x0c410000 0x0 0x10000>;
			interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <400000>;
			dmas = <&gpcdma 18 28 TEGRA264_GPCDMA_SID_I2C14>;
			dma-names = "tx";
			iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C14>;
			dma-coherent;
			clocks = <&bpmp TEGRA264_CLK_TOP_I2C>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "div-clk", "parent";
			assigned-clocks = <&bpmp TEGRA264_CLK_TOP_I2C>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			resets = <&bpmp TEGRA264_RESET_I2C14>;
			reset-names = "i2c";
			nvidia,epl-reporter-id = <0x8064>;
		};

		i2c15: i2c@810c420000 {
			compatible = "nvidia,tegra264-i2c";
			status = "disabled";

			reg = <0x81 0x0c420000 0x0 0x10000>;
			interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <400000>;
			dmas = <&gpcdma 19 29 TEGRA264_GPCDMA_SID_I2C15>;
			dma-names = "tx";
			iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C15>;
			dma-coherent;
			clocks = <&bpmp TEGRA264_CLK_TOP_I2C>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "div-clk", "parent";
			assigned-clocks = <&bpmp TEGRA264_CLK_TOP_I2C>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			resets = <&bpmp TEGRA264_RESET_I2C15>;
			reset-names = "i2c";
			nvidia,epl-reporter-id = <0x8065>;
		};

		i2c16: i2c@810c430000 {
			compatible = "nvidia,tegra264-i2c";
			status = "disabled";

			reg = <0x81 0x0c430000 0x0 0x10000>;
			interrupts = <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <400000>;
			dmas = <&gpcdma 20 30 TEGRA264_GPCDMA_SID_I2C16>;
			dma-names = "tx";
			iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C16>;
			dma-coherent;
			clocks = <&bpmp TEGRA264_CLK_TOP_I2C>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "div-clk", "parent";
			assigned-clocks = <&bpmp TEGRA264_CLK_TOP_I2C>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			resets = <&bpmp TEGRA264_RESET_I2C16>;
			reset-names = "i2c";
			nvidia,epl-reporter-id = <0x8066>;
		};

		i2c0: i2c@810c630000 {
			compatible = "nvidia,tegra264-i2c";
			status = "disabled";

			reg = <0x81 0x0c630000 0x0 0x10000>;
			interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <400000>;
			dmas = <&gpcdma 0 31 TEGRA264_GPCDMA_SID_I2C0>;
			dma-names = "tx";
			iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C0>;
			dma-coherent;
			clocks = <&bpmp TEGRA264_CLK_TOP_I2C>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "div-clk", "parent";
			assigned-clocks = <&bpmp TEGRA264_CLK_TOP_I2C>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			resets = <&bpmp TEGRA264_RESET_I2C0>;
			reset-names = "i2c";
			nvidia,epl-reporter-id = <0x8054>;
		};

		i2c1: i2c@810c640000 {
			compatible = "nvidia,tegra264-i2c";
			status = "disabled";

			reg = <0x81 0x0c640000 0x0 0x10000>;
			interrupts = <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <400000>;
			dmas = <&gpcdma 7 7 TEGRA264_GPCDMA_SID_I2C1>;
			dma-names = "tx";
			iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C1>;
			dma-coherent;
			clocks = <&bpmp TEGRA264_CLK_TOP_I2C>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "div-clk", "parent";
			assigned-clocks = <&bpmp TEGRA264_CLK_TOP_I2C>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			resets = <&bpmp TEGRA264_RESET_I2C1>;
			reset-names = "i2c";
			nvidia,epl-reporter-id = <0x8050>;
		};

		i2c4: i2c@810c650000 {
			compatible = "nvidia,tegra264-i2c";
			status = "disabled";

			reg = <0x81 0x0c650000 0x0 0x10000>;
			interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <400000>;
			clocks = <&bpmp TEGRA264_CLK_TOP_I2C>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "div-clk", "parent";
			assigned-clocks = <&bpmp TEGRA264_CLK_TOP_I2C>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			resets = <&bpmp TEGRA264_RESET_I2C4>;
			reset-names = "i2c";
			nvidia,epl-reporter-id = <0x8053>;
		};

		i2c6: i2c@810c670000 {
			compatible = "nvidia,tegra264-i2c";
			status = "disabled";

			reg = <0x81 0x0c670000 0x0 0x10000>;
			interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <400000>;
			clocks = <&bpmp TEGRA264_CLK_TOP_I2C>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "div-clk", "parent";
			assigned-clocks = <&bpmp TEGRA264_CLK_TOP_I2C>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			resets = <&bpmp TEGRA264_RESET_I2C6>;
			reset-names = "i2c";
			nvidia,epl-reporter-id = <0x8055>;
		};

		i2c7: i2c@810c680000 {
			compatible = "nvidia,tegra264-i2c";
			status = "disabled";

			reg = <0x81 0x0c680000 0x0 0x10000>;
			interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <400000>;
			dmas = <&gpcdma 6 6 TEGRA264_GPCDMA_SID_I2C7>;
			dma-names = "tx";
			iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C7>;
			dma-coherent;
			clocks = <&bpmp TEGRA264_CLK_TOP_I2C>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "div-clk", "parent";
			assigned-clocks = <&bpmp TEGRA264_CLK_TOP_I2C>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			resets = <&bpmp TEGRA264_RESET_I2C7>;
			reset-names = "i2c";
			nvidia,epl-reporter-id = <0x8056>;
		};

		i2c8: i2c@810c690000 {
			compatible = "nvidia,tegra264-i2c";
			status = "disabled";

			reg = <0x81 0x0c690000 0x0 0x10000>;
			interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <400000>;
			clocks = <&bpmp TEGRA264_CLK_TOP_I2C>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "div-clk", "parent";
			assigned-clocks = <&bpmp TEGRA264_CLK_TOP_I2C>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			resets = <&bpmp TEGRA264_RESET_I2C8>;
			reset-names = "i2c";
			nvidia,epl-reporter-id = <0x8057>;
		};

		i2c9: i2c@810c6a0000 {
			compatible = "nvidia,tegra264-i2c";
			status = "disabled";

			reg = <0x81 0x0c6a0000 0x0 0x10000>;
			interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <400000>;
			dmas = <&gpcdma 2 2 TEGRA264_GPCDMA_SID_I2C9>;
			dma-names = "tx";
			iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C9>;
			dma-coherent;
			clocks = <&bpmp TEGRA264_CLK_TOP_I2C>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "div-clk", "parent";
			assigned-clocks = <&bpmp TEGRA264_CLK_TOP_I2C>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			resets = <&bpmp TEGRA264_RESET_I2C9>;
			reset-names = "i2c";
			nvidia,epl-reporter-id = <0x8058>;
		};

		i2c10: i2c@810c6b0000 {
			compatible = "nvidia,tegra264-i2c";
			status = "disabled";

			reg = <0x81 0x0c6b0000 0x0 0x10000>;
			interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <400000>;
			clocks = <&bpmp TEGRA264_CLK_TOP_I2C>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "div-clk", "parent";
			assigned-clocks = <&bpmp TEGRA264_CLK_TOP_I2C>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			resets = <&bpmp TEGRA264_RESET_I2C10>;
			reset-names = "i2c";
			nvidia,epl-reporter-id = <0x8059>;
		};

		i2c11: i2c@810c6c0000 {
			compatible = "nvidia,tegra264-i2c";
			status = "disabled";

			reg = <0x81 0x0c6c0000 0x0 0x10000>;
			interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <400000>;
			dmas = <&gpcdma 1 1 TEGRA264_GPCDMA_SID_I2C11>;
			dma-names = "tx";
			iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C11>;
			dma-coherent;
			clocks = <&bpmp TEGRA264_CLK_TOP_I2C>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "div-clk", "parent";
			assigned-clocks = <&bpmp TEGRA264_CLK_TOP_I2C>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			resets = <&bpmp TEGRA264_RESET_I2C11>;
			reset-names = "i2c";
			nvidia,epl-reporter-id = <0x8061>;
		};

		i2c12: i2c@810c6d0000 {
			compatible = "nvidia,tegra264-i2c";
			status = "disabled";

			reg = <0x81 0x0c6d0000 0x0 0x10000>;
			interrupts = <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <400000>;
			dmas = <&gpcdma 5 5 TEGRA264_GPCDMA_SID_I2C12>;
			dma-names = "tx";
			iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C12>;
			dma-coherent;
			clocks = <&bpmp TEGRA264_CLK_TOP_I2C>,
				 <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			clock-names = "div-clk", "parent";
			assigned-clocks = <&bpmp TEGRA264_CLK_TOP_I2C>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLP_OUT0>;
			resets = <&bpmp TEGRA264_RESET_I2C12>;
			reset-names = "i2c";
			nvidia,epl-reporter-id = <0x8062>;
		};

		mc_carveout: mc_carveout@8108020000 {
			compatible = "nvidia,tegra-t26x-mc";
			reg = <0x81 0x08020000 0x0 0x20000>;
			status = "disabled";
		};

		mc: memory-controller@8108020000 {
			compatible = "nvidia,tegra264-mc",
				     "nvidia,tegra234-mc";
			status = "disabled";

			reg =   <0x81 0x08020000 0x0 0x20000>,       /* MC Broadcast*/
				<0x81 0x08040000 0x0 0x20000>,       /* MC0 */
				<0x81 0x08060000 0x0 0x20000>,       /* MC1 */
				<0x81 0x08080000 0x0 0x20000>,       /* MC2 */
				<0x81 0x080a0000 0x0 0x20000>,       /* MC3 */
				<0x81 0x080c0000 0x0 0x20000>,       /* MC4 */
				<0x81 0x080e0000 0x0 0x20000>,       /* MC5 */
				<0x81 0x08100000 0x0 0x20000>,       /* MC6 */
				<0x81 0x08120000 0x0 0x20000>,       /* MC7 */
				<0x81 0x08140000 0x0 0x20000>,       /* MC8 */
				<0x81 0x08160000 0x0 0x20000>,       /* MC9 */
				<0x81 0x08180000 0x0 0x20000>,     /* MC10 */
				<0x81 0x081a0000 0x0 0x20000>,     /* MC11 */
				<0x81 0x081c0000 0x0 0x20000>,     /* MC12 */
				<0x81 0x081e0000 0x0 0x20000>,     /* MC13 */
				<0x81 0x08200000 0x0 0x20000>,     /* MC14 */
				<0x81 0x08220000 0x0 0x20000>;     /* MC15 */
			reg-names = "broadcast", "ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7", "ch8", "ch9", "ch10",
					"ch11", "ch12", "ch13", "ch14", "ch15";
			interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 694 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 903 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
			#interconnect-cells = <1>;

			#address-cells = <2>;
			#size-cells = <2>;
			ranges = <0x81 0x08020000 0x81 0x08020000 0x0 0x20000>,
				 <0x81 0x08040000 0x81 0x08040000 0x0 0x20000>,
				 <0x81 0x080c0000 0x81 0x080c0000 0x0 0x20000>;

			/* Limit the DMA range for memory clients to [40:0] */
			dma-ranges = <0x0 0x0 0x0 0x0 0x100 0x0>;

			emc: external-memory-controller@8108800000 {
				compatible = "nvidia,tegra264-emc",
					     "nvidia,tegra234-emc";
				status = "disabled";

				reg = <0x81 0x08800000 0x0 0x20000>,
				      <0x81 0x08890000 0x0 0x20000>;
				interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&bpmp TEGRA264_CLK_EMC>;
				clock-names = "emc";

				#interconnect-cells = <0>;
				nvidia,bpmp = <&bpmp>;
			};
		};

		mc_hwpm: memory-controller-hwpm@8108020000 {
			compatible = "nvidia,tegra-t264-mc-hwpm";
			reg =   <0x81 0x8020000 0x0 0x20000>,
				<0x81 0x8040000 0x0 0x20000>,
				<0x81 0x8060000 0x0 0x20000>,
				<0x81 0x8080000 0x0 0x20000>,
				<0x81 0x80a0000 0x0 0x20000>,
				<0x81 0x80c0000 0x0 0x20000>,
				<0x81 0x80e0000 0x0 0x20000>,
				<0x81 0x8100000 0x0 0x20000>,
				<0x81 0x8120000 0x0 0x20000>,
				<0x81 0x8140000 0x0 0x20000>,
				<0x81 0x8160000 0x0 0x20000>,
				<0x81 0x8180000 0x0 0x20000>,
				<0x81 0x81a0000 0x0 0x20000>,
				<0x81 0x81c0000 0x0 0x20000>,
				<0x81 0x81e0000 0x0 0x20000>,
				<0x81 0x8200000 0x0 0x20000>,
				<0x81 0x8220000 0x0 0x20000>;
			status = "disabled";
		};

		mc_utils: mc-utils {
			compatible = "nvidia,tegra264-mc-utils";
			dram_channels = <16>;
			status = "disabled";
		};

		mttcan@81102f0000 {
			compatible = "nvidia,tegra264-mttcan";
			reg = <0x81 0x102f0000 0x00 0x144>,
			      <0x81 0x102f1000 0x00 0x32>,
			      <0x81 0x102f2000 0x00 0x1000>;
			reg-names = "can-regs", "glue-regs", "msg-ram";
			interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
			mram-params = <0 16 16 32 0 0 16 16 16>;
                	tx-config = <0 16 0 64>;
	                rx-config = <64 64 64>;
			/*use-polling;*/
			status = "disabled";
		};

		mttcan@8110300000 {
			compatible = "nvidia,tegra264-mttcan";
			reg = <0x81 0x10300000 0x00 0x144>,
			      <0x81 0x10301000 0x00 0x32>,
			      <0x81 0x10302000 0x00 0x1000>;
			reg-names = "can-regs", "glue-regs", "msg-ram";
			interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
			mram-params = <0 16 16 32 0 0 16 16 16>;
                	tx-config = <0 16 0 64>;
	                rx-config = <64 64 64>;
			/*use-polling;*/
			status = "disabled";
		};

		mttcan@8110330000 {
			compatible = "nvidia,tegra264-mttcan";
			reg = <0x81 0x10330000 0x00 0x144>,
			      <0x81 0x10331000 0x00 0x32>,
			      <0x81 0x10332000 0x00 0x1000>;
			reg-names = "can-regs", "glue-regs", "msg-ram";
			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
			mram-params = <0 16 16 32 0 0 16 16 16>;
                	tx-config = <0 16 0 64>;
	                rx-config = <64 64 64>;
			/*use-polling;*/
			status = "disabled";
		};

		mttcan@8110340000 {
			compatible = "nvidia,tegra264-mttcan";
			reg = <0x81 0x10340000 0x00 0x144>,
			      <0x81 0x10341000 0x00 0x32>,
			      <0x81 0x10342000 0x00 0x1000>;
			reg-names = "can-regs", "glue-regs", "msg-ram";
			interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
			mram-params = <0 16 16 32 0 0 16 16 16>;
                	tx-config = <0 16 0 64>;
	                rx-config = <64 64 64>;
			/*use-polling;*/
			status = "disabled";
		};

		pcie@810c000000 {
			status = "disabled";
			compatible = "nvidia,tegra264-pcie";

			reg = <0x81 0x0c000000 0x0 0x00004000
			       0x81 0x0c004000 0x0 0x00001000
			       0x81 0x0c005000 0x0 0x00001000
			       0xd0 0xb0000000 0x0 0x10000000>;
			reg-names = "xal", "xtl", "xtl-pri", "ecam";

			#address-cells = <0x3>;
			#size-cells = <0x2>;
			device_type = "pci";
			linux,pci-domain = <0x0>;
			#interrupt-cells = <0x1>;

			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x9b IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x9c IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x9d IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x9e IRQ_TYPE_LEVEL_HIGH>;

			iommu-map = <0x0 &smmu2_mmu 0x10000 0x10000>;
			dma-coherent;
			msi-map = <0x0 &its 0x210000 0x10000>;

			bus-range = <0x0 0xff>;
			ranges = <0x82000000 0x00 0x20000000 0x00 0x20000000 0x0 0x08000000	/* Non-Prefetchable memory */
				  0xc3000000 0xd0 0xc0000000 0xd0 0xc0000000 0x7 0xc0000000	/* Prefetchable memory */
				  0x81000000 0x00 0x84000000 0xd0 0x84000000 0x0 0x00200000>;	/* I/O */

			nvidia,bpmp = <&bpmp 0x0>;
			ats-supported;
			nvidia,host1x = <&host1x>;
		};

		padctl_main: pinmux@810c281000 {
			compatible = "nvidia,tegra264-pinmux-main";
			status = "disabled";

			reg =   <0x81 0x0c281000 0x0 0xc000>;
		};

		sdmmc1: sdhci@810c570000 {
			compatible = "nvidia,tegra264-sdhci", "nvidia,tegra194-sdhci";
			status = "disabled";

			reg = <0x81 0xc570000 0x00 0x10000>;
			interrupts = <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>;
			sd-uhs-sdr104;
			sd-uhs-sdr50;
			sd-uhs-sdr25;
			sd-uhs-sdr12;
			mmc-hs200-1_8v;
			iommus= <&smmu2_mmu TEGRA_SID_SDMMC0>;
			dma-coherent;
			nvidia,pad-autocal-pull-up-offset-3v3-timeout = <0x07>;
			nvidia,pad-autocal-pull-down-offset-3v3-timeout = <0x07>;
			nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x06>;
			nvidia,pad-autocal-pull-down-offset-1v8-timeout = <0x07>;
			nvidia,pad-autocal-pull-up-offset-sdr104 = <0x00>;
			nvidia,pad-autocal-pull-down-offset-sdr104 = <0x00>;
			interconnects = <&mc TEGRA264_MEMORY_CLIENT_SDMMC0R &emc>,
					<&mc TEGRA264_MEMORY_CLIENT_SDMMC0W &emc>;
			interconnect-names = "dma-mem", "write";
			pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
			pinctrl-0 = <&sdmmc1_3v3>;
			pinctrl-1 = <&sdmmc1_1v8>;
			nvidia,default-tap = <6>;
			nvidia,default-trim = <0>;
			assigned-clocks = <&bpmp TEGRA264_CLK_SDMMC1>,
					  <&bpmp TEGRA264_CLK_PLLC4_MUXED>;
			assigned-clock-parents = <&bpmp TEGRA264_CLK_PLLC4_MUXED>,
						 <&bpmp TEGRA264_CLK_PLLC4_OUT0>;
			resets = <&bpmp TEGRA264_RESET_SDMMC1>;
			reset-names = "sdhci";
			clocks = <&bpmp TEGRA264_CLK_SDMMC1>,
				<&bpmp TEGRA264_CLK_SDMMC_LEGACY_TM>;
			clock-names = "sdhci", "tmclk";
		};

		tachometer@810c5c0000 {
			compatible = "nvidia,pwm-tegra264-tachometer";
			status = "disabled";
			reg = <0x81 0x0c5c0000 0x0 0x10>;
			#pwm-cells = <2>;
			clocks = <&bpmp TEGRA264_CLK_CLK1M>;
			resets = <&bpmp TEGRA264_RESET_TACH0>;
			clock-names = "tach";
			reset-names = "tach";
			pulse-per-rev = <2>;
			capture-window-length = <2>;
			disable-clk-gate;
		};

		rce_hsp0: tegra-hsp@8189100000 {
			compatible = "nvidia,tegra264-hsp",
				     "nvidia,tegra234-hsp",
				     "nvidia,tegra186-hsp";
			status = "disabled";

			reg = <0x81 0x89100000 0x0 0xc0000>;
			interrupts =	<GIC_SPI 415 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 416 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH>;
			nvidia,mbox-ie;
			#mbox-cells = <2>;
			interrupt-names = "shared1", "shared2", "shared3", "shared4";
		};

		rce_hsp1: tegra-hsp@8189200000 {
			compatible = "nvidia,tegra264-hsp",
				     "nvidia,tegra234-hsp",
				     "nvidia,tegra186-hsp";
			status = "disabled";

			reg = <0x81 0x89200000 0x0 0xc0000>;
			interrupts =	<GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH>;
			nvidia,mbox-ie;
			#mbox-cells = <2>;
			interrupt-names = "shared1", "shared2", "shared3", "shared4";
		};

		hda@88090b0000 {
			compatible = "nvidia,tegra264-hda";
			reg = <0x88 0x90b0000 0x0 0x10000>;
			interrupts = <GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&bpmp TEGRA264_CLK_AZA_2XBIT>;
			clock-names = "hda";
			resets = <&bpmp TEGRA264_RESET_HDA>,
				 <&bpmp TEGRA264_RESET_HDACODEC>;
			reset-names = "hda", "hda2codec_2x";
			interconnects = <&mc TEGRA264_MEMORY_CLIENT_HDAR &emc>,
					<&mc TEGRA264_MEMORY_CLIENT_HDAW &emc>;
			interconnect-names = "dma-mem", "write";
			iommus = <&smmu3_mmu TEGRA_SID_HDA>;
			status = "disabled";
		};

		padctl_uphy: pinmux@a8082e0000 {
			compatible = "nvidia,tegra264-pinmux-uphy";
			status = "disabled";

			reg =   <0xa8 0x082e0000 0x0 0x4000>;

			pex_rst_c2_in_state: pex_rst_c2_in {
				pex_rst {
					nvidia,pins = "pex_l2_rst_n_pb3";
					nvidia,function = "rsvd1";
					nvidia,pull = <TEGRA_PIN_PULL_NONE>;
					nvidia,tristate = <TEGRA_PIN_ENABLE>;
					nvidia,enable-input = <TEGRA_PIN_ENABLE>;
					nvidia,lpdr = <TEGRA_PIN_DISABLE>;
				};
			};

			pex_rst_c4_in_state: pex_rst_c4_in {
				pex_rst {
					nvidia,pins = "pex_l4_rst_n_pd1";
					nvidia,function = "rsvd1";
					nvidia,pull = <TEGRA_PIN_PULL_NONE>;
					nvidia,tristate = <TEGRA_PIN_ENABLE>;
					nvidia,enable-input = <TEGRA_PIN_ENABLE>;
					nvidia,lpdr = <TEGRA_PIN_DISABLE>;
				};
			};

			pex_rst_c5_in_state: pex_rst_c5_in {
				pex_rst {
					nvidia,pins = "pex_l5_rst_n_pd3";
					nvidia,function = "rsvd1";
					nvidia,pull = <TEGRA_PIN_PULL_NONE>;
					nvidia,tristate = <TEGRA_PIN_ENABLE>;
					nvidia,enable-input = <TEGRA_PIN_ENABLE>;
					nvidia,lpdr = <TEGRA_PIN_DISABLE>;
				};
			};
		};

		pcie@a808400000 {
			status = "disabled";
			compatible = "nvidia,tegra264-pcie";

			reg = <0xa8 0x08400000 0x0 0x00004000
			       0xa8 0x08404000 0x0 0x00001000
			       0xa8 0x08405000 0x0 0x00001000
			       0xa8 0x08410000 0x0 0x00010000
			       0xa8 0xb0000000 0x0 0x10000000>;
			reg-names = "xal", "xtl", "xtl-pri", "xpl", "ecam";

			#address-cells = <0x3>;
			#size-cells = <0x2>;
			device_type = "pci";
			linux,pci-domain = <0x1>;
			#interrupt-cells = <0x1>;

			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x38c IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x38d IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x38e IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x38f IRQ_TYPE_LEVEL_HIGH>;

			iommu-map = <0x0 &smmu1_mmu 0x10000 0x10000>;
			dma-coherent;
			msi-map = <0x0 &its 0x110000 0x10000>;

			bus-range = <0x0 0xff>;
			ranges = <0x82000000 0x00 0x28000000 0x00 0x28000000 0x0 0x08000000	/* Non-Prefetchable memory */
				  0xc3000000 0xa8 0xc0000000 0xa8 0xc0000000 0x7 0xc0000000	/* Prefetchable memory */
				  0x81000000 0x00 0x84000000 0xa8 0x84000000 0x0 0x00200000>;	/* I/O */

			nvidia,bpmp = <&bpmp 0x1>;
		};

		pcie@a808420000 {
			status = "disabled";
			compatible = "nvidia,tegra264-pcie";

			reg = <0xa8 0x08420000 0x0 0x00004000
			       0xa8 0x08424000 0x0 0x00001000
			       0xa8 0x08425000 0x0 0x00001000
			       0xa8 0x08520000 0x0 0x00010000
			       0xa8 0x08430000 0x0 0x00010000
			       0xb0 0xb0000000 0x0 0x10000000>;
			reg-names = "xal", "xtl", "xtl-pri", "xdma", "xpl", "ecam";

			#address-cells = <0x3>;
			#size-cells = <0x2>;
			device_type = "pci";
			linux,pci-domain = <0x2>;
			#interrupt-cells = <0x1>;

			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x395 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x396 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x397 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x398 IRQ_TYPE_LEVEL_HIGH>;

			iommu-map = <0x0 &smmu1_mmu 0x20000 0x10000>;
			dma-coherent;
			msi-map = <0x0 &its 0x120000 0x10000>;

			bus-range = <0x0 0xff>;
			ranges = <0x82000000 0x00 0x30000000 0x00 0x30000000 0x0 0x08000000	/* Non-Prefetchable memory */
				  0xc3000000 0xb0 0xc0000000 0xb0 0xc0000000 0x7 0xc0000000	/* Prefetchable memory */
				  0x81000000 0x00 0x84000000 0xb0 0x84000000 0x0 0x00200000>;	/* I/O */

			nvidia,bpmp = <&bpmp 0x2>;
		};

		pcie-ep@a808420000 {
			status = "disabled";
			compatible = "nvidia,tegra264-pcie-ep";

			reg = <0xa8 0x08420000 0x0 0x00004000
			       0xa8 0x08500000 0x0 0x00001000
			       0xa8 0x08510000 0x0 0x00001000
			       0xa8 0x08511000 0x0 0x00001000
			       0xa8 0x08520000 0x0 0x00010000
			       0xa8 0x08430000 0x0 0x00010000
			       0xb0 0x80000000 0x8 0x00000000>;
			reg-names = "xal", "xal-ep-dm", "xtl-ep-pri", "xtl-ep-cfg", "xdma", "xpl", "addr_space";

			interrupts = <GIC_SPI 0x392 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "intr";
			#address-cells = <0x3>;
			#size-cells = <0x2>;

			pinctrl-names = "default";
			pinctrl-0 = <&pex_rst_c2_in_state>;
			reset-gpios = <&gpio_uphy TEGRA264_UPHY_GPIO(B, 3) GPIO_ACTIVE_LOW>;

			iommus = <&smmu1_mmu 0x20000>;
			dma-coherent;
			msi-parent = <&its 0x120000>;

			linux,pci-domain = <0x2>;
			nvidia,bpmp = <&bpmp 0x2>;
		};

		pcie@a808440000 {
			status = "disabled";
			compatible = "nvidia,tegra264-pcie";

			reg = <0xa8 0x08440000 0x0 0x00004000
			       0xa8 0x08444000 0x0 0x00001000
			       0xa8 0x08445000 0x0 0x00001000
			       0xa8 0x08450000 0x0 0x00010000
			       0xb8 0xb0000000 0x0 0x10000000>;
			reg-names = "xal", "xtl", "xtl-pri", "xpl", "ecam";

			#address-cells = <0x3>;
			#size-cells = <0x2>;
			device_type = "pci";
			linux,pci-domain = <0x3>;
			#interrupt-cells = <0x1>;

			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x39e IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x39f IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x3a0 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x3a1 IRQ_TYPE_LEVEL_HIGH>;

			iommu-map = <0x0 &smmu1_mmu 0x30000 0x10000>;
			dma-coherent;
			msi-map = <0x0 &its 0x130000 0x10000>;

			bus-range = <0x0 0xff>;
			ranges = <0x82000000 0x00 0x38000000 0x00 0x38000000 0x0 0x08000000	/* Non-Prefetchable memory */
				  0xc3000000 0xb8 0xc0000000 0xb8 0xc0000000 0x7 0xc0000000	/* Prefetchable memory */
				  0x81000000 0x00 0x84000000 0xb8 0x84000000 0x0 0x00200000>;	/* I/O */

			nvidia,bpmp = <&bpmp 0x3>;
		};

		pcie@a808460000 {
			status = "disabled";
			compatible = "nvidia,tegra264-pcie";

			reg = <0xa8 0x08460000 0x0 0x00004000
			       0xa8 0x08464000 0x0 0x00001000
			       0xa8 0x08465000 0x0 0x00001000
			       0xa8 0x08550000 0x0 0x00010000
			       0xa8 0x08470000 0x0 0x00010000
			       0xc0 0xb0000000 0x0 0x10000000>;
			reg-names = "xal", "xtl", "xtl-pri", "xdma", "xpl", "ecam";

			#address-cells = <0x3>;
			#size-cells = <0x2>;
			device_type = "pci";
			linux,pci-domain = <0x4>;
			#interrupt-cells = <0x1>;

			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x3a7 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x3a8 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x3a9 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x3aa IRQ_TYPE_LEVEL_HIGH>;

			iommu-map = <0x0 &smmu1_mmu 0x40000 0x10000>;
			dma-coherent;
			msi-map = <0x0 &its 0x140000 0x10000>;

			bus-range = <0x0 0xff>;
			ranges = <0x82000000 0x00 0x40000000 0x00 0x40000000 0x0 0x08000000	/* Non-Prefetchable memory */
				  0xc3000000 0xc0 0xc0000000 0xc0 0xc0000000 0x7 0xc0000000	/* Prefetchable memory */
				  0x81000000 0x00 0x84000000 0xc0 0x84000000 0x0 0x00200000>;	/* I/O */

			nvidia,bpmp = <&bpmp 0x4>;
		};

		pcie-ep@a808460000 {
			status = "disabled";
			compatible = "nvidia,tegra264-pcie-ep";

			reg = <0xa8 0x08460000 0x0 0x00004000
			       0xa8 0x08530000 0x0 0x00001000
			       0xa8 0x08540000 0x0 0x00001000
			       0xa8 0x08541000 0x0 0x00001000
			       0xa8 0x08550000 0x0 0x00010000
			       0xa8 0x08470000 0x0 0x00010000
			       0xc0 0x80000000 0x8 0x00000000>;
			reg-names = "xal", "xal-ep-dm", "xtl-ep-pri", "xtl-ep-cfg", "xdma", "xpl", "addr_space";

			interrupts = <GIC_SPI 0x3a4 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "intr";
			#address-cells = <0x3>;
			#size-cells = <0x2>;

			pinctrl-names = "default";
			pinctrl-0 = <&pex_rst_c4_in_state>;
			reset-gpios = <&gpio_uphy TEGRA264_UPHY_GPIO(D, 1) GPIO_ACTIVE_LOW>;

			iommus = <&smmu1_mmu 0x40000>;
			dma-coherent;
			msi-parent = <&its 0x140000>;

			linux,pci-domain = <0x4>;
			nvidia,bpmp = <&bpmp 0x4>;
		};

		pcie@a808480000 {
			status = "disabled";
			compatible = "nvidia,tegra264-pcie";

			reg = <0xa8 0x08480000 0x0 0x00004000
			       0xa8 0x08484000 0x0 0x00001000
			       0xa8 0x08485000 0x0 0x00001000
			       0xa8 0x08580000 0x0 0x00010000
			       0xa8 0x08490000 0x0 0x00010000
			       0xc8 0xb0000000 0x0 0x10000000>;
			reg-names = "xal", "xtl", "xtl-pri", "xdma", "xpl", "ecam";

			#address-cells = <0x3>;
			#size-cells = <0x2>;
			device_type = "pci";
			linux,pci-domain = <0x5>;
			#interrupt-cells = <0x1>;

			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x3b0 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x3b1 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x3b2 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x3b3 IRQ_TYPE_LEVEL_HIGH>;

			iommu-map = <0x0 &smmu1_mmu 0x50000 0x10000>;
			dma-coherent;
			msi-map = <0x0 &its 0x150000 0x10000>;

			bus-range = <0x0 0xff>;
			ranges = <0x82000000 0x00 0x48000000 0x00 0x48000000 0x0 0x08000000	/* Non-Prefetchable memory */
				  0xc3000000 0xc8 0xc0000000 0xc8 0xc0000000 0x7 0xc0000000	/* Prefetchable memory */
				  0x81000000 0x00 0x84000000 0xc8 0x84000000 0x0 0x00200000>;	/* I/O */

			nvidia,bpmp = <&bpmp 0x5>;
		};

		pcie-ep@a808480000 {
			status = "disabled";
			compatible = "nvidia,tegra264-pcie-ep";

			reg = <0xa8 0x08480000 0x0 0x00004000
			       0xa8 0x08560000 0x0 0x00001000
			       0xa8 0x08570000 0x0 0x00001000
			       0xa8 0x08571000 0x0 0x00001000
			       0xa8 0x08580000 0x0 0x00010000
			       0xa8 0x08490000 0x0 0x00010000
			       0xc8 0x80000000 0x8 0x00000000>;
			reg-names = "xal", "xal-ep-dm", "xtl-ep-pri", "xtl-ep-cfg", "xdma", "xpl", "addr_space";

			interrupts = <GIC_SPI 0x3ad IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "intr";
			#address-cells = <0x3>;
			#size-cells = <0x2>;

			pinctrl-names = "default";
			pinctrl-0 = <&pex_rst_c5_in_state>;
			reset-gpios = <&gpio_uphy TEGRA264_UPHY_GPIO(D, 3) GPIO_ACTIVE_LOW>;

			iommus = <&smmu1_mmu 0x50000>;
			dma-coherent;
			msi-parent = <&its 0x150000>;

			linux,pci-domain = <0x5>;
			nvidia,bpmp = <&bpmp 0x5>;
		};

		mgbe_riit_config: mgbe-riit-config {
			nvidia,speeds-num = <4>;
			speed_25g {
				nvidia,speed = <25000>;
				nvidia,riit = <1100>;
			};
			speed_10g {
				nvidia,speed = <10000>;
				nvidia,riit = <1100>;
			};
			speed_5g {
				nvidia,speed = <5000>;
				nvidia,riit = <1100>;
			};
			speed_2_5g {
				nvidia,speed = <2500>;
				nvidia,riit = <1100>;
			};
		};

		mgbe_vm_vdma_config: mgbe-vm-vdma-config {
			nvidia,pdma-num = <8>;
			pdma_a {
				nvidia,pdma-chan = <0>;
				nvidia,num-vdma-channels = <1>;
				nvidia,vdma-channels = <0>;
			};
			pdma_b {
				nvidia,pdma-chan = <1>;
				nvidia,num-vdma-channels = <1>;
				nvidia,vdma-channels = <1>;
			};
			pdma_c {
				nvidia,pdma-chan = <2>;
				nvidia,num-vdma-channels = <1>;
				nvidia,vdma-channels = <2>;
			};
			pdma_d {
				nvidia,pdma-chan = <3>;
				nvidia,num-vdma-channels = <1>;
				nvidia,vdma-channels = <3>;
			};
			pdma_e {
				nvidia,pdma-chan = <4>;
				nvidia,num-vdma-channels = <1>;
				nvidia,vdma-channels = <4>;
			};
			pdma_f {
				nvidia,pdma-chan = <5>;
				nvidia,num-vdma-channels = <1>;
				nvidia,vdma-channels = <5>;
			};
			pdma_g {
				nvidia,pdma-chan = <6>;
				nvidia,num-vdma-channels = <1>;
				nvidia,vdma-channels = <6>;
			};
			pdma_h {
				nvidia,pdma-chan = <7>;
				nvidia,num-vdma-channels = <2>;
				nvidia,vdma-channels = <7 8>;
			};
		};


	        mgbe_vm_irq_config: mgbe-vm-irq-config {
			nvidia,num-vm-irqs = <5>;
			vm_irq1 {
				nvidia,num-vm-channels = <1>;
				nvidia,vm-channels = <0>;
				nvidia,vm-num = <0>;
			};
			vm_irq2 {
				nvidia,num-vm-channels = <1>;
				nvidia,vm-channels = <1>;
				nvidia,vm-num = <1>;
			};
			vm_irq3 {
				nvidia,num-vm-channels = <1>;
				nvidia,vm-channels = <2>;
				nvidia,vm-num = <2>;
			};
			vm_irq4 {
				nvidia,num-vm-channels = <1>;
				nvidia,vm-channels = <3>;
				nvidia,vm-num = <3>;
			};
			vm_irq5 {
				nvidia,num-vm-channels = <5>;
				nvidia,vm-channels = <4 5 6 7 8>;
				nvidia,vm-num = <4>;
				nvidia,camera-over-eth;
			};
		};

		eqos_vm_irq_config: vm-irq-config {
			nvidia,num-vm-irqs = <4>;
			vm_irq1 {
				nvidia,num-vm-channels = <2>;
				nvidia,vm-channels = <0 1>;
				nvidia,vm-num = <0>;
			};
			vm_irq2 {
				nvidia,num-vm-channels = <2>;
				nvidia,vm-channels = <2 3>;
				nvidia,vm-num = <1>;
			};
			vm_irq3 {
				nvidia,num-vm-channels = <2>;
				nvidia,vm-channels = <4 5>;
				nvidia,vm-num = <2>;
			};
			vm_irq4 {
				nvidia,num-vm-channels = <2>;
				nvidia,vm-channels = <6 7>;
				nvidia,vm-num = <3>;
			};
	       };

		ethernet@A808910000 {
			compatible = "nvidia,tegra264-eqos";
			status = "disabled";

			/*
			 * FIXME: Use SOC_* macros from address map
			 * FIXME: SOCKET EQOS macros are mssing from address map
			 */
			reg = <0xa8 0x08910000 0x0 0x10000>,    /* EQOS Base Register */
			      <0xa8 0x089a0000 0x0 0x10000>,    /* XPCS Base Register */
			      <0xa8 0x089d0000 0x0 0x10000>,    /* MACSEC Base Register */
			      <0xa8 0x08900000 0x0 0x10000>;    /* HV Base Register */
			reg-names = "mac", "xpcs", "macsec-base", "hypervisor";
			interrupts = <0 836 IRQ_TYPE_LEVEL_HIGH>,
					 <0 839 IRQ_TYPE_LEVEL_HIGH>,
					 <0 840 IRQ_TYPE_LEVEL_HIGH>,
					 <0 841 IRQ_TYPE_LEVEL_HIGH>,
					 <0 842 IRQ_TYPE_LEVEL_HIGH>,
					 <0 838 IRQ_TYPE_LEVEL_HIGH>,
					 <0 837 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "common", "vm0", "vm1", "vm2", "vm3",
					  "macsec-ns-irq", "macsec-s-irq";
			resets = <&bpmp TEGRA264_RESET_EQOS_MAC>,
				<&bpmp TEGRA264_RESET_EQOS_PCS>,
				<&bpmp TEGRA264_RESET_EQOS_MACSEC>; /* MACsec non-secure reset */
			reset-names = "mac", "pcs", "macsec_ns_rst";
			clocks = <&bpmp TEGRA264_CLK_EQOS_MAC>,
				 <&bpmp TEGRA264_CLK_EQOS_TX>,
				 <&bpmp TEGRA264_CLK_EQOS_RX>,
				 <&bpmp TEGRA264_CLK_EQOS_APP>,
				 <&bpmp TEGRA264_CLK_EQOS_MACSEC>,
				 <&bpmp TEGRA264_CLK_EQOS_TX_PCS>,
				 <&bpmp TEGRA264_CLK_EQOS_RX_IN>,
				 <&bpmp TEGRA264_CLK_EQOS_RX_PCS_IN>,
				 <&bpmp TEGRA264_CLK_EQOS_TX_M>,
				 <&bpmp TEGRA264_CLK_EQOS_RX_M>,
				 <&bpmp TEGRA264_CLK_EQOS_RX_PCS_M>,
				 <&bpmp TEGRA264_CLK_PLLREFGP_OUT1>;
			clock-names = "eqos_mac", "eqos_tx", "eqos_rx", "eqos", "macsec",
				      "eqos_tx_pcs", "eqos_rx_input", "eqos_rx_pcs_input",
				      "eqos_tx_m", "eqos_rx_m", "eqos_rx_pcs_m", "pllrefgp_out1";
			iommus = <&smmu1_mmu TEGRA_SID_EQOS_VF0>;
			nvidia,num-dma-chans = <8>;
			nvidia,num-mtl-queues = <8>;
			nvidia,mtl-queues = <0 1 2 3 4 5 6 7>;
			nvidia,dma-chans = <0 1 2 3 4 5 6 7>;
			nvidia,tc-mapping = <0 1 2 3 4 5 6 7>;
			/* Residual Queue can be any valid queue except RxQ0 */
			nvidia,residual-queue = <1>;
			nvidia,rx-queue-prio = <0x2 0x1 0x30 0x48 0x0 0x0 0x0 0x0>;
			nvidia,tx-queue-prio = <0x0 0x7 0x2 0x3 0x0 0x0 0x0 0x0>;
			nvidia,rxq_enable_ctrl = <2 2 2 2 2 2 2 2>;
			nvidia,vm-irq-config = <&eqos_vm_irq_config>;
			nvidia,dcs-enable = <0x1>;
			nvidia,macsec-enable = <0x1>;
			nvidia,rx_riwt = <512>;
			nvidia,rx_frames = <64>;
			nvidia,tx_usecs = <256>;
			nvidia,tx_frames = <5>;
			nvidia,promisc_mode = <1>;
			nvidia,slot_num_check = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			nvidia,slot_intvl_vals = <0x0 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D>;
			nvidia,ptp_ref_clock_speed = <312500000>;
			nvidia,instance_id = <4>; /* EQOS instance */
			nvidia,ptp-rx-queue = <3>;
			pinctrl-names = "mii_rx_disable", "mii_rx_enable";
			nvidia,dma_rx_ring_sz = <1024>;
			nvidia,dma_tx_ring_sz = <1024>;
			dma-coherent;
		};

		mgbe0: ethernet@a808a10000 {
			compatible = "nvidia,tegra264-mgbe";
			status = "disabled";

			reg = <0xa8 0x8a10000 0x00 0x10000>,
			      <0xa8 0x8aa0000 0x00 0x10000>,
			      <0xa8 0x8ad0000 0x00 0x10000>,
			      <0xa8 0x8a00000 0x00 0x10000>;
			reg-names = "mac", "xpcs", "macsec-base", "hypervisor";
			interrupts = <0 870 4>,	/* common */
				     <0 873 4>,	/* vm0 */
				     <0 874 4>,	/* vm1 */
				     <0 875 4>,	/* vm2 */
				     <0 876 4>,	/* vm3 */
				     <0 877 4>,	/* vm4 */
				     <0 872 4>,	/* MACsec non-secure intr */
				     <0 871 4>;	/* MACsec secure intr */
			interrupt-names = "common", "vm0", "vm1", "vm2", "vm3", "vm4",
					  "macsec-ns-irq", "macsec-s-irq";
			resets = <&bpmp TEGRA264_RESET_MGBE0_MAC>,
				 <&bpmp TEGRA264_RESET_MGBE0_PCS>,
				 <&bpmp TEGRA264_RESET_MGBE0_MACSEC>; /* MACsec non-secure reset */
			reset-names = "mac", "pcs", "macsec_ns_rst";
			clocks = <&bpmp TEGRA264_CLK_MGBE0_MAC>,
				 <&bpmp TEGRA264_CLK_MGBE0_TX>,
				 <&bpmp TEGRA264_CLK_MGBE0_APP>,
				 <&bpmp TEGRA264_CLK_MGBE0_MACSEC>,
				 <&bpmp TEGRA264_CLK_MGBE0_TX_PCS>,
				 <&bpmp TEGRA264_CLK_MGBES_PTP_REF>,
				 <&bpmp TEGRA264_CLK_MGBE0_RX_IN>,
				 <&bpmp TEGRA264_CLK_MGBE0_RX_PCS_IN>,
				 <&bpmp TEGRA264_CLK_MGBE0_TX_M>,
				 <&bpmp TEGRA264_CLK_MGBE0_RX_M>,
				 <&bpmp TEGRA264_CLK_MGBE0_RX_PCS_M>,
				 <&bpmp TEGRA264_CLK_UTMI_PLL1_CLKOUT480>,
				 <&bpmp TEGRA264_CLK_PLLBPMPCAM>,
				 <&bpmp TEGRA264_CLK_MGBE0_TX_SER>,
				 <&bpmp TEGRA264_CLK_MGBE0_RX_SER>;
			clock-names = "mac", "tx", "mgbe", "macsec", "tx-pcs", "ptp-ref",
				      "rx-input", "rx-pcs-input", "tx-m", "rx-input-m",
				      "rx-pcs-m", "utmi_pll1_clk", "pll_bpmpcam", "tx_ser", "rx_ser";
			nvidia,num-dma-chans = <4>;
			nvidia,dma-chans = <0 1 2 3>;
			iommus = <&smmu0_mmu TEGRA_SID_MGBE0_VF0>;
			nvidia,num-mtl-queues = <10>;
			nvidia,mtl-queues = <0 1 2 3 4 5 6 7 8 9>;
			nvidia,tc-mapping = <0 1 2 3 4 5 6 7 0 1>;
			/* Residual Queue can be any valid queue except RxQ0 */
			nvidia,residual-queue = <1>;
			nvidia,rxq_enable_ctrl = <2 2 2 2 2 2 2 2 2 2>;
			nvidia,vm-irq-config = <&mgbe_vm_irq_config>;
			nvidia,vm-vdma-config = <&mgbe_vm_vdma_config>;
			nvidia,tx-queue-prio = <0 1 2 3 4 5 6 7 0 0>;
			nvidia,rx-queue-prio = <0x1 0x2 0x4 0x8 0x10 0x20 0x40 0x80 0x0 0x0>;
			nvidia,dcs-enable = <0x1>;
			nvidia,macsec-enable = <0x1>;
			nvidia,mgbe-riit-config = <&mgbe_riit_config>;
			nvidia,rx_riwt = <512>;
			nvidia,rx_frames = <64>;
			nvidia,tx_usecs = <256>;
			nvidia,tx_frames = <16>;
			nvidia,phy-iface-mode = <2>; /* Use fixed 10G USXGMII mode */
			nvidia,promisc_mode = <1>;
			nvidia,slot_num_check = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			nvidia,slot_intvl_vals = <0x0 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D>;
			nvidia,ptp_ref_clock_speed = <312500000>;
			nvidia,instance_id = <0>; /* MGBE0 instance */
			nvidia,ptp-rx-queue = <3>;
			nvidia,dma_rx_ring_sz = <4096>;
			nvidia,dma_tx_ring_sz = <4096>;
			dma-coherent;
		};

		mgbe1: ethernet@a808b10000 {
			compatible = "nvidia,tegra264-mgbe";
			status = "disabled";

			reg = <0xa8 0x8b10000 0x00 0x10000>,
			      <0xa8 0x8ba0000 0x00 0x10000>,
			      <0xa8 0x8bd0000 0x00 0x10000>,
			      <0xa8 0x8b00000 0x00 0x10000>;
			reg-names = "mac", "xpcs", "macsec-base", "hypervisor";
			interrupts = <0 878 IRQ_TYPE_LEVEL_HIGH>,	/* common */
				     <0 881 IRQ_TYPE_LEVEL_HIGH>,	/* vm0 */
				     <0 882 IRQ_TYPE_LEVEL_HIGH>,	/* vm1 */
				     <0 883 IRQ_TYPE_LEVEL_HIGH>,	/* vm2 */
				     <0 884 IRQ_TYPE_LEVEL_HIGH>,	/* vm3 */
				     <0 885 IRQ_TYPE_LEVEL_HIGH>,	/* vm4 */
				     <0 880 IRQ_TYPE_LEVEL_HIGH>,	/* MACsec non-secure intr */
				     <0 879 IRQ_TYPE_LEVEL_HIGH>;	/* MACsec secure intr */
			interrupt-names = "common", "vm0", "vm1", "vm2", "vm3", "vm4",
					  "macsec-ns-irq", "macsec-s-irq";
			resets = <&bpmp TEGRA264_RESET_MGBE1_MAC>,
				 <&bpmp TEGRA264_RESET_MGBE1_PCS>,
				 <&bpmp TEGRA264_RESET_MGBE1_MACSEC>; /* MACsec non-secure reset */
			reset-names = "mac", "pcs", "macsec_ns_rst";
			clocks = <&bpmp TEGRA264_CLK_MGBE1_MAC>,
				 <&bpmp TEGRA264_CLK_MGBE1_TX>,
				 <&bpmp TEGRA264_CLK_MGBE1_APP>,
				 <&bpmp TEGRA264_CLK_MGBE1_MACSEC>,
				 <&bpmp TEGRA264_CLK_MGBE1_TX_PCS>,
				 <&bpmp TEGRA264_CLK_MGBES_PTP_REF>,
				 <&bpmp TEGRA264_CLK_MGBE1_RX_IN>,
				 <&bpmp TEGRA264_CLK_MGBE1_RX_PCS_IN>,
				 <&bpmp TEGRA264_CLK_MGBE1_TX_M>,
				 <&bpmp TEGRA264_CLK_MGBE1_RX_M>,
				 <&bpmp TEGRA264_CLK_MGBE1_RX_PCS_M>,
				 <&bpmp TEGRA264_CLK_UTMI_PLL1_CLKOUT480>,
				 <&bpmp TEGRA264_CLK_PLLBPMPCAM>,
				 <&bpmp TEGRA264_CLK_MGBE1_TX_SER>,
				 <&bpmp TEGRA264_CLK_MGBE1_RX_SER>;
			clock-names = "mac", "tx", "mgbe", "macsec", "tx-pcs", "ptp-ref",
				      "rx-input", "rx-pcs-input", "tx-m", "rx-input-m",
				      "rx-pcs-m", "utmi_pll1_clk", "pll_bpmpcam", "tx_ser", "rx_ser";
			iommus = <&smmu0_mmu TEGRA_SID_MGBE1_VF0>;
			nvidia,num-dma-chans = <4>;
			nvidia,dma-chans = <0 1 2 3>;
			nvidia,num-mtl-queues = <10>;
			nvidia,mtl-queues = <0 1 2 3 4 5 6 7 8 9>;
			nvidia,tc-mapping = <0 1 2 3 4 5 6 7 0 1>;
			/* Residual Queue can be any valid queue except RxQ0 */
			nvidia,residual-queue = <1>;
			nvidia,rxq_enable_ctrl = <2 2 2 2 2 2 2 2 2 2>;
			nvidia,vm-irq-config = <&mgbe_vm_irq_config>;
			nvidia,vm-vdma-config = <&mgbe_vm_vdma_config>;
			nvidia,tx-queue-prio = <0 1 2 3 4 5 6 7 0 0>;
			nvidia,rx-queue-prio = <0x1 0x2 0x4 0x8 0x10 0x20 0x40 0x80 0x0 0x0>;
			nvidia,dcs-enable = <0x1>;
			nvidia,macsec-enable = <0x1>;
			nvidia,mgbe-riit-config = <&mgbe_riit_config>;
			nvidia,rx_riwt = <512>;
			nvidia,rx_frames = <64>;
			nvidia,tx_usecs = <256>;
			nvidia,tx_frames = <16>;
			nvidia,promisc_mode = <1>;
			nvidia,slot_num_check = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			nvidia,slot_intvl_vals = <0x0 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D>;
			nvidia,ptp_ref_clock_speed = <312500000>;
			nvidia,instance_id = <1>; /* MGBE1 instance */
			nvidia,ptp-rx-queue = <3>;
			nvidia,dma_rx_ring_sz = <4096>;
			nvidia,dma_tx_ring_sz = <4096>;
			dma-coherent;
		};

		mgbe2: ethernet@a808d10000 {
			compatible = "nvidia,tegra264-mgbe";
				status = "disabled";

			reg = <0xa8 0x8d10000 0x00 0x10000>,
			      <0xa8 0x8da0000 0x00 0x10000>,
			      <0xa8 0x8dd0000 0x00 0x10000>,
			      <0xa8 0x8d00000 0x00 0x10000>;
			reg-names = "mac", "xpcs", "macsec-base", "hypervisor";
			interrupts = <0 886 IRQ_TYPE_LEVEL_HIGH>,	/* common */
				     <0 889 IRQ_TYPE_LEVEL_HIGH>,	/* vm0 */
			             <0 890 IRQ_TYPE_LEVEL_HIGH>,	/* vm1 */
				     <0 891 IRQ_TYPE_LEVEL_HIGH>,	/* vm2 */
			             <0 892 IRQ_TYPE_LEVEL_HIGH>,	/* vm3 */
				     <0 893 IRQ_TYPE_LEVEL_HIGH>,	/* vm4 */
				     <0 888 IRQ_TYPE_LEVEL_HIGH>,	/* MACsec non-secure intr */
				     <0 887 IRQ_TYPE_LEVEL_HIGH>;	/* MACsec secure intr */
			interrupt-names = "common", "vm0", "vm1", "vm2", "vm3", "vm4",
					  "macsec-ns-irq", "macsec-s-irq";
			resets = <&bpmp TEGRA264_RESET_MGBE2_MAC>,
				 <&bpmp TEGRA264_RESET_MGBE2_PCS>,
				 <&bpmp TEGRA264_RESET_MGBE2_MACSEC>; /* MACsec non-secure reset */
			reset-names = "mac", "pcs", "macsec_ns_rst";
			clocks = <&bpmp TEGRA264_CLK_MGBE2_MAC>,
				 <&bpmp TEGRA264_CLK_MGBE2_TX>,
				 <&bpmp TEGRA264_CLK_MGBE2_APP>,
				 <&bpmp TEGRA264_CLK_MGBE2_MACSEC>,
				 <&bpmp TEGRA264_CLK_MGBE2_TX_PCS>,
				 <&bpmp TEGRA264_CLK_MGBES_PTP_REF>,
				 <&bpmp TEGRA264_CLK_MGBE2_RX_IN>,
				 <&bpmp TEGRA264_CLK_MGBE2_RX_PCS_IN>,
				 <&bpmp TEGRA264_CLK_MGBE2_TX_M>,
				 <&bpmp TEGRA264_CLK_MGBE2_RX_M>,
				 <&bpmp TEGRA264_CLK_MGBE2_RX_PCS_M>,
				 <&bpmp TEGRA264_CLK_UTMI_PLL1_CLKOUT480>,
				 <&bpmp TEGRA264_CLK_PLLBPMPCAM>,
				 <&bpmp TEGRA264_CLK_MGBE2_TX_SER>,
				 <&bpmp TEGRA264_CLK_MGBE2_RX_SER>;
			clock-names = "mac", "tx", "mgbe", "macsec", "tx-pcs", "ptp-ref",
				      "rx-input", "rx-pcs-input", "tx-m", "rx-input-m",
				      "rx-pcs-m", "utmi_pll1_clk", "pll_bpmpcam", "tx_ser", "rx_ser";
			iommus = <&smmu0_mmu TEGRA_SID_MGBE2_VF0>;
			nvidia,num-dma-chans = <4>;
			nvidia,dma-chans = <0 1 2 3>;
			nvidia,num-mtl-queues = <10>;
			nvidia,mtl-queues = <0 1 2 3 4 5 6 7 8 9>;
			nvidia,tc-mapping = <0 1 2 3 4 5 6 7 0 1>;
			/* Residual Queue can be any valid queue except RxQ0 */
			nvidia,residual-queue = <1>;
			nvidia,rxq_enable_ctrl = <2 2 2 2 2 2 2 2 2 2>;
			nvidia,vm-irq-config = <&mgbe_vm_irq_config>;
			nvidia,vm-vdma-config = <&mgbe_vm_vdma_config>;
			nvidia,tx-queue-prio = <0 1 2 3 4 5 6 7 0 0>;
			nvidia,rx-queue-prio = <0x1 0x2 0x4 0x8 0x10 0x20 0x40 0x80 0x0 0x0>;
			nvidia,dcs-enable = <0x1>;
			nvidia,macsec-enable = <0x1>;
			nvidia,mgbe-riit-config = <&mgbe_riit_config>;
			nvidia,rx_riwt = <512>;
			nvidia,rx_frames = <64>;
			nvidia,tx_usecs = <256>;
			nvidia,tx_frames = <16>;
			nvidia,promisc_mode = <1>;
			nvidia,slot_num_check = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			nvidia,slot_intvl_vals = <0x0 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D>;
			nvidia,ptp_ref_clock_speed = <312500000>;
			nvidia,instance_id = <2>; /* MGBE2 instance */
			nvidia,ptp-rx-queue = <3>;
			nvidia,dma_rx_ring_sz = <4096>;
			nvidia,dma_tx_ring_sz = <4096>;
			dma-coherent;
		};

		mgbe3: ethernet@a808e10000 {
			compatible = "nvidia,tegra264-mgbe";
			status = "disabled";

			reg = <0xa8 0x8e10000 0x00 0x10000>,
			      <0xa8 0x8ea0000 0x00 0x10000>,
			      <0xa8 0x8ed0000 0x00 0x10000>,
			      <0xa8 0x8e00000 0x00 0x10000>;
			reg-names = "mac", "xpcs", "macsec-base", "hypervisor";
			interrupts = <0 894 IRQ_TYPE_LEVEL_HIGH>,	/* common */
				     <0 897 IRQ_TYPE_LEVEL_HIGH>,	/* vm0 */
				     <0 898 IRQ_TYPE_LEVEL_HIGH>,	/* vm1 */
				     <0 899 IRQ_TYPE_LEVEL_HIGH>,	/* vm2 */
				     <0 900 IRQ_TYPE_LEVEL_HIGH>,	/* vm3 */
				     <0 901 IRQ_TYPE_LEVEL_HIGH>,	/* vm4 */
				     <0 896 IRQ_TYPE_LEVEL_HIGH>,	/* MACsec non-secure intr */
				     <0 895 IRQ_TYPE_LEVEL_HIGH>;	/* MACsec secure intr */
			interrupt-names = "common", "vm0", "vm1", "vm2", "vm3", "vm4",
					  "macsec-ns-irq", "macsec-s-irq";
			resets = <&bpmp TEGRA264_RESET_MGBE3_MAC>,
				 <&bpmp TEGRA264_RESET_MGBE3_PCS>,
				 <&bpmp TEGRA264_RESET_MGBE3_MACSEC>; /* MACsec non-secure reset */
			reset-names = "mac", "pcs", "macsec_ns_rst";
			clocks = <&bpmp TEGRA264_CLK_MGBE3_MAC>,
				 <&bpmp TEGRA264_CLK_MGBE3_TX>,
				 <&bpmp TEGRA264_CLK_MGBE3_APP>,
				 <&bpmp TEGRA264_CLK_MGBE3_MACSEC>,
				 <&bpmp TEGRA264_CLK_MGBE3_TX_PCS>,
				 <&bpmp TEGRA264_CLK_MGBES_PTP_REF>,
				 <&bpmp TEGRA264_CLK_MGBE3_RX_IN>,
				 <&bpmp TEGRA264_CLK_MGBE3_RX_PCS_IN>,
				 <&bpmp TEGRA264_CLK_MGBE3_TX_M>,
				 <&bpmp TEGRA264_CLK_MGBE3_RX_M>,
				 <&bpmp TEGRA264_CLK_MGBE3_RX_PCS_M>,
				 <&bpmp TEGRA264_CLK_UTMI_PLL1_CLKOUT480>,
				 <&bpmp TEGRA264_CLK_PLLBPMPCAM>,
				 <&bpmp TEGRA264_CLK_MGBE3_TX_SER>,
				 <&bpmp TEGRA264_CLK_MGBE3_RX_SER>;
			clock-names = "mac", "tx", "mgbe", "macsec", "tx-pcs", "ptp-ref",
				      "rx-input", "rx-pcs-input", "tx-m", "rx-input-m",
				      "rx-pcs-m", "utmi_pll1_clk", "pll_bpmpcam", "tx_ser", "rx_ser";
			iommus = <&smmu0_mmu TEGRA_SID_MGBE3_VF0>;
			nvidia,num-dma-chans = <4>;
			nvidia,dma-chans = <0 1 2 3>;
			nvidia,num-mtl-queues = <10>;
			nvidia,mtl-queues = <0 1 2 3 4 5 6 7 8 9>;
			nvidia,tc-mapping = <0 1 2 3 4 5 6 7 0 1>;
			/* Residual Queue can be any valid queue except RxQ0 */
			nvidia,residual-queue = <1>;
			nvidia,rxq_enable_ctrl = <2 2 2 2 2 2 2 2 2 2>;
			nvidia,vm-irq-config = <&mgbe_vm_irq_config>;
			nvidia,vm-vdma-config = <&mgbe_vm_vdma_config>;
			nvidia,tx-queue-prio = <0 1 2 3 4 5 6 7 0 0>;
			nvidia,rx-queue-prio = <0x1 0x2 0x4 0x8 0x10 0x20 0x40 0x80 0x0 0x0>;
			nvidia,dcs-enable = <0x1>;
			nvidia,macsec-enable = <0x1>;
			nvidia,mgbe-riit-config = <&mgbe_riit_config>;
			nvidia,rx_riwt = <512>;
			nvidia,rx_frames = <64>;
			nvidia,tx_usecs = <256>;
			nvidia,tx_frames = <16>;
			nvidia,promisc_mode = <1>;
			nvidia,slot_num_check = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			nvidia,slot_intvl_vals = <0x0 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D>;
			nvidia,ptp_ref_clock_speed = <312500000>;
			nvidia,instance_id = <3>; /* MGBE3 instance */
			nvidia,ptp-rx-queue = <3>;
			nvidia,dma_rx_ring_sz = <4096>;
			nvidia,dma_tx_ring_sz = <4096>;
			dma-coherent;
		};

		soc_sb_cluster: psc@d8e0000 {
			compatible = "nvidia,tegra234-psc";
			reg = <0x0 0xd8e0000 0x0 0x80000 0x0 0xd80205c 0x0 0x8>;
			reg-names = "mbox-regs", "extcfg";
			interrupts = <GIC_SPI 763 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 764 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 765 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 766 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 767 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 768 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 769 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 770 IRQ_TYPE_LEVEL_HIGH>;
			nvidia,cpu-name = "sb";
			#mbox-cells = <1>;

			mboxes = <&soc_sb_cluster 0>;
			nvidia,mailbox-mutex = <1>;
			nvidia,sidconfig = <0x0>;

			iommus = <&smmu1_mmu 0x2400>;
			nvidia,sidtable = /bits/ 8 <0x0 0x0 0x0 0x0>;
			dma-coherent;

			status = "disabled";
		};

		soc_oesp_cluster: psc@e0e0000 {
			compatible = "nvidia,tegra234-psc";
			reg = <0x0 0xe0e0000 0x0 0x80000 0x0 0xe00205c 0x0 0x8>;
			reg-names = "mbox-regs", "extcfg";
			interrupts =  <GIC_SPI 707 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 708 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 709 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 710 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 711 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 712 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 713 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 714 IRQ_TYPE_LEVEL_HIGH>;
			nvidia,cpu-name = "oesp";
			#mbox-cells = <1>;

			mboxes = <&soc_oesp_cluster 0>;
			nvidia,mailbox-mutex = <1>;
			nvidia,sidconfig = <0x0>;

			iommus = <&smmu1_mmu 0x2300>;
			nvidia,sidtable = /bits/ 8 <0x0 0x0 0x0 0x0>;
			dma-coherent;

			status = "disabled";
		};

		soc_psc_cluster: psc@e860000 {
			compatible = "nvidia,tegra234-psc";
			reg = <0x0 0xe860000 0x0 0x80000 0x0 0xe80201c 0x0 0x8>;
			reg-names = "mbox-regs", "extcfg";
			interrupts =  <GIC_SPI 735 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 736 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 737 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 738 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 739 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 740 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 741 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 742 IRQ_TYPE_LEVEL_HIGH>;
			nvidia,cpu-name = "psc";
			#mbox-cells = <1>;

			mboxes = <&soc_psc_cluster 0>;

			nvidia,sidconfig = <0x0>;

			iommus = <&smmu4_mmu 0x1c00>;
			nvidia,sidtable = /bits/ 8 <0x0 0x0 0x0 0x0>;
			dma-coherent;

			status = "okay";
		};

		pcie@a8b0000000 {
			status = "disabled";
			compatible = "pci-host-ecam-generic";

			reg = <0xa8 0xb0000000 0x0 0x10000000>;
			reg-names = "ecam";

			#address-cells = <0x3>;
			#size-cells = <0x2>;
			device_type = "pci";
			linux,pci-domain = <0x1>;
			#interrupt-cells = <0x1>;

			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x38c IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x38d IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x38e IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x38f IRQ_TYPE_LEVEL_HIGH>;

			iommu-map = <0x0 &smmu1_mmu 0x10000 0x10000>;
			dma-coherent;
			msi-map = <0x0 &its 0x110000 0x10000>;

			bus-range = <0x0 0xff>;
			ranges = <0x82000000 0x00 0x28000000 0x00 0x28000000 0x0 0x08000000	/* Non-Prefetchable memory */
				  0xc3000000 0xa8 0xc0000000 0xa8 0xc0000000 0x7 0xc0000000	/* Prefetchable memory */
				  0x81000000 0x00 0x84000000 0xa8 0x84000000 0x0 0x00200000>;	/* I/O */
		};

		pcie@b0b0000000 {
			status = "disabled";
			compatible = "pci-host-ecam-generic";

			reg = <0xb0 0xb0000000 0x0 0x10000000
			       0xa8 0x08520000 0x0 0x00010000>;
			reg-names = "ecam", "xdma";

			#address-cells = <0x3>;
			#size-cells = <0x2>;
			device_type = "pci";
			linux,pci-domain = <0x2>;
			#interrupt-cells = <0x1>;

			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x395 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x396 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x397 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x398 IRQ_TYPE_LEVEL_HIGH>;

			iommu-map = <0x0 &smmu1_mmu 0x20000 0x10000>;
			dma-coherent;
			msi-map = <0x0 &its 0x120000 0x10000>;

			bus-range = <0x0 0xff>;
			ranges = <0x82000000 0x00 0x30000000 0x00 0x30000000 0x0 0x08000000	/* Non-Prefetchable memory */
				  0xc3000000 0xb0 0xc0000000 0xb0 0xc0000000 0x7 0xc0000000	/* Prefetchable memory */
				  0x81000000 0x00 0x84000000 0xb0 0x84000000 0x0 0x00200000>;	/* I/O */
		};

		pcie@b8b0000000 {
			status = "disabled";
			compatible = "pci-host-ecam-generic";

			reg = <0xb8 0xb0000000 0x0 0x10000000>;
			reg-names = "ecam";

			#address-cells = <0x3>;
			#size-cells = <0x2>;
			device_type = "pci";
			linux,pci-domain = <0x3>;
			#interrupt-cells = <0x1>;

			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x39e IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x39f IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x3a0 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x3a1 IRQ_TYPE_LEVEL_HIGH>;

			iommu-map = <0x0 &smmu1_mmu 0x30000 0x10000>;
			dma-coherent;
			msi-map = <0x0 &its 0x130000 0x10000>;

			bus-range = <0x0 0xff>;
			ranges = <0x82000000 0x00 0x38000000 0x00 0x38000000 0x0 0x08000000	/* Non-Prefetchable memory */
				  0xc3000000 0xb8 0xc0000000 0xb8 0xc0000000 0x7 0xc0000000	/* Prefetchable memory */
				  0x81000000 0x00 0x84000000 0xb8 0x84000000 0x0 0x00200000>;	/* I/O */
		};

		pcie@c0b0000000{
			status = "disabled";
			compatible = "pci-host-ecam-generic";

			reg = <0xc0 0xb0000000 0x0 0x10000000
			       0xa8 0x08550000 0x0 0x00010000>;
			reg-names = "ecam", "xdma";

			#address-cells = <0x3>;
			#size-cells = <0x2>;
			device_type = "pci";
			linux,pci-domain = <0x4>;
			#interrupt-cells = <0x1>;

			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x3a7 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x3a8 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x3a9 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x3aa IRQ_TYPE_LEVEL_HIGH>;

			iommu-map = <0x0 &smmu1_mmu 0x40000 0x10000>;
			dma-coherent;
			msi-map = <0x0 &its 0x140000 0x10000>;

			bus-range = <0x0 0xff>;
			ranges = <0x82000000 0x00 0x40000000 0x00 0x40000000 0x0 0x08000000	/* Non-Prefetchable memory */
				  0xc3000000 0xc0 0xc0000000 0xc0 0xc0000000 0x7 0xc0000000	/* Prefetchable memory */
				  0x81000000 0x00 0x84000000 0xc0 0x84000000 0x0 0x00200000>;	/* I/O */
		};

		pcie@c8b0000000 {
			status = "disabled";
			compatible = "pci-host-ecam-generic";

			reg = <0xc8 0xb0000000 0x0 0x10000000
			       0xa8 0x08580000 0x0 0x00010000>;
			reg-names = "ecam", "xdma";

			#address-cells = <0x3>;
			#size-cells = <0x2>;
			device_type = "pci";
			linux,pci-domain = <0x5>;
			#interrupt-cells = <0x1>;

			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x3b0 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x3b1 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x3b2 IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x3b3 IRQ_TYPE_LEVEL_HIGH>;

			iommu-map = <0x0 &smmu1_mmu 0x50000 0x10000>;
			dma-coherent;
			msi-map = <0x0 &its 0x150000 0x10000>;

			bus-range = <0x0 0xff>;
			ranges = <0x82000000 0x00 0x48000000 0x00 0x48000000 0x0 0x08000000	/* Non-Prefetchable memory */
				  0xc3000000 0xc8 0xc0000000 0xc8 0xc0000000 0x7 0xc0000000	/* Prefetchable memory */
				  0x81000000 0x00 0x84000000 0xc8 0x84000000 0x0 0x00200000>;	/* I/O */
		};

		pcie@d0b0000000 {
			status = "disabled";
			compatible = "pci-host-ecam-generic";

			reg = <0xd0 0xb0000000 0x0 0x10000000>;
			reg-names = "ecam";

			#address-cells = <0x3>;
			#size-cells = <0x2>;
			device_type = "pci";
			linux,pci-domain = <0x0>;
			#interrupt-cells = <0x1>;

			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x9b IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x9c IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x9d IRQ_TYPE_LEVEL_HIGH
					 0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x9e IRQ_TYPE_LEVEL_HIGH>;

			iommu-map = <0x0 &smmu2_mmu 0x10000 0x10000>;
			dma-coherent;
			msi-map = <0x0 &its 0x210000 0x10000>;

			bus-range = <0x0 0xff>;
			ranges = <0x82000000 0x00 0x20000000 0x00 0x20000000 0x0 0x08000000	/* Non-Prefetchable memory */
				  0xc3000000 0xd0 0xc0000000 0xd0 0xc0000000 0x7 0xc0000000	/* Prefetchable memory */
				  0x81000000 0x00 0x84000000 0xd0 0x84000000 0x0 0x00200000>;	/* I/O */

			ats-supported;

			pci@0,0 {
				reg = <0x0000 0 0 0 0>;
				#address-cells = <3>;
				#size-cells = <2>;
				ranges;

				gpu@0,0 {
					reg = <0x0000 0 0 0 0>;

					power-domains = <&bpmp TEGRA264_POWER_DOMAIN_GPU>;

					clocks = <&bpmp TEGRA264_CLK_GPU_UPROC>,
						 <&bpmp TEGRA264_CLK_GPU_SYS>,
						 <&bpmp TEGRA264_CLK_GPU_GPC0>,
						 <&bpmp TEGRA264_CLK_GPU_GPC1>,
						 <&bpmp TEGRA264_CLK_GPU_GPC2>,
						 <&bpmp TEGRA264_CLK_GPU_NVD>;
					clock-names = "uprocclk", "sysclk", "gpc0clk", "gpc1clk", "gpc2clk", "nvdclk";

					interconnects = <&mc TEGRA264_MEMORY_CLIENT_GPUR02MC &emc>,
							<&mc TEGRA264_MEMORY_CLIENT_GPUW02MC &emc>,
							<&mc TEGRA264_MEMORY_CLIENT_NVDECSRD2MC &emc>,
							<&mc TEGRA264_MEMORY_CLIENT_NVDECSWR2MC &emc>;
					interconnect-names = "gpu-read", "gpu-write", "video-read", "video-write";

					dma-coherent;

					nvidia,bpmp = <&bpmp>;
				};
			};
		};

		xusb_padctl: padctl@a808680000 {
			compatible = "nvidia,tegra264-xusb-padctl";
			reg = <0xa8 0x8680000 0x00 0x20000>,
			      <0xa8 0x86a0000 0x00 0x10000>;
			reg-names = "padctl", "ao";
			interrupts = <2 5 IRQ_TYPE_LEVEL_HIGH>;
			resets = <&bpmp TEGRA264_RESET_XUSB1_PADCTL>;
			reset-names = "padctl";
			status = "disabled";
			pads {
				usb2 {
					lanes {
						usb2-0 {
							nvidia,function = "xusb";
							status = "disabled";
							#phy-cells = <0>;
						};
						usb2-1 {
							nvidia,function = "xusb";
							status = "disabled";
							#phy-cells = <0>;
						};
						usb2-2 {
							nvidia,function = "xusb";
							status = "disabled";
							#phy-cells = <0>;
						};
						usb2-3 {
							nvidia,function = "xusb";
							status = "disabled";
							#phy-cells = <0>;
						};
					};
				};
				usb3 {
					lanes {
						usb3-0 {
							nvidia,function = "xusb";
							status = "disabled";
							#phy-cells = <0>;
						};
						usb3-1 {
							nvidia,function = "xusb";
							status = "disabled";
							#phy-cells = <0>;
						};
						usb3-2 {
							nvidia,function = "xusb";
							status = "disabled";
							#phy-cells = <0>;
						};
						usb3-3 {
							nvidia,function = "xusb";
							status = "disabled";
							#phy-cells = <0>;
						};
					};
				};
			};
			ports {
				usb2-0 {
					status = "disabled";
				};
				usb2-1 {
					status = "disabled";
				};
				usb2-2 {
					status = "disabled";
				};
				usb2-3 {
					status = "disabled";
				};
				usb3-0 {
					status = "disabled";
				};
				usb3-1 {
					status = "disabled";
				};
				usb3-2 {
					status = "disabled";
				};
				usb3-3 {
					status = "disabled";
				};
			};
		};

		usb@a808670000 {
			compatible = "nvidia,tegra264-xudc";
			reg = <0xa8 0x8670000 0x00 0x8000>,
			      <0xa8 0x8678000 0x00 0x8000>;
			reg-names = "base", "fpci";
			interrupts = <2 2 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&bpmp TEGRA264_CLK_XUSB1_CORE_DEV>,
				<&bpmp TEGRA264_CLK_XUSB1_CORE_SUPERSPEED>,
				<&bpmp TEGRA264_CLK_XUSB1_SS>,
				<&bpmp TEGRA264_CLK_XUSB1_FS>;
			clock-names = "dev", "ss", "ss_src", "fs_src";

			power-domains = <&bpmp TEGRA264_POWER_DOMAIN_XUSB_DEV>,
                                        <&bpmp TEGRA264_POWER_DOMAIN_XUSB_SS>;
                        power-domain-names = "dev", "ss";
			nvidia,xusb-padctl = <&xusb_padctl>;

			iommus = <&smmu1_mmu TEGRA_SID_XUSB_DEV_MODE>;
			dma-coherent;

			status = "disabled";
		};

		usb@a80aa10000 {
			compatible = "nvidia,tegra264-xusb";
			reg = <0xa8 0xaa10000 0x00 0x40000>,
			      <0xa8 0xaa00000 0x00 0x10000>,
			      <0xa8 0xaa50000 0x00 0x10000>,
			      <0xa8 0x2000000 0x00 0x40000>,
			      <0xa8 0x82e0000 0x00 0x40000>;
			reg-names = "base", "fpci", "bar2", "rst", "pinmux";
                        interrupts-extended = <&gic 0 952 IRQ_TYPE_LEVEL_HIGH>,
                                     <&gic 2 0 IRQ_TYPE_LEVEL_HIGH>,
                                     <&gic 2 5 IRQ_TYPE_LEVEL_HIGH>,
                                     <&pmc 79 IRQ_TYPE_LEVEL_HIGH>,
                                     <&pmc 80 IRQ_TYPE_LEVEL_HIGH>,
                                     <&pmc 81 IRQ_TYPE_LEVEL_HIGH>,
                                     <&pmc 82 IRQ_TYPE_LEVEL_HIGH>,
                                     <&pmc 83 IRQ_TYPE_LEVEL_HIGH>,
                                     <&pmc 84 IRQ_TYPE_LEVEL_HIGH>,
                                     <&pmc 85 IRQ_TYPE_LEVEL_HIGH>,
                                     <&pmc 86 IRQ_TYPE_LEVEL_HIGH>;
                        /*
                        wake0, wake1, wake2, wake3 are for USB3.0 ports
                        wake4, wake5, wake6, wake7 are for USB2.0 ports
                        */
                        interrupt-names = "xhci", "mbox", "padctl",
                                  "wake0", "wake1", "wake2", "wake3",
                                  "wake4", "wake5", "wake6", "wake7";
			clocks = <&bpmp TEGRA264_CLK_XUSB1_CORE_HOST>,
				<&bpmp TEGRA264_CLK_XUSB1_FALCON>,
				<&bpmp TEGRA264_CLK_XUSB1_CORE_SUPERSPEED>,
				<&bpmp TEGRA264_CLK_XUSB1_SS>,
				<&bpmp TEGRA264_CLK_OSC>,
				<&bpmp TEGRA264_CLK_XUSB1_FS>,
				<&bpmp TEGRA264_CLK_UTMI_PLL1>,
				<&bpmp TEGRA264_CLK_OSC>,
				<&bpmp TEGRA264_CLK_PLLE0>;
			clock-names = "xusb_host", "xusb_falcon_src",
				"xusb_ss", "xusb_ss_src", "xusb_hs_src",
				"xusb_fs_src", "pll_u_480m", "clk_m",
				"pll_e";

			power-domains = <&bpmp TEGRA264_POWER_DOMAIN_XUSB_HOST>,
                                        <&bpmp TEGRA264_POWER_DOMAIN_XUSB_SS>;
                        power-domain-names = "xusb_host", "xusb_ss";
			nvidia,xusb-padctl = <&xusb_padctl>;

			iommus = <&smmu1_mmu TEGRA_SID_XUSB_PF_HS_PORTS>,
				<&smmu1_mmu TEGRA_SID_XUSB_PF_SS_PORT1>,
				<&smmu1_mmu TEGRA_SID_XUSB_PF_SS_PORT2>,
				<&smmu1_mmu TEGRA_SID_XUSB_PF_SS_PORT3>,
				<&smmu1_mmu TEGRA_SID_XUSB_PF_SS_PORT4>;

			dma-coherent;

			status = "disabled";
		};

		tegra_xhci_vf1: usb@a80aa70000 {
			compatible = "nvidia,tegra264-xusb-vf1";
			reg = <0xa8 0xaa70000 0x0 0x40000>;
			interrupts = <0 953 IRQ_TYPE_LEVEL_HIGH>;
			iommus = <&smmu1_mmu TEGRA_SID_XUSB_VF1_HS_PORTS>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF1_SS_PORT1>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF1_SS_PORT2>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF1_SS_PORT3>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF1_SS_PORT4>;
			dma-coherent;

			nvidia,xusb-padctl = <&xusb_padctl>;

			status = "disabled";
		};

		tegra_xhci_vf2: usb@a80aac0000 {
			compatible = "nvidia,tegra264-xusb-vf2";
			reg = <0xa8 0xaac0000 0x0 0x40000>;
			interrupts = <0 954 IRQ_TYPE_LEVEL_HIGH>;
			iommus = <&smmu1_mmu TEGRA_SID_XUSB_VF2_HS_PORTS>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF2_SS_PORT1>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF2_SS_PORT2>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF2_SS_PORT3>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF2_SS_PORT4>;
			dma-coherent;

			nvidia,xusb-padctl = <&xusb_padctl>;

			status = "disabled";
		};

		tegra_xhci_vf3: usb@a80ab10000 {
			compatible = "nvidia,tegra264-xusb-vf3";
			reg = <0xa8 0xab10000 0x0 0x40000>;
			interrupts = <0 955 IRQ_TYPE_LEVEL_HIGH>;
			iommus = <&smmu1_mmu TEGRA_SID_XUSB_VF3_HS_PORTS>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF3_SS_PORT1>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF3_SS_PORT2>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF3_SS_PORT3>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF3_SS_PORT4>;
			dma-coherent;

			nvidia,xusb-padctl = <&xusb_padctl>;

			status = "disabled";
		};

		tegra_xhci_vf4: usb@a80ab60000 {
			compatible = "nvidia,tegra264-xusb-vf4";
			reg = <0xa8 0xab60000 0x0 0x40000>;
			interrupts = <0 956 IRQ_TYPE_LEVEL_HIGH>;
			iommus = <&smmu1_mmu TEGRA_SID_XUSB_VF4_HS_PORTS>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF4_SS_PORT1>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF4_SS_PORT2>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF4_SS_PORT3>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF4_SS_PORT4>;
			dma-coherent;

			nvidia,xusb-padctl = <&xusb_padctl>;

			status = "disabled";
		};

		tegra_xhci_vf5: usb@a80abb0000 {
			compatible = "nvidia,tegra264-xusb-vf5";
			reg = <0xa8 0xabb0000 0x0 0x40000>;
			interrupts = <0 957 IRQ_TYPE_LEVEL_HIGH>;
			iommus = <&smmu1_mmu TEGRA_SID_XUSB_VF5_HS_PORTS>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF5_SS_PORT1>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF5_SS_PORT2>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF5_SS_PORT3>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF5_SS_PORT4>;
			dma-coherent;

			nvidia,xusb-padctl = <&xusb_padctl>;

			status = "disabled";
		};

		tegra_xhci_vf6: usb@a80ac00000 {
			compatible = "nvidia,tegra264-xusb-vf6";
			reg = <0xa8 0xac00000 0x0 0x40000>;
			interrupts = <0 958 IRQ_TYPE_LEVEL_HIGH>;
			iommus = <&smmu1_mmu TEGRA_SID_XUSB_VF6_HS_PORTS>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF6_SS_PORT1>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF6_SS_PORT2>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF6_SS_PORT3>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF6_SS_PORT4>;
			dma-coherent;

			nvidia,xusb-padctl = <&xusb_padctl>;

			status = "disabled";
		};

		tegra_xhci_vf7: usb@a80ac50000 {
			compatible = "nvidia,tegra264-xusb-vf7";
			reg = <0xa8 0xac50000 0x0 0x40000>;
			interrupts = <0 959 IRQ_TYPE_LEVEL_HIGH>;
			iommus = <&smmu1_mmu TEGRA_SID_XUSB_VF7_HS_PORTS>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF7_SS_PORT1>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF7_SS_PORT2>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF7_SS_PORT3>,
				<&smmu1_mmu TEGRA_SID_XUSB_VF7_SS_PORT4>;
			dma-coherent;

			nvidia,xusb-padctl = <&xusb_padctl>;

			status = "disabled";
		};
	};

	cpus {
		#address-cells = <2>;
	        #size-cells = <2>;

		cpu_0: cpu@0 {
			compatible = "arm,armv8";
			status = "disabled";

			device_type = "cpu";
			reg = <0x0 0x0>;

			enable-method = "psci";
			cpu-idle-states = <&cc7>;
			i-cache-size = <65536>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <65536>;
			d-cache-line-size = <64>;
			d-cache-sets = <256>;
			next-level-cache = <&l2c_0>;
		};

		cpu_1: cpu@1 {
			compatible = "arm,armv8";
			status = "disabled";

			device_type = "cpu";
			reg = <0x0 0x10000>;

			enable-method = "psci";
			cpu-idle-states = <&cc7>;
			i-cache-size = <65536>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <65536>;
			d-cache-line-size = <64>;
			d-cache-sets = <256>;
			next-level-cache = <&l2c_1>;
		};

		cpu_2: cpu@2 {
			compatible = "arm,armv8";
			status = "disabled";

			device_type = "cpu";
			reg = <0x0 0x20000>;

			enable-method = "psci";
			cpu-idle-states = <&cc7>;
			i-cache-size = <65536>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <65536>;
			d-cache-line-size = <64>;
			d-cache-sets = <256>;
			next-level-cache = <&l2c_2>;
		};

		cpu_3: cpu@3 {
			compatible = "arm,armv8";
			status = "disabled";

			device_type = "cpu";
			reg = <0x0 0x30000>;

			enable-method = "psci";
			cpu-idle-states = <&cc7>;
			i-cache-size = <65536>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <65536>;
			d-cache-line-size = <64>;
			d-cache-sets = <256>;
			next-level-cache = <&l2c_3>;
		};

		cpu_4: cpu@4 {
			compatible = "arm,armv8";
			status = "disabled";

			device_type = "cpu";
			reg = <0x0 0x40000>;

			enable-method = "psci";
			cpu-idle-states = <&cc7>;
			i-cache-size = <65536>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <65536>;
			d-cache-line-size = <64>;
			d-cache-sets = <256>;
			next-level-cache = <&l2c_4>;
		};

		cpu_5: cpu@5 {
			compatible = "arm,armv8";
			status = "disabled";

			device_type = "cpu";
			reg = <0x0 0x50000>;

			enable-method = "psci";
			cpu-idle-states = <&cc7>;
			i-cache-size = <65536>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <65536>;
			d-cache-line-size = <64>;
			d-cache-sets = <256>;
			next-level-cache = <&l2c_5>;
		};

		cpu_6: cpu@6 {
			compatible = "arm,armv8";
			status = "disabled";

			device_type = "cpu";
			reg = <0x0 0x60000>;

			enable-method = "psci";
			cpu-idle-states = <&cc7>;
			i-cache-size = <65536>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <65536>;
			d-cache-line-size = <64>;
			d-cache-sets = <256>;
			next-level-cache = <&l2c_6>;
		};

		cpu_7: cpu@7 {
			compatible = "arm,armv8";
			status = "disabled";

			device_type = "cpu";
			reg = <0x0 0x70000>;

			enable-method = "psci";
			cpu-idle-states = <&cc7>;
			i-cache-size = <65536>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <65536>;
			d-cache-line-size = <64>;
			d-cache-sets = <256>;
			next-level-cache = <&l2c_7>;
		};

		cpu_8: cpu@8 {
			compatible = "arm,armv8";
			status = "disabled";

			device_type = "cpu";
			reg = <0x0 0x80000>;

			enable-method = "psci";
			cpu-idle-states = <&cc7>;
			i-cache-size = <65536>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <65536>;
			d-cache-line-size = <64>;
			d-cache-sets = <256>;
			next-level-cache = <&l2c_8>;
		};

		cpu_9: cpu@9 {
			compatible = "arm,armv8";
			status = "disabled";

			device_type = "cpu";
			reg = <0x0 0x90000>;

			enable-method = "psci";
			cpu-idle-states = <&cc7>;
			i-cache-size = <65536>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <65536>;
			d-cache-line-size = <64>;
			d-cache-sets = <256>;
			next-level-cache = <&l2c_9>;
		};

		cpu_10: cpu@10 {
			compatible = "arm,armv8";
			status = "disabled";

			device_type = "cpu";
			reg = <0x0 0xa0000>;

			enable-method = "psci";
			cpu-idle-states = <&cc7>;
			i-cache-size = <65536>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <65536>;
			d-cache-line-size = <64>;
			d-cache-sets = <256>;
			next-level-cache = <&l2c_10>;
		};

		cpu_11: cpu@11 {
			compatible = "arm,armv8";
			status = "disabled";

			device_type = "cpu";
			reg = <0x0 0xb0000>;

			enable-method = "psci";
			cpu-idle-states = <&cc7>;
			i-cache-size = <65536>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <65536>;
			d-cache-line-size = <64>;
			d-cache-sets = <256>;
			next-level-cache = <&l2c_11>;
		};

		cpu_12: cpu@12 {
			compatible = "arm,armv8";
			status = "disabled";

			device_type = "cpu";
			reg = <0x0 0xc0000>;

			enable-method = "psci";
			cpu-idle-states = <&cc7>;
			i-cache-size = <65536>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <65536>;
			d-cache-line-size = <64>;
			d-cache-sets = <256>;
			next-level-cache = <&l2c_12>;
		};

		cpu_13: cpu@13 {
			compatible = "arm,armv8";
			status = "disabled";

			device_type = "cpu";
			reg = <0x0 0xd0000>;

			enable-method = "psci";
			cpu-idle-states = <&cc7>;
			i-cache-size = <65536>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <65536>;
			d-cache-line-size = <64>;
			d-cache-sets = <256>;
			next-level-cache = <&l2c_13>;
		};

		l2c_0: l2-cache-0 {
			compatible = "cache";
			cache-level = <2>;
			cache-size = <1048576>;
			cache-line-size = <64>;
			cache-sets = <2048>;
			cache-unified;
		};

		l2c_1: l2-cache-1 {
			compatible = "cache";
			cache-level = <2>;
			cache-size = <1048576>;
			cache-line-size = <64>;
			cache-sets = <2048>;
			cache-unified;
		};

		l2c_2: l2-cache-2 {
			compatible = "cache";
			cache-level = <2>;
			cache-size = <1048576>;
			cache-line-size = <64>;
			cache-sets = <2048>;
			cache-unified;
		};

		l2c_3: l2-cache-3 {
			compatible = "cache";
			cache-level = <2>;
			cache-size = <1048576>;
			cache-line-size = <64>;
			cache-sets = <2048>;
			cache-unified;
		};

		l2c_4: l2-cache-4 {
			compatible = "cache";
			cache-level = <2>;
			cache-size = <1048576>;
			cache-line-size = <64>;
			cache-sets = <2048>;
			cache-unified;
		};

		l2c_5: l2-cache-5 {
			compatible = "cache";
			cache-level = <2>;
			cache-size = <1048576>;
			cache-line-size = <64>;
			cache-sets = <2048>;
			cache-unified;
		};

		l2c_6: l2-cache-6 {
			compatible = "cache";
			cache-level = <2>;
			cache-size = <1048576>;
			cache-line-size = <64>;
			cache-sets = <2048>;
			cache-unified;
		};

		l2c_7: l2-cache-7 {
			compatible = "cache";
			cache-level = <2>;
			cache-size = <1048576>;
			cache-line-size = <64>;
			cache-sets = <2048>;
			cache-unified;
		};

		l2c_8: l2-cache-8 {
			compatible = "cache";
			cache-level = <2>;
			cache-size = <1048576>;
			cache-line-size = <64>;
			cache-sets = <2048>;
			cache-unified;
		};

		l2c_9: l2-cache-9 {
			compatible = "cache";
			cache-level = <2>;
			cache-size = <1048576>;
			cache-line-size = <64>;
			cache-sets = <2048>;
			cache-unified;
		};

		l2c_10: l2-cache-10 {
			compatible = "cache";
			cache-level = <2>;
			cache-size = <1048576>;
			cache-line-size = <64>;
			cache-sets = <2048>;
			cache-unified;
		};

		l2c_11: l2-cache-11 {
			compatible = "cache";
			cache-level = <2>;
			cache-size = <1048576>;
			cache-line-size = <64>;
			cache-sets = <2048>;
			cache-unified;
		};

		l2c_12: l2-cache-12 {
			compatible = "cache";
			cache-level = <2>;
			cache-size = <1048576>;
			cache-line-size = <64>;
			cache-sets = <2048>;
			cache-unified;
		};

		l2c_13: l2-cache-13 {
			compatible = "cache";
			cache-level = <2>;
			cache-size = <1048576>;
			cache-line-size = <64>;
			cache-sets = <2048>;
			cache-unified;
		};

	        idle-states {
	            cc7: cc7 {
	                compatible = "arm,idle-state";
	                state-name = "Cluster Powergate";
	                entry-latency-us = <5000>;
			exit-latency-us = <5000>;
			min-residency-us = <25000>;
			arm,psci-suspend-param= <0x40000007>;
			status = "disabled";
	            };
	        };

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu_0>;
				};
			};

			cluster1 {
				core0 {
					cpu = <&cpu_1>;
				};
			};

			cluster2 {
				core0 {
					cpu = <&cpu_2>;
				};
			};

			cluster3 {
				core0 {
					cpu = <&cpu_3>;
				};
			};

			cluster4 {
				core0 {
					cpu = <&cpu_4>;
				};
			};

			cluster5 {
				core0 {
					cpu = <&cpu_5>;
				};
			};

			cluster6 {
				core0 {
					cpu = <&cpu_6>;
				};
			};

			cluster7 {
				core0 {
					cpu = <&cpu_7>;
				};
			};

			cluster8 {
				core0 {
					cpu = <&cpu_8>;
				};
			};

			cluster9 {
				core0 {
					cpu = <&cpu_9>;
				};
			};

			cluster10 {
				core0 {
					cpu = <&cpu_10>;
				};
			};

			cluster11 {
				core0 {
					cpu = <&cpu_11>;
				};
			};

			cluster12 {
				core0 {
					cpu = <&cpu_12>;
				};
			};

			cluster13 {
				core0 {
					cpu = <&cpu_13>;
				};
			};
		};
	};

	bpmp: bpmp {
		compatible = "nvidia,tegra264-bpmp",
			     "nvidia,tegra234-bpmp",
			     "nvidia,tegra186-bpmp";
		status = "disabled";

		mboxes = <&top_hsp0 TEGRA_HSP_MBOX_TYPE_DB TEGRA_HSP_DB_MASTER_BPMP>;
		memory-region = <&dram_cpu_bpmp_mail>;
		#clock-cells = <1>;
		#reset-cells = <1>;
		#power-domain-cells = <1>;

		pwr_i2c: i2c {
			compatible = "nvidia,tegra264-bpmp-i2c","nvidia,tegra186-bpmp-i2c";
			status = "disabled";

			nvidia,bpmp-bus-id = <5>;
			multi-master;
			#address-cells = <1>;
			#size-cells = <0>;
			vrs_pseq: vrs@3c {
					compatible = "nvidia,vrs-pseq";
					reg = <0x3c>;
					interrupt-parent = <&pmc>;
					/* VRS Wake ID is 0 */
					interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
					interrupt-controller;
					#interrupt-cells = <2>;
					status = "disabled";
			};
		};

		bpmp_thermal: thermal {
			compatible = "nvidia,tegra186-bpmp-thermal";
			status = "disabled";

			#thermal-sensor-cells = <1>;
		};
	};

	csite_etf: etf_soc@10040000 {
		compatible = "arm,coresight-tmc", "arm,primecell";
		status = "disabled";

		reg = <0x0 0x10040000 0x0 0x1000>;
		coresight-default-sink;

		clocks = <&bpmp TEGRA264_CLK_HCSITE>;
		clock-names = "apb_pclk";

		in-ports {
			port {
				etf_in_port: endpoint {
					remote-endpoint = <&funnel_major_out_port0>;
				};
			};
		};

		out-ports {
			port {
				etf_out_port: endpoint {
					remote-endpoint = <&replicator_in_port0>;
				};
			};
		};
	};

	csite_etr: etr_soc@10050000 {
		compatible = "arm,coresight-tmc", "arm,primecell";
		status = "disabled";

		reg = <0x0 0x10050000 0x0 0x1000>;

		iommus = <&smmu1_mmu TEGRA_SID_ETR>;

		clocks = <&bpmp TEGRA264_CLK_HCSITE>;
		clock-names = "apb_pclk";

		in-ports {
			port {
				etr_in_port: endpoint {
					remote-endpoint = <&replicator_out_port0>;
				};
			};
		};
	};

	csite_replicator: replicator_soc@10060000 {
		compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
		status = "disabled";

		reg = <0x0 0x10060000 0x0 0x1000>;

		clocks = <&bpmp TEGRA264_CLK_HCSITE>;
		clock-names = "apb_pclk";

		in-ports {
			port {
				replicator_in_port0: endpoint {
					slave-mode;
					remote-endpoint = <&etf_out_port>;
				};
			};
		};

		out-ports {
			port {
				replicator_out_port0: endpoint {
					remote-endpoint = <&etr_in_port>;
				};
			};
		};
	};

	csite_stm_cfg: stm@10070000 {
		compatible = "arm,coresight-stm", "arm,primecell";
		status = "disabled";

		reg = <0x0 0x10070000 0x0 0x1000>,
		      <0x0 0x11000000 0x0 0x1000000>;
		reg-names = "stm-base", "stm-stimulus-base";

		clocks = <&bpmp TEGRA264_CLK_CSITE>;
		clock-names = "apb_pclk";

		out-ports {
			port {
				stm_out_port0: endpoint {
					remote-endpoint = <&funnel_major_in_port2>;
				};
			};
		};
	};

	csite_funnel: funnel_major@10080000 {
		compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
		status = "disabled";

		reg = <0x0 0x10080000 0x0 0x1000>;

		clocks = <&bpmp TEGRA264_CLK_HCSITE>;
		clock-names = "apb_pclk";

		out-ports {
			port@0 {
				funnel_major_out_port0: endpoint {
					remote-endpoint = <&etf_in_port>;
				};
			};
		};

		in-ports {
			#address-cells = <1>;
			#size-cells = <0>;
			port@2 {
				reg = <2>;
				funnel_major_in_port2: endpoint {
					remote-endpoint = <&stm_out_port0>;
				};
			};

		};
	};

	gic: interrupt-controller@8146000000 {
		compatible = "arm,gic-v3";
		status = "disabled";

		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-controller;

		reg = <0x81 0x46000000 0x0 0x010000>, /* GICD */
		      <0x81 0x46080000 0x0 0x00400000>; /* GICR */
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 9 8>;

		redistributor-stride = <0x00 0x40000>; /* <0x00 SOC_CCPLEX_GICR0_REG_LEN> => 256kb stride */

		/*
		 * This ranges property is needed for bus translation to work correctly for the GIC.
		 * Refer to __of_translate_address() and of_translate_one() in
		 * kernel-5.10/drivers/of/address.c. We want to hit the
		 * "empty ranges; 1:1 translation" case.
		 */
		ranges;

		/* ITS */
		its: its@8146040000 {
			compatible = "arm,gic-v3-its";
			status = "disabled";

			msi-controller;
			#msi-cells = <1>;
			reg = <0x81 0x46040000 0x0 0x40000>;
		};
	};

	nvpmodel {
		compatible = "nvidia,nvpmodel";
		status = "disabled";

		nvidia,bpmp = <&bpmp>;
		clocks = <&bpmp TEGRA264_CLK_EMC>;
		clock-names = "emc";
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		status = "disabled";

		interrupts = <GIC_PPI 7 8>;
	};

	spe-pmu {
		compatible = "arm,statistical-profiling-extension-v1";
		interrupts = <GIC_PPI 5 8>;
		status = "disabled";
	};

	pmu_tcu_smmu0: pmu_tcu_smmu0@810a000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x0a002000 0x0 0x1000
		       0x81 0x0a022000 0x0 0x1000>;
		interrupts = <GIC_SPI 26 IRQ_TYPE_EDGE_RISING>;
	};

	pmu_tbu0_smmu0: pmu_tbu0_smmu0@810a000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x0a043000 0x0 0x1000
		       0x81 0x0a053000 0x0 0x1000>;
		interrupts = <GIC_SPI 833 IRQ_TYPE_EDGE_RISING>;
		ceid0-override = <0x0 0x7>;
	};

	pmu_tbu2_smmu0: pmu_tbu2_smmu0@810a000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x0a083000 0x0 0x1000
		       0x81 0x0a093000 0x0 0x1000>;
		interrupts = <GIC_SPI 321 IRQ_TYPE_EDGE_RISING>;
		ceid0-override = <0x0 0x7>;
	};

	pmu_tbu3_smmu0: pmu_tbu3_smmu0@810a000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x0a0a3000 0x0 0x1000
		       0x81 0x0a0b3000 0x0 0x1000>;
		interrupts = <GIC_SPI 321 IRQ_TYPE_EDGE_RISING>;
		ceid0-override = <0x0 0x7>;
	};

	pmu_tcu_smmu1: pmu_tcu_smmu1@8105000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x05002000 0x0 0x1000
		       0x81 0x05022000 0x0 0x1000>;
		interrupts = <GIC_SPI 17 IRQ_TYPE_EDGE_RISING>;
	};

	pmu_tbu0_smmu1: pmu_tbu0_smmu1@8105000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x05043000 0x0 0x1000
		       0x81 0x05053000 0x0 0x1000>;
		interrupts = <GIC_SPI 320 IRQ_TYPE_EDGE_RISING>;
		ceid0-override = <0x0 0x7>;
	};

	pmu_tbu1_smmu1: pmu_tbu1_smmu1@8105000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x05063000 0x0 0x1000
		       0x81 0x05073000 0x0 0x1000>;
		interrupts = <GIC_SPI 320 IRQ_TYPE_EDGE_RISING>;
		ceid0-override = <0x0 0x7>;
	};

	pmu_tbu2_smmu1: pmu_tbu2_smmu1@8105000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x05083000 0x0 0x1000
		       0x81 0x05093000 0x0 0x1000>;
		interrupts = <GIC_SPI 833 IRQ_TYPE_EDGE_RISING>;
		ceid0-override = <0x0 0x7>;
	};

	pmu_tbu3_smmu1: pmu_tbu3_smmu1@8105000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x050a3000 0x0 0x1000
		       0x81 0x050b3000 0x0 0x1000>;
		interrupts = <GIC_SPI 833 IRQ_TYPE_EDGE_RISING>;
		ceid0-override = <0x0 0x7>;
	};

	pmu_tbu4_smmu1: pmu_tbu4_smmu1@8105000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x050c3000 0x0 0x1000
		       0x81 0x050d3000 0x0 0x1000>;
		interrupts = <GIC_SPI 512 IRQ_TYPE_EDGE_RISING>;
		ceid0-override = <0x0 0x7>;
	};

	pmu_tcu_smmu2: pmu_tcu_smmu2@8106000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x06002000 0x0 0x1000
		       0x81 0x06022000 0x0 0x1000>;
		interrupts = <GIC_SPI 6 IRQ_TYPE_EDGE_RISING>;
	};

	pmu_tbu10_smmu2: pmu_tbu10_smmu2@8106000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x06183000 0x0 0x1000
		       0x81 0x06193000 0x0 0x1000>;
		interrupts = <GIC_SPI 9 IRQ_TYPE_EDGE_RISING>;
		ceid0-override = <0x0 0x7>;
	};

	pmu_tcu_smmu3: pmu_tcu_smmu3@8806000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x88 0x06002000 0x0 0x1000
		       0x88 0x06022000 0x0 0x1000>;
		interrupts = <GIC_SPI 230 IRQ_TYPE_EDGE_RISING>;
	};

	pmu_tbu10_smmu3: pmu_tbu10_smmu3@8806000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x88 0x06183000 0x0 0x1000
		       0x88 0x06193000 0x0 0x1000>;
		interrupts = <GIC_SPI 233 IRQ_TYPE_EDGE_RISING>;
		ceid0-override = <0x0 0x7>;
	};

	pmu_tbu12_smmu3: pmu_tbu12_smmu3@8806000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x88 0x061c3000 0x0 0x1000
		       0x88 0x061d3000 0x0 0x1000>;
		interrupts = <GIC_SPI 233 IRQ_TYPE_EDGE_RISING>;
		ceid0-override = <0x0 0x7>;
	};

	pmu_tcu_smmu4: pmu_tcu_smmu4@810b000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x0b002000 0x0 0x1000
		       0x81 0x0b022000 0x0 0x1000>;
		interrupts = <GIC_SPI 35 IRQ_TYPE_EDGE_RISING>;
	};

	pmu_tbu0_smmu4: pmu_tbu0_smmu4@810b000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x0b043000 0x0 0x1000
		       0x81 0x0b053000 0x0 0x1000>;
		interrupts = <GIC_SPI 513 IRQ_TYPE_EDGE_RISING>;
		ceid0-override = <0x0 0x7>;
	};

	pmu_tbu2_smmu4: pmu_tbu2_smmu4@810b000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x0b083000 0x0 0x1000
		       0x81 0x0b093000 0x0 0x1000>;
		interrupts = <GIC_SPI 10 IRQ_TYPE_EDGE_RISING>;
		ceid0-override = <0x0 0x7>;
	};

	pmu_tbu8_smmu4: pmu_tbu8_smmu4@810b000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x0b143000 0x0 0x1000
		       0x81 0x0b153000 0x0 0x1000>;
		interrupts = <GIC_SPI 322 IRQ_TYPE_EDGE_RISING>;
		ceid0-override = <0x0 0x7>;
	};

	pmu_tbu9_smmu4: pmu_tbu9_smmu4@810b000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x0b163000 0x0 0x1000
		       0x81 0x0b173000 0x0 0x1000>;
		interrupts = <GIC_SPI 322 IRQ_TYPE_EDGE_RISING>;
		ceid0-override = <0x0 0x7>;
	};

	pmu_tbu10_smmu4: pmu_tbu10_smmu4@810b000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x0b183000 0x0 0x1000
		       0x81 0x0b193000 0x0 0x1000>;
		interrupts = <GIC_SPI 322 IRQ_TYPE_EDGE_RISING>;
		ceid0-override = <0x0 0x7>;
	};

	pmu_tbu11_smmu4: pmu_tbu11_smmu4@810b000000 {
		compatible = "arm,smmu-v3-pmcg";
		status = "disabled";

		reg = <0x81 0x0b1a3000 0x0 0x1000
		       0x81 0x0b1b3000 0x0 0x1000>;
		interrupts = <GIC_SPI 322 IRQ_TYPE_EDGE_RISING>;
		ceid0-override = <0x0 0x7>;
	};

	csite_ccplex_uapmu: ucf_uapmu@140c0000 {
		compatible = "arm,coresight-pmu";
		status = "disabled";

		reg = <0x0 0x140c0000 0x0 0x1000>;
		cpus = <&cpu_0>, <&cpu_1>, <&cpu_2>, <&cpu_3>,
		       <&cpu_4>, <&cpu_5>, <&cpu_6>, <&cpu_7>,
		       <&cpu_8>, <&cpu_9>, <&cpu_10>, <&cpu_11>,
		       <&cpu_12>, <&cpu_13>;
		interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
	};

	apmu_disp_usb_0: disp_usb_apmu@8808900000 {
		compatible = "arm,coresight-pmu";
		status = "disabled";

		reg = <0x88 0x08900000 0x0 0x1000>;
		cpus = <&cpu_0>, <&cpu_1>, <&cpu_2>, <&cpu_3>,
		       <&cpu_4>, <&cpu_5>, <&cpu_6>, <&cpu_7>,
		       <&cpu_8>, <&cpu_9>, <&cpu_10>, <&cpu_11>,
		       <&cpu_12>, <&cpu_13>;
		interrupts = <GIC_SPI 236 IRQ_TYPE_LEVEL_HIGH>;
	};

	apmu_ucf_gpu_0: ucf_gpu_apmu@810c248000 {
		compatible = "arm,coresight-pmu";
		status = "disabled";

		reg = <0x81 0x0c248000 0x0 0x1000>;
		cpus = <&cpu_0>, <&cpu_1>, <&cpu_2>, <&cpu_3>,
		       <&cpu_4>, <&cpu_5>, <&cpu_6>, <&cpu_7>,
		       <&cpu_8>, <&cpu_9>, <&cpu_10>, <&cpu_11>,
		       <&cpu_12>, <&cpu_13>;
		interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
	};

	apmu_uphy0_0: uphy_apmu@a808880000 {
		compatible = "arm,coresight-pmu";
		status = "disabled";

		reg = <0xa8 0x08880000 0x0 0x1000>;
		cpus = <&cpu_0>, <&cpu_1>, <&cpu_2>, <&cpu_3>,
		       <&cpu_4>, <&cpu_5>, <&cpu_6>, <&cpu_7>,
		       <&cpu_8>, <&cpu_9>, <&cpu_10>, <&cpu_11>,
		       <&cpu_12>, <&cpu_13>;
		interrupts = <GIC_SPI 834 IRQ_TYPE_LEVEL_HIGH>;
	};

	apmu_vision_0: vision_apmu@818a000000 {
		compatible = "arm,coresight-pmu";
		status = "disabled";

		reg = <0x81 0x8a000000 0x0 0x1000>;
		cpus = <&cpu_0>, <&cpu_1>, <&cpu_2>, <&cpu_3>,
		       <&cpu_4>, <&cpu_5>, <&cpu_6>, <&cpu_7>,
		       <&cpu_8>, <&cpu_9>, <&cpu_10>, <&cpu_11>,
		       <&cpu_12>, <&cpu_13>;
		interrupts = <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH>;
	};

	ete_cpu_0 {
		compatible = "arm,embedded-trace-extension";
		status = "disabled";

		cpu = <&cpu_0>;
	};

	ete_cpu_1 {
		compatible = "arm,embedded-trace-extension";
		status = "disabled";

		cpu = <&cpu_1>;
	};

	ete_cpu_2 {
		compatible = "arm,embedded-trace-extension";
		status = "disabled";

		cpu = <&cpu_2>;
	};

	ete_cpu_3 {
		compatible = "arm,embedded-trace-extension";
		status = "disabled";

		cpu = <&cpu_3>;
	};

	ete_cpu_4 {
		compatible = "arm,embedded-trace-extension";
		status = "disabled";

		cpu = <&cpu_4>;
	};

	ete_cpu_5 {
		compatible = "arm,embedded-trace-extension";
		status = "disabled";

		cpu = <&cpu_5>;
	};

	ete_cpu_6 {
		compatible = "arm,embedded-trace-extension";
		status = "disabled";

		cpu = <&cpu_6>;
	};

	ete_cpu_7 {
		compatible = "arm,embedded-trace-extension";
		status = "disabled";

		cpu = <&cpu_7>;
	};

	ete_cpu_8 {
		compatible = "arm,embedded-trace-extension";
		status = "disabled";

		cpu = <&cpu_8>;
	};

	ete_cpu_9 {
		compatible = "arm,embedded-trace-extension";
		status = "disabled";

		cpu = <&cpu_9>;
	};

	ete_cpu_10 {
		compatible = "arm,embedded-trace-extension";
		status = "disabled";

		cpu = <&cpu_10>;
	};

	ete_cpu_11 {
		compatible = "arm,embedded-trace-extension";
		status = "disabled";

		cpu = <&cpu_11>;
	};

	ete_cpu_12 {
		compatible = "arm,embedded-trace-extension";
		status = "disabled";

		cpu = <&cpu_12>;
	};

	ete_cpu_13 {
		compatible = "arm,embedded-trace-extension";
		status = "disabled";

		cpu = <&cpu_13>;
	};

	trbe {
		compatible = "arm,trace-buffer-extension";
		status = "disabled";

		interrupts = <GIC_PPI 6 8>;
	};

	psci {
		compatible = "arm,psci-1.0";
		status = "disabled";

		method = "smc";
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		generic_reserved: generic_carveout {
			compatible = "nvidia,generic_carveout";
			status = "disabled";

			size = <0 0x40000000>;
			alignment = <0 0x200000>;
			no-map;
		};

		vpr: vpr-carveout {
			compatible = "nvidia,vpr-carveout";
			status = "disabled";
		};

		vpr1: vpr1-carveout {
			compatible = "nvidia,vpr1-carveout";
			status = "disabled";
		};

		fsi_reserved: fsi-carveout {
			compatible = "nvidia,fsi-carveout";
			status = "disabled";

			size = <0 0x2000000>;
			alignment = <0 0x1000>;
			no-map;
			alloc-ranges = <0x0 0x0 0x1 0x0>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			status = "disabled";

			reusable;
			size = <0x0 0x20000000>;
			alignment = <0x0 0x10000>;
			linux,cma-default;
		};

		ramoops_reserved: ramoops_carveout {
			compatible = "ramoops";
			status = "disabled";

			size = <0x0 0x200000>;
			record-size = <0x00010000>;
			console-size = <0x00080000>;
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x0 0x1 0x0>;
			no-map;
		};

		dram_cpu_bpmp_mail: bpmp-shmem@0 {
			compatible = "nvidia,tegra264-bpmp-shmem",
				     "nvidia,tegra234-bpmp-shmem";
			status = "disabled";

			reg = <0x0 0x86070000 0x0 0x2000>;
			no-map;
		};

		aon_resv: reservation-aon {
			iommu-addresses = <&aon 0x0 0x00000000 0x0 0x20000000>,
					  <&aon 0x0 0x40000000 0xffffffff 0xbfffffff>;
		};

		fsicom_resv: reservation-fsicom {
			iommu-addresses = <&fsicom_client 0x0 0x0 0x0 0xf0000000>,
					  <&fsicom_client 0x0 0xf1000000 0xffffffff 0x0effffff>;
		};

		fsicom_resv_inst1: reservation-fsicom_inst1 {
			iommu-addresses = <&fsicom_client_inst1 0x0 0x0 0x0 0xf0000000>,
					  <&fsicom_client_inst1 0x0 0xf1000000 0xffffffff 0x0effffff>;
		};

		fsicom_resv_inst2: reservation-fsicom_inst2 {
			iommu-addresses = <&fsicom_client_inst2 0x0 0x0 0x0 0xf0000000>,
					  <&fsicom_client_inst2 0x0 0xf1000000 0xffffffff 0x0effffff>;
		};

		fsicom_resv_inst3: reservation-fsicom_inst3 {
			iommu-addresses = <&fsicom_client_inst3 0x0 0x0 0x0 0xf0000000>,
					  <&fsicom_client_inst3 0x0 0xf1000000 0xffffffff 0x0effffff>;
		};

		adsp0_resv: reservation-adsp0 {
			iommu-addresses = <&adsp0 0x0 0x00000000 0x0 0x20000000>,
					  <&adsp0 0x0 0x40000000 0xffffffff 0xbfffffff>;
		};

		adsp1_resv: reservation-adsp1 {
			iommu-addresses = <&adsp1 0x0 0x00000000 0x0 0x20000000>,
					  <&adsp1 0x0 0x40000000 0xffffffff 0xbfffffff>;
		};
	};

	tegra-carveouts {
		compatible = "nvidia,carveouts";
		memory-region = <&vpr &fsi_reserved &vpr1>;
		status = "disabled";
	};

	tegra_ist: tegra_ist {
		compatible = "nvidia,tegra26x-ist";
		status = "disabled";
	};

	nvtherm-oc-event {
		compatible = "nvidia,tegra234-oc-event";
		status = "disabled";

		nvidia,bpmp = <&bpmp>;
	};

	sound {
		compatible = "nvidia,tegra264-audio-graph-card";

		clocks = <&bpmp TEGRA264_CLK_PLLA1>,
				<&bpmp TEGRA264_CLK_PLLA1_OUT1>;
		clock-names = "pll_a", "plla_out0";
		assigned-clocks = <&bpmp TEGRA264_CLK_PLLA1>,
			<&bpmp TEGRA264_CLK_PLLA1_OUT1>,
			<&bpmp TEGRA264_CLK_AUD_MCLK>;
		assigned-clock-parents = <0>,
			<&bpmp TEGRA264_CLK_PLLA1>,
			<&bpmp TEGRA264_CLK_PLLA1_OUT1>;

		status = "disabled";

		mixer-controls {
			compatible = "nvidia,tegra264-mixer-control",
					"nvidia,tegra234-mixer-control";
		};
	};

	thermal-zones {
		cpu-thermal {
			status = "disabled";

			thermal-sensors = <&bpmp_thermal TEGRA264_THERMAL_ZONE_CPU_MAX>;
		};

		gpu-thermal {
			status = "disabled";

			thermal-sensors = <&bpmp_thermal TEGRA264_THERMAL_ZONE_GPU_MAX>;
		};

		soc012-thermal {
			status = "disabled";

			thermal-sensors = <&bpmp_thermal TEGRA264_THERMAL_ZONE_SOC_012_MAX>;
		};

		soc345-thermal {
			status = "disabled";

			thermal-sensors = <&bpmp_thermal TEGRA264_THERMAL_ZONE_SOC_345_MAX>;
		};

		tj-thermal {
			status = "disabled";

			thermal-sensors = <&bpmp_thermal TEGRA264_THERMAL_ZONE_TJ_MAX>;
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		status = "disabled";

		interrupts = <GIC_PPI 13 8>,
			     <GIC_PPI 14 8>,
			     <GIC_PPI 11 8>,
			     <GIC_PPI 10 8>,
			     <GIC_PPI 12 8>;
		interrupt-parent = <&gic>;
		arm,no-tick-in-suspend;
		always-on;
	};

	tegra_ufs: ufshci@a80b8d0000 {
                   compatible = "tegra264,ufs_variant",
                              "tegra234,ufs_variant";
                   status = "disabled";

                   reg = <0xa8 0x0b8d0000 0x0 0x10000>,
                       <0xa8 0x0b8e0000 0x0 0x8000>,
                       <0xa8 0x0b8e8000 0x0 0x8000>,
                       <0xa8 0x0b8f0000 0x0 0x10000>,
                       <0xa8 0x0b910000 0x0 0x10000>,
                       <0xa8 0x0b920000 0x0 0x10000>;
                   interrupts = <GIC_SPI 951 IRQ_TYPE_LEVEL_HIGH>;
                   iommus = <&smmu1_mmu TEGRA_SID_UFS>;
                   dma-coherent;
		   clocks = <&bpmp TEGRA264_CLK_PLLREFUFS_CLKOUT624>,
				<&bpmp TEGRA264_CLK_MPHY_CORE_PLL_FIXED>,
				<&bpmp TEGRA264_CLK_MPHY_L0_TX_SYMB>,
				<&bpmp TEGRA264_CLK_MPHY_TX_1MHZ_REF> ,
				<&bpmp TEGRA264_CLK_MPHY_L0_RX_ANA>,
				<&bpmp TEGRA264_CLK_MPHY_L0_RX_SYMB>,
				<&bpmp TEGRA264_CLK_MPHY_L0_TX_LS_3XBIT>,
				<&bpmp TEGRA264_CLK_MPHY_L0_RX_LS_BIT>,
				<&bpmp TEGRA264_CLK_MPHY_L1_RX_ANA>,
				<&bpmp TEGRA264_CLK_UFSHC_CG_SYS>,
				<&bpmp TEGRA264_CLK_UFSHC_CG_SYS_DIV>,
				<&bpmp TEGRA264_CLK_PLLREFUFS_UFSDEV_REFCLKOUT>,
				<&bpmp TEGRA264_CLK_PLLP_OUT0>,
				<&bpmp TEGRA264_CLK_MPHY_L0_TX_LS_3XBIT_DIV>,
				<&bpmp TEGRA264_CLK_MPHY_L0_TX_LS_SYMB_DIV>,
				<&bpmp TEGRA264_CLK_MPHY_L0_RX_LS_BIT_DIV>,
				<&bpmp TEGRA264_CLK_MPHY_L0_RX_LS_SYMB_DIV>,
				<&bpmp TEGRA264_CLK_MPHY_L0_TX_HS_SYMB_DIV>,
				<&bpmp TEGRA264_CLK_MPHY_L0_RX_HS_SYMB_DIV>,
				<&bpmp TEGRA264_CLK_OSC>,
				<&bpmp TEGRA264_CLK_MPHY_L0_UPHY_TX_FIFO>,
				<&bpmp TEGRA264_CLK_UPHY0_PLL4_XDIG>,
				<&bpmp TEGRA264_CLK_ISC_CPU_ROOT>,
				<&bpmp TEGRA264_CLK_UTMI_PLL1_CLKOUT480>;
                   clock-names = "pllrefe_vcoout", "mphy_core_pll_fixed", "mphy_l0_tx_symb",
					"mphy_tx_1mhz_ref", "mphy_l0_rx_ana",
					"mphy_l0_rx_symb", "mphy_l0_tx_ls_3xbit",
					"mphy_l0_rx_ls_bit", "mphy_l1_rx_ana",
					"ufshc", "ufshc_div", "ufsdev_ref", "pll_p",
					"mphy_l0_tx_ls_3xbit_div", "mphy_l0_tx_ls_symb_div",
					"mphy_l0_rx_ls_bit_div", "mphy_l0_rx_ls_symb_div",
					"mphy_l0_tx_hs_symb_div", "mphy_l0_rx_hs_symb_div",
					"osc",
					"mphy_l0_uphy_tx_fifo",
					"uphy_pll3",
					"isc_cpu",
					"utmi_pll1";
                   resets = <&bpmp TEGRA264_RESET_MPHY_L0_RX>,
				<&bpmp TEGRA264_RESET_MPHY_L0_TX>,
				<&bpmp TEGRA264_RESET_MPHY_L1_RX>,
				<&bpmp TEGRA264_RESET_MPHY_L1_TX>,
				<&bpmp TEGRA264_RESET_MPHY_CLK_CTL>,
				<&bpmp TEGRA264_RESET_UFSHC>,
				<&bpmp TEGRA264_RESET_UFSHC_AXI_M>,
				<&bpmp TEGRA264_RESET_UFSHC_LP_SEQ>;
		   reset-names = "mphy-l0-rx-rst", "mphy-l0-tx-rst", "mphy-l1-rx-rst",
				   "mphy-l1-tx-rst", "mphy-clk-ctl-rst", "ufs-rst",
				   "ufs-axi-m-rst", "ufshc-lp-rst";
                   nvidia,enable-x2-config;
                   nvidia,enable-auto-hibern8;
		   nvidia,configure-uphy-pll3;
                   nvidia,mask-fast-auto-mode;
                   nvidia,enable-hs-mode;
                   nvidia,max-hs-gear = <4>;
                   nvidia,max-pwm-gear = <0>;
                   vcc-max-microamp = <0>;
                   vccq-max-microamp = <0>;
                   vccq2-max-microamp = <0>;
                   nvidia,enable-ufs-provisioning;

                   ufs_variant {
                           compatible = "tegra264,ufs_variant",
                                      "tegra234,ufs_variant";
                   };
        };

	mods_pcie0: mods_pcie0 {
		compatible = "nvidia,mods_smmu";
		iommu-map = <0x0 &smmu2_mmu 0x10000 0x10000>;
		dma-coherent;
		dev-names = "mods_pcie0";
		status = "disabled";
		nvidia,bpmp = <&bpmp 0x0>;
	};

	mods_pcie1: mods_pcie1 {
		compatible = "nvidia,mods_smmu";
		iommu-map = <0x0 &smmu1_mmu 0x10000 0x10000>;
		iommus = <&smmu1_mmu 0x10000>;
		dma-coherent;
		dev-names = "mods_pcie1";
		status = "disabled";
		nvidia,bpmp = <&bpmp 0x1>;
	};

	mods_pcie2: mods_pcie2 {
		compatible = "nvidia,mods_smmu";
		iommu-map = <0x0 &smmu1_mmu 0x20000 0x10000>;
		iommus = <&smmu1_mmu 0x20000>;
		dma-coherent;
		dev-names = "mods_pcie2";
		status = "disabled";
		nvidia,bpmp = <&bpmp 0x2>;
	};

	mods_pcie3: mods_pcie3 {
		compatible = "nvidia,mods_smmu";
		iommu-map = <0x0 &smmu1_mmu 0x30000 0x10000>;
		iommus = <&smmu1_mmu 0x30000>;
		dma-coherent;
		dev-names = "mods_pcie3";
		status = "disabled";
		nvidia,bpmp = <&bpmp 0x3>;
	};

	mods_pcie4: mods_pcie4 {
		compatible = "nvidia,mods_smmu";
		iommu-map = <0x0 &smmu1_mmu 0x40000 0x10000>;
		iommus = <&smmu1_mmu 0x40000>;
		dma-coherent;
		dev-names = "mods_pcie4";
		status = "disabled";
		nvidia,bpmp = <&bpmp 0x4>;
	};

	mods_pcie5: mods_pcie5 {
		compatible = "nvidia,mods_smmu";
		iommu-map = <0x0 &smmu1_mmu 0x50000 0x10000>;
		iommus = <&smmu1_mmu 0x50000>;
		dma-coherent;
		dev-names = "mods_pcie5";
		status = "disabled";
		nvidia,bpmp = <&bpmp 0x5>;
	};

	mods_isp0: mods_isp0 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu4_mmu TEGRA_SID_ISP0>;
		dma-coherent;
		dev-names = "mods_isp0";
		status = "disabled";
	};

	mods_isp2: mods_isp2 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu4_mmu TEGRA_SID_ISP1>;
		dma-coherent;
		dev-names = "mods_isp2";
		status = "disabled";
	};

	mods_i2c0: mods_i2c0 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C0>;
		dma-coherent;
		dev-names = "mods_i2c0";
		status = "disabled";
	};

	mods_i2c1: mods_i2c1 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C1>;
		dma-coherent;
		dev-names = "mods_i2c1";
		status = "disabled";
	};

	mods_i2c2: mods_i2c2 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C2>;
		dma-coherent;
		dev-names = "mods_i2c2";
		status = "disabled";
	};

	mods_i2c3: mods_i2c3 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C3>;
		dma-coherent;
		dev-names = "mods_i2c3";
		status = "disabled";
	};

	mods_i2c7: mods_i2c7 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C7>;
		dma-coherent;
		dev-names = "mods_i2c7";
		status = "disabled";
	};

	mods_i2c9: mods_i2c9 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C9>;
		dma-coherent;
		dev-names = "mods_i2c9";
		status = "disabled";
	};

	mods_i2c11: mods_i2c11 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C11>;
		dma-coherent;
		dev-names = "mods_i2c11";
		status = "disabled";
	};

	mods_i2c12: mods_i2c12 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C12>;
		dma-coherent;
		dev-names = "mods_i2c12";
		status = "disabled";
	};

	mods_i2c14: mods_i2c14 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C14>;
		dma-coherent;
		dev-names = "mods_i2c14";
		status = "disabled";
	};

	mods_i2c15: mods_i2c15 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C15>;
		dma-coherent;
		dev-names = "mods_i2c15";
		status = "disabled";
	};

	mods_i2c16: mods_i2c16 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_I2C16>;
		dma-coherent;
		dev-names = "mods_i2c16";
		status = "disabled";
	};

	mods_spi1: mods_spi1 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_SPI1>;
		dma-coherent;
		dev-names = "mods_spi1";
		status = "disabled";
	};

	mods_spi2: mods_spi2 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_SPI2>;
		dma-coherent;
		dev-names = "mods_spi2";
		status = "disabled";
	};

	mods_spi3: mods_spi3 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_SPI3>;
		dma-coherent;
		dev-names = "mods_spi3";
		status = "disabled";
	};

	mods_spi4: mods_spi4 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_SPI4>;
		dma-coherent;
		dev-names = "mods_spi4";
		status = "disabled";
	};

	mods_spi5: mods_spi5 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_SPI5>;
		dma-coherent;
		dev-names = "mods_spi5";
		status = "disabled";
	};

	mods_uart4: mods_uart4 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_UART4>;
		dma-coherent;
		dev-names = "mods_uart4";
		status = "disabled";
	};

	mods_uart5: mods_uart5 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_UART5>;
		dma-coherent;
		dev-names = "mods_uart5";
		status = "disabled";
	};

	mods_uart9: mods_uart9 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_UART9>;
		dma-coherent;
		dev-names = "mods_uart9";
		status = "disabled";
	};

	mods_uart10: mods_uart10 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA264_GPCDMA_SID_UART10>;
		dma-coherent;
		dev-names = "mods_uart10";
		status = "disabled";
	};

	mods_vi0: mods_vi0 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu0_mmu TEGRA_SID_VI>;
		dma-coherent;
		dev-names = "mods_vi0";
		status = "disabled";
	};

	mods_vi1: mods_vi1 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu0_mmu TEGRA_SID_VI1>;
		dma-coherent;
		dev-names = "mods_vi1";
		status = "disabled";
	};

	mods_sdmmc1: mods_sdmmc1 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu2_mmu TEGRA_SID_SDMMC0>;
		dma-coherent;
		dev-names = "mods_sdmmc1";
		status = "disabled";
	};

	mods_ufs: mods_ufs {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA_SID_UFS>;
		dma-coherent;
		dev-names = "mods_ufs";
		status = "disabled";
	};

	mods_xhci: mods_xhci {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA_SID_XUSB_PF_HS_PORTS>,
			<&smmu1_mmu TEGRA_SID_XUSB_PF_SS_PORT1>,
			<&smmu1_mmu TEGRA_SID_XUSB_PF_SS_PORT2>,
			<&smmu1_mmu TEGRA_SID_XUSB_PF_SS_PORT3>,
			<&smmu1_mmu TEGRA_SID_XUSB_PF_SS_PORT4>;
		dma-coherent;
		dev-names = "mods_xhci";
		status = "disabled";
	};

	mods_xusb: mods_xusb {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA_SID_XUSB_DEV_MODE>;
		dma-coherent;
		dev-names = "mods_xusb";
		status = "disabled";
	};

	mods_test: mods_test {
		compatible = "nvidia,mods_test";
		status = "disabled";
	};

	mods_dma: mods_dma {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA_SID_GPCDMA>;
		dma-coherent;
		dev-names = "mods_dma";
		status = "disabled";
	};

	mods_se: mods_se {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA_SID_SE>;
		dma-coherent;
		dev-names = "mods_se";
		status = "disabled";
	};

	mods_seu1: mods_seu1 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA_SID_SEU1>;
		dma-coherent;
		dev-names = "mods_seu1";
		status = "disabled";
	};

	mods_seu2: mods_seu2 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA_SID_SEU2>;
		dma-coherent;
		dev-names = "mods_seu2";
		status = "disabled";
	};

	mods_seu3: mods_seu3 {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu1_mmu TEGRA_SID_SEU3>;
		dma-coherent;
		dev-names = "mods_seu3";
		status = "disabled";
	};

	mods_qspi0_dma: mods_qspi0_dma {
		compatible = "nvidia,mods_smmu";
		iommus = <&smmu2_mmu TEGRA_SID_XSPI0>;
		dma-coherent;
		dev-names = "mods_qspi0_dma";
		status = "disabled";
	};

	rce_resv: rce-reservation {
		iommu-addresses = <&tegra_rce 0x0 0x00000000 0x00000000 0x10000000>,
					<&tegra_rce 0x0 0x20000000 0xffffffff 0x3fffffff>;
	};

	tegra_rce: rtcpu@81893d0000 {
		compatible = "nvidia,tegra264-rce";

		nvidia,cpu-name = "rce";

		reg =	<0x81 0x893d0000 0x0 0x10000>;

		reg-names = "rce-pm";

		clocks =
			<&bpmp TEGRA264_CLK_RCE_NIC>,
			<&bpmp TEGRA264_CLK_RCE_CPU>;
		clock-names = "rce-nic", "rce-cpu";

		nvidia,clock-rates =
			<115200000 466000000>,
			<115200000 466000000>;

		resets = <&bpmp TEGRA264_RESET_RCE_ALL>;
		reset-names = "rce-all";

		interrupts = <GIC_SPI 414 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "wdt-remote";

		nvidia,camera-devices = <&isp &vi0 &vi1 &nvcsi &isp1>;
		nvidia,camera-device-names = "isp", "vi0", "vi1", "nvcsi", "isp1";

		iommus = <&smmu4_mmu TEGRA_SID_RCE_VM1>;

		memory-region = <&rce_resv>;

		dma-coherent;

		/* Memory bandwidth in kB/s during boot */
		nvidia,test-bw = <2400000>;

		nvidia,trace = <&tegra_rtcpu_trace 4 0x70100000 0x100000>;
		nvidia,ivc-channels = <&camera_ivc_channels 2 0x90000000 0x10000>;

		interconnects = <&mc TEGRA264_MEMORY_CLIENT_RCER &emc>,
				<&mc TEGRA264_MEMORY_CLIENT_RCEW &emc>;
		interconnect-names = "dma-mem", "write";

		nvidia,autosuspend-delay-ms = <5000>;
		status = "disabled";

		hsp-vm1 {
			compatible = "nvidia,tegra-camrtc-hsp-vm";
			mboxes =
				<&rce_hsp0 TEGRA_HSP_MBOX_TYPE_SM TEGRA_HSP_SM_TX(0)>,
				<&rce_hsp0 TEGRA_HSP_MBOX_TYPE_SM TEGRA_HSP_SM_RX(1)>,
				<&rce_hsp0 TEGRA_HSP_MBOX_TYPE_SS 0>;
			mbox-names = "vm-tx", "vm-rx", "vm-ss";
			status = "disabled";
		};

		hsp-vm2 {
			compatible = "nvidia,tegra-camrtc-hsp-vm";
			mboxes =
				<&rce_hsp0 TEGRA_HSP_MBOX_TYPE_SM TEGRA_HSP_SM_TX(2)>,
				<&rce_hsp0 TEGRA_HSP_MBOX_TYPE_SM TEGRA_HSP_SM_RX(3)>,
				<&rce_hsp0 TEGRA_HSP_MBOX_TYPE_SS 1>;
			mbox-names = "vm-tx", "vm-rx", "vm-ss";
			status = "disabled";
		};

		hsp-vm3 {
			compatible = "nvidia,tegra-camrtc-hsp-vm";
			mboxes =
				<&rce_hsp0 TEGRA_HSP_MBOX_TYPE_SM TEGRA_HSP_SM_TX(4)>,
				<&rce_hsp0 TEGRA_HSP_MBOX_TYPE_SM TEGRA_HSP_SM_RX(5)>,
				<&rce_hsp0 TEGRA_HSP_MBOX_TYPE_SS 2>;
			mbox-names = "vm-tx", "vm-rx", "vm-ss";
			status = "disabled";
		};

		hsp-vm4 {
			compatible = "nvidia,tegra-camrtc-hsp-vm";
			mboxes =
				<&rce_hsp0 TEGRA_HSP_MBOX_TYPE_SM TEGRA_HSP_SM_RX(6)>,
				<&rce_hsp0 TEGRA_HSP_MBOX_TYPE_SM TEGRA_HSP_SM_TX(7)>,
				<&rce_hsp0 TEGRA_HSP_MBOX_TYPE_SS 3>;
			mbox-names = "vm-tx", "vm-rx", "vm-ss";
			status = "disabled";
		};
	};

	camera_ivc_channels: camera-ivc-channels {
		echo@0 {
			compatible = "nvidia,tegra186-camera-ivc-protocol-echo";
			nvidia,service = "echo";
			nvidia,version = <0>;
			nvidia,group = <1>;
			nvidia,frame-count = <16>;
			nvidia,frame-size = <64>;
			status = "disabled";
		};
		dbg@1 {
			/* This is raw channel exposed as device */
			compatible = "nvidia,tegra186-camera-ivc-protocol-dbg";
			nvidia,service = "debug";
			nvidia,version = <0>;
			nvidia,group = <1>;
			nvidia,frame-count = <1>;
			nvidia,frame-size = <512>;
			status = "disabled";
		};
		dbg@2 {
			/* This is exposed in debugfs */
			compatible = "nvidia,tegra186-camera-ivc-protocol-debug";
			nvidia,service = "debug";
			nvidia,version = <0>;
			nvidia,group = <1>;
			nvidia,frame-count = <1>;
			nvidia,frame-size = <8192>;
			nvidia,ivc-timeout = <50>;
			nvidia,test-timeout = <5000>;
			nvidia,mem-map = <&tegra_rce &vi0 &isp &vi1 &isp1>;
			/* Memory bandwidth in kB/s during tests */
			nvidia,test-bw = <2400000>;
			status = "disabled";
		};
		ivccontrol@3 {
			compatible = "nvidia,tegra186-camera-ivc-protocol-capture-control";
			nvidia,service = "capture-control";
			nvidia,version = <0>;
			nvidia,group = <1>;
			nvidia,frame-count = <64>;
			nvidia,frame-size = <320>;
			status = "disabled";
		};
		ivccapture@4 {
			compatible = "nvidia,tegra186-camera-ivc-protocol-capture";
			nvidia,service = "capture";
			nvidia,version = <0>;
			nvidia,group = <1>;
			nvidia,frame-count = <512>;
			nvidia,frame-size = <64>;
			status = "disabled";
		};
		diag@5 {
			compatible = "nvidia,tegra186-camera-diagnostics";
			nvidia,service = "diag";
			nvidia,version = <0>;
			nvidia,group = <1>;
			nvidia,frame-count = <1>;
			nvidia,frame-size = <64>;
			status = "disabled";
		};
	};

	tegra_rtcpu_trace: tegra-rtcpu-trace {
		nvidia,enable-printk;
		nvidia,interval-ms = <50>;
		nvidia,log-prefix = "[RCE]";
		status = "disabled";
	};

	tegra-capture-vi {
		compatible = "nvidia,tegra-camrtc-capture-vi";

		nvidia,vi-devices = <&vi0 &vi1>;
		nvidia,vi-mapping-size = <6>;
		nvidia,vi-mapping =
			<0 0>,
			<1 0>,
			<2 1>,
			<3 1>,
			<4 0>,
			<5 1>;
		nvidia,vi-mapping-names = "csi-stream-id", "vi-unit-id";
		nvidia,vi-max-channels = <72>;
		status = "disabled";
	};

	tegra-capture-isp {
		compatible = "nvidia,tegra-camrtc-capture-isp";
		nvidia,isp-devices = <&isp &isp1>;
		nvidia,isp-max-channels = <32>;
		status = "disabled";
	};

	tegra-isp-map {
		/* Add compatible string as no parent node available */
		compatible = "nvidia,csi-isp-map-config";
		/* CSI Stream ID to ISP Instance static mapping */
		nvidia,isp-mapping =
			<0 0>,
			<1 0>,
			<2 1>,
			<3 1>,
			<4 0>,
			<5 1>;
		status = "disabled";
	};

	tegra-capture-coe0 {
		compatible = "nvidia,tegra-camrtc-capture-coe";
		nvidia,cam_controller = <&tegra_rce>;
		nvidia,eth_controller = <&mgbe0>;
		status = "disabled";
	};

	tegra-capture-coe1 {
		compatible = "nvidia,tegra-camrtc-capture-coe";
		nvidia,cam_controller = <&tegra_rce>;
		nvidia,eth_controller = <&mgbe1>;
		status = "disabled";
	};

	tegra-capture-coe2 {
		compatible = "nvidia,tegra-camrtc-capture-coe";
		nvidia,cam_controller = <&tegra_rce>;
		nvidia,eth_controller = <&mgbe2>;
		status = "disabled";
	};

	tegra-capture-coe3 {
		compatible = "nvidia,tegra-camrtc-capture-coe";
		nvidia,cam_controller = <&tegra_rce>;
		nvidia,eth_controller = <&mgbe3>;
		status = "disabled";
	};

	mods_tegra_dma: mods_tegra_dma {
		compatible = "nvidia,mods_tegra_dma";
		dmas = <&gpcdma 0 31 TEGRA264_GPCDMA_SID_I2C0>, <&gpcdma 7 7 TEGRA264_GPCDMA_SID_I2C1>, <&gpcdma 3 3 TEGRA264_GPCDMA_SID_I2C2>, <&gpcdma 4 4 TEGRA264_GPCDMA_SID_I2C3>, <&gpcdma 6 6 TEGRA264_GPCDMA_SID_I2C7>, <&gpcdma 2 2 TEGRA264_GPCDMA_SID_I2C9>, <&gpcdma 1 1 TEGRA264_GPCDMA_SID_I2C11>, <&gpcdma 5 5 TEGRA264_GPCDMA_SID_I2C12>, <&gpcdma 18 28 TEGRA264_GPCDMA_SID_I2C14>, <&gpcdma 19 29 TEGRA264_GPCDMA_SID_I2C15>, <&gpcdma 20 30 TEGRA264_GPCDMA_SID_I2C16>, <&gpcdma 9 9 TEGRA264_GPCDMA_SID_SPI1>, <&gpcdma 9 19 TEGRA264_GPCDMA_SID_SPI1>, <&gpcdma 8 8 TEGRA264_GPCDMA_SID_SPI2>, <&gpcdma 8 18 TEGRA264_GPCDMA_SID_SPI2>, <&gpcdma 14 14 TEGRA264_GPCDMA_SID_SPI3>, <&gpcdma 14 24 TEGRA264_GPCDMA_SID_SPI3>, <&gpcdma 15 15 TEGRA264_GPCDMA_SID_SPI4>, <&gpcdma 15 25 TEGRA264_GPCDMA_SID_SPI4>, <&gpcdma 16 16 TEGRA264_GPCDMA_SID_SPI5>, <&gpcdma 16 26 TEGRA264_GPCDMA_SID_SPI5>, <&gpcdma 13 23 TEGRA264_GPCDMA_SID_UART4>, <&gpcdma 13 13 TEGRA264_GPCDMA_SID_UART4>, <&gpcdma 11 11 TEGRA264_GPCDMA_SID_UART5>, <&gpcdma 11 21 TEGRA264_GPCDMA_SID_UART5>, <&gpcdma 10 10 TEGRA264_GPCDMA_SID_UART9>, <&gpcdma 10 20 TEGRA264_GPCDMA_SID_UART9>, <&gpcdma 12 12 TEGRA264_GPCDMA_SID_UART10>, <&gpcdma 12 22 TEGRA264_GPCDMA_SID_UART10>;
		dma-names = "i2c0_tx", "i2c1_tx", "i2c2_tx", "i2c3_tx", "i2c7_tx", "i2c9_tx", "i2c11_tx", "i2c12_tx", "i2c14_tx", "i2c15_tx", "i2c16_tx", "spi1_rx", "spi1_tx", "spi2_rx", "spi2_tx", "spi3_rx", "spi3_tx", "spi4_rx", "spi4_tx", "spi5_rx", "spi5_tx", "uart4_rx", "uart4_tx", "uart5_rx", "uart5_tx", "uart9_rx", "uart9_tx", "uart10_rx", "uart10_tx";
		status = "disabled";
	};

	mods-simple-bus {
		compatible = "simple-bus";
		device_type = "mods-simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		mods-clocks {
			compatible = "nvidia,mods-clocks";
			status = "disabled";
			clocks = <&bpmp TEGRA264_CLK_OSC                       >,
				<&bpmp TEGRA264_CLK_CLK_S                      >,
				<&bpmp TEGRA264_CLK_JTAG_REG                   >,
				<&bpmp TEGRA264_CLK_SPLL                       >,
				<&bpmp TEGRA264_CLK_SPLL_OUT0                  >,
				<&bpmp TEGRA264_CLK_SPLL_OUT1                  >,
				<&bpmp TEGRA264_CLK_SPLL_OUT2                  >,
				<&bpmp TEGRA264_CLK_SPLL_OUT3                  >,
				<&bpmp TEGRA264_CLK_SPLL_OUT4                  >,
				<&bpmp TEGRA264_CLK_SPLL_OUT5                  >,
				<&bpmp TEGRA264_CLK_SPLL_OUT6                  >,
				<&bpmp TEGRA264_CLK_SPLL_OUT7                  >,
				<&bpmp TEGRA264_CLK_AON_I2C                    >,
				<&bpmp TEGRA264_CLK_HOST1X                     >,
				<&bpmp TEGRA264_CLK_ISP                        >,
				<&bpmp TEGRA264_CLK_ISP1                       >,
				<&bpmp TEGRA264_CLK_ISP_ROOT                   >,
				<&bpmp TEGRA264_CLK_NAFLL_PVA0_CORE            >,
				<&bpmp TEGRA264_CLK_NAFLL_PVA0_VPS             >,
				<&bpmp TEGRA264_CLK_NVCSI                      >,
				<&bpmp TEGRA264_CLK_NVCSILP                    >,
				<&bpmp TEGRA264_CLK_PLLP_OUT0                  >,
				<&bpmp TEGRA264_CLK_PVA0_CPU_AXI               >,
				<&bpmp TEGRA264_CLK_PVA0_VPS                   >,
				<&bpmp TEGRA264_CLK_PWM10                      >,
				<&bpmp TEGRA264_CLK_PWM2                       >,
				<&bpmp TEGRA264_CLK_PWM3                       >,
				<&bpmp TEGRA264_CLK_PWM4                       >,
				<&bpmp TEGRA264_CLK_PWM5                       >,
				<&bpmp TEGRA264_CLK_PWM9                       >,
				<&bpmp TEGRA264_CLK_QSPI0                      >,
				<&bpmp TEGRA264_CLK_QSPI0_2X_PM                >,
				<&bpmp TEGRA264_CLK_RCE1_CPU                   >,
				<&bpmp TEGRA264_CLK_RCE1_NIC                   >,
				<&bpmp TEGRA264_CLK_RCE_CPU                    >,
				<&bpmp TEGRA264_CLK_RCE_NIC                    >,
				<&bpmp TEGRA264_CLK_SE                         >,
				<&bpmp TEGRA264_CLK_SEU1                       >,
				<&bpmp TEGRA264_CLK_SEU2                       >,
				<&bpmp TEGRA264_CLK_SEU3                       >,
				<&bpmp TEGRA264_CLK_SE_ROOT                    >,
				<&bpmp TEGRA264_CLK_SPI1                       >,
				<&bpmp TEGRA264_CLK_SPI2                       >,
				<&bpmp TEGRA264_CLK_SPI3                       >,
				<&bpmp TEGRA264_CLK_SPI4                       >,
				<&bpmp TEGRA264_CLK_SPI5                       >,
				<&bpmp TEGRA264_CLK_TOP_I2C                    >,
				<&bpmp TEGRA264_CLK_TSEC                       >,
				<&bpmp TEGRA264_CLK_TSEC_PKA                   >,
				<&bpmp TEGRA264_CLK_UART0                      >,
				<&bpmp TEGRA264_CLK_UART10                     >,
				<&bpmp TEGRA264_CLK_UART11                     >,
				<&bpmp TEGRA264_CLK_UART4                      >,
				<&bpmp TEGRA264_CLK_UART5                      >,
				<&bpmp TEGRA264_CLK_UART8                      >,
				<&bpmp TEGRA264_CLK_UART9                      >,
				<&bpmp TEGRA264_CLK_VI                         >,
				<&bpmp TEGRA264_CLK_VI1                        >,
				<&bpmp TEGRA264_CLK_VIC                        >,
				<&bpmp TEGRA264_CLK_VI_ROOT                    >,
				<&bpmp TEGRA264_CLK_DISPPLL                    >,
				<&bpmp TEGRA264_CLK_SPPLL0                     >,
				<&bpmp TEGRA264_CLK_SPPLL0_CLKOUT1A            >,
				<&bpmp TEGRA264_CLK_SPPLL0_CLKOUT2A            >,
				<&bpmp TEGRA264_CLK_SPPLL1                     >,
				<&bpmp TEGRA264_CLK_VPLL0                      >,
				<&bpmp TEGRA264_CLK_VPLL1                      >,
				<&bpmp TEGRA264_CLK_VPLL2                      >,
				<&bpmp TEGRA264_CLK_VPLL3                      >,
				<&bpmp TEGRA264_CLK_VPLL4                      >,
				<&bpmp TEGRA264_CLK_VPLL5                      >,
				<&bpmp TEGRA264_CLK_VPLL6                      >,
				<&bpmp TEGRA264_CLK_VPLL7                      >,
				<&bpmp TEGRA264_CLK_RG0_DIV                    >,
				<&bpmp TEGRA264_CLK_RG1_DIV                    >,
				<&bpmp TEGRA264_CLK_RG2_DIV                    >,
				<&bpmp TEGRA264_CLK_RG3_DIV                    >,
				<&bpmp TEGRA264_CLK_RG4_DIV                    >,
				<&bpmp TEGRA264_CLK_RG5_DIV                    >,
				<&bpmp TEGRA264_CLK_RG6_DIV                    >,
				<&bpmp TEGRA264_CLK_RG7_DIV                    >,
				<&bpmp TEGRA264_CLK_RG0                        >,
				<&bpmp TEGRA264_CLK_RG1                        >,
				<&bpmp TEGRA264_CLK_RG2                        >,
				<&bpmp TEGRA264_CLK_RG3                        >,
				<&bpmp TEGRA264_CLK_RG4                        >,
				<&bpmp TEGRA264_CLK_RG5                        >,
				<&bpmp TEGRA264_CLK_RG6                        >,
				<&bpmp TEGRA264_CLK_RG7                        >,
				<&bpmp TEGRA264_CLK_DISP                       >,
				<&bpmp TEGRA264_CLK_DSC                        >,
				<&bpmp TEGRA264_CLK_DSC_ROOT                   >,
				<&bpmp TEGRA264_CLK_HUB                        >,
				<&bpmp TEGRA264_CLK_VPLLX_SOR0_MUXED           >,
				<&bpmp TEGRA264_CLK_VPLLX_SOR1_MUXED           >,
				<&bpmp TEGRA264_CLK_VPLLX_SOR2_MUXED           >,
				<&bpmp TEGRA264_CLK_VPLLX_SOR3_MUXED           >,
				<&bpmp TEGRA264_CLK_LINKA_SYM                  >,
				<&bpmp TEGRA264_CLK_LINKB_SYM                  >,
				<&bpmp TEGRA264_CLK_LINKC_SYM                  >,
				<&bpmp TEGRA264_CLK_LINKD_SYM                  >,
				<&bpmp TEGRA264_CLK_PRE_SOR0                   >,
				<&bpmp TEGRA264_CLK_PRE_SOR1                   >,
				<&bpmp TEGRA264_CLK_PRE_SOR2                   >,
				<&bpmp TEGRA264_CLK_PRE_SOR3                   >,
				<&bpmp TEGRA264_CLK_SOR0_PLL_REF               >,
				<&bpmp TEGRA264_CLK_SOR1_PLL_REF               >,
				<&bpmp TEGRA264_CLK_SOR2_PLL_REF               >,
				<&bpmp TEGRA264_CLK_SOR3_PLL_REF               >,
				<&bpmp TEGRA264_CLK_SOR0_PAD                   >,
				<&bpmp TEGRA264_CLK_SOR1_PAD                   >,
				<&bpmp TEGRA264_CLK_SOR2_PAD                   >,
				<&bpmp TEGRA264_CLK_SOR3_PAD                   >,
				<&bpmp TEGRA264_CLK_SOR0_REF                   >,
				<&bpmp TEGRA264_CLK_SOR1_REF                   >,
				<&bpmp TEGRA264_CLK_SOR2_REF                   >,
				<&bpmp TEGRA264_CLK_SOR3_REF                   >,
				<&bpmp TEGRA264_CLK_SOR0_DIV                   >,
				<&bpmp TEGRA264_CLK_SOR1_DIV                   >,
				<&bpmp TEGRA264_CLK_SOR2_DIV                   >,
				<&bpmp TEGRA264_CLK_SOR3_DIV                   >,
				<&bpmp TEGRA264_CLK_SOR0                       >,
				<&bpmp TEGRA264_CLK_SOR1                       >,
				<&bpmp TEGRA264_CLK_SOR2                       >,
				<&bpmp TEGRA264_CLK_SOR3                       >,
				<&bpmp TEGRA264_CLK_SF0_SOR                    >,
				<&bpmp TEGRA264_CLK_SF1_SOR                    >,
				<&bpmp TEGRA264_CLK_SF2_SOR                    >,
				<&bpmp TEGRA264_CLK_SF3_SOR                    >,
				<&bpmp TEGRA264_CLK_SF4_SOR                    >,
				<&bpmp TEGRA264_CLK_SF5_SOR                    >,
				<&bpmp TEGRA264_CLK_SF6_SOR                    >,
				<&bpmp TEGRA264_CLK_SF7_SOR                    >,
				<&bpmp TEGRA264_CLK_SF0                        >,
				<&bpmp TEGRA264_CLK_SF1                        >,
				<&bpmp TEGRA264_CLK_SF2                        >,
				<&bpmp TEGRA264_CLK_SF3                        >,
				<&bpmp TEGRA264_CLK_SF4                        >,
				<&bpmp TEGRA264_CLK_SF5                        >,
				<&bpmp TEGRA264_CLK_SF6                        >,
				<&bpmp TEGRA264_CLK_SF7                        >,
				<&bpmp TEGRA264_CLK_MAUD                       >,
				<&bpmp TEGRA264_CLK_AZA_2XBIT                  >,
				<&bpmp TEGRA264_CLK_DCE_CPU                    >,
				<&bpmp TEGRA264_CLK_DCE_NIC                    >,
				<&bpmp TEGRA264_CLK_PLLC4                      >,
				<&bpmp TEGRA264_CLK_PLLC4_OUT0                 >,
				<&bpmp TEGRA264_CLK_PLLC4_OUT1                 >,
				<&bpmp TEGRA264_CLK_PLLC4_MUXED                >,
				<&bpmp TEGRA264_CLK_SDMMC1                     >,
				<&bpmp TEGRA264_CLK_SDMMC_LEGACY_TM            >,
				<&bpmp TEGRA264_CLK_PLLC0                      >,
				<&bpmp TEGRA264_CLK_NAFLL_BPMP                 >,
				<&bpmp TEGRA264_CLK_PLLP_OUT_PDIV              >,
				<&bpmp TEGRA264_CLK_DISP_ROOT                  >,
				<&bpmp TEGRA264_CLK_ADSP                       >,
				<&bpmp TEGRA264_CLK_PLLA                       >,
				<&bpmp TEGRA264_CLK_PLLA1                      >,
				<&bpmp TEGRA264_CLK_PLLA1_OUT1                 >,
				<&bpmp TEGRA264_CLK_PLLAON                     >,
				<&bpmp TEGRA264_CLK_PLLAON_APE                 >,
				<&bpmp TEGRA264_CLK_PLLA_OUT0                  >,
				<&bpmp TEGRA264_CLK_AHUB                       >,
				<&bpmp TEGRA264_CLK_APE                        >,
				<&bpmp TEGRA264_CLK_I2S1_SCLK_IN               >,
				<&bpmp TEGRA264_CLK_I2S2_SCLK_IN               >,
				<&bpmp TEGRA264_CLK_I2S3_SCLK_IN               >,
				<&bpmp TEGRA264_CLK_I2S4_SCLK_IN               >,
				<&bpmp TEGRA264_CLK_I2S5_SCLK_IN               >,
				<&bpmp TEGRA264_CLK_I2S6_SCLK_IN               >,
				<&bpmp TEGRA264_CLK_I2S7_SCLK_IN               >,
				<&bpmp TEGRA264_CLK_I2S8_SCLK_IN               >,
				<&bpmp TEGRA264_CLK_I2S9_SCLK_IN               >,
				<&bpmp TEGRA264_CLK_I2S1_AUDIO_SYNC            >,
				<&bpmp TEGRA264_CLK_I2S2_AUDIO_SYNC            >,
				<&bpmp TEGRA264_CLK_I2S3_AUDIO_SYNC            >,
				<&bpmp TEGRA264_CLK_I2S4_AUDIO_SYNC            >,
				<&bpmp TEGRA264_CLK_I2S5_AUDIO_SYNC            >,
				<&bpmp TEGRA264_CLK_I2S6_AUDIO_SYNC            >,
				<&bpmp TEGRA264_CLK_I2S7_AUDIO_SYNC            >,
				<&bpmp TEGRA264_CLK_I2S8_AUDIO_SYNC            >,
				<&bpmp TEGRA264_CLK_DMIC1_AUDIO_SYNC           >,
				<&bpmp TEGRA264_CLK_DSPK1_AUDIO_SYNC           >,
				<&bpmp TEGRA264_CLK_I2S1                       >,
				<&bpmp TEGRA264_CLK_I2S2                       >,
				<&bpmp TEGRA264_CLK_I2S3                       >,
				<&bpmp TEGRA264_CLK_I2S4                       >,
				<&bpmp TEGRA264_CLK_I2S5                       >,
				<&bpmp TEGRA264_CLK_I2S6                       >,
				<&bpmp TEGRA264_CLK_I2S7                       >,
				<&bpmp TEGRA264_CLK_I2S8                       >,
				<&bpmp TEGRA264_CLK_I2S9                       >,
				<&bpmp TEGRA264_CLK_DMIC1                      >,
				<&bpmp TEGRA264_CLK_DMIC5                      >,
				<&bpmp TEGRA264_CLK_DSPK1                      >,
				<&bpmp TEGRA264_CLK_AON_CPU                    >,
				<&bpmp TEGRA264_CLK_AON_NIC                    >,
				<&bpmp TEGRA264_CLK_BPMP                       >,
				<&bpmp TEGRA264_CLK_AXI_CBB                    >,
				<&bpmp TEGRA264_CLK_FUSE                       >,
				<&bpmp TEGRA264_CLK_TSENSE                     >,
				<&bpmp TEGRA264_CLK_CSITE                      >,
				<&bpmp TEGRA264_CLK_HCSITE                     >,
				<&bpmp TEGRA264_CLK_DBGAPB                     >,
				<&bpmp TEGRA264_CLK_LA                         >,
				<&bpmp TEGRA264_CLK_PLLREFGP                   >,
				<&bpmp TEGRA264_CLK_PLLE0                      >,
				<&bpmp TEGRA264_CLK_UPHY0_PLL0_XDIG            >,
				<&bpmp TEGRA264_CLK_EQOS_APP                   >,
				<&bpmp TEGRA264_CLK_EQOS_MAC                   >,
				<&bpmp TEGRA264_CLK_EQOS_MACSEC                >,
				<&bpmp TEGRA264_CLK_EQOS_TX_PCS                >,
				<&bpmp TEGRA264_CLK_MGBES_PTP_REF              >,
				<&bpmp TEGRA264_CLK_MGBE0_UPHY1_PLL_XDIG       >,
				<&bpmp TEGRA264_CLK_MGBE0_TX_PCS               >,
				<&bpmp TEGRA264_CLK_MGBE0_MAC                  >,
				<&bpmp TEGRA264_CLK_MGBE0_MACSEC               >,
				<&bpmp TEGRA264_CLK_MGBE0_APP                  >,
				<&bpmp TEGRA264_CLK_MGBE1_UPHY1_PLL_XDIG       >,
				<&bpmp TEGRA264_CLK_MGBE1_TX_PCS               >,
				<&bpmp TEGRA264_CLK_MGBE1_MAC                  >,
				<&bpmp TEGRA264_CLK_MGBE1_MACSEC               >,
				<&bpmp TEGRA264_CLK_MGBE1_APP                  >,
				<&bpmp TEGRA264_CLK_MGBE2_UPHY1_PLL_XDIG       >,
				<&bpmp TEGRA264_CLK_MGBE2_TX_PCS               >,
				<&bpmp TEGRA264_CLK_MGBE2_MAC                  >,
				<&bpmp TEGRA264_CLK_MGBE2_MACSEC               >,
				<&bpmp TEGRA264_CLK_MGBE2_APP                  >,
				<&bpmp TEGRA264_CLK_MGBE3_UPHY1_PLL_XDIG       >,
				<&bpmp TEGRA264_CLK_MGBE3_TX_PCS               >,
				<&bpmp TEGRA264_CLK_MGBE3_MAC                  >,
				<&bpmp TEGRA264_CLK_MGBE3_MACSEC               >,
				<&bpmp TEGRA264_CLK_MGBE3_APP                  >,
				<&bpmp TEGRA264_CLK_PLLREFUFS                  >,
				<&bpmp TEGRA264_CLK_PLLREFUFS_CLKOUT624        >,
				<&bpmp TEGRA264_CLK_PLLREFUFS_REFCLKOUT        >,
				<&bpmp TEGRA264_CLK_PLLREFUFS_UFSDEV_REFCLKOUT >,
				<&bpmp TEGRA264_CLK_UFSHC_CG_SYS               >,
				<&bpmp TEGRA264_CLK_MPHY_L0_RX_LS_BIT_DIV      >,
				<&bpmp TEGRA264_CLK_MPHY_L0_RX_LS_BIT          >,
				<&bpmp TEGRA264_CLK_MPHY_L0_RX_LS_SYMB_DIV     >,
				<&bpmp TEGRA264_CLK_MPHY_L0_RX_HS_SYMB_DIV     >,
				<&bpmp TEGRA264_CLK_MPHY_L0_RX_SYMB            >,
				<&bpmp TEGRA264_CLK_MPHY_L0_UPHY_TX_FIFO       >,
				<&bpmp TEGRA264_CLK_MPHY_L0_TX_LS_3XBIT_DIV    >,
				<&bpmp TEGRA264_CLK_MPHY_L0_TX_LS_SYMB_DIV     >,
				<&bpmp TEGRA264_CLK_UPHY0_PLL4_XDIG            >,
				<&bpmp TEGRA264_CLK_MPHY_L0_TX_HS_SYMB_DIV     >,
				<&bpmp TEGRA264_CLK_MPHY_L0_TX_SYMB            >,
				<&bpmp TEGRA264_CLK_MPHY_L0_TX_LS_3XBIT        >,
				<&bpmp TEGRA264_CLK_MPHY_L0_RX_ANA             >,
				<&bpmp TEGRA264_CLK_MPHY_L1_RX_ANA             >,
				<&bpmp TEGRA264_CLK_MPHY_TX_1MHZ_REF           >,
				<&bpmp TEGRA264_CLK_MPHY_CORE_PLL_FIXED        >,
				<&bpmp TEGRA264_CLK_MPHY_IOBIST                >,
				<&bpmp TEGRA264_CLK_UFSHC_CG_SYS_DIV           >,
				<&bpmp TEGRA264_CLK_XUSB1_CORE                 >,
				<&bpmp TEGRA264_CLK_XUSB1_FALCON               >,
				<&bpmp TEGRA264_CLK_XUSB1_FS                   >,
				<&bpmp TEGRA264_CLK_XUSB1_SS                   >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P0_RX_CORE       >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P1_RX_CORE       >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P2_RX_CORE       >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P3_RX_CORE       >,
				<&bpmp TEGRA264_CLK_XUSB1_CLK480M_NVWRAP_CORE  >,
				<&bpmp TEGRA264_CLK_XUSB1_CORE_HOST            >,
				<&bpmp TEGRA264_CLK_XUSB1_CORE_DEV             >,
				<&bpmp TEGRA264_CLK_XUSB1_CORE_SUPERSPEED      >,
				<&bpmp TEGRA264_CLK_XUSB1_FALCON_HOST          >,
				<&bpmp TEGRA264_CLK_XUSB1_FALCON_SUPERSPEED    >,
				<&bpmp TEGRA264_CLK_XUSB1_FS_HOST              >,
				<&bpmp TEGRA264_CLK_XUSB1_FS_DEV               >,
				<&bpmp TEGRA264_CLK_XUSB1_HS_HSICP             >,
				<&bpmp TEGRA264_CLK_XUSB1_SS_DEV               >,
				<&bpmp TEGRA264_CLK_XUSB1_SS_SUPERSPEED        >,
				<&bpmp TEGRA264_CLK_AON_TOUCH                  >,
				<&bpmp TEGRA264_CLK_AUD_MCLK                   >,
				<&bpmp TEGRA264_CLK_EXTPERIPH1                 >,
				<&bpmp TEGRA264_CLK_EXTPERIPH2                 >,
				<&bpmp TEGRA264_CLK_EXTPERIPH3                 >,
				<&bpmp TEGRA264_CLK_EXTPERIPH4                 >,
				<&bpmp TEGRA264_CLK_JTAG_REG_UNGATED           >,
				<&bpmp TEGRA264_CLK_IST_BUS                    >,
				<&bpmp TEGRA264_CLK_IST_BUS_RIST_MCC           >,
				<&bpmp TEGRA264_CLK_MATHS_SEC_RIST             >,
				<&bpmp TEGRA264_CLK_NAFLL_IST                  >,
				<&bpmp TEGRA264_CLK_RIST_ROOT                  >,
				<&bpmp TEGRA264_CLK_IST_CONTROLLER_RIST        >,
				<&bpmp TEGRA264_CLK_MSS_ENCRYPT                >,
				<&bpmp TEGRA264_CLK_EMC                        >,
				<&bpmp TEGRA264_CLK_SPPLL0_CLKOUT100           >,
				<&bpmp TEGRA264_CLK_SPPLL0_CLKOUT270           >,
				<&bpmp TEGRA264_CLK_SPPLL1_CLKOUT100           >,
				<&bpmp TEGRA264_CLK_SPPLL1_CLKOUT270           >,
				<&bpmp TEGRA264_CLK_DP_LINKA_REF               >,
				<&bpmp TEGRA264_CLK_DP_LINKB_REF               >,
				<&bpmp TEGRA264_CLK_DP_LINKC_REF               >,
				<&bpmp TEGRA264_CLK_DP_LINKD_REF               >,
				<&bpmp TEGRA264_CLK_PLLNVCSI                   >,
				<&bpmp TEGRA264_CLK_PLLBPMPCAM                 >,
				<&bpmp TEGRA264_CLK_UTMI_PLL1                  >,
				<&bpmp TEGRA264_CLK_UTMI_PLL1_CLKOUT48         >,
				<&bpmp TEGRA264_CLK_UTMI_PLL1_CLKOUT60         >,
				<&bpmp TEGRA264_CLK_UTMI_PLL1_CLKOUT480        >,
				<&bpmp TEGRA264_CLK_NAFLL_ISP                  >,
				<&bpmp TEGRA264_CLK_NAFLL_RCE                  >,
				<&bpmp TEGRA264_CLK_NAFLL_RCE1                 >,
				<&bpmp TEGRA264_CLK_NAFLL_SE                   >,
				<&bpmp TEGRA264_CLK_NAFLL_VI                   >,
				<&bpmp TEGRA264_CLK_NAFLL_VIC                  >,
				<&bpmp TEGRA264_CLK_NAFLL_DCE                  >,
				<&bpmp TEGRA264_CLK_NAFLL_TSEC                 >,
				<&bpmp TEGRA264_CLK_NAFLL_CPAIR0               >,
				<&bpmp TEGRA264_CLK_NAFLL_CPAIR1               >,
				<&bpmp TEGRA264_CLK_NAFLL_CPAIR2               >,
				<&bpmp TEGRA264_CLK_NAFLL_CPAIR3               >,
				<&bpmp TEGRA264_CLK_NAFLL_CPAIR4               >,
				<&bpmp TEGRA264_CLK_NAFLL_CPAIR5               >,
				<&bpmp TEGRA264_CLK_NAFLL_CPAIR6               >,
				<&bpmp TEGRA264_CLK_NAFLL_GPU_SYS              >,
				<&bpmp TEGRA264_CLK_NAFLL_GPU_NVD              >,
				<&bpmp TEGRA264_CLK_NAFLL_GPU_UPROC            >,
				<&bpmp TEGRA264_CLK_NAFLL_GPU_GPC0             >,
				<&bpmp TEGRA264_CLK_NAFLL_GPU_GPC1             >,
				<&bpmp TEGRA264_CLK_NAFLL_GPU_GPC2             >,
				<&bpmp TEGRA264_CLK_SOR_LINKA_INPUT            >,
				<&bpmp TEGRA264_CLK_SOR_LINKB_INPUT            >,
				<&bpmp TEGRA264_CLK_SOR_LINKC_INPUT            >,
				<&bpmp TEGRA264_CLK_SOR_LINKD_INPUT            >,
				<&bpmp TEGRA264_CLK_SOR_LINKA_AFIFO            >,
				<&bpmp TEGRA264_CLK_SOR_LINKB_AFIFO            >,
				<&bpmp TEGRA264_CLK_SOR_LINKC_AFIFO            >,
				<&bpmp TEGRA264_CLK_SOR_LINKD_AFIFO            >,
				<&bpmp TEGRA264_CLK_I2S1_PAD_M                 >,
				<&bpmp TEGRA264_CLK_I2S2_PAD_M                 >,
				<&bpmp TEGRA264_CLK_I2S3_PAD_M                 >,
				<&bpmp TEGRA264_CLK_I2S4_PAD_M                 >,
				<&bpmp TEGRA264_CLK_I2S5_PAD_M                 >,
				<&bpmp TEGRA264_CLK_I2S6_PAD_M                 >,
				<&bpmp TEGRA264_CLK_I2S7_PAD_M                 >,
				<&bpmp TEGRA264_CLK_I2S8_PAD_M                 >,
				<&bpmp TEGRA264_CLK_I2S9_PAD_M                 >,
				<&bpmp TEGRA264_CLK_BPMP_NIC                   >,
				<&bpmp TEGRA264_CLK_CLK1M                      >,
				<&bpmp TEGRA264_CLK_RDET                       >,
				<&bpmp TEGRA264_CLK_ADC_SOC_REF                >,
				<&bpmp TEGRA264_CLK_UPHY0_PLL0_TXREF           >,
				<&bpmp TEGRA264_CLK_EQOS_TX                    >,
				<&bpmp TEGRA264_CLK_EQOS_TX_M                  >,
				<&bpmp TEGRA264_CLK_EQOS_RX_PCS_IN             >,
				<&bpmp TEGRA264_CLK_EQOS_RX_PCS_M              >,
				<&bpmp TEGRA264_CLK_EQOS_RX_IN                 >,
				<&bpmp TEGRA264_CLK_EQOS_RX                    >,
				<&bpmp TEGRA264_CLK_EQOS_RX_M                  >,
				<&bpmp TEGRA264_CLK_MGBE0_UPHY1_PLL_TXREF      >,
				<&bpmp TEGRA264_CLK_MGBE0_TX                   >,
				<&bpmp TEGRA264_CLK_MGBE0_TX_M                 >,
				<&bpmp TEGRA264_CLK_MGBE0_RX_PCS_IN            >,
				<&bpmp TEGRA264_CLK_MGBE0_RX_PCS_M             >,
				<&bpmp TEGRA264_CLK_MGBE0_RX_IN                >,
				<&bpmp TEGRA264_CLK_MGBE0_RX_M                 >,
				<&bpmp TEGRA264_CLK_MGBE1_UPHY1_PLL_TXREF      >,
				<&bpmp TEGRA264_CLK_MGBE1_TX                   >,
				<&bpmp TEGRA264_CLK_MGBE1_TX_M                 >,
				<&bpmp TEGRA264_CLK_MGBE1_RX_PCS_IN            >,
				<&bpmp TEGRA264_CLK_MGBE1_RX_PCS_M             >,
				<&bpmp TEGRA264_CLK_MGBE1_RX_IN                >,
				<&bpmp TEGRA264_CLK_MGBE1_RX_M                 >,
				<&bpmp TEGRA264_CLK_MGBE2_UPHY1_PLL_TXREF      >,
				<&bpmp TEGRA264_CLK_MGBE2_TX                   >,
				<&bpmp TEGRA264_CLK_MGBE2_TX_M                 >,
				<&bpmp TEGRA264_CLK_MGBE2_RX_PCS_IN            >,
				<&bpmp TEGRA264_CLK_MGBE2_RX_PCS_M             >,
				<&bpmp TEGRA264_CLK_MGBE2_RX_IN                >,
				<&bpmp TEGRA264_CLK_MGBE2_RX_M                 >,
				<&bpmp TEGRA264_CLK_MGBE3_UPHY1_PLL_TXREF      >,
				<&bpmp TEGRA264_CLK_MGBE3_TX                   >,
				<&bpmp TEGRA264_CLK_MGBE3_TX_M                 >,
				<&bpmp TEGRA264_CLK_MGBE3_RX_PCS_IN            >,
				<&bpmp TEGRA264_CLK_MGBE3_RX_PCS_M             >,
				<&bpmp TEGRA264_CLK_MGBE3_RX_IN                >,
				<&bpmp TEGRA264_CLK_MGBE3_RX_M                 >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P0_TX_CORE       >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P1_TX_CORE       >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P2_TX_CORE       >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P3_TX_CORE       >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P0_TX            >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P1_TX            >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P2_TX            >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P3_TX            >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P0_RX_IN         >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P1_RX_IN         >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P2_RX_IN         >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P3_RX_IN         >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P0_RX_M          >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P1_RX_M          >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P2_RX_M          >,
				<&bpmp TEGRA264_CLK_UPHY0_USB_P3_RX_M          >,
				<&bpmp TEGRA264_CLK_UPHY0_LANE0_TX_M           >,
				<&bpmp TEGRA264_CLK_PCIE_C1_XCLK_NOBG_M        >,
				<&bpmp TEGRA264_CLK_PCIE_C2_XCLK_NOBG_M        >,
				<&bpmp TEGRA264_CLK_PCIE_C3_XCLK_NOBG_M        >,
				<&bpmp TEGRA264_CLK_PCIE_C4_XCLK_NOBG_M        >,
				<&bpmp TEGRA264_CLK_PCIE_C5_XCLK_NOBG_M        >,
				<&bpmp TEGRA264_CLK_PCIE_C1_L0_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C1_L1_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C1_L2_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C1_L3_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C2_L0_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C2_L1_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C2_L2_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C2_L3_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C3_L0_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C3_L1_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C4_L0_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C4_L1_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C4_L2_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C4_L3_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C4_L4_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C4_L5_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C4_L6_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C4_L7_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C5_L0_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C5_L1_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C5_L2_RX_M            >,
				<&bpmp TEGRA264_CLK_PCIE_C5_L3_RX_M            >,
				<&bpmp TEGRA264_CLK_MPHY_L0_RX_PWM_BIT_M       >,
				<&bpmp TEGRA264_CLK_MPHY_L1_RX_PWM_BIT_M       >,
				<&bpmp TEGRA264_CLK_DBB_UPHY0                  >,
				<&bpmp TEGRA264_CLK_UPHY0_UXL_CORE             >,
				<&bpmp TEGRA264_CLK_ISC_CPU_ROOT               >,
				<&bpmp TEGRA264_CLK_ISC_NIC                    >,
				<&bpmp TEGRA264_CLK_CTC_TXCLK0_M               >,
				<&bpmp TEGRA264_CLK_CTC_TXCLK1_M               >,
				<&bpmp TEGRA264_CLK_CTC_RXCLK0_M               >,
				<&bpmp TEGRA264_CLK_CTC_RXCLK1_M               >,
				<&bpmp TEGRA264_CLK_PLLREFGP_OUT               >,
				<&bpmp TEGRA264_CLK_PLLREFGP_OUT1              >,
				<&bpmp TEGRA264_CLK_GPU_SYS                    >,
				<&bpmp TEGRA264_CLK_GPU_NVD                    >,
				<&bpmp TEGRA264_CLK_GPU_UPROC                  >,
				<&bpmp TEGRA264_CLK_GPU_GPC0                   >,
				<&bpmp TEGRA264_CLK_GPU_GPC1                   >,
				<&bpmp TEGRA264_CLK_GPU_GPC2                   >,
				<&bpmp TEGRA264_CLK_PLLX                       >,
				<&bpmp TEGRA264_CLK_APE_SOUNDWIRE_MSRC0        >,
				<&bpmp TEGRA264_CLK_APE_SOUNDWIRE_DATA_EN_SHAPER >,
				<&bpmp TEGRA264_CLK_AO_SOUNDWIRE_MSRC0           >,
				<&bpmp TEGRA264_CLK_AO_SOUNDWIRE_DATA_EN_SHAPER  >,
				<&bpmp TEGRA264_CLK_DPAUX                      >;
			clock-names = "osc",
				"clk_s",
				"jtag_reg",
				"spll",
				"spll_out0",
				"spll_out1",
				"spll_out2",
				"spll_out3",
				"spll_out4",
				"spll_out5",
				"spll_out6",
				"spll_out7",
				"aon_i2c",
				"host1x",
				"isp",
				"isp1",
				"isp_root",
				"nafll_pva0_core",
				"nafll_pva0_vps",
				"nvcsi",
				"nvcsilp",
				"pllp_out0",
				"pva0_cpu_axi",
				"pva0_vps",
				"pwm10",
				"pwm2",
				"pwm3",
				"pwm4",
				"pwm5",
				"pwm9",
				"qspi0",
				"qspi0_2x_pm",
				"rce1_cpu",
				"rce1_nic",
				"rce_cpu",
				"rce_nic",
				"se",
				"seu1",
				"seu2",
				"seu3",
				"se_root",
				"spi1",
				"spi2",
				"spi3",
				"spi4",
				"spi5",
				"top_i2c",
				"tsec",
				"tsec_pka",
				"uart0",
				"uart10",
				"uart11",
				"uart4",
				"uart5",
				"uart8",
				"uart9",
				"vi",
				"vi1",
				"vic",
				"vi_root",
				"disppll",
				"sppll0",
				"sppll0_clkout1a",
				"sppll0_clkout2a",
				"sppll1",
				"vpll0",
				"vpll1",
				"vpll2",
				"vpll3",
				"vpll4",
				"vpll5",
				"vpll6",
				"vpll7",
				"rg0_div",
				"rg1_div",
				"rg2_div",
				"rg3_div",
				"rg4_div",
				"rg5_div",
				"rg6_div",
				"rg7_div",
				"rg0",
				"rg1",
				"rg2",
				"rg3",
				"rg4",
				"rg5",
				"rg6",
				"rg7",
				"disp",
				"dsc",
				"dsc_root",
				"hub",
				"vpllx_sor0_muxed",
				"vpllx_sor1_muxed",
				"vpllx_sor2_muxed",
				"vpllx_sor3_muxed",
				"linka_sym",
				"linkb_sym",
				"linkc_sym",
				"linkd_sym",
				"pre_sor0",
				"pre_sor1",
				"pre_sor2",
				"pre_sor3",
				"sor0_pll_ref",
				"sor1_pll_ref",
				"sor2_pll_ref",
				"sor3_pll_ref",
				"sor0_pad",
				"sor1_pad",
				"sor2_pad",
				"sor3_pad",
				"sor0_ref",
				"sor1_ref",
				"sor2_ref",
				"sor3_ref",
				"sor0_div",
				"sor1_div",
				"sor2_div",
				"sor3_div",
				"sor0",
				"sor1",
				"sor2",
				"sor3",
				"sf0_sor",
				"sf1_sor",
				"sf2_sor",
				"sf3_sor",
				"sf4_sor",
				"sf5_sor",
				"sf6_sor",
				"sf7_sor",
				"sf0",
				"sf1",
				"sf2",
				"sf3",
				"sf4",
				"sf5",
				"sf6",
				"sf7",
				"maud",
				"aza_2xbit",
				"dce_cpu",
				"dce_nic",
				"pllc4",
				"pllc4_out0",
				"pllc4_out1",
				"pllc4_muxed",
				"sdmmc1",
				"sdmmc_legacy_tm",
				"pllc0",
				"nafll_bpmp",
				"pllp_out_pdiv",
				"disp_root",
				"adsp",
				"plla",
				"plla1",
				"plla1_out1",
				"pllaon",
				"pllaon_ape",
				"plla_out0",
				"ahub",
				"ape",
				"i2s1_sclk_in",
				"i2s2_sclk_in",
				"i2s3_sclk_in",
				"i2s4_sclk_in",
				"i2s5_sclk_in",
				"i2s6_sclk_in",
				"i2s7_sclk_in",
				"i2s8_sclk_in",
				"i2s9_sclk_in",
				"i2s1_audio_sync",
				"i2s2_audio_sync",
				"i2s3_audio_sync",
				"i2s4_audio_sync",
				"i2s5_audio_sync",
				"i2s6_audio_sync",
				"i2s7_audio_sync",
				"i2s8_audio_sync",
				"dmic1_audio_sync",
				"dspk1_audio_sync",
				"i2s1",
				"i2s2",
				"i2s3",
				"i2s4",
				"i2s5",
				"i2s6",
				"i2s7",
				"i2s8",
				"i2s9",
				"dmic1",
				"dmic5",
				"dspk1",
				"aon_cpu",
				"aon_nic",
				"bpmp",
				"axi_cbb",
				"fuse",
				"tsense",
				"csite",
				"hcsite",
				"dbgapb",
				"la",
				"pllrefgp",
				"plle0",
				"uphy0_pll0_xdig",
				"eqos_app",
				"eqos_mac",
				"eqos_macsec",
				"eqos_tx_pcs",
				"mgbes_ptp_ref",
				"mgbe0_uphy1_pll_xdig",
				"mgbe0_tx_pcs",
				"mgbe0_mac",
				"mgbe0_macsec",
				"mgbe0_app",
				"mgbe1_uphy1_pll_xdig",
				"mgbe1_tx_pcs",
				"mgbe1_mac",
				"mgbe1_macsec",
				"mgbe1_app",
				"mgbe2_uphy1_pll_xdig",
				"mgbe2_tx_pcs",
				"mgbe2_mac",
				"mgbe2_macsec",
				"mgbe2_app",
				"mgbe3_uphy1_pll_xdig",
				"mgbe3_tx_pcs",
				"mgbe3_mac",
				"mgbe3_macsec",
				"mgbe3_app",
				"pllrefufs",
				"pllrefufs_clkout624",
				"pllrefufs_refclkout",
				"pllrefufs_ufsdev_refclkout",
				"ufshc_cg_sys",
				"mphy_l0_rx_ls_bit_div",
				"mphy_l0_rx_ls_bit",
				"mphy_l0_rx_ls_symb_div",
				"mphy_l0_rx_hs_symb_div",
				"mphy_l0_rx_symb",
				"mphy_l0_uphy_tx_fifo",
				"mphy_l0_tx_ls_3xbit_div",
				"mphy_l0_tx_ls_symb_div",
				"uphy0_pll4_xdig",
				"mphy_l0_tx_hs_symb_div",
				"mphy_l0_tx_symb",
				"mphy_l0_tx_ls_3xbit",
				"mphy_l0_rx_ana",
				"mphy_l1_rx_ana",
				"mphy_tx_1mhz_ref",
				"mphy_core_pll_fixed",
				"mphy_iobist",
				"ufshc_cg_sys_div",
				"xusb1_core",
				"xusb1_falcon",
				"xusb1_fs",
				"xusb1_ss",
				"uphy0_usb_p0_rx_core",
				"uphy0_usb_p1_rx_core",
				"uphy0_usb_p2_rx_core",
				"uphy0_usb_p3_rx_core",
				"xusb1_clk480m_nvwrap_core",
				"xusb1_core_host",
				"xusb1_core_dev",
				"xusb1_core_superspeed",
				"xusb1_falcon_host",
				"xusb1_falcon_superspeed",
				"xusb1_fs_host",
				"xusb1_fs_dev",
				"xusb1_hs_hsicp",
				"xusb1_ss_dev",
				"xusb1_ss_superspeed",
				"aon_touch",
				"aud_mclk",
				"extperiph1",
				"extperiph2",
				"extperiph3",
				"extperiph4",
				"jtag_reg_ungated",
				"ist_bus",
				"ist_bus_rist_mcc",
				"maths_sec_rist",
				"nafll_ist",
				"rist_root",
				"ist_controller_rist",
				"mss_encrypt",
				"emc",
				"sppll0_clkout100",
				"sppll0_clkout270",
				"sppll1_clkout100",
				"sppll1_clkout270",
				"dp_linka_ref",
				"dp_linkb_ref",
				"dp_linkc_ref",
				"dp_linkd_ref",
				"pllnvcsi",
				"pllbpmpcam",
				"utmi_pll1",
				"utmi_pll1_clkout48",
				"utmi_pll1_clkout60",
				"utmi_pll1_clkout480",
				"nafll_isp",
				"nafll_rce",
				"nafll_rce1",
				"nafll_se",
				"nafll_vi",
				"nafll_vic",
				"nafll_dce",
				"nafll_tsec",
				"nafll_cpair0",
				"nafll_cpair1",
				"nafll_cpair2",
				"nafll_cpair3",
				"nafll_cpair4",
				"nafll_cpair5",
				"nafll_cpair6",
				"nafll_gpu_sys",
				"nafll_gpu_nvd",
				"nafll_gpu_uproc",
				"nafll_gpu_gpc0",
				"nafll_gpu_gpc1",
				"nafll_gpu_gpc2",
				"sor_linka_input",
				"sor_linkb_input",
				"sor_linkc_input",
				"sor_linkd_input",
				"sor_linka_afifo",
				"sor_linkb_afifo",
				"sor_linkc_afifo",
				"sor_linkd_afifo",
				"i2s1_pad_m",
				"i2s2_pad_m",
				"i2s3_pad_m",
				"i2s4_pad_m",
				"i2s5_pad_m",
				"i2s6_pad_m",
				"i2s7_pad_m",
				"i2s8_pad_m",
				"i2s9_pad_m",
				"bpmp_nic",
				"clk1m",
				"rdet",
				"adc_soc_ref",
				"uphy0_pll0_txref",
				"eqos_tx",
				"eqos_tx_m",
				"eqos_rx_pcs_in",
				"eqos_rx_pcs_m",
				"eqos_rx_in",
				"eqos_rx",
				"eqos_rx_m",
				"mgbe0_uphy1_pll_txref",
				"mgbe0_tx",
				"mgbe0_tx_m",
				"mgbe0_rx_pcs_in",
				"mgbe0_rx_pcs_m",
				"mgbe0_rx_in",
				"mgbe0_rx_m",
				"mgbe1_uphy1_pll_txref",
				"mgbe1_tx",
				"mgbe1_tx_m",
				"mgbe1_rx_pcs_in",
				"mgbe1_rx_pcs_m",
				"mgbe1_rx_in",
				"mgbe1_rx_m",
				"mgbe2_uphy1_pll_txref",
				"mgbe2_tx",
				"mgbe2_tx_m",
				"mgbe2_rx_pcs_in",
				"mgbe2_rx_pcs_m",
				"mgbe2_rx_in",
				"mgbe2_rx_m",
				"mgbe3_uphy1_pll_txref",
				"mgbe3_tx",
				"mgbe3_tx_m",
				"mgbe3_rx_pcs_in",
				"mgbe3_rx_pcs_m",
				"mgbe3_rx_in",
				"mgbe3_rx_m",
				"uphy0_usb_p0_tx_core",
				"uphy0_usb_p1_tx_core",
				"uphy0_usb_p2_tx_core",
				"uphy0_usb_p3_tx_core",
				"uphy0_usb_p0_tx",
				"uphy0_usb_p1_tx",
				"uphy0_usb_p2_tx",
				"uphy0_usb_p3_tx",
				"uphy0_usb_p0_rx_in",
				"uphy0_usb_p1_rx_in",
				"uphy0_usb_p2_rx_in",
				"uphy0_usb_p3_rx_in",
				"uphy0_usb_p0_rx_m",
				"uphy0_usb_p1_rx_m",
				"uphy0_usb_p2_rx_m",
				"uphy0_usb_p3_rx_m",
				"uphy0_lane0_tx_m",
				"pcie_c1_xclk_nobg_m",
				"pcie_c2_xclk_nobg_m",
				"pcie_c3_xclk_nobg_m",
				"pcie_c4_xclk_nobg_m",
				"pcie_c5_xclk_nobg_m",
				"pcie_c1_l0_rx_m",
				"pcie_c1_l1_rx_m",
				"pcie_c1_l2_rx_m",
				"pcie_c1_l3_rx_m",
				"pcie_c2_l0_rx_m",
				"pcie_c2_l1_rx_m",
				"pcie_c2_l2_rx_m",
				"pcie_c2_l3_rx_m",
				"pcie_c3_l0_rx_m",
				"pcie_c3_l1_rx_m",
				"pcie_c4_l0_rx_m",
				"pcie_c4_l1_rx_m",
				"pcie_c4_l2_rx_m",
				"pcie_c4_l3_rx_m",
				"pcie_c4_l4_rx_m",
				"pcie_c4_l5_rx_m",
				"pcie_c4_l6_rx_m",
				"pcie_c4_l7_rx_m",
				"pcie_c5_l0_rx_m",
				"pcie_c5_l1_rx_m",
				"pcie_c5_l2_rx_m",
				"pcie_c5_l3_rx_m",
				"mphy_l0_rx_pwm_bit_m",
				"mphy_l1_rx_pwm_bit_m",
				"dbb_uphy0",
				"uphy0_uxl_core",
				"isc_cpu_root",
				"isc_nic",
				"ctc_txclk0_m",
				"ctc_txclk1_m",
				"ctc_rxclk0_m",
				"ctc_rxclk1_m",
				"pllrefgp_out",
				"pllrefgp_out1",
				"gpu_sys",
				"gpu_nvd",
				"gpu_uproc",
				"gpu_gpc0",
				"gpu_gpc1",
				"gpu_gpc2",
				"pllx",
				"ape_soundwire_msrc0",
				"ape_soundwire_data_en_shaper",
				"ao_soundwire_msrc0",
				"ao_soundwire_data_en_shaper",
				"dpaux0_clk";

			resets = <&bpmp TEGRA264_RESET_APE_TKE     >,
				<&bpmp TEGRA264_RESET_CEC          >,
				<&bpmp TEGRA264_RESET_ADSP_ALL     >,
				<&bpmp TEGRA264_RESET_RCE_ALL      >,
				<&bpmp TEGRA264_RESET_UFSHC        >,
				<&bpmp TEGRA264_RESET_UFSHC_AXI_M  >,
				<&bpmp TEGRA264_RESET_UFSHC_LP_SEQ >,
				<&bpmp TEGRA264_RESET_DPAUX        >,
				<&bpmp TEGRA264_RESET_EQOS_PCS     >,
				<&bpmp TEGRA264_RESET_HWPM         >,
				<&bpmp TEGRA264_RESET_I2C1         >,
				<&bpmp TEGRA264_RESET_I2C2         >,
				<&bpmp TEGRA264_RESET_I2C3         >,
				<&bpmp TEGRA264_RESET_I2C4         >,
				<&bpmp TEGRA264_RESET_I2C6         >,
				<&bpmp TEGRA264_RESET_I2C7         >,
				<&bpmp TEGRA264_RESET_I2C8         >,
				<&bpmp TEGRA264_RESET_I2C9         >,
				<&bpmp TEGRA264_RESET_ISP          >,
				<&bpmp TEGRA264_RESET_LA           >,
				<&bpmp TEGRA264_RESET_NVCSI        >,
				<&bpmp TEGRA264_RESET_EQOS_MAC     >,
				<&bpmp TEGRA264_RESET_PWM10        >,
				<&bpmp TEGRA264_RESET_PWM2         >,
				<&bpmp TEGRA264_RESET_PWM3         >,
				<&bpmp TEGRA264_RESET_PWM4         >,
				<&bpmp TEGRA264_RESET_PWM5         >,
				<&bpmp TEGRA264_RESET_PWM9         >,
				<&bpmp TEGRA264_RESET_QSPI0        >,
				<&bpmp TEGRA264_RESET_HDA          >,
				<&bpmp TEGRA264_RESET_HDACODEC     >,
				<&bpmp TEGRA264_RESET_I2C0         >,
				<&bpmp TEGRA264_RESET_I2C10        >,
				<&bpmp TEGRA264_RESET_SDMMC1       >,
				<&bpmp TEGRA264_RESET_MIPI_CAL     >,
				<&bpmp TEGRA264_RESET_SPI1         >,
				<&bpmp TEGRA264_RESET_SPI2         >,
				<&bpmp TEGRA264_RESET_SPI3         >,
				<&bpmp TEGRA264_RESET_SPI4         >,
				<&bpmp TEGRA264_RESET_SPI5         >,
				<&bpmp TEGRA264_RESET_SPI7         >,
				<&bpmp TEGRA264_RESET_SPI8         >,
				<&bpmp TEGRA264_RESET_SPI9         >,
				<&bpmp TEGRA264_RESET_TACH0        >,
				<&bpmp TEGRA264_RESET_TSEC         >,
				<&bpmp TEGRA264_RESET_VI           >,
				<&bpmp TEGRA264_RESET_VI1          >,
				<&bpmp TEGRA264_RESET_PVA0_ALL     >,
				<&bpmp TEGRA264_RESET_VIC          >,
				<&bpmp TEGRA264_RESET_MPHY_CLK_CTL >,
				<&bpmp TEGRA264_RESET_MPHY_L0_RX   >,
				<&bpmp TEGRA264_RESET_MPHY_L0_TX   >,
				<&bpmp TEGRA264_RESET_MPHY_L1_RX   >,
				<&bpmp TEGRA264_RESET_MPHY_L1_TX   >,
				<&bpmp TEGRA264_RESET_ISP1         >,
				<&bpmp TEGRA264_RESET_I2C11        >,
				<&bpmp TEGRA264_RESET_I2C12        >,
				<&bpmp TEGRA264_RESET_I2C14        >,
				<&bpmp TEGRA264_RESET_I2C15        >,
				<&bpmp TEGRA264_RESET_I2C16        >,
				<&bpmp TEGRA264_RESET_EQOS_MACSEC  >,
				<&bpmp TEGRA264_RESET_MGBE0_PCS    >,
				<&bpmp TEGRA264_RESET_MGBE0_MAC    >,
				<&bpmp TEGRA264_RESET_MGBE0_MACSEC >,
				<&bpmp TEGRA264_RESET_MGBE1_PCS    >,
				<&bpmp TEGRA264_RESET_MGBE1_MAC    >,
				<&bpmp TEGRA264_RESET_MGBE1_MACSEC >,
				<&bpmp TEGRA264_RESET_MGBE2_PCS    >,
				<&bpmp TEGRA264_RESET_MGBE2_MAC    >,
				<&bpmp TEGRA264_RESET_MGBE2_MACSEC >,
				<&bpmp TEGRA264_RESET_MGBE3_PCS    >,
				<&bpmp TEGRA264_RESET_MGBE3_MAC    >,
				<&bpmp TEGRA264_RESET_MGBE3_MACSEC >,
				<&bpmp TEGRA264_RESET_ADSP_CORE0   >,
				<&bpmp TEGRA264_RESET_ADSP_CORE1   >,
				<&bpmp TEGRA264_RESET_APE          >,
				<&bpmp TEGRA264_RESET_XUSB1_PADCTL >,
				<&bpmp TEGRA264_RESET_AON_CPU_ALL  >,
				<&bpmp TEGRA264_RESET_UART4        >,
				<&bpmp TEGRA264_RESET_UART5        >,
				<&bpmp TEGRA264_RESET_UART9        >,
				<&bpmp TEGRA264_RESET_UART10       >;
			reset-names = "ape_tke",
				"cec",
				"adsp_all",
				"rce_all",
				"ufshc",
				"ufshc_axi_m",
				"ufshc_lp_seq",
				"dpaux",
				"eqos",
				"hwpm",
				"i2c1",
				"i2c2",
				"i2c3",
				"i2c4",
				"i2c6",
				"i2c7",
				"i2c8",
				"i2c9",
				"isp",
				"la",
				"nvcsi",
				"eqos_mac",
				"pwm10",
				"pwm2",
				"pwm3",
				"pwm4",
				"pwm5",
				"pwm9",
				"qspi0",
				"hda",
				"hdacodec",
				"i2c0",
				"i2c10",
				"sdmmc1",
				"mipi_cal",
				"spi1",
				"spi2",
				"spi3",
				"spi4",
				"spi5",
				"spi7",
				"spi8",
				"spi9",
				"tach0",
				"tsec",
				"vi",
				"vi1",
				"pva0_all",
				"vic",
				"mphy_clk_ctl",
				"mphy_l0_rx",
				"mphy_l0_tx",
				"mphy_l1_rx",
				"mphy_l1_tx",
				"isp1",
				"i2c11",
				"i2c12",
				"i2c14",
				"i2c15",
				"i2c16",
				"eqos_macsec",
				"mgbe0_pcs",
				"mgbe0_mac",
				"mgbe0_macsec",
				"mgbe1_pcs",
				"mgbe1_mac",
				"mgbe1_macsec",
				"mgbe2_pcs",
				"mgbe2_mac",
				"mgbe2_macsec",
				"mgbe3_pcs",
				"mgbe3_mac",
				"mgbe3_macsec",
				"adsp_core0",
				"adsp_core1",
				"ape",
				"xusb1_padctl",
				"aon_cpu_all",
				"uart4",
				"uart5",
				"uart9",
				"uart10";
		};
	};

	fsicom_client: fsicom_client {
		compatible = "nvidia,tegra234-fsicom-client";
		mboxes =
			<&top_hsp2 (TEGRA_HSP_MBOX_TYPE_SM | TEGRA_HSP_MBOX_TYPE_SM_128BIT) TEGRA_HSP_SM_TX(2)>,
			<&top_hsp2 (TEGRA_HSP_MBOX_TYPE_SM | TEGRA_HSP_MBOX_TYPE_SM_128BIT) TEGRA_HSP_SM_RX(1)>,
			<&top_hsp2 (TEGRA_HSP_MBOX_TYPE_SM | TEGRA_HSP_MBOX_TYPE_SM_128BIT) TEGRA_HSP_SM_TX(5)>,
			<&top_hsp2 (TEGRA_HSP_MBOX_TYPE_SM | TEGRA_HSP_MBOX_TYPE_SM_128BIT) TEGRA_HSP_SM_RX(4)>;
		mbox-names = "fsi-tx-cpu0", "fsi-rx-cpu0", "fsi-tx-cpu1", "fsi-rx-cpu1";
		memory-region = <&fsicom_resv>;
		dma-coherent;
#if defined(ENABLE_FSI) && !defined(ENABLE_MODS_CONFIG)
		enable-deinit-notify;
#endif
		smmu_inst = <0>;
		max_fsi_core=<1>;
		fsi_core_notify=<0>;
		fsi_core_polling=<>;
		status = "disabled";
	};

	fsicom_client_inst1: fsicom_client_inst1 {
		compatible = "nvidia,tegra234-fsicom-client";
		memory-region = <&fsicom_resv_inst1>;
		dma-coherent;
		smmu_inst = <1>;
		status = "disabled";
	};

	fsicom_client_inst2: fsicom_client_inst2 {
		compatible = "nvidia,tegra234-fsicom-client";
		memory-region = <&fsicom_resv_inst2>;
		dma-coherent;
		smmu_inst = <2>;
		status = "disabled";
	};

	fsicom_client_inst3: fsicom_client_inst3 {
		compatible = "nvidia,tegra234-fsicom-client";
		memory-region = <&fsicom_resv_inst3>;
		dma-coherent;
		smmu_inst = <3>;
		status = "disabled";
	};

	FsiComIvc {
		compatible = "nvidia,tegra-fsicom-channels";
		status = "disabled";
		nChannel=<9>;
		nvsciipc_endpoint = "nvfsicom_EPD",
												"nvfsicom_CcplexApp",
												"nvfsicom_CcplexApp_state_change",
												"nvfsicom_app1",
												"nvfsicom_app2",
												"nvfsicom_appGR";
		channel_0{
			frame-count = <7>;
			frame-size = <2048>;
			core-id = <0>;
			NvSciCh = "nvfsicom_EPD";
		};
		channel_1{
			frame-count = <30>;
			frame-size = <64>;
			core-id = <0>;
			NvSciCh = "nvfsicom_CcplexApp";
		};
		channel_2{
			frame-count = <4>;
			frame-size = <64>;
			core-id = <0>;
			NvSciCh = "nvfsicom_CcplexApp_state_change";
		};
		channel_3{
			frame-count = <4>;
			frame-size = <64>;
			core-id = <0>;
			NvSciCh = "nvfsicom_app1";
		};
		channel_4{
			frame-count = <2>;
			frame-size = <64>;
			core-id = <1>;
			NvSciCh = "nvfsicom_app2";
		};
		channel_5{
			frame-count = <4>;
			frame-size = <64>;
			core-id = <0>;
			NvSciCh = "nvfsicom_appGR";
		};
		channel_6{
			frame-count = <4>;
			frame-size = <10240>;
			core-id = <0>;
		};
		channel_10{
			frame-count = <4>;
			frame-size = <64>;
			core-id = <2>;
			notification = "disabled";
			NvSciCh = "nvfsicom_app3";
		};
		channel_11{
			frame-count = <4>;
			frame-size = <1024>;
			core-id = <3>;
			notification = "disabled";
			NvSciCh = "nvfsicom_app4";
		};
	};

	FsiComClientChConfigEpd{
		compatible = "nvidia,tegra-fsicom-EPD";
		status = "disabled";
		channelid_list = <0>;
	};

	dce@8808000000 {
		compatible = "nvidia,tegra264-dce";
		reg = <0x00000088 0x08000000 0x00000000 0x00800000>;
		interrupts = <GIC_SPI 238 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dce-smb-0", "dce-smb-1", "dce-smb-2", "dce-smb-3";
		iommus = <&smmu3_mmu TEGRA_SID_DCE>;
		status = "disabled";
		sha-carveout {
			compatible = "sha-carveout";
			status = "disabled";
		};
	};
	nvdisplay: display@8808c00000 {
		compatible = "nvidia,tegra264-display";
		power-domains = <&bpmp TEGRA264_POWER_DOMAIN_DISP>;
		nvidia,num-dpaux-instance = <0x00000004>;
		nvidia,bpmp = <&bpmp>;

		/*
		 * FIXME: Figure out why using size from address_map causes a timeout in
		 * ap_sim_display/nvkmsModeset test
		 */
		/*
		 * Note: For dpaux, reg base is specified only for dpaux0 because RM maps and creates
		 * aperture only for dpaux0 reg space and uses the dpaux0's aperture to access
		 * registers of all valid dpaux instances by indexing the register offset instead
		 * of using separate reg space apertures per instance.
		 * But, the IRQs are handled separately for each dpaux instance. Hence 'interrupts'
		 * have been added for all instances.
		 * For resets, only one dpaux0_reset is required because on T264 there's only one
		 * IP reset for all dpaux instances.
		 */
		reg-names = "nvdisplay", "dpaux0", "hdacodec", "mipical", "vdisp";
		reg = <0x88 0x8c00000 0x00 0x1fffff>,
		      <0x88 0x9680000 0x00 0x7ffff>,
		      <0x88 0x9101000 0x00 0xfff>,
		      <0x81 0x89840000 0x00 0xffff>,
		      <0x88 0x8d00000 0x00 0x00010000>;
		interrupt-names = "nvdisplay", "dpaux0", "dpaux1", "dpaux2", "dpaux3", "hdacodec", "vdisp";
		interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>,
                             <GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>,
                             <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>,
                             <GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH>;

		clocks =	<&bpmp TEGRA264_CLK_HUB>,
				<&bpmp TEGRA264_CLK_DISP>,
				<&bpmp TEGRA264_CLK_RG0_DIV>,
				<&bpmp TEGRA264_CLK_RG1_DIV>,
				<&bpmp TEGRA264_CLK_RG2_DIV>,
				<&bpmp TEGRA264_CLK_RG3_DIV>,
				<&bpmp TEGRA264_CLK_RG4_DIV>,
				<&bpmp TEGRA264_CLK_RG5_DIV>,
				<&bpmp TEGRA264_CLK_RG6_DIV>,
				<&bpmp TEGRA264_CLK_RG7_DIV>,
				<&bpmp TEGRA264_CLK_FUSE>,
				<&bpmp TEGRA264_CLK_SPPLL0_CLKOUT1A>,
				<&bpmp TEGRA264_CLK_SPPLL0_CLKOUT2A>,
				<&bpmp TEGRA264_CLK_SPPLL0_CLKOUT270>,
				<&bpmp TEGRA264_CLK_SPPLL1_CLKOUT270>,
				<&bpmp TEGRA264_CLK_SPPLL0_CLKOUT100>,
				<&bpmp TEGRA264_CLK_SPPLL1_CLKOUT100>,
				<&bpmp TEGRA264_CLK_VPLL0>,
				<&bpmp TEGRA264_CLK_VPLL1>,
				<&bpmp TEGRA264_CLK_VPLL2>,
				<&bpmp TEGRA264_CLK_VPLL3>,
				<&bpmp TEGRA264_CLK_VPLL4>,
				<&bpmp TEGRA264_CLK_VPLL5>,
				<&bpmp TEGRA264_CLK_VPLL6>,
				<&bpmp TEGRA264_CLK_VPLL7>,
				<&bpmp TEGRA264_CLK_RG0>,
				<&bpmp TEGRA264_CLK_RG1>,
				<&bpmp TEGRA264_CLK_RG2>,
				<&bpmp TEGRA264_CLK_RG3>,
				<&bpmp TEGRA264_CLK_RG4>,
				<&bpmp TEGRA264_CLK_RG5>,
				<&bpmp TEGRA264_CLK_RG6>,
				<&bpmp TEGRA264_CLK_RG7>,
				<&bpmp TEGRA264_CLK_DISPPLL>,
				<&bpmp TEGRA264_CLK_PRE_SOR0>,
				<&bpmp TEGRA264_CLK_PRE_SOR1>,
				<&bpmp TEGRA264_CLK_PRE_SOR2>,
				<&bpmp TEGRA264_CLK_PRE_SOR3>,
				<&bpmp TEGRA264_CLK_DP_LINKA_REF>,
				<&bpmp TEGRA264_CLK_DP_LINKB_REF>,
				<&bpmp TEGRA264_CLK_DP_LINKC_REF>,
				<&bpmp TEGRA264_CLK_DP_LINKD_REF>,
				<&bpmp TEGRA264_CLK_SOR_LINKA_INPUT>,
				<&bpmp TEGRA264_CLK_SOR_LINKB_INPUT>,
				<&bpmp TEGRA264_CLK_SOR_LINKC_INPUT>,
				<&bpmp TEGRA264_CLK_SOR_LINKD_INPUT>,
				<&bpmp TEGRA264_CLK_SOR_LINKA_AFIFO>,
				<&bpmp TEGRA264_CLK_SOR_LINKB_AFIFO>,
				<&bpmp TEGRA264_CLK_SOR_LINKC_AFIFO>,
				<&bpmp TEGRA264_CLK_SOR_LINKD_AFIFO>,
				<&bpmp TEGRA264_CLK_SOR0>,
				<&bpmp TEGRA264_CLK_SOR1>,
				<&bpmp TEGRA264_CLK_SOR2>,
				<&bpmp TEGRA264_CLK_SOR3>,
				<&bpmp TEGRA264_CLK_LINKA_SYM>,
				<&bpmp TEGRA264_CLK_LINKB_SYM>,
				<&bpmp TEGRA264_CLK_LINKC_SYM>,
				<&bpmp TEGRA264_CLK_LINKD_SYM>,
				<&bpmp TEGRA264_CLK_SOR0_PAD>,
				<&bpmp TEGRA264_CLK_SOR1_PAD>,
				<&bpmp TEGRA264_CLK_SOR2_PAD>,
				<&bpmp TEGRA264_CLK_SOR3_PAD>,
				<&bpmp TEGRA264_CLK_SF0>,
				<&bpmp TEGRA264_CLK_SF1>,
				<&bpmp TEGRA264_CLK_SF2>,
				<&bpmp TEGRA264_CLK_SF3>,
				<&bpmp TEGRA264_CLK_SF4>,
				<&bpmp TEGRA264_CLK_SF5>,
				<&bpmp TEGRA264_CLK_SF6>,
				<&bpmp TEGRA264_CLK_SF7>,
				<&bpmp TEGRA264_CLK_SOR0_PLL_REF>,
				<&bpmp TEGRA264_CLK_SOR1_PLL_REF>,
				<&bpmp TEGRA264_CLK_SOR2_PLL_REF>,
				<&bpmp TEGRA264_CLK_SOR3_PLL_REF>,
				<&bpmp TEGRA264_CLK_SOR0_REF>,
				<&bpmp TEGRA264_CLK_SOR1_REF>,
				<&bpmp TEGRA264_CLK_SOR2_REF>,
				<&bpmp TEGRA264_CLK_SOR3_REF>,
				<&bpmp TEGRA264_CLK_OSC>,
				<&bpmp TEGRA264_CLK_DSC>,
				<&bpmp TEGRA264_CLK_MAUD>,
				<&bpmp TEGRA264_CLK_AZA_2XBIT>,
				<&bpmp TEGRA264_CLK_DISP_ROOT>,
				<&bpmp TEGRA264_CLK_VPLLX_SOR0_MUXED>,
				<&bpmp TEGRA264_CLK_VPLLX_SOR1_MUXED>,
				<&bpmp TEGRA264_CLK_VPLLX_SOR2_MUXED>,
				<&bpmp TEGRA264_CLK_VPLLX_SOR3_MUXED>,
				<&bpmp TEGRA264_CLK_SF0_SOR>,
				<&bpmp TEGRA264_CLK_SF1_SOR>,
				<&bpmp TEGRA264_CLK_SF2_SOR>,
				<&bpmp TEGRA264_CLK_SF3_SOR>,
				<&bpmp TEGRA264_CLK_SF4_SOR>,
				<&bpmp TEGRA264_CLK_SF5_SOR>,
				<&bpmp TEGRA264_CLK_SF6_SOR>,
				<&bpmp TEGRA264_CLK_SF7_SOR>,
				<&bpmp TEGRA264_CLK_DPAUX>,
				<&bpmp TEGRA264_CLK_EMC>;

		clock-names =	"nvdisplayhub_clk",
				"nvdisplay_disp_clk",
				"nvdisplay_p0_clk",
				"nvdisplay_p1_clk",
				"nvdisplay_p2_clk",
				"nvdisplay_p3_clk",
				"nvdisplay_p4_clk",
				"nvdisplay_p5_clk",
				"nvdisplay_p6_clk",
				"nvdisplay_p7_clk",
				"fuse_clk",
				"sppll0_clkouta_clk",
				"sppll0_clkoutb_clk",
				"sppll0_clkoutpn_clk",
				"sppll1_clkoutpn_clk",
				"sppll0_div27_clk",
				"sppll1_div27_clk",
				"vpll0_clk",
				"vpll1_clk",
				"vpll2_clk",
				"vpll3_clk",
				"vpll4_clk",
				"vpll5_clk",
				"vpll6_clk",
				"vpll7_clk",
				"rg0_clk",
				"rg1_clk",
				"rg2_clk",
				"rg3_clk",
				"rg4_clk",
				"rg5_clk",
				"rg6_clk",
				"rg7_clk",
				"disppll_clk",
				"pre_sor0_clk",
				"pre_sor1_clk",
				"pre_sor2_clk",
				"pre_sor3_clk",
				"dp_link_ref_clk",
				"dp_linkb_ref_clk",
				"dp_linkc_ref_clk",
				"dp_linkd_ref_clk",
				"sor_linka_input_clk",
				"sor_linkb_input_clk",
				"sor_linkc_input_clk",
				"sor_linkd_input_clk",
				"sor_linka_afifo_clk",
				"sor_linkb_afifo_clk",
				"sor_linkc_afifo_clk",
				"sor_linkd_afifo_clk",
				"sor0_clk",
				"sor1_clk",
				"sor2_clk",
				"sor3_clk",
				"sor_pad_input_clk",
				"sor_padb_input_clk",
				"sor_padc_input_clk",
				"sor_padd_input_clk",
				"sor0_pad_clk",
				"sor1_pad_clk",
				"sor2_pad_clk",
				"sor3_pad_clk",
				"sf0_clk",
				"sf1_clk",
				"sf2_clk",
				"sf3_clk",
				"sf4_clk",
				"sf5_clk",
				"sf6_clk",
				"sf7_clk",
				"sor0_ref_pll_clk",
				"sor1_ref_pll_clk",
				"sor2_ref_pll_clk",
				"sor3_ref_pll_clk",
				"sor0_ref_clk",
				"sor1_ref_clk",
				"sor2_ref_clk",
				"sor3_ref_clk",
				"osc_clk",
				"dsc_clk",
				"maud_clk",
				"aza_2xbit_clk",
				"disp_root",
				"vpllx_sor0_muxed_clk",
				"vpllx_sor1_muxed_clk",
				"vpllx_sor2_muxed_clk",
				"vpllx_sor3_muxed_clk",
				"sf0_sor_clk",
				"sf1_sor_clk",
				"sf2_sor_clk",
				"sf3_sor_clk",
				"sf4_sor_clk",
				"sf5_sor_clk",
				"sf6_sor_clk",
				"sf7_sor_clk",
				"dpaux0_clk",
				"emc_clk";

		nvidia,disp-sw-soc-chip-id = <0x2650>;

		resets = <&bpmp TEGRA264_RESET_DPAUX>,
			 <&bpmp TEGRA264_RESET_HDACODEC>;
		reset-names = "dpaux0_reset", "hdacodec_reset";

		interconnects = <&mc TEGRA264_MEMORY_CLIENT_DISPR &emc>;
		interconnect-names = "read-1";

		status = "disabled";

		/*
		 * We're currently using the legacy scheme of assigning a single
		 * SID for all ISO transactions and another SID for all NISO
		 * transactions. This is just a temporary solution since the
		 * display support and scheme for assigning the SID values
		 * will ultimately be completely different.
		 */
		iommus = <&smmu3_mmu 0x900>;
		non-coherent;

		/*
		 * Display driver uses iso_sid and niso_sid to get the SMMU Stream IDs.
		 * These downstream SID properties have been added because 'iommus'
		 * property is deleted in few sw stacks (e.g. AV+L) to avoid stage-1
		 * SMMU mapping.
		 */
		iso_sid = <0x900>;
		niso_sid = <0x901>;

		nvdisplay-niso {
			compatible = "nvidia,tegra264-display-niso";
			iommus = <&smmu3_mmu 0x901>;
			dma-coherent;
			status = "disabled";
		};
	};

	smmu_test {
		compatible = "nvidia,smmu_test";
		iommus = <&smmu4_mmu 0x00000000>;
		status = "disabled";
        };
	safetyservices_epl_client@110000 {
		compatible = "nvidia,tegra264-epl-client";
#if TEGRA_HSP_DT_VERSION >= DT_VERSION_2
		mboxes = <&top_hsp3 (TEGRA_HSP_MBOX_TYPE_SM | TEGRA_HSP_MBOX_TYPE_SM_128BIT) TEGRA_HSP_SM_TX(0)>;
#else
		mboxes = <&top_hsp3 TEGRA_HSP_MBOX_TYPE_SM_128BIT TEGRA_HSP_SM_TX(0)>;
#endif
		mbox-names = "epl-tx";

                handshake-retry-count =  < 200 >;

		reg = <0x0 0x00110000 0x0 0x4>,
			<0x0 0x00110004 0x0 0x4>,
			<0x0 0x00120000 0x0 0x4>,
			<0x0 0x00120004 0x0 0x4>,
			<0x0 0x00130000 0x0 0x4>,
			<0x0 0x00130004 0x0 0x4>,
			<0x0 0x00140000 0x0 0x4>,
			<0x0 0x00140004 0x0 0x4>,
			<0x0 0x00150000 0x0 0x4>,
			<0x0 0x00150004 0x0 0x4>,
			<0x0 0x00170038 0x0 0x4>;

		/* Device driver's name for reporting errors via MISCREG_MISC_EC_ERR0_SW_ERR_CODE_0 */
		client-misc-sw-generic-err0 = "fsicom_client";
		/* Device driver's name for reporting errors via MISCREG_MISC_EC_ERR1_SW_ERR_CODE_0 */
		client-misc-sw-generic-err1 = "gk20b";
		/* Device driver's name for reporting errors via MISCREG_MISC_EC_ERR3_SW_ERR_CODE_0 */
		client-misc-sw-generic-err3 = "gk20d";
		/* Device driver's name for reporting errors via MISCREG_MISC_EC_ERR4_SW_ERR_CODE_0 */
		client-misc-sw-generic-err4 = "gk20e";

#if defined(ENABLE_FSI) && !defined(ENABLE_MODS_CONFIG)
		enable-deinit-notify;
#endif
		status = "disabled";
	};

	hsierrrptinj {
		compatible = "nvidia,tegra23x-hsierrrptinj";
		mboxes = <&top_hsp0 (TEGRA_HSP_MBOX_TYPE_SM | TEGRA_HSP_MBOX_TYPE_SM_128BIT) TEGRA_HSP_SM_TX(1)>;
		mbox-names = "hsierrrptinj-tx";
		status = "disabled";
	};

	/* TSC Signal Generators */
	tsc_sig_gen@c230000 {
		compatible = "nvidia,tegra264-cam-cdi-tsc";
		ranges = <0x0 0x0 0xc230000 0x10000>;
		reg = <0x0 0xc230000 0x0 0x18>;
		#address-cells = <1>;
		#size-cells = <1>;
		status = "disabled";

		/* EDGE_OUT #0 */
		gen0: generator@380 {
			reg = <0x380 0x80>;
			freq_hz = <30>;
			duty_cycle = <25>;
			offset_ms = <0>;
			gpio_pinmux = <&gpio_aon TEGRA264_AON_GPIO(DD, 7) GPIO_ACTIVE_LOW>;
			status = "disabled";
		};

		/* EDGE_OUT #1 */
		gen1: generator@400 {
			reg = <0x400 0x80>;
			freq_hz = <30>;
			duty_cycle = <25>;
			offset_ms = <0>;
			status = "disabled";
		};

		/* EDGE_OUT #2 */
		gen2: generator@480 {
			reg = <0x480 0x80>;
			freq_hz = <30>;
			duty_cycle = <25>;
			offset_ms = <0>;
			status = "disabled";
		};

		/* EDGE_OUT #3 */
		gen3: generator@500 {
			reg = <0x500 0x80>;
			freq_hz = <30>;
			duty_cycle = <25>;
			offset_ms = <0>;
			status = "disabled";
		};
	};

	syncpoint_shim: syncpoint-shim@81c0000000 {
		compatible = "nvidia,tegra264-syncpoint-shim";
		reg = <0x81 0xc0000000 0x0 0x4000000>;
	};
};
