#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_0000028d9f3d40d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000028d9f3e0f30 .scope module, "sema_tb" "sema_tb" 3 12;
 .timescale -9 -12;
P_0000028d9f3e10c0 .param/l "st_AB_0" 0 3 60, +C4<00000000000000000000000000000000>;
P_0000028d9f3e10f8 .param/l "st_AB_1" 0 3 61, +C4<00000000000000000000000000000001>;
P_0000028d9f3e1130 .param/l "st_AB_2" 0 3 62, +C4<00000000000000000000000000000010>;
P_0000028d9f3e1168 .param/l "st_AB_3" 0 3 63, +C4<00000000000000000000000000000011>;
P_0000028d9f3e11a0 .param/l "st_AB_4" 0 3 64, +C4<00000000000000000000000000000100>;
P_0000028d9f3e11d8 .param/l "st_AB_5" 0 3 65, +C4<00000000000000000000000000000101>;
v0000028d9f446e70_0 .var/i "state", 31 0;
v0000028d9f446ab0_0 .var "tb_clk_s", 0 0;
v0000028d9f446650_0 .var "tb_rstn_s", 0 0;
v0000028d9f445ed0_0 .net "tb_sema_data_i_s_A", 0 0, v0000028d9f4443b0_0;  1 drivers
v0000028d9f446fb0_0 .net "tb_sema_data_i_s_B", 0 0, v0000028d9f3dc640_0;  1 drivers
v0000028d9f4466f0_0 .var "tb_sema_data_o_s_A", 0 0;
v0000028d9f446b50_0 .var "tb_sema_data_o_s_B", 0 0;
v0000028d9f445bb0_0 .net "tb_sema_is_empty_i_s_A", 0 0, L_0000028d9f3dce40;  1 drivers
v0000028d9f447230_0 .net "tb_sema_is_empty_i_s_B", 0 0, L_0000028d9f3dcdd0;  1 drivers
v0000028d9f447050_0 .var "tb_sema_ready_o_s_A", 0 0;
v0000028d9f445b10_0 .var "tb_sema_ready_o_s_B", 0 0;
v0000028d9f4465b0_0 .net "tb_sema_valid_i_s_A", 0 0, v0000028d9f444450_0;  1 drivers
v0000028d9f446790_0 .net "tb_sema_valid_i_s_B", 0 0, v0000028d9f444130_0;  1 drivers
v0000028d9f446330_0 .var "tb_sema_write_o_s_A", 0 0;
v0000028d9f447730_0 .var "tb_sema_write_o_s_B", 0 0;
S_0000028d9f3e1220 .scope module, "sema1" "sema" 3 34, 4 3 0, S_0000028d9f3e0f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_s";
    .port_info 1 /INPUT 1 "rstn_s";
    .port_info 2 /INPUT 1 "sema_write_o_s_A";
    .port_info 3 /INPUT 1 "sema_data_o_s_A";
    .port_info 4 /OUTPUT 1 "sema_is_empty_i_s_A";
    .port_info 5 /INPUT 1 "sema_write_o_s_B";
    .port_info 6 /INPUT 1 "sema_data_o_s_B";
    .port_info 7 /OUTPUT 1 "sema_is_empty_i_s_B";
    .port_info 8 /OUTPUT 1 "sema_data_i_s_A";
    .port_info 9 /OUTPUT 1 "sema_valid_i_s_A";
    .port_info 10 /INPUT 1 "sema_ready_o_s_A";
    .port_info 11 /OUTPUT 1 "sema_data_i_s_B";
    .port_info 12 /OUTPUT 1 "sema_valid_i_s_B";
    .port_info 13 /INPUT 1 "sema_ready_o_s_B";
L_0000028d9f3dc820 .functor BUFZ 1, v0000028d9f446330_0, C4<0>, C4<0>, C4<0>;
L_0000028d9f3dc890 .functor NOT 1, v0000028d9f446330_0, C4<0>, C4<0>, C4<0>;
L_0000028d9f3dc900 .functor AND 1, L_0000028d9f3dc890, v0000028d9f447730_0, C4<1>, C4<1>;
v0000028d9f446c90_0 .net *"_ivl_2", 0 0, L_0000028d9f3dc890;  1 drivers
v0000028d9f445930_0 .net "clk_s", 0 0, v0000028d9f446ab0_0;  1 drivers
v0000028d9f445d90_0 .net "rstn_s", 0 0, v0000028d9f446650_0;  1 drivers
v0000028d9f447690_0 .net "sema_data_i_s_A", 0 0, v0000028d9f4443b0_0;  alias, 1 drivers
v0000028d9f447190_0 .net "sema_data_i_s_B", 0 0, v0000028d9f3dc640_0;  alias, 1 drivers
v0000028d9f446470_0 .net "sema_data_o_s_A", 0 0, v0000028d9f4466f0_0;  1 drivers
v0000028d9f4475f0_0 .net "sema_data_o_s_B", 0 0, v0000028d9f446b50_0;  1 drivers
v0000028d9f447550_0 .net "sema_is_empty_i_s_A", 0 0, L_0000028d9f3dce40;  alias, 1 drivers
v0000028d9f446010_0 .net "sema_is_empty_i_s_B", 0 0, L_0000028d9f3dcdd0;  alias, 1 drivers
v0000028d9f446970_0 .net "sema_ready_o_s_A", 0 0, v0000028d9f447050_0;  1 drivers
v0000028d9f446a10_0 .net "sema_ready_o_s_B", 0 0, v0000028d9f445b10_0;  1 drivers
v0000028d9f446290_0 .net "sema_valid_i_s_A", 0 0, v0000028d9f444450_0;  alias, 1 drivers
v0000028d9f445a70_0 .net "sema_valid_i_s_B", 0 0, v0000028d9f444130_0;  alias, 1 drivers
v0000028d9f445c50_0 .net "sema_write_o_s_A", 0 0, v0000028d9f446330_0;  1 drivers
v0000028d9f4459d0_0 .net "sema_write_o_s_B", 0 0, v0000028d9f447730_0;  1 drivers
v0000028d9f446f10_0 .net "wire_wr_A", 0 0, L_0000028d9f3dc820;  1 drivers
v0000028d9f446d30_0 .net "wire_wr_B", 0 0, L_0000028d9f3dc900;  1 drivers
S_0000028d9f3dc200 .scope module, "connector_cpuA_2_cpuB" "sem_mem_connector" 4 32, 5 4 0, S_0000028d9f3e1220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_s";
    .port_info 1 /INPUT 1 "rstn_s";
    .port_info 2 /OUTPUT 1 "sema_valid_i_s_B";
    .port_info 3 /OUTPUT 1 "sema_data_i_s_B";
    .port_info 4 /INPUT 1 "sema_ready_o_s_B";
    .port_info 5 /OUTPUT 1 "sema_is_empty_i_s_A";
    .port_info 6 /INPUT 1 "sema_write_o_s_A";
    .port_info 7 /INPUT 1 "sema_data_o_s_A";
L_0000028d9f3dcc80 .functor AND 1, v0000028d9f445b10_0, v0000028d9f446650_0, C4<1>, C4<1>;
L_0000028d9f3dce40 .functor NOT 1, v0000028d9f3d72c0_0, C4<0>, C4<0>, C4<0>;
v0000028d9f3d74a0_0 .net "clk_s", 0 0, v0000028d9f446ab0_0;  alias, 1 drivers
v0000028d9f4439b0_0 .net "rstn_s", 0 0, v0000028d9f446650_0;  alias, 1 drivers
v0000028d9f443b90_0 .net "sema_data_i_s_B", 0 0, v0000028d9f3dc640_0;  alias, 1 drivers
v0000028d9f444270_0 .net "sema_data_o_s_A", 0 0, v0000028d9f4466f0_0;  alias, 1 drivers
v0000028d9f444590_0 .net "sema_is_empty_i_s_A", 0 0, L_0000028d9f3dce40;  alias, 1 drivers
v0000028d9f443d70_0 .net "sema_ready_o_s_B", 0 0, v0000028d9f445b10_0;  alias, 1 drivers
v0000028d9f444130_0 .var "sema_valid_i_s_B", 0 0;
v0000028d9f443910_0 .net "sema_write_o_s_A", 0 0, L_0000028d9f3dc820;  alias, 1 drivers
v0000028d9f444810_0 .net "wire_is_empty", 0 0, v0000028d9f3d72c0_0;  1 drivers
S_0000028d9f3dc390 .scope module, "Dff1" "DffPIPO_CE_SET" 5 18, 6 7 0, S_0000028d9f3dc200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 1 "out";
P_0000028d9f3d4260 .param/l "SET" 0 6 7, +C4<00000000000000000000000000000000>;
P_0000028d9f3d4298 .param/l "SIZE" 0 6 7, +C4<00000000000000000000000000000001>;
v0000028d9f3d14c0_0 .net "CE", 0 0, L_0000028d9f3dc820;  alias, 1 drivers
v0000028d9f3d0410_0 .net "D", 0 0, v0000028d9f4466f0_0;  alias, 1 drivers
v0000028d9f3d0230_0 .net "clk", 0 0, v0000028d9f446ab0_0;  alias, 1 drivers
v0000028d9f3a3200_0 .net "nReset", 0 0, v0000028d9f446650_0;  alias, 1 drivers
v0000028d9f3dc640_0 .var "out", 0 0;
E_0000028d9f3d38c0 .event posedge, v0000028d9f3d0230_0;
S_0000028d9f3d4d90 .scope module, "RSff1" "RSff" 5 27, 7 6 0, S_0000028d9f3dc200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "out";
v0000028d9f3d4f20_0 .net "clk", 0 0, v0000028d9f446ab0_0;  alias, 1 drivers
v0000028d9f3d72c0_0 .var "out", 0 0;
v0000028d9f3d7360_0 .net "reset", 0 0, L_0000028d9f3dcc80;  1 drivers
v0000028d9f3d7400_0 .net "set", 0 0, L_0000028d9f3dc820;  alias, 1 drivers
S_0000028d9f3d7540 .scope module, "connector_cpuB_2_cpuA" "sem_mem_connector" 4 43, 5 4 0, S_0000028d9f3e1220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_s";
    .port_info 1 /INPUT 1 "rstn_s";
    .port_info 2 /OUTPUT 1 "sema_valid_i_s_B";
    .port_info 3 /OUTPUT 1 "sema_data_i_s_B";
    .port_info 4 /INPUT 1 "sema_ready_o_s_B";
    .port_info 5 /OUTPUT 1 "sema_is_empty_i_s_A";
    .port_info 6 /INPUT 1 "sema_write_o_s_A";
    .port_info 7 /INPUT 1 "sema_data_o_s_A";
L_0000028d9f3dd150 .functor AND 1, v0000028d9f447050_0, v0000028d9f446650_0, C4<1>, C4<1>;
L_0000028d9f3dcdd0 .functor NOT 1, v0000028d9f443f50_0, C4<0>, C4<0>, C4<0>;
v0000028d9f443af0_0 .net "clk_s", 0 0, v0000028d9f446ab0_0;  alias, 1 drivers
v0000028d9f443c30_0 .net "rstn_s", 0 0, v0000028d9f446650_0;  alias, 1 drivers
v0000028d9f4446d0_0 .net "sema_data_i_s_B", 0 0, v0000028d9f4443b0_0;  alias, 1 drivers
v0000028d9f443eb0_0 .net "sema_data_o_s_A", 0 0, v0000028d9f446b50_0;  alias, 1 drivers
v0000028d9f443a50_0 .net "sema_is_empty_i_s_A", 0 0, L_0000028d9f3dcdd0;  alias, 1 drivers
v0000028d9f443ff0_0 .net "sema_ready_o_s_B", 0 0, v0000028d9f447050_0;  alias, 1 drivers
v0000028d9f444450_0 .var "sema_valid_i_s_B", 0 0;
v0000028d9f444310_0 .net "sema_write_o_s_A", 0 0, L_0000028d9f3dc900;  alias, 1 drivers
v0000028d9f4474b0_0 .net "wire_is_empty", 0 0, v0000028d9f443f50_0;  1 drivers
S_0000028d9f3a2c30 .scope module, "Dff1" "DffPIPO_CE_SET" 5 18, 6 7 0, S_0000028d9f3d7540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 1 "out";
P_0000028d9f4bd3f0 .param/l "SET" 0 6 7, +C4<00000000000000000000000000000000>;
P_0000028d9f4bd428 .param/l "SIZE" 0 6 7, +C4<00000000000000000000000000000001>;
v0000028d9f443e10_0 .net "CE", 0 0, L_0000028d9f3dc900;  alias, 1 drivers
v0000028d9f444630_0 .net "D", 0 0, v0000028d9f446b50_0;  alias, 1 drivers
v0000028d9f444090_0 .net "clk", 0 0, v0000028d9f446ab0_0;  alias, 1 drivers
v0000028d9f4444f0_0 .net "nReset", 0 0, v0000028d9f446650_0;  alias, 1 drivers
v0000028d9f4443b0_0 .var "out", 0 0;
S_0000028d9f3a2dc0 .scope module, "RSff1" "RSff" 5 27, 7 6 0, S_0000028d9f3d7540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "out";
v0000028d9f444770_0 .net "clk", 0 0, v0000028d9f446ab0_0;  alias, 1 drivers
v0000028d9f443f50_0 .var "out", 0 0;
v0000028d9f443cd0_0 .net "reset", 0 0, L_0000028d9f3dd150;  1 drivers
v0000028d9f4441d0_0 .net "set", 0 0, L_0000028d9f3dc900;  alias, 1 drivers
    .scope S_0000028d9f3dc390;
T_0 ;
    %wait E_0000028d9f3d38c0;
    %load/vec4 v0000028d9f3a3200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000028d9f3d14c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000028d9f3d0410_0;
    %assign/vec4 v0000028d9f3dc640_0, 0;
T_0.2 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028d9f3dc640_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028d9f3d4d90;
T_1 ;
    %wait E_0000028d9f3d38c0;
    %load/vec4 v0000028d9f3d7360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9f3d72c0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028d9f3d7400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9f3d72c0_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000028d9f3d72c0_0;
    %store/vec4 v0000028d9f3d72c0_0, 0, 1;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028d9f3a2c30;
T_2 ;
    %wait E_0000028d9f3d38c0;
    %load/vec4 v0000028d9f4444f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000028d9f443e10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000028d9f444630_0;
    %assign/vec4 v0000028d9f4443b0_0, 0;
T_2.2 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028d9f4443b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028d9f3a2dc0;
T_3 ;
    %wait E_0000028d9f3d38c0;
    %load/vec4 v0000028d9f443cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9f443f50_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028d9f4441d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9f443f50_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000028d9f443f50_0;
    %store/vec4 v0000028d9f443f50_0, 0, 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028d9f3e0f30;
T_4 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000028d9f446e70_0, 0, 32;
    %end;
    .thread T_4, $init;
    .scope S_0000028d9f3e0f30;
T_5 ;
    %wait E_0000028d9f3d38c0;
    %load/vec4 v0000028d9f446e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000028d9f446330_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000028d9f445b10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000028d9f4466f0_0, 0, 1;
    %jmp T_5.7;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9f4466f0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000028d9f446e70_0, 0;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9f446330_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000028d9f446e70_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000028d9f446e70_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9f446330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9f445b10_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000028d9f446e70_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0000028d9f446e70_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9f445b10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028d9f446e70_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028d9f3e0f30;
T_6 ;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028d9f446e70_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000028d9f3e0f30;
T_7 ;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v0000028d9f446ab0_0;
    %inv;
    %store/vec4 v0000028d9f446ab0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000028d9f3e0f30;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9f446ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9f446650_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9f446650_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 140 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000028d9f3e0f30;
T_9 ;
    %vpi_call/w 3 145 "$dumpfile", "tb_files/sema_tb.vcd" {0 0 0};
    %vpi_call/w 3 146 "$dumpvars" {0 0 0};
    %vpi_call/w 3 147 "$dumpon" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "sema_tb.sv";
    "./sema.sv";
    "./sem_mem_connector.sv";
    "./DffPIPO_CE_SET.sv";
    "./RSff.sv";
