// Seed: 2388770323
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_5;
  assign id_1 = id_2;
endmodule
`define pp_5 0
task module_0(input reg [`pp_5 : id_3] id_6);
  input [1 : 1  &  1  -  `pp_5] id_7;
endtask
