id: uhd_fpga_duc
label: RFNoC DUC

parameters:
-   id: type
    label: RFNoC Block Type
    dtype: enum
    default: 'block'
    options: ['block', 'sep', 'device']
    hide: all
-   id: desc
    label: Block Descriptor
    dtype: string
    default: 'duc.yml'
    hide: all
-   id: NUM_PORTS
    label: Number of Ports
    dtype: int
    default: 1
    hide: part
-   id: NUM_HB
    label: Number of Halfband Filters
    dtype: int
    default: 3
    hide: part
-   id: CIC_MAX_INTERP
    label: Maximum CIC Interpolation
    dtype: int
    default: 255
    hide: part

inputs:
-   domain: rfnoc.clk
    id: ce_clk
    dtype: message
-   domain: rfnoc.data
    id: in_
    dtype: fc32
    multiplicity: ${ NUM_PORTS }

outputs:
-   domain: rfnoc.data
    id: out_
    dtype: fc32
    multiplicity: ${ NUM_PORTS }

documentation: |-
  RFNoC DUC (FPGA Implementation).
  Instantiates a DUC block in the FPGA bitfile.
  The parameters are maximum capabilities. E.g., reducing CIC_MAX_INTERP will
  instantiate fewer CIC stages, which reduces the FPGA resource usage. However,
  it is still possible to set the interpolation factor to a lower value at runtime.

file_format: 1
