mkdir -p ./xclbin
/opt/Xilinx/Vitis/2019.2/bin/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -c -k vadd -I'src' -o'xclbin/vadd.hw.xo' 'src/vadd.cpp'  #--from_step vpl.impl.phys_opt_design
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/reports/vadd.hw
	Log files: /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/logs/vadd.hw
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
Running Dispatch Server on port:44721
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/xclbin/vadd.hw.xo.compile_summary, at Thu Oct 29 16:14:20 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Oct 29 16:14:20 2020
Running Rule Check Server on port:45397
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/reports/vadd.hw/v++_compile_vadd.hw_guidance.html', at Thu Oct 29 16:14:21 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'vadd'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 140 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: vadd Log file: /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/vadd.hw/vadd/vivado_hls.log :
INFO: [v++ 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [v++ 200-789] **** Estimated Fmax: 191.79 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/reports/vadd.hw/system_estimate_vadd.hw.xtxt
Add Instance estimate_distance_wrapper6 estimate_distance_wrapper6_U0 1112
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_890 890
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_899 899
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_908 908
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_917 917
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_926 926
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_935 935
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_944 944
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_953 953
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_962 962
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_971 971
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_980 980
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_989 989
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_998 998
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1007 1007
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1016 1016
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1025 1025
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1034 1034
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1043 1043
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1052 1052
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1061 1061
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1070 1070
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1079 1079
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1088 1088
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1097 1097
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1106 1106
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1115 1115
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1124 1124
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1133 1133
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1142 1142
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1151 1151
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1160 1160
Add Instance estimate_distance_1024_s grp_estimate_distance_1024_s_fu_1169 1169
Add Instance write_result write_result_U0 1246
INFO: [v++ 60-586] Created xclbin/vadd.hw.xo
INFO: [v++ 60-791] Total elapsed time: 0h 3m 22s
mkdir -p ./xclbin
/opt/Xilinx/Vitis/2019.2/bin/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -o'xclbin/vadd.hw.xclbin' xclbin/vadd.hw.xo  #--from_step vpl.impl.phys_opt_design
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/reports/link
	Log files: /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/logs/link
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
Running Dispatch Server on port:44729
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/xclbin/vadd.hw.xclbin.link_summary, at Thu Oct 29 16:17:44 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Oct 29 16:17:44 2020
Running Rule Check Server on port:41075
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/reports/link/v++_link_vadd.hw_guidance.html', at Thu Oct 29 16:17:45 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [16:17:53] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/xclbin/vadd.hw.xo -keep --config /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/int --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/sys_link
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/run_link
INFO: [SYSTEM_LINK 82-76] Reading emulation BD and HPFM information
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Oct 29 16:18:00 2020
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/xclbin/vadd.hw.xo
INFO: [KernelCheck 83-118] 'vadd' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM0' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM1' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM2' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM3' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM4' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM5' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM6' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM7' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM8' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM9' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM10' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM11' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM12' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM13' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM14' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM15' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM16' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM17' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM18' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM19' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM20' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM21' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM22' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM23' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM24' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM25' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM26' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM27' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM28' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM29' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM30' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM31' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_DDR0' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_DDR1' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'out_PLRAM' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [SYSTEM_LINK 82-53] Creating IP database /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [16:18:01] build_xd_ip_db started: /opt/Xilinx/Vitis/2019.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/sys_link/iprepo/xilinx_com_hls_vadd_1_0,vadd -o /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [16:18:08] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 295.457 ; gain = 0.000 ; free physical = 186801 ; free virtual = 318096
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [16:18:08] cfgen started: /opt/Xilinx/Vitis/2019.2/bin/cfgen  -nk vadd:1:vadd_1 -sp vadd_1.table_HBM0:HBM[0] -sp vadd_1.table_HBM1:HBM[1] -sp vadd_1.table_HBM2:HBM[2] -sp vadd_1.table_HBM3:HBM[3] -sp vadd_1.table_HBM4:HBM[4] -sp vadd_1.table_HBM5:HBM[5] -sp vadd_1.table_HBM6:HBM[6] -sp vadd_1.table_HBM7:HBM[7] -sp vadd_1.table_HBM8:HBM[8] -sp vadd_1.table_HBM9:HBM[9] -sp vadd_1.table_HBM10:HBM[10] -sp vadd_1.table_HBM11:HBM[11] -sp vadd_1.table_HBM12:HBM[12] -sp vadd_1.table_HBM13:HBM[13] -sp vadd_1.table_HBM14:HBM[14] -sp vadd_1.table_HBM15:HBM[15] -sp vadd_1.table_HBM16:HBM[16] -sp vadd_1.table_HBM17:HBM[17] -sp vadd_1.table_HBM18:HBM[18] -sp vadd_1.table_HBM19:HBM[19] -sp vadd_1.table_HBM20:HBM[20] -sp vadd_1.table_HBM21:HBM[21] -sp vadd_1.table_HBM22:HBM[22] -sp vadd_1.table_HBM23:HBM[23] -sp vadd_1.table_HBM24:HBM[24] -sp vadd_1.table_HBM25:HBM[25] -sp vadd_1.table_HBM26:HBM[26] -sp vadd_1.table_HBM27:HBM[27] -sp vadd_1.table_HBM28:HBM[28] -sp vadd_1.table_HBM29:HBM[29] -sp vadd_1.table_HBM30:HBM[30] -sp vadd_1.table_HBM31:HBM[31] -sp vadd_1.table_DDR0:DDR[0] -sp vadd_1.table_DDR1:DDR[1] -sp vadd_1.out_PLRAM:PLRAM[0] -dmclkid 0 -r /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: vadd, num: 1  {vadd_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM0, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM1, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM2, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM3, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM4, sptag: HBM[4]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM5, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM6, sptag: HBM[6]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM7, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM8, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM9, sptag: HBM[9]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM10, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM11, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM12, sptag: HBM[12]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM13, sptag: HBM[13]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM14, sptag: HBM[14]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM15, sptag: HBM[15]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM16, sptag: HBM[16]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM17, sptag: HBM[17]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM18, sptag: HBM[18]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM19, sptag: HBM[19]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM20, sptag: HBM[20]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM21, sptag: HBM[21]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM22, sptag: HBM[22]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM23, sptag: HBM[23]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM24, sptag: HBM[24]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM25, sptag: HBM[25]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM26, sptag: HBM[26]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM27, sptag: HBM[27]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM28, sptag: HBM[28]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM29, sptag: HBM[29]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM30, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM31, sptag: HBM[31]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_DDR0, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_DDR1, sptag: DDR[1]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: out_PLRAM, sptag: PLRAM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM0 to HBM[0] for directive vadd_1.table_HBM0:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM1 to HBM[1] for directive vadd_1.table_HBM1:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM2 to HBM[2] for directive vadd_1.table_HBM2:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM3 to HBM[3] for directive vadd_1.table_HBM3:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM4 to HBM[4] for directive vadd_1.table_HBM4:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM5 to HBM[5] for directive vadd_1.table_HBM5:HBM[5]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM6 to HBM[6] for directive vadd_1.table_HBM6:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM7 to HBM[7] for directive vadd_1.table_HBM7:HBM[7]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM8 to HBM[8] for directive vadd_1.table_HBM8:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM9 to HBM[9] for directive vadd_1.table_HBM9:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM10 to HBM[10] for directive vadd_1.table_HBM10:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM11 to HBM[11] for directive vadd_1.table_HBM11:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM12 to HBM[12] for directive vadd_1.table_HBM12:HBM[12]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM13 to HBM[13] for directive vadd_1.table_HBM13:HBM[13]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM14 to HBM[14] for directive vadd_1.table_HBM14:HBM[14]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM15 to HBM[15] for directive vadd_1.table_HBM15:HBM[15]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM16 to HBM[16] for directive vadd_1.table_HBM16:HBM[16]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM17 to HBM[17] for directive vadd_1.table_HBM17:HBM[17]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM18 to HBM[18] for directive vadd_1.table_HBM18:HBM[18]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM19 to HBM[19] for directive vadd_1.table_HBM19:HBM[19]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM20 to HBM[20] for directive vadd_1.table_HBM20:HBM[20]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM21 to HBM[21] for directive vadd_1.table_HBM21:HBM[21]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM22 to HBM[22] for directive vadd_1.table_HBM22:HBM[22]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM23 to HBM[23] for directive vadd_1.table_HBM23:HBM[23]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM24 to HBM[24] for directive vadd_1.table_HBM24:HBM[24]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM25 to HBM[25] for directive vadd_1.table_HBM25:HBM[25]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM26 to HBM[26] for directive vadd_1.table_HBM26:HBM[26]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM27 to HBM[27] for directive vadd_1.table_HBM27:HBM[27]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM28 to HBM[28] for directive vadd_1.table_HBM28:HBM[28]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM29 to HBM[29] for directive vadd_1.table_HBM29:HBM[29]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM30 to HBM[30] for directive vadd_1.table_HBM30:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM31 to HBM[31] for directive vadd_1.table_HBM31:HBM[31]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_DDR0 to DDR[0] for directive vadd_1.table_DDR0:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_DDR1 to DDR[1] for directive vadd_1.table_DDR1:DDR[1]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.out_PLRAM to PLRAM[0] for directive vadd_1.out_PLRAM:PLRAM[0]
INFO: [SYSTEM_LINK 82-37] [16:18:15] cfgen finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 295.457 ; gain = 0.000 ; free physical = 186676 ; free virtual = 317970
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [16:18:15] cf2bd started: /opt/Xilinx/Vitis/2019.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/sys_link/_sysl/.xsd --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/sys_link --output_dir /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [16:18:19] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 295.457 ; gain = 0.000 ; free physical = 186585 ; free virtual = 317885
INFO: [v++ 60-1441] [16:18:19] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 679.316 ; gain = 0.000 ; free physical = 186594 ; free virtual = 317894
INFO: [v++ 60-1443] [16:18:19] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/int/sdsl.dat -rtd /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/int/cf2sw.rtd -xclbin /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/int/xclbin_orig.xml -o /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/run_link
INFO: [v++ 60-1441] [16:18:23] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 679.316 ; gain = 0.000 ; free physical = 186528 ; free virtual = 317827
INFO: [v++ 60-1443] [16:18:23] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram --rtdJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/int/cf2sw.rtd --diagramJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --generatedByName v++ --generatedByVersion 2019.2 --generatedByChangeList 2708876 --generatedByTimeStamp Wed Nov  6 21:39:14 MST 2019 --generatedByOptions /opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -oxclbin/vadd.hw.xclbin xclbin/vadd.hw.xo  --generatedByXclbinName vadd.hw --kernelInfoDataFileName /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/int/kernel_info.dat
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/run_link
INFO: [v++ 60-839] Read in kernel information from file '/mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/int/kernel_info.dat'.
INFO: [v++ 60-1441] [16:18:25] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 679.316 ; gain = 0.000 ; free physical = 186483 ; free virtual = 317783
INFO: [v++ 60-1443] [16:18:25] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 -g --kernel_frequency 140 --profile_kernel data:all:all:all:all -s --output_dir /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/int --log_dir /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/logs/link --report_dir /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/reports/link --config /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/int/vplConfig.ini -k /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link --no-info --tlog_dir /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/.tlog/v++_link_vadd.hw --iprepo /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/run_link/vpl.pb /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/run_link

****** vpl v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/vivado/vpl/.local/hw_platform
[16:19:34] Run vpl: Step create_project: Started
Creating Vivado project.
[16:19:37] Run vpl: Step create_project: Completed
[16:19:37] Run vpl: Step create_bd: Started
[16:21:39] Run vpl: Step create_bd: RUNNING...
[16:23:42] Run vpl: Step create_bd: RUNNING...
[16:26:02] Run vpl: Step create_bd: RUNNING...
[16:28:56] Run vpl: Step create_bd: RUNNING...
[16:30:51] Run vpl: Step create_bd: RUNNING...
[16:32:07] Run vpl: Step create_bd: Completed
[16:32:07] Run vpl: Step update_bd: Started
[16:33:47] Run vpl: Step update_bd: RUNNING...
[16:35:45] Run vpl: Step update_bd: RUNNING...
[16:36:23] Run vpl: Step update_bd: Completed
[16:36:23] Run vpl: Step generate_target: Started
[16:38:03] Run vpl: Step generate_target: RUNNING...
[16:40:00] Run vpl: Step generate_target: RUNNING...
[16:41:37] Run vpl: Step generate_target: RUNNING...
[16:43:20] Run vpl: Step generate_target: RUNNING...
[16:44:59] Run vpl: Step generate_target: RUNNING...
[16:47:39] Run vpl: Step generate_target: RUNNING...
[16:49:59] Run vpl: Step generate_target: Completed
[16:49:59] Run vpl: Step config_hw_runs: Started
[16:51:34] Run vpl: Step config_hw_runs: Completed
[16:51:34] Run vpl: Step synth: Started
[16:53:10] Block-level synthesis in progress, 0 of 70 jobs complete, 8 jobs running.
[16:55:09] Block-level synthesis in progress, 0 of 70 jobs complete, 8 jobs running.
[16:56:40] Block-level synthesis in progress, 3 of 70 jobs complete, 5 jobs running.
[16:58:30] Block-level synthesis in progress, 7 of 70 jobs complete, 4 jobs running.
[17:00:02] Block-level synthesis in progress, 11 of 70 jobs complete, 5 jobs running.
[17:01:24] Block-level synthesis in progress, 14 of 70 jobs complete, 6 jobs running.
[17:02:56] Block-level synthesis in progress, 18 of 70 jobs complete, 7 jobs running.
[17:04:20] Block-level synthesis in progress, 22 of 70 jobs complete, 6 jobs running.
[17:05:51] Block-level synthesis in progress, 26 of 70 jobs complete, 6 jobs running.
[17:07:04] Block-level synthesis in progress, 29 of 70 jobs complete, 7 jobs running.
[17:08:36] Block-level synthesis in progress, 33 of 70 jobs complete, 7 jobs running.
[17:09:59] Block-level synthesis in progress, 36 of 70 jobs complete, 7 jobs running.
[17:11:31] Block-level synthesis in progress, 41 of 70 jobs complete, 7 jobs running.
[17:12:59] Block-level synthesis in progress, 46 of 70 jobs complete, 5 jobs running.
[17:14:25] Block-level synthesis in progress, 49 of 70 jobs complete, 7 jobs running.
[17:15:50] Block-level synthesis in progress, 53 of 70 jobs complete, 8 jobs running.
[17:17:16] Block-level synthesis in progress, 57 of 70 jobs complete, 7 jobs running.
[17:20:21] Block-level synthesis in progress, 69 of 70 jobs complete, 1 job running.
[17:21:51] Block-level synthesis in progress, 70 of 70 jobs complete, 0 jobs running.
[17:23:09] Top-level synthesis in progress.
[17:25:15] Top-level synthesis in progress.
[17:27:38] Top-level synthesis in progress.
[17:29:06] Top-level synthesis in progress.
[17:30:40] Top-level synthesis in progress.
[17:32:09] Top-level synthesis in progress.
[17:33:38] Top-level synthesis in progress.
[17:35:12] Top-level synthesis in progress.
[17:37:18] Top-level synthesis in progress.
[17:38:54] Top-level synthesis in progress.
[17:41:34] Top-level synthesis in progress.
[17:45:13] Top-level synthesis in progress.
[17:47:37] Top-level synthesis in progress.
[17:49:07] Top-level synthesis in progress.
[17:50:43] Top-level synthesis in progress.
[17:53:07] Top-level synthesis in progress.
[17:54:40] Top-level synthesis in progress.
[17:56:46] Top-level synthesis in progress.
[17:58:14] Top-level synthesis in progress.
[17:59:45] Top-level synthesis in progress.
[18:01:16] Top-level synthesis in progress.
[18:02:47] Top-level synthesis in progress.
[18:04:18] Top-level synthesis in progress.
[18:05:50] Top-level synthesis in progress.
[18:07:22] Top-level synthesis in progress.
[18:08:53] Top-level synthesis in progress.
[18:10:25] Top-level synthesis in progress.
[18:11:57] Top-level synthesis in progress.
[18:13:27] Top-level synthesis in progress.
[18:14:57] Top-level synthesis in progress.
[18:16:27] Top-level synthesis in progress.
[18:17:58] Top-level synthesis in progress.
[18:19:28] Top-level synthesis in progress.
[18:20:59] Top-level synthesis in progress.
[18:22:29] Top-level synthesis in progress.
[18:24:01] Top-level synthesis in progress.
[18:25:31] Top-level synthesis in progress.
[18:27:01] Top-level synthesis in progress.
[18:28:29] Top-level synthesis in progress.
[18:30:03] Top-level synthesis in progress.
[18:31:33] Top-level synthesis in progress.
[18:33:03] Top-level synthesis in progress.
[18:34:36] Top-level synthesis in progress.
[18:36:07] Top-level synthesis in progress.
[18:37:38] Top-level synthesis in progress.
[18:39:08] Top-level synthesis in progress.
[18:40:41] Top-level synthesis in progress.
[18:42:12] Top-level synthesis in progress.
[18:43:44] Top-level synthesis in progress.
[18:45:14] Top-level synthesis in progress.
[18:46:46] Top-level synthesis in progress.
[18:48:17] Top-level synthesis in progress.
[18:49:51] Top-level synthesis in progress.
[18:51:54] Top-level synthesis in progress.
[18:53:24] Top-level synthesis in progress.
[18:54:56] Top-level synthesis in progress.
[18:56:28] Top-level synthesis in progress.
[18:57:58] Top-level synthesis in progress.
[18:59:32] Top-level synthesis in progress.
[19:01:34] Top-level synthesis in progress.
[19:03:02] Top-level synthesis in progress.
[19:04:32] Top-level synthesis in progress.
[19:06:02] Top-level synthesis in progress.
[19:07:32] Top-level synthesis in progress.
[19:09:05] Top-level synthesis in progress.
[19:10:36] Top-level synthesis in progress.
[19:12:09] Top-level synthesis in progress.
[19:13:40] Top-level synthesis in progress.
[19:15:12] Top-level synthesis in progress.
[19:17:19] Top-level synthesis in progress.
[19:18:48] Top-level synthesis in progress.
[19:20:18] Top-level synthesis in progress.
[19:21:48] Top-level synthesis in progress.
[19:23:18] Top-level synthesis in progress.
[19:24:46] Top-level synthesis in progress.
[19:26:18] Top-level synthesis in progress.
[19:27:48] Top-level synthesis in progress.
[19:29:20] Top-level synthesis in progress.
[19:30:49] Top-level synthesis in progress.
[19:32:19] Top-level synthesis in progress.
[19:33:48] Top-level synthesis in progress.
[19:35:16] Top-level synthesis in progress.
[19:36:47] Top-level synthesis in progress.
[19:38:16] Top-level synthesis in progress.
[19:39:45] Top-level synthesis in progress.
[19:41:15] Top-level synthesis in progress.
[19:42:46] Top-level synthesis in progress.
[19:44:15] Top-level synthesis in progress.
[19:45:45] Top-level synthesis in progress.
[19:47:15] Top-level synthesis in progress.
[19:48:45] Top-level synthesis in progress.
[19:50:18] Top-level synthesis in progress.
[19:51:45] Top-level synthesis in progress.
[19:53:15] Top-level synthesis in progress.
[19:54:45] Top-level synthesis in progress.
[19:56:15] Top-level synthesis in progress.
[19:57:45] Top-level synthesis in progress.
[19:59:16] Top-level synthesis in progress.
[20:00:44] Top-level synthesis in progress.
[20:02:14] Top-level synthesis in progress.
[20:03:45] Top-level synthesis in progress.
[20:05:14] Top-level synthesis in progress.
[20:06:46] Top-level synthesis in progress.
[20:08:16] Top-level synthesis in progress.
[20:09:47] Top-level synthesis in progress.
[20:11:21] Top-level synthesis in progress.
[20:13:51] Top-level synthesis in progress.
[20:15:23] Top-level synthesis in progress.
[20:17:38] Top-level synthesis in progress.
[20:20:44] Top-level synthesis in progress.
[20:23:10] Top-level synthesis in progress.
[20:25:43] Top-level synthesis in progress.
[20:28:50] Top-level synthesis in progress.
[20:31:24] Top-level synthesis in progress.
[20:33:53] Top-level synthesis in progress.
[20:36:58] Top-level synthesis in progress.
[20:39:53] Top-level synthesis in progress.
[20:42:28] Top-level synthesis in progress.
[20:45:31] Top-level synthesis in progress.
[20:48:42] Top-level synthesis in progress.
[20:51:04] Top-level synthesis in progress.
[20:52:59] Top-level synthesis in progress.
[20:54:40] Top-level synthesis in progress.
[20:56:12] Top-level synthesis in progress.
[20:57:42] Top-level synthesis in progress.
[20:59:13] Top-level synthesis in progress.
[21:01:07] Top-level synthesis in progress.
[21:03:31] Top-level synthesis in progress.
[21:05:37] Top-level synthesis in progress.
[21:07:58] Top-level synthesis in progress.
[21:09:54] Top-level synthesis in progress.
[21:12:03] Top-level synthesis in progress.
[21:14:21] Top-level synthesis in progress.
[21:17:43] Top-level synthesis in progress.
[21:21:02] Top-level synthesis in progress.
[21:23:31] Top-level synthesis in progress.
[21:25:59] Top-level synthesis in progress.
[21:29:13] Top-level synthesis in progress.
[21:32:37] Top-level synthesis in progress.
[21:36:04] Top-level synthesis in progress.
[21:38:59] Top-level synthesis in progress.
[21:41:03] Top-level synthesis in progress.
[21:42:31] Top-level synthesis in progress.
[21:44:03] Top-level synthesis in progress.
[21:45:31] Top-level synthesis in progress.
[21:48:05] Top-level synthesis in progress.
[21:50:44] Top-level synthesis in progress.
[21:53:26] Top-level synthesis in progress.
[21:54:59] Top-level synthesis in progress.
[21:56:38] Top-level synthesis in progress.
[21:58:19] Top-level synthesis in progress.
[22:00:24] Top-level synthesis in progress.
[22:01:51] Top-level synthesis in progress.
[22:03:23] Top-level synthesis in progress.
[22:04:55] Top-level synthesis in progress.
[22:06:26] Top-level synthesis in progress.
[22:07:58] Top-level synthesis in progress.
[22:09:26] Top-level synthesis in progress.
[22:10:54] Top-level synthesis in progress.
[22:13:34] Top-level synthesis in progress.
[22:16:19] Top-level synthesis in progress.
[22:18:48] Top-level synthesis in progress.
[22:21:08] Top-level synthesis in progress.
[22:22:43] Top-level synthesis in progress.
[22:24:13] Top-level synthesis in progress.
[22:25:43] Top-level synthesis in progress.
[22:27:13] Top-level synthesis in progress.
[22:28:43] Top-level synthesis in progress.
[22:30:12] Top-level synthesis in progress.
[22:31:42] Top-level synthesis in progress.
[22:33:13] Top-level synthesis in progress.
[22:34:42] Top-level synthesis in progress.
[22:36:12] Top-level synthesis in progress.
[22:37:42] Top-level synthesis in progress.
[22:39:13] Top-level synthesis in progress.
[22:40:42] Top-level synthesis in progress.
[22:42:13] Top-level synthesis in progress.
[22:43:44] Top-level synthesis in progress.
[22:45:15] Top-level synthesis in progress.
[22:46:45] Top-level synthesis in progress.
[22:48:16] Top-level synthesis in progress.
[22:49:46] Top-level synthesis in progress.
[22:51:17] Top-level synthesis in progress.
[22:52:49] Top-level synthesis in progress.
[22:54:21] Top-level synthesis in progress.
[22:55:55] Top-level synthesis in progress.
[22:57:59] Top-level synthesis in progress.
[22:59:32] Top-level synthesis in progress.
[23:01:00] Top-level synthesis in progress.
[23:02:37] Top-level synthesis in progress.
[23:05:52] Top-level synthesis in progress.
[23:09:07] Top-level synthesis in progress.
[23:10:40] Top-level synthesis in progress.
[23:12:38] Top-level synthesis in progress.
[23:14:08] Top-level synthesis in progress.
[23:15:39] Top-level synthesis in progress.
[23:17:10] Top-level synthesis in progress.
[23:18:42] Top-level synthesis in progress.
[23:20:13] Top-level synthesis in progress.
[23:21:44] Top-level synthesis in progress.
[23:23:18] Top-level synthesis in progress.
[23:25:21] Top-level synthesis in progress.
[23:26:51] Top-level synthesis in progress.
[23:28:21] Top-level synthesis in progress.
[23:29:51] Top-level synthesis in progress.
[23:31:23] Top-level synthesis in progress.
[23:33:07] Top-level synthesis in progress.
[23:34:38] Top-level synthesis in progress.
[23:36:11] Top-level synthesis in progress.
[23:37:40] Top-level synthesis in progress.
[23:39:11] Top-level synthesis in progress.
[23:40:39] Top-level synthesis in progress.
[23:42:08] Top-level synthesis in progress.
[23:43:39] Top-level synthesis in progress.
[23:45:11] Top-level synthesis in progress.
[23:46:41] Top-level synthesis in progress.
[23:48:10] Top-level synthesis in progress.
[23:49:40] Top-level synthesis in progress.
[23:51:10] Top-level synthesis in progress.
[23:52:42] Top-level synthesis in progress.
[23:54:14] Top-level synthesis in progress.
[23:55:47] Top-level synthesis in progress.
[23:57:17] Top-level synthesis in progress.
[23:58:48] Top-level synthesis in progress.
[00:00:19] Top-level synthesis in progress.
[00:01:49] Top-level synthesis in progress.
[00:03:22] Top-level synthesis in progress.
[00:04:53] Top-level synthesis in progress.
[00:06:24] Top-level synthesis in progress.
[00:07:57] Top-level synthesis in progress.
[00:09:51] Top-level synthesis in progress.
[00:11:27] Top-level synthesis in progress.
[00:12:59] Top-level synthesis in progress.
[00:14:31] Top-level synthesis in progress.
[00:16:02] Top-level synthesis in progress.
[00:17:34] Top-level synthesis in progress.
[00:19:02] Top-level synthesis in progress.
[00:20:33] Top-level synthesis in progress.
[00:22:02] Top-level synthesis in progress.
[00:23:31] Top-level synthesis in progress.
[00:24:59] Top-level synthesis in progress.
[00:26:30] Top-level synthesis in progress.
[00:28:00] Top-level synthesis in progress.
[00:29:30] Top-level synthesis in progress.
[00:30:59] Top-level synthesis in progress.
[00:32:29] Top-level synthesis in progress.
[00:33:59] Top-level synthesis in progress.
[00:35:30] Top-level synthesis in progress.
[00:37:00] Top-level synthesis in progress.
[00:38:31] Top-level synthesis in progress.
[00:40:01] Top-level synthesis in progress.
[00:41:30] Top-level synthesis in progress.
[00:43:02] Top-level synthesis in progress.
[00:44:32] Top-level synthesis in progress.
[00:46:03] Top-level synthesis in progress.
[00:47:34] Top-level synthesis in progress.
[00:49:07] Top-level synthesis in progress.
[00:50:39] Top-level synthesis in progress.
[00:52:10] Top-level synthesis in progress.
[00:53:42] Top-level synthesis in progress.
[00:55:12] Top-level synthesis in progress.
[00:56:43] Top-level synthesis in progress.
[00:58:14] Top-level synthesis in progress.
[00:59:45] Top-level synthesis in progress.
[01:01:16] Top-level synthesis in progress.
[01:02:47] Top-level synthesis in progress.
[01:04:17] Top-level synthesis in progress.
[01:05:49] Top-level synthesis in progress.
[01:07:21] Top-level synthesis in progress.
[01:08:50] Top-level synthesis in progress.
[01:10:19] Top-level synthesis in progress.
[01:11:51] Top-level synthesis in progress.
[01:13:22] Top-level synthesis in progress.
[01:14:51] Top-level synthesis in progress.
[01:16:20] Top-level synthesis in progress.
[01:17:52] Top-level synthesis in progress.
[01:19:24] Top-level synthesis in progress.
[01:20:55] Top-level synthesis in progress.
[01:22:27] Top-level synthesis in progress.
[01:23:58] Top-level synthesis in progress.
[01:25:28] Top-level synthesis in progress.
[01:27:00] Top-level synthesis in progress.
[01:29:04] Top-level synthesis in progress.
[01:30:34] Top-level synthesis in progress.
[01:32:07] Top-level synthesis in progress.
[01:33:37] Top-level synthesis in progress.
[01:35:09] Top-level synthesis in progress.
[01:36:42] Top-level synthesis in progress.
[01:38:12] Top-level synthesis in progress.
[01:39:44] Top-level synthesis in progress.
[01:41:16] Top-level synthesis in progress.
[01:42:46] Top-level synthesis in progress.
[01:44:18] Top-level synthesis in progress.
[01:45:48] Top-level synthesis in progress.
[01:47:19] Top-level synthesis in progress.
[01:48:50] Top-level synthesis in progress.
[01:50:21] Top-level synthesis in progress.
[01:51:52] Top-level synthesis in progress.
[01:53:23] Top-level synthesis in progress.
[01:54:54] Top-level synthesis in progress.
[01:56:24] Top-level synthesis in progress.
[01:57:54] Top-level synthesis in progress.
[01:59:24] Top-level synthesis in progress.
[02:00:55] Top-level synthesis in progress.
[02:02:27] Top-level synthesis in progress.
[02:03:59] Top-level synthesis in progress.
[02:05:31] Top-level synthesis in progress.
[02:07:03] Top-level synthesis in progress.
[02:08:35] Top-level synthesis in progress.
[02:10:06] Top-level synthesis in progress.
[02:11:37] Top-level synthesis in progress.
[02:13:09] Top-level synthesis in progress.
[02:14:41] Top-level synthesis in progress.
[02:16:12] Top-level synthesis in progress.
[02:17:42] Top-level synthesis in progress.
[02:19:13] Top-level synthesis in progress.
[02:20:44] Top-level synthesis in progress.
[02:22:16] Top-level synthesis in progress.
[02:23:49] Top-level synthesis in progress.
[02:25:19] Top-level synthesis in progress.
[02:26:49] Top-level synthesis in progress.
[02:28:21] Top-level synthesis in progress.
[02:29:51] Top-level synthesis in progress.
[02:31:22] Top-level synthesis in progress.
[02:32:54] Top-level synthesis in progress.
[02:34:26] Top-level synthesis in progress.
[02:35:55] Top-level synthesis in progress.
[02:37:24] Top-level synthesis in progress.
[02:38:55] Top-level synthesis in progress.
[02:40:24] Top-level synthesis in progress.
[02:41:55] Top-level synthesis in progress.
[02:43:27] Top-level synthesis in progress.
[02:44:56] Top-level synthesis in progress.
[02:46:27] Top-level synthesis in progress.
[02:47:58] Top-level synthesis in progress.
[02:49:28] Top-level synthesis in progress.
[02:50:58] Top-level synthesis in progress.
[02:52:28] Top-level synthesis in progress.
[02:53:58] Top-level synthesis in progress.
[02:55:28] Top-level synthesis in progress.
[02:56:58] Top-level synthesis in progress.
[02:58:29] Top-level synthesis in progress.
[03:00:00] Top-level synthesis in progress.
[03:01:32] Top-level synthesis in progress.
[03:03:03] Top-level synthesis in progress.
[03:04:33] Top-level synthesis in progress.
[03:06:04] Top-level synthesis in progress.
[03:07:34] Top-level synthesis in progress.
[03:09:04] Top-level synthesis in progress.
[03:10:35] Top-level synthesis in progress.
[03:12:06] Top-level synthesis in progress.
[03:13:37] Top-level synthesis in progress.
[03:15:09] Top-level synthesis in progress.
[03:16:39] Top-level synthesis in progress.
[03:18:11] Top-level synthesis in progress.
[03:19:41] Top-level synthesis in progress.
[03:21:13] Top-level synthesis in progress.
[03:22:44] Top-level synthesis in progress.
[03:24:16] Top-level synthesis in progress.
[03:25:47] Top-level synthesis in progress.
[03:27:20] Top-level synthesis in progress.
[03:28:54] Top-level synthesis in progress.
[03:30:37] Top-level synthesis in progress.
[03:32:23] Top-level synthesis in progress.
[03:33:53] Top-level synthesis in progress.
[03:35:23] Top-level synthesis in progress.
[03:36:53] Top-level synthesis in progress.
[03:38:24] Top-level synthesis in progress.
[03:39:57] Top-level synthesis in progress.
[03:41:29] Top-level synthesis in progress.
[03:44:17] Top-level synthesis in progress.
[03:47:29] Top-level synthesis in progress.
[03:50:42] Top-level synthesis in progress.
[03:53:02] Top-level synthesis in progress.
[03:55:31] Top-level synthesis in progress.
[03:58:39] Top-level synthesis in progress.
[04:01:13] Top-level synthesis in progress.
[04:02:54] Top-level synthesis in progress.
[04:05:30] Top-level synthesis in progress.
[04:07:51] Top-level synthesis in progress.
[04:10:18] Top-level synthesis in progress.
[04:12:53] Top-level synthesis in progress.
[04:14:37] Top-level synthesis in progress.
[04:16:26] Top-level synthesis in progress.
[04:17:57] Top-level synthesis in progress.
[04:19:27] Top-level synthesis in progress.
[04:20:57] Top-level synthesis in progress.
[04:22:27] Top-level synthesis in progress.
[04:23:57] Top-level synthesis in progress.
[04:26:22] Top-level synthesis in progress.
[04:28:12] Top-level synthesis in progress.
[04:29:51] Top-level synthesis in progress.
[04:32:29] Top-level synthesis in progress.
[04:34:57] Top-level synthesis in progress.
[04:37:49] Top-level synthesis in progress.
[04:40:28] Top-level synthesis in progress.
[04:42:07] Top-level synthesis in progress.
[04:44:11] Top-level synthesis in progress.
[04:46:02] Top-level synthesis in progress.
[04:48:21] Top-level synthesis in progress.
[04:50:02] Top-level synthesis in progress.
[04:52:28] Top-level synthesis in progress.
[04:55:06] Top-level synthesis in progress.
[04:57:13] Top-level synthesis in progress.
[04:59:57] Top-level synthesis in progress.
[05:02:01] Top-level synthesis in progress.
[05:05:09] Top-level synthesis in progress.
[05:08:19] Top-level synthesis in progress.
[05:11:28] Top-level synthesis in progress.
[05:12:56] Top-level synthesis in progress.
[05:14:17] Run vpl: Step synth: Failed
[05:15:23] Run vpl: FINISHED. Run Status: synth ERROR
ERROR: [VPL 60-776] It appears that a Xilinx application ran out of memory while generating '/mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/runme.log'
ERROR: [VPL 60-776] It appears that a Xilinx application ran out of memory while generating '/mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/vivado/vpl/vivado.log'
ERROR: [VPL 60-776] It appears that a Xilinx application ran out of memory while generating '/mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/vivado/vpl/runme.log'
ERROR: [VPL 60-704] Integration error, One or more synthesis runs failed during dynamic region dcp generation
ERROR: [VPL 60-704] Integration error, run 'my_rm_synth_1' failed, please look at the run log file '/mnt/scratch/wenqi/FPGA-ANNS/fourth_test/_x.hw/vadd/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [05:18:05] Run run_link: Step vpl: Failed
Time (s): cpu = 00:12:14 ; elapsed = 12:59:40 . Memory (MB): peak = 679.316 ; gain = 0.000 ; free physical = 173365 ; free virtual = 229787
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
Makefile:93: recipe for target 'xclbin/vadd.hw.xclbin' failed
