#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    _reserved0: [u8; 1024usize],
    #[doc = "0x400 - Unspecified"]
    pub profiling0: PROFILING,
    _reserved1: [u8; 16usize],
    #[doc = "0x420 - Unspecified"]
    pub profiling1: PROFILING,
    _reserved2: [u8; 208usize],
    #[doc = "0x500 - Enable cache."]
    pub enable: crate::Reg<enable::ENABLE_SPEC>,
    #[doc = "0x504 - Invalidate the cache."]
    pub invalidate: crate::Reg<invalidate::INVALIDATE_SPEC>,
    #[doc = "0x508 - Erase the cache."]
    pub erase: crate::Reg<erase::ERASE_SPEC>,
    #[doc = "0x50c - Enable the profiling counters."]
    pub profilingenable: crate::Reg<profilingenable::PROFILINGENABLE_SPEC>,
    #[doc = "0x510 - Clear the profiling counters."]
    pub profilingclear: crate::Reg<profilingclear::PROFILINGCLEAR_SPEC>,
    #[doc = "0x514 - Cache mode. Switching from Cache to Ram mode causes the RAM to be cleared. Switching from RAM to Cache mode causes the cache to be invalidated."]
    pub mode: crate::Reg<mode::MODE_SPEC>,
    #[doc = "0x518 - Lock debug mode."]
    pub debuglock: crate::Reg<debuglock::DEBUGLOCK_SPEC>,
    #[doc = "0x51c - Cache erase status."]
    pub erasestatus: crate::Reg<erasestatus::ERASESTATUS_SPEC>,
    #[doc = "0x520 - Lock cache updates. Prevents updating of cache content on cache misses, but will continue to lookup instruction/data fetches in content already present in the cache. Ignored in RAM mode."]
    pub writelock: crate::Reg<writelock::WRITELOCK_SPEC>,
}
#[doc = r"Register block"]
#[repr(C)]
pub struct PROFILING {
    #[doc = "0x00 - Description cluster: Instruction fetch cache hit counter for cache region n, where n=0 means Flash and n=1 means XIP."]
    pub ihit: crate::Reg<self::profiling::ihit::IHIT_SPEC>,
    #[doc = "0x04 - Description cluster: Instruction fetch cache miss counter for cache region n, where n=0 means Flash and n=1 means XIP."]
    pub imiss: crate::Reg<self::profiling::imiss::IMISS_SPEC>,
    #[doc = "0x08 - Description cluster: Data fetch cache hit counter for cache region n, where n=0 means Flash and n=1 means XIP."]
    pub dhit: crate::Reg<self::profiling::dhit::DHIT_SPEC>,
    #[doc = "0x0c - Description cluster: Data fetch cache miss counter for cache region n, where n=0 means Flash and n=1 means XIP."]
    pub dmiss: crate::Reg<self::profiling::dmiss::DMISS_SPEC>,
}
#[doc = r"Register block"]
#[doc = "Unspecified"]
pub mod profiling;
#[doc = "ENABLE register accessor: an alias for `Reg<ENABLE_SPEC>`"]
pub type ENABLE = crate::Reg<enable::ENABLE_SPEC>;
#[doc = "Enable cache."]
pub mod enable;
#[doc = "INVALIDATE register accessor: an alias for `Reg<INVALIDATE_SPEC>`"]
pub type INVALIDATE = crate::Reg<invalidate::INVALIDATE_SPEC>;
#[doc = "Invalidate the cache."]
pub mod invalidate;
#[doc = "ERASE register accessor: an alias for `Reg<ERASE_SPEC>`"]
pub type ERASE = crate::Reg<erase::ERASE_SPEC>;
#[doc = "Erase the cache."]
pub mod erase;
#[doc = "PROFILINGENABLE register accessor: an alias for `Reg<PROFILINGENABLE_SPEC>`"]
pub type PROFILINGENABLE = crate::Reg<profilingenable::PROFILINGENABLE_SPEC>;
#[doc = "Enable the profiling counters."]
pub mod profilingenable;
#[doc = "PROFILINGCLEAR register accessor: an alias for `Reg<PROFILINGCLEAR_SPEC>`"]
pub type PROFILINGCLEAR = crate::Reg<profilingclear::PROFILINGCLEAR_SPEC>;
#[doc = "Clear the profiling counters."]
pub mod profilingclear;
#[doc = "MODE register accessor: an alias for `Reg<MODE_SPEC>`"]
pub type MODE = crate::Reg<mode::MODE_SPEC>;
#[doc = "Cache mode. Switching from Cache to Ram mode causes the RAM to be cleared. Switching from RAM to Cache mode causes the cache to be invalidated."]
pub mod mode;
#[doc = "DEBUGLOCK register accessor: an alias for `Reg<DEBUGLOCK_SPEC>`"]
pub type DEBUGLOCK = crate::Reg<debuglock::DEBUGLOCK_SPEC>;
#[doc = "Lock debug mode."]
pub mod debuglock;
#[doc = "ERASESTATUS register accessor: an alias for `Reg<ERASESTATUS_SPEC>`"]
pub type ERASESTATUS = crate::Reg<erasestatus::ERASESTATUS_SPEC>;
#[doc = "Cache erase status."]
pub mod erasestatus;
#[doc = "WRITELOCK register accessor: an alias for `Reg<WRITELOCK_SPEC>`"]
pub type WRITELOCK = crate::Reg<writelock::WRITELOCK_SPEC>;
#[doc = "Lock cache updates. Prevents updating of cache content on cache misses, but will continue to lookup instruction/data fetches in content already present in the cache. Ignored in RAM mode."]
pub mod writelock;
