module testbench_flopr();
		logic a; // internal variables
		logic y;
		// instantiate device under test
		signext dut(a, y);
		// apply inputs one at a time
	initial begin
		a = 0;
		a = 1; #10;
		a = 0; #10;
	end
endmodule