// Seed: 5734226
module module_0 (
    output wor  id_0
    , id_3,
    input  wand id_1
);
  assign id_0 = -1;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input supply1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_0 = 32'd44
) (
    input supply1 _id_0,
    output wire id_1,
    output uwire id_2,
    input tri1 id_3
);
  wand [id_0 : -1] id_5, id_6;
  logic [7:0] id_7;
  assign id_7[""] = id_6++;
  wire [-1 : 1] id_8;
  module_0 modCall_1 (
      id_1,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
