cocci_test_suite() {
	u16 cocci_id/* drivers/gpu/drm/radeon/si.c 7092 */;
	enum pci_bus_speed cocci_id/* drivers/gpu/drm/radeon/si.c 7089 */;
	struct pci_dev *cocci_id/* drivers/gpu/drm/radeon/si.c 7088 */;
	uint64_t cocci_id/* drivers/gpu/drm/radeon/si.c 6985 */;
	const struct rlc_firmware_header_v1_0 *cocci_id/* drivers/gpu/drm/radeon/si.c 5891 */;
	const struct cs_extent_def *cocci_id/* drivers/gpu/drm/radeon/si.c 5719 */;
	const struct cs_section_def *cocci_id/* drivers/gpu/drm/radeon/si.c 5718 */;
	volatile u32 *cocci_id/* drivers/gpu/drm/radeon/si.c 5715 */;
	char *cocci_id/* drivers/gpu/drm/radeon/si.c 4827 */;
	struct radeon_cs_packet cocci_id/* drivers/gpu/drm/radeon/si.c 4740 */;
	struct radeon_ib *cocci_id/* drivers/gpu/drm/radeon/si.c 4736 */;
	struct radeon_cs_packet *cocci_id/* drivers/gpu/drm/radeon/si.c 4458 */;
	uint32_t cocci_id/* drivers/gpu/drm/radeon/si.c 4378 */;
	unsigned cocci_id/* drivers/gpu/drm/radeon/si.c 4375 */;
	unsigned long long cocci_id/* drivers/gpu/drm/radeon/si.c 4368 */;
	struct radeon_mc *cocci_id/* drivers/gpu/drm/radeon/si.c 4193 */;
	struct evergreen_mc_save cocci_id/* drivers/gpu/drm/radeon/si.c 4037 */;
	struct radeon_ring *cocci_id/* drivers/gpu/drm/radeon/si.c 3632 */;
	const __be32 *cocci_id/* drivers/gpu/drm/radeon/si.c 3522 */;
	const __le32 *cocci_id/* drivers/gpu/drm/radeon/si.c 3496 */;
	const struct gfx_firmware_header_v1_0 *cocci_id/* drivers/gpu/drm/radeon/si.c 3490 */;
	struct radeon_fence *cocci_id/* drivers/gpu/drm/radeon/si.c 3375 */;
	int cocci_id/* drivers/gpu/drm/radeon/si.c 2469 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/radeon/si.c 2466 */;
	struct radeon_device *cocci_id/* drivers/gpu/drm/radeon/si.c 2464 */;
	void cocci_id/* drivers/gpu/drm/radeon/si.c 2464 */;
	struct dce6_wm_params cocci_id/* drivers/gpu/drm/radeon/si.c 2303 */;
	bool cocci_id/* drivers/gpu/drm/radeon/si.c 2263 */;
	u64 cocci_id/* drivers/gpu/drm/radeon/si.c 2235 */;
	fixed20_12 cocci_id/* drivers/gpu/drm/radeon/si.c 2186 */;
	u32 cocci_id/* drivers/gpu/drm/radeon/si.c 2170 */;
	struct dce6_wm_params *cocci_id/* drivers/gpu/drm/radeon/si.c 2170 */;
	struct dce6_wm_params {
		u32 dram_channels;
		u32 yclk;
		u32 sclk;
		u32 disp_clk;
		u32 src_width;
		u32 active_time;
		u32 blank_time;
		bool interlaced;
		fixed20_12 vsc;
		u32 num_heads;
		u32 bytes_per_pixel;
		u32 lb_size;
		u32 vtaps;
	} cocci_id/* drivers/gpu/drm/radeon/si.c 2057 */;
	struct radeon_crtc *cocci_id/* drivers/gpu/drm/radeon/si.c 1972 */;
	char cocci_id/* drivers/gpu/drm/radeon/si.c 1680 */[30];
	size_t cocci_id/* drivers/gpu/drm/radeon/si.c 1678 */;
	const char *cocci_id/* drivers/gpu/drm/radeon/si.c 1676 */;
	const struct mc_firmware_header_v1_0 *cocci_id/* drivers/gpu/drm/radeon/si.c 1589 */;
	const u32 cocci_id/* drivers/gpu/drm/radeon/si.c 1536 */[TAHITI_IO_MC_REGS_SIZE][2];
	const u32 cocci_id/* drivers/gpu/drm/radeon/si.c 146 */[];
	void cocci_id/* drivers/gpu/drm/radeon/si.c 138 */(struct radeon_device *rdev,
							   bool enable);
	bool cocci_id/* drivers/gpu/drm/radeon/si.c 137 */(struct radeon_device *rdev);
	u32 cocci_id/* drivers/gpu/drm/radeon/si.c 135 */(struct radeon_device *rdev);
	void cocci_id/* drivers/gpu/drm/radeon/si.c 134 */(struct radeon_device *rdev,
							   struct evergreen_mc_save *save);
	void cocci_id/* drivers/gpu/drm/radeon/si.c 132 */(struct radeon_device *rdev);
	u32 *cocci_id/* drivers/gpu/drm/radeon/si.c 1313 */;
	int cocci_id/* drivers/gpu/drm/radeon/si.c 130 */(struct radeon_device *rdev);
	u32 cocci_id/* drivers/gpu/drm/radeon/si.c 125 */(struct radeon_device *rdev,
							  u32 se, u32 sh);
	const u32 cocci_id/* drivers/gpu/drm/radeon/si.c 1239 */;
	u32 cocci_id/* drivers/gpu/drm/radeon/si.c 1106 */[];
}
