read -sv run_verilog_mid/adder_32b_9_100_5f799e628b8bd0bc17927295b2829e31.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_100_5f799e628b8bd0bc17927295b2829e31_yosys.v
