RADIX hex
CDEBUG 0
DEBUGVARS {xt INOUT transactor_xt 0 p IN transactor_p 0 g IN transactor_g 0 twiddle IN transactor_twiddle 0 }
WAVELIST {{DUT xt:rsc(0)(0) xt_rsc_0_0_q {scverify_top rtl xt_rsc_0_0_q} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_radr {scverify_top rtl xt_rsc_0_0_radr} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_we {scverify_top rtl xt_rsc_0_0_we} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_d {scverify_top rtl xt_rsc_0_0_d} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_wadr {scverify_top rtl xt_rsc_0_0_wadr} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_q {scverify_top rtl xt_rsc_0_1_q} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_radr {scverify_top rtl xt_rsc_0_1_radr} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_we {scverify_top rtl xt_rsc_0_1_we} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_d {scverify_top rtl xt_rsc_0_1_d} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_wadr {scverify_top rtl xt_rsc_0_1_wadr} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_q {scverify_top rtl xt_rsc_0_2_q} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_radr {scverify_top rtl xt_rsc_0_2_radr} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_we {scverify_top rtl xt_rsc_0_2_we} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_d {scverify_top rtl xt_rsc_0_2_d} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_wadr {scverify_top rtl xt_rsc_0_2_wadr} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_q {scverify_top rtl xt_rsc_0_3_q} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_radr {scverify_top rtl xt_rsc_0_3_radr} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_we {scverify_top rtl xt_rsc_0_3_we} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_d {scverify_top rtl xt_rsc_0_3_d} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_wadr {scverify_top rtl xt_rsc_0_3_wadr} {}} {DUT p:rsc p_rsc_dat {scverify_top rtl p_rsc_dat} {}} {DUT g:rsc g_rsc_dat {scverify_top rtl g_rsc_dat} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_q {scverify_top rtl twiddle_rsc_0_0_q} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_radr {scverify_top rtl twiddle_rsc_0_0_radr} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_q {scverify_top rtl twiddle_rsc_0_1_q} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_radr {scverify_top rtl twiddle_rsc_0_1_radr} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_q {scverify_top rtl twiddle_rsc_0_2_q} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_radr {scverify_top rtl twiddle_rsc_0_2_radr} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_q {scverify_top rtl twiddle_rsc_0_3_q} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_radr {scverify_top rtl twiddle_rsc_0_3_radr} {}} {DUT {} xt_rsc_triosy_0_0_lz {scverify_top rtl xt_rsc_triosy_0_0_lz} {}} {DUT {} xt_rsc_triosy_0_1_lz {scverify_top rtl xt_rsc_triosy_0_1_lz} {}} {DUT {} xt_rsc_triosy_0_2_lz {scverify_top rtl xt_rsc_triosy_0_2_lz} {}} {DUT {} xt_rsc_triosy_0_3_lz {scverify_top rtl xt_rsc_triosy_0_3_lz} {}} {DUT {} p_rsc_triosy_lz {scverify_top rtl p_rsc_triosy_lz} {}} {DUT {} g_rsc_triosy_lz {scverify_top rtl g_rsc_triosy_lz} {}} {DUT {} twiddle_rsc_triosy_0_0_lz {scverify_top rtl twiddle_rsc_triosy_0_0_lz} {}} {DUT {} twiddle_rsc_triosy_0_1_lz {scverify_top rtl twiddle_rsc_triosy_0_1_lz} {}} {DUT {} twiddle_rsc_triosy_0_2_lz {scverify_top rtl twiddle_rsc_triosy_0_2_lz} {}} {DUT {} twiddle_rsc_triosy_0_3_lz {scverify_top rtl twiddle_rsc_triosy_0_3_lz} {}} {OutputCompare xt xt-TRANS# {scverify_top user_tb xt_comp _compare_cnt_sig} blue} {OutputCompare xt xt-GOLDEN {scverify_top user_tb xt_comp _golden_sig} {}} {OutputCompare xt xt-DUT {scverify_top user_tb xt_comp _dut_sig} {}} {OutputCompare xt xt-ERR# {scverify_top user_tb xt_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
