Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 27 14:56:29 2021
| Host         : Revision-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BTN2TxD_timing_summary_routed.rpt -pb BTN2TxD_timing_summary_routed.pb -rpx BTN2TxD_timing_summary_routed.rpx -warn_on_violation
| Design       : BTN2TxD
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.977        0.000                      0                  140        0.046        0.000                      0                  140        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.977        0.000                      0                  140        0.046        0.000                      0                  140        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 Fifo/RCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/RCNT_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.217ns (25.644%)  route 3.529ns (74.356%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.568     5.089    Fifo/CLK
    SLICE_X9Y41          FDRE                                         r  Fifo/RCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Fifo/RCNT_reg[1]/Q
                         net (fo=4, routed)           1.585     7.130    Fifo/RCNT_reg[1]
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  Fifo/RCNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.254    Fifo/RCNT1_carry_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.767 r  Fifo/RCNT1_carry/CO[3]
                         net (fo=2, routed)           1.002     8.769    Fifo/ReadOK
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     8.893 r  Fifo/Mem.mem_reg_i_2/O
                         net (fo=24, routed)          0.941     9.835    Fifo/Mem.mem_reg_i_2_n_0
    SLICE_X11Y44         FDRE                                         r  Fifo/RCNT_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Takt (IN)
                         net (fo=0)                   0.000    10.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.451    14.792    Fifo/CLK
    SLICE_X11Y44         FDRE                                         r  Fifo/RCNT_reg_rep[0]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y44         FDRE (Setup_fdre_C_CE)      -0.205    14.812    Fifo/RCNT_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 Fifo/RCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/Mem.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.852ns (41.103%)  route 2.654ns (58.897%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.568     5.089    Fifo/CLK
    SLICE_X9Y41          FDRE                                         r  Fifo/RCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Fifo/RCNT_reg[1]/Q
                         net (fo=4, routed)           0.824     6.369    Fifo/RCNT_reg[1]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.493 r  Fifo/Level_i_carry_i_3/O
                         net (fo=1, routed)           0.000     6.493    Fifo/Level_i_carry_i_3_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  Fifo/Level_i_carry/CO[3]
                         net (fo=1, routed)           0.000     7.026    Fifo/Level_i_carry_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  Fifo/Level_i_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.143    Fifo/Level_i_carry__0_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.458 f  Fifo/Level_i_carry__1/O[3]
                         net (fo=2, routed)           1.060     8.518    Fifo/Level_i[11]
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.307     8.825 f  Fifo/Mem.mem_reg_ENARDEN_cooolgate_en_gate_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.770     9.595    Fifo/Mem.mem_reg_ENARDEN_cooolgate_en_sig_1
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Takt (IN)
                         net (fo=0)                   0.000    10.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.494    14.835    Fifo/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/CLKARDCLK
                         clock pessimism              0.274    15.109    
                         clock uncertainty           -0.035    15.073    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.630    Fifo/Mem.mem_reg
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 Fifo/RCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/Mem.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 1.217ns (27.487%)  route 3.211ns (72.513%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.568     5.089    Fifo/CLK
    SLICE_X9Y41          FDRE                                         r  Fifo/RCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Fifo/RCNT_reg[1]/Q
                         net (fo=4, routed)           1.585     7.130    Fifo/RCNT_reg[1]
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  Fifo/RCNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.254    Fifo/RCNT1_carry_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.767 r  Fifo/RCNT1_carry/CO[3]
                         net (fo=2, routed)           1.002     8.769    Fifo/ReadOK
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     8.893 r  Fifo/Mem.mem_reg_i_2/O
                         net (fo=24, routed)          0.623     9.517    Fifo/Mem.mem_reg_i_2_n_0
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Takt (IN)
                         net (fo=0)                   0.000    10.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.487    14.828    Fifo/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/CLKBWRCLK
                         clock pessimism              0.274    15.102    
                         clock uncertainty           -0.035    15.066    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.623    Fifo/Mem.mem_reg
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 Fifo/RCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/RCNT_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.217ns (26.303%)  route 3.410ns (73.697%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.568     5.089    Fifo/CLK
    SLICE_X9Y41          FDRE                                         r  Fifo/RCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Fifo/RCNT_reg[1]/Q
                         net (fo=4, routed)           1.585     7.130    Fifo/RCNT_reg[1]
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  Fifo/RCNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.254    Fifo/RCNT1_carry_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.767 r  Fifo/RCNT1_carry/CO[3]
                         net (fo=2, routed)           1.002     8.769    Fifo/ReadOK
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     8.893 r  Fifo/Mem.mem_reg_i_2/O
                         net (fo=24, routed)          0.823     9.716    Fifo/Mem.mem_reg_i_2_n_0
    SLICE_X9Y43          FDRE                                         r  Fifo/RCNT_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Takt (IN)
                         net (fo=0)                   0.000    10.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.450    14.791    Fifo/CLK
    SLICE_X9Y43          FDRE                                         r  Fifo/RCNT_reg[10]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X9Y43          FDRE (Setup_fdre_C_CE)      -0.205    14.825    Fifo/RCNT_reg[10]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 Fifo/RCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/RCNT_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.217ns (26.303%)  route 3.410ns (73.697%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.568     5.089    Fifo/CLK
    SLICE_X9Y41          FDRE                                         r  Fifo/RCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Fifo/RCNT_reg[1]/Q
                         net (fo=4, routed)           1.585     7.130    Fifo/RCNT_reg[1]
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  Fifo/RCNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.254    Fifo/RCNT1_carry_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.767 r  Fifo/RCNT1_carry/CO[3]
                         net (fo=2, routed)           1.002     8.769    Fifo/ReadOK
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     8.893 r  Fifo/Mem.mem_reg_i_2/O
                         net (fo=24, routed)          0.823     9.716    Fifo/Mem.mem_reg_i_2_n_0
    SLICE_X9Y43          FDRE                                         r  Fifo/RCNT_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Takt (IN)
                         net (fo=0)                   0.000    10.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.450    14.791    Fifo/CLK
    SLICE_X9Y43          FDRE                                         r  Fifo/RCNT_reg[11]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X9Y43          FDRE (Setup_fdre_C_CE)      -0.205    14.825    Fifo/RCNT_reg[11]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 Fifo/RCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/RCNT_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.217ns (26.303%)  route 3.410ns (73.697%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.568     5.089    Fifo/CLK
    SLICE_X9Y41          FDRE                                         r  Fifo/RCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Fifo/RCNT_reg[1]/Q
                         net (fo=4, routed)           1.585     7.130    Fifo/RCNT_reg[1]
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  Fifo/RCNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.254    Fifo/RCNT1_carry_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.767 r  Fifo/RCNT1_carry/CO[3]
                         net (fo=2, routed)           1.002     8.769    Fifo/ReadOK
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     8.893 r  Fifo/Mem.mem_reg_i_2/O
                         net (fo=24, routed)          0.823     9.716    Fifo/Mem.mem_reg_i_2_n_0
    SLICE_X9Y43          FDRE                                         r  Fifo/RCNT_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Takt (IN)
                         net (fo=0)                   0.000    10.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.450    14.791    Fifo/CLK
    SLICE_X9Y43          FDRE                                         r  Fifo/RCNT_reg[8]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X9Y43          FDRE (Setup_fdre_C_CE)      -0.205    14.825    Fifo/RCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 Fifo/RCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/RCNT_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.217ns (26.303%)  route 3.410ns (73.697%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.568     5.089    Fifo/CLK
    SLICE_X9Y41          FDRE                                         r  Fifo/RCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Fifo/RCNT_reg[1]/Q
                         net (fo=4, routed)           1.585     7.130    Fifo/RCNT_reg[1]
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  Fifo/RCNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.254    Fifo/RCNT1_carry_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.767 r  Fifo/RCNT1_carry/CO[3]
                         net (fo=2, routed)           1.002     8.769    Fifo/ReadOK
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     8.893 r  Fifo/Mem.mem_reg_i_2/O
                         net (fo=24, routed)          0.823     9.716    Fifo/Mem.mem_reg_i_2_n_0
    SLICE_X9Y43          FDRE                                         r  Fifo/RCNT_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Takt (IN)
                         net (fo=0)                   0.000    10.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.450    14.791    Fifo/CLK
    SLICE_X9Y43          FDRE                                         r  Fifo/RCNT_reg[9]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X9Y43          FDRE (Setup_fdre_C_CE)      -0.205    14.825    Fifo/RCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 Fifo/RCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/RCNT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.217ns (26.308%)  route 3.409ns (73.692%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.568     5.089    Fifo/CLK
    SLICE_X9Y41          FDRE                                         r  Fifo/RCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Fifo/RCNT_reg[1]/Q
                         net (fo=4, routed)           1.585     7.130    Fifo/RCNT_reg[1]
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  Fifo/RCNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.254    Fifo/RCNT1_carry_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.767 r  Fifo/RCNT1_carry/CO[3]
                         net (fo=2, routed)           1.002     8.769    Fifo/ReadOK
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     8.893 r  Fifo/Mem.mem_reg_i_2/O
                         net (fo=24, routed)          0.822     9.715    Fifo/Mem.mem_reg_i_2_n_0
    SLICE_X9Y41          FDRE                                         r  Fifo/RCNT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Takt (IN)
                         net (fo=0)                   0.000    10.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.449    14.790    Fifo/CLK
    SLICE_X9Y41          FDRE                                         r  Fifo/RCNT_reg[0]/C
                         clock pessimism              0.299    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.849    Fifo/RCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 Fifo/RCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/RCNT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.217ns (26.308%)  route 3.409ns (73.692%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.568     5.089    Fifo/CLK
    SLICE_X9Y41          FDRE                                         r  Fifo/RCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Fifo/RCNT_reg[1]/Q
                         net (fo=4, routed)           1.585     7.130    Fifo/RCNT_reg[1]
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  Fifo/RCNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.254    Fifo/RCNT1_carry_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.767 r  Fifo/RCNT1_carry/CO[3]
                         net (fo=2, routed)           1.002     8.769    Fifo/ReadOK
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     8.893 r  Fifo/Mem.mem_reg_i_2/O
                         net (fo=24, routed)          0.822     9.715    Fifo/Mem.mem_reg_i_2_n_0
    SLICE_X9Y41          FDRE                                         r  Fifo/RCNT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Takt (IN)
                         net (fo=0)                   0.000    10.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.449    14.790    Fifo/CLK
    SLICE_X9Y41          FDRE                                         r  Fifo/RCNT_reg[1]/C
                         clock pessimism              0.299    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.849    Fifo/RCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 Fifo/RCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/RCNT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.217ns (26.308%)  route 3.409ns (73.692%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.568     5.089    Fifo/CLK
    SLICE_X9Y41          FDRE                                         r  Fifo/RCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Fifo/RCNT_reg[1]/Q
                         net (fo=4, routed)           1.585     7.130    Fifo/RCNT_reg[1]
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  Fifo/RCNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.254    Fifo/RCNT1_carry_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.767 r  Fifo/RCNT1_carry/CO[3]
                         net (fo=2, routed)           1.002     8.769    Fifo/ReadOK
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     8.893 r  Fifo/Mem.mem_reg_i_2/O
                         net (fo=24, routed)          0.822     9.715    Fifo/Mem.mem_reg_i_2_n_0
    SLICE_X9Y41          FDRE                                         r  Fifo/RCNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Takt (IN)
                         net (fo=0)                   0.000    10.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.449    14.790    Fifo/CLK
    SLICE_X9Y41          FDRE                                         r  Fifo/RCNT_reg[2]/C
                         clock pessimism              0.299    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.849    Fifo/RCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  5.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Fifo/RCNT_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/Mem.mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.973%)  route 0.147ns (51.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.566     1.449    Fifo/CLK
    SLICE_X9Y46          FDRE                                         r  Fifo/RCNT_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  Fifo/RCNT_reg_rep[9]/Q
                         net (fo=1, routed)           0.147     1.737    Fifo/RCNT_reg_rep[9]
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.006    Fifo/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.691    Fifo/Mem.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Fifo/RCNT_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/Mem.mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.014%)  route 0.203ns (58.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.566     1.449    Fifo/CLK
    SLICE_X9Y44          FDRE                                         r  Fifo/RCNT_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  Fifo/RCNT_reg_rep[4]/Q
                         net (fo=1, routed)           0.203     1.793    Fifo/RCNT_reg_rep[4]
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.006    Fifo/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.691    Fifo/Mem.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Fifo/RCNT_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/Mem.mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.804%)  route 0.205ns (59.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.566     1.449    Fifo/CLK
    SLICE_X9Y45          FDRE                                         r  Fifo/RCNT_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  Fifo/RCNT_reg_rep[7]/Q
                         net (fo=1, routed)           0.205     1.795    Fifo/RCNT_reg_rep[7]
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.006    Fifo/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.691    Fifo/Mem.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Fifo/RCNT_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/Mem.mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.311%)  route 0.209ns (59.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.566     1.449    Fifo/CLK
    SLICE_X9Y45          FDRE                                         r  Fifo/RCNT_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  Fifo/RCNT_reg_rep[6]/Q
                         net (fo=1, routed)           0.209     1.799    Fifo/RCNT_reg_rep[6]
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.006    Fifo/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.691    Fifo/Mem.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Fifo/RCNT_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/Mem.mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.281%)  route 0.209ns (59.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.566     1.449    Fifo/CLK
    SLICE_X9Y45          FDRE                                         r  Fifo/RCNT_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  Fifo/RCNT_reg_rep[8]/Q
                         net (fo=1, routed)           0.209     1.799    Fifo/RCNT_reg_rep[8]
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.006    Fifo/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.691    Fifo/Mem.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Fifo/RCNT_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/Mem.mem_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.165%)  route 0.260ns (64.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.566     1.449    Fifo/CLK
    SLICE_X11Y44         FDRE                                         r  Fifo/RCNT_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  Fifo/RCNT_reg_rep[0]/Q
                         net (fo=1, routed)           0.260     1.850    Fifo/RCNT_reg_rep[0]
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.006    Fifo/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.528    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.711    Fifo/Mem.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Fifo/RCNT_reg_rep[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/Mem.mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.635%)  route 0.255ns (64.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.566     1.449    Fifo/CLK
    SLICE_X9Y46          FDRE                                         r  Fifo/RCNT_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  Fifo/RCNT_reg_rep[10]/Q
                         net (fo=1, routed)           0.255     1.845    Fifo/RCNT_reg_rep[10]
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.006    Fifo/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.691    Fifo/Mem.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Fifo/WCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/Mem.mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.452%)  route 0.241ns (59.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.566     1.449    Fifo/CLK
    SLICE_X8Y43          FDRE                                         r  Fifo/WCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  Fifo/WCNT_reg[7]/Q
                         net (fo=5, routed)           0.241     1.855    Fifo/WCNT_reg[7]
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.879     2.007    Fifo/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.692    Fifo/Mem.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Sender/Rechenwerk.Fertig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sender/Rechenwerk.val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.596     1.479    Sender/CLK
    SLICE_X3Y47          FDRE                                         r  Sender/Rechenwerk.Fertig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Sender/Rechenwerk.Fertig_reg/Q
                         net (fo=8, routed)           0.110     1.730    Sender/Fertig
    SLICE_X2Y47          LUT6 (Prop_lut6_I1_O)        0.045     1.775 r  Sender/Rechenwerk.val[1]_i_1/O
                         net (fo=1, routed)           0.000     1.775    Sender/val[1]
    SLICE_X2Y47          FDRE                                         r  Sender/Rechenwerk.val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.867     1.994    Sender/CLK
    SLICE_X2Y47          FDRE                                         r  Sender/Rechenwerk.val_reg[1]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.120     1.612    Sender/Rechenwerk.val_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Fifo/RCNT_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fifo/Mem.mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.757%)  route 0.265ns (65.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.566     1.449    Fifo/CLK
    SLICE_X9Y45          FDRE                                         r  Fifo/RCNT_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  Fifo/RCNT_reg_rep[5]/Q
                         net (fo=1, routed)           0.265     1.855    Fifo/RCNT_reg_rep[5]
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Takt (IN)
                         net (fo=0)                   0.000     0.000    Takt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Takt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Takt_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Takt_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.006    Fifo/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  Fifo/Mem.mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.691    Fifo/Mem.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Takt }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18   Fifo/Mem.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18   Fifo/Mem.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Takt_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y44    BTN_alt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y44    BTN_alt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y44    BTN_alt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y44    BTN_alt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y44    BTN_neu_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y44    BTN_neu_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y44    BTN_neu_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44    BTN_alt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y44    BTN_alt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44    BTN_alt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y44    BTN_alt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y44    BTN_neu_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y44    BTN_neu_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44    BTN_neu_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y44    BTN_neu_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y46    Sender/FSM_sequential_Steuerwerk.Zustand_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y45    Sender/Rechenwerk.Bitende_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y41    Fifo/RCNT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43    Fifo/RCNT_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43    Fifo/RCNT_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y41    Fifo/RCNT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y41    Fifo/RCNT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y41    Fifo/RCNT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42    Fifo/RCNT_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42    Fifo/RCNT_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42    Fifo/RCNT_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42    Fifo/RCNT_reg[7]/C



