
*** Running vivado
    with args -log ping_pong.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ping_pong.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ping_pong.tcl -notrace
Command: synth_design -top ping_pong -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21888 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 363.039 ; gain = 100.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ping_pong' [C:/Users/ana01/Desktop/Ex1_ping_pong_led/Ex1_ping_pong_led.srcs/sources_1/new/Ping_Pong.vhd:18]
	Parameter Count bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'div_clock' declared at 'C:/Users/ana01/Desktop/Ex1_ping_pong_led/Ex1_ping_pong_led.srcs/sources_1/new/div_clock.vhd:5' bound to instance 'TESTE_10Hz' of component 'div_clock' [C:/Users/ana01/Desktop/Ex1_ping_pong_led/Ex1_ping_pong_led.srcs/sources_1/new/Ping_Pong.vhd:30]
INFO: [Synth 8-638] synthesizing module 'div_clock' [C:/Users/ana01/Desktop/Ex1_ping_pong_led/Ex1_ping_pong_led.srcs/sources_1/new/div_clock.vhd:12]
	Parameter Count bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div_clock' (1#1) [C:/Users/ana01/Desktop/Ex1_ping_pong_led/Ex1_ping_pong_led.srcs/sources_1/new/div_clock.vhd:12]
	Parameter Count bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'div_clock' declared at 'C:/Users/ana01/Desktop/Ex1_ping_pong_led/Ex1_ping_pong_led.srcs/sources_1/new/div_clock.vhd:5' bound to instance 'TESTE_40Hz' of component 'div_clock' [C:/Users/ana01/Desktop/Ex1_ping_pong_led/Ex1_ping_pong_led.srcs/sources_1/new/Ping_Pong.vhd:31]
INFO: [Synth 8-638] synthesizing module 'div_clock__parameterized1' [C:/Users/ana01/Desktop/Ex1_ping_pong_led/Ex1_ping_pong_led.srcs/sources_1/new/div_clock.vhd:12]
	Parameter Count bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div_clock__parameterized1' (1#1) [C:/Users/ana01/Desktop/Ex1_ping_pong_led/Ex1_ping_pong_led.srcs/sources_1/new/div_clock.vhd:12]
WARNING: [Synth 8-3848] Net seg in module/entity ping_pong does not have driver. [C:/Users/ana01/Desktop/Ex1_ping_pong_led/Ex1_ping_pong_led.srcs/sources_1/new/Ping_Pong.vhd:12]
WARNING: [Synth 8-3848] Net an in module/entity ping_pong does not have driver. [C:/Users/ana01/Desktop/Ex1_ping_pong_led/Ex1_ping_pong_led.srcs/sources_1/new/Ping_Pong.vhd:13]
WARNING: [Synth 8-3848] Net led in module/entity ping_pong does not have driver. [C:/Users/ana01/Desktop/Ex1_ping_pong_led/Ex1_ping_pong_led.srcs/sources_1/new/Ping_Pong.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'ping_pong' (2#1) [C:/Users/ana01/Desktop/Ex1_ping_pong_led/Ex1_ping_pong_led.srcs/sources_1/new/Ping_Pong.vhd:18]
WARNING: [Synth 8-3331] design ping_pong has unconnected port seg[7]
WARNING: [Synth 8-3331] design ping_pong has unconnected port seg[6]
WARNING: [Synth 8-3331] design ping_pong has unconnected port seg[5]
WARNING: [Synth 8-3331] design ping_pong has unconnected port seg[4]
WARNING: [Synth 8-3331] design ping_pong has unconnected port seg[3]
WARNING: [Synth 8-3331] design ping_pong has unconnected port seg[2]
WARNING: [Synth 8-3331] design ping_pong has unconnected port seg[1]
WARNING: [Synth 8-3331] design ping_pong has unconnected port seg[0]
WARNING: [Synth 8-3331] design ping_pong has unconnected port an[3]
WARNING: [Synth 8-3331] design ping_pong has unconnected port an[2]
WARNING: [Synth 8-3331] design ping_pong has unconnected port an[1]
WARNING: [Synth 8-3331] design ping_pong has unconnected port an[0]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[15]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[14]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[13]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[12]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[11]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[10]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[9]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[8]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[7]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[6]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[5]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[4]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[3]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[2]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[1]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[0]
WARNING: [Synth 8-3331] design ping_pong has unconnected port sw0
WARNING: [Synth 8-3331] design ping_pong has unconnected port sw15
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 419.289 ; gain = 156.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 419.289 ; gain = 156.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 419.289 ; gain = 156.879
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 421.063 ; gain = 158.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module div_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module div_clock__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design ping_pong has an empty top module
WARNING: [Synth 8-3331] design ping_pong has unconnected port seg[7]
WARNING: [Synth 8-3331] design ping_pong has unconnected port seg[6]
WARNING: [Synth 8-3331] design ping_pong has unconnected port seg[5]
WARNING: [Synth 8-3331] design ping_pong has unconnected port seg[4]
WARNING: [Synth 8-3331] design ping_pong has unconnected port seg[3]
WARNING: [Synth 8-3331] design ping_pong has unconnected port seg[2]
WARNING: [Synth 8-3331] design ping_pong has unconnected port seg[1]
WARNING: [Synth 8-3331] design ping_pong has unconnected port seg[0]
WARNING: [Synth 8-3331] design ping_pong has unconnected port an[3]
WARNING: [Synth 8-3331] design ping_pong has unconnected port an[2]
WARNING: [Synth 8-3331] design ping_pong has unconnected port an[1]
WARNING: [Synth 8-3331] design ping_pong has unconnected port an[0]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[15]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[14]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[13]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[12]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[11]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[10]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[9]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[8]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[7]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[6]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[5]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[4]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[3]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[2]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[1]
WARNING: [Synth 8-3331] design ping_pong has unconnected port led[0]
WARNING: [Synth 8-3331] design ping_pong has unconnected port clk
WARNING: [Synth 8-3331] design ping_pong has unconnected port reset
WARNING: [Synth 8-3331] design ping_pong has unconnected port sw0
WARNING: [Synth 8-3331] design ping_pong has unconnected port sw15
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 529.926 ; gain = 267.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 529.926 ; gain = 267.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 538.602 ; gain = 276.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 538.602 ; gain = 276.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 538.602 ; gain = 276.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 538.602 ; gain = 276.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 538.602 ; gain = 276.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 538.602 ; gain = 276.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 538.602 ; gain = 276.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    28|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    28|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 538.602 ; gain = 276.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 538.602 ; gain = 276.191
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 538.602 ; gain = 276.191
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 644.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 644.758 ; gain = 395.191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 644.758 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ana01/Desktop/Ex1_ping_pong_led/Ex1_ping_pong_led.runs/synth_1/ping_pong.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ping_pong_utilization_synth.rpt -pb ping_pong_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  6 21:03:34 2019...
