
exceptions.elf:     file format elf32-littlearm
exceptions.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x82000000

Program Header:
    LOAD off    0x00010000 vaddr 0x82000000 paddr 0x82000000 align 2**16
         filesz 0x0000174c memsz 0x00001750 flags rwx
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001530  82000000  82000000  00010000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       0000021c  82001530  82001530  00011530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .bss          00000004  8200174c  8200174c  0001174c  2**2
                  ALLOC
  3 .ARM.attributes 00000039  00000000  00000000  0001174c  2**0
                  CONTENTS, READONLY
  4 .comment      0000003c  00000000  00000000  00011785  2**0
                  CONTENTS, READONLY
  5 .debug_line   00000534  00000000  00000000  000117c1  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000b0c  00000000  00000000  00011cf5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000399  00000000  00000000  00012801  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 000000e0  00000000  00000000  00012ba0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000002a4  00000000  00000000  00012c80  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000394  00000000  00000000  00012f24  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
82000000 l    d  .text	00000000 .text
82001530 l    d  .rodata	00000000 .rodata
8200174c l    d  .bss	00000000 .bss
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 start.o
820001b0 l       .text	00000000 _saved_sp
820001d0 l       .text	00000000 _svc_stack
820001b8 l       .text	00000000 _saved_vector_base_register
820001b4 l       .text	00000000 _new_vector_base
820001bc l       .text	00000000 _fiq_stack
820001c0 l       .text	00000000 _irq_stack
820001c4 l       .text	00000000 _abort_stack
820001c8 l       .text	00000000 _undefined_stack
820001cc l       .text	00000000 _user_stack
820000e0 l       .text	00000000 new_vector_base
82000100 l       .text	00000000 _reset
82000104 l       .text	00000000 _undefined_instruction
82000108 l       .text	00000000 _software_interrupt
8200010c l       .text	00000000 _prefetch_abort
82000110 l       .text	00000000 _data_abort
82000114 l       .text	00000000 _not_used
82000118 l       .text	00000000 _irq
8200011c l       .text	00000000 _fiq
82000120 l       .text	00000000 reset
82000124 l       .text	00000000 undefined_instruction
82000138 l       .text	00000000 software_interrupt
8200014c l       .text	00000000 prefetch_abort
82000160 l       .text	00000000 data_abort
82000178 l       .text	00000000 irq
82000190 l       .text	00000000 fiq
00000000 l    df *ABS*	00000000 exceptions.c
82001530 l       .rodata	00000000 .LC0
8200155c l       .rodata	00000000 .LC1
82001574 l       .rodata	00000000 .LC2
82001590 l       .rodata	00000000 .LC3
820015a8 l       .rodata	00000000 .LC4
820015bc l       .rodata	00000000 .LC5
820015cc l       .rodata	00000000 .LC6
820015d8 l       .rodata	00000000 .LC7
820015e8 l       .rodata	00000000 .LC8
820015ec l       .rodata	00000000 .LC9
00000000 l    df *ABS*	00000000 handlers.c
82001600 l       .rodata	00000000 .LC0
82001620 l       .rodata	00000000 .LC1
82001648 l       .rodata	00000000 .LC2
82001668 l       .rodata	00000000 .LC3
82001698 l       .rodata	00000000 .LC4
820016b4 l       .rodata	00000000 .LC5
820016e0 l       .rodata	00000000 .LC6
820016f8 l       .rodata	00000000 .LC7
82001708 l       .rodata	00000000 .LC8
82001718 l       .rodata	00000000 .LC9
8200171c l       .rodata	00000000 .LC10
82001720 l       .rodata	00000000 .LC11
82001724 l       .rodata	00000000 .LC12
82001728 l       .rodata	00000000 .LC13
8200172c l       .rodata	00000000 .LC14
82001730 l       .rodata	00000000 .LC15
82001734 l       .rodata	00000000 .LC16
00000000 l    df *ABS*	00000000 uart.c
82001738 l       .rodata	00000000 .LC0
82001740 l       .rodata	00000000 .LC1
00000000 l    df *ABS*	00000000 print.c
82001744 l       .rodata	00000000 .LC0
00000000 l    df *ABS*	00000000 _udivsi3.o
82001320 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 
8200071c g     F .text	0000005c UART_getc_noblock
82001030 g     F .text	000002dc print
820005e8 g     F .text	000000e0 get_current_mode
82000508 g     F .text	00000078 handle_data_abort
820003ec g     F .text	0000008c handle_software_interrupt
82001320 g     F .text	000001ec .hidden __udivsi3
82000984 g     F .text	0000004c UART_puts
820001a8 g       .text	00000000 _bss_start
82000eb0 g     F .text	00000180 printi
82000580 g     F .text	00000034 handle_irq
820001ac g       .text	00000000 _bss_end
82000778 g     F .text	000000f8 UART_gethex
82000000 g       .text	00000000 _start
82000d78 g     F .text	00000138 prints
820006c8 g     F .text	00000054 UART_getc
82000870 g     F .text	00000070 UART_gets
8200152c  w    F .text	00000004 .hidden __aeabi_ldiv0
8200174c g       .bss	00000000 __bss_start
820001e0 g     F .text	00000194 main
82001320 g     F .text	00000000 .hidden __aeabi_uidiv
82000ca8 g     F .text	00000040 UART_sprintf
82000d1c g     F .text	0000005c printchar
820008e0 g     F .text	000000a4 UART_putc
82000ce8 g     F .text	00000034 UART_printf
8200150c g     F .text	00000020 .hidden __aeabi_uidivmod
82001750 g       .bss	00000000 _end
820009e8 g     F .text	000002c0 UART_goto
8200174c g     O .bss	00000004 prefetch_abort_pc_save
82000374 g     F .text	00000078 handle_undefined_instruction
8200152c  w    F .text	00000004 .hidden __aeabi_idiv0
820009d0 g     F .text	00000018 UART_clear
82000478 g     F .text	00000090 handle_prefetch_abort
820005b4 g     F .text	00000034 handle_fiq
8200130c g     F .text	00000014 raise



Disassembly of section .text:

82000000 <_start>:
# File: start.S
# ======================================================================

.globl _start
_start:
	mov	r4, #0			// r4=0
82000000:	e3a04000 	mov	r4, #0
	mcr	p15, #0, r4, c7, c5, #0	// invalidate i-cache
82000004:	ee074f15 	mcr	15, 0, r4, cr7, cr5, {0}
	dsb				// data synchronization barrier
82000008:	f57ff04f 	dsb	sy
	mcr	p15, #0, r4, c7, c5, #4	// flush prefetch buffer
8200000c:	ee074f95 	mcr	15, 0, r4, cr7, cr5, {4}

	push	{lr}			// save lr
82000010:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	str	sp, _saved_sp		// save u-boot sp
82000014:	e58fd194 	str	sp, [pc, #404]	; 820001b0 <_saved_sp>
	ldr	sp, _svc_stack		// set svc stack
82000018:	e59fd1b0 	ldr	sp, [pc, #432]	; 820001d0 <_svc_stack>

	mrc	p15, #0, r4, c12, c0, #0	// save vector base register
8200001c:	ee1c4f10 	mrc	15, 0, r4, cr12, cr0, {0}
	str	r4, _saved_vector_base_register
82000020:	e58f4190 	str	r4, [pc, #400]	; 820001b8 <_saved_vector_base_register>
	ldr	r4, _new_vector_base	// build new vector base register
82000024:	e59f4188 	ldr	r4, [pc, #392]	; 820001b4 <_new_vector_base>
	mcr	p15, #0, r4, c12, c0, #0
82000028:	ee0c4f10 	mcr	15, 0, r4, cr12, cr0, {0}

	mrs	r4, cpsr		// r4=cpsr
8200002c:	e10f4000 	mrs	r4, CPSR

	bic	r5, r4, #0x1f		// set fiq stack
82000030:	e3c4501f 	bic	r5, r4, #31
	orr	r5, r5, #0x11
82000034:	e3855011 	orr	r5, r5, #17
	msr	cpsr, r5
82000038:	e129f005 	msr	CPSR_fc, r5
	ldr	sp, _fiq_stack
8200003c:	e59fd178 	ldr	sp, [pc, #376]	; 820001bc <_fiq_stack>

	bic	r5, r4, #0x1f		// set irq stack
82000040:	e3c4501f 	bic	r5, r4, #31
	orr	r5, r5, #0x12
82000044:	e3855012 	orr	r5, r5, #18
	msr	cpsr, r5
82000048:	e129f005 	msr	CPSR_fc, r5
	ldr	sp, _irq_stack
8200004c:	e59fd16c 	ldr	sp, [pc, #364]	; 820001c0 <_irq_stack>

	bic	r5, r4, #0x1f		// set abort stack
82000050:	e3c4501f 	bic	r5, r4, #31
	orr	r5, r5, #0x17
82000054:	e3855017 	orr	r5, r5, #23
	msr	cpsr, r5
82000058:	e129f005 	msr	CPSR_fc, r5
	ldr	sp, _abort_stack
8200005c:	e59fd160 	ldr	sp, [pc, #352]	; 820001c4 <_abort_stack>

	bic	r5, r4, #0x1f		// set undefined stack
82000060:	e3c4501f 	bic	r5, r4, #31
	orr	r5, r5, #0x1b
82000064:	e385501b 	orr	r5, r5, #27
	msr	cpsr, r5
82000068:	e129f005 	msr	CPSR_fc, r5
	ldr	sp, _undefined_stack
8200006c:	e59fd154 	ldr	sp, [pc, #340]	; 820001c8 <_undefined_stack>

	bic	r5, r4, #0x1f		// set user stack
82000070:	e3c4501f 	bic	r5, r4, #31
	orr	r5, r5, #0x1f
82000074:	e385501f 	orr	r5, r5, #31
	msr	cpsr, r5
82000078:	e129f005 	msr	CPSR_fc, r5
	ldr	sp, _user_stack
8200007c:	e59fd148 	ldr	sp, [pc, #328]	; 820001cc <_user_stack>

	bic	r5, r4, #0x1f		// goto svc mode
82000080:	e3c4501f 	bic	r5, r4, #31
	orr	r5, r5, #0x13
82000084:	e3855013 	orr	r5, r5, #19
	msr	cpsr, r5
82000088:	e129f005 	msr	CPSR_fc, r5

	ldr	r4, _bss_start		// r4=bss_start
8200008c:	e59f4114 	ldr	r4, [pc, #276]	; 820001a8 <_bss_start>
	ldr	r5, _bss_end		// r5=bss_end
82000090:	e59f5114 	ldr	r5, [pc, #276]	; 820001ac <_bss_end>
	cmp	r4, r5			// if r4==r5
82000094:	e1540005 	cmp	r4, r5
	beq	.L1 			// then goto .L1
82000098:	0a000004 	beq	820000b0 <_start+0xb0>
	mov	r6, #0x00000000		// r6=0
8200009c:	e3a06000 	mov	r6, #0
.L0:
	str	r6, [r4]		// *r4=r6
820000a0:	e5846000 	str	r6, [r4]
	add	r4, r4, #4		// r4=r4+4
820000a4:	e2844004 	add	r4, r4, #4
	cmp	r4, r5			// if r4!=r5
820000a8:	e1540005 	cmp	r4, r5
	bne	.L0			// then goto .L0
820000ac:	1afffffb 	bne	820000a0 <_start+0xa0>
.L1:
	bl	main			// main(argc, argv);
820000b0:	eb00004a 	bl	820001e0 <main>

	ldr	r4, _saved_vector_base_register	// restore vector base register
820000b4:	e59f40fc 	ldr	r4, [pc, #252]	; 820001b8 <_saved_vector_base_register>
	mcr	p15, #0, r4, c12, c0, #0
820000b8:	ee0c4f10 	mcr	15, 0, r4, cr12, cr0, {0}

	ldr	sp, _saved_sp		// restore u-boot sp
820000bc:	e59fd0ec 	ldr	sp, [pc, #236]	; 820001b0 <_saved_sp>
	pop	{pc}			// restore pc
820000c0:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
820000c4:	e320f000 	nop	{0}
820000c8:	e320f000 	nop	{0}
820000cc:	e320f000 	nop	{0}
820000d0:	e320f000 	nop	{0}
820000d4:	e320f000 	nop	{0}
820000d8:	e320f000 	nop	{0}
820000dc:	e320f000 	nop	{0}

820000e0 <new_vector_base>:
# ======================================================================

.align 5

new_vector_base:
	ldr	pc, _reset
820000e0:	e59ff018 	ldr	pc, [pc, #24]	; 82000100 <_reset>
	ldr	pc, _undefined_instruction
820000e4:	e59ff018 	ldr	pc, [pc, #24]	; 82000104 <_undefined_instruction>
	ldr	pc, _software_interrupt
820000e8:	e59ff018 	ldr	pc, [pc, #24]	; 82000108 <_software_interrupt>
	ldr	pc, _prefetch_abort
820000ec:	e59ff018 	ldr	pc, [pc, #24]	; 8200010c <_prefetch_abort>
	ldr	pc, _data_abort
820000f0:	e59ff018 	ldr	pc, [pc, #24]	; 82000110 <_data_abort>
	ldr	pc, _not_used
820000f4:	e59ff018 	ldr	pc, [pc, #24]	; 82000114 <_not_used>
	ldr	pc, _irq
820000f8:	e59ff018 	ldr	pc, [pc, #24]	; 82000118 <_irq>
	ldr	pc, _fiq
820000fc:	e59ff018 	ldr	pc, [pc, #24]	; 8200011c <_fiq>

82000100 <_reset>:
82000100:	82000120 	andhi	r0, r0, #32, 2

82000104 <_undefined_instruction>:
82000104:	82000124 	andhi	r0, r0, #36, 2

82000108 <_software_interrupt>:
82000108:	82000138 	andhi	r0, r0, #56, 2

8200010c <_prefetch_abort>:
8200010c:	8200014c 	andhi	r0, r0, #76, 2

82000110 <_data_abort>:
82000110:	82000160 	andhi	r0, r0, #96, 2

82000114 <_not_used>:
82000114:	82000114 	andhi	r0, r0, #20, 2

82000118 <_irq>:
82000118:	82000178 	andhi	r0, r0, #120, 2

8200011c <_fiq>:
8200011c:	82000190 	andhi	r0, r0, #144, 2	; 0x24

82000120 <reset>:
	.word	fiq

# ======================================================================

reset:
	b	reset
82000120:	eafffffe 	b	82000120 <reset>

82000124 <undefined_instruction>:

undefined_instruction:
	stmfd	sp!, {r0-r12, lr}	// save r0-r12, lr
82000124:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
	mov	r0, sp			// r0=sp
82000128:	e1a0000d 	mov	r0, sp
	mrs	r1, spsr		// r1=spsr
8200012c:	e14f1000 	mrs	r1, SPSR
	bl	handle_undefined_instruction	// call C handler
82000130:	eb00008f 	bl	82000374 <handle_undefined_instruction>
	ldmfd	sp!, {r0-r12, pc}^	// restore r0-r12, pc, cpsr
82000134:	e8fd9fff 	ldm	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}^

82000138 <software_interrupt>:

software_interrupt:
	stmfd	sp!, {r0-r12, lr}	// save r0-r12, lr
82000138:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
	mov	r0, sp			// r0=sp
8200013c:	e1a0000d 	mov	r0, sp
	mrs	r1, spsr		// r1=spsr
82000140:	e14f1000 	mrs	r1, SPSR
	bl	handle_software_interrupt	// call C handler
82000144:	eb0000a8 	bl	820003ec <handle_software_interrupt>
	ldmfd	sp!, {r0-r12, pc}^	// restore r0-r12, pc, cpsr
82000148:	e8fd9fff 	ldm	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}^

8200014c <prefetch_abort>:

prefetch_abort:
	stmfd	sp!, {r0-r12, lr}	// save r0-r12, lr
8200014c:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
	mov	r0, sp			// r0=sp
82000150:	e1a0000d 	mov	r0, sp
	mrs	r1, spsr		// r1=spsr
82000154:	e14f1000 	mrs	r1, SPSR
	bl	handle_prefetch_abort	// call C handler
82000158:	eb0000c6 	bl	82000478 <handle_prefetch_abort>
	ldmfd	sp!, {r0-r12, pc}^	// restore r0-r12, pc, cpsr
8200015c:	e8fd9fff 	ldm	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}^

82000160 <data_abort>:

data_abort:
	sub	lr, lr, #4		// lr=lr-4
82000160:	e24ee004 	sub	lr, lr, #4
	stmfd	sp!, {r0-r12, lr}	// save r0-r12, lr
82000164:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
	mov	r0, sp			// r0=sp
82000168:	e1a0000d 	mov	r0, sp
	mrs	r1, spsr		// r1=spsr
8200016c:	e14f1000 	mrs	r1, SPSR
	bl	handle_data_abort	// call C handler
82000170:	eb0000e4 	bl	82000508 <handle_data_abort>
	ldmfd	sp!, {r0-r12, pc}^	// restore r0-r12, pc, cpsr
82000174:	e8fd9fff 	ldm	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}^

82000178 <irq>:

irq:
	sub	lr, lr, #4		// lr=lr-4
82000178:	e24ee004 	sub	lr, lr, #4
	stmfd	sp!, {r0-r12, lr}	// save r0-r12, lr
8200017c:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
	mov	r0, sp			// r0=sp
82000180:	e1a0000d 	mov	r0, sp
	mrs	r1, spsr		// r1=spsr
82000184:	e14f1000 	mrs	r1, SPSR
	bl	handle_irq		// call C handler
82000188:	eb0000fc 	bl	82000580 <handle_irq>
	ldmfd	sp!, {r0-r12, pc}^	// restore r0-r12, pc, cpsr
8200018c:	e8fd9fff 	ldm	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}^

82000190 <fiq>:

fiq:
	sub	lr, lr, #4		// lr=lr-4
82000190:	e24ee004 	sub	lr, lr, #4
	stmfd	sp!, {r0-r8, lr}	// save r0-r7, lr
82000194:	e92d41ff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	mov	r0, sp			// r0=sp
82000198:	e1a0000d 	mov	r0, sp
	mrs	r1, spsr		// r1=spsr
8200019c:	e14f1000 	mrs	r1, SPSR
	bl	handle_fiq		// call C handler
820001a0:	eb000103 	bl	820005b4 <handle_fiq>
	ldmfd	sp!, {r0-r8, pc}^	// restore r0-r7, pc, cpsr
820001a4:	e8fd81ff 	ldm	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, pc}^

820001a8 <_bss_start>:
820001a8:	8200174c 	andhi	r1, r0, #76, 14	; 0x1300000

820001ac <_bss_end>:
820001ac:	82001750 	andhi	r1, r0, #80, 14	; 0x1400000

820001b0 <_saved_sp>:
820001b0:	00000000 	andeq	r0, r0, r0

820001b4 <_new_vector_base>:
820001b4:	820000e0 	andhi	r0, r0, #224	; 0xe0

820001b8 <_saved_vector_base_register>:
820001b8:	00000000 	andeq	r0, r0, r0

820001bc <_fiq_stack>:
820001bc:	82000000 	andhi	r0, r0, #0

820001c0 <_irq_stack>:
820001c0:	81fff000 	mvnshi	pc, r0

820001c4 <_abort_stack>:
820001c4:	81ffe000 	mvnshi	lr, r0

820001c8 <_undefined_stack>:
820001c8:	81ffd000 	mvnshi	sp, r0

820001cc <_user_stack>:
820001cc:	81ffc000 	mvnshi	ip, r0

820001d0 <_svc_stack>:
820001d0:	81ffb000 	mvnshi	fp, r0
820001d4:	e320f000 	nop	{0}
820001d8:	e320f000 	nop	{0}
820001dc:	e320f000 	nop	{0}

820001e0 <main>:
extern char *get_current_mode(void);

// ======================================================================

int main(int argc, char *argv[])
{
820001e0:	e92d4800 	push	{fp, lr}
820001e4:	e28db004 	add	fp, sp, #4
820001e8:	e24dd060 	sub	sp, sp, #96	; 0x60
820001ec:	e50b0060 	str	r0, [fp, #-96]	; 0x60
820001f0:	e50b1064 	str	r1, [fp, #-100]	; 0x64
  char input[80];

  for (;;) {
    UART_printf("========================================\n");
820001f4:	e3010530 	movw	r0, #5424	; 0x1530
820001f8:	e3480200 	movt	r0, #33280	; 0x8200
820001fc:	eb0002b9 	bl	82000ce8 <UART_printf>
    UART_printf("Exceptions (mode=%s)\n", get_current_mode());
82000200:	eb0000f8 	bl	820005e8 <get_current_mode>
82000204:	e1a03000 	mov	r3, r0
82000208:	e1a01003 	mov	r1, r3
8200020c:	e301055c 	movw	r0, #5468	; 0x155c
82000210:	e3480200 	movt	r0, #33280	; 0x8200
82000214:	eb0002b3 	bl	82000ce8 <UART_printf>
    UART_printf("========================================\n");
82000218:	e3010530 	movw	r0, #5424	; 0x1530
8200021c:	e3480200 	movt	r0, #33280	; 0x8200
82000220:	eb0002b0 	bl	82000ce8 <UART_printf>
    UART_printf("1. Undefined instruction\n");
82000224:	e3010574 	movw	r0, #5492	; 0x1574
82000228:	e3480200 	movt	r0, #33280	; 0x8200
8200022c:	eb0002ad 	bl	82000ce8 <UART_printf>
    UART_printf("2. Software interrupt\n");
82000230:	e3010590 	movw	r0, #5520	; 0x1590
82000234:	e3480200 	movt	r0, #33280	; 0x8200
82000238:	eb0002aa 	bl	82000ce8 <UART_printf>
    UART_printf("3. Prefetch abort\n");
8200023c:	e30105a8 	movw	r0, #5544	; 0x15a8
82000240:	e3480200 	movt	r0, #33280	; 0x8200
82000244:	eb0002a7 	bl	82000ce8 <UART_printf>
    UART_printf("4. Data abort\n");
82000248:	e30105bc 	movw	r0, #5564	; 0x15bc
8200024c:	e3480200 	movt	r0, #33280	; 0x8200
82000250:	eb0002a4 	bl	82000ce8 <UART_printf>
    UART_printf("5. Quit\n");
82000254:	e30105cc 	movw	r0, #5580	; 0x15cc
82000258:	e3480200 	movt	r0, #33280	; 0x8200
8200025c:	eb0002a1 	bl	82000ce8 <UART_printf>
    UART_printf("Select one: ");
82000260:	e30105d8 	movw	r0, #5592	; 0x15d8
82000264:	e3480200 	movt	r0, #33280	; 0x8200
82000268:	eb00029e 	bl	82000ce8 <UART_printf>

    UART_gets(input);
8200026c:	e24b3058 	sub	r3, fp, #88	; 0x58
82000270:	e1a00003 	mov	r0, r3
82000274:	eb00017d 	bl	82000870 <UART_gets>
    UART_printf("\n");
82000278:	e30105e8 	movw	r0, #5608	; 0x15e8
8200027c:	e3480200 	movt	r0, #33280	; 0x8200
82000280:	eb000298 	bl	82000ce8 <UART_printf>
    if ((input[0] == '1') && (input[1] == '\0')) {	// 1. Undefined instruction
82000284:	e55b3058 	ldrb	r3, [fp, #-88]	; 0x58
82000288:	e3530031 	cmp	r3, #49	; 0x31
8200028c:	1a000004 	bne	820002a4 <main+0xc4>
82000290:	e55b3057 	ldrb	r3, [fp, #-87]	; 0x57
82000294:	e3530000 	cmp	r3, #0
82000298:	1a000001 	bne	820002a4 <main+0xc4>
      asm volatile ("	mcr	p0, #0, r0, c0, c0, #0");
8200029c:	ee000010 	mcr	0, 0, r0, cr0, cr0, {0}
820002a0:	ea00002b 	b	82000354 <main+0x174>
    } else if ((input[0] == '2') && (input[1] == '\0')) {	// 2. Software interrupt
820002a4:	e55b3058 	ldrb	r3, [fp, #-88]	; 0x58
820002a8:	e3530032 	cmp	r3, #50	; 0x32
820002ac:	1a000004 	bne	820002c4 <main+0xe4>
820002b0:	e55b3057 	ldrb	r3, [fp, #-87]	; 0x57
820002b4:	e3530000 	cmp	r3, #0
820002b8:	1a000001 	bne	820002c4 <main+0xe4>
      asm volatile ("	swi	7");
820002bc:	ef000007 	svc	0x00000007
820002c0:	ea000023 	b	82000354 <main+0x174>
    } else if ((input[0] == '3') && (input[1] == '\0')) {	// 3. Prefetch abort
820002c4:	e55b3058 	ldrb	r3, [fp, #-88]	; 0x58
820002c8:	e3530033 	cmp	r3, #51	; 0x33
820002cc:	1a00000c 	bne	82000304 <main+0x124>
820002d0:	e55b3057 	ldrb	r3, [fp, #-87]	; 0x57
820002d4:	e3530000 	cmp	r3, #0
820002d8:	1a000009 	bne	82000304 <main+0x124>
      asm volatile ("	mov	%0, pc":"=r" (prefetch_abort_pc_save):);
820002dc:	e1a0200f 	mov	r2, pc
820002e0:	e301374c 	movw	r3, #5964	; 0x174c
820002e4:	e3483200 	movt	r3, #33280	; 0x8200
820002e8:	e5832000 	str	r2, [r3]
      asm volatile ("   mov     pc, #0");
820002ec:	e3a0f000 	mov	pc, #0
      asm volatile ("   nop");
820002f0:	e320f000 	nop	{0}
      asm volatile ("   nop");
820002f4:	e320f000 	nop	{0}
      asm volatile ("   nop");
820002f8:	e320f000 	nop	{0}
      asm volatile ("   nop");
820002fc:	e320f000 	nop	{0}
82000300:	ea000013 	b	82000354 <main+0x174>
    } else if ((input[0] == '4') && (input[1] == '\0')) {	// 4. Data abort
82000304:	e55b3058 	ldrb	r3, [fp, #-88]	; 0x58
82000308:	e3530034 	cmp	r3, #52	; 0x34
8200030c:	1a000007 	bne	82000330 <main+0x150>
82000310:	e55b3057 	ldrb	r3, [fp, #-87]	; 0x57
82000314:	e3530000 	cmp	r3, #0
82000318:	1a000004 	bne	82000330 <main+0x150>
      unsigned int data_abort_address = 0;
8200031c:	e3a03000 	mov	r3, #0
82000320:	e50b3008 	str	r3, [fp, #-8]
      asm volatile ("	ldr	%0, [%0, #0x0]"::"r" (data_abort_address));
82000324:	e51b3008 	ldr	r3, [fp, #-8]
82000328:	e5933000 	ldr	r3, [r3]
      asm volatile ("   mov     pc, #0");
      asm volatile ("   nop");
      asm volatile ("   nop");
      asm volatile ("   nop");
      asm volatile ("   nop");
    } else if ((input[0] == '4') && (input[1] == '\0')) {	// 4. Data abort
8200032c:	ea000008 	b	82000354 <main+0x174>
      unsigned int data_abort_address = 0;
      asm volatile ("	ldr	%0, [%0, #0x0]"::"r" (data_abort_address));
    } else if ((input[0] == '5') && (input[1] == '\0')) {	// 5. Quit
82000330:	e55b3058 	ldrb	r3, [fp, #-88]	; 0x58
82000334:	e3530035 	cmp	r3, #53	; 0x35
82000338:	1a000002 	bne	82000348 <main+0x168>
8200033c:	e55b3057 	ldrb	r3, [fp, #-87]	; 0x57
82000340:	e3530000 	cmp	r3, #0
82000344:	0a000006 	beq	82000364 <main+0x184>
      break;
    } else {
      UART_printf("Wrong selection!\n");
82000348:	e30105ec 	movw	r0, #5612	; 0x15ec
8200034c:	e3480200 	movt	r0, #33280	; 0x8200
82000350:	eb000264 	bl	82000ce8 <UART_printf>
    }
    UART_printf("\n");
82000354:	e30105e8 	movw	r0, #5608	; 0x15e8
82000358:	e3480200 	movt	r0, #33280	; 0x8200
8200035c:	eb000261 	bl	82000ce8 <UART_printf>
  }
82000360:	eaffffa3 	b	820001f4 <main+0x14>

  return 0;
82000364:	e3a03000 	mov	r3, #0
}
82000368:	e1a00003 	mov	r0, r3
8200036c:	e24bd004 	sub	sp, fp, #4
82000370:	e8bd8800 	pop	{fp, pc}

82000374 <handle_undefined_instruction>:

// ======================================================================
// exception handler for undefined instruction

void handle_undefined_instruction(unsigned int *sp, unsigned int spsr)
{
82000374:	e92d4800 	push	{fp, lr}
82000378:	e28db004 	add	fp, sp, #4
8200037c:	e24dd018 	sub	sp, sp, #24
82000380:	e50b0010 	str	r0, [fp, #-16]
82000384:	e50b1014 	str	r1, [fp, #-20]
  // exception이 발생한 곳의 PC 값
  // *(sp + 13) - 1 해준 이유
  // 	-> (stmfd  sp!, {r0-r12, lr}) 즉 lr의 값은 r0-r12까지 전부 더 한
  //	   *(sp + 13)에 위치해있고, 그 lr에서 +4에 위치되어있는 값이 pc값
  // (unsigned int *)을 적어준 이유 : 강제 형 변환
  unsigned int * pc = (unsigned int *)*(sp + 13) - 1;
82000388:	e51b3010 	ldr	r3, [fp, #-16]
8200038c:	e2833034 	add	r3, r3, #52	; 0x34
82000390:	e5933000 	ldr	r3, [r3]
82000394:	e2433004 	sub	r3, r3, #4
82000398:	e50b3008 	str	r3, [fp, #-8]
  // exception이 발생한 곳의 instruction 값 (즉 pc가 가르키는 메모리에 저장된 값
  unsigned int inst = *pc;
8200039c:	e51b3008 	ldr	r3, [fp, #-8]
820003a0:	e5933000 	ldr	r3, [r3]
820003a4:	e50b300c 	str	r3, [fp, #-12]

  // 발생한 exception 이름을 출력하고, 현재 mode를 CPSR을 보고 알아내어 출력
  UART_printf("Undefined instruction, mode=%s\n", get_current_mode());
820003a8:	eb00008e 	bl	820005e8 <get_current_mode>
820003ac:	e1a03000 	mov	r3, r0
820003b0:	e1a01003 	mov	r1, r3
820003b4:	e3010600 	movw	r0, #5632	; 0x1600
820003b8:	e3480200 	movt	r0, #33280	; 0x8200
820003bc:	eb000249 	bl	82000ce8 <UART_printf>

  // exception 발생 시 저장된 LR 및 SPSR과 exception이 발생한 곳의 PC 및 instruction 값 출력
  // lr = pc + 1인 이유
  //	-> pc + 1 = *(sp + 13) 이기 때문
  //	   즉, 스택에 14번째 저장되어 있는 값
  UART_printf("lr=%08x, spsr=%08x, pc=%8x, inst=%8x\n", pc + 1, spsr, pc, inst);
820003c0:	e51b3008 	ldr	r3, [fp, #-8]
820003c4:	e2831004 	add	r1, r3, #4
820003c8:	e51b300c 	ldr	r3, [fp, #-12]
820003cc:	e58d3000 	str	r3, [sp]
820003d0:	e51b3008 	ldr	r3, [fp, #-8]
820003d4:	e51b2014 	ldr	r2, [fp, #-20]
820003d8:	e3010620 	movw	r0, #5664	; 0x1620
820003dc:	e3480200 	movt	r0, #33280	; 0x8200
820003e0:	eb000240 	bl	82000ce8 <UART_printf>
}
820003e4:	e24bd004 	sub	sp, fp, #4
820003e8:	e8bd8800 	pop	{fp, pc}

820003ec <handle_software_interrupt>:

// ======================================================================
// exception handler for software interrupt

void handle_software_interrupt(unsigned int *sp, unsigned int spsr)
{
820003ec:	e92d4800 	push	{fp, lr}
820003f0:	e28db004 	add	fp, sp, #4
820003f4:	e24dd020 	sub	sp, sp, #32
820003f8:	e50b0018 	str	r0, [fp, #-24]
820003fc:	e50b101c 	str	r1, [fp, #-28]
  unsigned int * pc = (unsigned int *)*(sp + 13) - 1;
82000400:	e51b3018 	ldr	r3, [fp, #-24]
82000404:	e2833034 	add	r3, r3, #52	; 0x34
82000408:	e5933000 	ldr	r3, [r3]
8200040c:	e2433004 	sub	r3, r3, #4
82000410:	e50b3008 	str	r3, [fp, #-8]
  unsigned int inst = *pc;
82000414:	e51b3008 	ldr	r3, [fp, #-8]
82000418:	e5933000 	ldr	r3, [r3]
8200041c:	e50b300c 	str	r3, [fp, #-12]
  // SWI instruction의 인수 값
  // inst와 0x00ffffff를 & 해준 이유
  //	-> inst의 형식이 앞 2글자를 제외하고 인수를 표현하기 때문
  unsigned int arg = (inst & 0x00ffffff);
82000420:	e51b300c 	ldr	r3, [fp, #-12]
82000424:	e3c334ff 	bic	r3, r3, #-16777216	; 0xff000000
82000428:	e50b3010 	str	r3, [fp, #-16]

  UART_printf("Software interrupt, mode=%s\n", get_current_mode());
8200042c:	eb00006d 	bl	820005e8 <get_current_mode>
82000430:	e1a03000 	mov	r3, r0
82000434:	e1a01003 	mov	r1, r3
82000438:	e3010648 	movw	r0, #5704	; 0x1648
8200043c:	e3480200 	movt	r0, #33280	; 0x8200
82000440:	eb000228 	bl	82000ce8 <UART_printf>

  UART_printf("lr=%08x, spsr=%08x, pc=%8x, inst=%8x, arg=%d\n", pc + 1, spsr, pc, inst, arg);
82000444:	e51b3008 	ldr	r3, [fp, #-8]
82000448:	e2831004 	add	r1, r3, #4
8200044c:	e51b3010 	ldr	r3, [fp, #-16]
82000450:	e58d3004 	str	r3, [sp, #4]
82000454:	e51b300c 	ldr	r3, [fp, #-12]
82000458:	e58d3000 	str	r3, [sp]
8200045c:	e51b3008 	ldr	r3, [fp, #-8]
82000460:	e51b201c 	ldr	r2, [fp, #-28]
82000464:	e3010668 	movw	r0, #5736	; 0x1668
82000468:	e3480200 	movt	r0, #33280	; 0x8200
8200046c:	eb00021d 	bl	82000ce8 <UART_printf>
}
82000470:	e24bd004 	sub	sp, fp, #4
82000474:	e8bd8800 	pop	{fp, pc}

82000478 <handle_prefetch_abort>:

// ======================================================================
// exception handler for prefetch abort

void handle_prefetch_abort(unsigned int *sp, unsigned int spsr)
{
82000478:	e92d4800 	push	{fp, lr}
8200047c:	e28db004 	add	fp, sp, #4
82000480:	e24dd018 	sub	sp, sp, #24
82000484:	e50b0010 	str	r0, [fp, #-16]
82000488:	e50b1014 	str	r1, [fp, #-20]
  unsigned int * pc = (unsigned int *)*(sp + 13) - 1;
8200048c:	e51b3010 	ldr	r3, [fp, #-16]
82000490:	e2833034 	add	r3, r3, #52	; 0x34
82000494:	e5933000 	ldr	r3, [r3]
82000498:	e2433004 	sub	r3, r3, #4
8200049c:	e50b3008 	str	r3, [fp, #-8]
  unsigned int * new_lr = (unsigned int *)prefetch_abort_pc_save + 4;
820004a0:	e301374c 	movw	r3, #5964	; 0x174c
820004a4:	e3483200 	movt	r3, #33280	; 0x8200
820004a8:	e5933000 	ldr	r3, [r3]
820004ac:	e2833010 	add	r3, r3, #16
820004b0:	e50b300c 	str	r3, [fp, #-12]

  UART_printf("Prefetch abort, mode=%s\n", get_current_mode());
820004b4:	eb00004b 	bl	820005e8 <get_current_mode>
820004b8:	e1a03000 	mov	r3, r0
820004bc:	e1a01003 	mov	r1, r3
820004c0:	e3010698 	movw	r0, #5784	; 0x1698
820004c4:	e3480200 	movt	r0, #33280	; 0x8200
820004c8:	eb000206 	bl	82000ce8 <UART_printf>

  UART_printf("lr=%08x, spsr=%08x, pc=%08x, new lr=%8x\n", pc + 1, spsr, pc, new_lr);
820004cc:	e51b3008 	ldr	r3, [fp, #-8]
820004d0:	e2831004 	add	r1, r3, #4
820004d4:	e51b300c 	ldr	r3, [fp, #-12]
820004d8:	e58d3000 	str	r3, [sp]
820004dc:	e51b3008 	ldr	r3, [fp, #-8]
820004e0:	e51b2014 	ldr	r2, [fp, #-20]
820004e4:	e30106b4 	movw	r0, #5812	; 0x16b4
820004e8:	e3480200 	movt	r0, #33280	; 0x8200
820004ec:	eb0001fd 	bl	82000ce8 <UART_printf>

  // lr에 new_lr 값을 넣어줌
  *(sp + 13) = (unsigned int)new_lr;
820004f0:	e51b3010 	ldr	r3, [fp, #-16]
820004f4:	e2833034 	add	r3, r3, #52	; 0x34
820004f8:	e51b200c 	ldr	r2, [fp, #-12]
820004fc:	e5832000 	str	r2, [r3]
}
82000500:	e24bd004 	sub	sp, fp, #4
82000504:	e8bd8800 	pop	{fp, pc}

82000508 <handle_data_abort>:

// ======================================================================
// exception handler for data abort

void handle_data_abort(unsigned int *sp, unsigned int spsr)
{
82000508:	e92d4800 	push	{fp, lr}
8200050c:	e28db004 	add	fp, sp, #4
82000510:	e24dd018 	sub	sp, sp, #24
82000514:	e50b0010 	str	r0, [fp, #-16]
82000518:	e50b1014 	str	r1, [fp, #-20]
  // Data abort는 abort된 instruction 주소 +8이지만 -1만 해준 이유
  // 	-> asm코드에서 이미 lr = lr - 4를 해줬음
  unsigned int * pc = (unsigned int *)*(sp + 13) - 1;
8200051c:	e51b3010 	ldr	r3, [fp, #-16]
82000520:	e2833034 	add	r3, r3, #52	; 0x34
82000524:	e5933000 	ldr	r3, [r3]
82000528:	e2433004 	sub	r3, r3, #4
8200052c:	e50b3008 	str	r3, [fp, #-8]
  unsigned int inst = *pc;
82000530:	e51b3008 	ldr	r3, [fp, #-8]
82000534:	e5933000 	ldr	r3, [r3]
82000538:	e50b300c 	str	r3, [fp, #-12]

  UART_printf("Data abort, mode=%s\n", get_current_mode());
8200053c:	eb000029 	bl	820005e8 <get_current_mode>
82000540:	e1a03000 	mov	r3, r0
82000544:	e1a01003 	mov	r1, r3
82000548:	e30106e0 	movw	r0, #5856	; 0x16e0
8200054c:	e3480200 	movt	r0, #33280	; 0x8200
82000550:	eb0001e4 	bl	82000ce8 <UART_printf>

  UART_printf("lr=%08x, spsr=%08x, pc=%8x, inst=%8x\n", pc + 1, spsr, pc, inst);
82000554:	e51b3008 	ldr	r3, [fp, #-8]
82000558:	e2831004 	add	r1, r3, #4
8200055c:	e51b300c 	ldr	r3, [fp, #-12]
82000560:	e58d3000 	str	r3, [sp]
82000564:	e51b3008 	ldr	r3, [fp, #-8]
82000568:	e51b2014 	ldr	r2, [fp, #-20]
8200056c:	e3010620 	movw	r0, #5664	; 0x1620
82000570:	e3480200 	movt	r0, #33280	; 0x8200
82000574:	eb0001db 	bl	82000ce8 <UART_printf>
}
82000578:	e24bd004 	sub	sp, fp, #4
8200057c:	e8bd8800 	pop	{fp, pc}

82000580 <handle_irq>:

// ======================================================================
// exception handler for interrupt

void handle_irq(unsigned int *sp, unsigned int spsr)
{
82000580:	e92d4800 	push	{fp, lr}
82000584:	e28db004 	add	fp, sp, #4
82000588:	e24dd008 	sub	sp, sp, #8
8200058c:	e50b0008 	str	r0, [fp, #-8]
82000590:	e50b100c 	str	r1, [fp, #-12]
  UART_printf("IRQ, mode=%s\n", get_current_mode());
82000594:	eb000013 	bl	820005e8 <get_current_mode>
82000598:	e1a03000 	mov	r3, r0
8200059c:	e1a01003 	mov	r1, r3
820005a0:	e30106f8 	movw	r0, #5880	; 0x16f8
820005a4:	e3480200 	movt	r0, #33280	; 0x8200
820005a8:	eb0001ce 	bl	82000ce8 <UART_printf>
}
820005ac:	e24bd004 	sub	sp, fp, #4
820005b0:	e8bd8800 	pop	{fp, pc}

820005b4 <handle_fiq>:

// ======================================================================
// exception handler for fast interrupt

void handle_fiq(unsigned int *sp, unsigned int spsr)
{
820005b4:	e92d4800 	push	{fp, lr}
820005b8:	e28db004 	add	fp, sp, #4
820005bc:	e24dd008 	sub	sp, sp, #8
820005c0:	e50b0008 	str	r0, [fp, #-8]
820005c4:	e50b100c 	str	r1, [fp, #-12]
  UART_printf("FIQ, mode=%s\n", get_current_mode());
820005c8:	eb000006 	bl	820005e8 <get_current_mode>
820005cc:	e1a03000 	mov	r3, r0
820005d0:	e1a01003 	mov	r1, r3
820005d4:	e3010708 	movw	r0, #5896	; 0x1708
820005d8:	e3480200 	movt	r0, #33280	; 0x8200
820005dc:	eb0001c1 	bl	82000ce8 <UART_printf>
}
820005e0:	e24bd004 	sub	sp, fp, #4
820005e4:	e8bd8800 	pop	{fp, pc}

820005e8 <get_current_mode>:

// ======================================================================

char *get_current_mode(void)
{
820005e8:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
820005ec:	e28db000 	add	fp, sp, #0
820005f0:	e24dd00c 	sub	sp, sp, #12
	unsigned int mode;

	// save cpsr to mode
	asm volatile ("	mrs	%0, cpsr":"=r"(mode):);
820005f4:	e10f3000 	mrs	r3, CPSR
820005f8:	e50b3008 	str	r3, [fp, #-8]

	mode = mode & 0x0000001f;
820005fc:	e51b3008 	ldr	r3, [fp, #-8]
82000600:	e203301f 	and	r3, r3, #31
82000604:	e50b3008 	str	r3, [fp, #-8]
				// M[4:0]	Mode
	if (mode == 0x10)	// 0b10000	User
82000608:	e51b3008 	ldr	r3, [fp, #-8]
8200060c:	e3530010 	cmp	r3, #16
82000610:	1a000002 	bne	82000620 <get_current_mode+0x38>
		return "usr";
82000614:	e3013718 	movw	r3, #5912	; 0x1718
82000618:	e3483200 	movt	r3, #33280	; 0x8200
8200061c:	ea000025 	b	820006b8 <get_current_mode+0xd0>
	else if (mode == 0x11)	// 0b10001	FIQ
82000620:	e51b3008 	ldr	r3, [fp, #-8]
82000624:	e3530011 	cmp	r3, #17
82000628:	1a000002 	bne	82000638 <get_current_mode+0x50>
		return "fiq";
8200062c:	e301371c 	movw	r3, #5916	; 0x171c
82000630:	e3483200 	movt	r3, #33280	; 0x8200
82000634:	ea00001f 	b	820006b8 <get_current_mode+0xd0>
	else if (mode == 0x12)	// 0b10010	IRQ
82000638:	e51b3008 	ldr	r3, [fp, #-8]
8200063c:	e3530012 	cmp	r3, #18
82000640:	1a000002 	bne	82000650 <get_current_mode+0x68>
		return "irq";
82000644:	e3013720 	movw	r3, #5920	; 0x1720
82000648:	e3483200 	movt	r3, #33280	; 0x8200
8200064c:	ea000019 	b	820006b8 <get_current_mode+0xd0>
	else if (mode == 0x13)	// 0b10011	Supervisor
82000650:	e51b3008 	ldr	r3, [fp, #-8]
82000654:	e3530013 	cmp	r3, #19
82000658:	1a000002 	bne	82000668 <get_current_mode+0x80>
		return "svc";
8200065c:	e3013724 	movw	r3, #5924	; 0x1724
82000660:	e3483200 	movt	r3, #33280	; 0x8200
82000664:	ea000013 	b	820006b8 <get_current_mode+0xd0>
	else if (mode == 0x17)	// 0b10111	Abort
82000668:	e51b3008 	ldr	r3, [fp, #-8]
8200066c:	e3530017 	cmp	r3, #23
82000670:	1a000002 	bne	82000680 <get_current_mode+0x98>
		return "abt";
82000674:	e3013728 	movw	r3, #5928	; 0x1728
82000678:	e3483200 	movt	r3, #33280	; 0x8200
8200067c:	ea00000d 	b	820006b8 <get_current_mode+0xd0>
	else if (mode == 0x1b)	// 0b11011	Undefined
82000680:	e51b3008 	ldr	r3, [fp, #-8]
82000684:	e353001b 	cmp	r3, #27
82000688:	1a000002 	bne	82000698 <get_current_mode+0xb0>
		return "und";
8200068c:	e301372c 	movw	r3, #5932	; 0x172c
82000690:	e3483200 	movt	r3, #33280	; 0x8200
82000694:	ea000007 	b	820006b8 <get_current_mode+0xd0>
	else if (mode == 0x1f)	// 0b11111	System
82000698:	e51b3008 	ldr	r3, [fp, #-8]
8200069c:	e353001f 	cmp	r3, #31
820006a0:	1a000002 	bne	820006b0 <get_current_mode+0xc8>
		return "sys";
820006a4:	e3013730 	movw	r3, #5936	; 0x1730
820006a8:	e3483200 	movt	r3, #33280	; 0x8200
820006ac:	ea000001 	b	820006b8 <get_current_mode+0xd0>
	else
		return "err";
820006b0:	e3013734 	movw	r3, #5940	; 0x1734
820006b4:	e3483200 	movt	r3, #33280	; 0x8200
}
820006b8:	e1a00003 	mov	r0, r3
820006bc:	e24bd000 	sub	sp, fp, #0
820006c0:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
820006c4:	e12fff1e 	bx	lr

820006c8 <UART_getc>:
820006c8:	e92d4800 	push	{fp, lr}
820006cc:	e28db004 	add	fp, sp, #4
820006d0:	e24dd008 	sub	sp, sp, #8
820006d4:	e1a00000 	nop			; (mov r0, r0)
820006d8:	e3093014 	movw	r3, #36884	; 0x9014
820006dc:	e34434e0 	movt	r3, #17632	; 0x44e0
820006e0:	e5933000 	ldr	r3, [r3]
820006e4:	e2033001 	and	r3, r3, #1
820006e8:	e3530000 	cmp	r3, #0
820006ec:	0afffff9 	beq	820006d8 <UART_getc+0x10>
820006f0:	e3a03a09 	mov	r3, #36864	; 0x9000
820006f4:	e34434e0 	movt	r3, #17632	; 0x44e0
820006f8:	e5933000 	ldr	r3, [r3]
820006fc:	e50b3008 	str	r3, [fp, #-8]
82000700:	e51b3008 	ldr	r3, [fp, #-8]
82000704:	e1a00003 	mov	r0, r3
82000708:	eb000074 	bl	820008e0 <UART_putc>
8200070c:	e51b3008 	ldr	r3, [fp, #-8]
82000710:	e1a00003 	mov	r0, r3
82000714:	e24bd004 	sub	sp, fp, #4
82000718:	e8bd8800 	pop	{fp, pc}

8200071c <UART_getc_noblock>:
8200071c:	e92d4800 	push	{fp, lr}
82000720:	e28db004 	add	fp, sp, #4
82000724:	e24dd008 	sub	sp, sp, #8
82000728:	e1a00000 	nop			; (mov r0, r0)
8200072c:	e3093014 	movw	r3, #36884	; 0x9014
82000730:	e34434e0 	movt	r3, #17632	; 0x44e0
82000734:	e5933000 	ldr	r3, [r3]
82000738:	e2033001 	and	r3, r3, #1
8200073c:	e3530000 	cmp	r3, #0
82000740:	1a000001 	bne	8200074c <UART_getc_noblock+0x30>
82000744:	e3e03000 	mvn	r3, #0
82000748:	ea000007 	b	8200076c <UART_getc_noblock+0x50>
8200074c:	e3a03a09 	mov	r3, #36864	; 0x9000
82000750:	e34434e0 	movt	r3, #17632	; 0x44e0
82000754:	e5933000 	ldr	r3, [r3]
82000758:	e50b3008 	str	r3, [fp, #-8]
8200075c:	e51b3008 	ldr	r3, [fp, #-8]
82000760:	e1a00003 	mov	r0, r3
82000764:	eb00005d 	bl	820008e0 <UART_putc>
82000768:	e51b3008 	ldr	r3, [fp, #-8]
8200076c:	e1a00003 	mov	r0, r3
82000770:	e24bd004 	sub	sp, fp, #4
82000774:	e8bd8800 	pop	{fp, pc}

82000778 <UART_gethex>:
82000778:	e92d4800 	push	{fp, lr}
8200077c:	e28db004 	add	fp, sp, #4
82000780:	e24dd008 	sub	sp, sp, #8
82000784:	e3a03000 	mov	r3, #0
82000788:	e50b3008 	str	r3, [fp, #-8]
8200078c:	ebffffcd 	bl	820006c8 <UART_getc>
82000790:	e50b000c 	str	r0, [fp, #-12]
82000794:	e51b300c 	ldr	r3, [fp, #-12]
82000798:	e3530020 	cmp	r3, #32
8200079c:	0a00002f 	beq	82000860 <UART_gethex+0xe8>
820007a0:	e51b300c 	ldr	r3, [fp, #-12]
820007a4:	e3530009 	cmp	r3, #9
820007a8:	0a00002c 	beq	82000860 <UART_gethex+0xe8>
820007ac:	e51b300c 	ldr	r3, [fp, #-12]
820007b0:	e353000d 	cmp	r3, #13
820007b4:	0a000029 	beq	82000860 <UART_gethex+0xe8>
820007b8:	e51b300c 	ldr	r3, [fp, #-12]
820007bc:	e353000a 	cmp	r3, #10
820007c0:	0a000026 	beq	82000860 <UART_gethex+0xe8>
820007c4:	e51b300c 	ldr	r3, [fp, #-12]
820007c8:	e353002f 	cmp	r3, #47	; 0x2f
820007cc:	da000009 	ble	820007f8 <UART_gethex+0x80>
820007d0:	e51b300c 	ldr	r3, [fp, #-12]
820007d4:	e3530039 	cmp	r3, #57	; 0x39
820007d8:	ca000006 	bgt	820007f8 <UART_gethex+0x80>
820007dc:	e51b3008 	ldr	r3, [fp, #-8]
820007e0:	e1a02203 	lsl	r2, r3, #4
820007e4:	e51b300c 	ldr	r3, [fp, #-12]
820007e8:	e0823003 	add	r3, r2, r3
820007ec:	e2433030 	sub	r3, r3, #48	; 0x30
820007f0:	e50b3008 	str	r3, [fp, #-8]
820007f4:	ea000018 	b	8200085c <UART_gethex+0xe4>
820007f8:	e51b300c 	ldr	r3, [fp, #-12]
820007fc:	e3530060 	cmp	r3, #96	; 0x60
82000800:	da000009 	ble	8200082c <UART_gethex+0xb4>
82000804:	e51b300c 	ldr	r3, [fp, #-12]
82000808:	e3530066 	cmp	r3, #102	; 0x66
8200080c:	ca000006 	bgt	8200082c <UART_gethex+0xb4>
82000810:	e51b3008 	ldr	r3, [fp, #-8]
82000814:	e1a02203 	lsl	r2, r3, #4
82000818:	e51b300c 	ldr	r3, [fp, #-12]
8200081c:	e0823003 	add	r3, r2, r3
82000820:	e2433057 	sub	r3, r3, #87	; 0x57
82000824:	e50b3008 	str	r3, [fp, #-8]
82000828:	ea00000b 	b	8200085c <UART_gethex+0xe4>
8200082c:	e51b300c 	ldr	r3, [fp, #-12]
82000830:	e3530040 	cmp	r3, #64	; 0x40
82000834:	da000008 	ble	8200085c <UART_gethex+0xe4>
82000838:	e51b300c 	ldr	r3, [fp, #-12]
8200083c:	e3530046 	cmp	r3, #70	; 0x46
82000840:	ca000005 	bgt	8200085c <UART_gethex+0xe4>
82000844:	e51b3008 	ldr	r3, [fp, #-8]
82000848:	e1a02203 	lsl	r2, r3, #4
8200084c:	e51b300c 	ldr	r3, [fp, #-12]
82000850:	e0823003 	add	r3, r2, r3
82000854:	e2433037 	sub	r3, r3, #55	; 0x37
82000858:	e50b3008 	str	r3, [fp, #-8]
8200085c:	eaffffca 	b	8200078c <UART_gethex+0x14>
82000860:	e51b3008 	ldr	r3, [fp, #-8]
82000864:	e1a00003 	mov	r0, r3
82000868:	e24bd004 	sub	sp, fp, #4
8200086c:	e8bd8800 	pop	{fp, pc}

82000870 <UART_gets>:
82000870:	e92d4800 	push	{fp, lr}
82000874:	e28db004 	add	fp, sp, #4
82000878:	e24dd010 	sub	sp, sp, #16
8200087c:	e50b0010 	str	r0, [fp, #-16]
82000880:	e51b3010 	ldr	r3, [fp, #-16]
82000884:	e50b3008 	str	r3, [fp, #-8]
82000888:	ebffff8e 	bl	820006c8 <UART_getc>
8200088c:	e1a03000 	mov	r3, r0
82000890:	e54b3009 	strb	r3, [fp, #-9]
82000894:	e55b3009 	ldrb	r3, [fp, #-9]
82000898:	e353000d 	cmp	r3, #13
8200089c:	0a000008 	beq	820008c4 <UART_gets+0x54>
820008a0:	e55b3009 	ldrb	r3, [fp, #-9]
820008a4:	e353000a 	cmp	r3, #10
820008a8:	0a000005 	beq	820008c4 <UART_gets+0x54>
820008ac:	e51b3008 	ldr	r3, [fp, #-8]
820008b0:	e2832001 	add	r2, r3, #1
820008b4:	e50b2008 	str	r2, [fp, #-8]
820008b8:	e55b2009 	ldrb	r2, [fp, #-9]
820008bc:	e5c32000 	strb	r2, [r3]
820008c0:	eafffff0 	b	82000888 <UART_gets+0x18>
820008c4:	e51b3008 	ldr	r3, [fp, #-8]
820008c8:	e3a02000 	mov	r2, #0
820008cc:	e5c32000 	strb	r2, [r3]
820008d0:	e51b3010 	ldr	r3, [fp, #-16]
820008d4:	e1a00003 	mov	r0, r3
820008d8:	e24bd004 	sub	sp, fp, #4
820008dc:	e8bd8800 	pop	{fp, pc}

820008e0 <UART_putc>:
820008e0:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
820008e4:	e28db000 	add	fp, sp, #0
820008e8:	e24dd00c 	sub	sp, sp, #12
820008ec:	e50b0008 	str	r0, [fp, #-8]
820008f0:	e51b3008 	ldr	r3, [fp, #-8]
820008f4:	e353000d 	cmp	r3, #13
820008f8:	0a000002 	beq	82000908 <UART_putc+0x28>
820008fc:	e51b3008 	ldr	r3, [fp, #-8]
82000900:	e353000a 	cmp	r3, #10
82000904:	1a00000e 	bne	82000944 <UART_putc+0x64>
82000908:	e3a0300d 	mov	r3, #13
8200090c:	e50b3008 	str	r3, [fp, #-8]
82000910:	e1a00000 	nop			; (mov r0, r0)
82000914:	e3093014 	movw	r3, #36884	; 0x9014
82000918:	e34434e0 	movt	r3, #17632	; 0x44e0
8200091c:	e5933000 	ldr	r3, [r3]
82000920:	e2033020 	and	r3, r3, #32
82000924:	e3530000 	cmp	r3, #0
82000928:	0afffff9 	beq	82000914 <UART_putc+0x34>
8200092c:	e3a03a09 	mov	r3, #36864	; 0x9000
82000930:	e34434e0 	movt	r3, #17632	; 0x44e0
82000934:	e51b2008 	ldr	r2, [fp, #-8]
82000938:	e5832000 	str	r2, [r3]
8200093c:	e3a0300a 	mov	r3, #10
82000940:	e50b3008 	str	r3, [fp, #-8]
82000944:	e1a00000 	nop			; (mov r0, r0)
82000948:	e3093014 	movw	r3, #36884	; 0x9014
8200094c:	e34434e0 	movt	r3, #17632	; 0x44e0
82000950:	e5933000 	ldr	r3, [r3]
82000954:	e2033020 	and	r3, r3, #32
82000958:	e3530000 	cmp	r3, #0
8200095c:	0afffff9 	beq	82000948 <UART_putc+0x68>
82000960:	e3a03a09 	mov	r3, #36864	; 0x9000
82000964:	e34434e0 	movt	r3, #17632	; 0x44e0
82000968:	e51b2008 	ldr	r2, [fp, #-8]
8200096c:	e5832000 	str	r2, [r3]
82000970:	e51b3008 	ldr	r3, [fp, #-8]
82000974:	e1a00003 	mov	r0, r3
82000978:	e24bd000 	sub	sp, fp, #0
8200097c:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
82000980:	e12fff1e 	bx	lr

82000984 <UART_puts>:
82000984:	e92d4800 	push	{fp, lr}
82000988:	e28db004 	add	fp, sp, #4
8200098c:	e24dd008 	sub	sp, sp, #8
82000990:	e50b0008 	str	r0, [fp, #-8]
82000994:	ea000005 	b	820009b0 <UART_puts+0x2c>
82000998:	e51b3008 	ldr	r3, [fp, #-8]
8200099c:	e2832001 	add	r2, r3, #1
820009a0:	e50b2008 	str	r2, [fp, #-8]
820009a4:	e5d33000 	ldrb	r3, [r3]
820009a8:	e1a00003 	mov	r0, r3
820009ac:	ebffffcb 	bl	820008e0 <UART_putc>
820009b0:	e51b3008 	ldr	r3, [fp, #-8]
820009b4:	e5d33000 	ldrb	r3, [r3]
820009b8:	e3530000 	cmp	r3, #0
820009bc:	1afffff5 	bne	82000998 <UART_puts+0x14>
820009c0:	e3a03001 	mov	r3, #1
820009c4:	e1a00003 	mov	r0, r3
820009c8:	e24bd004 	sub	sp, fp, #4
820009cc:	e8bd8800 	pop	{fp, pc}

820009d0 <UART_clear>:
820009d0:	e92d4800 	push	{fp, lr}
820009d4:	e28db004 	add	fp, sp, #4
820009d8:	e3010738 	movw	r0, #5944	; 0x1738
820009dc:	e3480200 	movt	r0, #33280	; 0x8200
820009e0:	ebffffe7 	bl	82000984 <UART_puts>
820009e4:	e8bd8800 	pop	{fp, pc}

820009e8 <UART_goto>:
820009e8:	e92d4800 	push	{fp, lr}
820009ec:	e28db004 	add	fp, sp, #4
820009f0:	e24dd018 	sub	sp, sp, #24
820009f4:	e50b0018 	str	r0, [fp, #-24]
820009f8:	e50b101c 	str	r1, [fp, #-28]
820009fc:	e51b3018 	ldr	r3, [fp, #-24]
82000a00:	e2833001 	add	r3, r3, #1
82000a04:	e50b3018 	str	r3, [fp, #-24]
82000a08:	e51b301c 	ldr	r3, [fp, #-28]
82000a0c:	e2833001 	add	r3, r3, #1
82000a10:	e50b301c 	str	r3, [fp, #-28]
82000a14:	e3a03000 	mov	r3, #0
82000a18:	e50b3008 	str	r3, [fp, #-8]
82000a1c:	e51b301c 	ldr	r3, [fp, #-28]
82000a20:	e3530009 	cmp	r3, #9
82000a24:	ca000015 	bgt	82000a80 <UART_goto+0x98>
82000a28:	e51bc008 	ldr	ip, [fp, #-8]
82000a2c:	e28c3001 	add	r3, ip, #1
82000a30:	e50b3008 	str	r3, [fp, #-8]
82000a34:	e51b201c 	ldr	r2, [fp, #-28]
82000a38:	e3063667 	movw	r3, #26215	; 0x6667
82000a3c:	e3463666 	movt	r3, #26214	; 0x6666
82000a40:	e0c10392 	smull	r0, r1, r2, r3
82000a44:	e1a01141 	asr	r1, r1, #2
82000a48:	e1a03fc2 	asr	r3, r2, #31
82000a4c:	e0633001 	rsb	r3, r3, r1
82000a50:	e1a03083 	lsl	r3, r3, #1
82000a54:	e1a01103 	lsl	r1, r3, #2
82000a58:	e0833001 	add	r3, r3, r1
82000a5c:	e0633002 	rsb	r3, r3, r2
82000a60:	e6ef3073 	uxtb	r3, r3
82000a64:	e3833030 	orr	r3, r3, #48	; 0x30
82000a68:	e6ef3073 	uxtb	r3, r3
82000a6c:	e6ef2073 	uxtb	r2, r3
82000a70:	e24b3004 	sub	r3, fp, #4
82000a74:	e083300c 	add	r3, r3, ip
82000a78:	e543200c 	strb	r2, [r3, #-12]
82000a7c:	ea000028 	b	82000b24 <UART_goto+0x13c>
82000a80:	e51b301c 	ldr	r3, [fp, #-28]
82000a84:	e3530063 	cmp	r3, #99	; 0x63
82000a88:	ca000025 	bgt	82000b24 <UART_goto+0x13c>
82000a8c:	e51b1008 	ldr	r1, [fp, #-8]
82000a90:	e2813001 	add	r3, r1, #1
82000a94:	e50b3008 	str	r3, [fp, #-8]
82000a98:	e51b001c 	ldr	r0, [fp, #-28]
82000a9c:	e3063667 	movw	r3, #26215	; 0x6667
82000aa0:	e3463666 	movt	r3, #26214	; 0x6666
82000aa4:	e0c32390 	smull	r2, r3, r0, r3
82000aa8:	e1a02143 	asr	r2, r3, #2
82000aac:	e1a03fc0 	asr	r3, r0, #31
82000ab0:	e0633002 	rsb	r3, r3, r2
82000ab4:	e6ef3073 	uxtb	r3, r3
82000ab8:	e3833030 	orr	r3, r3, #48	; 0x30
82000abc:	e6ef3073 	uxtb	r3, r3
82000ac0:	e6ef2073 	uxtb	r2, r3
82000ac4:	e24b3004 	sub	r3, fp, #4
82000ac8:	e0833001 	add	r3, r3, r1
82000acc:	e543200c 	strb	r2, [r3, #-12]
82000ad0:	e51bc008 	ldr	ip, [fp, #-8]
82000ad4:	e28c3001 	add	r3, ip, #1
82000ad8:	e50b3008 	str	r3, [fp, #-8]
82000adc:	e51b201c 	ldr	r2, [fp, #-28]
82000ae0:	e3063667 	movw	r3, #26215	; 0x6667
82000ae4:	e3463666 	movt	r3, #26214	; 0x6666
82000ae8:	e0c10392 	smull	r0, r1, r2, r3
82000aec:	e1a01141 	asr	r1, r1, #2
82000af0:	e1a03fc2 	asr	r3, r2, #31
82000af4:	e0633001 	rsb	r3, r3, r1
82000af8:	e1a03083 	lsl	r3, r3, #1
82000afc:	e1a01103 	lsl	r1, r3, #2
82000b00:	e0833001 	add	r3, r3, r1
82000b04:	e0633002 	rsb	r3, r3, r2
82000b08:	e6ef3073 	uxtb	r3, r3
82000b0c:	e3833030 	orr	r3, r3, #48	; 0x30
82000b10:	e6ef3073 	uxtb	r3, r3
82000b14:	e6ef2073 	uxtb	r2, r3
82000b18:	e24b3004 	sub	r3, fp, #4
82000b1c:	e083300c 	add	r3, r3, ip
82000b20:	e543200c 	strb	r2, [r3, #-12]
82000b24:	e51b3008 	ldr	r3, [fp, #-8]
82000b28:	e2832001 	add	r2, r3, #1
82000b2c:	e50b2008 	str	r2, [fp, #-8]
82000b30:	e24b2004 	sub	r2, fp, #4
82000b34:	e0823003 	add	r3, r2, r3
82000b38:	e3a02000 	mov	r2, #0
82000b3c:	e543200c 	strb	r2, [r3, #-12]
82000b40:	e3a03000 	mov	r3, #0
82000b44:	e50b3008 	str	r3, [fp, #-8]
82000b48:	e51b3018 	ldr	r3, [fp, #-24]
82000b4c:	e3530009 	cmp	r3, #9
82000b50:	ca000015 	bgt	82000bac <UART_goto+0x1c4>
82000b54:	e51bc008 	ldr	ip, [fp, #-8]
82000b58:	e28c3001 	add	r3, ip, #1
82000b5c:	e50b3008 	str	r3, [fp, #-8]
82000b60:	e51b2018 	ldr	r2, [fp, #-24]
82000b64:	e3063667 	movw	r3, #26215	; 0x6667
82000b68:	e3463666 	movt	r3, #26214	; 0x6666
82000b6c:	e0c10392 	smull	r0, r1, r2, r3
82000b70:	e1a01141 	asr	r1, r1, #2
82000b74:	e1a03fc2 	asr	r3, r2, #31
82000b78:	e0633001 	rsb	r3, r3, r1
82000b7c:	e1a03083 	lsl	r3, r3, #1
82000b80:	e1a01103 	lsl	r1, r3, #2
82000b84:	e0833001 	add	r3, r3, r1
82000b88:	e0633002 	rsb	r3, r3, r2
82000b8c:	e6ef3073 	uxtb	r3, r3
82000b90:	e3833030 	orr	r3, r3, #48	; 0x30
82000b94:	e6ef3073 	uxtb	r3, r3
82000b98:	e6ef2073 	uxtb	r2, r3
82000b9c:	e24b3004 	sub	r3, fp, #4
82000ba0:	e083300c 	add	r3, r3, ip
82000ba4:	e5432008 	strb	r2, [r3, #-8]
82000ba8:	ea000028 	b	82000c50 <UART_goto+0x268>
82000bac:	e51b3018 	ldr	r3, [fp, #-24]
82000bb0:	e3530063 	cmp	r3, #99	; 0x63
82000bb4:	ca000025 	bgt	82000c50 <UART_goto+0x268>
82000bb8:	e51b1008 	ldr	r1, [fp, #-8]
82000bbc:	e2813001 	add	r3, r1, #1
82000bc0:	e50b3008 	str	r3, [fp, #-8]
82000bc4:	e51b0018 	ldr	r0, [fp, #-24]
82000bc8:	e3063667 	movw	r3, #26215	; 0x6667
82000bcc:	e3463666 	movt	r3, #26214	; 0x6666
82000bd0:	e0c32390 	smull	r2, r3, r0, r3
82000bd4:	e1a02143 	asr	r2, r3, #2
82000bd8:	e1a03fc0 	asr	r3, r0, #31
82000bdc:	e0633002 	rsb	r3, r3, r2
82000be0:	e6ef3073 	uxtb	r3, r3
82000be4:	e3833030 	orr	r3, r3, #48	; 0x30
82000be8:	e6ef3073 	uxtb	r3, r3
82000bec:	e6ef2073 	uxtb	r2, r3
82000bf0:	e24b3004 	sub	r3, fp, #4
82000bf4:	e0833001 	add	r3, r3, r1
82000bf8:	e5432008 	strb	r2, [r3, #-8]
82000bfc:	e51bc008 	ldr	ip, [fp, #-8]
82000c00:	e28c3001 	add	r3, ip, #1
82000c04:	e50b3008 	str	r3, [fp, #-8]
82000c08:	e51b2018 	ldr	r2, [fp, #-24]
82000c0c:	e3063667 	movw	r3, #26215	; 0x6667
82000c10:	e3463666 	movt	r3, #26214	; 0x6666
82000c14:	e0c10392 	smull	r0, r1, r2, r3
82000c18:	e1a01141 	asr	r1, r1, #2
82000c1c:	e1a03fc2 	asr	r3, r2, #31
82000c20:	e0633001 	rsb	r3, r3, r1
82000c24:	e1a03083 	lsl	r3, r3, #1
82000c28:	e1a01103 	lsl	r1, r3, #2
82000c2c:	e0833001 	add	r3, r3, r1
82000c30:	e0633002 	rsb	r3, r3, r2
82000c34:	e6ef3073 	uxtb	r3, r3
82000c38:	e3833030 	orr	r3, r3, #48	; 0x30
82000c3c:	e6ef3073 	uxtb	r3, r3
82000c40:	e6ef2073 	uxtb	r2, r3
82000c44:	e24b3004 	sub	r3, fp, #4
82000c48:	e083300c 	add	r3, r3, ip
82000c4c:	e5432008 	strb	r2, [r3, #-8]
82000c50:	e51b3008 	ldr	r3, [fp, #-8]
82000c54:	e2832001 	add	r2, r3, #1
82000c58:	e50b2008 	str	r2, [fp, #-8]
82000c5c:	e24b2004 	sub	r2, fp, #4
82000c60:	e0823003 	add	r3, r2, r3
82000c64:	e3a02000 	mov	r2, #0
82000c68:	e5432008 	strb	r2, [r3, #-8]
82000c6c:	e3010740 	movw	r0, #5952	; 0x1740
82000c70:	e3480200 	movt	r0, #33280	; 0x8200
82000c74:	ebffff42 	bl	82000984 <UART_puts>
82000c78:	e24b3010 	sub	r3, fp, #16
82000c7c:	e1a00003 	mov	r0, r3
82000c80:	ebffff3f 	bl	82000984 <UART_puts>
82000c84:	e3a0003b 	mov	r0, #59	; 0x3b
82000c88:	ebffff14 	bl	820008e0 <UART_putc>
82000c8c:	e24b300c 	sub	r3, fp, #12
82000c90:	e1a00003 	mov	r0, r3
82000c94:	ebffff3a 	bl	82000984 <UART_puts>
82000c98:	e3a00048 	mov	r0, #72	; 0x48
82000c9c:	ebffff0f 	bl	820008e0 <UART_putc>
82000ca0:	e24bd004 	sub	sp, fp, #4
82000ca4:	e8bd8800 	pop	{fp, pc}

82000ca8 <UART_sprintf>:
82000ca8:	e92d000e 	push	{r1, r2, r3}
82000cac:	e92d4810 	push	{r4, fp, lr}
82000cb0:	e28db008 	add	fp, sp, #8
82000cb4:	e24dd008 	sub	sp, sp, #8
82000cb8:	e50b000c 	str	r0, [fp, #-12]
82000cbc:	e28b4004 	add	r4, fp, #4
82000cc0:	e24b300c 	sub	r3, fp, #12
82000cc4:	e1a01004 	mov	r1, r4
82000cc8:	e1a00003 	mov	r0, r3
82000ccc:	eb0000d7 	bl	82001030 <print>
82000cd0:	e1a03000 	mov	r3, r0
82000cd4:	e1a00003 	mov	r0, r3
82000cd8:	e24bd008 	sub	sp, fp, #8
82000cdc:	e8bd4810 	pop	{r4, fp, lr}
82000ce0:	e28dd00c 	add	sp, sp, #12
82000ce4:	e12fff1e 	bx	lr

82000ce8 <UART_printf>:
82000ce8:	e92d000f 	push	{r0, r1, r2, r3}
82000cec:	e92d4830 	push	{r4, r5, fp, lr}
82000cf0:	e28db00c 	add	fp, sp, #12
82000cf4:	e28b4004 	add	r4, fp, #4
82000cf8:	e1a01004 	mov	r1, r4
82000cfc:	e3a00000 	mov	r0, #0
82000d00:	eb0000ca 	bl	82001030 <print>
82000d04:	e1a03000 	mov	r3, r0
82000d08:	e1a00003 	mov	r0, r3
82000d0c:	e24bd00c 	sub	sp, fp, #12
82000d10:	e8bd4830 	pop	{r4, r5, fp, lr}
82000d14:	e28dd010 	add	sp, sp, #16
82000d18:	e12fff1e 	bx	lr

82000d1c <printchar>:
82000d1c:	e92d4800 	push	{fp, lr}
82000d20:	e28db004 	add	fp, sp, #4
82000d24:	e24dd008 	sub	sp, sp, #8
82000d28:	e50b0008 	str	r0, [fp, #-8]
82000d2c:	e50b100c 	str	r1, [fp, #-12]
82000d30:	e51b3008 	ldr	r3, [fp, #-8]
82000d34:	e3530000 	cmp	r3, #0
82000d38:	0a00000a 	beq	82000d68 <printchar+0x4c>
82000d3c:	e51b3008 	ldr	r3, [fp, #-8]
82000d40:	e5933000 	ldr	r3, [r3]
82000d44:	e51b200c 	ldr	r2, [fp, #-12]
82000d48:	e6ef2072 	uxtb	r2, r2
82000d4c:	e5c32000 	strb	r2, [r3]
82000d50:	e51b3008 	ldr	r3, [fp, #-8]
82000d54:	e5933000 	ldr	r3, [r3]
82000d58:	e2832001 	add	r2, r3, #1
82000d5c:	e51b3008 	ldr	r3, [fp, #-8]
82000d60:	e5832000 	str	r2, [r3]
82000d64:	ea000001 	b	82000d70 <printchar+0x54>
82000d68:	e51b000c 	ldr	r0, [fp, #-12]
82000d6c:	ebfffedb 	bl	820008e0 <UART_putc>
82000d70:	e24bd004 	sub	sp, fp, #4
82000d74:	e8bd8800 	pop	{fp, pc}

82000d78 <prints>:
82000d78:	e92d48f0 	push	{r4, r5, r6, r7, fp, lr}
82000d7c:	e28db014 	add	fp, sp, #20
82000d80:	e24dd010 	sub	sp, sp, #16
82000d84:	e50b0018 	str	r0, [fp, #-24]
82000d88:	e50b101c 	str	r1, [fp, #-28]
82000d8c:	e50b2020 	str	r2, [fp, #-32]
82000d90:	e50b3024 	str	r3, [fp, #-36]	; 0x24
82000d94:	e3a04000 	mov	r4, #0
82000d98:	e3a07020 	mov	r7, #32
82000d9c:	e51b3020 	ldr	r3, [fp, #-32]
82000da0:	e3530000 	cmp	r3, #0
82000da4:	da000015 	ble	82000e00 <prints+0x88>
82000da8:	e3a05000 	mov	r5, #0
82000dac:	e51b601c 	ldr	r6, [fp, #-28]
82000db0:	ea000001 	b	82000dbc <prints+0x44>
82000db4:	e2855001 	add	r5, r5, #1
82000db8:	e2866001 	add	r6, r6, #1
82000dbc:	e5d63000 	ldrb	r3, [r6]
82000dc0:	e3530000 	cmp	r3, #0
82000dc4:	1afffffa 	bne	82000db4 <prints+0x3c>
82000dc8:	e51b3020 	ldr	r3, [fp, #-32]
82000dcc:	e1550003 	cmp	r5, r3
82000dd0:	ba000002 	blt	82000de0 <prints+0x68>
82000dd4:	e3a03000 	mov	r3, #0
82000dd8:	e50b3020 	str	r3, [fp, #-32]
82000ddc:	ea000002 	b	82000dec <prints+0x74>
82000de0:	e51b3020 	ldr	r3, [fp, #-32]
82000de4:	e0653003 	rsb	r3, r5, r3
82000de8:	e50b3020 	str	r3, [fp, #-32]
82000dec:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
82000df0:	e2033002 	and	r3, r3, #2
82000df4:	e3530000 	cmp	r3, #0
82000df8:	0a000000 	beq	82000e00 <prints+0x88>
82000dfc:	e3a07030 	mov	r7, #48	; 0x30
82000e00:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
82000e04:	e2033001 	and	r3, r3, #1
82000e08:	e3530000 	cmp	r3, #0
82000e0c:	1a00000a 	bne	82000e3c <prints+0xc4>
82000e10:	ea000006 	b	82000e30 <prints+0xb8>
82000e14:	e1a01007 	mov	r1, r7
82000e18:	e51b0018 	ldr	r0, [fp, #-24]
82000e1c:	ebffffbe 	bl	82000d1c <printchar>
82000e20:	e2844001 	add	r4, r4, #1
82000e24:	e51b3020 	ldr	r3, [fp, #-32]
82000e28:	e2433001 	sub	r3, r3, #1
82000e2c:	e50b3020 	str	r3, [fp, #-32]
82000e30:	e51b3020 	ldr	r3, [fp, #-32]
82000e34:	e3530000 	cmp	r3, #0
82000e38:	cafffff5 	bgt	82000e14 <prints+0x9c>
82000e3c:	ea000008 	b	82000e64 <prints+0xec>
82000e40:	e51b301c 	ldr	r3, [fp, #-28]
82000e44:	e5d33000 	ldrb	r3, [r3]
82000e48:	e1a01003 	mov	r1, r3
82000e4c:	e51b0018 	ldr	r0, [fp, #-24]
82000e50:	ebffffb1 	bl	82000d1c <printchar>
82000e54:	e2844001 	add	r4, r4, #1
82000e58:	e51b301c 	ldr	r3, [fp, #-28]
82000e5c:	e2833001 	add	r3, r3, #1
82000e60:	e50b301c 	str	r3, [fp, #-28]
82000e64:	e51b301c 	ldr	r3, [fp, #-28]
82000e68:	e5d33000 	ldrb	r3, [r3]
82000e6c:	e3530000 	cmp	r3, #0
82000e70:	1afffff2 	bne	82000e40 <prints+0xc8>
82000e74:	ea000006 	b	82000e94 <prints+0x11c>
82000e78:	e1a01007 	mov	r1, r7
82000e7c:	e51b0018 	ldr	r0, [fp, #-24]
82000e80:	ebffffa5 	bl	82000d1c <printchar>
82000e84:	e2844001 	add	r4, r4, #1
82000e88:	e51b3020 	ldr	r3, [fp, #-32]
82000e8c:	e2433001 	sub	r3, r3, #1
82000e90:	e50b3020 	str	r3, [fp, #-32]
82000e94:	e51b3020 	ldr	r3, [fp, #-32]
82000e98:	e3530000 	cmp	r3, #0
82000e9c:	cafffff5 	bgt	82000e78 <prints+0x100>
82000ea0:	e1a03004 	mov	r3, r4
82000ea4:	e1a00003 	mov	r0, r3
82000ea8:	e24bd014 	sub	sp, fp, #20
82000eac:	e8bd88f0 	pop	{r4, r5, r6, r7, fp, pc}

82000eb0 <printi>:
82000eb0:	e92d49f0 	push	{r4, r5, r6, r7, r8, fp, lr}
82000eb4:	e28db018 	add	fp, sp, #24
82000eb8:	e24dd024 	sub	sp, sp, #36	; 0x24
82000ebc:	e50b0030 	str	r0, [fp, #-48]	; 0x30
82000ec0:	e50b1034 	str	r1, [fp, #-52]	; 0x34
82000ec4:	e50b2038 	str	r2, [fp, #-56]	; 0x38
82000ec8:	e50b303c 	str	r3, [fp, #-60]	; 0x3c
82000ecc:	e3a08000 	mov	r8, #0
82000ed0:	e3a05000 	mov	r5, #0
82000ed4:	e51b7034 	ldr	r7, [fp, #-52]	; 0x34
82000ed8:	e51b3034 	ldr	r3, [fp, #-52]	; 0x34
82000edc:	e3530000 	cmp	r3, #0
82000ee0:	1a00000a 	bne	82000f10 <printi+0x60>
82000ee4:	e3a03030 	mov	r3, #48	; 0x30
82000ee8:	e54b3028 	strb	r3, [fp, #-40]	; 0x28
82000eec:	e3a03000 	mov	r3, #0
82000ef0:	e54b3027 	strb	r3, [fp, #-39]	; 0x27
82000ef4:	e24b1028 	sub	r1, fp, #40	; 0x28
82000ef8:	e59b3008 	ldr	r3, [fp, #8]
82000efc:	e59b2004 	ldr	r2, [fp, #4]
82000f00:	e51b0030 	ldr	r0, [fp, #-48]	; 0x30
82000f04:	ebffff9b 	bl	82000d78 <prints>
82000f08:	e1a03000 	mov	r3, r0
82000f0c:	ea000044 	b	82001024 <printi+0x174>
82000f10:	e51b303c 	ldr	r3, [fp, #-60]	; 0x3c
82000f14:	e3530000 	cmp	r3, #0
82000f18:	0a000009 	beq	82000f44 <printi+0x94>
82000f1c:	e51b3038 	ldr	r3, [fp, #-56]	; 0x38
82000f20:	e353000a 	cmp	r3, #10
82000f24:	1a000006 	bne	82000f44 <printi+0x94>
82000f28:	e51b3034 	ldr	r3, [fp, #-52]	; 0x34
82000f2c:	e3530000 	cmp	r3, #0
82000f30:	aa000003 	bge	82000f44 <printi+0x94>
82000f34:	e3a08001 	mov	r8, #1
82000f38:	e51b3034 	ldr	r3, [fp, #-52]	; 0x34
82000f3c:	e2633000 	rsb	r3, r3, #0
82000f40:	e1a07003 	mov	r7, r3
82000f44:	e24b4028 	sub	r4, fp, #40	; 0x28
82000f48:	e284400b 	add	r4, r4, #11
82000f4c:	e3a03000 	mov	r3, #0
82000f50:	e5c43000 	strb	r3, [r4]
82000f54:	ea000015 	b	82000fb0 <printi+0x100>
82000f58:	e51b3038 	ldr	r3, [fp, #-56]	; 0x38
82000f5c:	e1a01003 	mov	r1, r3
82000f60:	e1a00007 	mov	r0, r7
82000f64:	eb000168 	bl	8200150c <__aeabi_uidivmod>
82000f68:	e1a03001 	mov	r3, r1
82000f6c:	e1a06003 	mov	r6, r3
82000f70:	e3560009 	cmp	r6, #9
82000f74:	da000002 	ble	82000f84 <printi+0xd4>
82000f78:	e59b300c 	ldr	r3, [fp, #12]
82000f7c:	e243303a 	sub	r3, r3, #58	; 0x3a
82000f80:	e0866003 	add	r6, r6, r3
82000f84:	e2444001 	sub	r4, r4, #1
82000f88:	e6ef3076 	uxtb	r3, r6
82000f8c:	e2833030 	add	r3, r3, #48	; 0x30
82000f90:	e6ef3073 	uxtb	r3, r3
82000f94:	e5c43000 	strb	r3, [r4]
82000f98:	e51b3038 	ldr	r3, [fp, #-56]	; 0x38
82000f9c:	e1a01003 	mov	r1, r3
82000fa0:	e1a00007 	mov	r0, r7
82000fa4:	eb0000dd 	bl	82001320 <__aeabi_uidiv>
82000fa8:	e1a03000 	mov	r3, r0
82000fac:	e1a07003 	mov	r7, r3
82000fb0:	e3570000 	cmp	r7, #0
82000fb4:	1affffe7 	bne	82000f58 <printi+0xa8>
82000fb8:	e3580000 	cmp	r8, #0
82000fbc:	0a000011 	beq	82001008 <printi+0x158>
82000fc0:	e59b3004 	ldr	r3, [fp, #4]
82000fc4:	e3530000 	cmp	r3, #0
82000fc8:	0a00000b 	beq	82000ffc <printi+0x14c>
82000fcc:	e59b3008 	ldr	r3, [fp, #8]
82000fd0:	e2033002 	and	r3, r3, #2
82000fd4:	e3530000 	cmp	r3, #0
82000fd8:	0a000007 	beq	82000ffc <printi+0x14c>
82000fdc:	e3a0102d 	mov	r1, #45	; 0x2d
82000fe0:	e51b0030 	ldr	r0, [fp, #-48]	; 0x30
82000fe4:	ebffff4c 	bl	82000d1c <printchar>
82000fe8:	e2855001 	add	r5, r5, #1
82000fec:	e59b3004 	ldr	r3, [fp, #4]
82000ff0:	e2433001 	sub	r3, r3, #1
82000ff4:	e58b3004 	str	r3, [fp, #4]
82000ff8:	ea000002 	b	82001008 <printi+0x158>
82000ffc:	e2444001 	sub	r4, r4, #1
82001000:	e3a0302d 	mov	r3, #45	; 0x2d
82001004:	e5c43000 	strb	r3, [r4]
82001008:	e59b3008 	ldr	r3, [fp, #8]
8200100c:	e59b2004 	ldr	r2, [fp, #4]
82001010:	e1a01004 	mov	r1, r4
82001014:	e51b0030 	ldr	r0, [fp, #-48]	; 0x30
82001018:	ebffff56 	bl	82000d78 <prints>
8200101c:	e1a03000 	mov	r3, r0
82001020:	e0833005 	add	r3, r3, r5
82001024:	e1a00003 	mov	r0, r3
82001028:	e24bd018 	sub	sp, fp, #24
8200102c:	e8bd89f0 	pop	{r4, r5, r6, r7, r8, fp, pc}

82001030 <print>:
82001030:	e92d49f0 	push	{r4, r5, r6, r7, r8, fp, lr}
82001034:	e28db018 	add	fp, sp, #24
82001038:	e24dd024 	sub	sp, sp, #36	; 0x24
8200103c:	e50b0028 	str	r0, [fp, #-40]	; 0x28
82001040:	e50b102c 	str	r1, [fp, #-44]	; 0x2c
82001044:	e3a05000 	mov	r5, #0
82001048:	e51b302c 	ldr	r3, [fp, #-44]	; 0x2c
8200104c:	e2832004 	add	r2, r3, #4
82001050:	e50b202c 	str	r2, [fp, #-44]	; 0x2c
82001054:	e5933000 	ldr	r3, [r3]
82001058:	e1a04003 	mov	r4, r3
8200105c:	ea00009c 	b	820012d4 <print+0x2a4>
82001060:	e5d43000 	ldrb	r3, [r4]
82001064:	e3530025 	cmp	r3, #37	; 0x25
82001068:	1a000093 	bne	820012bc <print+0x28c>
8200106c:	e2844001 	add	r4, r4, #1
82001070:	e3a07000 	mov	r7, #0
82001074:	e1a06007 	mov	r6, r7
82001078:	e5d43000 	ldrb	r3, [r4]
8200107c:	e3530000 	cmp	r3, #0
82001080:	1a000000 	bne	82001088 <print+0x58>
82001084:	ea000095 	b	820012e0 <print+0x2b0>
82001088:	e5d43000 	ldrb	r3, [r4]
8200108c:	e3530025 	cmp	r3, #37	; 0x25
82001090:	1a000000 	bne	82001098 <print+0x68>
82001094:	ea000088 	b	820012bc <print+0x28c>
82001098:	e5d43000 	ldrb	r3, [r4]
8200109c:	e353002d 	cmp	r3, #45	; 0x2d
820010a0:	1a000001 	bne	820010ac <print+0x7c>
820010a4:	e2844001 	add	r4, r4, #1
820010a8:	e3a07001 	mov	r7, #1
820010ac:	ea000001 	b	820010b8 <print+0x88>
820010b0:	e2844001 	add	r4, r4, #1
820010b4:	e3877002 	orr	r7, r7, #2
820010b8:	e5d43000 	ldrb	r3, [r4]
820010bc:	e3530030 	cmp	r3, #48	; 0x30
820010c0:	0afffffa 	beq	820010b0 <print+0x80>
820010c4:	ea000007 	b	820010e8 <print+0xb8>
820010c8:	e1a03006 	mov	r3, r6
820010cc:	e1a03083 	lsl	r3, r3, #1
820010d0:	e1a02103 	lsl	r2, r3, #2
820010d4:	e0836002 	add	r6, r3, r2
820010d8:	e5d43000 	ldrb	r3, [r4]
820010dc:	e2433030 	sub	r3, r3, #48	; 0x30
820010e0:	e0866003 	add	r6, r6, r3
820010e4:	e2844001 	add	r4, r4, #1
820010e8:	e5d43000 	ldrb	r3, [r4]
820010ec:	e353002f 	cmp	r3, #47	; 0x2f
820010f0:	9a000002 	bls	82001100 <print+0xd0>
820010f4:	e5d43000 	ldrb	r3, [r4]
820010f8:	e3530039 	cmp	r3, #57	; 0x39
820010fc:	9afffff1 	bls	820010c8 <print+0x98>
82001100:	e5d43000 	ldrb	r3, [r4]
82001104:	e3530073 	cmp	r3, #115	; 0x73
82001108:	1a000010 	bne	82001150 <print+0x120>
8200110c:	e51b302c 	ldr	r3, [fp, #-44]	; 0x2c
82001110:	e2832004 	add	r2, r3, #4
82001114:	e50b202c 	str	r2, [fp, #-44]	; 0x2c
82001118:	e5938000 	ldr	r8, [r3]
8200111c:	e3580000 	cmp	r8, #0
82001120:	0a000001 	beq	8200112c <print+0xfc>
82001124:	e1a01008 	mov	r1, r8
82001128:	ea000001 	b	82001134 <print+0x104>
8200112c:	e3011744 	movw	r1, #5956	; 0x1744
82001130:	e3481200 	movt	r1, #33280	; 0x8200
82001134:	e1a03007 	mov	r3, r7
82001138:	e1a02006 	mov	r2, r6
8200113c:	e51b0028 	ldr	r0, [fp, #-40]	; 0x28
82001140:	ebffff0c 	bl	82000d78 <prints>
82001144:	e1a03000 	mov	r3, r0
82001148:	e0855003 	add	r5, r5, r3
8200114c:	ea00005f 	b	820012d0 <print+0x2a0>
82001150:	e5d43000 	ldrb	r3, [r4]
82001154:	e3530064 	cmp	r3, #100	; 0x64
82001158:	1a00000e 	bne	82001198 <print+0x168>
8200115c:	e51b302c 	ldr	r3, [fp, #-44]	; 0x2c
82001160:	e2832004 	add	r2, r3, #4
82001164:	e50b202c 	str	r2, [fp, #-44]	; 0x2c
82001168:	e5931000 	ldr	r1, [r3]
8200116c:	e3a03061 	mov	r3, #97	; 0x61
82001170:	e58d3008 	str	r3, [sp, #8]
82001174:	e58d7004 	str	r7, [sp, #4]
82001178:	e58d6000 	str	r6, [sp]
8200117c:	e3a03001 	mov	r3, #1
82001180:	e3a0200a 	mov	r2, #10
82001184:	e51b0028 	ldr	r0, [fp, #-40]	; 0x28
82001188:	ebffff48 	bl	82000eb0 <printi>
8200118c:	e1a03000 	mov	r3, r0
82001190:	e0855003 	add	r5, r5, r3
82001194:	ea00004d 	b	820012d0 <print+0x2a0>
82001198:	e5d43000 	ldrb	r3, [r4]
8200119c:	e3530078 	cmp	r3, #120	; 0x78
820011a0:	1a00000e 	bne	820011e0 <print+0x1b0>
820011a4:	e51b302c 	ldr	r3, [fp, #-44]	; 0x2c
820011a8:	e2832004 	add	r2, r3, #4
820011ac:	e50b202c 	str	r2, [fp, #-44]	; 0x2c
820011b0:	e5931000 	ldr	r1, [r3]
820011b4:	e3a03061 	mov	r3, #97	; 0x61
820011b8:	e58d3008 	str	r3, [sp, #8]
820011bc:	e58d7004 	str	r7, [sp, #4]
820011c0:	e58d6000 	str	r6, [sp]
820011c4:	e3a03000 	mov	r3, #0
820011c8:	e3a02010 	mov	r2, #16
820011cc:	e51b0028 	ldr	r0, [fp, #-40]	; 0x28
820011d0:	ebffff36 	bl	82000eb0 <printi>
820011d4:	e1a03000 	mov	r3, r0
820011d8:	e0855003 	add	r5, r5, r3
820011dc:	ea00003b 	b	820012d0 <print+0x2a0>
820011e0:	e5d43000 	ldrb	r3, [r4]
820011e4:	e3530058 	cmp	r3, #88	; 0x58
820011e8:	1a00000e 	bne	82001228 <print+0x1f8>
820011ec:	e51b302c 	ldr	r3, [fp, #-44]	; 0x2c
820011f0:	e2832004 	add	r2, r3, #4
820011f4:	e50b202c 	str	r2, [fp, #-44]	; 0x2c
820011f8:	e5931000 	ldr	r1, [r3]
820011fc:	e3a03041 	mov	r3, #65	; 0x41
82001200:	e58d3008 	str	r3, [sp, #8]
82001204:	e58d7004 	str	r7, [sp, #4]
82001208:	e58d6000 	str	r6, [sp]
8200120c:	e3a03000 	mov	r3, #0
82001210:	e3a02010 	mov	r2, #16
82001214:	e51b0028 	ldr	r0, [fp, #-40]	; 0x28
82001218:	ebffff24 	bl	82000eb0 <printi>
8200121c:	e1a03000 	mov	r3, r0
82001220:	e0855003 	add	r5, r5, r3
82001224:	ea000029 	b	820012d0 <print+0x2a0>
82001228:	e5d43000 	ldrb	r3, [r4]
8200122c:	e3530075 	cmp	r3, #117	; 0x75
82001230:	1a00000e 	bne	82001270 <print+0x240>
82001234:	e51b302c 	ldr	r3, [fp, #-44]	; 0x2c
82001238:	e2832004 	add	r2, r3, #4
8200123c:	e50b202c 	str	r2, [fp, #-44]	; 0x2c
82001240:	e5931000 	ldr	r1, [r3]
82001244:	e3a03061 	mov	r3, #97	; 0x61
82001248:	e58d3008 	str	r3, [sp, #8]
8200124c:	e58d7004 	str	r7, [sp, #4]
82001250:	e58d6000 	str	r6, [sp]
82001254:	e3a03000 	mov	r3, #0
82001258:	e3a0200a 	mov	r2, #10
8200125c:	e51b0028 	ldr	r0, [fp, #-40]	; 0x28
82001260:	ebffff12 	bl	82000eb0 <printi>
82001264:	e1a03000 	mov	r3, r0
82001268:	e0855003 	add	r5, r5, r3
8200126c:	ea000017 	b	820012d0 <print+0x2a0>
82001270:	e5d43000 	ldrb	r3, [r4]
82001274:	e3530063 	cmp	r3, #99	; 0x63
82001278:	1a000014 	bne	820012d0 <print+0x2a0>
8200127c:	e51b302c 	ldr	r3, [fp, #-44]	; 0x2c
82001280:	e2832004 	add	r2, r3, #4
82001284:	e50b202c 	str	r2, [fp, #-44]	; 0x2c
82001288:	e5933000 	ldr	r3, [r3]
8200128c:	e6ef3073 	uxtb	r3, r3
82001290:	e54b3020 	strb	r3, [fp, #-32]
82001294:	e3a03000 	mov	r3, #0
82001298:	e54b301f 	strb	r3, [fp, #-31]
8200129c:	e24b1020 	sub	r1, fp, #32
820012a0:	e1a03007 	mov	r3, r7
820012a4:	e1a02006 	mov	r2, r6
820012a8:	e51b0028 	ldr	r0, [fp, #-40]	; 0x28
820012ac:	ebfffeb1 	bl	82000d78 <prints>
820012b0:	e1a03000 	mov	r3, r0
820012b4:	e0855003 	add	r5, r5, r3
820012b8:	ea000004 	b	820012d0 <print+0x2a0>
820012bc:	e5d43000 	ldrb	r3, [r4]
820012c0:	e1a01003 	mov	r1, r3
820012c4:	e51b0028 	ldr	r0, [fp, #-40]	; 0x28
820012c8:	ebfffe93 	bl	82000d1c <printchar>
820012cc:	e2855001 	add	r5, r5, #1
820012d0:	e2844001 	add	r4, r4, #1
820012d4:	e5d43000 	ldrb	r3, [r4]
820012d8:	e3530000 	cmp	r3, #0
820012dc:	1affff5f 	bne	82001060 <print+0x30>
820012e0:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
820012e4:	e3530000 	cmp	r3, #0
820012e8:	0a000003 	beq	820012fc <print+0x2cc>
820012ec:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
820012f0:	e5933000 	ldr	r3, [r3]
820012f4:	e3a02000 	mov	r2, #0
820012f8:	e5c32000 	strb	r2, [r3]
820012fc:	e1a03005 	mov	r3, r5
82001300:	e1a00003 	mov	r0, r3
82001304:	e24bd018 	sub	sp, fp, #24
82001308:	e8bd89f0 	pop	{r4, r5, r6, r7, r8, fp, pc}

8200130c <raise>:
8200130c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
82001310:	e28db000 	add	fp, sp, #0
82001314:	e24bd000 	sub	sp, fp, #0
82001318:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
8200131c:	e12fff1e 	bx	lr

82001320 <__aeabi_uidiv>:
82001320:	e2512001 	subs	r2, r1, #1
82001324:	012fff1e 	bxeq	lr
82001328:	3a000074 	bcc	82001500 <__aeabi_uidiv+0x1e0>
8200132c:	e1500001 	cmp	r0, r1
82001330:	9a00006b 	bls	820014e4 <__aeabi_uidiv+0x1c4>
82001334:	e1110002 	tst	r1, r2
82001338:	0a00006c 	beq	820014f0 <__aeabi_uidiv+0x1d0>
8200133c:	e16f3f10 	clz	r3, r0
82001340:	e16f2f11 	clz	r2, r1
82001344:	e0423003 	sub	r3, r2, r3
82001348:	e273301f 	rsbs	r3, r3, #31
8200134c:	10833083 	addne	r3, r3, r3, lsl #1
82001350:	e3a02000 	mov	r2, #0
82001354:	108ff103 	addne	pc, pc, r3, lsl #2
82001358:	e320f000 	nop	{0}
8200135c:	e1500f81 	cmp	r0, r1, lsl #31
82001360:	e0a22002 	adc	r2, r2, r2
82001364:	20400f81 	subcs	r0, r0, r1, lsl #31
82001368:	e1500f01 	cmp	r0, r1, lsl #30
8200136c:	e0a22002 	adc	r2, r2, r2
82001370:	20400f01 	subcs	r0, r0, r1, lsl #30
82001374:	e1500e81 	cmp	r0, r1, lsl #29
82001378:	e0a22002 	adc	r2, r2, r2
8200137c:	20400e81 	subcs	r0, r0, r1, lsl #29
82001380:	e1500e01 	cmp	r0, r1, lsl #28
82001384:	e0a22002 	adc	r2, r2, r2
82001388:	20400e01 	subcs	r0, r0, r1, lsl #28
8200138c:	e1500d81 	cmp	r0, r1, lsl #27
82001390:	e0a22002 	adc	r2, r2, r2
82001394:	20400d81 	subcs	r0, r0, r1, lsl #27
82001398:	e1500d01 	cmp	r0, r1, lsl #26
8200139c:	e0a22002 	adc	r2, r2, r2
820013a0:	20400d01 	subcs	r0, r0, r1, lsl #26
820013a4:	e1500c81 	cmp	r0, r1, lsl #25
820013a8:	e0a22002 	adc	r2, r2, r2
820013ac:	20400c81 	subcs	r0, r0, r1, lsl #25
820013b0:	e1500c01 	cmp	r0, r1, lsl #24
820013b4:	e0a22002 	adc	r2, r2, r2
820013b8:	20400c01 	subcs	r0, r0, r1, lsl #24
820013bc:	e1500b81 	cmp	r0, r1, lsl #23
820013c0:	e0a22002 	adc	r2, r2, r2
820013c4:	20400b81 	subcs	r0, r0, r1, lsl #23
820013c8:	e1500b01 	cmp	r0, r1, lsl #22
820013cc:	e0a22002 	adc	r2, r2, r2
820013d0:	20400b01 	subcs	r0, r0, r1, lsl #22
820013d4:	e1500a81 	cmp	r0, r1, lsl #21
820013d8:	e0a22002 	adc	r2, r2, r2
820013dc:	20400a81 	subcs	r0, r0, r1, lsl #21
820013e0:	e1500a01 	cmp	r0, r1, lsl #20
820013e4:	e0a22002 	adc	r2, r2, r2
820013e8:	20400a01 	subcs	r0, r0, r1, lsl #20
820013ec:	e1500981 	cmp	r0, r1, lsl #19
820013f0:	e0a22002 	adc	r2, r2, r2
820013f4:	20400981 	subcs	r0, r0, r1, lsl #19
820013f8:	e1500901 	cmp	r0, r1, lsl #18
820013fc:	e0a22002 	adc	r2, r2, r2
82001400:	20400901 	subcs	r0, r0, r1, lsl #18
82001404:	e1500881 	cmp	r0, r1, lsl #17
82001408:	e0a22002 	adc	r2, r2, r2
8200140c:	20400881 	subcs	r0, r0, r1, lsl #17
82001410:	e1500801 	cmp	r0, r1, lsl #16
82001414:	e0a22002 	adc	r2, r2, r2
82001418:	20400801 	subcs	r0, r0, r1, lsl #16
8200141c:	e1500781 	cmp	r0, r1, lsl #15
82001420:	e0a22002 	adc	r2, r2, r2
82001424:	20400781 	subcs	r0, r0, r1, lsl #15
82001428:	e1500701 	cmp	r0, r1, lsl #14
8200142c:	e0a22002 	adc	r2, r2, r2
82001430:	20400701 	subcs	r0, r0, r1, lsl #14
82001434:	e1500681 	cmp	r0, r1, lsl #13
82001438:	e0a22002 	adc	r2, r2, r2
8200143c:	20400681 	subcs	r0, r0, r1, lsl #13
82001440:	e1500601 	cmp	r0, r1, lsl #12
82001444:	e0a22002 	adc	r2, r2, r2
82001448:	20400601 	subcs	r0, r0, r1, lsl #12
8200144c:	e1500581 	cmp	r0, r1, lsl #11
82001450:	e0a22002 	adc	r2, r2, r2
82001454:	20400581 	subcs	r0, r0, r1, lsl #11
82001458:	e1500501 	cmp	r0, r1, lsl #10
8200145c:	e0a22002 	adc	r2, r2, r2
82001460:	20400501 	subcs	r0, r0, r1, lsl #10
82001464:	e1500481 	cmp	r0, r1, lsl #9
82001468:	e0a22002 	adc	r2, r2, r2
8200146c:	20400481 	subcs	r0, r0, r1, lsl #9
82001470:	e1500401 	cmp	r0, r1, lsl #8
82001474:	e0a22002 	adc	r2, r2, r2
82001478:	20400401 	subcs	r0, r0, r1, lsl #8
8200147c:	e1500381 	cmp	r0, r1, lsl #7
82001480:	e0a22002 	adc	r2, r2, r2
82001484:	20400381 	subcs	r0, r0, r1, lsl #7
82001488:	e1500301 	cmp	r0, r1, lsl #6
8200148c:	e0a22002 	adc	r2, r2, r2
82001490:	20400301 	subcs	r0, r0, r1, lsl #6
82001494:	e1500281 	cmp	r0, r1, lsl #5
82001498:	e0a22002 	adc	r2, r2, r2
8200149c:	20400281 	subcs	r0, r0, r1, lsl #5
820014a0:	e1500201 	cmp	r0, r1, lsl #4
820014a4:	e0a22002 	adc	r2, r2, r2
820014a8:	20400201 	subcs	r0, r0, r1, lsl #4
820014ac:	e1500181 	cmp	r0, r1, lsl #3
820014b0:	e0a22002 	adc	r2, r2, r2
820014b4:	20400181 	subcs	r0, r0, r1, lsl #3
820014b8:	e1500101 	cmp	r0, r1, lsl #2
820014bc:	e0a22002 	adc	r2, r2, r2
820014c0:	20400101 	subcs	r0, r0, r1, lsl #2
820014c4:	e1500081 	cmp	r0, r1, lsl #1
820014c8:	e0a22002 	adc	r2, r2, r2
820014cc:	20400081 	subcs	r0, r0, r1, lsl #1
820014d0:	e1500001 	cmp	r0, r1
820014d4:	e0a22002 	adc	r2, r2, r2
820014d8:	20400001 	subcs	r0, r0, r1
820014dc:	e1a00002 	mov	r0, r2
820014e0:	e12fff1e 	bx	lr
820014e4:	03a00001 	moveq	r0, #1
820014e8:	13a00000 	movne	r0, #0
820014ec:	e12fff1e 	bx	lr
820014f0:	e16f2f11 	clz	r2, r1
820014f4:	e262201f 	rsb	r2, r2, #31
820014f8:	e1a00230 	lsr	r0, r0, r2
820014fc:	e12fff1e 	bx	lr
82001500:	e3500000 	cmp	r0, #0
82001504:	13e00000 	mvnne	r0, #0
82001508:	ea000007 	b	8200152c <__aeabi_idiv0>

8200150c <__aeabi_uidivmod>:
8200150c:	e3510000 	cmp	r1, #0
82001510:	0afffffa 	beq	82001500 <__aeabi_uidiv+0x1e0>
82001514:	e92d4003 	push	{r0, r1, lr}
82001518:	ebffff80 	bl	82001320 <__aeabi_uidiv>
8200151c:	e8bd4006 	pop	{r1, r2, lr}
82001520:	e0030092 	mul	r3, r2, r0
82001524:	e0411003 	sub	r1, r1, r3
82001528:	e12fff1e 	bx	lr

8200152c <__aeabi_idiv0>:
8200152c:	e12fff1e 	bx	lr

Disassembly of section .rodata:

82001530 <.LC0>:
82001530:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
82001534:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
82001538:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
8200153c:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
82001540:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
82001544:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
82001548:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
8200154c:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
82001550:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
82001554:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
82001558:	0000000a 	andeq	r0, r0, sl

8200155c <.LC1>:
8200155c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
82001560:	6f697470 	svcvs	0x00697470
82001564:	2820736e 	stmdacs	r0!, {r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}
82001568:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xf6d
8200156c:	2973253d 	ldmdbcs	r3!, {r0, r2, r3, r4, r5, r8, sl, sp}^
82001570:	0000000a 	andeq	r0, r0, sl

82001574 <.LC2>:
82001574:	55202e31 	strpl	r2, [r0, #-3633]!	; 0xe31
82001578:	6665646e 	strbtvs	r6, [r5], -lr, ror #8
8200157c:	64656e69 	strbtvs	r6, [r5], #-3689	; 0xe69
82001580:	736e6920 	cmnvc	lr, #32, 18	; 0x80000
82001584:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
82001588:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
8200158c:	0000000a 	andeq	r0, r0, sl

82001590 <.LC3>:
82001590:	53202e32 	teqpl	r0, #800	; 0x320
82001594:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
82001598:	20657261 	rsbcs	r7, r5, r1, ror #4
8200159c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
820015a0:	70757272 	rsbsvc	r7, r5, r2, ror r2
820015a4:	00000a74 	andeq	r0, r0, r4, ror sl

820015a8 <.LC4>:
820015a8:	50202e33 	eorpl	r2, r0, r3, lsr lr
820015ac:	65666572 	strbvs	r6, [r6, #-1394]!	; 0x572
820015b0:	20686374 	rsbcs	r6, r8, r4, ror r3
820015b4:	726f6261 	rsbvc	r6, pc, #268435462	; 0x10000006
820015b8:	00000a74 	andeq	r0, r0, r4, ror sl

820015bc <.LC5>:
820015bc:	44202e34 	strtmi	r2, [r0], #-3636	; 0xe34
820015c0:	20617461 	rsbcs	r7, r1, r1, ror #8
820015c4:	726f6261 	rsbvc	r6, pc, #268435462	; 0x10000006
820015c8:	00000a74 	andeq	r0, r0, r4, ror sl

820015cc <.LC6>:
820015cc:	51202e35 	teqpl	r0, r5, lsr lr
820015d0:	0a746975 	beq	83d1bbac <_end+0x1d1a45c>
820015d4:	00000000 	andeq	r0, r0, r0

820015d8 <.LC7>:
820015d8:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
820015dc:	6f207463 	svcvs	0x00207463
820015e0:	203a656e 	eorscs	r6, sl, lr, ror #10
820015e4:	00000000 	andeq	r0, r0, r0

820015e8 <.LC8>:
820015e8:	0000000a 	andeq	r0, r0, sl

820015ec <.LC9>:
820015ec:	6e6f7257 	mcrvs	2, 3, r7, cr15, cr7, {2}
820015f0:	65732067 	ldrbvs	r2, [r3, #-103]!	; 0x67
820015f4:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
820015f8:	216e6f69 	cmncs	lr, r9, ror #30
820015fc:	0000000a 	andeq	r0, r0, sl

82001600 <.LC0>:
82001600:	65646e55 	strbvs	r6, [r4, #-3669]!	; 0xe55
82001604:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0x966
82001608:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
8200160c:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0x473
82001610:	6f697463 	svcvs	0x00697463
82001614:	6d202c6e 	stcvs	12, cr2, [r0, #-440]!	; 0xfffffe48
82001618:	3d65646f 	cfstrdcc	mvd6, [r5, #-444]!	; 0xfffffe44
8200161c:	000a7325 	andeq	r7, sl, r5, lsr #6

82001620 <.LC1>:
82001620:	253d726c 	ldrcs	r7, [sp, #-620]!	; 0x26c
82001624:	2c783830 	ldclcs	8, cr3, [r8], #-192	; 0xffffff40
82001628:	73707320 	cmnvc	r0, #32, 6	; 0x80000000
8200162c:	30253d72 	eorcc	r3, r5, r2, ror sp
82001630:	202c7838 	eorcs	r7, ip, r8, lsr r8
82001634:	253d6370 	ldrcs	r6, [sp, #-880]!	; 0x370
82001638:	202c7838 	eorcs	r7, ip, r8, lsr r8
8200163c:	74736e69 	ldrbtvc	r6, [r3], #-3689	; 0xe69
82001640:	7838253d 	ldmdavc	r8!, {r0, r2, r3, r4, r5, r8, sl, sp}
82001644:	0000000a 	andeq	r0, r0, sl

82001648 <.LC2>:
82001648:	74666f53 	strbtvc	r6, [r6], #-3923	; 0xf53
8200164c:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0x177
82001650:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
82001654:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0x265
82001658:	202c7470 	eorcs	r7, ip, r0, ror r4
8200165c:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xf6d
82001660:	0a73253d 	beq	83ccab5c <_end+0x1cc940c>
82001664:	00000000 	andeq	r0, r0, r0

82001668 <.LC3>:
82001668:	253d726c 	ldrcs	r7, [sp, #-620]!	; 0x26c
8200166c:	2c783830 	ldclcs	8, cr3, [r8], #-192	; 0xffffff40
82001670:	73707320 	cmnvc	r0, #32, 6	; 0x80000000
82001674:	30253d72 	eorcc	r3, r5, r2, ror sp
82001678:	202c7838 	eorcs	r7, ip, r8, lsr r8
8200167c:	253d6370 	ldrcs	r6, [sp, #-880]!	; 0x370
82001680:	202c7838 	eorcs	r7, ip, r8, lsr r8
82001684:	74736e69 	ldrbtvc	r6, [r3], #-3689	; 0xe69
82001688:	7838253d 	ldmdavc	r8!, {r0, r2, r3, r4, r5, r8, sl, sp}
8200168c:	7261202c 	rsbvc	r2, r1, #44	; 0x2c
82001690:	64253d67 	strtvs	r3, [r5], #-3431	; 0xd67
82001694:	0000000a 	andeq	r0, r0, sl

82001698 <.LC4>:
82001698:	66657250 			; <UNDEFINED> instruction: 0x66657250
8200169c:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
820016a0:	6f626120 	svcvs	0x00626120
820016a4:	202c7472 	eorcs	r7, ip, r2, ror r4
820016a8:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xf6d
820016ac:	0a73253d 	beq	83ccaba8 <_end+0x1cc9458>
820016b0:	00000000 	andeq	r0, r0, r0

820016b4 <.LC5>:
820016b4:	253d726c 	ldrcs	r7, [sp, #-620]!	; 0x26c
820016b8:	2c783830 	ldclcs	8, cr3, [r8], #-192	; 0xffffff40
820016bc:	73707320 	cmnvc	r0, #32, 6	; 0x80000000
820016c0:	30253d72 	eorcc	r3, r5, r2, ror sp
820016c4:	202c7838 	eorcs	r7, ip, r8, lsr r8
820016c8:	253d6370 	ldrcs	r6, [sp, #-880]!	; 0x370
820016cc:	2c783830 	ldclcs	8, cr3, [r8], #-192	; 0xffffff40
820016d0:	77656e20 	strbvc	r6, [r5, -r0, lsr #28]!
820016d4:	3d726c20 	ldclcc	12, cr6, [r2, #-128]!	; 0xffffff80
820016d8:	0a783825 	beq	83e0f774 <_end+0x1e0e024>
820016dc:	00000000 	andeq	r0, r0, r0

820016e0 <.LC6>:
820016e0:	61746144 	cmnvs	r4, r4, asr #2
820016e4:	6f626120 	svcvs	0x00626120
820016e8:	202c7472 	eorcs	r7, ip, r2, ror r4
820016ec:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xf6d
820016f0:	0a73253d 	beq	83ccabec <_end+0x1cc949c>
820016f4:	00000000 	andeq	r0, r0, r0

820016f8 <.LC7>:
820016f8:	2c515249 	lfmcs	f5, 2, [r1], {73}	; 0x49
820016fc:	646f6d20 	strbtvs	r6, [pc], #-3360	; 82001704 <.LC7+0xc>
82001700:	73253d65 	teqvc	r5, #6464	; 0x1940
82001704:	0000000a 	andeq	r0, r0, sl

82001708 <.LC8>:
82001708:	2c514946 	mrrccs	9, 4, r4, r1, cr6
8200170c:	646f6d20 	strbtvs	r6, [pc], #-3360	; 82001714 <.LC8+0xc>
82001710:	73253d65 	teqvc	r5, #6464	; 0x1940
82001714:	0000000a 	andeq	r0, r0, sl

82001718 <.LC9>:
82001718:	00727375 	rsbseq	r7, r2, r5, ror r3

8200171c <.LC10>:
8200171c:	00716966 	rsbseq	r6, r1, r6, ror #18

82001720 <.LC11>:
82001720:	00717269 	rsbseq	r7, r1, r9, ror #4

82001724 <.LC12>:
82001724:	00637673 	rsbeq	r7, r3, r3, ror r6

82001728 <.LC13>:
82001728:	00746261 	rsbseq	r6, r4, r1, ror #4

8200172c <.LC14>:
8200172c:	00646e75 	rsbeq	r6, r4, r5, ror lr

82001730 <.LC15>:
82001730:	00737973 	rsbseq	r7, r3, r3, ror r9

82001734 <.LC16>:
82001734:	00727265 	rsbseq	r7, r2, r5, ror #4

82001738 <.LC0>:
82001738:	1b485b1b 	blne	832183ac <_end+0x1216c5c>
8200173c:	00004a5b 	andeq	r4, r0, fp, asr sl

82001740 <.LC1>:
82001740:	00005b1b 	andeq	r5, r0, fp, lsl fp

82001744 <.LC0>:
82001744:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
82001748:	0000296c 	andeq	r2, r0, ip, ror #18

Disassembly of section .bss:

8200174c <__bss_start>:
8200174c:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003841 	andeq	r3, r0, r1, asr #16
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002e 	andeq	r0, r0, lr, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	06003841 	streq	r3, [r0], -r1, asr #16
  1c:	0841070a 	stmdaeq	r1, {r1, r3, r8, r9, sl}^
  20:	0a020901 	beq	8242c <shift+0x8242c>
  24:	12010c03 	andne	r0, r1, #768	; 0x300
  28:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  2c:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  30:	1b021a01 	blne	8683c <shift+0x8683c>
  34:	44012203 	strmi	r2, [r1], #-515	; 0x203
  38:	Address 0x0000000000000038 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <shift+0x10d0d24>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
  14:	3130322d 	teqcc	r0, sp, lsr #4
  18:	31302e35 	teqcc	r0, r5, lsr lr
  1c:	2029332d 	eorcs	r3, r9, sp, lsr #6
  20:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  24:	30322033 	eorscc	r2, r2, r3, lsr r0
  28:	31303531 	teqcc	r0, r1, lsr r5
  2c:	28203331 	stmdacs	r0!, {r0, r4, r5, r8, r9, ip, sp}
  30:	72657270 	rsbvc	r7, r5, #112, 4
  34:	61656c65 	cmnvs	r5, r5, ror #24
  38:	00296573 	eoreq	r6, r9, r3, ror r5

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008e 	andeq	r0, r0, lr, lsl #1
   4:	001e0002 	andseq	r0, lr, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  20:	00532e74 	subseq	r2, r3, r4, ror lr
  24:	00000000 	andeq	r0, r0, r0
  28:	00020500 	andeq	r0, r2, r0, lsl #10
  2c:	18820000 	stmne	r2, {}	; <UNPREDICTABLE>
  30:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
  34:	2f302f2f 	svccs	0x00302f2f
  38:	30302f2f 	eorscc	r2, r0, pc, lsr #30
  3c:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
  40:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
  44:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
  48:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
  4c:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
  50:	2f302f2f 	svccs	0x00302f2f
  54:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
  58:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
  5c:	2f302f30 	svccs	0x00302f30
  60:	2f2f2ff9 	svccs	0x002f2ff9
  64:	2f2f2f2f 	svccs	0x002f2f2f
  68:	20081803 	andcs	r1, r8, r3, lsl #16
  6c:	2f2f2f31 	svccs	0x002f2f31
  70:	2f2f312f 	svccs	0x002f312f
  74:	2f312f2f 	svccs	0x00312f2f
  78:	312f2f2f 	teqcc	pc, pc, lsr #30
  7c:	2f2f2f2f 	svccs	0x002f2f2f
  80:	2f2f312f 	svccs	0x002f312f
  84:	312f2f2f 	teqcc	pc, pc, lsr #30
  88:	2f2f2f2f 	svccs	0x002f2f2f
  8c:	0018022f 	andseq	r0, r8, pc, lsr #4
  90:	007b0101 	rsbseq	r0, fp, r1, lsl #2
  94:	00020000 	andeq	r0, r2, r0
  98:	00000023 	andeq	r0, r0, r3, lsr #32
  9c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
  a0:	0101000d 	tsteq	r1, sp
  a4:	00000101 	andeq	r0, r0, r1, lsl #2
  a8:	00000100 	andeq	r0, r0, r0, lsl #2
  ac:	78650001 	stmdavc	r5!, {r0}^
  b0:	74706563 	ldrbtvc	r6, [r0], #-1379	; 0x563
  b4:	736e6f69 	cmnvc	lr, #420	; 0x1a4
  b8:	0000632e 	andeq	r6, r0, lr, lsr #6
  bc:	00000000 	andeq	r0, r0, r0
  c0:	01e00205 	mvneq	r0, r5, lsl #4
  c4:	0e038200 	cdpeq	2, 0, cr8, cr3, cr0, {0}
  c8:	bb67a201 	bllt	19e88d4 <shift+0x19e88d4>
  cc:	67676767 	strbvs	r6, [r7, -r7, ror #14]!
  d0:	67686767 	strbvs	r6, [r8, -r7, ror #14]!
  d4:	04020067 	streq	r0, [r2], #-103	; 0x67
  d8:	06660601 	strbteq	r0, [r6], -r1, lsl #12
  dc:	02004b67 	andeq	r4, r0, #105472	; 0x19c00
  e0:	66060104 	strvs	r0, [r6], -r4, lsl #2
  e4:	004b6706 	subeq	r6, fp, r6, lsl #14
  e8:	06010402 	streq	r0, [r1], -r2, lsl #8
  ec:	83670666 	cmnhi	r7, #106954752	; 0x6600000
  f0:	2f2f2f2f 	svccs	0x002f2f2f
  f4:	0402004b 	streq	r0, [r2], #-75	; 0x4b
  f8:	06660601 	strbteq	r0, [r6], -r1, lsl #12
  fc:	31484b67 	cmpcc	r8, r7, ror #22
 100:	01040200 	mrseq	r0, R12_usr
 104:	69066606 	stmdbvs	r6, {r1, r2, r9, sl, sp, lr}
 108:	2f306768 	svccs	0x00306768
 10c:	01000602 	tsteq	r0, r2, lsl #12
 110:	00006c01 	andeq	r6, r0, r1, lsl #24
 114:	21000200 	mrscs	r0, R8_usr
 118:	02000000 	andeq	r0, r0, #0
 11c:	0d0efb01 	vstreq	d15, [lr, #-4]
 120:	01010100 	mrseq	r0, (UNDEF: 17)
 124:	00000001 	andeq	r0, r0, r1
 128:	01000001 	tsteq	r0, r1
 12c:	6e616800 	cdpvs	8, 6, cr6, cr1, cr0, {0}
 130:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 134:	00632e73 	rsbeq	r2, r3, r3, ror lr
 138:	00000000 	andeq	r0, r0, r0
 13c:	74020500 	strvc	r0, [r2], #-1280	; 0x500
 140:	03820003 	orreq	r0, r2, #3
 144:	a0a40113 	adcge	r0, r4, r3, lsl r1
 148:	2108c069 	tstcs	r8, r9, rrx
 14c:	6a9f9f50 	bvs	fe7e7e94 <_end+0x7c7e6744>
 150:	5908bc68 	stmdbpl	r8, {r3, r5, r6, sl, fp, ip, sp, pc}
 154:	a09f9f50 	addsge	r9, pc, r0, asr pc	; <UNPREDICTABLE>
 158:	832308bc 	teqhi	r3, #188, 16	; 0xbc0000
 15c:	689fa150 	ldmvs	pc, {r4, r6, r8, sp, pc}	; <UNPREDICTABLE>
 160:	502108bc 	strhtpl	r0, [r1], -ip
 164:	9f50bb9f 	svcls	0x0050bb9f
 168:	4c6a4fbb 	stclmi	15, cr4, [sl], #-748	; 0xfffffd14
 16c:	67676768 	strbvs	r6, [r7, -r8, ror #14]!
 170:	67676767 	strbvs	r6, [r7, -r7, ror #14]!
 174:	67676767 	strbvs	r6, [r7, -r7, ror #14]!
 178:	4b686767 	blmi	1a19f1c <shift+0x1a19f1c>
 17c:	01000802 	tsteq	r0, r2, lsl #16
 180:	0000db01 	andeq	sp, r0, r1, lsl #22
 184:	1d000200 	sfmne	f0, 4, [r0, #-0]
 188:	02000000 	andeq	r0, r0, #0
 18c:	0d0efb01 	vstreq	d15, [lr, #-4]
 190:	01010100 	mrseq	r0, (UNDEF: 17)
 194:	00000001 	andeq	r0, r0, r1
 198:	01000001 	tsteq	r0, r1
 19c:	72617500 	rsbvc	r7, r1, #0, 10
 1a0:	00632e74 	rsbeq	r2, r3, r4, ror lr
 1a4:	00000000 	andeq	r0, r0, r0
 1a8:	c8020500 	stmdagt	r2, {r8, sl}
 1ac:	03820006 	orreq	r0, r2, #6
 1b0:	006a0118 	rsbeq	r0, sl, r8, lsl r1
 1b4:	06010402 	streq	r0, [r1], -r2, lsl #8
 1b8:	85bd062e 	ldrhi	r0, [sp, #1582]!	; 0x62e
 1bc:	6a6b2f68 	bvs	1acbf64 <shift+0x1acbf64>
 1c0:	68854dd7 	stmvs	r5, {r0, r1, r2, r4, r6, r7, r8, sl, fp, lr}
 1c4:	4d686b2f 	fstmdbxmi	r8!, {d22-d44}	;@ Deprecated
 1c8:	0402004b 	streq	r0, [r2], #-75	; 0x4b
 1cc:	00660601 	rsbeq	r0, r6, r1, lsl #12
 1d0:	66020402 	strvs	r0, [r2], -r2, lsl #8
 1d4:	03040200 	movweq	r0, #16896	; 0x4200
 1d8:	00680666 	rsbeq	r0, r8, r6, ror #12
 1dc:	06010402 	streq	r0, [r1], -r2, lsl #8
 1e0:	d7670666 	strble	r0, [r7, -r6, ror #12]!
 1e4:	01040200 	mrseq	r0, R12_usr
 1e8:	67066606 	strvs	r6, [r6, -r6, lsl #12]
 1ec:	040200d7 	streq	r0, [r2], #-215	; 0xd7
 1f0:	06660601 	strbteq	r0, [r6], -r1, lsl #12
 1f4:	2f30bb67 	svccs	0x0030bb67
 1f8:	674e836b 	strbvs	r8, [lr, -fp, ror #6]
 1fc:	01040200 	mrseq	r0, R12_usr
 200:	68066606 	stmdavs	r6, {r1, r2, r9, sl, sp, lr}
 204:	2f682f9f 	svccs	0x00682f9f
 208:	0200846b 	andeq	r8, r0, #1795162112	; 0x6b000000
 20c:	66060104 	strvs	r0, [r6], -r4, lsl #2
 210:	004d6706 	subeq	r6, sp, r6, lsl #14
 214:	06010402 	streq	r0, [r1], -r2, lsl #8
 218:	84bd062e 	ldrthi	r0, [sp], #1582	; 0x62e
 21c:	0402004d 	streq	r0, [r2], #-77	; 0x4d
 220:	062e0601 	strteq	r0, [lr], -r1, lsl #12
 224:	872f84bd 			; <UNDEFINED> instruction: 0x872f84bd
 228:	85b92f83 	ldrhi	r2, [r9, #3971]!	; 0xf83
 22c:	674b6b2f 	strbvs	r6, [fp, -pc, lsr #22]
 230:	6867a233 	stmdavs	r7!, {r0, r1, r4, r5, r9, sp, pc}^
 234:	2c02674b 	stccs	7, cr6, [r2], {75}	; 0x4b
 238:	22026713 	andcs	r6, r2, #4980736	; 0x4c0000
 23c:	142a0213 	strtne	r0, [sl], #-531	; 0x213
 240:	02674bd8 	rsbeq	r4, r7, #216, 22	; 0x36000
 244:	0267132c 	rsbeq	r1, r7, #44, 6	; 0xb0000000
 248:	2a021322 	bcs	84ed8 <shift+0x84ed8>
 24c:	6767d814 			; <UNDEFINED> instruction: 0x6767d814
 250:	4f4b674b 	svcmi	0x004b674b
 254:	a39f2fa1 	orrsge	r2, pc, #644	; 0x284
 258:	02832f69 	addeq	r2, r3, #420	; 0x1a4
 25c:	0101000a 	tsteq	r1, sl
 260:	0000013d 	andeq	r0, r0, sp, lsr r1
 264:	001e0002 	andseq	r0, lr, r2
 268:	01020000 	mrseq	r0, (UNDEF: 2)
 26c:	000d0efb 	strdeq	r0, [sp], -fp
 270:	01010101 	tsteq	r1, r1, lsl #2
 274:	01000000 	mrseq	r0, (UNDEF: 0)
 278:	00010000 	andeq	r0, r1, r0
 27c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 280:	00632e74 	rsbeq	r2, r3, r4, ror lr
 284:	00000000 	andeq	r0, r0, r0
 288:	1c020500 	cfstr32ne	mvfx0, [r2], {-0}
 28c:	0382000d 	orreq	r0, r2, #13
 290:	679f0110 			; <UNDEFINED> instruction: 0x679f0110
 294:	4f4bbc9f 	svcmi	0x004bbc9f
 298:	30674cd7 	ldrdcc	r4, [r7], #-199	; 0xffffff39	; <UNPREDICTABLE>
 29c:	03040200 	movweq	r0, #16896	; 0x4200
 2a0:	0402004b 	streq	r0, [r2], #-75	; 0x4b
 2a4:	02002d03 	andeq	r2, r0, #3, 26	; 0xc0
 2a8:	2e060104 	adfcss	f0, f6, f4
 2ac:	68676806 	stmdavs	r7!, {r1, r2, fp, sp, lr}^
 2b0:	83308367 	teqhi	r0, #-1677721599	; 0x9c000001
 2b4:	02040200 	andeq	r0, r4, #0, 4
 2b8:	0402002f 	streq	r0, [r2], #-47	; 0x2f
 2bc:	02006702 	andeq	r6, r0, #524288	; 0x80000
 2c0:	002c0204 	eoreq	r0, ip, r4, lsl #4
 2c4:	06010402 	streq	r0, [r1], -r2, lsl #8
 2c8:	006b0666 	rsbeq	r0, fp, r6, ror #12
 2cc:	2f020402 	svccs	0x00020402
 2d0:	02040200 	andeq	r0, r4, #0, 4
 2d4:	0402009f 	streq	r0, [r2], #-159	; 0x9f
 2d8:	02002c02 	andeq	r2, r0, #512	; 0x200
 2dc:	66060104 	strvs	r0, [r6], -r4, lsl #2
 2e0:	02008606 	andeq	r8, r0, #6291456	; 0x600000
 2e4:	002f0204 	eoreq	r0, pc, r4, lsl #4
 2e8:	67020402 	strvs	r0, [r2, -r2, lsl #8]
 2ec:	02040200 	andeq	r0, r4, #0, 4
 2f0:	0402002c 	streq	r0, [r2], #-44	; 0x2c
 2f4:	06660601 	strbteq	r0, [r6], -r1, lsl #12
 2f8:	d96c2f6b 	stmdble	ip!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp}^
 2fc:	4b67304b 	blmi	19cc430 <shift+0x19cc430>
 300:	0200d94b 	andeq	sp, r0, #1228800	; 0x12c000
 304:	66060104 	strvs	r0, [r6], -r4, lsl #2
 308:	02040200 	andeq	r0, r4, #0, 4
 30c:	2f670666 	svccs	0x00670666
 310:	2f4c4b69 	svccs	0x004c4b69
 314:	9f674bbb 	svcls	0x00674bbb
 318:	004b52b5 	strheq	r5, [fp], #-37	; 0xffffffdb
 31c:	06010402 	streq	r0, [r1], -r2, lsl #8
 320:	67830666 	strvs	r0, [r3, r6, ror #12]
 324:	006a842f 	rsbeq	r8, sl, pc, lsr #8
 328:	d7010402 	strle	r0, [r1, -r2, lsl #8]
 32c:	a12fa06b 	teqge	pc, fp, rrx
 330:	4b2f672f 	blmi	bd9ff4 <shift+0xbd9ff4>
 334:	2f672f67 	svccs	0x00672f67
 338:	2f302f67 	svccs	0x00302f67
 33c:	006a2c2f 	rsbeq	r2, sl, pc, lsr #24
 340:	2f030402 	svccs	0x00030402
 344:	03040200 	movweq	r0, #16896	; 0x4200
 348:	04020083 	streq	r0, [r2], #-131	; 0x83
 34c:	02006403 	andeq	r6, r0, #50331648	; 0x3000000
 350:	2e060104 	adfcss	f0, f6, f4
 354:	02040200 	andeq	r0, r4, #0, 4
 358:	676a0666 	strbvs	r0, [sl, -r6, ror #12]!
 35c:	04020083 	streq	r0, [r2], #-131	; 0x83
 360:	004a0601 	subeq	r0, sl, r1, lsl #12
 364:	4a020402 	bmi	81374 <shift+0x81374>
 368:	04040200 	streq	r0, [r4], #-512	; 0x200
 36c:	0402004a 	streq	r0, [r2], #-74	; 0x4a
 370:	30bb0604 	adcscc	r0, fp, r4, lsl #12
 374:	30ad0867 	adccc	r0, sp, r7, ror #16
 378:	30ad0867 	adccc	r0, sp, r7, ror #16
 37c:	30ad0867 	adccc	r0, sp, r7, ror #16
 380:	30ad0867 	adccc	r0, sp, r7, ror #16
 384:	d74bbb68 	strble	fp, [fp, -r8, ror #22]
 388:	4d038332 	stcmi	3, cr8, [r3, #-200]	; 0xffffff38
 38c:	0402002e 	streq	r0, [r2], #-46	; 0x2e
 390:	062e0601 	strteq	r0, [lr], -r1, lsl #12
 394:	67663603 	strbvs	r3, [r6, -r3, lsl #12]!
 398:	4b6b2f83 	blmi	1acc1ac <shift+0x1acc1ac>
 39c:	01000602 	tsteq	r0, r2, lsl #12
 3a0:	0000d701 	andeq	sp, r0, r1, lsl #14
 3a4:	9e000200 	cdpls	2, 0, cr0, cr0, cr0, {0}
 3a8:	02000000 	andeq	r0, r0, #0
 3ac:	0d0efb01 	vstreq	d15, [lr, #-4]
 3b0:	01010100 	mrseq	r0, (UNDEF: 17)
 3b4:	00000001 	andeq	r0, r0, r1
 3b8:	01000001 	tsteq	r0, r1
 3bc:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; 308 <shift+0x308>
 3c0:	75622f65 	strbvc	r2, [r2, #-3941]!	; 0xf65
 3c4:	73646c69 	cmnvc	r4, #26880	; 0x6900
 3c8:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
 3cc:	726f772f 	rsbvc	r7, pc, #12320768	; 0xbc0000
 3d0:	6170736b 	cmnvs	r0, fp, ror #6
 3d4:	422f6563 	eormi	r6, pc, #415236096	; 0x18c00000
 3d8:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
 3dc:	6c655279 	sfmvs	f5, 2, [r5], #-484	; 0xfffffe1c
 3e0:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
 3e4:	62616c2f 	rsbvs	r6, r1, #12032	; 0x2f00
 3e8:	682f6c65 	stmdavs	pc!, {r0, r2, r5, r6, sl, fp, sp, lr}	; <UNPREDICTABLE>
 3ec:	6e7a7465 	cdpvs	4, 7, cr7, cr10, cr5, {3}
 3f0:	742f7265 	strtvc	r7, [pc], #-613	; 3f8 <shift+0x3f8>
 3f4:	65677261 	strbvs	r7, [r7, #-609]!	; 0x261
 3f8:	72612f74 	rsbvc	r2, r1, #116, 30	; 0x1d0
 3fc:	61652d6d 	cmnvs	r5, sp, ror #26
 400:	732f6962 	teqvc	pc, #1605632	; 0x188000
 404:	7370616e 	cmnvc	r0, #-2147483621	; 0x8000001b
 408:	73746f68 	cmnvc	r4, #104, 30	; 0x1a0
 40c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 410:	6e696c2d 	cdpvs	12, 6, cr6, cr9, cr13, {1}
 414:	2d6f7261 	sfmcs	f7, 2, [pc, #-388]!	; 298 <shift+0x298>
 418:	2d392e34 	ldccs	14, cr2, [r9, #-208]!	; 0xffffff30
 41c:	35313032 	ldrcc	r3, [r1, #-50]!	; 0x32
 420:	2d31302e 	ldccs	0, cr3, [r1, #-184]!	; 0xffffff48
 424:	696c2f33 	stmdbvs	ip!, {r0, r1, r4, r5, r8, r9, sl, fp, sp}^
 428:	63636762 	cmnvs	r3, #25690112	; 0x1880000
 42c:	6e6f632f 	cdpvs	3, 6, cr6, cr15, cr15, {1}
 430:	2f676966 	svccs	0x00676966
 434:	006d7261 	rsbeq	r7, sp, r1, ror #4
 438:	62696c00 	rsbvs	r6, r9, #0, 24
 43c:	6e756631 	mrcvs	6, 3, r6, cr5, cr1, {1}
 440:	532e7363 	teqpl	lr, #-1946157055	; 0x8c000001
 444:	00000100 	andeq	r0, r0, r0, lsl #2
 448:	02050000 	andeq	r0, r5, #0
 44c:	82001320 	andhi	r1, r0, #32, 6	; 0x80000000
 450:	0107cf03 	tsteq	r7, r3, lsl #30
 454:	2f2f2f30 	svccs	0x002f2f30
 458:	e0032f2f 	and	r2, r3, pc, lsr #30
 45c:	a4032e7c 	strge	r2, [r3], #-3708	; 0xe7c
 460:	01d00203 	bicseq	r0, r0, r3, lsl #4
 464:	2f312f01 	svccs	0x00312f01
 468:	2f4c302f 	svccs	0x004c302f
 46c:	66160332 			; <UNDEFINED> instruction: 0x66160332
 470:	2f2f2f2f 	svccs	0x002f2f2f
 474:	022f2f2f 	eoreq	r2, pc, #47, 30	; 0xbc
 478:	01010002 	tsteq	r1, r2
 47c:	000000b4 	strheq	r0, [r0], -r4
 480:	009e0002 	addseq	r0, lr, r2
 484:	01020000 	mrseq	r0, (UNDEF: 2)
 488:	000d0efb 	strdeq	r0, [sp], -fp
 48c:	01010101 	tsteq	r1, r1, lsl #2
 490:	01000000 	mrseq	r0, (UNDEF: 0)
 494:	2f010000 	svccs	0x00010000
 498:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xf68
 49c:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
 4a0:	6c73646c 	cfldrdvs	mvd6, [r3], #-432	; 0xfffffe50
 4a4:	2f657661 	svccs	0x00657661
 4a8:	6b726f77 	blvs	1c9c28c <shift+0x1c9c28c>
 4ac:	63617073 	cmnvs	r1, #115	; 0x73
 4b0:	69422f65 	stmdbvs	r2, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 4b4:	7972616e 	ldmdbvc	r2!, {r1, r2, r3, r5, r6, r8, sp, lr}^
 4b8:	656c6552 	strbvs	r6, [ip, #-1362]!	; 0x552
 4bc:	2f657361 	svccs	0x00657361
 4c0:	6562616c 	strbvs	r6, [r2, #-364]!	; 0x16c
 4c4:	65682f6c 	strbvs	r2, [r8, #-3948]!	; 0xf6c
 4c8:	656e7a74 	strbvs	r7, [lr, #-2676]!	; 0xa74
 4cc:	61742f72 	cmnvs	r4, r2, ror pc
 4d0:	74656772 	strbtvc	r6, [r5], #-1906	; 0x772
 4d4:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 4d8:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 4dc:	6e732f69 	cdpvs	15, 7, cr2, cr3, cr9, {3}
 4e0:	68737061 	ldmdavs	r3!, {r0, r5, r6, ip, sp, lr}^
 4e4:	2f73746f 	svccs	0x0073746f
 4e8:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
 4ec:	616e696c 	cmnvs	lr, ip, ror #18
 4f0:	342d6f72 	strtcc	r6, [sp], #-3954	; 0xf72
 4f4:	322d392e 	eorcc	r3, sp, #753664	; 0xb8000
 4f8:	2e353130 	mrccs	1, 1, r3, cr5, cr0, {1}
 4fc:	332d3130 	teqcc	sp, #48, 2
 500:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 504:	2f636367 	svccs	0x00636367
 508:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
 50c:	612f6769 	teqvs	pc, r9, ror #14
 510:	00006d72 	andeq	r6, r0, r2, ror sp
 514:	3162696c 	cmncc	r2, ip, ror #18
 518:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 51c:	00532e73 	subseq	r2, r3, r3, ror lr
 520:	00000001 	andeq	r0, r0, r1
 524:	2c020500 	cfstr32cs	mvfx0, [r2], {-0}
 528:	03820015 	orreq	r0, r2, #21
 52c:	02010a96 	andeq	r0, r1, #614400	; 0x96000
 530:	01010002 	tsteq	r1, r2

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000045 	andeq	r0, r0, r5, asr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	82000000 	andhi	r0, r0, #0
  14:	820001d4 	andhi	r0, r0, #212, 2	; 0x35
  18:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  1c:	00532e74 	subseq	r2, r3, r4, ror lr
  20:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff6c <_end+0x7dffe81c>
  24:	31732f65 	cmncc	r3, r5, ror #30
  28:	30313135 	eorscc	r3, r1, r5, lsr r1
  2c:	652f3435 	strvs	r3, [pc, #-1077]!	; fffffbff <_end+0x7dffe4af>
  30:	6c2f3173 	stfvss	f3, [pc], #-460	; fffffe6c <_end+0x7dffe71c>
  34:	35306261 	ldrcc	r6, [r0, #-609]!	; 0x261
  38:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
  3c:	20534120 	subscs	r4, r3, r0, lsr #2
  40:	34322e32 	ldrtcc	r2, [r2], #-3634	; 0xe32
  44:	0100302e 	tsteq	r0, lr, lsr #32
  48:	0000ca80 	andeq	ip, r0, r0, lsl #21
  4c:	14000400 	strne	r0, [r0], #-1024	; 0x400
  50:	04000000 	streq	r0, [r0], #-0
  54:	00002301 	andeq	r2, r0, r1, lsl #6
  58:	00000100 	andeq	r0, r0, r0, lsl #2
  5c:	00bd0000 	adcseq	r0, sp, r0
  60:	01e00000 	mvneq	r0, r0
  64:	01948200 	orrseq	r8, r4, r0, lsl #4
  68:	00920000 	addseq	r0, r2, r0
  6c:	dc020000 	stcle	0, cr0, [r2], {-0}
  70:	01000000 	mrseq	r0, (UNDEF: 0)
  74:	0000840e 	andeq	r8, r0, lr, lsl #8
  78:	0001e000 	andeq	lr, r1, r0
  7c:	00019482 	andeq	r9, r1, r2, lsl #9
  80:	849c0100 	ldrhi	r0, [ip], #256	; 0x100
  84:	03000000 	movweq	r0, #0
  88:	0000008e 	andeq	r0, r0, lr, lsl #1
  8c:	00840e01 	addeq	r0, r4, r1, lsl #28
  90:	91030000 	mrsls	r0, (UNDEF: 3)
  94:	e1037f9c 			; <UNDEFINED> instruction: 0xe1037f9c
  98:	01000000 	mrseq	r0, (UNDEF: 0)
  9c:	00008b0e 	andeq	r8, r0, lr, lsl #22
  a0:	98910300 	ldmls	r1, {r8, r9}
  a4:	00d6047f 	sbcseq	r0, r6, pc, ror r4
  a8:	10010000 	andne	r0, r1, r0
  ac:	0000009e 	muleq	r0, lr, r0
  b0:	7fa49103 	svcvc	0x00a49103
  b4:	00031c05 	andeq	r1, r3, r5, lsl #24
  b8:	00001082 	andeq	r1, r0, r2, lsl #1
  bc:	00930400 	addseq	r0, r3, r0, lsl #8
  c0:	2b010000 	blcs	400c8 <shift+0x400c8>
  c4:	000000b5 	strheq	r0, [r0], -r5
  c8:	00749102 	rsbseq	r9, r4, r2, lsl #2
  cc:	05040600 	streq	r0, [r4, #-1536]	; 0x600
  d0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d4:	00910407 	addseq	r0, r1, r7, lsl #8
  d8:	04070000 	streq	r0, [r7], #-0
  dc:	00000097 	muleq	r0, r7, r0
  e0:	0f080108 	svceq	0x00080108
  e4:	09000002 	stmdbeq	r0, {r1}
  e8:	00000097 	muleq	r0, r7, r0
  ec:	000000ae 	andeq	r0, r0, lr, lsr #1
  f0:	0000ae0a 	andeq	sl, r0, sl, lsl #28
  f4:	08004f00 	stmdaeq	r0, {r8, r9, sl, fp, lr}
  f8:	001a0704 	andseq	r0, sl, r4, lsl #14
  fc:	04080000 	streq	r0, [r8], #-0
 100:	00000d07 	andeq	r0, r0, r7, lsl #26
 104:	00a60b00 	adceq	r0, r6, r0, lsl #22
 108:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
 10c:	000000b5 	strheq	r0, [r0], -r5
 110:	174c0305 	strbne	r0, [ip, -r5, lsl #6]
 114:	0f008200 	svceq	0x00008200
 118:	04000002 	streq	r0, [r0], #-2
 11c:	0000ad00 	andeq	sl, r0, r0, lsl #26
 120:	23010400 	movwcs	r0, #5120	; 0x1400
 124:	01000000 	mrseq	r0, (UNDEF: 0)
 128:	00000178 	andeq	r0, r0, r8, ror r1
 12c:	000000bd 	strheq	r0, [r0], -sp
 130:	82000374 	andhi	r0, r0, #116, 6	; 0xd0000001
 134:	00000354 	andeq	r0, r0, r4, asr r3
 138:	00000111 	andeq	r0, r0, r1, lsl r1
 13c:	0000f102 	andeq	pc, r0, r2, lsl #2
 140:	74130100 	ldrvc	r0, [r3], #-256	; 0x100
 144:	78820003 	stmvc	r2, {r0, r1}
 148:	01000000 	mrseq	r0, (UNDEF: 0)
 14c:	0000719c 	muleq	r0, ip, r1
 150:	70730300 	rsbsvc	r0, r3, r0, lsl #6
 154:	71130100 	tstvc	r3, r0, lsl #2
 158:	02000000 	andeq	r0, r0, #0
 15c:	61046c91 			; <UNDEFINED> instruction: 0x61046c91
 160:	01000001 	tsteq	r0, r1
 164:	00007713 	andeq	r7, r0, r3, lsl r7
 168:	68910200 	ldmvs	r1, {r9}
 16c:	00637005 	rsbeq	r7, r3, r5
 170:	00711a01 	rsbseq	r1, r1, r1, lsl #20
 174:	91020000 	mrsls	r0, (UNDEF: 2)
 178:	01830674 	orreq	r0, r3, r4, ror r6
 17c:	1c010000 	stcne	0, cr0, [r1], {-0}
 180:	00000077 	andeq	r0, r0, r7, ror r0
 184:	00709102 	rsbseq	r9, r0, r2, lsl #2
 188:	00770407 	rsbseq	r0, r7, r7, lsl #8
 18c:	04080000 	streq	r0, [r8], #-0
 190:	00000d07 	andeq	r0, r0, r7, lsl #26
 194:	01310200 	teqeq	r1, r0, lsl #4
 198:	2b010000 	blcs	401a0 <shift+0x401a0>
 19c:	820003ec 	andhi	r0, r0, #236, 6	; 0xb0000003
 1a0:	0000008c 	andeq	r0, r0, ip, lsl #1
 1a4:	00d89c01 	sbcseq	r9, r8, r1, lsl #24
 1a8:	73030000 	movwvc	r0, #12288	; 0x3000
 1ac:	2b010070 	blcs	40374 <shift+0x40374>
 1b0:	00000071 	andeq	r0, r0, r1, ror r0
 1b4:	04649102 	strbteq	r9, [r4], #-258	; 0x102
 1b8:	00000161 	andeq	r0, r0, r1, ror #2
 1bc:	00772b01 	rsbseq	r2, r7, r1, lsl #22
 1c0:	91020000 	mrsls	r0, (UNDEF: 2)
 1c4:	63700560 	cmnvs	r0, #96, 10	; 0x18000000
 1c8:	712d0100 	teqvc	sp, r0, lsl #2
 1cc:	02000000 	andeq	r0, r0, #0
 1d0:	83067491 	movwhi	r7, #25745	; 0x6491
 1d4:	01000001 	tsteq	r0, r1
 1d8:	0000772e 	andeq	r7, r0, lr, lsr #14
 1dc:	70910200 	addsvc	r0, r1, r0, lsl #4
 1e0:	67726105 	ldrbvs	r6, [r2, -r5, lsl #2]!
 1e4:	77320100 	ldrvc	r0, [r2, -r0, lsl #2]!
 1e8:	02000000 	andeq	r0, r0, #0
 1ec:	02006c91 	andeq	r6, r0, #37120	; 0x9100
 1f0:	0000014b 	andeq	r0, r0, fp, asr #2
 1f4:	04783c01 	ldrbteq	r3, [r8], #-3073	; 0xc01
 1f8:	00908200 	addseq	r8, r0, r0, lsl #4
 1fc:	9c010000 	stcls	0, cr0, [r1], {-0}
 200:	00000124 	andeq	r0, r0, r4, lsr #2
 204:	00707303 	rsbseq	r7, r0, r3, lsl #6
 208:	00713c01 	rsbseq	r3, r1, r1, lsl #24
 20c:	91020000 	mrsls	r0, (UNDEF: 2)
 210:	0161046c 	cmneq	r1, ip, ror #8
 214:	3c010000 	stccc	0, cr0, [r1], {-0}
 218:	00000077 	andeq	r0, r0, r7, ror r0
 21c:	05689102 	strbeq	r9, [r8, #-258]!	; 0x102
 220:	01006370 	tsteq	r0, r0, ror r3
 224:	0000713e 	andeq	r7, r0, lr, lsr r1
 228:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 22c:	00016606 	andeq	r6, r1, r6, lsl #12
 230:	713f0100 	teqvc	pc, r0, lsl #2
 234:	02000000 	andeq	r0, r0, #0
 238:	02007091 	andeq	r7, r0, #145	; 0x91
 23c:	0000010e 	andeq	r0, r0, lr, lsl #2
 240:	05084c01 	streq	r4, [r8, #-3073]	; 0xc01
 244:	00788200 	rsbseq	r8, r8, r0, lsl #4
 248:	9c010000 	stcls	0, cr0, [r1], {-0}
 24c:	00000170 	andeq	r0, r0, r0, ror r1
 250:	00707303 	rsbseq	r7, r0, r3, lsl #6
 254:	00714c01 	rsbseq	r4, r1, r1, lsl #24
 258:	91020000 	mrsls	r0, (UNDEF: 2)
 25c:	0161046c 	cmneq	r1, ip, ror #8
 260:	4c010000 	stcmi	0, cr0, [r1], {-0}
 264:	00000077 	andeq	r0, r0, r7, ror r0
 268:	05689102 	strbeq	r9, [r8, #-258]!	; 0x102
 26c:	01006370 	tsteq	r0, r0, ror r3
 270:	00007150 	andeq	r7, r0, r0, asr r1
 274:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 278:	00018306 	andeq	r8, r1, r6, lsl #6
 27c:	77510100 	ldrbvc	r0, [r1, -r0, lsl #2]
 280:	02000000 	andeq	r0, r0, #0
 284:	02007091 	andeq	r7, r0, #145	; 0x91
 288:	0000016d 	andeq	r0, r0, sp, ror #2
 28c:	05805b01 	streq	r5, [r0, #2817]	; 0xb01
 290:	00348200 	eorseq	r8, r4, r0, lsl #4
 294:	9c010000 	stcls	0, cr0, [r1], {-0}
 298:	000001a1 	andeq	r0, r0, r1, lsr #3
 29c:	00707303 	rsbseq	r7, r0, r3, lsl #6
 2a0:	00715b01 	rsbseq	r5, r1, r1, lsl #22
 2a4:	91020000 	mrsls	r0, (UNDEF: 2)
 2a8:	01610474 	smceq	4164	; 0x1044
 2ac:	5b010000 	blpl	402b4 <shift+0x402b4>
 2b0:	00000077 	andeq	r0, r0, r7, ror r0
 2b4:	00709102 	rsbseq	r9, r0, r2, lsl #2
 2b8:	0000e602 	andeq	lr, r0, r2, lsl #12
 2bc:	b4630100 	strbtlt	r0, [r3], #-256	; 0x100
 2c0:	34820005 	strcc	r0, [r2], #5
 2c4:	01000000 	mrseq	r0, (UNDEF: 0)
 2c8:	0001d29c 	muleq	r1, ip, r2
 2cc:	70730300 	rsbsvc	r0, r3, r0, lsl #6
 2d0:	71630100 	cmnvc	r3, r0, lsl #2
 2d4:	02000000 	andeq	r0, r0, #0
 2d8:	61047491 			; <UNDEFINED> instruction: 0x61047491
 2dc:	01000001 	tsteq	r0, r1
 2e0:	00007763 	andeq	r7, r0, r3, ror #14
 2e4:	70910200 	addsvc	r0, r1, r0, lsl #4
 2e8:	01200900 	teqeq	r0, r0, lsl #18
 2ec:	6a010000 	bvs	402f4 <shift+0x402f4>
 2f0:	000001fa 	strdeq	r0, [r0], -sl
 2f4:	820005e8 	andhi	r0, r0, #232, 10	; 0x3a000000
 2f8:	000000e0 	andeq	r0, r0, r0, ror #1
 2fc:	01fa9c01 	mvnseq	r9, r1, lsl #24
 300:	2c060000 	stccs	0, cr0, [r6], {-0}
 304:	01000001 	tsteq	r0, r1
 308:	0000776c 	andeq	r7, r0, ip, ror #14
 30c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 310:	00040700 	andeq	r0, r4, r0, lsl #14
 314:	08000002 	stmdaeq	r0, {r1}
 318:	020f0801 	andeq	r0, pc, #65536	; 0x10000
 31c:	a60a0000 	strge	r0, [sl], -r0
 320:	01000000 	mrseq	r0, (UNDEF: 0)
 324:	0000770e 	andeq	r7, r0, lr, lsl #14
 328:	028b0000 	addeq	r0, fp, #0
 32c:	00040000 	andeq	r0, r4, r0
 330:	00000158 	andeq	r0, r0, r8, asr r1
 334:	00230104 	eoreq	r0, r3, r4, lsl #2
 338:	14010000 	strne	r0, [r1], #-0
 33c:	c6000002 	strgt	r0, [r0], -r2
 340:	c8000001 	stmdagt	r0, {r0}
 344:	54820006 	strpl	r0, [r2], #6
 348:	81000006 	tsthi	r0, r6
 34c:	02000001 	andeq	r0, r0, #1
 350:	000001b1 			; <UNDEFINED> instruction: 0x000001b1
 354:	004b1801 	subeq	r1, fp, r1, lsl #16
 358:	06c80000 	strbeq	r0, [r8], r0
 35c:	00548200 	subseq	r8, r4, r0, lsl #4
 360:	9c010000 	stcls	0, cr0, [r1], {-0}
 364:	0000004b 	andeq	r0, r0, fp, asr #32
 368:	01006303 	tsteq	r0, r3, lsl #6
 36c:	0000521a 	andeq	r5, r0, sl, lsl r2
 370:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 374:	05040400 	streq	r0, [r4, #-1024]	; 0x400
 378:	00746e69 	rsbseq	r6, r4, r9, ror #28
 37c:	0d070405 	cfstrseq	mvf0, [r7, #-20]	; 0xffffffec
 380:	02000000 	andeq	r0, r0, #0
 384:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
 388:	004b2a01 	subeq	r2, fp, r1, lsl #20
 38c:	071c0000 	ldreq	r0, [ip, -r0]
 390:	005c8200 	subseq	r8, ip, r0, lsl #4
 394:	9c010000 	stcls	0, cr0, [r1], {-0}
 398:	0000007f 	andeq	r0, r0, pc, ror r0
 39c:	01006303 	tsteq	r0, r3, lsl #6
 3a0:	0000522c 	andeq	r5, r0, ip, lsr #4
 3a4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 3a8:	01fa0200 	mvnseq	r0, r0, lsl #4
 3ac:	3d010000 	stccc	0, cr0, [r1, #-0]
 3b0:	00000052 	andeq	r0, r0, r2, asr r0
 3b4:	82000778 	andhi	r0, r0, #120, 14	; 0x1e00000
 3b8:	000000f8 	strdeq	r0, [r0], -r8
 3bc:	00b19c01 	adcseq	r9, r1, r1, lsl #24
 3c0:	63030000 	movwvs	r0, #12288	; 0x3000
 3c4:	4b3f0100 	blmi	fc07cc <shift+0xfc07cc>
 3c8:	02000000 	andeq	r0, r0, #0
 3cc:	6e037091 	mcrvs	0, 0, r7, cr3, cr1, {4}
 3d0:	52400100 	subpl	r0, r0, #0, 2
 3d4:	02000000 	andeq	r0, r0, #0
 3d8:	02007491 	andeq	r7, r0, #-1862270976	; 0x91000000
 3dc:	00000232 	andeq	r0, r0, r2, lsr r2
 3e0:	00f15301 	rscseq	r5, r1, r1, lsl #6
 3e4:	08700000 	ldmdaeq	r0!, {}^	; <UNPREDICTABLE>
 3e8:	00708200 	rsbseq	r8, r0, r0, lsl #4
 3ec:	9c010000 	stcls	0, cr0, [r1], {-0}
 3f0:	000000f1 	strdeq	r0, [r0], -r1
 3f4:	72747306 	rsbsvc	r7, r4, #402653184	; 0x18000000
 3f8:	f1530100 			; <UNDEFINED> instruction: 0xf1530100
 3fc:	02000000 	andeq	r0, r0, #0
 400:	70036c91 	mulvc	r3, r1, ip
 404:	f1550100 			; <UNDEFINED> instruction: 0xf1550100
 408:	02000000 	andeq	r0, r0, #0
 40c:	63037491 	movwvs	r7, #13457	; 0x3491
 410:	fe560100 	cdp2	1, 5, cr0, cr6, cr0, {0}
 414:	02000000 	andeq	r0, r0, #0
 418:	07007391 			; <UNDEFINED> instruction: 0x07007391
 41c:	0000f704 	andeq	pc, r0, r4, lsl #14
 420:	08010500 	stmdaeq	r1, {r8, sl}
 424:	0000020f 	andeq	r0, r0, pc, lsl #4
 428:	06080105 	streq	r0, [r8], -r5, lsl #2
 42c:	08000002 	stmdaeq	r0, {r1}
 430:	0000023c 	andeq	r0, r0, ip, lsr r2
 434:	004b6501 	subeq	r6, fp, r1, lsl #10
 438:	08e00000 	stmiaeq	r0!, {}^	; <UNPREDICTABLE>
 43c:	00a48200 	adceq	r8, r4, r0, lsl #4
 440:	9c010000 	stcls	0, cr0, [r1], {-0}
 444:	0000012b 	andeq	r0, r0, fp, lsr #2
 448:	01006306 	tsteq	r0, r6, lsl #6
 44c:	00004b65 	andeq	r4, r0, r5, ror #22
 450:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 454:	024d0200 	subeq	r0, sp, #0, 4
 458:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
 45c:	0000004b 	andeq	r0, r0, fp, asr #32
 460:	82000984 	andhi	r0, r0, #132, 18	; 0x210000
 464:	0000004c 	andeq	r0, r0, ip, asr #32
 468:	01519c01 	cmpeq	r1, r1, lsl #24
 46c:	73060000 	movwvc	r0, #24576	; 0x6000
 470:	517e0100 	cmnpl	lr, r0, lsl #2
 474:	02000001 	andeq	r0, r0, #1
 478:	07007491 			; <UNDEFINED> instruction: 0x07007491
 47c:	00015704 	andeq	r5, r1, r4, lsl #14
 480:	00f70900 	rscseq	r0, r7, r0, lsl #18
 484:	bb0a0000 	bllt	28048c <shift+0x28048c>
 488:	01000001 	tsteq	r0, r1
 48c:	0009d088 	andeq	sp, r9, r8, lsl #1
 490:	00001882 	andeq	r1, r0, r2, lsl #17
 494:	0b9c0100 	bleq	fe70089c <_end+0x7c6ff14c>
 498:	0000021b 	andeq	r0, r0, fp, lsl r2
 49c:	09e88f01 	stmibeq	r8!, {r0, r8, r9, sl, fp, pc}^
 4a0:	02c08200 	sbceq	r8, r0, #0, 4
 4a4:	9c010000 	stcls	0, cr0, [r1], {-0}
 4a8:	000001c1 	andeq	r0, r0, r1, asr #3
 4ac:	01007806 	tsteq	r0, r6, lsl #16
 4b0:	00004b8f 	andeq	r4, r0, pc, lsl #23
 4b4:	64910200 	ldrvs	r0, [r1], #512	; 0x200
 4b8:	01007906 	tsteq	r0, r6, lsl #18
 4bc:	00004b8f 	andeq	r4, r0, pc, lsl #23
 4c0:	60910200 	addsvs	r0, r1, r0, lsl #4
 4c4:	01006903 	tsteq	r0, r3, lsl #18
 4c8:	00004b91 	muleq	r0, r1, fp
 4cc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 4d0:	00787803 	rsbseq	r7, r8, r3, lsl #16
 4d4:	01c19201 	biceq	r9, r1, r1, lsl #4
 4d8:	91020000 	mrsls	r0, (UNDEF: 2)
 4dc:	79790370 	ldmdbvc	r9!, {r4, r5, r6, r8, r9}^
 4e0:	c1920100 	orrsgt	r0, r2, r0, lsl #2
 4e4:	02000001 	andeq	r0, r0, #1
 4e8:	0c006c91 	stceq	12, cr6, [r0], {145}	; 0x91
 4ec:	000000f7 	strdeq	r0, [r0], -r7
 4f0:	000001d1 	ldrdeq	r0, [r0], -r1
 4f4:	0001d10d 	andeq	sp, r1, sp, lsl #2
 4f8:	05000300 	streq	r0, [r0, #-768]	; 0x300
 4fc:	001a0704 	andseq	r0, sl, r4, lsl #14
 500:	25020000 	strcs	r0, [r2, #-0]
 504:	01000002 	tsteq	r0, r2
 508:	00004bb2 			; <UNDEFINED> instruction: 0x00004bb2
 50c:	000ca800 	andeq	sl, ip, r0, lsl #16
 510:	00004082 	andeq	r4, r0, r2, lsl #1
 514:	369c0100 	ldrcc	r0, [ip], r0, lsl #2
 518:	06000002 	streq	r0, [r0], -r2
 51c:	0074756f 	rsbseq	r7, r4, pc, ror #10
 520:	00f1b201 	rscseq	fp, r1, r1, lsl #4
 524:	91020000 	mrsls	r0, (UNDEF: 2)
 528:	02460e64 	subeq	r0, r6, #100, 28	; 0x640
 52c:	b2010000 	andlt	r0, r1, #0
 530:	00000151 	andeq	r0, r0, r1, asr r1
 534:	0f749102 	svceq	0x00749102
 538:	00019910 	andeq	r9, r1, r0, lsl r9
 53c:	4bb40100 	blmi	fed00944 <_end+0x7ccff1f4>
 540:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 544:	11000002 	tstne	r0, r2
 548:	00000236 	andeq	r0, r0, r6, lsr r2
 54c:	00023c11 	andeq	r3, r2, r1, lsl ip
 550:	94120000 	ldrls	r0, [r2], #-0
 554:	01000001 	tsteq	r0, r1
 558:	00023cb6 			; <UNDEFINED> instruction: 0x00023cb6
 55c:	00540100 	subseq	r0, r4, r0, lsl #2
 560:	00f10407 	rscseq	r0, r1, r7, lsl #8
 564:	04070000 	streq	r0, [r7], #-0
 568:	0000004b 	andeq	r0, r0, fp, asr #32
 56c:	00018813 	andeq	r8, r1, r3, lsl r8
 570:	4bbc0100 	blmi	fef00978 <_end+0x7ceff228>
 574:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
 578:	3482000c 	strcc	r0, [r2], #12
 57c:	01000000 	mrseq	r0, (UNDEF: 0)
 580:	02460e9c 	subeq	r0, r6, #156, 28	; 0x9c0
 584:	bc010000 	stclt	0, cr0, [r1], {-0}
 588:	00000151 	andeq	r0, r0, r1, asr r1
 58c:	0f709102 	svceq	0x00709102
 590:	00019910 	andeq	r9, r1, r0, lsl r9
 594:	4bbe0100 	blmi	fef8099c <_end+0x7cf7f24c>
 598:	80000000 	andhi	r0, r0, r0
 59c:	11000002 	tstne	r0, r2
 5a0:	00000236 	andeq	r0, r0, r6, lsr r2
 5a4:	00023c11 	andeq	r3, r2, r1, lsl ip
 5a8:	94120000 	ldrls	r0, [r2], #-0
 5ac:	01000001 	tsteq	r0, r1
 5b0:	00023cc0 	andeq	r3, r2, r0, asr #25
 5b4:	00540100 	subseq	r0, r4, r0, lsl #2
 5b8:	0002a100 	andeq	sl, r2, r0, lsl #2
 5bc:	85000400 	strhi	r0, [r0, #-1024]	; 0x400
 5c0:	04000002 	streq	r0, [r0], #-2
 5c4:	00002301 	andeq	r2, r0, r1, lsl #6
 5c8:	02820100 	addeq	r0, r2, #0, 2
 5cc:	01c60000 	biceq	r0, r6, r0
 5d0:	0d1c0000 	ldceq	0, cr0, [ip, #-0]
 5d4:	06048200 	streq	r8, [r4], -r0, lsl #4
 5d8:	02600000 	rsbeq	r0, r0, #0
 5dc:	6e020000 	cdpvs	0, 0, cr0, cr2, cr0, {0}
 5e0:	01000002 	tsteq	r0, r2
 5e4:	000d1c10 	andeq	r1, sp, r0, lsl ip
 5e8:	00005c82 	andeq	r5, r0, r2, lsl #25
 5ec:	559c0100 	ldrpl	r0, [ip, #256]	; 0x100
 5f0:	03000000 	movweq	r0, #0
 5f4:	00727473 	rsbseq	r7, r2, r3, ror r4
 5f8:	00551001 	subseq	r1, r5, r1
 5fc:	91020000 	mrsls	r0, (UNDEF: 2)
 600:	00630374 	rsbeq	r0, r3, r4, ror r3
 604:	00681001 	rsbeq	r1, r8, r1
 608:	91020000 	mrsls	r0, (UNDEF: 2)
 60c:	04040070 	streq	r0, [r4], #-112	; 0x70
 610:	0000005b 	andeq	r0, r0, fp, asr r0
 614:	00610404 	rsbeq	r0, r1, r4, lsl #8
 618:	01050000 	mrseq	r0, (UNDEF: 5)
 61c:	00020f08 	andeq	r0, r2, r8, lsl #30
 620:	05040600 	streq	r0, [r4, #-1536]	; 0x600
 624:	00746e69 	rsbseq	r6, r4, r9, ror #28
 628:	00029d07 	andeq	r9, r2, r7, lsl #26
 62c:	681b0100 	ldmdavs	fp, {r8}
 630:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
 634:	3882000d 	stmcc	r2, {r0, r2, r3}
 638:	01000001 	tsteq	r0, r1
 63c:	0000fe9c 	muleq	r0, ip, lr
 640:	756f0300 	strbvc	r0, [pc, #-768]!	; 348 <shift+0x348>
 644:	1b010074 	blne	4081c <shift+0x4081c>
 648:	00000055 	andeq	r0, r0, r5, asr r0
 64c:	08649102 	stmdaeq	r4!, {r1, r8, ip, pc}^
 650:	0000025f 	andeq	r0, r0, pc, asr r2
 654:	00fe1b01 	rscseq	r1, lr, r1, lsl #22
 658:	91020000 	mrsls	r0, (UNDEF: 2)
 65c:	028a0860 	addeq	r0, sl, #96, 16	; 0x600000
 660:	1b010000 	blne	40668 <shift+0x40668>
 664:	00000068 	andeq	r0, r0, r8, rrx
 668:	035c9102 	cmpeq	ip, #-2147483648	; 0x80000000
 66c:	00646170 	rsbeq	r6, r4, r0, ror r1
 670:	00681b01 	rsbeq	r1, r8, r1, lsl #22
 674:	91020000 	mrsls	r0, (UNDEF: 2)
 678:	63700958 	cmnvs	r0, #88, 18	; 0x160000
 67c:	681d0100 	ldmdavs	sp, {r8}
 680:	01000000 	mrseq	r0, (UNDEF: 0)
 684:	02660a54 	rsbeq	r0, r6, #84, 20	; 0x54000
 688:	1d010000 	stcne	0, cr0, [r1, #-0]
 68c:	00000068 	andeq	r0, r0, r8, rrx
 690:	a80b5701 	stmdage	fp, {r0, r8, r9, sl, ip, lr}
 694:	5882000d 	stmpl	r2, {r0, r2, r3}
 698:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 69c:	006e656c 	rsbeq	r6, lr, ip, ror #10
 6a0:	00682001 	rsbeq	r2, r8, r1
 6a4:	55010000 	strpl	r0, [r1, #-0]
 6a8:	72747009 	rsbsvc	r7, r4, #9
 6ac:	fe210100 	cdp2	1, 2, cr0, cr1, cr0, {0}
 6b0:	01000000 	mrseq	r0, (UNDEF: 0)
 6b4:	04000056 	streq	r0, [r0], #-86	; 0x56
 6b8:	00010404 	andeq	r0, r1, r4, lsl #8
 6bc:	00610c00 	rsbeq	r0, r1, r0, lsl #24
 6c0:	90070000 	andls	r0, r7, r0
 6c4:	01000002 	tsteq	r0, r2
 6c8:	0000683f 	andeq	r6, r0, pc, lsr r8
 6cc:	000eb000 	andeq	fp, lr, r0
 6d0:	00018082 	andeq	r8, r1, r2, lsl #1
 6d4:	c89c0100 	ldmgt	ip, {r8}
 6d8:	03000001 	movweq	r0, #1
 6dc:	0074756f 	rsbseq	r7, r4, pc, ror #10
 6e0:	00553f01 	subseq	r3, r5, r1, lsl #30
 6e4:	91020000 	mrsls	r0, (UNDEF: 2)
 6e8:	0069034c 	rsbeq	r0, r9, ip, asr #6
 6ec:	00683f01 	rsbeq	r3, r8, r1, lsl #30
 6f0:	91020000 	mrsls	r0, (UNDEF: 2)
 6f4:	00620348 	rsbeq	r0, r2, r8, asr #6
 6f8:	00683f01 	rsbeq	r3, r8, r1, lsl #30
 6fc:	91020000 	mrsls	r0, (UNDEF: 2)
 700:	67730344 	ldrbvs	r0, [r3, -r4, asr #6]!
 704:	683f0100 	ldmdavs	pc!, {r8}	; <UNPREDICTABLE>
 708:	02000000 	andeq	r0, r0, #0
 70c:	8a084091 	bhi	210958 <shift+0x210958>
 710:	01000002 	tsteq	r0, r2
 714:	0000683f 	andeq	r6, r0, pc, lsr r8
 718:	00910200 	addseq	r0, r1, r0, lsl #4
 71c:	64617003 	strbtvs	r7, [r1], #-3
 720:	683f0100 	ldmdavs	pc!, {r8}	; <UNPREDICTABLE>
 724:	02000000 	andeq	r0, r0, #0
 728:	57080491 			; <UNDEFINED> instruction: 0x57080491
 72c:	01000002 	tsteq	r0, r2
 730:	00006840 	andeq	r6, r0, r0, asr #16
 734:	08910200 	ldmeq	r1, {r9}
 738:	0002780a 	andeq	r7, r2, sl, lsl #16
 73c:	c8420100 	stmdagt	r2, {r8}^
 740:	02000001 	andeq	r0, r0, #1
 744:	73095491 	movwvc	r5, #38033	; 0x9491
 748:	5b430100 	blpl	10c0b50 <shift+0x10c0b50>
 74c:	01000000 	mrseq	r0, (UNDEF: 0)
 750:	00740954 	rsbseq	r0, r4, r4, asr r9
 754:	00684401 	rsbeq	r4, r8, r1, lsl #8
 758:	56010000 	strpl	r0, [r1], -r0
 75c:	67656e09 	strbvs	r6, [r5, -r9, lsl #28]!
 760:	68440100 	stmdavs	r4, {r8}^
 764:	01000000 	mrseq	r0, (UNDEF: 0)
 768:	63700958 	cmnvs	r0, #88, 18	; 0x160000
 76c:	68440100 	stmdavs	r4, {r8}^
 770:	01000000 	mrseq	r0, (UNDEF: 0)
 774:	00750955 	rsbseq	r0, r5, r5, asr r9
 778:	01df4501 	bicseq	r4, pc, r1, lsl #10
 77c:	57010000 	strpl	r0, [r1, -r0]
 780:	00610d00 	rsbeq	r0, r1, r0, lsl #26
 784:	01d80000 	bicseq	r0, r8, r0
 788:	d80e0000 	stmdale	lr, {}	; <UNPREDICTABLE>
 78c:	0b000001 	bleq	798 <shift+0x798>
 790:	07040500 	streq	r0, [r4, -r0, lsl #10]
 794:	0000001a 	andeq	r0, r0, sl, lsl r0
 798:	0d070405 	cfstrseq	mvf0, [r7, #-20]	; 0xffffffec
 79c:	07000000 	streq	r0, [r0, -r0]
 7a0:	00000199 	muleq	r0, r9, r1
 7a4:	00686c01 	rsbeq	r6, r8, r1, lsl #24
 7a8:	10300000 	eorsne	r0, r0, r0
 7ac:	02dc8200 	sbcseq	r8, ip, #0, 4
 7b0:	9c010000 	stcls	0, cr0, [r1], {-0}
 7b4:	0000027d 	andeq	r0, r0, sp, ror r2
 7b8:	74756f03 	ldrbtvc	r6, [r5], #-3843	; 0xf03
 7bc:	556c0100 	strbpl	r0, [ip, #-256]!	; 0x100
 7c0:	02000000 	andeq	r0, r0, #0
 7c4:	94085491 	strls	r5, [r8], #-1169	; 0x491
 7c8:	01000001 	tsteq	r0, r1
 7cc:	00027d6c 	andeq	r7, r2, ip, ror #26
 7d0:	50910200 	addspl	r0, r1, r0, lsl #4
 7d4:	00028a0a 	andeq	r8, r2, sl, lsl #20
 7d8:	686e0100 	stmdavs	lr!, {r8}^
 7dc:	01000000 	mrseq	r0, (UNDEF: 0)
 7e0:	61700956 	cmnvs	r0, r6, asr r9
 7e4:	6e010064 	cdpvs	0, 0, cr0, cr1, cr4, {3}
 7e8:	00000068 	andeq	r0, r0, r8, rrx
 7ec:	70095701 	andvc	r5, r9, r1, lsl #14
 7f0:	6f010063 	svcvs	0x00010063
 7f4:	00000068 	andeq	r0, r0, r8, rrx
 7f8:	460a5501 	strmi	r5, [sl], -r1, lsl #10
 7fc:	01000002 	tsteq	r0, r2
 800:	00005b70 	andeq	r5, r0, r0, ror fp
 804:	09540100 	ldmdbeq	r4, {r8}^
 808:	00726373 	rsbseq	r6, r2, r3, ror r3
 80c:	02837101 	addeq	r7, r3, #1073741824	; 0x40000000
 810:	91020000 	mrsls	r0, (UNDEF: 2)
 814:	756f0f5c 	strbvc	r0, [pc, #-3932]!	; fffff8c0 <_end+0x7dffe170>
 818:	a4010074 	strge	r0, [r1], #-116	; 0x74
 81c:	820012bc 	andhi	r1, r0, #188, 4	; 0xc000000b
 820:	00110c0b 	andseq	r0, r1, fp, lsl #24
 824:	00004482 	andeq	r4, r0, r2, lsl #9
 828:	00730900 	rsbseq	r0, r3, r0, lsl #18
 82c:	005b8801 	subseq	r8, fp, r1, lsl #16
 830:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
 834:	04040000 	streq	r0, [r4], #-0
 838:	00000068 	andeq	r0, r0, r8, rrx
 83c:	0000610d 	andeq	r6, r0, sp, lsl #2
 840:	00029300 	andeq	r9, r2, r0, lsl #6
 844:	01d80e00 	bicseq	r0, r8, r0, lsl #28
 848:	00010000 	andeq	r0, r1, r0
 84c:	00029710 	andeq	r9, r2, r0, lsl r7
 850:	0cb00100 	ldfeqs	f0, [r0]
 854:	14820013 	strne	r0, [r2], #19
 858:	01000000 	mrseq	r0, (UNDEF: 0)
 85c:	0153009c 			; <UNDEFINED> instruction: 0x0153009c
 860:	00020000 	andeq	r0, r2, r0
 864:	00000371 	andeq	r0, r0, r1, ror r3
 868:	03a10104 			; <UNDEFINED> instruction: 0x03a10104
 86c:	13200000 	teqne	r0, #0
 870:	152c8200 	strne	r8, [ip, #-512]!	; 0x200
 874:	682f8200 	stmdavs	pc!, {r9, pc}	; <UNPREDICTABLE>
 878:	2f656d6f 	svccs	0x00656d6f
 87c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
 880:	616c7364 	cmnvs	ip, r4, ror #6
 884:	772f6576 			; <UNDEFINED> instruction: 0x772f6576
 888:	736b726f 	cmnvc	fp, #-268435450	; 0xf0000006
 88c:	65636170 	strbvs	r6, [r3, #-368]!	; 0x170
 890:	6e69422f 	cdpvs	2, 6, cr4, cr9, cr15, {1}
 894:	52797261 	rsbspl	r7, r9, #268435462	; 0x10000006
 898:	61656c65 	cmnvs	r5, r5, ror #24
 89c:	6c2f6573 	cfstr32vs	mvfx6, [pc], #-460	; 6d8 <shift+0x6d8>
 8a0:	6c656261 	sfmvs	f6, 2, [r5], #-388	; 0xfffffe7c
 8a4:	7465682f 	strbtvc	r6, [r5], #-2095	; 0x82f
 8a8:	72656e7a 	rsbvc	r6, r5, #1952	; 0x7a0
 8ac:	7261742f 	rsbvc	r7, r1, #788529152	; 0x2f000000
 8b0:	2f746567 	svccs	0x00746567
 8b4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 8b8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 8bc:	616e732f 	cmnvs	lr, pc, lsr #6
 8c0:	6f687370 	svcvs	0x00687370
 8c4:	672f7374 			; <UNDEFINED> instruction: 0x672f7374
 8c8:	6c2d6363 	stcvs	3, cr6, [sp], #-396	; 0xfffffe74
 8cc:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
 8d0:	2e342d6f 	cdpcs	13, 3, cr2, cr4, cr15, {3}
 8d4:	30322d39 	eorscc	r2, r2, r9, lsr sp
 8d8:	302e3531 	eorcc	r3, lr, r1, lsr r5
 8dc:	2f332d31 	svccs	0x00332d31
 8e0:	6762696c 	strbvs	r6, [r2, -ip, ror #18]!
 8e4:	632f6363 	teqvs	pc, #-1946157055	; 0x8c000001
 8e8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
 8ec:	72612f67 	rsbvc	r2, r1, #412	; 0x19c
 8f0:	696c2f6d 	stmdbvs	ip!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 8f4:	75663162 	strbvc	r3, [r6, #-354]!	; 0x162
 8f8:	2e73636e 	cdpcs	3, 7, cr6, cr3, cr14, {3}
 8fc:	682f0053 	stmdavs	pc!, {r0, r1, r4, r6}	; <UNPREDICTABLE>
 900:	2f656d6f 	svccs	0x00656d6f
 904:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
 908:	616c7364 	cmnvs	ip, r4, ror #6
 90c:	772f6576 			; <UNDEFINED> instruction: 0x772f6576
 910:	736b726f 	cmnvc	fp, #-268435450	; 0xf0000006
 914:	65636170 	strbvs	r6, [r3, #-368]!	; 0x170
 918:	6e69422f 	cdpvs	2, 6, cr4, cr9, cr15, {1}
 91c:	52797261 	rsbspl	r7, r9, #268435462	; 0x10000006
 920:	61656c65 	cmnvs	r5, r5, ror #24
 924:	6c2f6573 	cfstr32vs	mvfx6, [pc], #-460	; 760 <shift+0x760>
 928:	6c656261 	sfmvs	f6, 2, [r5], #-388	; 0xfffffe7c
 92c:	7465682f 	strbtvc	r6, [r5], #-2095	; 0x82f
 930:	72656e7a 	rsbvc	r6, r5, #1952	; 0x7a0
 934:	7261742f 	rsbvc	r7, r1, #788529152	; 0x2f000000
 938:	2f746567 	svccs	0x00746567
 93c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 940:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 944:	75625f2f 	strbvc	r5, [r2, #-3887]!	; 0xf2f
 948:	2f646c69 	svccs	0x00646c69
 94c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
 950:	782f7364 	stmdavc	pc!, {r2, r5, r6, r8, r9, ip, sp, lr}	; <UNPREDICTABLE>
 954:	365f3638 			; <UNDEFINED> instruction: 0x365f3638
 958:	6e752d34 	mrcvs	13, 3, r2, cr5, cr4, {1}
 95c:	776f6e6b 	strbvc	r6, [pc, -fp, ror #28]!
 960:	696c2d6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sl, fp, sp}^
 964:	2d78756e 	cfldr64cs	mvdx7, [r8, #-440]!	; 0xfffffe48
 968:	2f756e67 	svccs	0x00756e67
 96c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 970:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 974:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 978:	6e696c2d 	cdpvs	12, 6, cr6, cr9, cr13, {1}
 97c:	2d6f7261 	sfmcs	f7, 2, [pc, #-388]!	; 800 <shift+0x800>
 980:	2d392e34 	ldccs	14, cr2, [r9, #-208]!	; 0xffffff30
 984:	35313032 	ldrcc	r3, [r1, #-50]!	; 0x32
 988:	2d31302e 	ldccs	0, cr3, [r1, #-184]!	; 0xffffff48
 98c:	74732d33 	ldrbtvc	r2, [r3], #-3379	; 0xd33
 990:	32656761 	rsbcc	r6, r5, #25427968	; 0x1840000
 994:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 998:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 99c:	696c2f69 	stmdbvs	ip!, {r0, r3, r5, r6, r8, r9, sl, fp, sp}^
 9a0:	63636762 	cmnvs	r3, #25690112	; 0x1880000
 9a4:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
 9a8:	20534120 	subscs	r4, r3, r0, lsr #2
 9ac:	34322e32 	ldrtcc	r2, [r2], #-3634	; 0xe32
 9b0:	0100302e 	tsteq	r0, lr, lsr #32
 9b4:	00015380 	andeq	r5, r1, r0, lsl #7
 9b8:	85000200 	strhi	r0, [r0, #-512]	; 0x200
 9bc:	04000003 	streq	r0, [r0], #-3
 9c0:	00047c01 	andeq	r7, r4, r1, lsl #24
 9c4:	00152c00 	andseq	r2, r5, r0, lsl #24
 9c8:	00153082 	andseq	r3, r5, r2, lsl #1
 9cc:	6f682f82 	svcvs	0x00682f82
 9d0:	622f656d 	eorvs	r6, pc, #457179136	; 0x1b400000
 9d4:	646c6975 	strbtvs	r6, [ip], #-2421	; 0x975
 9d8:	76616c73 			; <UNDEFINED> instruction: 0x76616c73
 9dc:	6f772f65 	svcvs	0x00772f65
 9e0:	70736b72 	rsbsvc	r6, r3, r2, ror fp
 9e4:	2f656361 	svccs	0x00656361
 9e8:	616e6942 	cmnvs	lr, r2, asr #18
 9ec:	65527972 	ldrbvs	r7, [r2, #-2418]	; 0x972
 9f0:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 9f4:	616c2f65 	cmnvs	ip, r5, ror #30
 9f8:	2f6c6562 	svccs	0x006c6562
 9fc:	7a746568 	bvc	1d19fa4 <shift+0x1d19fa4>
 a00:	2f72656e 	svccs	0x0072656e
 a04:	67726174 			; <UNDEFINED> instruction: 0x67726174
 a08:	612f7465 	teqvs	pc, r5, ror #8
 a0c:	652d6d72 	strvs	r6, [sp, #-3442]!	; 0xd72
 a10:	2f696261 	svccs	0x00696261
 a14:	70616e73 	rsbvc	r6, r1, r3, ror lr
 a18:	746f6873 	strbtvc	r6, [pc], #-2163	; a20 <shift+0xa20>
 a1c:	63672f73 	cmnvs	r7, #460	; 0x1cc
 a20:	696c2d63 	stmdbvs	ip!, {r0, r1, r5, r6, r8, sl, fp, sp}^
 a24:	6f72616e 	svcvs	0x0072616e
 a28:	392e342d 	stmdbcc	lr!, {r0, r2, r3, r5, sl, ip, sp}
 a2c:	3130322d 	teqcc	r0, sp, lsr #4
 a30:	31302e35 	teqcc	r0, r5, lsr lr
 a34:	6c2f332d 	stcvs	3, cr3, [pc], #-180	; 988 <shift+0x988>
 a38:	63676269 	cmnvs	r7, #-1879048186	; 0x90000006
 a3c:	6f632f63 	svcvs	0x00632f63
 a40:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
 a44:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 a48:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 a4c:	6e756631 	mrcvs	6, 3, r6, cr5, cr1, {1}
 a50:	532e7363 	teqpl	lr, #-1946157055	; 0x8c000001
 a54:	6f682f00 	svcvs	0x00682f00
 a58:	622f656d 	eorvs	r6, pc, #457179136	; 0x1b400000
 a5c:	646c6975 	strbtvs	r6, [ip], #-2421	; 0x975
 a60:	76616c73 			; <UNDEFINED> instruction: 0x76616c73
 a64:	6f772f65 	svcvs	0x00772f65
 a68:	70736b72 	rsbsvc	r6, r3, r2, ror fp
 a6c:	2f656361 	svccs	0x00656361
 a70:	616e6942 	cmnvs	lr, r2, asr #18
 a74:	65527972 	ldrbvs	r7, [r2, #-2418]	; 0x972
 a78:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 a7c:	616c2f65 	cmnvs	ip, r5, ror #30
 a80:	2f6c6562 	svccs	0x006c6562
 a84:	7a746568 	bvc	1d1a02c <shift+0x1d1a02c>
 a88:	2f72656e 	svccs	0x0072656e
 a8c:	67726174 			; <UNDEFINED> instruction: 0x67726174
 a90:	612f7465 	teqvs	pc, r5, ror #8
 a94:	652d6d72 	strvs	r6, [sp, #-3442]!	; 0xd72
 a98:	2f696261 	svccs	0x00696261
 a9c:	6975625f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r9, sp, lr}^
 aa0:	622f646c 	eorvs	r6, pc, #108, 8	; 0x6c000000
 aa4:	646c6975 	strbtvs	r6, [ip], #-2421	; 0x975
 aa8:	38782f73 	ldmdacc	r8!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 aac:	34365f36 	ldrtcc	r5, [r6], #-3894	; 0xf36
 ab0:	6b6e752d 	blvs	1b9df6c <shift+0x1b9df6c>
 ab4:	6e776f6e 	cdpvs	15, 7, cr6, cr7, cr14, {3}
 ab8:	6e696c2d 	cdpvs	12, 6, cr6, cr9, cr13, {1}
 abc:	672d7875 			; <UNDEFINED> instruction: 0x672d7875
 ac0:	612f756e 	teqvs	pc, lr, ror #10
 ac4:	652d6d72 	strvs	r6, [sp, #-3442]!	; 0xd72
 ac8:	2f696261 	svccs	0x00696261
 acc:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
 ad0:	616e696c 	cmnvs	lr, ip, ror #18
 ad4:	342d6f72 	strtcc	r6, [sp], #-3954	; 0xf72
 ad8:	322d392e 	eorcc	r3, sp, #753664	; 0xb8000
 adc:	2e353130 	mrccs	1, 1, r3, cr5, cr0, {1}
 ae0:	332d3130 	teqcc	sp, #48, 2
 ae4:	6174732d 	cmnvs	r4, sp, lsr #6
 ae8:	2f326567 	svccs	0x00326567
 aec:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 af0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 af4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 af8:	00636367 	rsbeq	r6, r3, r7, ror #6
 afc:	20554e47 	subscs	r4, r5, r7, asr #28
 b00:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
 b04:	2e34322e 	cdpcs	2, 3, cr3, cr4, cr14, {1}
 b08:	80010030 	andhi	r0, r1, r0, lsr r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <shift+0x200c14>
   c:	13082508 	movwne	r2, #34056	; 0x8508
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0x101
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  2c:	0b3a0e03 	bleq	e83840 <shift+0xe83840>
  30:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  34:	01111349 	tsteq	r1, r9, asr #6
  38:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  3c:	01194296 			; <UNDEFINED> instruction: 0x01194296
  40:	03000013 	movweq	r0, #19
  44:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  48:	0b3b0b3a 	bleq	ec2d38 <shift+0xec2d38>
  4c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  50:	34040000 	strcc	r0, [r4], #-0
  54:	3a0e0300 	bcc	380c5c <shift+0x380c5c>
  58:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  5c:	00180213 	andseq	r0, r8, r3, lsl r2
  60:	010b0500 	tsteq	fp, r0, lsl #10
  64:	06120111 			; <UNDEFINED> instruction: 0x06120111
  68:	24060000 	strcs	r0, [r6], #-0
  6c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  70:	0008030b 	andeq	r0, r8, fp, lsl #6
  74:	000f0700 	andeq	r0, pc, r0, lsl #14
  78:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  7c:	24080000 	strcs	r0, [r8], #-0
  80:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  84:	000e030b 	andeq	r0, lr, fp, lsl #6
  88:	01010900 	tsteq	r1, r0, lsl #18
  8c:	13011349 	movwne	r1, #4937	; 0x1349
  90:	210a0000 	mrscs	r0, (UNDEF: 10)
  94:	2f134900 	svccs	0x00134900
  98:	0b00000b 	bleq	cc <shift+0xcc>
  9c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  a0:	0b3b0b3a 	bleq	ec2d90 <shift+0xec2d90>
  a4:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  a8:	00001802 	andeq	r1, r0, r2, lsl #16
  ac:	01110100 	tsteq	r1, r0, lsl #2
  b0:	0b130e25 	bleq	4c394c <shift+0x4c394c>
  b4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  b8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  bc:	00001710 	andeq	r1, r0, r0, lsl r7
  c0:	3f012e02 	svccc	0x00012e02
  c4:	3a0e0319 	bcc	380d30 <shift+0x380d30>
  c8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  cc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  d0:	96184006 	ldrls	r4, [r8], -r6
  d4:	13011942 	movwne	r1, #6466	; 0x1942
  d8:	05030000 	streq	r0, [r3, #-0]
  dc:	3a080300 	bcc	200ce4 <shift+0x200ce4>
  e0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e4:	00180213 	andseq	r0, r8, r3, lsl r2
  e8:	00050400 	andeq	r0, r5, r0, lsl #8
  ec:	0b3a0e03 	bleq	e83900 <shift+0xe83900>
  f0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  f4:	00001802 	andeq	r1, r0, r2, lsl #16
  f8:	03003405 	movweq	r3, #1029	; 0x405
  fc:	3b0b3a08 	blcc	2ce924 <shift+0x2ce924>
 100:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 104:	06000018 			; <UNDEFINED> instruction: 0x06000018
 108:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 10c:	0b3b0b3a 	bleq	ec2dfc <shift+0xec2dfc>
 110:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 114:	0f070000 	svceq	0x00070000
 118:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 11c:	08000013 	stmdaeq	r0, {r0, r1, r4}
 120:	0b0b0024 	bleq	2c01b8 <shift+0x2c01b8>
 124:	0e030b3e 	vmoveq.16	d3[0], r0
 128:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
 12c:	03193f01 	tsteq	r9, #1, 30
 130:	3b0b3a0e 	blcc	2ce970 <shift+0x2ce970>
 134:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 138:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 13c:	97184006 	ldrls	r4, [r8, -r6]
 140:	13011942 	movwne	r1, #6466	; 0x1942
 144:	340a0000 	strcc	r0, [sl], #-0
 148:	3a0e0300 	bcc	380d50 <shift+0x380d50>
 14c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 150:	3c193f13 	ldccc	15, cr3, [r9], {19}
 154:	00000019 	andeq	r0, r0, r9, lsl r0
 158:	25011101 	strcs	r1, [r1, #-257]	; 0x101
 15c:	030b130e 	movweq	r1, #45838	; 0xb30e
 160:	110e1b0e 	tstne	lr, lr, lsl #22
 164:	10061201 	andne	r1, r6, r1, lsl #4
 168:	02000017 	andeq	r0, r0, #23
 16c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 170:	0b3a0e03 	bleq	e83984 <shift+0xe83984>
 174:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 178:	01111349 	tsteq	r1, r9, asr #6
 17c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 180:	01194296 			; <UNDEFINED> instruction: 0x01194296
 184:	03000013 	movweq	r0, #19
 188:	08030034 	stmdaeq	r3, {r2, r4, r5}
 18c:	0b3b0b3a 	bleq	ec2e7c <shift+0xec2e7c>
 190:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 194:	24040000 	strcs	r0, [r4], #-0
 198:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 19c:	0008030b 	andeq	r0, r8, fp, lsl #6
 1a0:	00240500 	eoreq	r0, r4, r0, lsl #10
 1a4:	0b3e0b0b 	bleq	f82dd8 <shift+0xf82dd8>
 1a8:	00000e03 	andeq	r0, r0, r3, lsl #28
 1ac:	03000506 	movweq	r0, #1286	; 0x506
 1b0:	3b0b3a08 	blcc	2ce9d8 <shift+0x2ce9d8>
 1b4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 1b8:	07000018 	smladeq	r0, r8, r0, r0
 1bc:	0b0b000f 	bleq	2c0200 <shift+0x2c0200>
 1c0:	00001349 	andeq	r1, r0, r9, asr #6
 1c4:	3f012e08 	svccc	0x00012e08
 1c8:	3a0e0319 	bcc	380e34 <shift+0x380e34>
 1cc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 1d0:	11134919 	tstne	r3, r9, lsl r9
 1d4:	40061201 	andmi	r1, r6, r1, lsl #4
 1d8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 1dc:	00001301 	andeq	r1, r0, r1, lsl #6
 1e0:	49002609 	stmdbmi	r0, {r0, r3, r9, sl, sp}
 1e4:	0a000013 	beq	238 <shift+0x238>
 1e8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 1ec:	0b3a0e03 	bleq	e83a00 <shift+0xe83a00>
 1f0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 1f4:	06120111 			; <UNDEFINED> instruction: 0x06120111
 1f8:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 1fc:	0b000019 	bleq	268 <shift+0x268>
 200:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 204:	0b3a0e03 	bleq	e83a18 <shift+0xe83a18>
 208:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 20c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 210:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 214:	00130119 	andseq	r0, r3, r9, lsl r1
 218:	01010c00 	tsteq	r1, r0, lsl #24
 21c:	13011349 	movwne	r1, #4937	; 0x1349
 220:	210d0000 	mrscs	r0, (UNDEF: 13)
 224:	2f134900 	svccs	0x00134900
 228:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
 22c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 230:	0b3b0b3a 	bleq	ec2f20 <shift+0xec2f20>
 234:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 238:	180f0000 	stmdane	pc, {}	; <UNPREDICTABLE>
 23c:	10000000 	andne	r0, r0, r0
 240:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 244:	0b3a0e03 	bleq	e83a58 <shift+0xe83a58>
 248:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 24c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
 250:	00001301 	andeq	r1, r0, r1, lsl #6
 254:	49000511 	stmdbmi	r0, {r0, r4, r8, sl}
 258:	12000013 	andne	r0, r0, #19
 25c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 260:	0b3b0b3a 	bleq	ec2f50 <shift+0xec2f50>
 264:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 268:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
 26c:	03193f01 	tsteq	r9, #1, 30
 270:	3b0b3a0e 	blcc	2ceab0 <shift+0x2ceab0>
 274:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 278:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 27c:	96184006 	ldrls	r4, [r8], -r6
 280:	00001942 	andeq	r1, r0, r2, asr #18
 284:	01110100 	tsteq	r1, r0, lsl #2
 288:	0b130e25 	bleq	4c3b24 <shift+0x4c3b24>
 28c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 290:	06120111 			; <UNDEFINED> instruction: 0x06120111
 294:	00001710 	andeq	r1, r0, r0, lsl r7
 298:	3f012e02 	svccc	0x00012e02
 29c:	3a0e0319 	bcc	380f08 <shift+0x380f08>
 2a0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 2a4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 2a8:	96184006 	ldrls	r4, [r8], -r6
 2ac:	13011942 	movwne	r1, #6466	; 0x1942
 2b0:	05030000 	streq	r0, [r3, #-0]
 2b4:	3a080300 	bcc	200ebc <shift+0x200ebc>
 2b8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 2bc:	00180213 	andseq	r0, r8, r3, lsl r2
 2c0:	000f0400 	andeq	r0, pc, r0, lsl #8
 2c4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 2c8:	24050000 	strcs	r0, [r5], #-0
 2cc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 2d0:	000e030b 	andeq	r0, lr, fp, lsl #6
 2d4:	00240600 	eoreq	r0, r4, r0, lsl #12
 2d8:	0b3e0b0b 	bleq	f82f0c <shift+0xf82f0c>
 2dc:	00000803 	andeq	r0, r0, r3, lsl #16
 2e0:	3f012e07 	svccc	0x00012e07
 2e4:	3a0e0319 	bcc	380f50 <shift+0x380f50>
 2e8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 2ec:	11134919 	tstne	r3, r9, lsl r9
 2f0:	40061201 	andmi	r1, r6, r1, lsl #4
 2f4:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 2f8:	00001301 	andeq	r1, r0, r1, lsl #6
 2fc:	03000508 	movweq	r0, #1288	; 0x508
 300:	3b0b3a0e 	blcc	2ceb40 <shift+0x2ceb40>
 304:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 308:	09000018 	stmdbeq	r0, {r3, r4}
 30c:	08030034 	stmdaeq	r3, {r2, r4, r5}
 310:	0b3b0b3a 	bleq	ec3000 <shift+0xec3000>
 314:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 318:	340a0000 	strcc	r0, [sl], #-0
 31c:	3a0e0300 	bcc	380f24 <shift+0x380f24>
 320:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 324:	00180213 	andseq	r0, r8, r3, lsl r2
 328:	010b0b00 	tsteq	fp, r0, lsl #22
 32c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 330:	260c0000 	strcs	r0, [ip], -r0
 334:	00134900 	andseq	r4, r3, r0, lsl #18
 338:	01010d00 	tsteq	r1, r0, lsl #26
 33c:	13011349 	movwne	r1, #4937	; 0x1349
 340:	210e0000 	mrscs	r0, (UNDEF: 14)
 344:	2f134900 	svccs	0x00134900
 348:	0f00000b 	svceq	0x0000000b
 34c:	0803000a 	stmdaeq	r3, {r1, r3}
 350:	0b3b0b3a 	bleq	ec3040 <shift+0xec3040>
 354:	00000111 	andeq	r0, r0, r1, lsl r1
 358:	3f002e10 	svccc	0x00002e10
 35c:	3a0e0319 	bcc	380fc8 <shift+0x380fc8>
 360:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 364:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 368:	97184006 	ldrls	r4, [r8, -r6]
 36c:	00001942 	andeq	r1, r0, r2, asr #18
 370:	00110100 	andseq	r0, r1, r0, lsl #2
 374:	01110610 	tsteq	r1, r0, lsl r6
 378:	08030112 	stmdaeq	r3, {r1, r4, r8}
 37c:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
 380:	00000513 	andeq	r0, r0, r3, lsl r5
 384:	00110100 	andseq	r0, r1, r0, lsl #2
 388:	01110610 	tsteq	r1, r0, lsl r6
 38c:	08030112 	stmdaeq	r3, {r1, r4, r8}
 390:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
 394:	00000513 	andeq	r0, r0, r3, lsl r5
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	82000000 	andhi	r0, r0, #0
  14:	000001d4 	ldrdeq	r0, [r0], -r4
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00490002 	subeq	r0, r9, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	820001e0 	andhi	r0, r0, #224, 2	; 0x38
  34:	00000194 	muleq	r0, r4, r1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	01170002 	tsteq	r7, r2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	82000374 	andhi	r0, r0, #116, 6	; 0xd0000001
  54:	00000354 	andeq	r0, r0, r4, asr r3
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	032a0002 	teqeq	sl, #2
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	820006c8 	andhi	r0, r0, #200, 12	; 0xc800000
  74:	00000654 	andeq	r0, r0, r4, asr r6
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	05b90002 	ldreq	r0, [r9, #2]!
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	82000d1c 	andhi	r0, r0, #28, 26	; 0x700
  94:	00000604 	andeq	r0, r0, r4, lsl #12
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	085e0002 	ldmdaeq	lr, {r1}^
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	82001320 	andhi	r1, r0, #32, 6	; 0x80000000
  b4:	0000020c 	andeq	r0, r0, ip, lsl #4
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	09b50002 	ldmibeq	r5!, {r1}
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	8200152c 	andhi	r1, r0, #44, 10	; 0xb000000
  d4:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	65637865 	strbvs	r7, [r3, #-2149]!	; 0x865
   4:	6f697470 	svcvs	0x00697470
   8:	632e736e 	teqvs	lr, #-1207959551	; 0xb8000001
   c:	736e7500 	cmnvc	lr, #0, 10
  10:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
  14:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  18:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  1c:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
  20:	47006570 	smlsdxmi	r0, r0, r5, r6
  24:	4320554e 	teqmi	r0, #327155712	; 0x13800000
  28:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
  2c:	3220332e 	eorcc	r3, r0, #-1207959552	; 0xb8000000
  30:	30353130 	eorscc	r3, r5, r0, lsr r1
  34:	20333131 	eorscs	r3, r3, r1, lsr r1
  38:	65727028 	ldrbvs	r7, [r2, #-40]!	; 0x28
  3c:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0x572
  40:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  44:	616d2d20 	cmnvs	sp, r0, lsr #26
  48:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  4c:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0x36d
  50:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
  54:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  58:	2d203861 	stccs	8, cr3, [r0, #-388]!	; 0xfffffe7c
  5c:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0x66d
  60:	6f656e3d 	svcvs	0x00656e3d
  64:	6d2d206e 	stcvs	0, cr2, [sp, #-440]!	; 0xfffffe48
  68:	616f6c66 	cmnvs	pc, r6, ror #24
  6c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  70:	6f733d69 	svcvs	0x00733d69
  74:	70667466 	rsbvc	r7, r6, r6, ror #8
  78:	616d2d20 	cmnvs	sp, r0, lsr #26
  7c:	613d6962 	teqvs	sp, r2, ror #18
  80:	73637061 	cmnvc	r3, #97	; 0x61
  84:	6e696c2d 	cdpvs	12, 6, cr6, cr9, cr13, {1}
  88:	2d207875 	stccs	8, cr7, [r0, #-468]!	; 0xfffffe2c
  8c:	72610067 	rsbvc	r0, r1, #103	; 0x67
  90:	64006367 	strvs	r6, [r0], #-871	; 0x367
  94:	5f617461 	svcpl	0x00617461
  98:	726f6261 	rsbvc	r6, pc, #268435462	; 0x10000006
  9c:	64615f74 	strbtvs	r5, [r1], #-3956	; 0xf74
  a0:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
  a4:	72700073 	rsbsvc	r0, r0, #115	; 0x73
  a8:	74656665 	strbtvc	r6, [r5], #-1637	; 0x665
  ac:	615f6863 	cmpvs	pc, r3, ror #16
  b0:	74726f62 	ldrbtvc	r6, [r2], #-3938	; 0xf62
  b4:	5f63705f 	svcpl	0x0063705f
  b8:	65766173 	ldrbvs	r6, [r6, #-371]!	; 0x173
  bc:	6f682f00 	svcvs	0x00682f00
  c0:	732f656d 	teqvc	pc, #457179136	; 0x1b400000
  c4:	31313531 	teqcc	r1, r1, lsr r5
  c8:	2f343530 	svccs	0x00343530
  cc:	2f317365 	svccs	0x00317365
  d0:	3062616c 	rsbcc	r6, r2, ip, ror #2
  d4:	6e690035 	mcrvs	0, 3, r0, cr9, cr5, {1}
  d8:	00747570 	rsbseq	r7, r4, r0, ror r5
  dc:	6e69616d 	powvsez	f6, f1, #5.0
  e0:	67726100 	ldrbvs	r6, [r2, -r0, lsl #2]!
  e4:	61680076 	smcvs	32774	; 0x8006
  e8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
  ec:	7169665f 	cmnvc	r9, pc, asr r6
  f0:	6e616800 	cdpvs	8, 6, cr6, cr1, cr0, {0}
  f4:	5f656c64 	svcpl	0x00656c64
  f8:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xe75
  fc:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0x966
 100:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
 104:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0x473
 108:	6f697463 	svcvs	0x00697463
 10c:	6168006e 	cmnvs	r8, lr, rrx
 110:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
 114:	7461645f 	strbtvc	r6, [r1], #-1119	; 0x45f
 118:	62615f61 	rsbvs	r5, r1, #388	; 0x184
 11c:	0074726f 	rsbseq	r7, r4, pc, ror #4
 120:	5f746567 	svcpl	0x00746567
 124:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
 128:	5f746e65 	svcpl	0x00746e65
 12c:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xf6d
 130:	6e616800 	cdpvs	8, 6, cr6, cr1, cr0, {0}
 134:	5f656c64 	svcpl	0x00656c64
 138:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xf73
 13c:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0x177
 140:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
 144:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0x265
 148:	68007470 	stmdavs	r0, {r4, r5, r6, sl, ip, sp, lr}
 14c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 150:	72705f65 	rsbsvc	r5, r0, #404	; 0x194
 154:	74656665 	strbtvc	r6, [r5], #-1637	; 0x665
 158:	615f6863 	cmpvs	pc, r3, ror #16
 15c:	74726f62 	ldrbtvc	r6, [r2], #-3938	; 0xf62
 160:	73707300 	cmnvc	r0, #0, 6
 164:	656e0072 	strbvs	r0, [lr, #-114]!	; 0x72
 168:	726c5f77 	rsbvc	r5, ip, #476	; 0x1dc
 16c:	6e616800 	cdpvs	8, 6, cr6, cr1, cr0, {0}
 170:	5f656c64 	svcpl	0x00656c64
 174:	00717269 	rsbseq	r7, r1, r9, ror #4
 178:	646e6168 	strbtvs	r6, [lr], #-360	; 0x168
 17c:	7372656c 	cmnvc	r2, #108, 10	; 0x1b000000
 180:	6900632e 	stmdbvs	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
 184:	0074736e 	rsbseq	r7, r4, lr, ror #6
 188:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
 18c:	6972705f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}^
 190:	0066746e 	rsbeq	r7, r6, lr, ror #8
 194:	67726176 			; <UNDEFINED> instruction: 0x67726176
 198:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 19c:	5500746e 	strpl	r7, [r0, #-1134]	; 0x46e
 1a0:	5f545241 	svcpl	0x00545241
 1a4:	63746567 	cmnvs	r4, #432013312	; 0x19c00000
 1a8:	626f6e5f 	rsbvs	r6, pc, #1520	; 0x5f0
 1ac:	6b636f6c 	blvs	18dbf64 <shift+0x18dbf64>
 1b0:	52415500 	subpl	r5, r1, #0, 10
 1b4:	65675f54 	strbvs	r5, [r7, #-3924]!	; 0xf54
 1b8:	55006374 	strpl	r6, [r0, #-884]	; 0x374
 1bc:	5f545241 	svcpl	0x00545241
 1c0:	61656c63 	cmnvs	r5, r3, ror #24
 1c4:	682f0072 	stmdavs	pc!, {r1, r4, r5, r6}	; <UNPREDICTABLE>
 1c8:	2f656d6f 	svccs	0x00656d6f
 1cc:	69687364 	stmdbvs	r8!, {r2, r5, r6, r8, r9, ip, sp, lr}^
 1d0:	30322f6e 	eorscc	r2, r2, lr, ror #30
 1d4:	652d3631 	strvs	r3, [sp, #-1585]!	; 0x631
 1d8:	32303061 	eorscc	r3, r0, #97	; 0x61
 1dc:	73652d38 	cmnvc	r5, #56, 26	; 0xe00
 1e0:	616c2f31 	cmnvs	ip, r1, lsr pc
 1e4:	622d7362 	eorvs	r7, sp, #-2013265919	; 0x88000001
 1e8:	6c676165 	stfvse	f6, [r7], #-404	; 0xfffffe6c
 1ec:	6e6f6265 	cdpvs	2, 6, cr6, cr15, cr5, {3}
 1f0:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 1f4:	72617562 	rsbvc	r7, r1, #411041792	; 0x18800000
 1f8:	41550074 	cmpmi	r5, r4, ror r0
 1fc:	675f5452 			; <UNDEFINED> instruction: 0x675f5452
 200:	65687465 	strbvs	r7, [r8, #-1125]!	; 0x465
 204:	6e750078 	mrcvs	0, 3, r0, cr5, cr8, {3}
 208:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 20c:	63206465 	teqvs	r0, #1694498816	; 0x65000000
 210:	00726168 	rsbseq	r6, r2, r8, ror #2
 214:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
 218:	5500632e 	strpl	r6, [r0, #-814]	; 0x32e
 21c:	5f545241 	svcpl	0x00545241
 220:	6f746f67 	svcvs	0x00746f67
 224:	52415500 	subpl	r5, r1, #0, 10
 228:	70735f54 	rsbsvc	r5, r3, r4, asr pc
 22c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0x972
 230:	41550066 	cmpmi	r5, r6, rrx
 234:	675f5452 			; <UNDEFINED> instruction: 0x675f5452
 238:	00737465 	rsbseq	r7, r3, r5, ror #8
 23c:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
 240:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0x5f
 244:	6f660063 	svcvs	0x00660063
 248:	74616d72 	strbtvc	r6, [r1], #-3442	; 0xd72
 24c:	52415500 	subpl	r5, r1, #0, 10
 250:	75705f54 	ldrbvc	r5, [r0, #-3924]!	; 0xf54
 254:	6c007374 	stcvs	3, cr7, [r0], {116}	; 0x74
 258:	61627465 	cmnvs	r2, r5, ror #8
 25c:	73006573 	movwvc	r6, #1395	; 0x573
 260:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
 264:	61700067 	cmnvs	r0, r7, rrx
 268:	61686364 	cmnvs	r8, r4, ror #6
 26c:	72700072 	rsbsvc	r0, r0, #114	; 0x72
 270:	63746e69 	cmnvs	r4, #1680	; 0x690
 274:	00726168 	rsbseq	r6, r2, r8, ror #2
 278:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 27c:	75625f74 	strbvc	r5, [r2, #-3956]!	; 0xf74
 280:	72700066 	rsbsvc	r0, r0, #102	; 0x66
 284:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 288:	69770063 	ldmdbvs	r7!, {r0, r1, r5, r6}^
 28c:	00687464 	rsbeq	r7, r8, r4, ror #8
 290:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 294:	72006974 	andvc	r6, r0, #116, 18	; 0x1d0000
 298:	65736961 	ldrbvs	r6, [r3, #-2401]!	; 0x961
 29c:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 2a0:	0073746e 	rsbseq	r7, r3, lr, ror #8

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	820001e0 	andhi	r0, r0, #224, 2	; 0x38
  1c:	00000194 	muleq	r0, r4, r1
  20:	8b080e42 	blhi	203930 <shift+0x203930>
  24:	42018e02 	andmi	r8, r1, #2, 28
  28:	02040b0c 	andeq	r0, r4, #12, 22	; 0x3000
  2c:	080d0cc4 	stmdaeq	sp, {r2, r6, r7, sl, fp}
  30:	0000000c 	andeq	r0, r0, ip
  34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  38:	7c020001 	stcvc	0, cr0, [r2], {1}
  3c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	00000030 	andeq	r0, r0, r0, lsr r0
  48:	82000374 	andhi	r0, r0, #116, 6	; 0xd0000001
  4c:	00000078 	andeq	r0, r0, r8, ror r0
  50:	8b080e42 	blhi	203960 <shift+0x203960>
  54:	42018e02 	andmi	r8, r1, #2, 28
  58:	76040b0c 	strvc	r0, [r4], -ip, lsl #22
  5c:	00080d0c 	andeq	r0, r8, ip, lsl #26
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	00000030 	andeq	r0, r0, r0, lsr r0
  68:	820003ec 	andhi	r0, r0, #236, 6	; 0xb0000003
  6c:	0000008c 	andeq	r0, r0, ip, lsl #1
  70:	8b080e42 	blhi	203980 <shift+0x203980>
  74:	42018e02 	andmi	r8, r1, #2, 28
  78:	02040b0c 	andeq	r0, r4, #12, 22	; 0x3000
  7c:	080d0c40 	stmdaeq	sp, {r6, sl, fp}
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	00000030 	andeq	r0, r0, r0, lsr r0
  88:	82000478 	andhi	r0, r0, #120, 8	; 0x78000000
  8c:	00000090 	muleq	r0, r0, r0
  90:	8b080e42 	blhi	2039a0 <shift+0x2039a0>
  94:	42018e02 	andmi	r8, r1, #2, 28
  98:	02040b0c 	andeq	r0, r4, #12, 22	; 0x3000
  9c:	080d0c42 	stmdaeq	sp, {r1, r6, sl, fp}
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	00000030 	andeq	r0, r0, r0, lsr r0
  a8:	82000508 	andhi	r0, r0, #8, 10	; 0x2000000
  ac:	00000078 	andeq	r0, r0, r8, ror r0
  b0:	8b080e42 	blhi	2039c0 <shift+0x2039c0>
  b4:	42018e02 	andmi	r8, r1, #2, 28
  b8:	76040b0c 	strvc	r0, [r4], -ip, lsl #22
  bc:	00080d0c 	andeq	r0, r8, ip, lsl #26
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	00000030 	andeq	r0, r0, r0, lsr r0
  c8:	82000580 	andhi	r0, r0, #128, 10	; 0x20000000
  cc:	00000034 	andeq	r0, r0, r4, lsr r0
  d0:	8b080e42 	blhi	2039e0 <shift+0x2039e0>
  d4:	42018e02 	andmi	r8, r1, #2, 28
  d8:	54040b0c 	strpl	r0, [r4], #-2828	; 0xb0c
  dc:	00080d0c 	andeq	r0, r8, ip, lsl #26
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	00000030 	andeq	r0, r0, r0, lsr r0
  e8:	820005b4 	andhi	r0, r0, #180, 10	; 0x2d000000
  ec:	00000034 	andeq	r0, r0, r4, lsr r0
  f0:	8b080e42 	blhi	203a00 <shift+0x203a00>
  f4:	42018e02 	andmi	r8, r1, #2, 28
  f8:	54040b0c 	strpl	r0, [r4], #-2828	; 0xb0c
  fc:	00080d0c 	andeq	r0, r8, ip, lsl #26
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	00000030 	andeq	r0, r0, r0, lsr r0
 108:	820005e8 	andhi	r0, r0, #232, 10	; 0x3a000000
 10c:	000000e0 	andeq	r0, r0, r0, ror #1
 110:	8b040e42 	blhi	103a20 <shift+0x103a20>
 114:	0b0d4201 	bleq	350920 <shift+0x350920>
 118:	0d0d6802 	stceq	8, cr6, [sp, #-8]
 11c:	000ecb42 	andeq	ip, lr, r2, asr #22
 120:	0000000c 	andeq	r0, r0, ip
 124:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 128:	7c020001 	stcvc	0, cr0, [r2], {1}
 12c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 130:	0000001c 	andeq	r0, r0, ip, lsl r0
 134:	00000120 	andeq	r0, r0, r0, lsr #2
 138:	820006c8 	andhi	r0, r0, #200, 12	; 0xc800000
 13c:	00000054 	andeq	r0, r0, r4, asr r0
 140:	8b080e42 	blhi	203a50 <shift+0x203a50>
 144:	42018e02 	andmi	r8, r1, #2, 28
 148:	64040b0c 	strvs	r0, [r4], #-2828	; 0xb0c
 14c:	00080d0c 	andeq	r0, r8, ip, lsl #26
 150:	0000001c 	andeq	r0, r0, ip, lsl r0
 154:	00000120 	andeq	r0, r0, r0, lsr #2
 158:	8200071c 	andhi	r0, r0, #28, 14	; 0x700000
 15c:	0000005c 	andeq	r0, r0, ip, asr r0
 160:	8b080e42 	blhi	203a70 <shift+0x203a70>
 164:	42018e02 	andmi	r8, r1, #2, 28
 168:	68040b0c 	stmdavs	r4, {r2, r3, r8, r9, fp}
 16c:	00080d0c 	andeq	r0, r8, ip, lsl #26
 170:	0000001c 	andeq	r0, r0, ip, lsl r0
 174:	00000120 	andeq	r0, r0, r0, lsr #2
 178:	82000778 	andhi	r0, r0, #120, 14	; 0x1e00000
 17c:	000000f8 	strdeq	r0, [r0], -r8
 180:	8b080e42 	blhi	203a90 <shift+0x203a90>
 184:	42018e02 	andmi	r8, r1, #2, 28
 188:	02040b0c 	andeq	r0, r4, #12, 22	; 0x3000
 18c:	080d0c76 	stmdaeq	sp, {r1, r2, r4, r5, r6, sl, fp}
 190:	0000001c 	andeq	r0, r0, ip, lsl r0
 194:	00000120 	andeq	r0, r0, r0, lsr #2
 198:	82000870 	andhi	r0, r0, #112, 16	; 0x700000
 19c:	00000070 	andeq	r0, r0, r0, ror r0
 1a0:	8b080e42 	blhi	203ab0 <shift+0x203ab0>
 1a4:	42018e02 	andmi	r8, r1, #2, 28
 1a8:	72040b0c 	andvc	r0, r4, #12, 22	; 0x3000
 1ac:	00080d0c 	andeq	r0, r8, ip, lsl #26
 1b0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1b4:	00000120 	andeq	r0, r0, r0, lsr #2
 1b8:	820008e0 	andhi	r0, r0, #224, 16	; 0xe00000
 1bc:	000000a4 	andeq	r0, r0, r4, lsr #1
 1c0:	8b040e42 	blhi	103ad0 <shift+0x103ad0>
 1c4:	0b0d4201 	bleq	3509d0 <shift+0x3509d0>
 1c8:	0d0d4a02 	vstreq	s8, [sp, #-8]
 1cc:	000ecb42 	andeq	ip, lr, r2, asr #22
 1d0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1d4:	00000120 	andeq	r0, r0, r0, lsr #2
 1d8:	82000984 	andhi	r0, r0, #132, 18	; 0x210000
 1dc:	0000004c 	andeq	r0, r0, ip, asr #32
 1e0:	8b080e42 	blhi	203af0 <shift+0x203af0>
 1e4:	42018e02 	andmi	r8, r1, #2, 28
 1e8:	60040b0c 	andvs	r0, r4, ip, lsl #22
 1ec:	00080d0c 	andeq	r0, r8, ip, lsl #26
 1f0:	00000018 	andeq	r0, r0, r8, lsl r0
 1f4:	00000120 	andeq	r0, r0, r0, lsr #2
 1f8:	820009d0 	andhi	r0, r0, #208, 18	; 0x340000
 1fc:	00000018 	andeq	r0, r0, r8, lsl r0
 200:	8b080e42 	blhi	203b10 <shift+0x203b10>
 204:	42018e02 	andmi	r8, r1, #2, 28
 208:	00040b0c 	andeq	r0, r4, ip, lsl #22
 20c:	00000020 	andeq	r0, r0, r0, lsr #32
 210:	00000120 	andeq	r0, r0, r0, lsr #2
 214:	820009e8 	andhi	r0, r0, #232, 18	; 0x3a0000
 218:	000002c0 	andeq	r0, r0, r0, asr #5
 21c:	8b080e42 	blhi	203b2c <shift+0x203b2c>
 220:	42018e02 	andmi	r8, r1, #2, 28
 224:	03040b0c 	movweq	r0, #19212	; 0x4b0c
 228:	0d0c015a 	stfeqs	f0, [ip, #-360]	; 0xfffffe98
 22c:	00000008 	andeq	r0, r0, r8
 230:	00000034 	andeq	r0, r0, r4, lsr r0
 234:	00000120 	andeq	r0, r0, r0, lsr #2
 238:	82000ca8 	andhi	r0, r0, #168, 24	; 0xa800
 23c:	00000040 	andeq	r0, r0, r0, asr #32
 240:	810c0e42 	tsthi	ip, r2, asr #28
 244:	83028203 	movwhi	r8, #8707	; 0x2203
 248:	180e4201 	stmdane	lr, {r0, r9, lr}
 24c:	058b0684 	streq	r0, [fp, #1668]	; 0x684
 250:	0c42048e 	cfstrdeq	mvd0, [r2], {142}	; 0x8e
 254:	0c54100b 	mrrceq	0, 0, r1, r4, cr11
 258:	ce42180d 	cdpgt	8, 4, cr1, cr2, cr13, {0}
 25c:	0c0ec4cb 	cfstrseq	mvf12, [lr], {203}	; 0xcb
 260:	c1c2c342 	bicgt	ip, r2, r2, asr #6
 264:	0000000e 	andeq	r0, r0, lr
 268:	00000038 	andeq	r0, r0, r8, lsr r0
 26c:	00000120 	andeq	r0, r0, r0, lsr #2
 270:	82000ce8 	andhi	r0, r0, #232, 24	; 0xe800
 274:	00000034 	andeq	r0, r0, r4, lsr r0
 278:	80100e42 	andshi	r0, r0, r2, asr #28
 27c:	82038104 	andhi	r8, r3, #4, 2
 280:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
 284:	0884200e 	stmeq	r4, {r1, r2, r3, sp}
 288:	068b0785 	streq	r0, [fp], r5, lsl #15
 28c:	0c42058e 	cfstr64eq	mvdx0, [r2], {142}	; 0x8e
 290:	0c4e140b 	cfstrdeq	mvd1, [lr], {11}
 294:	ce42200d 	cdpgt	0, 4, cr2, cr2, cr13, {0}
 298:	0ec4c5cb 	cdpeq	5, 12, cr12, cr4, cr11, {6}
 29c:	c2c34210 	sbcgt	r4, r3, #16, 4
 2a0:	000ec0c1 	andeq	ip, lr, r1, asr #1
 2a4:	0000000c 	andeq	r0, r0, ip
 2a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 2ac:	7c020001 	stcvc	0, cr0, [r2], {1}
 2b0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 2b4:	0000001c 	andeq	r0, r0, ip, lsl r0
 2b8:	000002a4 	andeq	r0, r0, r4, lsr #5
 2bc:	82000d1c 	andhi	r0, r0, #28, 26	; 0x700
 2c0:	0000005c 	andeq	r0, r0, ip, asr r0
 2c4:	8b080e42 	blhi	203bd4 <shift+0x203bd4>
 2c8:	42018e02 	andmi	r8, r1, #2, 28
 2cc:	68040b0c 	stmdavs	r4, {r2, r3, r8, r9, fp}
 2d0:	00080d0c 	andeq	r0, r8, ip, lsl #26
 2d4:	00000024 	andeq	r0, r0, r4, lsr #32
 2d8:	000002a4 	andeq	r0, r0, r4, lsr #5
 2dc:	82000d78 	andhi	r0, r0, #120, 26	; 0x1e00
 2e0:	00000138 	andeq	r0, r0, r8, lsr r1
 2e4:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xe42
 2e8:	86058506 	strhi	r8, [r5], -r6, lsl #10
 2ec:	8b038704 	blhi	e1f04 <shift+0xe1f04>
 2f0:	42018e02 	andmi	r8, r1, #2, 28
 2f4:	02040b0c 	andeq	r0, r4, #12, 22	; 0x3000
 2f8:	180d0c96 	stmdane	sp, {r1, r2, r4, r7, sl, fp}
 2fc:	00000028 	andeq	r0, r0, r8, lsr #32
 300:	000002a4 	andeq	r0, r0, r4, lsr #5
 304:	82000eb0 	andhi	r0, r0, #176, 28	; 0xb00
 308:	00000180 	andeq	r0, r0, r0, lsl #3
 30c:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xe42
 310:	86068507 	strhi	r8, [r6], -r7, lsl #10
 314:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
 318:	8e028b03 	vmlahi.f64	d8, d2, d3
 31c:	0b0c4201 	bleq	310b28 <shift+0x310b28>
 320:	0cba0204 	lfmeq	f0, 4, [sl], #16
 324:	00001c0d 	andeq	r1, r0, sp, lsl #24
 328:	00000028 	andeq	r0, r0, r8, lsr #32
 32c:	000002a4 	andeq	r0, r0, r4, lsr #5
 330:	82001030 	andhi	r1, r0, #48	; 0x30
 334:	000002dc 	ldrdeq	r0, [r0], -ip
 338:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xe42
 33c:	86068507 	strhi	r8, [r6], -r7, lsl #10
 340:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
 344:	8e028b03 	vmlahi.f64	d8, d2, d3
 348:	0b0c4201 	bleq	310b54 <shift+0x310b54>
 34c:	01680304 	cmneq	r8, r4, lsl #6
 350:	001c0d0c 	andseq	r0, ip, ip, lsl #26
 354:	0000001c 	andeq	r0, r0, ip, lsl r0
 358:	000002a4 	andeq	r0, r0, r4, lsr #5
 35c:	8200130c 	andhi	r1, r0, #12, 6	; 0x30000000
 360:	00000014 	andeq	r0, r0, r4, lsl r0
 364:	8b040e42 	blhi	103c74 <shift+0x103c74>
 368:	0b0d4201 	bleq	350b74 <shift+0x350b74>
 36c:	420d0d42 	andmi	r0, sp, #4224	; 0x1080
 370:	00000ecb 	andeq	r0, r0, fp, asr #29
 374:	0000000c 	andeq	r0, r0, ip
 378:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 37c:	7c010001 	stcvc	0, cr0, [r1], {1}
 380:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 384:	0000000c 	andeq	r0, r0, ip
 388:	00000374 	andeq	r0, r0, r4, ror r3
 38c:	82001320 	andhi	r1, r0, #32, 6	; 0x80000000
 390:	000001ec 	andeq	r0, r0, ip, ror #3
