#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan 17 17:11:35 2024
# Process ID: 24960
# Current directory: E:/Verilog_Module/IP/Uart_RX_Core_V1_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16928 E:\Verilog_Module\IP\Uart_RX_Core_V1_1\tmp_edit_project.xpr
# Log file: E:/Verilog_Module/IP/Uart_RX_Core_V1_1/vivado.log
# Journal file: E:/Verilog_Module/IP/Uart_RX_Core_V1_1\vivado.jou
# Running On: LAPTOP-728FV7UV, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 8446 MB
#-----------------------------------------------------------
start_gui
open_project E:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Verilog_Module/IP/Uart_RX_Core/src/tb_uart_top_module.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Verilog_Module/IP/Uart_RX_Core/src/tb_uart_top_module.v
ipx::open_ipxact_file {E:\Verilog_Module\IP\Uart_RX_Core_V1_1\tmp_edit_project.srcs\sources_1\imports\Uart_RX_Core_V1_1\component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipgui::add_param -name {CLK_FRE} -component [ipx::current_core] -display_name {Clk Fre} -show_label {true} -show_range {true} -widget {}
ipgui::add_param -name {BPS} -component [ipx::current_core] -display_name {Bps} -show_label {true} -show_range {true} -widget {}
ipgui::add_param -name {IDLE_CYCLE} -component [ipx::current_core] -display_name {Idle Cycle} -show_label {true} -show_range {true} -widget {}
ipgui::add_param -name {REG_WIDTH} -component [ipx::current_core] -display_name {Reg Width} -show_label {true} -show_range {true} -widget {}
ipgui::remove_page -component [ipx::current_core] [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core]]
set_property core_revision 19 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/verilog_module
