
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.026433                       # Number of seconds simulated
sim_ticks                                 26433468000                       # Number of ticks simulated
final_tick                                26433468000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  97928                       # Simulator instruction rate (inst/s)
host_op_rate                                   191204                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               98818273                       # Simulator tick rate (ticks/s)
host_mem_usage                                 708908                       # Number of bytes of host memory used
host_seconds                                   267.50                       # Real time elapsed on the host
sim_insts                                    26195418                       # Number of instructions simulated
sim_ops                                      51146313                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  26433468000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          109568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          137344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              246912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       109568                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         109568                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1712                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2146                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3858                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4145048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            5195837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                9340886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4145048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4145048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4145048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           5195837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               9340886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1712.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2146.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                10269                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3858                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3858                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  246912                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   246912                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                193                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                363                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                386                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                370                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                271                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                295                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                239                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                264                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                262                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                248                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               169                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               191                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               189                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    26433375000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3858                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3177                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      568                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       96                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2053                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     119.146615                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     85.561740                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    163.417464                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1590     77.45%     77.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          274     13.35%     90.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           67      3.26%     94.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           28      1.36%     95.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           25      1.22%     96.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           21      1.02%     97.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            9      0.44%     98.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      0.44%     98.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           30      1.46%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2053                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       109568                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       137344                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 4145048.239602915477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 5195837.337726551108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1712                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2146                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     73938500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    599717500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     43188.38                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    279458.29                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     601318500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                673656000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    19290000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                     155862.75                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                174612.75                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          9.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       9.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.07                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.07                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1795                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  46.53                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     6851574.65                       # Average gap between requests
system.mem_ctrl.pageHitRate                     46.53                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   9224880                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   4880370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 17000340                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          1029522000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             222428250                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              87434400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       2860472040                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       2397121440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3541920240                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             10170759930                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             384.768277                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           25716085500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE     192558500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      435500000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   13200832500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   6242485250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       89149750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   6272942000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   5504940                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   2910765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10545780                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          572229840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             126492120                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              44797920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       1641132600                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       1287818400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        4764714420                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              8456298135                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             319.908766                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           26039050750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      95909000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      242060000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   19086409000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   3353689000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       56398500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   3599002500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  26433468000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 8117184                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8117184                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            826717                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3445602                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2422914                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             381294                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3445602                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2310056                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1135546                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       352420                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26433468000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     9625039                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7759551                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         17736                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1869                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  26433468000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26433468000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7235891                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          7675                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     26433468000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         52866937                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             917543                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       41865793                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     8117184                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4732970                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      50981710                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1671692                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          1                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 3337                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         62600                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          288                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   7228377                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2202                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           52801349                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.555285                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.780299                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9555000     18.10%     18.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4371555      8.28%     26.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 38874794     73.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             52801349                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.153540                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.791909                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  5113336                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               7891741                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  34688089                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4272337                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 835846                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               73687365                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               2904693                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 835846                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  9485696                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1306150                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1984                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  34437589                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6734084                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               70679542                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               1441228                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   656                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2586588                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    347                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2433197                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             5544                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            63055504                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             170870242                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        124883696                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             55877                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              45202472                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 17853032                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 44                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             39                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5942962                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             11895384                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9196938                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1297186                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           394320                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   67827263                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 988                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  57247784                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1835846                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        16681937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     29891901                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            962                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      52801349                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.084211                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.717293                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11547408     21.87%     21.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            25260098     47.84%     69.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15993843     30.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        52801349                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                17906550     76.23%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    352      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     76.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3825908     16.29%     92.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1757330      7.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            193238      0.34%      0.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              39045050     68.20%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                21631      0.04%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1684      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  840      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  473      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 306      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             10081991     17.61%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7866459     13.74%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26757      0.05%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           9337      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               57247784                       # Type of FU issued
system.cpu.iq.rate                           1.082866                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    23490182                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.410325                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          192537586                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          84385862                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     55197743                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               85359                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             131296                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        22591                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               80506595                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   38133                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3968139                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3175721                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        11177                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7607                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1678739                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          331                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          4889                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 835846                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  663517                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 47099                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            67828251                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            642205                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              11895384                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9196938                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                362                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  16458                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 22895                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7607                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         400749                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       481505                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               882254                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              55547352                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               9623740                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1700432                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     17381550                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5211589                       # Number of branches executed
system.cpu.iew.exec_stores                    7757810                       # Number of stores executed
system.cpu.iew.exec_rate                     1.050701                       # Inst execution rate
system.cpu.iew.wb_sent                       55291062                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      55220334                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  38569442                       # num instructions producing a value
system.cpu.iew.wb_consumers                  70852124                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.044515                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.544365                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        15269319                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            830088                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     51382940                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.995395                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.903053                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21070391     41.01%     41.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9478785     18.45%     59.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     20833764     40.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     51382940                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             26195418                       # Number of instructions committed
system.cpu.commit.committedOps               51146313                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       16237862                       # Number of memory references committed
system.cpu.commit.loads                       8719663                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    4989960                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      18080                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  50846401                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1855286                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       137947      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         34746005     67.93%     68.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           21506      0.04%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1645      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8711217     17.03%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7509921     14.68%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         8446      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8278      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          51146313                       # Class of committed instruction
system.cpu.commit.bw_lim_events              20833764                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     96964808                       # The number of ROB reads
system.cpu.rob.rob_writes                   134252880                       # The number of ROB writes
system.cpu.timesIdled                             758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           65588                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    26195418                       # Number of Instructions Simulated
system.cpu.committedOps                      51146313                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.018175                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.018175                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.495497                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.495497                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 97685718                       # number of integer regfile reads
system.cpu.int_regfile_writes                41870554                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     11676                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    13928                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   9238316                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7306214                       # number of cc regfile writes
system.cpu.misc_regfile_reads                26251935                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26433468000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.999619                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13011991                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251373                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.763678                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.999619                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105478221                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105478221                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26433468000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      5300009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5300009                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7460457                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7460457                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data     12760466                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12760466                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12760468                       # number of overall hits
system.cpu.dcache.overall_hits::total        12760468                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       334050                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        334050                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        58836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        58836                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data       392886                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         392886                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       392888                       # number of overall misses
system.cpu.dcache.overall_misses::total        392888                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4008776000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4008776000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1399449500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1399449500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   5408225500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5408225500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5408225500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5408225500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5634059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5634059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7519293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7519293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13153352                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13153352                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13153356                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13153356                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059291                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007825                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007825                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029870                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029870                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029870                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029870                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12000.526867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12000.526867                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23785.598953                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23785.598953                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13765.381052                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13765.381052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13765.310979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13765.310979                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        24593                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2619                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.390225                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       246875                       # number of writebacks
system.cpu.dcache.writebacks::total            246875                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       137142                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       137142                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4241                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       141383                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       141383                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       141383                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       141383                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       196908                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196908                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        54595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        54595                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       251503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       251503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       251505                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       251505                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2351560001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2351560001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1310446500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1310446500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data        23000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        23000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3662006501                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3662006501                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3662029501                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3662029501                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.034950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007261                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007261                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019121                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019121                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019121                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019121                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11942.429972                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11942.429972                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 24003.049730                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24003.049730                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14560.488348                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14560.488348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14560.464011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14560.464011                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251357                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26433468000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.794792                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7227714                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3787                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1908.559282                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.794792                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57830803                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57830803                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26433468000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      7223927                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7223927                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      7223927                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7223927                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7223927                       # number of overall hits
system.cpu.icache.overall_hits::total         7223927                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4450                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4450                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         4450                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4450                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4450                       # number of overall misses
system.cpu.icache.overall_misses::total          4450                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    217700499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    217700499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    217700499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    217700499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    217700499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    217700499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7228377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7228377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      7228377                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7228377                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7228377                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7228377                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000616                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000616                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000616                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000616                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000616                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000616                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48921.460449                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48921.460449                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48921.460449                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48921.460449                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48921.460449                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48921.460449                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1246                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.173913                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.icache.writebacks::total                 5                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          662                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          662                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          662                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          662                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          662                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          662                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3788                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3788                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         3788                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3788                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3788                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3788                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    182886499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    182886499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    182886499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    182886499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    182886499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    182886499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000524                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000524                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000524                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000524                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000524                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000524                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48280.490760                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48280.490760                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48280.490760                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48280.490760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48280.490760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48280.490760                       # average overall mshr miss latency
system.cpu.icache.replacements                   2975                       # number of replacements
system.l2bus.snoop_filter.tot_requests         509626                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       254428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests        13916                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops               10                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops           10                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  26433468000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              200650                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        246919                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              7717                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               133                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               75                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              54510                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             54510                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         200651                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        10339                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       754048                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  764387                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       229184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     31875840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 32105024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               778                       # Total snoops (count)
system.l2bus.snoopTraffic                       28032                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             255598                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.054856                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.227699                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   241577     94.51%     94.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                    14021      5.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               255598                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            748573000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             9499436                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           628473493                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  26433468000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2774.243541                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 501641                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3872                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               129.556043                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1457.280209                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1316.963332                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.355781                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.321524                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.677306                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3568                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          565                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2747                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              4017008                       # Number of tag accesses
system.l2cache.tags.data_accesses             4017008                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  26433468000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks       246880                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       246880                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data        52555                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            52555                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         1854                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data       196480                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       198334                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            1854                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          249035                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              250889                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1854                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         249035                       # number of overall hits
system.l2cache.overall_hits::total             250889                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data         1935                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1935                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1723                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          215                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1938                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1723                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2150                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3873                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1723                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2150                       # number of overall misses
system.l2cache.overall_misses::total             3873                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    683887000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    683887000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    156807000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     19348000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    176155000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    156807000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    703235000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    860042000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    156807000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    703235000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    860042000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks       246880                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       246880                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data        54490                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        54490                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3577                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       196695                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       200272                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         3577                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       251185                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          254762                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3577                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       251185                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         254762                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.035511                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.035511                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.481689                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.001093                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.009677                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.481689                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.008559                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.015202                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.481689                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.008559                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.015202                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 353429.974160                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 353429.974160                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 91008.125363                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 89990.697674                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 90895.252838                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 91008.125363                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 327086.046512                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 222060.934676                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 91008.125363                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 327086.046512                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 222060.934676                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             39                       # number of writebacks
system.l2cache.writebacks::total                   39                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1935                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1935                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1723                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          215                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1938                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1723                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2150                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3873                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1723                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2150                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3873                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    680017000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    680017000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    153363000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18918000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    172281000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    153363000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    698935000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    852298000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    153363000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    698935000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    852298000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.035511                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.035511                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.481689                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001093                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.009677                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.481689                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.008559                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.015202                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.481689                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.008559                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.015202                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 351429.974160                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 351429.974160                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 89009.286129                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87990.697674                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 88896.284830                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 89009.286129                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 325086.046512                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 220061.451072                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 89009.286129                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 325086.046512                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 220061.451072                       # average overall mshr miss latency
system.l2cache.replacements                       304                       # number of replacements
system.l3bus.snoop_filter.tot_requests           4166                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests          295                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  26433468000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1937                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty            39                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict               255                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               1935                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              1935                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1937                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         8038                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       250304                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               3872                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     3872    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 3872                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              2161000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             9680000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  26433468000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2837.173285                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   3911                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3858                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.013738                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1502.691263                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1334.482022                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.045858                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.040725                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.086584                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3858                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          566                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         3048                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.117737                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                66434                       # Number of tag accesses
system.l3cache.tags.data_accesses               66434                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  26433468000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks           39                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total           39                       # number of WritebackDirty hits
system.l3cache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total           14                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst              10                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data               4                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                  14                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst             10                       # number of overall hits
system.l3cache.overall_hits::.cpu.data              4                       # number of overall hits
system.l3cache.overall_hits::total                 14                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data         1935                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           1935                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1712                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          211                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1923                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1712                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2146                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3858                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1712                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2146                       # number of overall misses
system.l3cache.overall_misses::total             3858                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    662602000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    662602000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    137645000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16895000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    154540000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    137645000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    679497000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    817142000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    137645000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    679497000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    817142000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks           39                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total           39                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data         1935                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         1935                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1722                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          215                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1937                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1722                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         2150                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            3872                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1722                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         2150                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           3872                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.994193                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.981395                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.992772                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.994193                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.998140                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.996384                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.994193                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.998140                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.996384                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 342429.974160                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 342429.974160                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 80400.116822                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 80071.090047                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 80364.014561                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 80400.116822                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 316634.203169                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 211804.561949                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 80400.116822                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 316634.203169                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 211804.561949                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data         1935                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         1935                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1712                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          211                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1923                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1712                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2146                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3858                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1712                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2146                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3858                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    658732000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    658732000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    134221000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16473000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    150694000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    134221000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    675205000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    809426000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    134221000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    675205000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    809426000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.994193                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.981395                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.992772                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.994193                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.998140                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.996384                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.994193                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.998140                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.996384                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 340429.974160                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 340429.974160                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 78400.116822                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78071.090047                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 78364.014561                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 78400.116822                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 314634.203169                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 209804.561949                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 78400.116822                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 314634.203169                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 209804.561949                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          3858                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  26433468000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1923                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1935                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1935                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1923                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         7716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         7716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       246912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       246912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  246912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3858                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3858    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3858                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1929000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10385000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
