Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Dec  4 13:03:37 2025
| Host         : HV-laptop running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (127)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (127)
--------------------------------
 There are 127 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.206        0.000                      0                  286        0.061        0.000                      0                  286        2.000        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         
sysclk                             {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1        5.206        0.000                      0                  286        0.133        0.000                      0                  286        4.500        0.000                       0                   129  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sysclk                                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          5.206        0.000                      0                  286        0.133        0.000                      0                  286        4.500        0.000                       0                   129  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1        5.206        0.000                      0                  286        0.061        0.000                      0                  286  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0          5.206        0.000                      0                  286        0.061        0.000                      0                  286  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_design_1_clk_wiz_0_0                                     
(none)                           clk_out1_design_1_clk_wiz_0_0_1                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                           clkfbout_design_1_clk_wiz_0_0_1                                   
(none)                                                            clk_out1_design_1_clk_wiz_0_0    
(none)                                                            clk_out1_design_1_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[0]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.071     9.048    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.879    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.071     9.048    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.879    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[2]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.071     9.048    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.879    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.071     9.048    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.879    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.071     9.048    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.879    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[5]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.071     9.048    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.879    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.071     9.048    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.879    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[7]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.071     9.048    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.879    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.767ns (40.300%)  route 2.618ns (59.700%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.493     3.524    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.071     9.048    
    SLICE_X113Y85        FDRE (Setup_fdre_C_CE)      -0.205     8.843    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.767ns (40.300%)  route 2.618ns (59.700%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.493     3.524    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.071     9.048    
    SLICE_X113Y85        FDRE (Setup_fdre_C_CE)      -0.205     8.843    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  5.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_busy_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.631    -0.600    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X109Y84        FDPE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy_reg/Q
                         net (fo=3, routed)           0.067    -0.392    design_1_i/pmod_dac_ad5541a_0/U0/spi_busy
    SLICE_X109Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_busy_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.899    -0.841    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X109Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_busy_prev_reg/C
                         clock pessimism              0.240    -0.600    
    SLICE_X109Y84        FDCE (Hold_fdce_C_D)         0.075    -0.525    design_1_i/pmod_dac_ad5541a_0/U0/spi_busy_prev_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/button_debounce_0/U0/flipflop_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/button_debounce_0/U0/flipflop_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.635    -0.596    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/button_debounce_0/U0/flipflop_1_reg/Q
                         net (fo=3, routed)           0.124    -0.331    design_1_i/button_debounce_0/U0/flipflop_1
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_2_reg/C
                         clock pessimism              0.252    -0.580    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.071    -0.509    design_1_i/button_debounce_0/U0/flipflop_2_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.318    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/Q[1]
    SLICE_X112Y86        LUT3 (Prop_lut3_I2_O)        0.046    -0.272 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[1]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/C
                         clock pessimism              0.250    -0.586    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.455    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/Q
                         net (fo=1, routed)           0.093    -0.359    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg_n_0_[3]
    SLICE_X112Y86        LUT3 (Prop_lut3_I0_O)        0.099    -0.260 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[4]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.121    -0.478    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[13]/Q
                         net (fo=1, routed)           0.086    -0.386    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg_n_0_[13]
    SLICE_X113Y85        LUT3 (Prop_lut3_I0_O)        0.098    -0.288 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[14]_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[14]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.092    -0.507    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.755%)  route 0.173ns (48.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.629    -0.602    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X109Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[1]/Q
                         net (fo=8, routed)           0.173    -0.288    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg_n_0_[1]
    SLICE_X110Y82        LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles[5]
    SLICE_X110Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.900    -0.840    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X110Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[5]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.092    -0.473    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.302    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg_n_0_[10]
    SLICE_X113Y85        LUT2 (Prop_lut2_I0_O)        0.042    -0.260 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[11]_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.107    -0.492    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.226ns (61.658%)  route 0.141ns (38.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDCE (Prop_fdce_C_Q)         0.128    -0.471 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[6]/Q
                         net (fo=1, routed)           0.141    -0.331    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/Q[6]
    SLICE_X112Y86        LUT3 (Prop_lut3_I2_O)        0.098    -0.233 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[6]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/C
                         clock pessimism              0.250    -0.586    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.121    -0.465    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.685%)  route 0.174ns (48.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.631    -0.600    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X109Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/state_reg/Q
                         net (fo=30, routed)          0.174    -0.286    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/state_reg_n_0
    SLICE_X110Y83        LUT5 (Prop_lut5_I1_O)        0.045    -0.241 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[0]_i_1_n_0
    SLICE_X110Y83        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.901    -0.839    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X110Y83        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[0]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X110Y83        FDRE (Hold_fdre_C_D)         0.091    -0.473    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.300    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg_n_0_[8]
    SLICE_X113Y85        LUT2 (Prop_lut2_I0_O)        0.042    -0.258 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[9]_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[9]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.107    -0.492    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y92    design_1_i/button_debounce_0/U0/flipflop_1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_4_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y92    design_1_i/button_debounce_0/U0/pause_counter.count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y94    design_1_i/button_debounce_0/U0/pause_counter.count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y94    design_1_i/button_debounce_0/U0/pause_counter.count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y95    design_1_i/button_debounce_0/U0/pause_counter.count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y92    design_1_i/button_debounce_0/U0/flipflop_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y92    design_1_i/button_debounce_0/U0/flipflop_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_3_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_4_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_4_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y92    design_1_i/button_debounce_0/U0/pause_counter.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y92    design_1_i/button_debounce_0/U0/pause_counter.count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y92    design_1_i/button_debounce_0/U0/flipflop_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y92    design_1_i/button_debounce_0/U0/flipflop_1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_4_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_4_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y92    design_1_i/button_debounce_0/U0/pause_counter.count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y92    design_1_i/button_debounce_0/U0/pause_counter.count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[0]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[2]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[5]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[7]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.767ns (40.300%)  route 2.618ns (59.700%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.493     3.524    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X113Y85        FDRE (Setup_fdre_C_CE)      -0.205     8.842    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.767ns (40.300%)  route 2.618ns (59.700%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.493     3.524    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X113Y85        FDRE (Setup_fdre_C_CE)      -0.205     8.842    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  5.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_busy_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.631    -0.600    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X109Y84        FDPE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy_reg/Q
                         net (fo=3, routed)           0.067    -0.392    design_1_i/pmod_dac_ad5541a_0/U0/spi_busy
    SLICE_X109Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_busy_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.899    -0.841    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X109Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_busy_prev_reg/C
                         clock pessimism              0.240    -0.600    
    SLICE_X109Y84        FDCE (Hold_fdce_C_D)         0.075    -0.525    design_1_i/pmod_dac_ad5541a_0/U0/spi_busy_prev_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/button_debounce_0/U0/flipflop_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/button_debounce_0/U0/flipflop_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.635    -0.596    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/button_debounce_0/U0/flipflop_1_reg/Q
                         net (fo=3, routed)           0.124    -0.331    design_1_i/button_debounce_0/U0/flipflop_1
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_2_reg/C
                         clock pessimism              0.252    -0.580    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.071    -0.509    design_1_i/button_debounce_0/U0/flipflop_2_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.318    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/Q[1]
    SLICE_X112Y86        LUT3 (Prop_lut3_I2_O)        0.046    -0.272 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[1]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/C
                         clock pessimism              0.250    -0.586    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.455    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/Q
                         net (fo=1, routed)           0.093    -0.359    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg_n_0_[3]
    SLICE_X112Y86        LUT3 (Prop_lut3_I0_O)        0.099    -0.260 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[4]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.121    -0.478    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[13]/Q
                         net (fo=1, routed)           0.086    -0.386    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg_n_0_[13]
    SLICE_X113Y85        LUT3 (Prop_lut3_I0_O)        0.098    -0.288 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[14]_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[14]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.092    -0.507    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.755%)  route 0.173ns (48.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.629    -0.602    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X109Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[1]/Q
                         net (fo=8, routed)           0.173    -0.288    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg_n_0_[1]
    SLICE_X110Y82        LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles[5]
    SLICE_X110Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.900    -0.840    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X110Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[5]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.092    -0.473    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.302    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg_n_0_[10]
    SLICE_X113Y85        LUT2 (Prop_lut2_I0_O)        0.042    -0.260 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[11]_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.107    -0.492    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.226ns (61.658%)  route 0.141ns (38.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDCE (Prop_fdce_C_Q)         0.128    -0.471 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[6]/Q
                         net (fo=1, routed)           0.141    -0.331    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/Q[6]
    SLICE_X112Y86        LUT3 (Prop_lut3_I2_O)        0.098    -0.233 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[6]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/C
                         clock pessimism              0.250    -0.586    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.121    -0.465    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.685%)  route 0.174ns (48.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.631    -0.600    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X109Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/state_reg/Q
                         net (fo=30, routed)          0.174    -0.286    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/state_reg_n_0
    SLICE_X110Y83        LUT5 (Prop_lut5_I1_O)        0.045    -0.241 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[0]_i_1_n_0
    SLICE_X110Y83        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.901    -0.839    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X110Y83        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[0]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X110Y83        FDRE (Hold_fdre_C_D)         0.091    -0.473    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.300    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg_n_0_[8]
    SLICE_X113Y85        LUT2 (Prop_lut2_I0_O)        0.042    -0.258 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[9]_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[9]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.107    -0.492    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y92    design_1_i/button_debounce_0/U0/flipflop_1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_4_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y92    design_1_i/button_debounce_0/U0/pause_counter.count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y94    design_1_i/button_debounce_0/U0/pause_counter.count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y94    design_1_i/button_debounce_0/U0/pause_counter.count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y95    design_1_i/button_debounce_0/U0/pause_counter.count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y92    design_1_i/button_debounce_0/U0/flipflop_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y92    design_1_i/button_debounce_0/U0/flipflop_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_3_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_4_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_4_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y92    design_1_i/button_debounce_0/U0/pause_counter.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y92    design_1_i/button_debounce_0/U0/pause_counter.count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y92    design_1_i/button_debounce_0/U0/flipflop_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y92    design_1_i/button_debounce_0/U0/flipflop_1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_4_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    design_1_i/button_debounce_0/U0/flipflop_4_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y92    design_1_i/button_debounce_0/U0/pause_counter.count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y92    design_1_i/button_debounce_0/U0/pause_counter.count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[0]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[2]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[5]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[7]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.767ns (40.300%)  route 2.618ns (59.700%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.493     3.524    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X113Y85        FDRE (Setup_fdre_C_CE)      -0.205     8.842    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.767ns (40.300%)  route 2.618ns (59.700%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.493     3.524    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X113Y85        FDRE (Setup_fdre_C_CE)      -0.205     8.842    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  5.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_busy_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.631    -0.600    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X109Y84        FDPE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy_reg/Q
                         net (fo=3, routed)           0.067    -0.392    design_1_i/pmod_dac_ad5541a_0/U0/spi_busy
    SLICE_X109Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_busy_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.899    -0.841    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X109Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_busy_prev_reg/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.072    -0.529    
    SLICE_X109Y84        FDCE (Hold_fdce_C_D)         0.075    -0.454    design_1_i/pmod_dac_ad5541a_0/U0/spi_busy_prev_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/button_debounce_0/U0/flipflop_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/button_debounce_0/U0/flipflop_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.635    -0.596    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/button_debounce_0/U0/flipflop_1_reg/Q
                         net (fo=3, routed)           0.124    -0.331    design_1_i/button_debounce_0/U0/flipflop_1
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_2_reg/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.072    -0.509    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.071    -0.438    design_1_i/button_debounce_0/U0/flipflop_2_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.318    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/Q[1]
    SLICE_X112Y86        LUT3 (Prop_lut3_I2_O)        0.046    -0.272 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[1]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/C
                         clock pessimism              0.250    -0.586    
                         clock uncertainty            0.072    -0.515    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.384    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/Q
                         net (fo=1, routed)           0.093    -0.359    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg_n_0_[3]
    SLICE_X112Y86        LUT3 (Prop_lut3_I0_O)        0.099    -0.260 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[4]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.072    -0.528    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.121    -0.407    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[13]/Q
                         net (fo=1, routed)           0.086    -0.386    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg_n_0_[13]
    SLICE_X113Y85        LUT3 (Prop_lut3_I0_O)        0.098    -0.288 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[14]_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[14]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.072    -0.528    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.092    -0.436    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.755%)  route 0.173ns (48.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.629    -0.602    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X109Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[1]/Q
                         net (fo=8, routed)           0.173    -0.288    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg_n_0_[1]
    SLICE_X110Y82        LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles[5]
    SLICE_X110Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.900    -0.840    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X110Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[5]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.072    -0.494    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.092    -0.402    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.302    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg_n_0_[10]
    SLICE_X113Y85        LUT2 (Prop_lut2_I0_O)        0.042    -0.260 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[11]_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.072    -0.528    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.107    -0.421    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.226ns (61.658%)  route 0.141ns (38.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDCE (Prop_fdce_C_Q)         0.128    -0.471 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[6]/Q
                         net (fo=1, routed)           0.141    -0.331    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/Q[6]
    SLICE_X112Y86        LUT3 (Prop_lut3_I2_O)        0.098    -0.233 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[6]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/C
                         clock pessimism              0.250    -0.586    
                         clock uncertainty            0.072    -0.515    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.121    -0.394    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.685%)  route 0.174ns (48.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.631    -0.600    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X109Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/state_reg/Q
                         net (fo=30, routed)          0.174    -0.286    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/state_reg_n_0
    SLICE_X110Y83        LUT5 (Prop_lut5_I1_O)        0.045    -0.241 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[0]_i_1_n_0
    SLICE_X110Y83        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.901    -0.839    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X110Y83        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[0]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.072    -0.493    
    SLICE_X110Y83        FDRE (Hold_fdre_C_D)         0.091    -0.402    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.300    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg_n_0_[8]
    SLICE_X113Y85        LUT2 (Prop_lut2_I0_O)        0.042    -0.258 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[9]_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[9]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.072    -0.528    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.107    -0.421    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[0]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[2]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[5]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.767ns (38.986%)  route 2.765ns (61.014%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.641     3.672    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[7]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     8.878    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.767ns (40.300%)  route 2.618ns (59.700%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.493     3.524    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X113Y85        FDRE (Setup_fdre_C_CE)      -0.205     8.842    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.767ns (40.300%)  route 2.618ns (59.700%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.811     0.406    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg_n_0_[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.530    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_i_4_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.062 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.176 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.404 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=10, routed)          1.314     2.718    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy1
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.313     3.031 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[15]_i_1/O
                         net (fo=16, routed)          0.493     3.524    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.681     8.512    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/C
                         clock pessimism              0.607     9.119    
                         clock uncertainty           -0.072     9.047    
    SLICE_X113Y85        FDRE (Setup_fdre_C_CE)      -0.205     8.842    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  5.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_busy_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.631    -0.600    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X109Y84        FDPE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/busy_reg/Q
                         net (fo=3, routed)           0.067    -0.392    design_1_i/pmod_dac_ad5541a_0/U0/spi_busy
    SLICE_X109Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_busy_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.899    -0.841    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X109Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_busy_prev_reg/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.072    -0.529    
    SLICE_X109Y84        FDCE (Hold_fdce_C_D)         0.075    -0.454    design_1_i/pmod_dac_ad5541a_0/U0/spi_busy_prev_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/button_debounce_0/U0/flipflop_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/button_debounce_0/U0/flipflop_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.635    -0.596    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/button_debounce_0/U0/flipflop_1_reg/Q
                         net (fo=3, routed)           0.124    -0.331    design_1_i/button_debounce_0/U0/flipflop_1
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_2_reg/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.072    -0.509    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.071    -0.438    design_1_i/button_debounce_0/U0/flipflop_2_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.318    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/Q[1]
    SLICE_X112Y86        LUT3 (Prop_lut3_I2_O)        0.046    -0.272 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[1]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]/C
                         clock pessimism              0.250    -0.586    
                         clock uncertainty            0.072    -0.515    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.384    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[3]/Q
                         net (fo=1, routed)           0.093    -0.359    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg_n_0_[3]
    SLICE_X112Y86        LUT3 (Prop_lut3_I0_O)        0.099    -0.260 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[4]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.072    -0.528    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.121    -0.407    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[13]/Q
                         net (fo=1, routed)           0.086    -0.386    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg_n_0_[13]
    SLICE_X113Y85        LUT3 (Prop_lut3_I0_O)        0.098    -0.288 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[14]_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[14]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.072    -0.528    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.092    -0.436    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.755%)  route 0.173ns (48.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.629    -0.602    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X109Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[1]/Q
                         net (fo=8, routed)           0.173    -0.288    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg_n_0_[1]
    SLICE_X110Y82        LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles[5]
    SLICE_X110Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.900    -0.840    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X110Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[5]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.072    -0.494    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.092    -0.402    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.302    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg_n_0_[10]
    SLICE_X113Y85        LUT2 (Prop_lut2_I0_O)        0.042    -0.260 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[11]_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.072    -0.528    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.107    -0.421    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.226ns (61.658%)  route 0.141ns (38.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDCE (Prop_fdce_C_Q)         0.128    -0.471 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[6]/Q
                         net (fo=1, routed)           0.141    -0.331    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/Q[6]
    SLICE_X112Y86        LUT3 (Prop_lut3_I2_O)        0.098    -0.233 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[6]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]/C
                         clock pessimism              0.250    -0.586    
                         clock uncertainty            0.072    -0.515    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.121    -0.394    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.685%)  route 0.174ns (48.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.631    -0.600    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X109Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/state_reg/Q
                         net (fo=30, routed)          0.174    -0.286    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/state_reg_n_0
    SLICE_X110Y83        LUT5 (Prop_lut5_I1_O)        0.045    -0.241 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[0]_i_1_n_0
    SLICE_X110Y83        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.901    -0.839    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X110Y83        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[0]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.072    -0.493    
    SLICE_X110Y83        FDRE (Hold_fdre_C_D)         0.091    -0.402    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.300    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg_n_0_[8]
    SLICE_X113Y85        LUT2 (Prop_lut2_I0_O)        0.042    -0.258 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer[9]_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X113Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[9]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.072    -0.528    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.107    -0.421    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.162    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/mosi_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.188ns  (logic 4.215ns (58.643%)  route 2.973ns (41.357%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.855    -0.861    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X108Y83        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/mosi_tristate_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.518    -0.343 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/mosi_tristate_oe_reg/Q
                         net (fo=2, routed)           0.671     0.328    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/mosi_tristate_oe_reg_n_0
    SLICE_X108Y82        LUT2 (Prop_lut2_I0_O)        0.124     0.452 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/mosi_INST_0/O
                         net (fo=1, routed)           2.302     2.753    ja1_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573     6.327 r  ja1_OBUF_inst/O
                         net (fo=0)                   0.000     6.327    ja1
    Y19                                                               r  ja1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 4.097ns (64.082%)  route 2.297ns (35.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X108Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDCE (Prop_fdce_C_Q)         0.518    -0.344 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/ss_n_reg[0]/Q
                         net (fo=1, routed)           2.297     1.952    ja0_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         3.579     5.532 r  ja0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.532    ja0[0]
    Y18                                                               r  ja0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.003ns  (logic 4.140ns (68.962%)  route 1.863ns (31.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.518    -0.342 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           1.863     1.521    ja3_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.622     5.142 r  ja3_OBUF_inst/O
                         net (fo=0)                   0.000     5.142    ja3
    Y17                                                               r  ja3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.660ns  (logic 3.986ns (70.418%)  route 1.674ns (29.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.861    -0.855    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X110Y87        FDPE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDPE (Prop_fdpe_C_Q)         0.456    -0.399 r  design_1_i/pmod_dac_ad5541a_0/U0/busy_reg/Q
                         net (fo=2, routed)           1.674     1.275    led0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530     4.805 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     4.805    led0
    R14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.372ns (80.070%)  route 0.341ns (19.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X110Y87        FDPE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDPE (Prop_fdpe_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a_0/U0/busy_reg/Q
                         net (fo=2, routed)           0.341    -0.116    led0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     1.115 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     1.115    led0
    R14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.486ns (78.035%)  route 0.418ns (21.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.630    -0.601    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           0.418    -0.019    ja3_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.322     1.302 r  ja3_OBUF_inst/O
                         net (fo=0)                   0.000     1.302    ja3
    Y17                                                               r  ja3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.444ns (70.243%)  route 0.612ns (29.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.629    -0.602    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X108Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/ss_n_reg[0]/Q
                         net (fo=1, routed)           0.612     0.173    ja0_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.453 r  ja0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.453    ja0[0]
    Y18                                                               r  ja0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a_0/mosi_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.520ns (68.812%)  route 0.689ns (31.188%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.629    -0.602    design_1_i/pmod_dac_ad5541a_0/clk
    SLICE_X108Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/mosi_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDCE (Prop_fdce_C_Q)         0.148    -0.454 r  design_1_i/pmod_dac_ad5541a_0/mosi_INST_0_i_1/Q
                         net (fo=2, routed)           0.071    -0.383    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/mosi_0
    SLICE_X108Y82        LUT2 (Prop_lut2_I1_O)        0.098    -0.285 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/mosi_INST_0/O
                         net (fo=1, routed)           0.618     0.332    ja1_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     1.606 r  ja1_OBUF_inst/O
                         net (fo=0)                   0.000     1.606    ja1
    Y19                                                               r  ja1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/mosi_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.188ns  (logic 4.215ns (58.643%)  route 2.973ns (41.357%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.855    -0.861    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X108Y83        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/mosi_tristate_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.518    -0.343 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/mosi_tristate_oe_reg/Q
                         net (fo=2, routed)           0.671     0.328    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/mosi_tristate_oe_reg_n_0
    SLICE_X108Y82        LUT2 (Prop_lut2_I0_O)        0.124     0.452 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/mosi_INST_0/O
                         net (fo=1, routed)           2.302     2.753    ja1_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573     6.327 r  ja1_OBUF_inst/O
                         net (fo=0)                   0.000     6.327    ja1
    Y19                                                               r  ja1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 4.097ns (64.082%)  route 2.297ns (35.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X108Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDCE (Prop_fdce_C_Q)         0.518    -0.344 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/ss_n_reg[0]/Q
                         net (fo=1, routed)           2.297     1.952    ja0_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         3.579     5.532 r  ja0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.532    ja0[0]
    Y18                                                               r  ja0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.003ns  (logic 4.140ns (68.962%)  route 1.863ns (31.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.518    -0.342 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           1.863     1.521    ja3_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.622     5.142 r  ja3_OBUF_inst/O
                         net (fo=0)                   0.000     5.142    ja3
    Y17                                                               r  ja3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.660ns  (logic 3.986ns (70.418%)  route 1.674ns (29.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.861    -0.855    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X110Y87        FDPE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDPE (Prop_fdpe_C_Q)         0.456    -0.399 r  design_1_i/pmod_dac_ad5541a_0/U0/busy_reg/Q
                         net (fo=2, routed)           1.674     1.275    led0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530     4.805 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     4.805    led0
    R14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.372ns (80.070%)  route 0.341ns (19.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X110Y87        FDPE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDPE (Prop_fdpe_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a_0/U0/busy_reg/Q
                         net (fo=2, routed)           0.341    -0.116    led0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     1.115 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     1.115    led0
    R14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.486ns (78.035%)  route 0.418ns (21.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.630    -0.601    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           0.418    -0.019    ja3_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.322     1.302 r  ja3_OBUF_inst/O
                         net (fo=0)                   0.000     1.302    ja3
    Y17                                                               r  ja3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.444ns (70.243%)  route 0.612ns (29.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.629    -0.602    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X108Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/ss_n_reg[0]/Q
                         net (fo=1, routed)           0.612     0.173    ja0_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.453 r  ja0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.453    ja0[0]
    Y18                                                               r  ja0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a_0/mosi_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.520ns (68.812%)  route 0.689ns (31.188%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.629    -0.602    design_1_i/pmod_dac_ad5541a_0/clk
    SLICE_X108Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/mosi_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDCE (Prop_fdce_C_Q)         0.148    -0.454 r  design_1_i/pmod_dac_ad5541a_0/mosi_INST_0_i_1/Q
                         net (fo=2, routed)           0.071    -0.383    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/mosi_0
    SLICE_X108Y82        LUT2 (Prop_lut2_I1_O)        0.098    -0.285 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/mosi_INST_0/O
                         net (fo=1, routed)           0.618     0.332    ja1_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     1.606 r  ja1_OBUF_inst/O
                         net (fo=0)                   0.000     1.606    ja1
    Y19                                                               r  ja1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.881ns  (logic 1.685ns (24.482%)  route 5.196ns (75.518%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          1.024     6.881    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[1]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.881ns  (logic 1.685ns (24.482%)  route 5.196ns (75.518%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          1.024     6.881    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.881ns  (logic 1.685ns (24.482%)  route 5.196ns (75.518%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          1.024     6.881    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[3]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.881ns  (logic 1.685ns (24.482%)  route 5.196ns (75.518%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          1.024     6.881    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[4]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 1.685ns (24.771%)  route 5.116ns (75.229%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          0.944     6.801    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y89        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.684    -1.485    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y89        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[29]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 1.685ns (24.771%)  route 5.116ns (75.229%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          0.944     6.801    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y89        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.684    -1.485    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y89        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[30]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 1.685ns (24.771%)  route 5.116ns (75.229%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          0.944     6.801    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y89        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.684    -1.485    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y89        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[31]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.788ns  (logic 2.017ns (29.707%)  route 4.772ns (70.293%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.030     5.563    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X109Y83        LUT3 (Prop_lut3_I2_O)        0.152     5.715 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles[5]_i_1/O
                         net (fo=7, routed)           0.742     6.456    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles[5]_i_1_n_0
    SLICE_X112Y82        LUT6 (Prop_lut6_I0_O)        0.332     6.788 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_i_1/O
                         net (fo=1, routed)           0.000     6.788    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.698ns  (logic 1.685ns (25.150%)  route 5.014ns (74.850%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          0.842     6.698    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y87        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.682    -1.487    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y87        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[21]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.698ns  (logic 1.685ns (25.150%)  route 5.014ns (74.850%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          0.842     6.698    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y87        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.682    -1.487    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y87        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.275ns (25.864%)  route 0.789ns (74.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.789     1.064    design_1_i/pmod_dac_ad5541a_0/U0/dac_data[0]
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[0]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            design_1_i/button_debounce_0/U0/flipflop_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.130ns  (logic 0.309ns (27.389%)  route 0.820ns (72.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw0_IBUF_inst/O
                         net (fo=1, routed)           0.820     1.130    design_1_i/button_debounce_0/U0/button_in
    SLICE_X111Y92        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_1_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.281ns (21.485%)  route 1.025ns (78.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           1.025     1.306    design_1_i/pmod_dac_ad5541a_0/U0/dac_data[1]
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.232ns (16.713%)  route 1.156ns (83.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.156     1.387    design_1_i/pmod_dac_ad5541a_0/U0/dac_data[2]
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[2]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/button_debounce_0/U0/flipflop_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.424ns  (logic 0.300ns (21.067%)  route 1.124ns (78.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw1_IBUF_inst/O
                         net (fo=52, routed)          1.124     1.424    design_1_i/button_debounce_0/U0/reset
    SLICE_X111Y92        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_1_reg/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/button_debounce_0/U0/flipflop_2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.300ns (20.163%)  route 1.188ns (79.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw1_IBUF_inst/O
                         net (fo=52, routed)          1.188     1.487    design_1_i/button_debounce_0/U0/reset
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_2_reg/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/button_debounce_0/U0/flipflop_3_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.300ns (20.163%)  route 1.188ns (79.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw1_IBUF_inst/O
                         net (fo=52, routed)          1.188     1.487    design_1_i/button_debounce_0/U0/reset
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_3_reg/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/button_debounce_0/U0/flipflop_4_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.300ns (20.163%)  route 1.188ns (79.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw1_IBUF_inst/O
                         net (fo=52, routed)          1.188     1.487    design_1_i/button_debounce_0/U0/reset
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_4_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_4_reg/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/flipflop_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.300ns (20.163%)  route 1.188ns (79.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw1_IBUF_inst/O
                         net (fo=52, routed)          1.188     1.487    design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/reset
    SLICE_X111Y91        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/flipflop_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/flipflop_1_reg/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/flipflop_2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.300ns (20.163%)  route 1.188ns (79.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw1_IBUF_inst/O
                         net (fo=52, routed)          1.188     1.487    design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/reset
    SLICE_X111Y91        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/flipflop_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/flipflop_2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.881ns  (logic 1.685ns (24.482%)  route 5.196ns (75.518%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          1.024     6.881    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[1]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.881ns  (logic 1.685ns (24.482%)  route 5.196ns (75.518%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          1.024     6.881    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[2]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.881ns  (logic 1.685ns (24.482%)  route 5.196ns (75.518%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          1.024     6.881    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[3]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.881ns  (logic 1.685ns (24.482%)  route 5.196ns (75.518%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          1.024     6.881    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[4]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 1.685ns (24.771%)  route 5.116ns (75.229%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          0.944     6.801    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y89        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.684    -1.485    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y89        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[29]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 1.685ns (24.771%)  route 5.116ns (75.229%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          0.944     6.801    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y89        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.684    -1.485    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y89        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[30]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 1.685ns (24.771%)  route 5.116ns (75.229%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          0.944     6.801    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y89        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.684    -1.485    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y89        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[31]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.788ns  (logic 2.017ns (29.707%)  route 4.772ns (70.293%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.030     5.563    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X109Y83        LUT3 (Prop_lut3_I2_O)        0.152     5.715 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles[5]_i_1/O
                         net (fo=7, routed)           0.742     6.456    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles[5]_i_1_n_0
    SLICE_X112Y82        LUT6 (Prop_lut6_I0_O)        0.332     6.788 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_i_1/O
                         net (fo=1, routed)           0.000     6.788    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X112Y82        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/sclk_reg/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.698ns  (logic 1.685ns (25.150%)  route 5.014ns (74.850%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          0.842     6.698    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y87        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.682    -1.487    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y87        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[21]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.698ns  (logic 1.685ns (25.150%)  route 5.014ns (74.850%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=52, routed)          4.172     5.705    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/reset
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.152     5.857 r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_2/O
                         net (fo=31, routed)          0.842     6.698    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0
    SLICE_X111Y87        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.682    -1.487    design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk
    SLICE_X111Y87        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.275ns (25.864%)  route 0.789ns (74.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.789     1.064    design_1_i/pmod_dac_ad5541a_0/U0/dac_data[0]
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[0]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            design_1_i/button_debounce_0/U0/flipflop_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.130ns  (logic 0.309ns (27.389%)  route 0.820ns (72.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw0_IBUF_inst/O
                         net (fo=1, routed)           0.820     1.130    design_1_i/button_debounce_0/U0/button_in
    SLICE_X111Y92        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_1_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.281ns (21.485%)  route 1.025ns (78.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           1.025     1.306    design_1_i/pmod_dac_ad5541a_0/U0/dac_data[1]
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.232ns (16.713%)  route 1.156ns (83.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.156     1.387    design_1_i/pmod_dac_ad5541a_0/U0/dac_data[2]
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a_0/U0/clk
    SLICE_X113Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/spi_tx_data_reg[2]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/button_debounce_0/U0/flipflop_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.424ns  (logic 0.300ns (21.067%)  route 1.124ns (78.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw1_IBUF_inst/O
                         net (fo=52, routed)          1.124     1.424    design_1_i/button_debounce_0/U0/reset
    SLICE_X111Y92        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_1_reg/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/button_debounce_0/U0/flipflop_2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.300ns (20.163%)  route 1.188ns (79.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw1_IBUF_inst/O
                         net (fo=52, routed)          1.188     1.487    design_1_i/button_debounce_0/U0/reset
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_2_reg/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/button_debounce_0/U0/flipflop_3_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.300ns (20.163%)  route 1.188ns (79.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw1_IBUF_inst/O
                         net (fo=52, routed)          1.188     1.487    design_1_i/button_debounce_0/U0/reset
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_3_reg/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/button_debounce_0/U0/flipflop_4_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.300ns (20.163%)  route 1.188ns (79.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw1_IBUF_inst/O
                         net (fo=52, routed)          1.188     1.487    design_1_i/button_debounce_0/U0/reset
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_4_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/button_debounce_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/button_debounce_0/U0/flipflop_4_reg/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/flipflop_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.300ns (20.163%)  route 1.188ns (79.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw1_IBUF_inst/O
                         net (fo=52, routed)          1.188     1.487    design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/reset
    SLICE_X111Y91        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/flipflop_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/flipflop_1_reg/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/flipflop_2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.300ns (20.163%)  route 1.188ns (79.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw1_IBUF_inst/O
                         net (fo=52, routed)          1.188     1.487    design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/reset
    SLICE_X111Y91        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/flipflop_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.907    -0.833    design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/flipflop_2_reg/C





