`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 03/09/2018 03:00:37 AM
// Design Name: 
// Module Name: tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module tb(

    );
    
    reg Button, clk, rst;
    wire [1:0] Y;
    
    Volume b(Y, clk, Button, rst);
    
    initial begin
      clk = 1'b0;
      rst = 1'b0;
    end
    
    always
      begin
        #1 clk = ~clk;
      end
      
    initial begin
      $monitor($time, ": Button: %x, ANS: %x", Button, Y);
      Button = 1'b0;
      #2;
      rst = 1'b1;
      Button = 1'b1;
      #10;
    end
endmodule
