# PWM_Shift_Verilog
Implementing a 8 bit shift register compatible with PWM Outputs using Verilog HDL


The "ShiftReg.v" contains the verilog code for the shift register module.
The "PWM_Gen.v" contains the verilog code for the main project, i.e the pwm shifting module.
The "PWM_Test.v" contains the verilog testbench code to simulate the project on Xilinx ISE.

