// SPDX-License-Identifier: GPL-2.0
/*
 * DTS file for Phytium E2000DS power board
 *
 * Copyright (C) 2022, Phytium Technology Co., Ltd.
 *
 * Hongmin Qi <qihongmin@phytium.com.cn>
 */

/dts-v1/;
/memreserve/ 0x80000000 0x10000;

#include "e2000d.dtsi"

/{
	model = "E2000DS SLT Board";
	compatible = "phytium,e2000d";

	chosen {
		stdout-path = "serial1:115200n8";
	};

	memory@00{
		device_type = "memory";
		reg = <0x0 0x80000000 0x1 0x00000000>;
	};
};

&soc {
	i2c@28026000 {
        compatible = "phytium,i2c";
        reg = <0x0 0x28026000 0x0 0x1000>;
        interrupts = <0x0 0x65 0x4>;
        clocks = <&sysclk_50mhz>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        status = "okay";

        rtc@68 {
            compatible = "dallas,ds1339";
            reg = <0x68>;
        };
    };

    i2c@28020000 {
        status = "okay";
        compatible = "phytium,i2c";
        reg = <0x0 0x28020000 0x0 0x1000>;
        interrupts = <0x0 0x62 0x4>;
        clocks = <&sysclk_50mhz>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        eeprom@50 {
            compatible = "atmel,24c02";
            reg = <0x50>;
            pagesize = <1>;
        };
    };

	uart@28028000 {
        compatible = "arm,pl011", "arm,primecell";
        reg = <0x0 0x28028000 0x0 0x1000>;
        interrupts = <0x0 0x66 0x4>;
        clocks = <&sysclk_50mhz &sysclk_50mhz>;
        clock-names = "uartclk", "apb_pclk";
        status = "okay";
    };

	uart@2802a000 {
        compatible = "arm,pl011", "arm,primecell";
        reg = <0x0 0x2802a000 0x0 0x1000>;
        interrupts = <0x0 0x67 0x4>;
        clocks = <&sysclk_50mhz &sysclk_50mhz>;
        clock-names = "uartclk", "apb_pclk";
        status = "okay";
    };

	uart@2802e000 {
        compatible = "arm,pl011", "arm,primecell";
        reg = <0x0 0x2802e000 0x0 0x1000>;
        interrupts = <0x0 0x69 0x4>;
        clocks = <&sysclk_50mhz &sysclk_50mhz>;
        clock-names = "uartclk", "apb_pclk";
        status = "okay";
    };

	uart@28030000 {
        compatible = "arm,pl011", "arm,primecell";
        reg = <0x0 0x28030000 0x0 0x1000>;
        interrupts = <0x0 0x6a 0x4>;
        clocks = <&sysclk_50mhz &sysclk_50mhz>;
        clock-names = "uartclk", "apb_pclk";
        status = "okay";
    };

	uart@28032000 {
        compatible = "arm,pl011", "arm,primecell";
        reg = <0x0 0x28032000 0x0 0x1000>;
        interrupts = <0x0 0x6b 0x4>;
        clocks = <&sysclk_50mhz &sysclk_50mhz>;
        clock-names = "uartclk", "apb_pclk";
        status = "okay";
    };
};

&pcie {
	status = "okay";
};

&usb3_0 {
	status = "okay";
};

&usb3_1 {
	status = "okay";
};

&usb2_0 {
	dr_mode = "host";
	status = "okay";
};

&usb2_3 {
	dr_mode = "host";
	status = "okay";
};

&usb2_4 {
	dr_mode = "host";
	status = "okay";
};

&macb0 {
	phy-mode = "sgmii";
	use-mii;
	status = "okay";
};

&macb1 {
	phy-mode = "sgmii";
	use-mii;
	status = "okay";
};

&macb2 {
	phy-mode = "sgmii";
	use-mii;
	status = "okay";
};

&macb3 {
	phy-mode = "sgmii";
	use-mii;
	status = "disabled";
};

&dc0 {
	pipe_mask = /bits/ 8 <0x3>;
	edp_mask = /bits/ 8 <0x0>;
	status = "okay";
};

&can0 {
	status = "okay";
};

&can1 {
	status = "okay";
};

&spi0 {
	status = "okay";
};

&mmc0 {
	bus-width = <8>;
	max-frequency = <100000000>;
	cap-mmc-hw-reset;
	cap-mmc-highspeed;
	no-sdio;
	no-sd;
	non-removable;
	status = "okay";
};

&mmc1 {
	status = "okay";
};

&uart0 {
	status = "okay";
};

&uart1 {
	status = "okay";
};

&uart2 {
	status = "okay";
};

&uart3 {
	status = "okay";
};


&gpio0 {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&gpio2 {
	status = "okay";
};

&gpio3 {
	status = "okay";
};

&gpio4 {
	status = "okay";
};

&gpio5 {
	status = "okay";
};
