Warning: Scenario scenarioSS is not configured for hold analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 01:24:30 2025
****************************************

  Startpoint: reg_data_reg[30] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: p1_reg[7] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: mode1
  Corner: cornerFF
  Scenario: scenarioFF
  Path Group: SYS_CLK
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  reg_data_reg[30]/CP (SDFCND0HPBWP)               0.00      0.09 r
  reg_data_reg[30]/Q (SDFCND0HPBWP)                0.15      0.24 f
  ctmi_1046/ZN (XNR3D0HPBWP)                       0.08      0.32 r
  ctmi_1348/ZN (MUX3ND0HPBWP)                      0.06      0.38 f
  p1_reg[7]/D (SDFCND0HPBWP)                       0.00      0.38 f
  data arrival time                                          0.38

  clock SYS_CLK (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  p1_reg[7]/CP (SDFCND0HPBWP)                      0.00      0.19 r
  library hold time                                0.00      0.20
  data required time                                         0.20
  ------------------------------------------------------------------------
  data required time                                         0.20
  data arrival time                                         -0.38
  ------------------------------------------------------------------------
  slack (MET)                                                0.18


1
