uvmf:
  interfaces:
    memaccess_in:
      clock: clock
      config_constraints: []
      config_vars: []
      existing_library_component: 'True'
      gen_inbound_streaming_driver: 'False'
      hdl_pkg_parameters: []
      hdl_typedefs: []
      hvl_pkg_parameters: []
      hvl_typedefs: []
      parameters: []
      ports:
      - dir: input
        name: M_Data
        reset_value: '''b0'
        width: '16'
      - dir: input
        name: M_Addr
        reset_value: '''b0'
        width: '16'
      - dir: input
        name: M_Control
        reset_value: '''b0'
        width: '1'
      - dir: input
        name: mem_state
        reset_value: '''b0'
        width: '2'
      - dir: output
        name: DMem_dout
        reset_value: '''bz'
        width: '16'
      reset: reset
      reset_assertion_level: 'False'
      transaction_constraints: []
      transaction_vars:
      - comment: ''
        iscompare: 'True'
        isrand: 'False'
        name: M_Data
        type: logic [15:0]
        unpacked_dimension: ''
      - comment: ''
        iscompare: 'True'
        isrand: 'False'
        name: M_Addr
        type: logic [15:0]
        unpacked_dimension: ''
      - comment: ''
        iscompare: 'True'
        isrand: 'False'
        name: M_Control
        type: bit
        unpacked_dimension: ''
      - comment: ''
        iscompare: 'True'
        isrand: 'False'
        name: mem_state
        type: logic [1:0]
        unpacked_dimension: ''
      - comment: ''
        iscompare: 'True'
        isrand: 'False'
        name: DMem_dout
        type: logic [15:0]
        unpacked_dimension: ''
      use_dpi_link: 'False'
      veloce_ready: 'False'
