// Seed: 4871930
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  wor  id_2,
    input  tri  id_3,
    input  wor  id_4
);
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output supply1 id_2
);
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_0,
      id_1
  );
endmodule
module module_2;
  wire \id_1 = \id_1 ;
endmodule
module module_3 (
    input tri id_0,
    input tri1 id_1,
    input supply0 id_2
);
  tri id_4;
  assign id_4 = -1;
  id_5 :
  assert property (@(posedge 1) id_1 != -1 && id_5 - -1 || 1'h0)
  else $clog2(89);
  ;
  module_2 modCall_1 ();
  assign id_5 = $realtime;
  wire id_6;
  ;
endmodule
