
StupidServo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020d60  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000042e0  08020f60  08020f60  00021f60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08025240  08025240  00027348  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08025240  08025240  00026240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08025248  08025248  00027348  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08025248  08025248  00026248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802524c  0802524c  0002624c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000208  20000000  08025250  00027000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000208  08025458  00027208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200002a8  080254f8  000272a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000f2a0  20000348  08025598  00027348  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  2000f5e8  08025598  000275e8  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00027348  2**0
                  CONTENTS, READONLY
 14 .debug_info   0003dcba  00000000  00000000  00027376  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000a0b5  00000000  00000000  00065030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002a48  00000000  00000000  0006f0e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000216f  00000000  00000000  00071b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003f90c  00000000  00000000  00073c9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000477ad  00000000  00000000  000b35ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00124d3b  00000000  00000000  000fad58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0021fa93  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000bcbc  00000000  00000000  0021fad8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000007f  00000000  00000000  0022b794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000348 	.word	0x20000348
 800021c:	00000000 	.word	0x00000000
 8000220:	08020f48 	.word	0x08020f48

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000034c 	.word	0x2000034c
 800023c:	08020f48 	.word	0x08020f48

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000678:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800067c:	f000 b9c0 	b.w	8000a00 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	468e      	mov	lr, r1
 8000710:	4604      	mov	r4, r0
 8000712:	4688      	mov	r8, r1
 8000714:	2b00      	cmp	r3, #0
 8000716:	d14a      	bne.n	80007ae <__udivmoddi4+0xa6>
 8000718:	428a      	cmp	r2, r1
 800071a:	4617      	mov	r7, r2
 800071c:	d962      	bls.n	80007e4 <__udivmoddi4+0xdc>
 800071e:	fab2 f682 	clz	r6, r2
 8000722:	b14e      	cbz	r6, 8000738 <__udivmoddi4+0x30>
 8000724:	f1c6 0320 	rsb	r3, r6, #32
 8000728:	fa01 f806 	lsl.w	r8, r1, r6
 800072c:	fa20 f303 	lsr.w	r3, r0, r3
 8000730:	40b7      	lsls	r7, r6
 8000732:	ea43 0808 	orr.w	r8, r3, r8
 8000736:	40b4      	lsls	r4, r6
 8000738:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800073c:	fa1f fc87 	uxth.w	ip, r7
 8000740:	fbb8 f1fe 	udiv	r1, r8, lr
 8000744:	0c23      	lsrs	r3, r4, #16
 8000746:	fb0e 8811 	mls	r8, lr, r1, r8
 800074a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800074e:	fb01 f20c 	mul.w	r2, r1, ip
 8000752:	429a      	cmp	r2, r3
 8000754:	d909      	bls.n	800076a <__udivmoddi4+0x62>
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800075c:	f080 80ea 	bcs.w	8000934 <__udivmoddi4+0x22c>
 8000760:	429a      	cmp	r2, r3
 8000762:	f240 80e7 	bls.w	8000934 <__udivmoddi4+0x22c>
 8000766:	3902      	subs	r1, #2
 8000768:	443b      	add	r3, r7
 800076a:	1a9a      	subs	r2, r3, r2
 800076c:	b2a3      	uxth	r3, r4
 800076e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000772:	fb0e 2210 	mls	r2, lr, r0, r2
 8000776:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800077a:	fb00 fc0c 	mul.w	ip, r0, ip
 800077e:	459c      	cmp	ip, r3
 8000780:	d909      	bls.n	8000796 <__udivmoddi4+0x8e>
 8000782:	18fb      	adds	r3, r7, r3
 8000784:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000788:	f080 80d6 	bcs.w	8000938 <__udivmoddi4+0x230>
 800078c:	459c      	cmp	ip, r3
 800078e:	f240 80d3 	bls.w	8000938 <__udivmoddi4+0x230>
 8000792:	443b      	add	r3, r7
 8000794:	3802      	subs	r0, #2
 8000796:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800079a:	eba3 030c 	sub.w	r3, r3, ip
 800079e:	2100      	movs	r1, #0
 80007a0:	b11d      	cbz	r5, 80007aa <__udivmoddi4+0xa2>
 80007a2:	40f3      	lsrs	r3, r6
 80007a4:	2200      	movs	r2, #0
 80007a6:	e9c5 3200 	strd	r3, r2, [r5]
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d905      	bls.n	80007be <__udivmoddi4+0xb6>
 80007b2:	b10d      	cbz	r5, 80007b8 <__udivmoddi4+0xb0>
 80007b4:	e9c5 0100 	strd	r0, r1, [r5]
 80007b8:	2100      	movs	r1, #0
 80007ba:	4608      	mov	r0, r1
 80007bc:	e7f5      	b.n	80007aa <__udivmoddi4+0xa2>
 80007be:	fab3 f183 	clz	r1, r3
 80007c2:	2900      	cmp	r1, #0
 80007c4:	d146      	bne.n	8000854 <__udivmoddi4+0x14c>
 80007c6:	4573      	cmp	r3, lr
 80007c8:	d302      	bcc.n	80007d0 <__udivmoddi4+0xc8>
 80007ca:	4282      	cmp	r2, r0
 80007cc:	f200 8105 	bhi.w	80009da <__udivmoddi4+0x2d2>
 80007d0:	1a84      	subs	r4, r0, r2
 80007d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80007d6:	2001      	movs	r0, #1
 80007d8:	4690      	mov	r8, r2
 80007da:	2d00      	cmp	r5, #0
 80007dc:	d0e5      	beq.n	80007aa <__udivmoddi4+0xa2>
 80007de:	e9c5 4800 	strd	r4, r8, [r5]
 80007e2:	e7e2      	b.n	80007aa <__udivmoddi4+0xa2>
 80007e4:	2a00      	cmp	r2, #0
 80007e6:	f000 8090 	beq.w	800090a <__udivmoddi4+0x202>
 80007ea:	fab2 f682 	clz	r6, r2
 80007ee:	2e00      	cmp	r6, #0
 80007f0:	f040 80a4 	bne.w	800093c <__udivmoddi4+0x234>
 80007f4:	1a8a      	subs	r2, r1, r2
 80007f6:	0c03      	lsrs	r3, r0, #16
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	b280      	uxth	r0, r0
 80007fe:	b2bc      	uxth	r4, r7
 8000800:	2101      	movs	r1, #1
 8000802:	fbb2 fcfe 	udiv	ip, r2, lr
 8000806:	fb0e 221c 	mls	r2, lr, ip, r2
 800080a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800080e:	fb04 f20c 	mul.w	r2, r4, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d907      	bls.n	8000826 <__udivmoddi4+0x11e>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800081c:	d202      	bcs.n	8000824 <__udivmoddi4+0x11c>
 800081e:	429a      	cmp	r2, r3
 8000820:	f200 80e0 	bhi.w	80009e4 <__udivmoddi4+0x2dc>
 8000824:	46c4      	mov	ip, r8
 8000826:	1a9b      	subs	r3, r3, r2
 8000828:	fbb3 f2fe 	udiv	r2, r3, lr
 800082c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000830:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000834:	fb02 f404 	mul.w	r4, r2, r4
 8000838:	429c      	cmp	r4, r3
 800083a:	d907      	bls.n	800084c <__udivmoddi4+0x144>
 800083c:	18fb      	adds	r3, r7, r3
 800083e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000842:	d202      	bcs.n	800084a <__udivmoddi4+0x142>
 8000844:	429c      	cmp	r4, r3
 8000846:	f200 80ca 	bhi.w	80009de <__udivmoddi4+0x2d6>
 800084a:	4602      	mov	r2, r0
 800084c:	1b1b      	subs	r3, r3, r4
 800084e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000852:	e7a5      	b.n	80007a0 <__udivmoddi4+0x98>
 8000854:	f1c1 0620 	rsb	r6, r1, #32
 8000858:	408b      	lsls	r3, r1
 800085a:	fa22 f706 	lsr.w	r7, r2, r6
 800085e:	431f      	orrs	r7, r3
 8000860:	fa0e f401 	lsl.w	r4, lr, r1
 8000864:	fa20 f306 	lsr.w	r3, r0, r6
 8000868:	fa2e fe06 	lsr.w	lr, lr, r6
 800086c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000870:	4323      	orrs	r3, r4
 8000872:	fa00 f801 	lsl.w	r8, r0, r1
 8000876:	fa1f fc87 	uxth.w	ip, r7
 800087a:	fbbe f0f9 	udiv	r0, lr, r9
 800087e:	0c1c      	lsrs	r4, r3, #16
 8000880:	fb09 ee10 	mls	lr, r9, r0, lr
 8000884:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000888:	fb00 fe0c 	mul.w	lr, r0, ip
 800088c:	45a6      	cmp	lr, r4
 800088e:	fa02 f201 	lsl.w	r2, r2, r1
 8000892:	d909      	bls.n	80008a8 <__udivmoddi4+0x1a0>
 8000894:	193c      	adds	r4, r7, r4
 8000896:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800089a:	f080 809c 	bcs.w	80009d6 <__udivmoddi4+0x2ce>
 800089e:	45a6      	cmp	lr, r4
 80008a0:	f240 8099 	bls.w	80009d6 <__udivmoddi4+0x2ce>
 80008a4:	3802      	subs	r0, #2
 80008a6:	443c      	add	r4, r7
 80008a8:	eba4 040e 	sub.w	r4, r4, lr
 80008ac:	fa1f fe83 	uxth.w	lr, r3
 80008b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80008b4:	fb09 4413 	mls	r4, r9, r3, r4
 80008b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80008c0:	45a4      	cmp	ip, r4
 80008c2:	d908      	bls.n	80008d6 <__udivmoddi4+0x1ce>
 80008c4:	193c      	adds	r4, r7, r4
 80008c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80008ca:	f080 8082 	bcs.w	80009d2 <__udivmoddi4+0x2ca>
 80008ce:	45a4      	cmp	ip, r4
 80008d0:	d97f      	bls.n	80009d2 <__udivmoddi4+0x2ca>
 80008d2:	3b02      	subs	r3, #2
 80008d4:	443c      	add	r4, r7
 80008d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80008da:	eba4 040c 	sub.w	r4, r4, ip
 80008de:	fba0 ec02 	umull	lr, ip, r0, r2
 80008e2:	4564      	cmp	r4, ip
 80008e4:	4673      	mov	r3, lr
 80008e6:	46e1      	mov	r9, ip
 80008e8:	d362      	bcc.n	80009b0 <__udivmoddi4+0x2a8>
 80008ea:	d05f      	beq.n	80009ac <__udivmoddi4+0x2a4>
 80008ec:	b15d      	cbz	r5, 8000906 <__udivmoddi4+0x1fe>
 80008ee:	ebb8 0203 	subs.w	r2, r8, r3
 80008f2:	eb64 0409 	sbc.w	r4, r4, r9
 80008f6:	fa04 f606 	lsl.w	r6, r4, r6
 80008fa:	fa22 f301 	lsr.w	r3, r2, r1
 80008fe:	431e      	orrs	r6, r3
 8000900:	40cc      	lsrs	r4, r1
 8000902:	e9c5 6400 	strd	r6, r4, [r5]
 8000906:	2100      	movs	r1, #0
 8000908:	e74f      	b.n	80007aa <__udivmoddi4+0xa2>
 800090a:	fbb1 fcf2 	udiv	ip, r1, r2
 800090e:	0c01      	lsrs	r1, r0, #16
 8000910:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000914:	b280      	uxth	r0, r0
 8000916:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800091a:	463b      	mov	r3, r7
 800091c:	4638      	mov	r0, r7
 800091e:	463c      	mov	r4, r7
 8000920:	46b8      	mov	r8, r7
 8000922:	46be      	mov	lr, r7
 8000924:	2620      	movs	r6, #32
 8000926:	fbb1 f1f7 	udiv	r1, r1, r7
 800092a:	eba2 0208 	sub.w	r2, r2, r8
 800092e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000932:	e766      	b.n	8000802 <__udivmoddi4+0xfa>
 8000934:	4601      	mov	r1, r0
 8000936:	e718      	b.n	800076a <__udivmoddi4+0x62>
 8000938:	4610      	mov	r0, r2
 800093a:	e72c      	b.n	8000796 <__udivmoddi4+0x8e>
 800093c:	f1c6 0220 	rsb	r2, r6, #32
 8000940:	fa2e f302 	lsr.w	r3, lr, r2
 8000944:	40b7      	lsls	r7, r6
 8000946:	40b1      	lsls	r1, r6
 8000948:	fa20 f202 	lsr.w	r2, r0, r2
 800094c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000950:	430a      	orrs	r2, r1
 8000952:	fbb3 f8fe 	udiv	r8, r3, lr
 8000956:	b2bc      	uxth	r4, r7
 8000958:	fb0e 3318 	mls	r3, lr, r8, r3
 800095c:	0c11      	lsrs	r1, r2, #16
 800095e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000962:	fb08 f904 	mul.w	r9, r8, r4
 8000966:	40b0      	lsls	r0, r6
 8000968:	4589      	cmp	r9, r1
 800096a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800096e:	b280      	uxth	r0, r0
 8000970:	d93e      	bls.n	80009f0 <__udivmoddi4+0x2e8>
 8000972:	1879      	adds	r1, r7, r1
 8000974:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000978:	d201      	bcs.n	800097e <__udivmoddi4+0x276>
 800097a:	4589      	cmp	r9, r1
 800097c:	d81f      	bhi.n	80009be <__udivmoddi4+0x2b6>
 800097e:	eba1 0109 	sub.w	r1, r1, r9
 8000982:	fbb1 f9fe 	udiv	r9, r1, lr
 8000986:	fb09 f804 	mul.w	r8, r9, r4
 800098a:	fb0e 1119 	mls	r1, lr, r9, r1
 800098e:	b292      	uxth	r2, r2
 8000990:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000994:	4542      	cmp	r2, r8
 8000996:	d229      	bcs.n	80009ec <__udivmoddi4+0x2e4>
 8000998:	18ba      	adds	r2, r7, r2
 800099a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800099e:	d2c4      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a0:	4542      	cmp	r2, r8
 80009a2:	d2c2      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a4:	f1a9 0102 	sub.w	r1, r9, #2
 80009a8:	443a      	add	r2, r7
 80009aa:	e7be      	b.n	800092a <__udivmoddi4+0x222>
 80009ac:	45f0      	cmp	r8, lr
 80009ae:	d29d      	bcs.n	80008ec <__udivmoddi4+0x1e4>
 80009b0:	ebbe 0302 	subs.w	r3, lr, r2
 80009b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009b8:	3801      	subs	r0, #1
 80009ba:	46e1      	mov	r9, ip
 80009bc:	e796      	b.n	80008ec <__udivmoddi4+0x1e4>
 80009be:	eba7 0909 	sub.w	r9, r7, r9
 80009c2:	4449      	add	r1, r9
 80009c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009cc:	fb09 f804 	mul.w	r8, r9, r4
 80009d0:	e7db      	b.n	800098a <__udivmoddi4+0x282>
 80009d2:	4673      	mov	r3, lr
 80009d4:	e77f      	b.n	80008d6 <__udivmoddi4+0x1ce>
 80009d6:	4650      	mov	r0, sl
 80009d8:	e766      	b.n	80008a8 <__udivmoddi4+0x1a0>
 80009da:	4608      	mov	r0, r1
 80009dc:	e6fd      	b.n	80007da <__udivmoddi4+0xd2>
 80009de:	443b      	add	r3, r7
 80009e0:	3a02      	subs	r2, #2
 80009e2:	e733      	b.n	800084c <__udivmoddi4+0x144>
 80009e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80009e8:	443b      	add	r3, r7
 80009ea:	e71c      	b.n	8000826 <__udivmoddi4+0x11e>
 80009ec:	4649      	mov	r1, r9
 80009ee:	e79c      	b.n	800092a <__udivmoddi4+0x222>
 80009f0:	eba1 0109 	sub.w	r1, r1, r9
 80009f4:	46c4      	mov	ip, r8
 80009f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009fa:	fb09 f804 	mul.w	r8, r9, r4
 80009fe:	e7c4      	b.n	800098a <__udivmoddi4+0x282>

08000a00 <__aeabi_idiv0>:
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <arm_pid_init_f32>:
 */

ARM_DSP_ATTRIBUTE void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	ed93 7a06 	vldr	s14, [r3, #24]
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	edd3 7a07 	vldr	s15, [r3, #28]
 8000a1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	edd3 7a08 	vldr	s15, [r3, #32]
 8000a24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	edd3 7a06 	vldr	s15, [r3, #24]
 8000a34:	eeb1 7a67 	vneg.f32	s14, s15
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	edd3 7a08 	vldr	s15, [r3, #32]
 8000a3e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000a42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	6a1a      	ldr	r2, [r3, #32]
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d006      	beq.n	8000a68 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	330c      	adds	r3, #12
 8000a5e:	220c      	movs	r2, #12
 8000a60:	2100      	movs	r1, #0
 8000a62:	4618      	mov	r0, r3
 8000a64:	f01d fcf2 	bl	801e44c <memset>
  }

}
 8000a68:	bf00      	nop
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <find_key>:
#include <stdlib.h>  // strtof
#include <stdio.h>
#include "control_state.h"

static const char* find_key(const char *s, const char *key)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
    const char *p = strstr(s, key);
 8000a7a:	6839      	ldr	r1, [r7, #0]
 8000a7c:	6878      	ldr	r0, [r7, #4]
 8000a7e:	f01d fcff 	bl	801e480 <strstr>
 8000a82:	60f8      	str	r0, [r7, #12]
    if (!p) return NULL;
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d101      	bne.n	8000a8e <find_key+0x1e>
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	e005      	b.n	8000a9a <find_key+0x2a>
    return p + strlen(key);
 8000a8e:	6838      	ldr	r0, [r7, #0]
 8000a90:	f7ff fc26 	bl	80002e0 <strlen>
 8000a94:	4602      	mov	r2, r0
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	4413      	add	r3, r2
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3710      	adds	r7, #16
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
	...

08000aa4 <handle_line>:

void handle_line(const char *line)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b09e      	sub	sp, #120	@ 0x78
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
    if (!line || !line[0]) return;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d059      	beq.n	8000b66 <handle_line+0xc2>
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d055      	beq.n	8000b66 <handle_line+0xc2>

    // cmd out
    if (strstr(line, "\"cmd\":\"out\"")) {
 8000aba:	492d      	ldr	r1, [pc, #180]	@ (8000b70 <handle_line+0xcc>)
 8000abc:	6878      	ldr	r0, [r7, #4]
 8000abe:	f01d fcdf 	bl	801e480 <strstr>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d019      	beq.n	8000afc <handle_line+0x58>
        if (strstr(line, "\"value\":\"UART\"")) {
 8000ac8:	492a      	ldr	r1, [pc, #168]	@ (8000b74 <handle_line+0xd0>)
 8000aca:	6878      	ldr	r0, [r7, #4]
 8000acc:	f01d fcd8 	bl	801e480 <strstr>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d005      	beq.n	8000ae2 <handle_line+0x3e>
            control_set_out_uart();
 8000ad6:	f000 f871 	bl	8000bbc <control_set_out_uart>
            log_json("{\"type\":\"ack\",\"out\":\"UART\"}\n");
 8000ada:	4827      	ldr	r0, [pc, #156]	@ (8000b78 <handle_line+0xd4>)
 8000adc:	f000 f8bc 	bl	8000c58 <log_json>
            return;
 8000ae0:	e042      	b.n	8000b68 <handle_line+0xc4>
        }
        if (strstr(line, "\"value\":\"ETH\"")) {
 8000ae2:	4926      	ldr	r1, [pc, #152]	@ (8000b7c <handle_line+0xd8>)
 8000ae4:	6878      	ldr	r0, [r7, #4]
 8000ae6:	f01d fccb 	bl	801e480 <strstr>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d005      	beq.n	8000afc <handle_line+0x58>
            control_set_out_eth();
 8000af0:	f000 f870 	bl	8000bd4 <control_set_out_eth>
            log_json("{\"type\":\"ack\",\"out\":\"ETH\"}\n");
 8000af4:	4822      	ldr	r0, [pc, #136]	@ (8000b80 <handle_line+0xdc>)
 8000af6:	f000 f8af 	bl	8000c58 <log_json>
            return;
 8000afa:	e035      	b.n	8000b68 <handle_line+0xc4>
        }
    }

    // cmd setpoint
    if (strstr(line, "\"cmd\":\"setpoint\"")) {
 8000afc:	4921      	ldr	r1, [pc, #132]	@ (8000b84 <handle_line+0xe0>)
 8000afe:	6878      	ldr	r0, [r7, #4]
 8000b00:	f01d fcbe 	bl	801e480 <strstr>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d029      	beq.n	8000b5e <handle_line+0xba>
        const char *p = find_key(line, "\"deg\":");
 8000b0a:	491f      	ldr	r1, [pc, #124]	@ (8000b88 <handle_line+0xe4>)
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	f7ff ffaf 	bl	8000a70 <find_key>
 8000b12:	6778      	str	r0, [r7, #116]	@ 0x74
        if (p) {
 8000b14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d021      	beq.n	8000b5e <handle_line+0xba>
            float deg = strtof(p, NULL);   // expects number right after "deg":
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8000b1e:	f01d fb67 	bl	801e1f0 <strtof>
 8000b22:	ed87 0a1c 	vstr	s0, [r7, #112]	@ 0x70
            control_set_setpoint_deg(deg);
 8000b26:	ed97 0a1c 	vldr	s0, [r7, #112]	@ 0x70
 8000b2a:	f000 f86b 	bl	8000c04 <control_set_setpoint_deg>

            // Avoid float snprintf if you want speed:
            // send scaled integer (centi-deg)
            int deg_c = (int)(deg * 100.0f);
 8000b2e:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8000b32:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8000b8c <handle_line+0xe8>
 8000b36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b3e:	ee17 3a90 	vmov	r3, s15
 8000b42:	66fb      	str	r3, [r7, #108]	@ 0x6c
            char ack[96];
            snprintf(ack, sizeof(ack),
 8000b44:	f107 000c 	add.w	r0, r7, #12
 8000b48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000b4a:	4a11      	ldr	r2, [pc, #68]	@ (8000b90 <handle_line+0xec>)
 8000b4c:	2160      	movs	r1, #96	@ 0x60
 8000b4e:	f01c fc5b 	bl	801d408 <sniprintf>
                     "{\"type\":\"ack\",\"setpoint_cdeg\":%d}\n", deg_c);
            log_json(ack);
 8000b52:	f107 030c 	add.w	r3, r7, #12
 8000b56:	4618      	mov	r0, r3
 8000b58:	f000 f87e 	bl	8000c58 <log_json>
 8000b5c:	e004      	b.n	8000b68 <handle_line+0xc4>
            return;
        }
    }

    log_json("{\"type\":\"err\",\"msg\":\"unknown_cmd\"}\n");
 8000b5e:	480d      	ldr	r0, [pc, #52]	@ (8000b94 <handle_line+0xf0>)
 8000b60:	f000 f87a 	bl	8000c58 <log_json>
 8000b64:	e000      	b.n	8000b68 <handle_line+0xc4>
    if (!line || !line[0]) return;
 8000b66:	bf00      	nop
}
 8000b68:	3778      	adds	r7, #120	@ 0x78
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	08020f60 	.word	0x08020f60
 8000b74:	08020f6c 	.word	0x08020f6c
 8000b78:	08020f7c 	.word	0x08020f7c
 8000b7c:	08020f9c 	.word	0x08020f9c
 8000b80:	08020fac 	.word	0x08020fac
 8000b84:	08020fc8 	.word	0x08020fc8
 8000b88:	08020fdc 	.word	0x08020fdc
 8000b8c:	42c80000 	.word	0x42c80000
 8000b90:	08020fe4 	.word	0x08020fe4
 8000b94:	08021008 	.word	0x08021008

08000b98 <control_init>:

static volatile log_out_t g_out = LOG_OUT_UART;
static volatile float g_sp_deg = 0.0f;

void control_init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
	logbuf_init();
 8000b9c:	f000 f894 	bl	8000cc8 <logbuf_init>
	g_out = LOG_OUT_UART;
 8000ba0:	4b04      	ldr	r3, [pc, #16]	@ (8000bb4 <control_init+0x1c>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	701a      	strb	r2, [r3, #0]
	g_sp_deg = 0.0f;
 8000ba6:	4b04      	ldr	r3, [pc, #16]	@ (8000bb8 <control_init+0x20>)
 8000ba8:	f04f 0200 	mov.w	r2, #0
 8000bac:	601a      	str	r2, [r3, #0]
}
 8000bae:	bf00      	nop
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	20000364 	.word	0x20000364
 8000bb8:	20000368 	.word	0x20000368

08000bbc <control_set_out_uart>:

void control_set_out_uart(void){ g_out = LOG_OUT_UART; }
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	4b03      	ldr	r3, [pc, #12]	@ (8000bd0 <control_set_out_uart+0x14>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	701a      	strb	r2, [r3, #0]
 8000bc6:	bf00      	nop
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr
 8000bd0:	20000364 	.word	0x20000364

08000bd4 <control_set_out_eth>:
void control_set_out_eth(void){  g_out = LOG_OUT_ETH;  }
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
 8000bd8:	4b03      	ldr	r3, [pc, #12]	@ (8000be8 <control_set_out_eth+0x14>)
 8000bda:	2201      	movs	r2, #1
 8000bdc:	701a      	strb	r2, [r3, #0]
 8000bde:	bf00      	nop
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr
 8000be8:	20000364 	.word	0x20000364

08000bec <control_get_out>:
log_out_t control_get_out(void){ return g_out; }
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	4b03      	ldr	r3, [pc, #12]	@ (8000c00 <control_get_out+0x14>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr
 8000c00:	20000364 	.word	0x20000364

08000c04 <control_set_setpoint_deg>:

void control_set_setpoint_deg(float deg){ g_sp_deg = deg; }
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	ed87 0a01 	vstr	s0, [r7, #4]
 8000c0e:	4a04      	ldr	r2, [pc, #16]	@ (8000c20 <control_set_setpoint_deg+0x1c>)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	6013      	str	r3, [r2, #0]
 8000c14:	bf00      	nop
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr
 8000c20:	20000368 	.word	0x20000368

08000c24 <control_get_setpoint_deg>:
float control_get_setpoint_deg(void){ return g_sp_deg; }
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	4b04      	ldr	r3, [pc, #16]	@ (8000c3c <control_get_setpoint_deg+0x18>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	ee07 3a90 	vmov	s15, r3
 8000c30:	eeb0 0a67 	vmov.f32	s0, s15
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr
 8000c3c:	20000368 	.word	0x20000368

08000c40 <log_router_init>:
#include <string.h>

static volatile log_out_t g_out = LOG_OUT_UART;

void log_router_init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
    logbuf_init();
 8000c44:	f000 f840 	bl	8000cc8 <logbuf_init>
    g_out = LOG_OUT_UART;
 8000c48:	4b02      	ldr	r3, [pc, #8]	@ (8000c54 <log_router_init+0x14>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	701a      	strb	r2, [r3, #0]
}
 8000c4e:	bf00      	nop
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	2000036c 	.word	0x2000036c

08000c58 <log_json>:
void log_set_eth(void)  { g_out = LOG_OUT_ETH;  }
log_out_t log_get_output(void) { return g_out; }

// Enqueue only (ISR-safe). Add newline if missing.
void log_json(const char *json_line)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
    if (!json_line) return;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d01a      	beq.n	8000c9c <log_json+0x44>
    size_t len = strlen(json_line);
 8000c66:	6878      	ldr	r0, [r7, #4]
 8000c68:	f7ff fb3a 	bl	80002e0 <strlen>
 8000c6c:	60f8      	str	r0, [r7, #12]
    logbuf_write((const uint8_t*)json_line, len);
 8000c6e:	68f9      	ldr	r1, [r7, #12]
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f000 f83b 	bl	8000cec <logbuf_write>

    if (len == 0 || json_line[len-1] != '\n') {
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d006      	beq.n	8000c8a <log_json+0x32>
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	687a      	ldr	r2, [r7, #4]
 8000c82:	4413      	add	r3, r2
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	2b0a      	cmp	r3, #10
 8000c88:	d009      	beq.n	8000c9e <log_json+0x46>
        const char nl = '\n';
 8000c8a:	230a      	movs	r3, #10
 8000c8c:	72fb      	strb	r3, [r7, #11]
        logbuf_write((const uint8_t*)&nl, 1);
 8000c8e:	f107 030b 	add.w	r3, r7, #11
 8000c92:	2101      	movs	r1, #1
 8000c94:	4618      	mov	r0, r3
 8000c96:	f000 f829 	bl	8000cec <logbuf_write>
 8000c9a:	e000      	b.n	8000c9e <log_json+0x46>
    if (!json_line) return;
 8000c9c:	bf00      	nop
    }
}
 8000c9e:	3710      	adds	r7, #16
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}

08000ca4 <next_idx>:

static volatile uint16_t w = 0;
static volatile uint16_t r = 0;
static uint8_t buf[LOGBUF_SIZE];

static uint16_t next_idx(uint16_t i){ return (uint16_t)((i + 1U) % LOGBUF_SIZE); }
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	80fb      	strh	r3, [r7, #6]
 8000cae:	88fb      	ldrh	r3, [r7, #6]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8000cb8:	b29b      	uxth	r3, r3
 8000cba:	4618      	mov	r0, r3
 8000cbc:	370c      	adds	r7, #12
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr
	...

08000cc8 <logbuf_init>:

void logbuf_init(void){ w = r = 0; }
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4b05      	ldr	r3, [pc, #20]	@ (8000ce4 <logbuf_init+0x1c>)
 8000cd0:	460a      	mov	r2, r1
 8000cd2:	801a      	strh	r2, [r3, #0]
 8000cd4:	4b04      	ldr	r3, [pc, #16]	@ (8000ce8 <logbuf_init+0x20>)
 8000cd6:	460a      	mov	r2, r1
 8000cd8:	801a      	strh	r2, [r3, #0]
 8000cda:	bf00      	nop
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr
 8000ce4:	20000370 	.word	0x20000370
 8000ce8:	2000036e 	.word	0x2000036e

08000cec <logbuf_write>:

size_t logbuf_write(const uint8_t *data, size_t len)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
 8000cf4:	6039      	str	r1, [r7, #0]
    size_t written = 0;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	60fb      	str	r3, [r7, #12]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cfa:	b672      	cpsid	i
}
 8000cfc:	bf00      	nop
    __disable_irq();
    while (written < len) {
 8000cfe:	e01b      	b.n	8000d38 <logbuf_write+0x4c>
        uint16_t nw = next_idx(w);
 8000d00:	4b14      	ldr	r3, [pc, #80]	@ (8000d54 <logbuf_write+0x68>)
 8000d02:	881b      	ldrh	r3, [r3, #0]
 8000d04:	b29b      	uxth	r3, r3
 8000d06:	4618      	mov	r0, r3
 8000d08:	f7ff ffcc 	bl	8000ca4 <next_idx>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	817b      	strh	r3, [r7, #10]
        if (nw == r) break; // full
 8000d10:	4b11      	ldr	r3, [pc, #68]	@ (8000d58 <logbuf_write+0x6c>)
 8000d12:	881b      	ldrh	r3, [r3, #0]
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	897a      	ldrh	r2, [r7, #10]
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d012      	beq.n	8000d42 <logbuf_write+0x56>
        buf[w] = data[written++];
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	1c5a      	adds	r2, r3, #1
 8000d20:	60fa      	str	r2, [r7, #12]
 8000d22:	687a      	ldr	r2, [r7, #4]
 8000d24:	4413      	add	r3, r2
 8000d26:	4a0b      	ldr	r2, [pc, #44]	@ (8000d54 <logbuf_write+0x68>)
 8000d28:	8812      	ldrh	r2, [r2, #0]
 8000d2a:	b292      	uxth	r2, r2
 8000d2c:	7819      	ldrb	r1, [r3, #0]
 8000d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d5c <logbuf_write+0x70>)
 8000d30:	5499      	strb	r1, [r3, r2]
        w = nw;
 8000d32:	4a08      	ldr	r2, [pc, #32]	@ (8000d54 <logbuf_write+0x68>)
 8000d34:	897b      	ldrh	r3, [r7, #10]
 8000d36:	8013      	strh	r3, [r2, #0]
    while (written < len) {
 8000d38:	68fa      	ldr	r2, [r7, #12]
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d3df      	bcc.n	8000d00 <logbuf_write+0x14>
 8000d40:	e000      	b.n	8000d44 <logbuf_write+0x58>
        if (nw == r) break; // full
 8000d42:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8000d44:	b662      	cpsie	i
}
 8000d46:	bf00      	nop
    }
    __enable_irq();
    return written;
 8000d48:	68fb      	ldr	r3, [r7, #12]
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	3710      	adds	r7, #16
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	2000036e 	.word	0x2000036e
 8000d58:	20000370 	.word	0x20000370
 8000d5c:	20000374 	.word	0x20000374

08000d60 <logbuf_read>:
    if (ww >= rr) return (size_t)(ww - rr);
    return (size_t)(LOGBUF_SIZE - rr + ww);
}

size_t logbuf_read(uint8_t *out, size_t maxlen)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	6039      	str	r1, [r7, #0]
    size_t n = 0;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8000d6e:	b672      	cpsid	i
}
 8000d70:	bf00      	nop
    __disable_irq();
    while (n < maxlen && r != w) {
 8000d72:	e015      	b.n	8000da0 <logbuf_read+0x40>
        out[n++] = buf[r];
 8000d74:	4b14      	ldr	r3, [pc, #80]	@ (8000dc8 <logbuf_read+0x68>)
 8000d76:	881b      	ldrh	r3, [r3, #0]
 8000d78:	b29b      	uxth	r3, r3
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	1c5a      	adds	r2, r3, #1
 8000d80:	60fa      	str	r2, [r7, #12]
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	4413      	add	r3, r2
 8000d86:	4a11      	ldr	r2, [pc, #68]	@ (8000dcc <logbuf_read+0x6c>)
 8000d88:	5c52      	ldrb	r2, [r2, r1]
 8000d8a:	701a      	strb	r2, [r3, #0]
        r = next_idx(r);
 8000d8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc8 <logbuf_read+0x68>)
 8000d8e:	881b      	ldrh	r3, [r3, #0]
 8000d90:	b29b      	uxth	r3, r3
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff ff86 	bl	8000ca4 <next_idx>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc8 <logbuf_read+0x68>)
 8000d9e:	801a      	strh	r2, [r3, #0]
    while (n < maxlen && r != w) {
 8000da0:	68fa      	ldr	r2, [r7, #12]
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d207      	bcs.n	8000db8 <logbuf_read+0x58>
 8000da8:	4b07      	ldr	r3, [pc, #28]	@ (8000dc8 <logbuf_read+0x68>)
 8000daa:	881b      	ldrh	r3, [r3, #0]
 8000dac:	b29a      	uxth	r2, r3
 8000dae:	4b08      	ldr	r3, [pc, #32]	@ (8000dd0 <logbuf_read+0x70>)
 8000db0:	881b      	ldrh	r3, [r3, #0]
 8000db2:	b29b      	uxth	r3, r3
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d1dd      	bne.n	8000d74 <logbuf_read+0x14>
  __ASM volatile ("cpsie i" : : : "memory");
 8000db8:	b662      	cpsie	i
}
 8000dba:	bf00      	nop
    }
    __enable_irq();
    return n;
 8000dbc:	68fb      	ldr	r3, [r7, #12]
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3710      	adds	r7, #16
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20000370 	.word	0x20000370
 8000dcc:	20000374 	.word	0x20000374
 8000dd0:	2000036e 	.word	0x2000036e

08000dd4 <MotorControl_Init>:
  * @retval None
  */
PWM_Handle_TypeDef hand1 = PWM_INIT_HANDLE(&htim1, TIM_CHANNEL_2);

void MotorControl_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
    float Ts = 1.0f / PID_FREQUENCY_HZ;
 8000dda:	4b14      	ldr	r3, [pc, #80]	@ (8000e2c <MotorControl_Init+0x58>)
 8000ddc:	607b      	str	r3, [r7, #4]

    last_hw_cnt = __HAL_TIM_GET_COUNTER(&htim2);
 8000dde:	4b14      	ldr	r3, [pc, #80]	@ (8000e30 <MotorControl_Init+0x5c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000de4:	4a13      	ldr	r2, [pc, #76]	@ (8000e34 <MotorControl_Init+0x60>)
 8000de6:	6013      	str	r3, [r2, #0]

    /* CMSIS-DSP PID Configuration */
    PID.Kp = 0.4f;
 8000de8:	4b13      	ldr	r3, [pc, #76]	@ (8000e38 <MotorControl_Init+0x64>)
 8000dea:	4a14      	ldr	r2, [pc, #80]	@ (8000e3c <MotorControl_Init+0x68>)
 8000dec:	619a      	str	r2, [r3, #24]
    PID.Ki = 0.01f * Ts;
 8000dee:	edd7 7a01 	vldr	s15, [r7, #4]
 8000df2:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8000e40 <MotorControl_Init+0x6c>
 8000df6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8000e38 <MotorControl_Init+0x64>)
 8000dfc:	edc3 7a07 	vstr	s15, [r3, #28]
    PID.Kd = 0.02f / Ts;
 8000e00:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8000e44 <MotorControl_Init+0x70>
 8000e04:	ed97 7a01 	vldr	s14, [r7, #4]
 8000e08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e0c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e38 <MotorControl_Init+0x64>)
 8000e0e:	edc3 7a08 	vstr	s15, [r3, #32]

    arm_pid_init_f32(&PID, 1);
 8000e12:	2101      	movs	r1, #1
 8000e14:	4808      	ldr	r0, [pc, #32]	@ (8000e38 <MotorControl_Init+0x64>)
 8000e16:	f7ff fdf5 	bl	8000a04 <arm_pid_init_f32>

    pidrb_init();
 8000e1a:	f000 facd 	bl	80013b8 <pidrb_init>

    /* Start PWM Generation */
    PWM_Init(&hand1);
 8000e1e:	480a      	ldr	r0, [pc, #40]	@ (8000e48 <MotorControl_Init+0x74>)
 8000e20:	f000 fb66 	bl	80014f0 <PWM_Init>
}
 8000e24:	bf00      	nop
 8000e26:	3708      	adds	r7, #8
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	3ca3d70a 	.word	0x3ca3d70a
 8000e30:	20003714 	.word	0x20003714
 8000e34:	20002398 	.word	0x20002398
 8000e38:	20002374 	.word	0x20002374
 8000e3c:	3ecccccd 	.word	0x3ecccccd
 8000e40:	3c23d70a 	.word	0x3c23d70a
 8000e44:	3ca3d70a 	.word	0x3ca3d70a
 8000e48:	20000000 	.word	0x20000000

08000e4c <MotorControl_Step>:
  * Calculates position and updates actuators.
  * @note   Called from TIM7 IRQ Handler at 1kHz.
  * @retval None
  */
void MotorControl_Step(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b08e      	sub	sp, #56	@ 0x38
 8000e50:	af00      	add	r7, sp, #0
    /* Update position from encoder counts */
    uint32_t current_hw_cnt = __HAL_TIM_GET_COUNTER(&htim2);
 8000e52:	4b8b      	ldr	r3, [pc, #556]	@ (8001080 <MotorControl_Step+0x234>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e58:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t hw_delta = current_hw_cnt - last_hw_cnt;
 8000e5a:	4b8a      	ldr	r3, [pc, #552]	@ (8001084 <MotorControl_Step+0x238>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    last_hw_cnt = current_hw_cnt;
 8000e64:	4a87      	ldr	r2, [pc, #540]	@ (8001084 <MotorControl_Step+0x238>)
 8000e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e68:	6013      	str	r3, [r2, #0]

    /* Determine direction based on control history */
    int32_t signed_delta = (last_out >= 0) ? (int32_t)hw_delta : -(int32_t)hw_delta;
 8000e6a:	4b87      	ldr	r3, [pc, #540]	@ (8001088 <MotorControl_Step+0x23c>)
 8000e6c:	edd3 7a00 	vldr	s15, [r3]
 8000e70:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e78:	db01      	blt.n	8000e7e <MotorControl_Step+0x32>
 8000e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e7c:	e001      	b.n	8000e82 <MotorControl_Step+0x36>
 8000e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e80:	425b      	negs	r3, r3
 8000e82:	62bb      	str	r3, [r7, #40]	@ 0x28
    float step_deg = ((float)signed_delta / PULSES_PER_REV) * 360.0f;
 8000e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e86:	ee07 3a90 	vmov	s15, r3
 8000e8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e8e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800108c <MotorControl_Step+0x240>
 8000e92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e96:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8001090 <MotorControl_Step+0x244>
 8000e9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e9e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    current_pos_deg += step_deg;
 8000ea2:	4b7c      	ldr	r3, [pc, #496]	@ (8001094 <MotorControl_Step+0x248>)
 8000ea4:	ed93 7a00 	vldr	s14, [r3]
 8000ea8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000eac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000eb0:	4b78      	ldr	r3, [pc, #480]	@ (8001094 <MotorControl_Step+0x248>)
 8000eb2:	edc3 7a00 	vstr	s15, [r3]

    /* Compute control effort */
    float error = control_get_setpoint_deg() - current_pos_deg;
 8000eb6:	f7ff feb5 	bl	8000c24 <control_get_setpoint_deg>
 8000eba:	eeb0 7a40 	vmov.f32	s14, s0
 8000ebe:	4b75      	ldr	r3, [pc, #468]	@ (8001094 <MotorControl_Step+0x248>)
 8000ec0:	edd3 7a00 	vldr	s15, [r3]
 8000ec4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ec8:	edc7 7a08 	vstr	s15, [r7, #32]
 8000ecc:	4b72      	ldr	r3, [pc, #456]	@ (8001098 <MotorControl_Step+0x24c>)
 8000ece:	61fb      	str	r3, [r7, #28]
 8000ed0:	6a3b      	ldr	r3, [r7, #32]
 8000ed2:	61bb      	str	r3, [r7, #24]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8000ed4:	69fb      	ldr	r3, [r7, #28]
 8000ed6:	ed93 7a00 	vldr	s14, [r3]
 8000eda:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ede:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8000ee2:	69fb      	ldr	r3, [r7, #28]
 8000ee4:	edd3 6a01 	vldr	s13, [r3, #4]
 8000ee8:	69fb      	ldr	r3, [r7, #28]
 8000eea:	edd3 7a03 	vldr	s15, [r3, #12]
 8000eee:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8000ef2:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8000ef6:	69fb      	ldr	r3, [r7, #28]
 8000ef8:	edd3 6a02 	vldr	s13, [r3, #8]
 8000efc:	69fb      	ldr	r3, [r7, #28]
 8000efe:	edd3 7a04 	vldr	s15, [r3, #16]
 8000f02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f06:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8000f10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f14:	edc7 7a05 	vstr	s15, [r7, #20]

    /* Update state */
    S->state[1] = S->state[0];
 8000f18:	69fb      	ldr	r3, [r7, #28]
 8000f1a:	68da      	ldr	r2, [r3, #12]
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	69ba      	ldr	r2, [r7, #24]
 8000f24:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8000f26:	69fb      	ldr	r3, [r7, #28]
 8000f28:	697a      	ldr	r2, [r7, #20]
 8000f2a:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8000f2c:	697b      	ldr	r3, [r7, #20]
    out = arm_pid_f32(&PID, error);
 8000f2e:	4a5b      	ldr	r2, [pc, #364]	@ (800109c <MotorControl_Step+0x250>)
 8000f30:	6013      	str	r3, [r2, #0]

    float out_pwm = out;
 8000f32:	4b5a      	ldr	r3, [pc, #360]	@ (800109c <MotorControl_Step+0x250>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	637b      	str	r3, [r7, #52]	@ 0x34
    /* Output clamping */
    if (out > 50.0f) out_pwm = 50.f;
 8000f38:	4b58      	ldr	r3, [pc, #352]	@ (800109c <MotorControl_Step+0x250>)
 8000f3a:	edd3 7a00 	vldr	s15, [r3]
 8000f3e:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 80010a0 <MotorControl_Step+0x254>
 8000f42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f4a:	dd02      	ble.n	8000f52 <MotorControl_Step+0x106>
 8000f4c:	4b55      	ldr	r3, [pc, #340]	@ (80010a4 <MotorControl_Step+0x258>)
 8000f4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f50:	e00b      	b.n	8000f6a <MotorControl_Step+0x11e>
    else if (out < -50.0f) out_pwm = -50.0f;
 8000f52:	4b52      	ldr	r3, [pc, #328]	@ (800109c <MotorControl_Step+0x250>)
 8000f54:	edd3 7a00 	vldr	s15, [r3]
 8000f58:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 80010a8 <MotorControl_Step+0x25c>
 8000f5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f64:	d501      	bpl.n	8000f6a <MotorControl_Step+0x11e>
 8000f66:	4b51      	ldr	r3, [pc, #324]	@ (80010ac <MotorControl_Step+0x260>)
 8000f68:	637b      	str	r3, [r7, #52]	@ 0x34

    if(out < 15.0f && out > 5.0f) out_pwm = 20.0f;
 8000f6a:	4b4c      	ldr	r3, [pc, #304]	@ (800109c <MotorControl_Step+0x250>)
 8000f6c:	edd3 7a00 	vldr	s15, [r3]
 8000f70:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8000f74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f7c:	d50c      	bpl.n	8000f98 <MotorControl_Step+0x14c>
 8000f7e:	4b47      	ldr	r3, [pc, #284]	@ (800109c <MotorControl_Step+0x250>)
 8000f80:	edd3 7a00 	vldr	s15, [r3]
 8000f84:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8000f88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f90:	dd02      	ble.n	8000f98 <MotorControl_Step+0x14c>
 8000f92:	4b47      	ldr	r3, [pc, #284]	@ (80010b0 <MotorControl_Step+0x264>)
 8000f94:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f96:	e015      	b.n	8000fc4 <MotorControl_Step+0x178>
    else if(out > -15.0f && out < -5.0f) out_pwm = -20.0f;
 8000f98:	4b40      	ldr	r3, [pc, #256]	@ (800109c <MotorControl_Step+0x250>)
 8000f9a:	edd3 7a00 	vldr	s15, [r3]
 8000f9e:	eeba 7a0e 	vmov.f32	s14, #174	@ 0xc1700000 -15.0
 8000fa2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000faa:	dd0b      	ble.n	8000fc4 <MotorControl_Step+0x178>
 8000fac:	4b3b      	ldr	r3, [pc, #236]	@ (800109c <MotorControl_Step+0x250>)
 8000fae:	edd3 7a00 	vldr	s15, [r3]
 8000fb2:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 8000fb6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fbe:	d501      	bpl.n	8000fc4 <MotorControl_Step+0x178>
 8000fc0:	4b3c      	ldr	r3, [pc, #240]	@ (80010b4 <MotorControl_Step+0x268>)
 8000fc2:	637b      	str	r3, [r7, #52]	@ 0x34

    if(out < 5.0f && out > -5.0f) out_pwm = 0;
 8000fc4:	4b35      	ldr	r3, [pc, #212]	@ (800109c <MotorControl_Step+0x250>)
 8000fc6:	edd3 7a00 	vldr	s15, [r3]
 8000fca:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8000fce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fd6:	d50c      	bpl.n	8000ff2 <MotorControl_Step+0x1a6>
 8000fd8:	4b30      	ldr	r3, [pc, #192]	@ (800109c <MotorControl_Step+0x250>)
 8000fda:	edd3 7a00 	vldr	s15, [r3]
 8000fde:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 8000fe2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fea:	dd02      	ble.n	8000ff2 <MotorControl_Step+0x1a6>
 8000fec:	f04f 0300 	mov.w	r3, #0
 8000ff0:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Actuator update */
    if (out_pwm >= 0) {
 8000ff2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000ff6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ffe:	db0b      	blt.n	8001018 <MotorControl_Step+0x1cc>
        HAL_GPIO_WritePin(MOTOR_DIR_GPIO_Port, MOTOR_DIR_Pin, GPIO_PIN_SET);
 8001000:	2201      	movs	r2, #1
 8001002:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001006:	482c      	ldr	r0, [pc, #176]	@ (80010b8 <MotorControl_Step+0x26c>)
 8001008:	f003 fe14 	bl	8004c34 <HAL_GPIO_WritePin>
        PWM_WriteDuty(&hand1, out_pwm);
 800100c:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8001010:	482a      	ldr	r0, [pc, #168]	@ (80010bc <MotorControl_Step+0x270>)
 8001012:	f000 fa85 	bl	8001520 <PWM_WriteDuty>
 8001016:	e00e      	b.n	8001036 <MotorControl_Step+0x1ea>
    } else {
        HAL_GPIO_WritePin(MOTOR_DIR_GPIO_Port, MOTOR_DIR_Pin, GPIO_PIN_RESET);
 8001018:	2200      	movs	r2, #0
 800101a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800101e:	4826      	ldr	r0, [pc, #152]	@ (80010b8 <MotorControl_Step+0x26c>)
 8001020:	f003 fe08 	bl	8004c34 <HAL_GPIO_WritePin>
        PWM_WriteDuty(&hand1, -out_pwm);
 8001024:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001028:	eef1 7a67 	vneg.f32	s15, s15
 800102c:	eeb0 0a67 	vmov.f32	s0, s15
 8001030:	4822      	ldr	r0, [pc, #136]	@ (80010bc <MotorControl_Step+0x270>)
 8001032:	f000 fa75 	bl	8001520 <PWM_WriteDuty>
    }

    last_out = out;
 8001036:	4b19      	ldr	r3, [pc, #100]	@ (800109c <MotorControl_Step+0x250>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a13      	ldr	r2, [pc, #76]	@ (8001088 <MotorControl_Step+0x23c>)
 800103c:	6013      	str	r3, [r2, #0]

    /* Log telemetry data */
    pid_sample_t s = {
        .t_ms = HAL_GetTick(),
 800103e:	f001 fcaf 	bl	80029a0 <HAL_GetTick>
 8001042:	4603      	mov	r3, r0
    pid_sample_t s = {
 8001044:	603b      	str	r3, [r7, #0]
 8001046:	4b13      	ldr	r3, [pc, #76]	@ (8001094 <MotorControl_Step+0x248>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	607b      	str	r3, [r7, #4]
        .pos_deg = current_pos_deg,
        .spd_deg_s = step_deg * PID_FREQUENCY_HZ,
 800104c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001050:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80010a0 <MotorControl_Step+0x254>
 8001054:	ee67 7a87 	vmul.f32	s15, s15, s14
    pid_sample_t s = {
 8001058:	edc7 7a02 	vstr	s15, [r7, #8]
        .sp_deg = control_get_setpoint_deg(),
 800105c:	f7ff fde2 	bl	8000c24 <control_get_setpoint_deg>
 8001060:	eef0 7a40 	vmov.f32	s15, s0
    pid_sample_t s = {
 8001064:	edc7 7a03 	vstr	s15, [r7, #12]
 8001068:	4b0c      	ldr	r3, [pc, #48]	@ (800109c <MotorControl_Step+0x250>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	613b      	str	r3, [r7, #16]
        .out = out
    };
    pidrb_push_isr(&s);
 800106e:	463b      	mov	r3, r7
 8001070:	4618      	mov	r0, r3
 8001072:	f000 f9cb 	bl	800140c <pidrb_push_isr>
}
 8001076:	bf00      	nop
 8001078:	3738      	adds	r7, #56	@ 0x38
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	20003714 	.word	0x20003714
 8001084:	20002398 	.word	0x20002398
 8001088:	200023a0 	.word	0x200023a0
 800108c:	42c00000 	.word	0x42c00000
 8001090:	43b40000 	.word	0x43b40000
 8001094:	2000239c 	.word	0x2000239c
 8001098:	20002374 	.word	0x20002374
 800109c:	200023a4 	.word	0x200023a4
 80010a0:	42480000 	.word	0x42480000
 80010a4:	42480000 	.word	0x42480000
 80010a8:	c2480000 	.word	0xc2480000
 80010ac:	c2480000 	.word	0xc2480000
 80010b0:	41a00000 	.word	0x41a00000
 80010b4:	c1a00000 	.word	0xc1a00000
 80010b8:	40020c00 	.word	0x40020c00
 80010bc:	20000000 	.word	0x20000000

080010c0 <NetDiscover>:
#define DISCOVERY_PORT 40000
#define TCP_PORT       5000
#define MY_NAME        "stm32-f767zi"

void NetDiscover()
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b0d6      	sub	sp, #344	@ 0x158
 80010c4:	af02      	add	r7, sp, #8

  // Wait a bit so LwIP finishes init (important!)
  osDelay(500);
 80010c6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010ca:	f008 fc58 	bl	800997e <osDelay>

  int s = socket(AF_INET, SOCK_DGRAM, IPPROTO_UDP);
 80010ce:	2211      	movs	r2, #17
 80010d0:	2102      	movs	r1, #2
 80010d2:	2002      	movs	r0, #2
 80010d4:	f00f f82a 	bl	801012c <lwip_socket>
 80010d8:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  if (s < 0) {
 80010dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	da04      	bge.n	80010ee <NetDiscover+0x2e>
    for(;;) osDelay(1000);
 80010e4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010e8:	f008 fc49 	bl	800997e <osDelay>
 80010ec:	e7fa      	b.n	80010e4 <NetDiscover+0x24>
  }

  osDelay(50000);
 80010ee:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80010f2:	f008 fc44 	bl	800997e <osDelay>

  int opt = 1;
 80010f6:	2301      	movs	r3, #1
 80010f8:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
  setsockopt(s, SOL_SOCKET, SO_REUSEADDR, &opt, sizeof(opt));
 80010fc:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8001100:	2204      	movs	r2, #4
 8001102:	9200      	str	r2, [sp, #0]
 8001104:	2204      	movs	r2, #4
 8001106:	f640 71ff 	movw	r1, #4095	@ 0xfff
 800110a:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 800110e:	f00f fa23 	bl	8010558 <lwip_setsockopt>

  struct sockaddr_in addr;
  memset(&addr, 0, sizeof(addr));
 8001112:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 8001116:	2210      	movs	r2, #16
 8001118:	2100      	movs	r1, #0
 800111a:	4618      	mov	r0, r3
 800111c:	f01d f996 	bl	801e44c <memset>
  addr.sin_family = AF_INET;
 8001120:	2302      	movs	r3, #2
 8001122:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
  addr.sin_port = htons(DISCOVERY_PORT);
 8001126:	f649 4040 	movw	r0, #40000	@ 0x9c40
 800112a:	f00f fdc5 	bl	8010cb8 <lwip_htons>
 800112e:	4603      	mov	r3, r0
 8001130:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
  addr.sin_addr.s_addr = htonl(INADDR_ANY);
 8001134:	2000      	movs	r0, #0
 8001136:	f00f fdd5 	bl	8010ce4 <lwip_htonl>
 800113a:	4603      	mov	r3, r0
 800113c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

  bind(s, (struct sockaddr*)&addr, sizeof(addr));
 8001140:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 8001144:	2210      	movs	r2, #16
 8001146:	4619      	mov	r1, r3
 8001148:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 800114c:	f00e fa9a 	bl	800f684 <lwip_bind>

  char rx[128];
  for (;;) {
    struct sockaddr_in from;
    socklen_t fromlen = sizeof(from);
 8001150:	2310      	movs	r3, #16
 8001152:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    int n = recvfrom(s, rx, sizeof(rx)-1, 0, (struct sockaddr*)&from, &fromlen);
 8001156:	f107 01b4 	add.w	r1, r7, #180	@ 0xb4
 800115a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800115e:	9301      	str	r3, [sp, #4]
 8001160:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	2300      	movs	r3, #0
 8001168:	227f      	movs	r2, #127	@ 0x7f
 800116a:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 800116e:	f00e fe25 	bl	800fdbc <lwip_recvfrom>
 8001172:	f8c7 0148 	str.w	r0, [r7, #328]	@ 0x148
    if (n <= 0) continue;
 8001176:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800117a:	2b00      	cmp	r3, #0
 800117c:	dd2a      	ble.n	80011d4 <NetDiscover+0x114>
    rx[n] = 0;
 800117e:	f107 02b4 	add.w	r2, r7, #180	@ 0xb4
 8001182:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8001186:	4413      	add	r3, r2
 8001188:	2200      	movs	r2, #0
 800118a:	701a      	strb	r2, [r3, #0]

    if (strstr(rx, "WHO_IS_STM32?") != NULL) {
 800118c:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001190:	4911      	ldr	r1, [pc, #68]	@ (80011d8 <NetDiscover+0x118>)
 8001192:	4618      	mov	r0, r3
 8001194:	f01d f974 	bl	801e480 <strstr>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d0d8      	beq.n	8001150 <NetDiscover+0x90>
      char reply[160];
      // Reply without hardcoding IP: PC already knows sender and can use that
      // But we include TCP port + name
      snprintf(reply, sizeof(reply), "STM32F767ZI;TCP=%d;NAME=%s\n", TCP_PORT, MY_NAME);
 800119e:	4638      	mov	r0, r7
 80011a0:	4b0e      	ldr	r3, [pc, #56]	@ (80011dc <NetDiscover+0x11c>)
 80011a2:	9300      	str	r3, [sp, #0]
 80011a4:	f241 3388 	movw	r3, #5000	@ 0x1388
 80011a8:	4a0d      	ldr	r2, [pc, #52]	@ (80011e0 <NetDiscover+0x120>)
 80011aa:	21a0      	movs	r1, #160	@ 0xa0
 80011ac:	f01c f92c 	bl	801d408 <sniprintf>
      sendto(s, reply, (int)strlen(reply), 0, (struct sockaddr*)&from, fromlen);
 80011b0:	463b      	mov	r3, r7
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff f894 	bl	80002e0 <strlen>
 80011b8:	4602      	mov	r2, r0
 80011ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80011be:	4639      	mov	r1, r7
 80011c0:	9301      	str	r3, [sp, #4]
 80011c2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80011c6:	9300      	str	r3, [sp, #0]
 80011c8:	2300      	movs	r3, #0
 80011ca:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 80011ce:	f00e fefb 	bl	800ffc8 <lwip_sendto>
 80011d2:	e7bd      	b.n	8001150 <NetDiscover+0x90>
    if (n <= 0) continue;
 80011d4:	bf00      	nop
  for (;;) {
 80011d6:	e7bb      	b.n	8001150 <NetDiscover+0x90>
 80011d8:	0802102c 	.word	0x0802102c
 80011dc:	08021058 	.word	0x08021058
 80011e0:	0802103c 	.word	0x0802103c

080011e4 <NetServer>:
#define TCP_PORT 5000

void handle_line(const char *line); // from command_handler.c

void NetServer(void const * argument)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	f5ad 7d30 	sub.w	sp, sp, #704	@ 0x2c0
 80011ea:	af02      	add	r7, sp, #8
 80011ec:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80011f0:	f5a3 732d 	sub.w	r3, r3, #692	@ 0x2b4
 80011f4:	6018      	str	r0, [r3, #0]
	// Wait a bit so LwIP finishes init (important!)
	osDelay(500);
 80011f6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011fa:	f008 fbc0 	bl	800997e <osDelay>
	volatile int g_client_fd = -1;
 80011fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001202:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c


	int srv = socket(AF_INET, SOCK_STREAM, IPPROTO_TCP);
 8001206:	2206      	movs	r2, #6
 8001208:	2101      	movs	r1, #1
 800120a:	2002      	movs	r0, #2
 800120c:	f00e ff8e 	bl	801012c <lwip_socket>
 8001210:	f8c7 02ac 	str.w	r0, [r7, #684]	@ 0x2ac

	int opt = 1;
 8001214:	2301      	movs	r3, #1
 8001216:	f8c7 3298 	str.w	r3, [r7, #664]	@ 0x298
	setsockopt(srv, SOL_SOCKET, SO_REUSEADDR, &opt, sizeof(opt));
 800121a:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 800121e:	2204      	movs	r2, #4
 8001220:	9200      	str	r2, [sp, #0]
 8001222:	2204      	movs	r2, #4
 8001224:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8001228:	f8d7 02ac 	ldr.w	r0, [r7, #684]	@ 0x2ac
 800122c:	f00f f994 	bl	8010558 <lwip_setsockopt>

	struct sockaddr_in addr;
	memset(&addr, 0, sizeof(addr));
 8001230:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 8001234:	2210      	movs	r2, #16
 8001236:	2100      	movs	r1, #0
 8001238:	4618      	mov	r0, r3
 800123a:	f01d f907 	bl	801e44c <memset>
	addr.sin_family = AF_INET;
 800123e:	2302      	movs	r3, #2
 8001240:	f887 3289 	strb.w	r3, [r7, #649]	@ 0x289
	addr.sin_port = htons(TCP_PORT);
 8001244:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001248:	f00f fd36 	bl	8010cb8 <lwip_htons>
 800124c:	4603      	mov	r3, r0
 800124e:	f8a7 328a 	strh.w	r3, [r7, #650]	@ 0x28a
	addr.sin_addr.s_addr = htonl(INADDR_ANY);
 8001252:	2000      	movs	r0, #0
 8001254:	f00f fd46 	bl	8010ce4 <lwip_htonl>
 8001258:	4603      	mov	r3, r0
 800125a:	f8c7 328c 	str.w	r3, [r7, #652]	@ 0x28c

	bind(srv, (struct sockaddr*)&addr, sizeof(addr));
 800125e:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 8001262:	2210      	movs	r2, #16
 8001264:	4619      	mov	r1, r3
 8001266:	f8d7 02ac 	ldr.w	r0, [r7, #684]	@ 0x2ac
 800126a:	f00e fa0b 	bl	800f684 <lwip_bind>
	listen(srv, 1);
 800126e:	2101      	movs	r1, #1
 8001270:	f8d7 02ac 	ldr.w	r0, [r7, #684]	@ 0x2ac
 8001274:	f00e faca 	bl	800f80c <lwip_listen>

	for (;;) {
	  int c = accept(srv, NULL, NULL);
 8001278:	2200      	movs	r2, #0
 800127a:	2100      	movs	r1, #0
 800127c:	f8d7 02ac 	ldr.w	r0, [r7, #684]	@ 0x2ac
 8001280:	f00e f8e2 	bl	800f448 <lwip_accept>
 8001284:	f8c7 02a8 	str.w	r0, [r7, #680]	@ 0x2a8
	  g_client_fd = c;
 8001288:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 800128c:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c

	  // simple line buffer
	  char inbuf[512];
	  int inlen = 0;
 8001290:	2300      	movs	r3, #0
 8001292:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4

	  for (;;) {
		  char tmp[128];
		  int n = recv(c, tmp, sizeof(tmp), 0);
 8001296:	f107 0108 	add.w	r1, r7, #8
 800129a:	2300      	movs	r3, #0
 800129c:	2280      	movs	r2, #128	@ 0x80
 800129e:	f8d7 02a8 	ldr.w	r0, [r7, #680]	@ 0x2a8
 80012a2:	f00e fe1d 	bl	800fee0 <lwip_recv>
 80012a6:	f8c7 02a4 	str.w	r0, [r7, #676]	@ 0x2a4
		  if (n <= 0) break; // disconnected
 80012aa:	f8d7 32a4 	ldr.w	r3, [r7, #676]	@ 0x2a4
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	dc08      	bgt.n	80012c4 <NetServer+0xe0>
				  inlen = 0;
			  }
		  }
		  osDelay(1);
	  }
	  close(c);
 80012b2:	f8d7 02a8 	ldr.w	r0, [r7, #680]	@ 0x2a8
 80012b6:	f00e fa53 	bl	800f760 <lwip_close>
	  g_client_fd = -1;
 80012ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012be:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
	for (;;) {
 80012c2:	e7d9      	b.n	8001278 <NetServer+0x94>
		  for (int i = 0; i < n; i++) {
 80012c4:	2300      	movs	r3, #0
 80012c6:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
 80012ca:	e034      	b.n	8001336 <NetServer+0x152>
			  char ch = tmp[i];
 80012cc:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80012d0:	f5a3 722c 	sub.w	r2, r3, #688	@ 0x2b0
 80012d4:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 80012d8:	4413      	add	r3, r2
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	f887 32a3 	strb.w	r3, [r7, #675]	@ 0x2a3
			  if (inlen < (int)sizeof(inbuf)-1) {
 80012e0:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 80012e4:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 80012e8:	dc0b      	bgt.n	8001302 <NetServer+0x11e>
				  inbuf[inlen++] = ch;
 80012ea:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 80012ee:	1c5a      	adds	r2, r3, #1
 80012f0:	f8c7 22b4 	str.w	r2, [r7, #692]	@ 0x2b4
 80012f4:	f507 722e 	add.w	r2, r7, #696	@ 0x2b8
 80012f8:	f5a2 720c 	sub.w	r2, r2, #560	@ 0x230
 80012fc:	f897 12a3 	ldrb.w	r1, [r7, #675]	@ 0x2a3
 8001300:	54d1      	strb	r1, [r2, r3]
			  if (ch == '\n') {
 8001302:	f897 32a3 	ldrb.w	r3, [r7, #675]	@ 0x2a3
 8001306:	2b0a      	cmp	r3, #10
 8001308:	d110      	bne.n	800132c <NetServer+0x148>
				  inbuf[inlen] = 0;
 800130a:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800130e:	f5a3 720c 	sub.w	r2, r3, #560	@ 0x230
 8001312:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8001316:	4413      	add	r3, r2
 8001318:	2200      	movs	r2, #0
 800131a:	701a      	strb	r2, [r3, #0]
				  handle_line(inbuf);
 800131c:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff fbbf 	bl	8000aa4 <handle_line>
				  inlen = 0;
 8001326:	2300      	movs	r3, #0
 8001328:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
		  for (int i = 0; i < n; i++) {
 800132c:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 8001330:	3301      	adds	r3, #1
 8001332:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
 8001336:	f8d7 22b0 	ldr.w	r2, [r7, #688]	@ 0x2b0
 800133a:	f8d7 32a4 	ldr.w	r3, [r7, #676]	@ 0x2a4
 800133e:	429a      	cmp	r2, r3
 8001340:	dbc4      	blt.n	80012cc <NetServer+0xe8>
		  osDelay(1);
 8001342:	2001      	movs	r0, #1
 8001344:	f008 fb1b 	bl	800997e <osDelay>
	  for (;;) {
 8001348:	e7a5      	b.n	8001296 <NetServer+0xb2>
	...

0800134c <NetTx>:

extern volatile int g_client_fd;


void NetTx()
{
 800134c:	b580      	push	{r7, lr}
 800134e:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 8001352:	af00      	add	r7, sp, #0
  for(;;)
  {
	  uint8_t out[512];

	      for (;;) {
	          if (control_get_out() != LOG_OUT_ETH) {
 8001354:	f7ff fc4a 	bl	8000bec <control_get_out>
 8001358:	4603      	mov	r3, r0
 800135a:	2b01      	cmp	r3, #1
 800135c:	d003      	beq.n	8001366 <NetTx+0x1a>
	              osDelay(50);
 800135e:	2032      	movs	r0, #50	@ 0x32
 8001360:	f008 fb0d 	bl	800997e <osDelay>
	              continue;
 8001364:	e025      	b.n	80013b2 <NetTx+0x66>
	          }

	          int c = g_client_fd;
 8001366:	4b13      	ldr	r3, [pc, #76]	@ (80013b4 <NetTx+0x68>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
	          if (c >= 0) {
 800136e:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8001372:	2b00      	cmp	r3, #0
 8001374:	db1a      	blt.n	80013ac <NetTx+0x60>
	              size_t n = logbuf_read(out, sizeof(out));
 8001376:	1d3b      	adds	r3, r7, #4
 8001378:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff fcef 	bl	8000d60 <logbuf_read>
 8001382:	f8c7 0208 	str.w	r0, [r7, #520]	@ 0x208
	              if (n > 0) {
 8001386:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 800138a:	2b00      	cmp	r3, #0
 800138c:	d00a      	beq.n	80013a4 <NetTx+0x58>
	                  int sent = send(c, out, (int)n, 0);
 800138e:	1d39      	adds	r1, r7, #4
 8001390:	2300      	movs	r3, #0
 8001392:	f8d7 2208 	ldr.w	r2, [r7, #520]	@ 0x208
 8001396:	f8d7 020c 	ldr.w	r0, [r7, #524]	@ 0x20c
 800139a:	f00e fdb7 	bl	800ff0c <lwip_send>
 800139e:	f8c7 0204 	str.w	r0, [r7, #516]	@ 0x204
 80013a2:	e7d7      	b.n	8001354 <NetTx+0x8>
	                  if (sent <= 0) {
	                      // server task will close and reset g_client_fd
	                  }
	              } else {
	                  osDelay(10);
 80013a4:	200a      	movs	r0, #10
 80013a6:	f008 faea 	bl	800997e <osDelay>
 80013aa:	e7d3      	b.n	8001354 <NetTx+0x8>
	              }
	          } else {
	              osDelay(50);
 80013ac:	2032      	movs	r0, #50	@ 0x32
 80013ae:	f008 fae6 	bl	800997e <osDelay>
	      for (;;) {
 80013b2:	e7cf      	b.n	8001354 <NetTx+0x8>
 80013b4:	2000000c 	.word	0x2000000c

080013b8 <pidrb_init>:

static pid_sample_t rb[PIDRB_N];
static volatile uint16_t w = 0, r = 0;
static volatile uint32_t dropped = 0;

void pidrb_init(void) { w = r = 0; dropped = 0; }
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	2100      	movs	r1, #0
 80013be:	4b07      	ldr	r3, [pc, #28]	@ (80013dc <pidrb_init+0x24>)
 80013c0:	460a      	mov	r2, r1
 80013c2:	801a      	strh	r2, [r3, #0]
 80013c4:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <pidrb_init+0x28>)
 80013c6:	460a      	mov	r2, r1
 80013c8:	801a      	strh	r2, [r3, #0]
 80013ca:	4b06      	ldr	r3, [pc, #24]	@ (80013e4 <pidrb_init+0x2c>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	bf00      	nop
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	20002daa 	.word	0x20002daa
 80013e0:	20002da8 	.word	0x20002da8
 80013e4:	20002dac 	.word	0x20002dac

080013e8 <next_i>:

static uint16_t next_i(uint16_t i){ return (uint16_t)((i + 1U) % PIDRB_N); }
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	80fb      	strh	r3, [r7, #6]
 80013f2:	88fb      	ldrh	r3, [r7, #6]
 80013f4:	3301      	adds	r3, #1
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	4618      	mov	r0, r3
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
	...

0800140c <pidrb_push_isr>:

void pidrb_push_isr(const pid_sample_t *s)
{
 800140c:	b5b0      	push	{r4, r5, r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  uint16_t nw = next_i(w);
 8001414:	4b15      	ldr	r3, [pc, #84]	@ (800146c <pidrb_push_isr+0x60>)
 8001416:	881b      	ldrh	r3, [r3, #0]
 8001418:	b29b      	uxth	r3, r3
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff ffe4 	bl	80013e8 <next_i>
 8001420:	4603      	mov	r3, r0
 8001422:	81fb      	strh	r3, [r7, #14]
  if (nw == r) { dropped++; return; }  // full
 8001424:	4b12      	ldr	r3, [pc, #72]	@ (8001470 <pidrb_push_isr+0x64>)
 8001426:	881b      	ldrh	r3, [r3, #0]
 8001428:	b29b      	uxth	r3, r3
 800142a:	89fa      	ldrh	r2, [r7, #14]
 800142c:	429a      	cmp	r2, r3
 800142e:	d105      	bne.n	800143c <pidrb_push_isr+0x30>
 8001430:	4b10      	ldr	r3, [pc, #64]	@ (8001474 <pidrb_push_isr+0x68>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	3301      	adds	r3, #1
 8001436:	4a0f      	ldr	r2, [pc, #60]	@ (8001474 <pidrb_push_isr+0x68>)
 8001438:	6013      	str	r3, [r2, #0]
 800143a:	e013      	b.n	8001464 <pidrb_push_isr+0x58>
  rb[w] = *s;
 800143c:	4b0b      	ldr	r3, [pc, #44]	@ (800146c <pidrb_push_isr+0x60>)
 800143e:	881b      	ldrh	r3, [r3, #0]
 8001440:	b29b      	uxth	r3, r3
 8001442:	4619      	mov	r1, r3
 8001444:	4a0c      	ldr	r2, [pc, #48]	@ (8001478 <pidrb_push_isr+0x6c>)
 8001446:	460b      	mov	r3, r1
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	440b      	add	r3, r1
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	441a      	add	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	4614      	mov	r4, r2
 8001454:	461d      	mov	r5, r3
 8001456:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001458:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800145a:	682b      	ldr	r3, [r5, #0]
 800145c:	6023      	str	r3, [r4, #0]
  w = nw;
 800145e:	4a03      	ldr	r2, [pc, #12]	@ (800146c <pidrb_push_isr+0x60>)
 8001460:	89fb      	ldrh	r3, [r7, #14]
 8001462:	8013      	strh	r3, [r2, #0]
}
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bdb0      	pop	{r4, r5, r7, pc}
 800146a:	bf00      	nop
 800146c:	20002da8 	.word	0x20002da8
 8001470:	20002daa 	.word	0x20002daa
 8001474:	20002dac 	.word	0x20002dac
 8001478:	200023a8 	.word	0x200023a8

0800147c <pidrb_pop>:

int pidrb_pop(pid_sample_t *out)
{
 800147c:	b5b0      	push	{r4, r5, r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  int ok = 0;
 8001484:	2300      	movs	r3, #0
 8001486:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8001488:	b672      	cpsid	i
}
 800148a:	bf00      	nop
  __disable_irq();
  if (r != w) {
 800148c:	4b15      	ldr	r3, [pc, #84]	@ (80014e4 <pidrb_pop+0x68>)
 800148e:	881b      	ldrh	r3, [r3, #0]
 8001490:	b29a      	uxth	r2, r3
 8001492:	4b15      	ldr	r3, [pc, #84]	@ (80014e8 <pidrb_pop+0x6c>)
 8001494:	881b      	ldrh	r3, [r3, #0]
 8001496:	b29b      	uxth	r3, r3
 8001498:	429a      	cmp	r2, r3
 800149a:	d01c      	beq.n	80014d6 <pidrb_pop+0x5a>
    *out = rb[r];
 800149c:	4b11      	ldr	r3, [pc, #68]	@ (80014e4 <pidrb_pop+0x68>)
 800149e:	881b      	ldrh	r3, [r3, #0]
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	4619      	mov	r1, r3
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	4a11      	ldr	r2, [pc, #68]	@ (80014ec <pidrb_pop+0x70>)
 80014a8:	460b      	mov	r3, r1
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	440b      	add	r3, r1
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	4413      	add	r3, r2
 80014b2:	4604      	mov	r4, r0
 80014b4:	461d      	mov	r5, r3
 80014b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014ba:	682b      	ldr	r3, [r5, #0]
 80014bc:	6023      	str	r3, [r4, #0]
    r = next_i(r);
 80014be:	4b09      	ldr	r3, [pc, #36]	@ (80014e4 <pidrb_pop+0x68>)
 80014c0:	881b      	ldrh	r3, [r3, #0]
 80014c2:	b29b      	uxth	r3, r3
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff ff8f 	bl	80013e8 <next_i>
 80014ca:	4603      	mov	r3, r0
 80014cc:	461a      	mov	r2, r3
 80014ce:	4b05      	ldr	r3, [pc, #20]	@ (80014e4 <pidrb_pop+0x68>)
 80014d0:	801a      	strh	r2, [r3, #0]
    ok = 1;
 80014d2:	2301      	movs	r3, #1
 80014d4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 80014d6:	b662      	cpsie	i
}
 80014d8:	bf00      	nop
  }
  __enable_irq();
  return ok;
 80014da:	68fb      	ldr	r3, [r7, #12]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3710      	adds	r7, #16
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bdb0      	pop	{r4, r5, r7, pc}
 80014e4:	20002daa 	.word	0x20002daa
 80014e8:	20002da8 	.word	0x20002da8
 80014ec:	200023a8 	.word	0x200023a8

080014f0 <PWM_Init>:
  * @brief Initialize PWM output
  * @param[in/out] hpwm   : PWM output handler
  * @retval None
  */
void PWM_Init(PWM_Handle_TypeDef* hpwm)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  PWM_WriteDuty(hpwm, hpwm->Duty);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	edd3 7a02 	vldr	s15, [r3, #8]
 80014fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f000 f80c 	bl	8001520 <PWM_WriteDuty>
  HAL_TIM_PWM_Start(hpwm->Timer, hpwm->Channel);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	4619      	mov	r1, r3
 8001512:	4610      	mov	r0, r2
 8001514:	f004 febc 	bl	8006290 <HAL_TIM_PWM_Start>
}
 8001518:	bf00      	nop
 800151a:	3708      	adds	r7, #8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}

08001520 <PWM_WriteDuty>:
  * @param[in/out] hpwm   : PWM output handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void PWM_WriteDuty(PWM_Handle_TypeDef* hpwm, float duty)
{
 8001520:	b480      	push	{r7}
 8001522:	b085      	sub	sp, #20
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	ed87 0a00 	vstr	s0, [r7]
  // Saturate duty cycle value
  if(duty < 0.0f)
 800152c:	edd7 7a00 	vldr	s15, [r7]
 8001530:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001538:	d503      	bpl.n	8001542 <PWM_WriteDuty+0x22>
    duty = 0.0;
 800153a:	f04f 0300 	mov.w	r3, #0
 800153e:	603b      	str	r3, [r7, #0]
 8001540:	e00a      	b.n	8001558 <PWM_WriteDuty+0x38>
  else if(duty > 100.0f)
 8001542:	edd7 7a00 	vldr	s15, [r7]
 8001546:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001604 <PWM_WriteDuty+0xe4>
 800154a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800154e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001552:	dd01      	ble.n	8001558 <PWM_WriteDuty+0x38>
    duty = 100.0f;
 8001554:	4b2c      	ldr	r3, [pc, #176]	@ (8001608 <PWM_WriteDuty+0xe8>)
 8001556:	603b      	str	r3, [r7, #0]
  // Write duty to handle field
  hpwm->Duty = duty;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	683a      	ldr	r2, [r7, #0]
 800155c:	609a      	str	r2, [r3, #8]
  // Compute Capture/Compare Register value
  int COMPARE = (duty * (__HAL_TIM_GET_AUTORELOAD(hpwm->Timer)+1)) / 100;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001566:	3301      	adds	r3, #1
 8001568:	ee07 3a90 	vmov	s15, r3
 800156c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001570:	edd7 7a00 	vldr	s15, [r7]
 8001574:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001578:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001604 <PWM_WriteDuty+0xe4>
 800157c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001580:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001584:	ee17 3a90 	vmov	r3, s15
 8001588:	60fb      	str	r3, [r7, #12]
  // Write value to register
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d105      	bne.n	800159e <PWM_WriteDuty+0x7e>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	68fa      	ldr	r2, [r7, #12]
 800159a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800159c:	e02c      	b.n	80015f8 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	2b04      	cmp	r3, #4
 80015a4:	d105      	bne.n	80015b2 <PWM_WriteDuty+0x92>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80015b0:	e022      	b.n	80015f8 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	2b08      	cmp	r3, #8
 80015b8:	d105      	bne.n	80015c6 <PWM_WriteDuty+0xa6>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80015c4:	e018      	b.n	80015f8 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	2b0c      	cmp	r3, #12
 80015cc:	d105      	bne.n	80015da <PWM_WriteDuty+0xba>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80015d8:	e00e      	b.n	80015f8 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	2b10      	cmp	r3, #16
 80015e0:	d105      	bne.n	80015ee <PWM_WriteDuty+0xce>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	6593      	str	r3, [r2, #88]	@ 0x58
}
 80015ec:	e004      	b.n	80015f8 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 80015f8:	bf00      	nop
 80015fa:	3714      	adds	r7, #20
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr
 8001604:	42c80000 	.word	0x42c80000
 8001608:	42c80000 	.word	0x42c80000

0800160c <Telemetry>:
#include "control_state.h"
#include "log_router.h"   // your log_json(...)
#include <stdio.h>

void Telemetry()
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b0be      	sub	sp, #248	@ 0xf8
 8001610:	af08      	add	r7, sp, #32
  // Wait until LwIP ready if you use ENT; safe anyway
  osDelay(500);
 8001612:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001616:	f008 f9b2 	bl	800997e <osDelay>

  pid_sample_t s;
  char line[192];

  for (;;) {
    if (pidrb_pop(&s)) {
 800161a:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff ff2c 	bl	800147c <pidrb_pop>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d029      	beq.n	800167e <Telemetry+0x72>
      int n = snprintf(line, sizeof(line),
        "{\"type\":\"pid\",\"t\":%lu,\"pos\":%.2f,\"spd\":%.2f,\"sp\":%.2f,\"out\":%.3f}\n",
        (unsigned long)s.t_ms, s.pos_deg, s.spd_deg_s, s.sp_deg, s.out);
 800162a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800162e:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
      int n = snprintf(line, sizeof(line),
 8001632:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
        (unsigned long)s.t_ms, s.pos_deg, s.spd_deg_s, s.sp_deg, s.out);
 8001636:	edd7 6a32 	vldr	s13, [r7, #200]	@ 0xc8
      int n = snprintf(line, sizeof(line),
 800163a:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
        (unsigned long)s.t_ms, s.pos_deg, s.spd_deg_s, s.sp_deg, s.out);
 800163e:	edd7 5a33 	vldr	s11, [r7, #204]	@ 0xcc
      int n = snprintf(line, sizeof(line),
 8001642:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
        (unsigned long)s.t_ms, s.pos_deg, s.spd_deg_s, s.sp_deg, s.out);
 8001646:	edd7 4a34 	vldr	s9, [r7, #208]	@ 0xd0
      int n = snprintf(line, sizeof(line),
 800164a:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 800164e:	4638      	mov	r0, r7
 8001650:	ed8d 4b06 	vstr	d4, [sp, #24]
 8001654:	ed8d 5b04 	vstr	d5, [sp, #16]
 8001658:	ed8d 6b02 	vstr	d6, [sp, #8]
 800165c:	ed8d 7b00 	vstr	d7, [sp]
 8001660:	4a09      	ldr	r2, [pc, #36]	@ (8001688 <Telemetry+0x7c>)
 8001662:	21c0      	movs	r1, #192	@ 0xc0
 8001664:	f01b fed0 	bl	801d408 <sniprintf>
 8001668:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

      if (n > 0) log_json(line);
 800166c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001670:	2b00      	cmp	r3, #0
 8001672:	ddd2      	ble.n	800161a <Telemetry+0xe>
 8001674:	463b      	mov	r3, r7
 8001676:	4618      	mov	r0, r3
 8001678:	f7ff faee 	bl	8000c58 <log_json>
 800167c:	e7cd      	b.n	800161a <Telemetry+0xe>
    } else {
      osDelay(50);
 800167e:	2032      	movs	r0, #50	@ 0x32
 8001680:	f008 f97d 	bl	800997e <osDelay>
    if (pidrb_pop(&s)) {
 8001684:	e7c9      	b.n	800161a <Telemetry+0xe>
 8001686:	bf00      	nop
 8001688:	08021068 	.word	0x08021068

0800168c <process_new_bytes>:

static UART_HandleTypeDef *g_huart = NULL;
static volatile uint16_t last_pos = 0;

static void process_new_bytes(uint16_t pos_now)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	80fb      	strh	r3, [r7, #6]
  // Pull bytes from last_pos up to pos_now (with wrap)
  static char line[256];
  static uint16_t line_len = 0;

  while (last_pos != pos_now) {
 8001696:	e03b      	b.n	8001710 <process_new_bytes+0x84>
    uint8_t b = rx_dma_buf[last_pos];
 8001698:	4b23      	ldr	r3, [pc, #140]	@ (8001728 <process_new_bytes+0x9c>)
 800169a:	881b      	ldrh	r3, [r3, #0]
 800169c:	b29b      	uxth	r3, r3
 800169e:	461a      	mov	r2, r3
 80016a0:	4b22      	ldr	r3, [pc, #136]	@ (800172c <process_new_bytes+0xa0>)
 80016a2:	5c9b      	ldrb	r3, [r3, r2]
 80016a4:	73fb      	strb	r3, [r7, #15]
    last_pos = (uint16_t)((last_pos + 1U) % RX_DMA_BUF_SZ);
 80016a6:	4b20      	ldr	r3, [pc, #128]	@ (8001728 <process_new_bytes+0x9c>)
 80016a8:	881b      	ldrh	r3, [r3, #0]
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	3301      	adds	r3, #1
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016b4:	b29a      	uxth	r2, r3
 80016b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001728 <process_new_bytes+0x9c>)
 80016b8:	801a      	strh	r2, [r3, #0]

    if (b == '\r') continue;
 80016ba:	7bfb      	ldrb	r3, [r7, #15]
 80016bc:	2b0d      	cmp	r3, #13
 80016be:	d026      	beq.n	800170e <process_new_bytes+0x82>

    if (b == '\n') {
 80016c0:	7bfb      	ldrb	r3, [r7, #15]
 80016c2:	2b0a      	cmp	r3, #10
 80016c4:	d110      	bne.n	80016e8 <process_new_bytes+0x5c>
      line[line_len] = 0;
 80016c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001730 <process_new_bytes+0xa4>)
 80016c8:	881b      	ldrh	r3, [r3, #0]
 80016ca:	461a      	mov	r2, r3
 80016cc:	4b19      	ldr	r3, [pc, #100]	@ (8001734 <process_new_bytes+0xa8>)
 80016ce:	2100      	movs	r1, #0
 80016d0:	5499      	strb	r1, [r3, r2]
      if (line_len > 0) handle_line(line);
 80016d2:	4b17      	ldr	r3, [pc, #92]	@ (8001730 <process_new_bytes+0xa4>)
 80016d4:	881b      	ldrh	r3, [r3, #0]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d002      	beq.n	80016e0 <process_new_bytes+0x54>
 80016da:	4816      	ldr	r0, [pc, #88]	@ (8001734 <process_new_bytes+0xa8>)
 80016dc:	f7ff f9e2 	bl	8000aa4 <handle_line>
      line_len = 0;
 80016e0:	4b13      	ldr	r3, [pc, #76]	@ (8001730 <process_new_bytes+0xa4>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	801a      	strh	r2, [r3, #0]
 80016e6:	e013      	b.n	8001710 <process_new_bytes+0x84>
    } else {
      if (line_len < sizeof(line) - 1) {
 80016e8:	4b11      	ldr	r3, [pc, #68]	@ (8001730 <process_new_bytes+0xa4>)
 80016ea:	881b      	ldrh	r3, [r3, #0]
 80016ec:	2bfe      	cmp	r3, #254	@ 0xfe
 80016ee:	d80a      	bhi.n	8001706 <process_new_bytes+0x7a>
        line[line_len++] = (char)b;
 80016f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001730 <process_new_bytes+0xa4>)
 80016f2:	881b      	ldrh	r3, [r3, #0]
 80016f4:	1c5a      	adds	r2, r3, #1
 80016f6:	b291      	uxth	r1, r2
 80016f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001730 <process_new_bytes+0xa4>)
 80016fa:	8011      	strh	r1, [r2, #0]
 80016fc:	4619      	mov	r1, r3
 80016fe:	4a0d      	ldr	r2, [pc, #52]	@ (8001734 <process_new_bytes+0xa8>)
 8001700:	7bfb      	ldrb	r3, [r7, #15]
 8001702:	5453      	strb	r3, [r2, r1]
 8001704:	e004      	b.n	8001710 <process_new_bytes+0x84>
      } else {
        // line too long -> drop/reset
        line_len = 0;
 8001706:	4b0a      	ldr	r3, [pc, #40]	@ (8001730 <process_new_bytes+0xa4>)
 8001708:	2200      	movs	r2, #0
 800170a:	801a      	strh	r2, [r3, #0]
 800170c:	e000      	b.n	8001710 <process_new_bytes+0x84>
    if (b == '\r') continue;
 800170e:	bf00      	nop
  while (last_pos != pos_now) {
 8001710:	4b05      	ldr	r3, [pc, #20]	@ (8001728 <process_new_bytes+0x9c>)
 8001712:	881b      	ldrh	r3, [r3, #0]
 8001714:	b29b      	uxth	r3, r3
 8001716:	88fa      	ldrh	r2, [r7, #6]
 8001718:	429a      	cmp	r2, r3
 800171a:	d1bd      	bne.n	8001698 <process_new_bytes+0xc>
      }
    }
  }
}
 800171c:	bf00      	nop
 800171e:	bf00      	nop
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20002fb4 	.word	0x20002fb4
 800172c:	20002db0 	.word	0x20002db0
 8001730:	20002fb6 	.word	0x20002fb6
 8001734:	20002fb8 	.word	0x20002fb8

08001738 <uart_rx_dma_init>:

void uart_rx_dma_init(UART_HandleTypeDef *huart)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  g_huart = huart;
 8001740:	4a08      	ldr	r2, [pc, #32]	@ (8001764 <uart_rx_dma_init+0x2c>)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6013      	str	r3, [r2, #0]
  last_pos = 0;
 8001746:	4b08      	ldr	r3, [pc, #32]	@ (8001768 <uart_rx_dma_init+0x30>)
 8001748:	2200      	movs	r2, #0
 800174a:	801a      	strh	r2, [r3, #0]

  // Start circular DMA
  HAL_UART_Receive_DMA(g_huart, rx_dma_buf, RX_DMA_BUF_SZ);
 800174c:	4b05      	ldr	r3, [pc, #20]	@ (8001764 <uart_rx_dma_init+0x2c>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001754:	4905      	ldr	r1, [pc, #20]	@ (800176c <uart_rx_dma_init+0x34>)
 8001756:	4618      	mov	r0, r3
 8001758:	f005 ff4a 	bl	80075f0 <HAL_UART_Receive_DMA>
}
 800175c:	bf00      	nop
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	20002fb0 	.word	0x20002fb0
 8001768:	20002fb4 	.word	0x20002fb4
 800176c:	20002db0 	.word	0x20002db0

08001770 <UartRx>:



// Task fallback (polling) in case you dont want IDLE interrupt
void UartRx()
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
  for (;;) {
    if (g_huart) {
 8001776:	4b0a      	ldr	r3, [pc, #40]	@ (80017a0 <UartRx+0x30>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d00c      	beq.n	8001798 <UartRx+0x28>
      uint16_t pos_now = (uint16_t)(RX_DMA_BUF_SZ - __HAL_DMA_GET_COUNTER(g_huart->hdmarx));
 800177e:	4b08      	ldr	r3, [pc, #32]	@ (80017a0 <UartRx+0x30>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	b29b      	uxth	r3, r3
 800178a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800178e:	80fb      	strh	r3, [r7, #6]
      process_new_bytes(pos_now);
 8001790:	88fb      	ldrh	r3, [r7, #6]
 8001792:	4618      	mov	r0, r3
 8001794:	f7ff ff7a 	bl	800168c <process_new_bytes>
    }
    osDelay(10);
 8001798:	200a      	movs	r0, #10
 800179a:	f008 f8f0 	bl	800997e <osDelay>
    if (g_huart) {
 800179e:	e7ea      	b.n	8001776 <UartRx+0x6>
 80017a0:	20002fb0 	.word	0x20002fb0

080017a4 <HAL_UART_TxCpltCallback>:
extern UART_HandleTypeDef huart3;   // change to your UART
static volatile int uart_busy = 0;
static uint8_t uart_tx_buf[256];

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
    if (huart == &huart3) {
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	4a06      	ldr	r2, [pc, #24]	@ (80017c8 <HAL_UART_TxCpltCallback+0x24>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d102      	bne.n	80017ba <HAL_UART_TxCpltCallback+0x16>
        uart_busy = 0;
 80017b4:	4b05      	ldr	r3, [pc, #20]	@ (80017cc <HAL_UART_TxCpltCallback+0x28>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
    }
}
 80017ba:	bf00      	nop
 80017bc:	370c      	adds	r7, #12
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	200037ac 	.word	0x200037ac
 80017cc:	200030b8 	.word	0x200030b8

080017d0 <UartTx>:

void UartTx()
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
    for (;;) {
        if (control_get_out() != LOG_OUT_UART) {
 80017d6:	f7ff fa09 	bl	8000bec <control_get_out>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d003      	beq.n	80017e8 <UartTx+0x18>
            osDelay(50);
 80017e0:	2032      	movs	r0, #50	@ 0x32
 80017e2:	f008 f8cc 	bl	800997e <osDelay>
            continue;
 80017e6:	e024      	b.n	8001832 <UartTx+0x62>
        }

        if (!uart_busy) {
 80017e8:	4b12      	ldr	r3, [pc, #72]	@ (8001834 <UartTx+0x64>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d11d      	bne.n	800182c <UartTx+0x5c>
            size_t n = logbuf_read(uart_tx_buf, sizeof(uart_tx_buf));
 80017f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017f4:	4810      	ldr	r0, [pc, #64]	@ (8001838 <UartTx+0x68>)
 80017f6:	f7ff fab3 	bl	8000d60 <logbuf_read>
 80017fa:	6078      	str	r0, [r7, #4]
            if (n > 0) {
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d010      	beq.n	8001824 <UartTx+0x54>
                uart_busy = 1;
 8001802:	4b0c      	ldr	r3, [pc, #48]	@ (8001834 <UartTx+0x64>)
 8001804:	2201      	movs	r2, #1
 8001806:	601a      	str	r2, [r3, #0]
                if (HAL_UART_Transmit_DMA(&huart3, uart_tx_buf, (uint16_t)n) != HAL_OK) {
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	b29b      	uxth	r3, r3
 800180c:	461a      	mov	r2, r3
 800180e:	490a      	ldr	r1, [pc, #40]	@ (8001838 <UartTx+0x68>)
 8001810:	480a      	ldr	r0, [pc, #40]	@ (800183c <UartTx+0x6c>)
 8001812:	f005 fe71 	bl	80074f8 <HAL_UART_Transmit_DMA>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d0dc      	beq.n	80017d6 <UartTx+0x6>
                    uart_busy = 0; // try again later
 800181c:	4b05      	ldr	r3, [pc, #20]	@ (8001834 <UartTx+0x64>)
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	e7d8      	b.n	80017d6 <UartTx+0x6>
                }
            } else {
                osDelay(1);
 8001824:	2001      	movs	r0, #1
 8001826:	f008 f8aa 	bl	800997e <osDelay>
 800182a:	e7d4      	b.n	80017d6 <UartTx+0x6>
            }
        } else {
            osDelay(1);
 800182c:	2001      	movs	r0, #1
 800182e:	f008 f8a6 	bl	800997e <osDelay>
        if (control_get_out() != LOG_OUT_UART) {
 8001832:	e7d0      	b.n	80017d6 <UartTx+0x6>
 8001834:	200030b8 	.word	0x200030b8
 8001838:	200030bc 	.word	0x200030bc
 800183c:	200037ac 	.word	0x200037ac

08001840 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001846:	4b10      	ldr	r3, [pc, #64]	@ (8001888 <MX_DMA_Init+0x48>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184a:	4a0f      	ldr	r2, [pc, #60]	@ (8001888 <MX_DMA_Init+0x48>)
 800184c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001850:	6313      	str	r3, [r2, #48]	@ 0x30
 8001852:	4b0d      	ldr	r3, [pc, #52]	@ (8001888 <MX_DMA_Init+0x48>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001856:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800185a:	607b      	str	r3, [r7, #4]
 800185c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 800185e:	2200      	movs	r2, #0
 8001860:	2105      	movs	r1, #5
 8001862:	200c      	movs	r0, #12
 8001864:	f001 f990 	bl	8002b88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001868:	200c      	movs	r0, #12
 800186a:	f001 f9a9 	bl	8002bc0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 800186e:	2200      	movs	r2, #0
 8001870:	2105      	movs	r1, #5
 8001872:	200e      	movs	r0, #14
 8001874:	f001 f988 	bl	8002b88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001878:	200e      	movs	r0, #14
 800187a:	f001 f9a1 	bl	8002bc0 <HAL_NVIC_EnableIRQ>

}
 800187e:	bf00      	nop
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40023800 	.word	0x40023800

0800188c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800188c:	b480      	push	{r7}
 800188e:	b085      	sub	sp, #20
 8001890:	af00      	add	r7, sp, #0
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	4a07      	ldr	r2, [pc, #28]	@ (80018b8 <vApplicationGetIdleTaskMemory+0x2c>)
 800189c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	4a06      	ldr	r2, [pc, #24]	@ (80018bc <vApplicationGetIdleTaskMemory+0x30>)
 80018a2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80018aa:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80018ac:	bf00      	nop
 80018ae:	3714      	adds	r7, #20
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr
 80018b8:	200031d8 	.word	0x200031d8
 80018bc:	20003278 	.word	0x20003278

080018c0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80018c0:	b5b0      	push	{r4, r5, r7, lr}
 80018c2:	b0b2      	sub	sp, #200	@ 0xc8
 80018c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	log_router_init();
 80018c6:	f7ff f9bb 	bl	8000c40 <log_router_init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 80018ca:	4b43      	ldr	r3, [pc, #268]	@ (80019d8 <MX_FREERTOS_Init+0x118>)
 80018cc:	f107 04ac 	add.w	r4, r7, #172	@ 0xac
 80018d0:	461d      	mov	r5, r3
 80018d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018d6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80018da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80018de:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80018e2:	2100      	movs	r1, #0
 80018e4:	4618      	mov	r0, r3
 80018e6:	f007 fff2 	bl	80098ce <osThreadCreate>
 80018ea:	4603      	mov	r3, r0
 80018ec:	4a3b      	ldr	r2, [pc, #236]	@ (80019dc <MX_FREERTOS_Init+0x11c>)
 80018ee:	6013      	str	r3, [r2, #0]

  /* definition and creation of NetDiscoverTask */
  osThreadDef(NetDiscoverTask, StartNetDiscoverTask, osPriorityIdle, 0, 256);
 80018f0:	4b3b      	ldr	r3, [pc, #236]	@ (80019e0 <MX_FREERTOS_Init+0x120>)
 80018f2:	f107 0490 	add.w	r4, r7, #144	@ 0x90
 80018f6:	461d      	mov	r5, r3
 80018f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001900:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  NetDiscoverTaskHandle = osThreadCreate(osThread(NetDiscoverTask), NULL);
 8001904:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8001908:	2100      	movs	r1, #0
 800190a:	4618      	mov	r0, r3
 800190c:	f007 ffdf 	bl	80098ce <osThreadCreate>
 8001910:	4603      	mov	r3, r0
 8001912:	4a34      	ldr	r2, [pc, #208]	@ (80019e4 <MX_FREERTOS_Init+0x124>)
 8001914:	6013      	str	r3, [r2, #0]

  /* definition and creation of NetServerTask */
  osThreadDef(NetServerTask, StartNetServerTask, osPriorityIdle, 0, 256);
 8001916:	4b34      	ldr	r3, [pc, #208]	@ (80019e8 <MX_FREERTOS_Init+0x128>)
 8001918:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 800191c:	461d      	mov	r5, r3
 800191e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001920:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001922:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001926:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  NetServerTaskHandle = osThreadCreate(osThread(NetServerTask), NULL);
 800192a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800192e:	2100      	movs	r1, #0
 8001930:	4618      	mov	r0, r3
 8001932:	f007 ffcc 	bl	80098ce <osThreadCreate>
 8001936:	4603      	mov	r3, r0
 8001938:	4a2c      	ldr	r2, [pc, #176]	@ (80019ec <MX_FREERTOS_Init+0x12c>)
 800193a:	6013      	str	r3, [r2, #0]

  /* definition and creation of NetTxTask */
  osThreadDef(NetTxTask, StartNetTxTask, osPriorityIdle, 0, 256);
 800193c:	4b2c      	ldr	r3, [pc, #176]	@ (80019f0 <MX_FREERTOS_Init+0x130>)
 800193e:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8001942:	461d      	mov	r5, r3
 8001944:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001946:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001948:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800194c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  NetTxTaskHandle = osThreadCreate(osThread(NetTxTask), NULL);
 8001950:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001954:	2100      	movs	r1, #0
 8001956:	4618      	mov	r0, r3
 8001958:	f007 ffb9 	bl	80098ce <osThreadCreate>
 800195c:	4603      	mov	r3, r0
 800195e:	4a25      	ldr	r2, [pc, #148]	@ (80019f4 <MX_FREERTOS_Init+0x134>)
 8001960:	6013      	str	r3, [r2, #0]

  /* definition and creation of UartTxTask */
  osThreadDef(UartTxTask, StartUartTxTask, osPriorityIdle, 0, 256);
 8001962:	4b25      	ldr	r3, [pc, #148]	@ (80019f8 <MX_FREERTOS_Init+0x138>)
 8001964:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001968:	461d      	mov	r5, r3
 800196a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800196c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800196e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001972:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UartTxTaskHandle = osThreadCreate(osThread(UartTxTask), NULL);
 8001976:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800197a:	2100      	movs	r1, #0
 800197c:	4618      	mov	r0, r3
 800197e:	f007 ffa6 	bl	80098ce <osThreadCreate>
 8001982:	4603      	mov	r3, r0
 8001984:	4a1d      	ldr	r2, [pc, #116]	@ (80019fc <MX_FREERTOS_Init+0x13c>)
 8001986:	6013      	str	r3, [r2, #0]

  /* definition and creation of TelemetryTask */
  osThreadDef(TelemetryTask, StartTelemetryTask, osPriorityBelowNormal, 0, 256);
 8001988:	4b1d      	ldr	r3, [pc, #116]	@ (8001a00 <MX_FREERTOS_Init+0x140>)
 800198a:	f107 0420 	add.w	r4, r7, #32
 800198e:	461d      	mov	r5, r3
 8001990:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001992:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001994:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001998:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TelemetryTaskHandle = osThreadCreate(osThread(TelemetryTask), NULL);
 800199c:	f107 0320 	add.w	r3, r7, #32
 80019a0:	2100      	movs	r1, #0
 80019a2:	4618      	mov	r0, r3
 80019a4:	f007 ff93 	bl	80098ce <osThreadCreate>
 80019a8:	4603      	mov	r3, r0
 80019aa:	4a16      	ldr	r2, [pc, #88]	@ (8001a04 <MX_FREERTOS_Init+0x144>)
 80019ac:	6013      	str	r3, [r2, #0]

  /* definition and creation of UartRxTask */
  osThreadDef(UartRxTask, StartUartRxTask, osPriorityNormal, 0, 256);
 80019ae:	4b16      	ldr	r3, [pc, #88]	@ (8001a08 <MX_FREERTOS_Init+0x148>)
 80019b0:	1d3c      	adds	r4, r7, #4
 80019b2:	461d      	mov	r5, r3
 80019b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80019bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UartRxTaskHandle = osThreadCreate(osThread(UartRxTask), NULL);
 80019c0:	1d3b      	adds	r3, r7, #4
 80019c2:	2100      	movs	r1, #0
 80019c4:	4618      	mov	r0, r3
 80019c6:	f007 ff82 	bl	80098ce <osThreadCreate>
 80019ca:	4603      	mov	r3, r0
 80019cc:	4a0f      	ldr	r2, [pc, #60]	@ (8001a0c <MX_FREERTOS_Init+0x14c>)
 80019ce:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80019d0:	bf00      	nop
 80019d2:	37c8      	adds	r7, #200	@ 0xc8
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bdb0      	pop	{r4, r5, r7, pc}
 80019d8:	080210b8 	.word	0x080210b8
 80019dc:	200031bc 	.word	0x200031bc
 80019e0:	080210e4 	.word	0x080210e4
 80019e4:	200031c0 	.word	0x200031c0
 80019e8:	08021110 	.word	0x08021110
 80019ec:	200031c4 	.word	0x200031c4
 80019f0:	08021138 	.word	0x08021138
 80019f4:	200031c8 	.word	0x200031c8
 80019f8:	08021160 	.word	0x08021160
 80019fc:	200031cc 	.word	0x200031cc
 8001a00:	0802118c 	.word	0x0802118c
 8001a04:	200031d0 	.word	0x200031d0
 8001a08:	080211b4 	.word	0x080211b4
 8001a0c:	200031d4 	.word	0x200031d4

08001a10 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b094      	sub	sp, #80	@ 0x50
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8001a18:	f007 f870 	bl	8008afc <MX_LWIP_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  char buf[64];
  int i = 0;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  for(;;)
  {


	osDelay(1000);
 8001a20:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a24:	f007 ffab 	bl	800997e <osDelay>
 8001a28:	e7fa      	b.n	8001a20 <StartDefaultTask+0x10>

08001a2a <StartNetDiscoverTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartNetDiscoverTask */
void StartNetDiscoverTask(void const * argument)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b082      	sub	sp, #8
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartNetDiscoverTask */
  /* Infinite loop */
  NetDiscover();
 8001a32:	f7ff fb45 	bl	80010c0 <NetDiscover>
  /* USER CODE END StartNetDiscoverTask */
}
 8001a36:	bf00      	nop
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <StartNetServerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartNetServerTask */
void StartNetServerTask(void const * argument)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b082      	sub	sp, #8
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartNetServerTask */
  /* Infinite loop */
  NetServer();
 8001a46:	f7ff fbcd 	bl	80011e4 <NetServer>
  /* USER CODE END StartNetServerTask */
}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <StartNetTxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartNetTxTask */
void StartNetTxTask(void const * argument)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b082      	sub	sp, #8
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartNetTxTask */
  /* Infinite loop */
  NetTx();
 8001a5a:	f7ff fc77 	bl	800134c <NetTx>
  /* USER CODE END StartNetTxTask */
}
 8001a5e:	bf00      	nop
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <StartUartTxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUartTxTask */
void StartUartTxTask(void const * argument)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b082      	sub	sp, #8
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUartTxTask */
  /* Infinite loop */
  UartTx();
 8001a6e:	f7ff feaf 	bl	80017d0 <UartTx>
  /* USER CODE END StartUartTxTask */
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <StartTelemetryTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemetryTask */
void StartTelemetryTask(void const * argument)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b082      	sub	sp, #8
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTelemetryTask */
  /* Infinite loop */
	Telemetry();
 8001a82:	f7ff fdc3 	bl	800160c <Telemetry>
  /* USER CODE END StartTelemetryTask */
}
 8001a86:	bf00      	nop
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <StartUartRxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUartRxTask */
void StartUartRxTask(void const * argument)
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b082      	sub	sp, #8
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUartRxTask */
  /* Infinite loop */
	UartRx();
 8001a96:	f7ff fe6b 	bl	8001770 <UartRx>
  /* USER CODE END StartUartRxTask */
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
	...

08001aa4 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b08c      	sub	sp, #48	@ 0x30
 8001aa8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aaa:	f107 031c 	add.w	r3, r7, #28
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	605a      	str	r2, [r3, #4]
 8001ab4:	609a      	str	r2, [r3, #8]
 8001ab6:	60da      	str	r2, [r3, #12]
 8001ab8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aba:	4b5c      	ldr	r3, [pc, #368]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	4a5b      	ldr	r2, [pc, #364]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001ac0:	f043 0304 	orr.w	r3, r3, #4
 8001ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac6:	4b59      	ldr	r3, [pc, #356]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	f003 0304 	and.w	r3, r3, #4
 8001ace:	61bb      	str	r3, [r7, #24]
 8001ad0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ad2:	4b56      	ldr	r3, [pc, #344]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad6:	4a55      	ldr	r2, [pc, #340]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001ad8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ade:	4b53      	ldr	r3, [pc, #332]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ae6:	617b      	str	r3, [r7, #20]
 8001ae8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aea:	4b50      	ldr	r3, [pc, #320]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aee:	4a4f      	ldr	r2, [pc, #316]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001af0:	f043 0301 	orr.w	r3, r3, #1
 8001af4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001af6:	4b4d      	ldr	r3, [pc, #308]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	613b      	str	r3, [r7, #16]
 8001b00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b02:	4b4a      	ldr	r3, [pc, #296]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b06:	4a49      	ldr	r2, [pc, #292]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001b08:	f043 0310 	orr.w	r3, r3, #16
 8001b0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b0e:	4b47      	ldr	r3, [pc, #284]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b12:	f003 0310 	and.w	r3, r3, #16
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b1a:	4b44      	ldr	r3, [pc, #272]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b1e:	4a43      	ldr	r2, [pc, #268]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001b20:	f043 0302 	orr.w	r3, r3, #2
 8001b24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b26:	4b41      	ldr	r3, [pc, #260]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2a:	f003 0302 	and.w	r3, r3, #2
 8001b2e:	60bb      	str	r3, [r7, #8]
 8001b30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b32:	4b3e      	ldr	r3, [pc, #248]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	4a3d      	ldr	r2, [pc, #244]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001b38:	f043 0308 	orr.w	r3, r3, #8
 8001b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b3e:	4b3b      	ldr	r3, [pc, #236]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b42:	f003 0308 	and.w	r3, r3, #8
 8001b46:	607b      	str	r3, [r7, #4]
 8001b48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b4a:	4b38      	ldr	r3, [pc, #224]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4e:	4a37      	ldr	r2, [pc, #220]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001b50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b56:	4b35      	ldr	r3, [pc, #212]	@ (8001c2c <MX_GPIO_Init+0x188>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b5e:	603b      	str	r3, [r7, #0]
 8001b60:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_DIR_GPIO_Port, MOTOR_DIR_Pin, GPIO_PIN_RESET);
 8001b62:	2200      	movs	r2, #0
 8001b64:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b68:	4831      	ldr	r0, [pc, #196]	@ (8001c30 <MX_GPIO_Init+0x18c>)
 8001b6a:	f003 f863 	bl	8004c34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001b6e:	2200      	movs	r2, #0
 8001b70:	2140      	movs	r1, #64	@ 0x40
 8001b72:	4830      	ldr	r0, [pc, #192]	@ (8001c34 <MX_GPIO_Init+0x190>)
 8001b74:	f003 f85e 	bl	8004c34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001b78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b7e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001b82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b84:	2300      	movs	r3, #0
 8001b86:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001b88:	f107 031c 	add.w	r3, r7, #28
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	482a      	ldr	r0, [pc, #168]	@ (8001c38 <MX_GPIO_Init+0x194>)
 8001b90:	f002 fea4 	bl	80048dc <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_DIR_Pin */
  GPIO_InitStruct.Pin = MOTOR_DIR_Pin;
 8001b94:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001b98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(MOTOR_DIR_GPIO_Port, &GPIO_InitStruct);
 8001ba6:	f107 031c 	add.w	r3, r7, #28
 8001baa:	4619      	mov	r1, r3
 8001bac:	4820      	ldr	r0, [pc, #128]	@ (8001c30 <MX_GPIO_Init+0x18c>)
 8001bae:	f002 fe95 	bl	80048dc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001bb2:	2340      	movs	r3, #64	@ 0x40
 8001bb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001bc2:	f107 031c 	add.w	r3, r7, #28
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	481a      	ldr	r0, [pc, #104]	@ (8001c34 <MX_GPIO_Init+0x190>)
 8001bca:	f002 fe87 	bl	80048dc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001bce:	2380      	movs	r3, #128	@ 0x80
 8001bd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001bda:	f107 031c 	add.w	r3, r7, #28
 8001bde:	4619      	mov	r1, r3
 8001be0:	4814      	ldr	r0, [pc, #80]	@ (8001c34 <MX_GPIO_Init+0x190>)
 8001be2:	f002 fe7b 	bl	80048dc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001be6:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001bea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bec:	2302      	movs	r3, #2
 8001bee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001bf8:	230a      	movs	r3, #10
 8001bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bfc:	f107 031c 	add.w	r3, r7, #28
 8001c00:	4619      	mov	r1, r3
 8001c02:	480e      	ldr	r0, [pc, #56]	@ (8001c3c <MX_GPIO_Init+0x198>)
 8001c04:	f002 fe6a 	bl	80048dc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001c08:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c12:	2300      	movs	r3, #0
 8001c14:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001c16:	f107 031c 	add.w	r3, r7, #28
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4807      	ldr	r0, [pc, #28]	@ (8001c3c <MX_GPIO_Init+0x198>)
 8001c1e:	f002 fe5d 	bl	80048dc <HAL_GPIO_Init>

}
 8001c22:	bf00      	nop
 8001c24:	3730      	adds	r7, #48	@ 0x30
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	40020c00 	.word	0x40020c00
 8001c34:	40021800 	.word	0x40021800
 8001c38:	40020800 	.word	0x40020800
 8001c3c:	40020000 	.word	0x40020000

08001c40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c44:	f000 fe8b 	bl	800295e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c48:	f000 f826 	bl	8001c98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c4c:	f7ff ff2a 	bl	8001aa4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c50:	f7ff fdf6 	bl	8001840 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8001c54:	f000 fc56 	bl	8002504 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8001c58:	f000 fa82 	bl	8002160 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001c5c:	f000 fb10 	bl	8002280 <MX_TIM2_Init>
  MX_TIM7_Init();
 8001c60:	f000 fb62 	bl	8002328 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  control_init();
 8001c64:	f7fe ff98 	bl	8000b98 <control_init>
  uart_rx_dma_init(&huart3);
 8001c68:	4808      	ldr	r0, [pc, #32]	@ (8001c8c <main+0x4c>)
 8001c6a:	f7ff fd65 	bl	8001738 <uart_rx_dma_init>
  MotorControl_Init();
 8001c6e:	f7ff f8b1 	bl	8000dd4 <MotorControl_Init>
  HAL_TIM_Base_Start_IT(&htim7); //PID 
 8001c72:	4807      	ldr	r0, [pc, #28]	@ (8001c90 <main+0x50>)
 8001c74:	f004 fa3c 	bl	80060f0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim2);    //encoder
 8001c78:	4806      	ldr	r0, [pc, #24]	@ (8001c94 <main+0x54>)
 8001c7a:	f004 f9c9 	bl	8006010 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001c7e:	f7ff fe1f 	bl	80018c0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001c82:	f007 fe0d 	bl	80098a0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c86:	bf00      	nop
 8001c88:	e7fd      	b.n	8001c86 <main+0x46>
 8001c8a:	bf00      	nop
 8001c8c:	200037ac 	.word	0x200037ac
 8001c90:	20003760 	.word	0x20003760
 8001c94:	20003714 	.word	0x20003714

08001c98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b094      	sub	sp, #80	@ 0x50
 8001c9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c9e:	f107 031c 	add.w	r3, r7, #28
 8001ca2:	2234      	movs	r2, #52	@ 0x34
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f01c fbd0 	bl	801e44c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cac:	f107 0308 	add.w	r3, r7, #8
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	605a      	str	r2, [r3, #4]
 8001cb6:	609a      	str	r2, [r3, #8]
 8001cb8:	60da      	str	r2, [r3, #12]
 8001cba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cbc:	4b2b      	ldr	r3, [pc, #172]	@ (8001d6c <SystemClock_Config+0xd4>)
 8001cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc0:	4a2a      	ldr	r2, [pc, #168]	@ (8001d6c <SystemClock_Config+0xd4>)
 8001cc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cc6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cc8:	4b28      	ldr	r3, [pc, #160]	@ (8001d6c <SystemClock_Config+0xd4>)
 8001cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ccc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cd0:	607b      	str	r3, [r7, #4]
 8001cd2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cd4:	4b26      	ldr	r3, [pc, #152]	@ (8001d70 <SystemClock_Config+0xd8>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a25      	ldr	r2, [pc, #148]	@ (8001d70 <SystemClock_Config+0xd8>)
 8001cda:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001cde:	6013      	str	r3, [r2, #0]
 8001ce0:	4b23      	ldr	r3, [pc, #140]	@ (8001d70 <SystemClock_Config+0xd8>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001ce8:	603b      	str	r3, [r7, #0]
 8001cea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cec:	2302      	movs	r3, #2
 8001cee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cf4:	2310      	movs	r3, #16
 8001cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001d00:	2308      	movs	r3, #8
 8001d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001d04:	23d8      	movs	r3, #216	@ 0xd8
 8001d06:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001d10:	2302      	movs	r3, #2
 8001d12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d14:	f107 031c 	add.w	r3, r7, #28
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f002 fff5 	bl	8004d08 <HAL_RCC_OscConfig>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001d24:	f000 f840 	bl	8001da8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001d28:	f002 ff9e 	bl	8004c68 <HAL_PWREx_EnableOverDrive>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001d32:	f000 f839 	bl	8001da8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d36:	230f      	movs	r3, #15
 8001d38:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d42:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001d46:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d4c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001d4e:	f107 0308 	add.w	r3, r7, #8
 8001d52:	2107      	movs	r1, #7
 8001d54:	4618      	mov	r0, r3
 8001d56:	f003 fa85 	bl	8005264 <HAL_RCC_ClockConfig>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001d60:	f000 f822 	bl	8001da8 <Error_Handler>
  }
}
 8001d64:	bf00      	nop
 8001d66:	3750      	adds	r7, #80	@ 0x50
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	40007000 	.word	0x40007000

08001d74 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a07      	ldr	r2, [pc, #28]	@ (8001da0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d101      	bne.n	8001d8a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001d86:	f000 fdf7 	bl	8002978 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  if (htim->Instance == TIM7)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a05      	ldr	r2, [pc, #20]	@ (8001da4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d101      	bne.n	8001d98 <HAL_TIM_PeriodElapsedCallback+0x24>
    {
	  MotorControl_Step();
 8001d94:	f7ff f85a 	bl	8000e4c <MotorControl_Step>
    }

  /* USER CODE END Callback 1 */
}
 8001d98:	bf00      	nop
 8001d9a:	3708      	adds	r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40001000 	.word	0x40001000
 8001da4:	40001400 	.word	0x40001400

08001da8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001dac:	b672      	cpsid	i
}
 8001dae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001db0:	bf00      	nop
 8001db2:	e7fd      	b.n	8001db0 <Error_Handler+0x8>

08001db4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001dba:	4b11      	ldr	r3, [pc, #68]	@ (8001e00 <HAL_MspInit+0x4c>)
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbe:	4a10      	ldr	r2, [pc, #64]	@ (8001e00 <HAL_MspInit+0x4c>)
 8001dc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001e00 <HAL_MspInit+0x4c>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dce:	607b      	str	r3, [r7, #4]
 8001dd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8001e00 <HAL_MspInit+0x4c>)
 8001dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd6:	4a0a      	ldr	r2, [pc, #40]	@ (8001e00 <HAL_MspInit+0x4c>)
 8001dd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ddc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dde:	4b08      	ldr	r3, [pc, #32]	@ (8001e00 <HAL_MspInit+0x4c>)
 8001de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001de6:	603b      	str	r3, [r7, #0]
 8001de8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001dea:	2200      	movs	r2, #0
 8001dec:	210f      	movs	r1, #15
 8001dee:	f06f 0001 	mvn.w	r0, #1
 8001df2:	f000 fec9 	bl	8002b88 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001df6:	bf00      	nop
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40023800 	.word	0x40023800

08001e04 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b08e      	sub	sp, #56	@ 0x38
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001e10:	2300      	movs	r3, #0
 8001e12:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001e14:	4b33      	ldr	r3, [pc, #204]	@ (8001ee4 <HAL_InitTick+0xe0>)
 8001e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e18:	4a32      	ldr	r2, [pc, #200]	@ (8001ee4 <HAL_InitTick+0xe0>)
 8001e1a:	f043 0310 	orr.w	r3, r3, #16
 8001e1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e20:	4b30      	ldr	r3, [pc, #192]	@ (8001ee4 <HAL_InitTick+0xe0>)
 8001e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e24:	f003 0310 	and.w	r3, r3, #16
 8001e28:	60fb      	str	r3, [r7, #12]
 8001e2a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e2c:	f107 0210 	add.w	r2, r7, #16
 8001e30:	f107 0314 	add.w	r3, r7, #20
 8001e34:	4611      	mov	r1, r2
 8001e36:	4618      	mov	r0, r3
 8001e38:	f003 fc38 	bl	80056ac <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001e3c:	6a3b      	ldr	r3, [r7, #32]
 8001e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001e40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d103      	bne.n	8001e4e <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e46:	f003 fc09 	bl	800565c <HAL_RCC_GetPCLK1Freq>
 8001e4a:	6378      	str	r0, [r7, #52]	@ 0x34
 8001e4c:	e004      	b.n	8001e58 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001e4e:	f003 fc05 	bl	800565c <HAL_RCC_GetPCLK1Freq>
 8001e52:	4603      	mov	r3, r0
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e5a:	4a23      	ldr	r2, [pc, #140]	@ (8001ee8 <HAL_InitTick+0xe4>)
 8001e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e60:	0c9b      	lsrs	r3, r3, #18
 8001e62:	3b01      	subs	r3, #1
 8001e64:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001e66:	4b21      	ldr	r3, [pc, #132]	@ (8001eec <HAL_InitTick+0xe8>)
 8001e68:	4a21      	ldr	r2, [pc, #132]	@ (8001ef0 <HAL_InitTick+0xec>)
 8001e6a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001e6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001eec <HAL_InitTick+0xe8>)
 8001e6e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e72:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001e74:	4a1d      	ldr	r2, [pc, #116]	@ (8001eec <HAL_InitTick+0xe8>)
 8001e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e78:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001e7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001eec <HAL_InitTick+0xe8>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e80:	4b1a      	ldr	r3, [pc, #104]	@ (8001eec <HAL_InitTick+0xe8>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e86:	4b19      	ldr	r3, [pc, #100]	@ (8001eec <HAL_InitTick+0xe8>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001e8c:	4817      	ldr	r0, [pc, #92]	@ (8001eec <HAL_InitTick+0xe8>)
 8001e8e:	f004 f867 	bl	8005f60 <HAL_TIM_Base_Init>
 8001e92:	4603      	mov	r3, r0
 8001e94:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001e98:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d11b      	bne.n	8001ed8 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001ea0:	4812      	ldr	r0, [pc, #72]	@ (8001eec <HAL_InitTick+0xe8>)
 8001ea2:	f004 f925 	bl	80060f0 <HAL_TIM_Base_Start_IT>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001eac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d111      	bne.n	8001ed8 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001eb4:	2036      	movs	r0, #54	@ 0x36
 8001eb6:	f000 fe83 	bl	8002bc0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2b0f      	cmp	r3, #15
 8001ebe:	d808      	bhi.n	8001ed2 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	6879      	ldr	r1, [r7, #4]
 8001ec4:	2036      	movs	r0, #54	@ 0x36
 8001ec6:	f000 fe5f 	bl	8002b88 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001eca:	4a0a      	ldr	r2, [pc, #40]	@ (8001ef4 <HAL_InitTick+0xf0>)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6013      	str	r3, [r2, #0]
 8001ed0:	e002      	b.n	8001ed8 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001ed8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3738      	adds	r7, #56	@ 0x38
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40023800 	.word	0x40023800
 8001ee8:	431bde83 	.word	0x431bde83
 8001eec:	20003678 	.word	0x20003678
 8001ef0:	40001000 	.word	0x40001000
 8001ef4:	20000014 	.word	0x20000014

08001ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001efc:	bf00      	nop
 8001efe:	e7fd      	b.n	8001efc <NMI_Handler+0x4>

08001f00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f04:	bf00      	nop
 8001f06:	e7fd      	b.n	8001f04 <HardFault_Handler+0x4>

08001f08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f0c:	bf00      	nop
 8001f0e:	e7fd      	b.n	8001f0c <MemManage_Handler+0x4>

08001f10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f14:	bf00      	nop
 8001f16:	e7fd      	b.n	8001f14 <BusFault_Handler+0x4>

08001f18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f1c:	bf00      	nop
 8001f1e:	e7fd      	b.n	8001f1c <UsageFault_Handler+0x4>

08001f20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f24:	bf00      	nop
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
	...

08001f30 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001f34:	4802      	ldr	r0, [pc, #8]	@ (8001f40 <DMA1_Stream1_IRQHandler+0x10>)
 8001f36:	f000 fff1 	bl	8002f1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	20003834 	.word	0x20003834

08001f44 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001f48:	4802      	ldr	r0, [pc, #8]	@ (8001f54 <DMA1_Stream3_IRQHandler+0x10>)
 8001f4a:	f000 ffe7 	bl	8002f1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	20003894 	.word	0x20003894

08001f58 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001f5c:	4802      	ldr	r0, [pc, #8]	@ (8001f68 <USART3_IRQHandler+0x10>)
 8001f5e:	f005 fb8b 	bl	8007678 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	200037ac 	.word	0x200037ac

08001f6c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f70:	4802      	ldr	r0, [pc, #8]	@ (8001f7c <TIM6_DAC_IRQHandler+0x10>)
 8001f72:	f004 fa87 	bl	8006484 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	20003678 	.word	0x20003678

08001f80 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001f84:	4802      	ldr	r0, [pc, #8]	@ (8001f90 <TIM7_IRQHandler+0x10>)
 8001f86:	f004 fa7d 	bl	8006484 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001f8a:	bf00      	nop
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	20003760 	.word	0x20003760

08001f94 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001f98:	4802      	ldr	r0, [pc, #8]	@ (8001fa4 <ETH_IRQHandler+0x10>)
 8001f9a:	f001 fdb7 	bl	8003b0c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001f9e:	bf00      	nop
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	200082d8 	.word	0x200082d8

08001fa8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  return 1;
 8001fac:	2301      	movs	r3, #1
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr

08001fb8 <_kill>:

int _kill(int pid, int sig)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fc2:	4b05      	ldr	r3, [pc, #20]	@ (8001fd8 <_kill+0x20>)
 8001fc4:	2216      	movs	r2, #22
 8001fc6:	601a      	str	r2, [r3, #0]
  return -1;
 8001fc8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr
 8001fd8:	2000f5dc 	.word	0x2000f5dc

08001fdc <_exit>:

void _exit (int status)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fe4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f7ff ffe5 	bl	8001fb8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fee:	bf00      	nop
 8001ff0:	e7fd      	b.n	8001fee <_exit+0x12>

08001ff2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b086      	sub	sp, #24
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	60f8      	str	r0, [r7, #12]
 8001ffa:	60b9      	str	r1, [r7, #8]
 8001ffc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ffe:	2300      	movs	r3, #0
 8002000:	617b      	str	r3, [r7, #20]
 8002002:	e00a      	b.n	800201a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002004:	f3af 8000 	nop.w
 8002008:	4601      	mov	r1, r0
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	1c5a      	adds	r2, r3, #1
 800200e:	60ba      	str	r2, [r7, #8]
 8002010:	b2ca      	uxtb	r2, r1
 8002012:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	3301      	adds	r3, #1
 8002018:	617b      	str	r3, [r7, #20]
 800201a:	697a      	ldr	r2, [r7, #20]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	429a      	cmp	r2, r3
 8002020:	dbf0      	blt.n	8002004 <_read+0x12>
  }

  return len;
 8002022:	687b      	ldr	r3, [r7, #4]
}
 8002024:	4618      	mov	r0, r3
 8002026:	3718      	adds	r7, #24
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b086      	sub	sp, #24
 8002030:	af00      	add	r7, sp, #0
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002038:	2300      	movs	r3, #0
 800203a:	617b      	str	r3, [r7, #20]
 800203c:	e009      	b.n	8002052 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	1c5a      	adds	r2, r3, #1
 8002042:	60ba      	str	r2, [r7, #8]
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	4618      	mov	r0, r3
 8002048:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	3301      	adds	r3, #1
 8002050:	617b      	str	r3, [r7, #20]
 8002052:	697a      	ldr	r2, [r7, #20]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	429a      	cmp	r2, r3
 8002058:	dbf1      	blt.n	800203e <_write+0x12>
  }
  return len;
 800205a:	687b      	ldr	r3, [r7, #4]
}
 800205c:	4618      	mov	r0, r3
 800205e:	3718      	adds	r7, #24
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}

08002064 <_close>:

int _close(int file)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800206c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002070:	4618      	mov	r0, r3
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800208c:	605a      	str	r2, [r3, #4]
  return 0;
 800208e:	2300      	movs	r3, #0
}
 8002090:	4618      	mov	r0, r3
 8002092:	370c      	adds	r7, #12
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <_isatty>:

int _isatty(int file)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020a4:	2301      	movs	r3, #1
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	370c      	adds	r7, #12
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr

080020b2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020b2:	b480      	push	{r7}
 80020b4:	b085      	sub	sp, #20
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	60f8      	str	r0, [r7, #12]
 80020ba:	60b9      	str	r1, [r7, #8]
 80020bc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020be:	2300      	movs	r3, #0
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3714      	adds	r7, #20
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b087      	sub	sp, #28
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020d4:	4a14      	ldr	r2, [pc, #80]	@ (8002128 <_sbrk+0x5c>)
 80020d6:	4b15      	ldr	r3, [pc, #84]	@ (800212c <_sbrk+0x60>)
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020e0:	4b13      	ldr	r3, [pc, #76]	@ (8002130 <_sbrk+0x64>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d102      	bne.n	80020ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020e8:	4b11      	ldr	r3, [pc, #68]	@ (8002130 <_sbrk+0x64>)
 80020ea:	4a12      	ldr	r2, [pc, #72]	@ (8002134 <_sbrk+0x68>)
 80020ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020ee:	4b10      	ldr	r3, [pc, #64]	@ (8002130 <_sbrk+0x64>)
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4413      	add	r3, r2
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d205      	bcs.n	8002108 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80020fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002138 <_sbrk+0x6c>)
 80020fe:	220c      	movs	r2, #12
 8002100:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002102:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002106:	e009      	b.n	800211c <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002108:	4b09      	ldr	r3, [pc, #36]	@ (8002130 <_sbrk+0x64>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800210e:	4b08      	ldr	r3, [pc, #32]	@ (8002130 <_sbrk+0x64>)
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4413      	add	r3, r2
 8002116:	4a06      	ldr	r2, [pc, #24]	@ (8002130 <_sbrk+0x64>)
 8002118:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800211a:	68fb      	ldr	r3, [r7, #12]
}
 800211c:	4618      	mov	r0, r3
 800211e:	371c      	adds	r7, #28
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr
 8002128:	20080000 	.word	0x20080000
 800212c:	00000400 	.word	0x00000400
 8002130:	200036c4 	.word	0x200036c4
 8002134:	2000f5e8 	.word	0x2000f5e8
 8002138:	2000f5dc 	.word	0x2000f5dc

0800213c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002140:	4b06      	ldr	r3, [pc, #24]	@ (800215c <SystemInit+0x20>)
 8002142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002146:	4a05      	ldr	r2, [pc, #20]	@ (800215c <SystemInit+0x20>)
 8002148:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800214c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002150:	bf00      	nop
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	e000ed00 	.word	0xe000ed00

08002160 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b096      	sub	sp, #88	@ 0x58
 8002164:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002166:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800216a:	2200      	movs	r2, #0
 800216c:	601a      	str	r2, [r3, #0]
 800216e:	605a      	str	r2, [r3, #4]
 8002170:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002172:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002176:	2200      	movs	r2, #0
 8002178:	601a      	str	r2, [r3, #0]
 800217a:	605a      	str	r2, [r3, #4]
 800217c:	609a      	str	r2, [r3, #8]
 800217e:	60da      	str	r2, [r3, #12]
 8002180:	611a      	str	r2, [r3, #16]
 8002182:	615a      	str	r2, [r3, #20]
 8002184:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002186:	1d3b      	adds	r3, r7, #4
 8002188:	222c      	movs	r2, #44	@ 0x2c
 800218a:	2100      	movs	r1, #0
 800218c:	4618      	mov	r0, r3
 800218e:	f01c f95d 	bl	801e44c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002192:	4b39      	ldr	r3, [pc, #228]	@ (8002278 <MX_TIM1_Init+0x118>)
 8002194:	4a39      	ldr	r2, [pc, #228]	@ (800227c <MX_TIM1_Init+0x11c>)
 8002196:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9;
 8002198:	4b37      	ldr	r3, [pc, #220]	@ (8002278 <MX_TIM1_Init+0x118>)
 800219a:	2209      	movs	r2, #9
 800219c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800219e:	4b36      	ldr	r3, [pc, #216]	@ (8002278 <MX_TIM1_Init+0x118>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 52333;
 80021a4:	4b34      	ldr	r3, [pc, #208]	@ (8002278 <MX_TIM1_Init+0x118>)
 80021a6:	f64c 426d 	movw	r2, #52333	@ 0xcc6d
 80021aa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021ac:	4b32      	ldr	r3, [pc, #200]	@ (8002278 <MX_TIM1_Init+0x118>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80021b2:	4b31      	ldr	r3, [pc, #196]	@ (8002278 <MX_TIM1_Init+0x118>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021b8:	4b2f      	ldr	r3, [pc, #188]	@ (8002278 <MX_TIM1_Init+0x118>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80021be:	482e      	ldr	r0, [pc, #184]	@ (8002278 <MX_TIM1_Init+0x118>)
 80021c0:	f004 f80e 	bl	80061e0 <HAL_TIM_PWM_Init>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80021ca:	f7ff fded 	bl	8001da8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ce:	2300      	movs	r3, #0
 80021d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80021d2:	2300      	movs	r3, #0
 80021d4:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021d6:	2300      	movs	r3, #0
 80021d8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021da:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80021de:	4619      	mov	r1, r3
 80021e0:	4825      	ldr	r0, [pc, #148]	@ (8002278 <MX_TIM1_Init+0x118>)
 80021e2:	f005 f811 	bl	8007208 <HAL_TIMEx_MasterConfigSynchronization>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80021ec:	f7ff fddc 	bl	8001da8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021f0:	2360      	movs	r3, #96	@ 0x60
 80021f2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80021f4:	2300      	movs	r3, #0
 80021f6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021f8:	2300      	movs	r3, #0
 80021fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80021fc:	2300      	movs	r3, #0
 80021fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002200:	2300      	movs	r3, #0
 8002202:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002204:	2300      	movs	r3, #0
 8002206:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002208:	2300      	movs	r3, #0
 800220a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800220c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002210:	2204      	movs	r2, #4
 8002212:	4619      	mov	r1, r3
 8002214:	4818      	ldr	r0, [pc, #96]	@ (8002278 <MX_TIM1_Init+0x118>)
 8002216:	f004 fa3d 	bl	8006694 <HAL_TIM_PWM_ConfigChannel>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002220:	f7ff fdc2 	bl	8001da8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002224:	2300      	movs	r3, #0
 8002226:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002228:	2300      	movs	r3, #0
 800222a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800222c:	2300      	movs	r3, #0
 800222e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002230:	2300      	movs	r3, #0
 8002232:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002234:	2300      	movs	r3, #0
 8002236:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002238:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800223c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800223e:	2300      	movs	r3, #0
 8002240:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002242:	2300      	movs	r3, #0
 8002244:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002246:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800224a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800224c:	2300      	movs	r3, #0
 800224e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002250:	2300      	movs	r3, #0
 8002252:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002254:	1d3b      	adds	r3, r7, #4
 8002256:	4619      	mov	r1, r3
 8002258:	4807      	ldr	r0, [pc, #28]	@ (8002278 <MX_TIM1_Init+0x118>)
 800225a:	f005 f863 	bl	8007324 <HAL_TIMEx_ConfigBreakDeadTime>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8002264:	f7ff fda0 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002268:	4803      	ldr	r0, [pc, #12]	@ (8002278 <MX_TIM1_Init+0x118>)
 800226a:	f000 f913 	bl	8002494 <HAL_TIM_MspPostInit>

}
 800226e:	bf00      	nop
 8002270:	3758      	adds	r7, #88	@ 0x58
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	200036c8 	.word	0x200036c8
 800227c:	40010000 	.word	0x40010000

08002280 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b088      	sub	sp, #32
 8002284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002286:	f107 030c 	add.w	r3, r7, #12
 800228a:	2200      	movs	r2, #0
 800228c:	601a      	str	r2, [r3, #0]
 800228e:	605a      	str	r2, [r3, #4]
 8002290:	609a      	str	r2, [r3, #8]
 8002292:	60da      	str	r2, [r3, #12]
 8002294:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002296:	463b      	mov	r3, r7
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	605a      	str	r2, [r3, #4]
 800229e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80022a0:	4b20      	ldr	r3, [pc, #128]	@ (8002324 <MX_TIM2_Init+0xa4>)
 80022a2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80022a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80022a8:	4b1e      	ldr	r3, [pc, #120]	@ (8002324 <MX_TIM2_Init+0xa4>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002324 <MX_TIM2_Init+0xa4>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80022b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002324 <MX_TIM2_Init+0xa4>)
 80022b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80022ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022bc:	4b19      	ldr	r3, [pc, #100]	@ (8002324 <MX_TIM2_Init+0xa4>)
 80022be:	2200      	movs	r2, #0
 80022c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022c2:	4b18      	ldr	r3, [pc, #96]	@ (8002324 <MX_TIM2_Init+0xa4>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022c8:	4816      	ldr	r0, [pc, #88]	@ (8002324 <MX_TIM2_Init+0xa4>)
 80022ca:	f003 fe49 	bl	8005f60 <HAL_TIM_Base_Init>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80022d4:	f7ff fd68 	bl	8001da8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80022d8:	2307      	movs	r3, #7
 80022da:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80022dc:	2350      	movs	r3, #80	@ 0x50
 80022de:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 80022e0:	2300      	movs	r3, #0
 80022e2:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 80022e4:	2300      	movs	r3, #0
 80022e6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80022e8:	f107 030c 	add.w	r3, r7, #12
 80022ec:	4619      	mov	r1, r3
 80022ee:	480d      	ldr	r0, [pc, #52]	@ (8002324 <MX_TIM2_Init+0xa4>)
 80022f0:	f004 fae4 	bl	80068bc <HAL_TIM_SlaveConfigSynchro>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80022fa:	f7ff fd55 	bl	8001da8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022fe:	2300      	movs	r3, #0
 8002300:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002302:	2300      	movs	r3, #0
 8002304:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002306:	463b      	mov	r3, r7
 8002308:	4619      	mov	r1, r3
 800230a:	4806      	ldr	r0, [pc, #24]	@ (8002324 <MX_TIM2_Init+0xa4>)
 800230c:	f004 ff7c 	bl	8007208 <HAL_TIMEx_MasterConfigSynchronization>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002316:	f7ff fd47 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800231a:	bf00      	nop
 800231c:	3720      	adds	r7, #32
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	20003714 	.word	0x20003714

08002328 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800232e:	1d3b      	adds	r3, r7, #4
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002338:	4b15      	ldr	r3, [pc, #84]	@ (8002390 <MX_TIM7_Init+0x68>)
 800233a:	4a16      	ldr	r2, [pc, #88]	@ (8002394 <MX_TIM7_Init+0x6c>)
 800233c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 639;
 800233e:	4b14      	ldr	r3, [pc, #80]	@ (8002390 <MX_TIM7_Init+0x68>)
 8002340:	f240 227f 	movw	r2, #639	@ 0x27f
 8002344:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002346:	4b12      	ldr	r3, [pc, #72]	@ (8002390 <MX_TIM7_Init+0x68>)
 8002348:	2200      	movs	r2, #0
 800234a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 6749;
 800234c:	4b10      	ldr	r3, [pc, #64]	@ (8002390 <MX_TIM7_Init+0x68>)
 800234e:	f641 225d 	movw	r2, #6749	@ 0x1a5d
 8002352:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002354:	4b0e      	ldr	r3, [pc, #56]	@ (8002390 <MX_TIM7_Init+0x68>)
 8002356:	2200      	movs	r2, #0
 8002358:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800235a:	480d      	ldr	r0, [pc, #52]	@ (8002390 <MX_TIM7_Init+0x68>)
 800235c:	f003 fe00 	bl	8005f60 <HAL_TIM_Base_Init>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8002366:	f7ff fd1f 	bl	8001da8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800236a:	2300      	movs	r3, #0
 800236c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800236e:	2300      	movs	r3, #0
 8002370:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002372:	1d3b      	adds	r3, r7, #4
 8002374:	4619      	mov	r1, r3
 8002376:	4806      	ldr	r0, [pc, #24]	@ (8002390 <MX_TIM7_Init+0x68>)
 8002378:	f004 ff46 	bl	8007208 <HAL_TIMEx_MasterConfigSynchronization>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8002382:	f7ff fd11 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002386:	bf00      	nop
 8002388:	3710      	adds	r7, #16
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	20003760 	.word	0x20003760
 8002394:	40001400 	.word	0x40001400

08002398 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a0a      	ldr	r2, [pc, #40]	@ (80023d0 <HAL_TIM_PWM_MspInit+0x38>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d10b      	bne.n	80023c2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80023aa:	4b0a      	ldr	r3, [pc, #40]	@ (80023d4 <HAL_TIM_PWM_MspInit+0x3c>)
 80023ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ae:	4a09      	ldr	r2, [pc, #36]	@ (80023d4 <HAL_TIM_PWM_MspInit+0x3c>)
 80023b0:	f043 0301 	orr.w	r3, r3, #1
 80023b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80023b6:	4b07      	ldr	r3, [pc, #28]	@ (80023d4 <HAL_TIM_PWM_MspInit+0x3c>)
 80023b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80023c2:	bf00      	nop
 80023c4:	3714      	adds	r7, #20
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	40010000 	.word	0x40010000
 80023d4:	40023800 	.word	0x40023800

080023d8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b08a      	sub	sp, #40	@ 0x28
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e0:	f107 0314 	add.w	r3, r7, #20
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]
 80023e8:	605a      	str	r2, [r3, #4]
 80023ea:	609a      	str	r2, [r3, #8]
 80023ec:	60da      	str	r2, [r3, #12]
 80023ee:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023f8:	d128      	bne.n	800244c <HAL_TIM_Base_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023fa:	4b23      	ldr	r3, [pc, #140]	@ (8002488 <HAL_TIM_Base_MspInit+0xb0>)
 80023fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fe:	4a22      	ldr	r2, [pc, #136]	@ (8002488 <HAL_TIM_Base_MspInit+0xb0>)
 8002400:	f043 0301 	orr.w	r3, r3, #1
 8002404:	6413      	str	r3, [r2, #64]	@ 0x40
 8002406:	4b20      	ldr	r3, [pc, #128]	@ (8002488 <HAL_TIM_Base_MspInit+0xb0>)
 8002408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	613b      	str	r3, [r7, #16]
 8002410:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002412:	4b1d      	ldr	r3, [pc, #116]	@ (8002488 <HAL_TIM_Base_MspInit+0xb0>)
 8002414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002416:	4a1c      	ldr	r2, [pc, #112]	@ (8002488 <HAL_TIM_Base_MspInit+0xb0>)
 8002418:	f043 0301 	orr.w	r3, r3, #1
 800241c:	6313      	str	r3, [r2, #48]	@ 0x30
 800241e:	4b1a      	ldr	r3, [pc, #104]	@ (8002488 <HAL_TIM_Base_MspInit+0xb0>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	60fb      	str	r3, [r7, #12]
 8002428:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0/WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800242a:	2301      	movs	r3, #1
 800242c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800242e:	2302      	movs	r3, #2
 8002430:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002432:	2300      	movs	r3, #0
 8002434:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002436:	2300      	movs	r3, #0
 8002438:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800243a:	2301      	movs	r3, #1
 800243c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800243e:	f107 0314 	add.w	r3, r7, #20
 8002442:	4619      	mov	r1, r3
 8002444:	4811      	ldr	r0, [pc, #68]	@ (800248c <HAL_TIM_Base_MspInit+0xb4>)
 8002446:	f002 fa49 	bl	80048dc <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800244a:	e018      	b.n	800247e <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM7)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a0f      	ldr	r2, [pc, #60]	@ (8002490 <HAL_TIM_Base_MspInit+0xb8>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d113      	bne.n	800247e <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002456:	4b0c      	ldr	r3, [pc, #48]	@ (8002488 <HAL_TIM_Base_MspInit+0xb0>)
 8002458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245a:	4a0b      	ldr	r2, [pc, #44]	@ (8002488 <HAL_TIM_Base_MspInit+0xb0>)
 800245c:	f043 0320 	orr.w	r3, r3, #32
 8002460:	6413      	str	r3, [r2, #64]	@ 0x40
 8002462:	4b09      	ldr	r3, [pc, #36]	@ (8002488 <HAL_TIM_Base_MspInit+0xb0>)
 8002464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002466:	f003 0320 	and.w	r3, r3, #32
 800246a:	60bb      	str	r3, [r7, #8]
 800246c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 800246e:	2200      	movs	r2, #0
 8002470:	2105      	movs	r1, #5
 8002472:	2037      	movs	r0, #55	@ 0x37
 8002474:	f000 fb88 	bl	8002b88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002478:	2037      	movs	r0, #55	@ 0x37
 800247a:	f000 fba1 	bl	8002bc0 <HAL_NVIC_EnableIRQ>
}
 800247e:	bf00      	nop
 8002480:	3728      	adds	r7, #40	@ 0x28
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40023800 	.word	0x40023800
 800248c:	40020000 	.word	0x40020000
 8002490:	40001400 	.word	0x40001400

08002494 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b088      	sub	sp, #32
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800249c:	f107 030c 	add.w	r3, r7, #12
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	605a      	str	r2, [r3, #4]
 80024a6:	609a      	str	r2, [r3, #8]
 80024a8:	60da      	str	r2, [r3, #12]
 80024aa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a11      	ldr	r2, [pc, #68]	@ (80024f8 <HAL_TIM_MspPostInit+0x64>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d11c      	bne.n	80024f0 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80024b6:	4b11      	ldr	r3, [pc, #68]	@ (80024fc <HAL_TIM_MspPostInit+0x68>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ba:	4a10      	ldr	r2, [pc, #64]	@ (80024fc <HAL_TIM_MspPostInit+0x68>)
 80024bc:	f043 0310 	orr.w	r3, r3, #16
 80024c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024c2:	4b0e      	ldr	r3, [pc, #56]	@ (80024fc <HAL_TIM_MspPostInit+0x68>)
 80024c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c6:	f003 0310 	and.w	r3, r3, #16
 80024ca:	60bb      	str	r3, [r7, #8]
 80024cc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80024ce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80024d2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024d4:	2312      	movs	r3, #18
 80024d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80024d8:	2302      	movs	r3, #2
 80024da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024dc:	2300      	movs	r3, #0
 80024de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80024e0:	2301      	movs	r3, #1
 80024e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024e4:	f107 030c 	add.w	r3, r7, #12
 80024e8:	4619      	mov	r1, r3
 80024ea:	4805      	ldr	r0, [pc, #20]	@ (8002500 <HAL_TIM_MspPostInit+0x6c>)
 80024ec:	f002 f9f6 	bl	80048dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80024f0:	bf00      	nop
 80024f2:	3720      	adds	r7, #32
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	40010000 	.word	0x40010000
 80024fc:	40023800 	.word	0x40023800
 8002500:	40021000 	.word	0x40021000

08002504 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002508:	4b14      	ldr	r3, [pc, #80]	@ (800255c <MX_USART3_UART_Init+0x58>)
 800250a:	4a15      	ldr	r2, [pc, #84]	@ (8002560 <MX_USART3_UART_Init+0x5c>)
 800250c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800250e:	4b13      	ldr	r3, [pc, #76]	@ (800255c <MX_USART3_UART_Init+0x58>)
 8002510:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002514:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002516:	4b11      	ldr	r3, [pc, #68]	@ (800255c <MX_USART3_UART_Init+0x58>)
 8002518:	2200      	movs	r2, #0
 800251a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800251c:	4b0f      	ldr	r3, [pc, #60]	@ (800255c <MX_USART3_UART_Init+0x58>)
 800251e:	2200      	movs	r2, #0
 8002520:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002522:	4b0e      	ldr	r3, [pc, #56]	@ (800255c <MX_USART3_UART_Init+0x58>)
 8002524:	2200      	movs	r2, #0
 8002526:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002528:	4b0c      	ldr	r3, [pc, #48]	@ (800255c <MX_USART3_UART_Init+0x58>)
 800252a:	220c      	movs	r2, #12
 800252c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800252e:	4b0b      	ldr	r3, [pc, #44]	@ (800255c <MX_USART3_UART_Init+0x58>)
 8002530:	2200      	movs	r2, #0
 8002532:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002534:	4b09      	ldr	r3, [pc, #36]	@ (800255c <MX_USART3_UART_Init+0x58>)
 8002536:	2200      	movs	r2, #0
 8002538:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800253a:	4b08      	ldr	r3, [pc, #32]	@ (800255c <MX_USART3_UART_Init+0x58>)
 800253c:	2200      	movs	r2, #0
 800253e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002540:	4b06      	ldr	r3, [pc, #24]	@ (800255c <MX_USART3_UART_Init+0x58>)
 8002542:	2200      	movs	r2, #0
 8002544:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002546:	4805      	ldr	r0, [pc, #20]	@ (800255c <MX_USART3_UART_Init+0x58>)
 8002548:	f004 ff88 	bl	800745c <HAL_UART_Init>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002552:	f7ff fc29 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002556:	bf00      	nop
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	200037ac 	.word	0x200037ac
 8002560:	40004800 	.word	0x40004800

08002564 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b0ae      	sub	sp, #184	@ 0xb8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800256c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002570:	2200      	movs	r2, #0
 8002572:	601a      	str	r2, [r3, #0]
 8002574:	605a      	str	r2, [r3, #4]
 8002576:	609a      	str	r2, [r3, #8]
 8002578:	60da      	str	r2, [r3, #12]
 800257a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800257c:	f107 0314 	add.w	r3, r7, #20
 8002580:	2290      	movs	r2, #144	@ 0x90
 8002582:	2100      	movs	r1, #0
 8002584:	4618      	mov	r0, r3
 8002586:	f01b ff61 	bl	801e44c <memset>
  if(uartHandle->Instance==USART3)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a55      	ldr	r2, [pc, #340]	@ (80026e4 <HAL_UART_MspInit+0x180>)
 8002590:	4293      	cmp	r3, r2
 8002592:	f040 80a3 	bne.w	80026dc <HAL_UART_MspInit+0x178>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002596:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800259a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800259c:	2300      	movs	r3, #0
 800259e:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025a0:	f107 0314 	add.w	r3, r7, #20
 80025a4:	4618      	mov	r0, r3
 80025a6:	f003 f8b3 	bl	8005710 <HAL_RCCEx_PeriphCLKConfig>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d001      	beq.n	80025b4 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 80025b0:	f7ff fbfa 	bl	8001da8 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80025b4:	4b4c      	ldr	r3, [pc, #304]	@ (80026e8 <HAL_UART_MspInit+0x184>)
 80025b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b8:	4a4b      	ldr	r2, [pc, #300]	@ (80026e8 <HAL_UART_MspInit+0x184>)
 80025ba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025be:	6413      	str	r3, [r2, #64]	@ 0x40
 80025c0:	4b49      	ldr	r3, [pc, #292]	@ (80026e8 <HAL_UART_MspInit+0x184>)
 80025c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025c8:	613b      	str	r3, [r7, #16]
 80025ca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025cc:	4b46      	ldr	r3, [pc, #280]	@ (80026e8 <HAL_UART_MspInit+0x184>)
 80025ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d0:	4a45      	ldr	r2, [pc, #276]	@ (80026e8 <HAL_UART_MspInit+0x184>)
 80025d2:	f043 0308 	orr.w	r3, r3, #8
 80025d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80025d8:	4b43      	ldr	r3, [pc, #268]	@ (80026e8 <HAL_UART_MspInit+0x184>)
 80025da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025dc:	f003 0308 	and.w	r3, r3, #8
 80025e0:	60fb      	str	r3, [r7, #12]
 80025e2:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80025e4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80025e8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ec:	2302      	movs	r3, #2
 80025ee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f2:	2300      	movs	r3, #0
 80025f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025f8:	2303      	movs	r3, #3
 80025fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80025fe:	2307      	movs	r3, #7
 8002600:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002604:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002608:	4619      	mov	r1, r3
 800260a:	4838      	ldr	r0, [pc, #224]	@ (80026ec <HAL_UART_MspInit+0x188>)
 800260c:	f002 f966 	bl	80048dc <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002610:	4b37      	ldr	r3, [pc, #220]	@ (80026f0 <HAL_UART_MspInit+0x18c>)
 8002612:	4a38      	ldr	r2, [pc, #224]	@ (80026f4 <HAL_UART_MspInit+0x190>)
 8002614:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002616:	4b36      	ldr	r3, [pc, #216]	@ (80026f0 <HAL_UART_MspInit+0x18c>)
 8002618:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800261c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800261e:	4b34      	ldr	r3, [pc, #208]	@ (80026f0 <HAL_UART_MspInit+0x18c>)
 8002620:	2200      	movs	r2, #0
 8002622:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002624:	4b32      	ldr	r3, [pc, #200]	@ (80026f0 <HAL_UART_MspInit+0x18c>)
 8002626:	2200      	movs	r2, #0
 8002628:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800262a:	4b31      	ldr	r3, [pc, #196]	@ (80026f0 <HAL_UART_MspInit+0x18c>)
 800262c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002630:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002632:	4b2f      	ldr	r3, [pc, #188]	@ (80026f0 <HAL_UART_MspInit+0x18c>)
 8002634:	2200      	movs	r2, #0
 8002636:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002638:	4b2d      	ldr	r3, [pc, #180]	@ (80026f0 <HAL_UART_MspInit+0x18c>)
 800263a:	2200      	movs	r2, #0
 800263c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800263e:	4b2c      	ldr	r3, [pc, #176]	@ (80026f0 <HAL_UART_MspInit+0x18c>)
 8002640:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002644:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002646:	4b2a      	ldr	r3, [pc, #168]	@ (80026f0 <HAL_UART_MspInit+0x18c>)
 8002648:	2200      	movs	r2, #0
 800264a:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800264c:	4b28      	ldr	r3, [pc, #160]	@ (80026f0 <HAL_UART_MspInit+0x18c>)
 800264e:	2200      	movs	r2, #0
 8002650:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002652:	4827      	ldr	r0, [pc, #156]	@ (80026f0 <HAL_UART_MspInit+0x18c>)
 8002654:	f000 fac2 	bl	8002bdc <HAL_DMA_Init>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <HAL_UART_MspInit+0xfe>
    {
      Error_Handler();
 800265e:	f7ff fba3 	bl	8001da8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a22      	ldr	r2, [pc, #136]	@ (80026f0 <HAL_UART_MspInit+0x18c>)
 8002666:	675a      	str	r2, [r3, #116]	@ 0x74
 8002668:	4a21      	ldr	r2, [pc, #132]	@ (80026f0 <HAL_UART_MspInit+0x18c>)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 800266e:	4b22      	ldr	r3, [pc, #136]	@ (80026f8 <HAL_UART_MspInit+0x194>)
 8002670:	4a22      	ldr	r2, [pc, #136]	@ (80026fc <HAL_UART_MspInit+0x198>)
 8002672:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8002674:	4b20      	ldr	r3, [pc, #128]	@ (80026f8 <HAL_UART_MspInit+0x194>)
 8002676:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800267a:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800267c:	4b1e      	ldr	r3, [pc, #120]	@ (80026f8 <HAL_UART_MspInit+0x194>)
 800267e:	2240      	movs	r2, #64	@ 0x40
 8002680:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002682:	4b1d      	ldr	r3, [pc, #116]	@ (80026f8 <HAL_UART_MspInit+0x194>)
 8002684:	2200      	movs	r2, #0
 8002686:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002688:	4b1b      	ldr	r3, [pc, #108]	@ (80026f8 <HAL_UART_MspInit+0x194>)
 800268a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800268e:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002690:	4b19      	ldr	r3, [pc, #100]	@ (80026f8 <HAL_UART_MspInit+0x194>)
 8002692:	2200      	movs	r2, #0
 8002694:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002696:	4b18      	ldr	r3, [pc, #96]	@ (80026f8 <HAL_UART_MspInit+0x194>)
 8002698:	2200      	movs	r2, #0
 800269a:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800269c:	4b16      	ldr	r3, [pc, #88]	@ (80026f8 <HAL_UART_MspInit+0x194>)
 800269e:	2200      	movs	r2, #0
 80026a0:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80026a2:	4b15      	ldr	r3, [pc, #84]	@ (80026f8 <HAL_UART_MspInit+0x194>)
 80026a4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80026a8:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026aa:	4b13      	ldr	r3, [pc, #76]	@ (80026f8 <HAL_UART_MspInit+0x194>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80026b0:	4811      	ldr	r0, [pc, #68]	@ (80026f8 <HAL_UART_MspInit+0x194>)
 80026b2:	f000 fa93 	bl	8002bdc <HAL_DMA_Init>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <HAL_UART_MspInit+0x15c>
    {
      Error_Handler();
 80026bc:	f7ff fb74 	bl	8001da8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4a0d      	ldr	r2, [pc, #52]	@ (80026f8 <HAL_UART_MspInit+0x194>)
 80026c4:	671a      	str	r2, [r3, #112]	@ 0x70
 80026c6:	4a0c      	ldr	r2, [pc, #48]	@ (80026f8 <HAL_UART_MspInit+0x194>)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80026cc:	2200      	movs	r2, #0
 80026ce:	2105      	movs	r1, #5
 80026d0:	2027      	movs	r0, #39	@ 0x27
 80026d2:	f000 fa59 	bl	8002b88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80026d6:	2027      	movs	r0, #39	@ 0x27
 80026d8:	f000 fa72 	bl	8002bc0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80026dc:	bf00      	nop
 80026de:	37b8      	adds	r7, #184	@ 0xb8
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	40004800 	.word	0x40004800
 80026e8:	40023800 	.word	0x40023800
 80026ec:	40020c00 	.word	0x40020c00
 80026f0:	20003834 	.word	0x20003834
 80026f4:	40026028 	.word	0x40026028
 80026f8:	20003894 	.word	0x20003894
 80026fc:	40026058 	.word	0x40026058

08002700 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002700:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002738 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002704:	f7ff fd1a 	bl	800213c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002708:	480c      	ldr	r0, [pc, #48]	@ (800273c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800270a:	490d      	ldr	r1, [pc, #52]	@ (8002740 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800270c:	4a0d      	ldr	r2, [pc, #52]	@ (8002744 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800270e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002710:	e002      	b.n	8002718 <LoopCopyDataInit>

08002712 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002712:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002714:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002716:	3304      	adds	r3, #4

08002718 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002718:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800271a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800271c:	d3f9      	bcc.n	8002712 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800271e:	4a0a      	ldr	r2, [pc, #40]	@ (8002748 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002720:	4c0a      	ldr	r4, [pc, #40]	@ (800274c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002722:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002724:	e001      	b.n	800272a <LoopFillZerobss>

08002726 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002726:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002728:	3204      	adds	r2, #4

0800272a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800272a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800272c:	d3fb      	bcc.n	8002726 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800272e:	f01b fec3 	bl	801e4b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002732:	f7ff fa85 	bl	8001c40 <main>
  bx  lr    
 8002736:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002738:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 800273c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002740:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8002744:	08025250 	.word	0x08025250
  ldr r2, =_sbss
 8002748:	20000348 	.word	0x20000348
  ldr r4, =_ebss
 800274c:	2000f5e8 	.word	0x2000f5e8

08002750 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002750:	e7fe      	b.n	8002750 <ADC_IRQHandler>

08002752 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8002752:	b480      	push	{r7}
 8002754:	b083      	sub	sp, #12
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
 800275a:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d00b      	beq.n	800277a <LAN8742_RegisterBusIO+0x28>
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d007      	beq.n	800277a <LAN8742_RegisterBusIO+0x28>
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d003      	beq.n	800277a <LAN8742_RegisterBusIO+0x28>
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	691b      	ldr	r3, [r3, #16]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d102      	bne.n	8002780 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 800277a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800277e:	e014      	b.n	80027aa <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685a      	ldr	r2, [r3, #4]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	68da      	ldr	r2, [r3, #12]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	691a      	ldr	r2, [r3, #16]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr

080027b6 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b086      	sub	sp, #24
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 80027be:	2300      	movs	r3, #0
 80027c0:	60fb      	str	r3, [r7, #12]
 80027c2:	2300      	movs	r3, #0
 80027c4:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 80027c6:	2300      	movs	r3, #0
 80027c8:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d139      	bne.n	8002846 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d002      	beq.n	80027e0 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2220      	movs	r2, #32
 80027e4:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80027e6:	2300      	movs	r3, #0
 80027e8:	617b      	str	r3, [r7, #20]
 80027ea:	e01c      	b.n	8002826 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	695b      	ldr	r3, [r3, #20]
 80027f0:	f107 020c 	add.w	r2, r7, #12
 80027f4:	2112      	movs	r1, #18
 80027f6:	6978      	ldr	r0, [r7, #20]
 80027f8:	4798      	blx	r3
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	da03      	bge.n	8002808 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8002800:	f06f 0304 	mvn.w	r3, #4
 8002804:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8002806:	e00b      	b.n	8002820 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f003 031f 	and.w	r3, r3, #31
 800280e:	697a      	ldr	r2, [r7, #20]
 8002810:	429a      	cmp	r2, r3
 8002812:	d105      	bne.n	8002820 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	697a      	ldr	r2, [r7, #20]
 8002818:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 800281a:	2300      	movs	r3, #0
 800281c:	613b      	str	r3, [r7, #16]
         break;
 800281e:	e005      	b.n	800282c <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	3301      	adds	r3, #1
 8002824:	617b      	str	r3, [r7, #20]
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	2b1f      	cmp	r3, #31
 800282a:	d9df      	bls.n	80027ec <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2b1f      	cmp	r3, #31
 8002832:	d902      	bls.n	800283a <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002834:	f06f 0302 	mvn.w	r3, #2
 8002838:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d102      	bne.n	8002846 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8002846:	693b      	ldr	r3, [r7, #16]
 }
 8002848:	4618      	mov	r0, r3
 800284a:	3718      	adds	r7, #24
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}

08002850 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8002858:	2300      	movs	r3, #0
 800285a:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	695b      	ldr	r3, [r3, #20]
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	6810      	ldr	r0, [r2, #0]
 8002864:	f107 020c 	add.w	r2, r7, #12
 8002868:	2101      	movs	r1, #1
 800286a:	4798      	blx	r3
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	da02      	bge.n	8002878 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002872:	f06f 0304 	mvn.w	r3, #4
 8002876:	e06e      	b.n	8002956 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	695b      	ldr	r3, [r3, #20]
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	6810      	ldr	r0, [r2, #0]
 8002880:	f107 020c 	add.w	r2, r7, #12
 8002884:	2101      	movs	r1, #1
 8002886:	4798      	blx	r3
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	da02      	bge.n	8002894 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 800288e:	f06f 0304 	mvn.w	r3, #4
 8002892:	e060      	b.n	8002956 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f003 0304 	and.w	r3, r3, #4
 800289a:	2b00      	cmp	r3, #0
 800289c:	d101      	bne.n	80028a2 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 800289e:	2301      	movs	r3, #1
 80028a0:	e059      	b.n	8002956 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	6810      	ldr	r0, [r2, #0]
 80028aa:	f107 020c 	add.w	r2, r7, #12
 80028ae:	2100      	movs	r1, #0
 80028b0:	4798      	blx	r3
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	da02      	bge.n	80028be <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 80028b8:	f06f 0304 	mvn.w	r3, #4
 80028bc:	e04b      	b.n	8002956 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d11b      	bne.n	8002900 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d006      	beq.n	80028e0 <LAN8742_GetLinkState+0x90>
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80028dc:	2302      	movs	r3, #2
 80028de:	e03a      	b.n	8002956 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e033      	b.n	8002956 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80028f8:	2304      	movs	r3, #4
 80028fa:	e02c      	b.n	8002956 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80028fc:	2305      	movs	r3, #5
 80028fe:	e02a      	b.n	8002956 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	695b      	ldr	r3, [r3, #20]
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	6810      	ldr	r0, [r2, #0]
 8002908:	f107 020c 	add.w	r2, r7, #12
 800290c:	211f      	movs	r1, #31
 800290e:	4798      	blx	r3
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	da02      	bge.n	800291c <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8002916:	f06f 0304 	mvn.w	r3, #4
 800291a:	e01c      	b.n	8002956 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d101      	bne.n	800292a <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8002926:	2306      	movs	r3, #6
 8002928:	e015      	b.n	8002956 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f003 031c 	and.w	r3, r3, #28
 8002930:	2b18      	cmp	r3, #24
 8002932:	d101      	bne.n	8002938 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002934:	2302      	movs	r3, #2
 8002936:	e00e      	b.n	8002956 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f003 031c 	and.w	r3, r3, #28
 800293e:	2b08      	cmp	r3, #8
 8002940:	d101      	bne.n	8002946 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002942:	2303      	movs	r3, #3
 8002944:	e007      	b.n	8002956 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	f003 031c 	and.w	r3, r3, #28
 800294c:	2b14      	cmp	r3, #20
 800294e:	d101      	bne.n	8002954 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002950:	2304      	movs	r3, #4
 8002952:	e000      	b.n	8002956 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002954:	2305      	movs	r3, #5
    }
  }
}
 8002956:	4618      	mov	r0, r3
 8002958:	3710      	adds	r7, #16
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}

0800295e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800295e:	b580      	push	{r7, lr}
 8002960:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002962:	2003      	movs	r0, #3
 8002964:	f000 f905 	bl	8002b72 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002968:	200f      	movs	r0, #15
 800296a:	f7ff fa4b 	bl	8001e04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800296e:	f7ff fa21 	bl	8001db4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	bd80      	pop	{r7, pc}

08002978 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800297c:	4b06      	ldr	r3, [pc, #24]	@ (8002998 <HAL_IncTick+0x20>)
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	461a      	mov	r2, r3
 8002982:	4b06      	ldr	r3, [pc, #24]	@ (800299c <HAL_IncTick+0x24>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4413      	add	r3, r2
 8002988:	4a04      	ldr	r2, [pc, #16]	@ (800299c <HAL_IncTick+0x24>)
 800298a:	6013      	str	r3, [r2, #0]
}
 800298c:	bf00      	nop
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	20000018 	.word	0x20000018
 800299c:	200038f4 	.word	0x200038f4

080029a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  return uwTick;
 80029a4:	4b03      	ldr	r3, [pc, #12]	@ (80029b4 <HAL_GetTick+0x14>)
 80029a6:	681b      	ldr	r3, [r3, #0]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	200038f4 	.word	0x200038f4

080029b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029c0:	f7ff ffee 	bl	80029a0 <HAL_GetTick>
 80029c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80029d0:	d005      	beq.n	80029de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029d2:	4b0a      	ldr	r3, [pc, #40]	@ (80029fc <HAL_Delay+0x44>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	461a      	mov	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	4413      	add	r3, r2
 80029dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029de:	bf00      	nop
 80029e0:	f7ff ffde 	bl	80029a0 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	68fa      	ldr	r2, [r7, #12]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d8f7      	bhi.n	80029e0 <HAL_Delay+0x28>
  {
  }
}
 80029f0:	bf00      	nop
 80029f2:	bf00      	nop
 80029f4:	3710      	adds	r7, #16
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	20000018 	.word	0x20000018

08002a00 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 8002a04:	4b03      	ldr	r3, [pc, #12]	@ (8002a14 <HAL_GetREVID+0x14>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	0c1b      	lsrs	r3, r3, #16
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr
 8002a14:	e0042000 	.word	0xe0042000

08002a18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b085      	sub	sp, #20
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	f003 0307 	and.w	r3, r3, #7
 8002a26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a28:	4b0b      	ldr	r3, [pc, #44]	@ (8002a58 <__NVIC_SetPriorityGrouping+0x40>)
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a2e:	68ba      	ldr	r2, [r7, #8]
 8002a30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a34:	4013      	ands	r3, r2
 8002a36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002a40:	4b06      	ldr	r3, [pc, #24]	@ (8002a5c <__NVIC_SetPriorityGrouping+0x44>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a46:	4a04      	ldr	r2, [pc, #16]	@ (8002a58 <__NVIC_SetPriorityGrouping+0x40>)
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	60d3      	str	r3, [r2, #12]
}
 8002a4c:	bf00      	nop
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr
 8002a58:	e000ed00 	.word	0xe000ed00
 8002a5c:	05fa0000 	.word	0x05fa0000

08002a60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a64:	4b04      	ldr	r3, [pc, #16]	@ (8002a78 <__NVIC_GetPriorityGrouping+0x18>)
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	0a1b      	lsrs	r3, r3, #8
 8002a6a:	f003 0307 	and.w	r3, r3, #7
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr
 8002a78:	e000ed00 	.word	0xe000ed00

08002a7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	4603      	mov	r3, r0
 8002a84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	db0b      	blt.n	8002aa6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a8e:	79fb      	ldrb	r3, [r7, #7]
 8002a90:	f003 021f 	and.w	r2, r3, #31
 8002a94:	4907      	ldr	r1, [pc, #28]	@ (8002ab4 <__NVIC_EnableIRQ+0x38>)
 8002a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a9a:	095b      	lsrs	r3, r3, #5
 8002a9c:	2001      	movs	r0, #1
 8002a9e:	fa00 f202 	lsl.w	r2, r0, r2
 8002aa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002aa6:	bf00      	nop
 8002aa8:	370c      	adds	r7, #12
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	e000e100 	.word	0xe000e100

08002ab8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	4603      	mov	r3, r0
 8002ac0:	6039      	str	r1, [r7, #0]
 8002ac2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	db0a      	blt.n	8002ae2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	b2da      	uxtb	r2, r3
 8002ad0:	490c      	ldr	r1, [pc, #48]	@ (8002b04 <__NVIC_SetPriority+0x4c>)
 8002ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ad6:	0112      	lsls	r2, r2, #4
 8002ad8:	b2d2      	uxtb	r2, r2
 8002ada:	440b      	add	r3, r1
 8002adc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ae0:	e00a      	b.n	8002af8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	b2da      	uxtb	r2, r3
 8002ae6:	4908      	ldr	r1, [pc, #32]	@ (8002b08 <__NVIC_SetPriority+0x50>)
 8002ae8:	79fb      	ldrb	r3, [r7, #7]
 8002aea:	f003 030f 	and.w	r3, r3, #15
 8002aee:	3b04      	subs	r3, #4
 8002af0:	0112      	lsls	r2, r2, #4
 8002af2:	b2d2      	uxtb	r2, r2
 8002af4:	440b      	add	r3, r1
 8002af6:	761a      	strb	r2, [r3, #24]
}
 8002af8:	bf00      	nop
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr
 8002b04:	e000e100 	.word	0xe000e100
 8002b08:	e000ed00 	.word	0xe000ed00

08002b0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b089      	sub	sp, #36	@ 0x24
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	60f8      	str	r0, [r7, #12]
 8002b14:	60b9      	str	r1, [r7, #8]
 8002b16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f003 0307 	and.w	r3, r3, #7
 8002b1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	f1c3 0307 	rsb	r3, r3, #7
 8002b26:	2b04      	cmp	r3, #4
 8002b28:	bf28      	it	cs
 8002b2a:	2304      	movcs	r3, #4
 8002b2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	3304      	adds	r3, #4
 8002b32:	2b06      	cmp	r3, #6
 8002b34:	d902      	bls.n	8002b3c <NVIC_EncodePriority+0x30>
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	3b03      	subs	r3, #3
 8002b3a:	e000      	b.n	8002b3e <NVIC_EncodePriority+0x32>
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002b44:	69bb      	ldr	r3, [r7, #24]
 8002b46:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4a:	43da      	mvns	r2, r3
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	401a      	ands	r2, r3
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b54:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b5e:	43d9      	mvns	r1, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b64:	4313      	orrs	r3, r2
         );
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3724      	adds	r7, #36	@ 0x24
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr

08002b72 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b082      	sub	sp, #8
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f7ff ff4c 	bl	8002a18 <__NVIC_SetPriorityGrouping>
}
 8002b80:	bf00      	nop
 8002b82:	3708      	adds	r7, #8
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	4603      	mov	r3, r0
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	607a      	str	r2, [r7, #4]
 8002b94:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002b96:	2300      	movs	r3, #0
 8002b98:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b9a:	f7ff ff61 	bl	8002a60 <__NVIC_GetPriorityGrouping>
 8002b9e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	68b9      	ldr	r1, [r7, #8]
 8002ba4:	6978      	ldr	r0, [r7, #20]
 8002ba6:	f7ff ffb1 	bl	8002b0c <NVIC_EncodePriority>
 8002baa:	4602      	mov	r2, r0
 8002bac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bb0:	4611      	mov	r1, r2
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7ff ff80 	bl	8002ab8 <__NVIC_SetPriority>
}
 8002bb8:	bf00      	nop
 8002bba:	3718      	adds	r7, #24
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff ff54 	bl	8002a7c <__NVIC_EnableIRQ>
}
 8002bd4:	bf00      	nop
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002be4:	2300      	movs	r3, #0
 8002be6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002be8:	f7ff feda 	bl	80029a0 <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d101      	bne.n	8002bf8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e099      	b.n	8002d2c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2202      	movs	r2, #2
 8002bfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f022 0201 	bic.w	r2, r2, #1
 8002c16:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c18:	e00f      	b.n	8002c3a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c1a:	f7ff fec1 	bl	80029a0 <HAL_GetTick>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	2b05      	cmp	r3, #5
 8002c26:	d908      	bls.n	8002c3a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2203      	movs	r2, #3
 8002c32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e078      	b.n	8002d2c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0301 	and.w	r3, r3, #1
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1e8      	bne.n	8002c1a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002c50:	697a      	ldr	r2, [r7, #20]
 8002c52:	4b38      	ldr	r3, [pc, #224]	@ (8002d34 <HAL_DMA_Init+0x158>)
 8002c54:	4013      	ands	r3, r2
 8002c56:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	685a      	ldr	r2, [r3, #4]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c66:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c72:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	699b      	ldr	r3, [r3, #24]
 8002c78:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c7e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a1b      	ldr	r3, [r3, #32]
 8002c84:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c86:	697a      	ldr	r2, [r7, #20]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c90:	2b04      	cmp	r3, #4
 8002c92:	d107      	bne.n	8002ca4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	697a      	ldr	r2, [r7, #20]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	697a      	ldr	r2, [r7, #20]
 8002caa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	695b      	ldr	r3, [r3, #20]
 8002cb2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	f023 0307 	bic.w	r3, r3, #7
 8002cba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc0:	697a      	ldr	r2, [r7, #20]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cca:	2b04      	cmp	r3, #4
 8002ccc:	d117      	bne.n	8002cfe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cd2:	697a      	ldr	r2, [r7, #20]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d00e      	beq.n	8002cfe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f000 fb09 	bl	80032f8 <DMA_CheckFifoParam>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d008      	beq.n	8002cfe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2240      	movs	r2, #64	@ 0x40
 8002cf0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e016      	b.n	8002d2c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	697a      	ldr	r2, [r7, #20]
 8002d04:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f000 fac0 	bl	800328c <DMA_CalcBaseAndBitshift>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d14:	223f      	movs	r2, #63	@ 0x3f
 8002d16:	409a      	lsls	r2, r3
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2201      	movs	r2, #1
 8002d26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3718      	adds	r7, #24
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	e010803f 	.word	0xe010803f

08002d38 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b086      	sub	sp, #24
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	60b9      	str	r1, [r7, #8]
 8002d42:	607a      	str	r2, [r7, #4]
 8002d44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d46:	2300      	movs	r3, #0
 8002d48:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d4e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d101      	bne.n	8002d5e <HAL_DMA_Start_IT+0x26>
 8002d5a:	2302      	movs	r3, #2
 8002d5c:	e048      	b.n	8002df0 <HAL_DMA_Start_IT+0xb8>
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2201      	movs	r2, #1
 8002d62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d137      	bne.n	8002de2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2202      	movs	r2, #2
 8002d76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	68b9      	ldr	r1, [r7, #8]
 8002d86:	68f8      	ldr	r0, [r7, #12]
 8002d88:	f000 fa52 	bl	8003230 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d90:	223f      	movs	r2, #63	@ 0x3f
 8002d92:	409a      	lsls	r2, r3
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f042 0216 	orr.w	r2, r2, #22
 8002da6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	695a      	ldr	r2, [r3, #20]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002db6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d007      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f042 0208 	orr.w	r2, r2, #8
 8002dce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f042 0201 	orr.w	r2, r2, #1
 8002dde:	601a      	str	r2, [r3, #0]
 8002de0:	e005      	b.n	8002dee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002dea:	2302      	movs	r3, #2
 8002dec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002dee:	7dfb      	ldrb	r3, [r7, #23]
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3718      	adds	r7, #24
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e04:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e06:	f7ff fdcb 	bl	80029a0 <HAL_GetTick>
 8002e0a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d008      	beq.n	8002e2a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2280      	movs	r2, #128	@ 0x80
 8002e1c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e052      	b.n	8002ed0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f022 0216 	bic.w	r2, r2, #22
 8002e38:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	695a      	ldr	r2, [r3, #20]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e48:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d103      	bne.n	8002e5a <HAL_DMA_Abort+0x62>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d007      	beq.n	8002e6a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f022 0208 	bic.w	r2, r2, #8
 8002e68:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f022 0201 	bic.w	r2, r2, #1
 8002e78:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e7a:	e013      	b.n	8002ea4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e7c:	f7ff fd90 	bl	80029a0 <HAL_GetTick>
 8002e80:	4602      	mov	r2, r0
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	2b05      	cmp	r3, #5
 8002e88:	d90c      	bls.n	8002ea4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2220      	movs	r2, #32
 8002e8e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2203      	movs	r2, #3
 8002e94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	e015      	b.n	8002ed0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 0301 	and.w	r3, r3, #1
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d1e4      	bne.n	8002e7c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb6:	223f      	movs	r2, #63	@ 0x3f
 8002eb8:	409a      	lsls	r2, r3
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3710      	adds	r7, #16
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d004      	beq.n	8002ef6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2280      	movs	r2, #128	@ 0x80
 8002ef0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e00c      	b.n	8002f10 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2205      	movs	r2, #5
 8002efa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f022 0201 	bic.w	r2, r2, #1
 8002f0c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	370c      	adds	r7, #12
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr

08002f1c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002f24:	2300      	movs	r3, #0
 8002f26:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002f28:	4b8e      	ldr	r3, [pc, #568]	@ (8003164 <HAL_DMA_IRQHandler+0x248>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a8e      	ldr	r2, [pc, #568]	@ (8003168 <HAL_DMA_IRQHandler+0x24c>)
 8002f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f32:	0a9b      	lsrs	r3, r3, #10
 8002f34:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f3a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f46:	2208      	movs	r2, #8
 8002f48:	409a      	lsls	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d01a      	beq.n	8002f88 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0304 	and.w	r3, r3, #4
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d013      	beq.n	8002f88 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f022 0204 	bic.w	r2, r2, #4
 8002f6e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f74:	2208      	movs	r2, #8
 8002f76:	409a      	lsls	r2, r3
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f80:	f043 0201 	orr.w	r2, r3, #1
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	409a      	lsls	r2, r3
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	4013      	ands	r3, r2
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d012      	beq.n	8002fbe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	695b      	ldr	r3, [r3, #20]
 8002f9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00b      	beq.n	8002fbe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002faa:	2201      	movs	r2, #1
 8002fac:	409a      	lsls	r2, r3
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fb6:	f043 0202 	orr.w	r2, r3, #2
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fc2:	2204      	movs	r2, #4
 8002fc4:	409a      	lsls	r2, r3
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	4013      	ands	r3, r2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d012      	beq.n	8002ff4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0302 	and.w	r3, r3, #2
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d00b      	beq.n	8002ff4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fe0:	2204      	movs	r2, #4
 8002fe2:	409a      	lsls	r2, r3
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fec:	f043 0204 	orr.w	r2, r3, #4
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff8:	2210      	movs	r2, #16
 8002ffa:	409a      	lsls	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	4013      	ands	r3, r2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d043      	beq.n	800308c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0308 	and.w	r3, r3, #8
 800300e:	2b00      	cmp	r3, #0
 8003010:	d03c      	beq.n	800308c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003016:	2210      	movs	r2, #16
 8003018:	409a      	lsls	r2, r3
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d018      	beq.n	800305e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d108      	bne.n	800304c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303e:	2b00      	cmp	r3, #0
 8003040:	d024      	beq.n	800308c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	4798      	blx	r3
 800304a:	e01f      	b.n	800308c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003050:	2b00      	cmp	r3, #0
 8003052:	d01b      	beq.n	800308c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	4798      	blx	r3
 800305c:	e016      	b.n	800308c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003068:	2b00      	cmp	r3, #0
 800306a:	d107      	bne.n	800307c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f022 0208 	bic.w	r2, r2, #8
 800307a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003080:	2b00      	cmp	r3, #0
 8003082:	d003      	beq.n	800308c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003090:	2220      	movs	r2, #32
 8003092:	409a      	lsls	r2, r3
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	4013      	ands	r3, r2
 8003098:	2b00      	cmp	r3, #0
 800309a:	f000 808f 	beq.w	80031bc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0310 	and.w	r3, r3, #16
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	f000 8087 	beq.w	80031bc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030b2:	2220      	movs	r2, #32
 80030b4:	409a      	lsls	r2, r3
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	2b05      	cmp	r3, #5
 80030c4:	d136      	bne.n	8003134 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f022 0216 	bic.w	r2, r2, #22
 80030d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	695a      	ldr	r2, [r3, #20]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d103      	bne.n	80030f6 <HAL_DMA_IRQHandler+0x1da>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d007      	beq.n	8003106 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f022 0208 	bic.w	r2, r2, #8
 8003104:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800310a:	223f      	movs	r2, #63	@ 0x3f
 800310c:	409a      	lsls	r2, r3
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2201      	movs	r2, #1
 8003116:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003126:	2b00      	cmp	r3, #0
 8003128:	d07e      	beq.n	8003228 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	4798      	blx	r3
        }
        return;
 8003132:	e079      	b.n	8003228 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d01d      	beq.n	800317e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d10d      	bne.n	800316c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003154:	2b00      	cmp	r3, #0
 8003156:	d031      	beq.n	80031bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	4798      	blx	r3
 8003160:	e02c      	b.n	80031bc <HAL_DMA_IRQHandler+0x2a0>
 8003162:	bf00      	nop
 8003164:	20000010 	.word	0x20000010
 8003168:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003170:	2b00      	cmp	r3, #0
 8003172:	d023      	beq.n	80031bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	4798      	blx	r3
 800317c:	e01e      	b.n	80031bc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003188:	2b00      	cmp	r3, #0
 800318a:	d10f      	bne.n	80031ac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f022 0210 	bic.w	r2, r2, #16
 800319a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2200      	movs	r2, #0
 80031a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d003      	beq.n	80031bc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d032      	beq.n	800322a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031c8:	f003 0301 	and.w	r3, r3, #1
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d022      	beq.n	8003216 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2205      	movs	r2, #5
 80031d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f022 0201 	bic.w	r2, r2, #1
 80031e6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	3301      	adds	r3, #1
 80031ec:	60bb      	str	r3, [r7, #8]
 80031ee:	697a      	ldr	r2, [r7, #20]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d307      	bcc.n	8003204 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1f2      	bne.n	80031e8 <HAL_DMA_IRQHandler+0x2cc>
 8003202:	e000      	b.n	8003206 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003204:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2201      	movs	r2, #1
 800320a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800321a:	2b00      	cmp	r3, #0
 800321c:	d005      	beq.n	800322a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	4798      	blx	r3
 8003226:	e000      	b.n	800322a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003228:	bf00      	nop
    }
  }
}
 800322a:	3718      	adds	r7, #24
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003230:	b480      	push	{r7}
 8003232:	b085      	sub	sp, #20
 8003234:	af00      	add	r7, sp, #0
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	60b9      	str	r1, [r7, #8]
 800323a:	607a      	str	r2, [r7, #4]
 800323c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800324c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	683a      	ldr	r2, [r7, #0]
 8003254:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	2b40      	cmp	r3, #64	@ 0x40
 800325c:	d108      	bne.n	8003270 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	68ba      	ldr	r2, [r7, #8]
 800326c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800326e:	e007      	b.n	8003280 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68ba      	ldr	r2, [r7, #8]
 8003276:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	687a      	ldr	r2, [r7, #4]
 800327e:	60da      	str	r2, [r3, #12]
}
 8003280:	bf00      	nop
 8003282:	3714      	adds	r7, #20
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	b2db      	uxtb	r3, r3
 800329a:	3b10      	subs	r3, #16
 800329c:	4a13      	ldr	r2, [pc, #76]	@ (80032ec <DMA_CalcBaseAndBitshift+0x60>)
 800329e:	fba2 2303 	umull	r2, r3, r2, r3
 80032a2:	091b      	lsrs	r3, r3, #4
 80032a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80032a6:	4a12      	ldr	r2, [pc, #72]	@ (80032f0 <DMA_CalcBaseAndBitshift+0x64>)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	4413      	add	r3, r2
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	461a      	mov	r2, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2b03      	cmp	r3, #3
 80032b8:	d908      	bls.n	80032cc <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	461a      	mov	r2, r3
 80032c0:	4b0c      	ldr	r3, [pc, #48]	@ (80032f4 <DMA_CalcBaseAndBitshift+0x68>)
 80032c2:	4013      	ands	r3, r2
 80032c4:	1d1a      	adds	r2, r3, #4
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	659a      	str	r2, [r3, #88]	@ 0x58
 80032ca:	e006      	b.n	80032da <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	461a      	mov	r2, r3
 80032d2:	4b08      	ldr	r3, [pc, #32]	@ (80032f4 <DMA_CalcBaseAndBitshift+0x68>)
 80032d4:	4013      	ands	r3, r2
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3714      	adds	r7, #20
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	aaaaaaab 	.word	0xaaaaaaab
 80032f0:	08024c24 	.word	0x08024c24
 80032f4:	fffffc00 	.word	0xfffffc00

080032f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b085      	sub	sp, #20
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003300:	2300      	movs	r3, #0
 8003302:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003308:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d11f      	bne.n	8003352 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	2b03      	cmp	r3, #3
 8003316:	d856      	bhi.n	80033c6 <DMA_CheckFifoParam+0xce>
 8003318:	a201      	add	r2, pc, #4	@ (adr r2, 8003320 <DMA_CheckFifoParam+0x28>)
 800331a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800331e:	bf00      	nop
 8003320:	08003331 	.word	0x08003331
 8003324:	08003343 	.word	0x08003343
 8003328:	08003331 	.word	0x08003331
 800332c:	080033c7 	.word	0x080033c7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003334:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003338:	2b00      	cmp	r3, #0
 800333a:	d046      	beq.n	80033ca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003340:	e043      	b.n	80033ca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003346:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800334a:	d140      	bne.n	80033ce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003350:	e03d      	b.n	80033ce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800335a:	d121      	bne.n	80033a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	2b03      	cmp	r3, #3
 8003360:	d837      	bhi.n	80033d2 <DMA_CheckFifoParam+0xda>
 8003362:	a201      	add	r2, pc, #4	@ (adr r2, 8003368 <DMA_CheckFifoParam+0x70>)
 8003364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003368:	08003379 	.word	0x08003379
 800336c:	0800337f 	.word	0x0800337f
 8003370:	08003379 	.word	0x08003379
 8003374:	08003391 	.word	0x08003391
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	73fb      	strb	r3, [r7, #15]
      break;
 800337c:	e030      	b.n	80033e0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003382:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d025      	beq.n	80033d6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800338e:	e022      	b.n	80033d6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003394:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003398:	d11f      	bne.n	80033da <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800339e:	e01c      	b.n	80033da <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	2b02      	cmp	r3, #2
 80033a4:	d903      	bls.n	80033ae <DMA_CheckFifoParam+0xb6>
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	2b03      	cmp	r3, #3
 80033aa:	d003      	beq.n	80033b4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80033ac:	e018      	b.n	80033e0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	73fb      	strb	r3, [r7, #15]
      break;
 80033b2:	e015      	b.n	80033e0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d00e      	beq.n	80033de <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	73fb      	strb	r3, [r7, #15]
      break;
 80033c4:	e00b      	b.n	80033de <DMA_CheckFifoParam+0xe6>
      break;
 80033c6:	bf00      	nop
 80033c8:	e00a      	b.n	80033e0 <DMA_CheckFifoParam+0xe8>
      break;
 80033ca:	bf00      	nop
 80033cc:	e008      	b.n	80033e0 <DMA_CheckFifoParam+0xe8>
      break;
 80033ce:	bf00      	nop
 80033d0:	e006      	b.n	80033e0 <DMA_CheckFifoParam+0xe8>
      break;
 80033d2:	bf00      	nop
 80033d4:	e004      	b.n	80033e0 <DMA_CheckFifoParam+0xe8>
      break;
 80033d6:	bf00      	nop
 80033d8:	e002      	b.n	80033e0 <DMA_CheckFifoParam+0xe8>
      break;   
 80033da:	bf00      	nop
 80033dc:	e000      	b.n	80033e0 <DMA_CheckFifoParam+0xe8>
      break;
 80033de:	bf00      	nop
    }
  } 
  
  return status; 
 80033e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3714      	adds	r7, #20
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop

080033f0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d101      	bne.n	8003402 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e086      	b.n	8003510 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003408:	2b00      	cmp	r3, #0
 800340a:	d106      	bne.n	800341a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2220      	movs	r2, #32
 8003410:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	f005 ffcb 	bl	80093b0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800341a:	4b3f      	ldr	r3, [pc, #252]	@ (8003518 <HAL_ETH_Init+0x128>)
 800341c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800341e:	4a3e      	ldr	r2, [pc, #248]	@ (8003518 <HAL_ETH_Init+0x128>)
 8003420:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003424:	6453      	str	r3, [r2, #68]	@ 0x44
 8003426:	4b3c      	ldr	r3, [pc, #240]	@ (8003518 <HAL_ETH_Init+0x128>)
 8003428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800342a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800342e:	60bb      	str	r3, [r7, #8]
 8003430:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003432:	4b3a      	ldr	r3, [pc, #232]	@ (800351c <HAL_ETH_Init+0x12c>)
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	4a39      	ldr	r2, [pc, #228]	@ (800351c <HAL_ETH_Init+0x12c>)
 8003438:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800343c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800343e:	4b37      	ldr	r3, [pc, #220]	@ (800351c <HAL_ETH_Init+0x12c>)
 8003440:	685a      	ldr	r2, [r3, #4]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	4935      	ldr	r1, [pc, #212]	@ (800351c <HAL_ETH_Init+0x12c>)
 8003448:	4313      	orrs	r3, r2
 800344a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800344c:	4b33      	ldr	r3, [pc, #204]	@ (800351c <HAL_ETH_Init+0x12c>)
 800344e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	6812      	ldr	r2, [r2, #0]
 800345e:	f043 0301 	orr.w	r3, r3, #1
 8003462:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003466:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003468:	f7ff fa9a 	bl	80029a0 <HAL_GetTick>
 800346c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800346e:	e011      	b.n	8003494 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003470:	f7ff fa96 	bl	80029a0 <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800347e:	d909      	bls.n	8003494 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2204      	movs	r2, #4
 8003484:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	22e0      	movs	r2, #224	@ 0xe0
 800348c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e03d      	b.n	8003510 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1e4      	bne.n	8003470 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	f000 ff5c 	bl	8004364 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f001 f807 	bl	80044c0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f001 f85d 	bl	8004572 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	461a      	mov	r2, r3
 80034be:	2100      	movs	r1, #0
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 ffc5 	bl	8004450 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80034d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	4b0f      	ldr	r3, [pc, #60]	@ (8003520 <HAL_ETH_Init+0x130>)
 80034e4:	430b      	orrs	r3, r1
 80034e6:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80034fa:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2210      	movs	r2, #16
 800350a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800350e:	2300      	movs	r3, #0
}
 8003510:	4618      	mov	r0, r3
 8003512:	3710      	adds	r7, #16
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40023800 	.word	0x40023800
 800351c:	40013800 	.word	0x40013800
 8003520:	00020060 	.word	0x00020060

08003524 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003532:	2b10      	cmp	r3, #16
 8003534:	d15f      	bne.n	80035f6 <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2220      	movs	r2, #32
 800353a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2201      	movs	r2, #1
 8003542:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2204      	movs	r2, #4
 8003548:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f000 f9f6 	bl	800393c <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003558:	2001      	movs	r0, #1
 800355a:	f7ff fa2d 	bl	80029b8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	68fa      	ldr	r2, [r7, #12]
 8003564:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800356e:	699b      	ldr	r3, [r3, #24]
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	6812      	ldr	r2, [r2, #0]
 8003574:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003578:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800357c:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003586:	699b      	ldr	r3, [r3, #24]
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	6812      	ldr	r2, [r2, #0]
 800358c:	f043 0302 	orr.w	r3, r3, #2
 8003590:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003594:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 fd80 	bl	800409c <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f042 0208 	orr.w	r2, r2, #8
 80035aa:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80035b4:	2001      	movs	r0, #1
 80035b6:	f7ff f9ff 	bl	80029b8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	68fa      	ldr	r2, [r7, #12]
 80035c0:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f042 0204 	orr.w	r2, r2, #4
 80035d0:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035da:	69d9      	ldr	r1, [r3, #28]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	4b07      	ldr	r3, [pc, #28]	@ (8003600 <HAL_ETH_Start_IT+0xdc>)
 80035e2:	430b      	orrs	r3, r1
 80035e4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80035e8:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2240      	movs	r2, #64	@ 0x40
 80035ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 80035f2:	2300      	movs	r3, #0
 80035f4:	e000      	b.n	80035f8 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
  }
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3710      	adds	r7, #16
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	0001a0c1 	.word	0x0001a0c1

08003604 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b086      	sub	sp, #24
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003612:	2b40      	cmp	r3, #64	@ 0x40
 8003614:	d16e      	bne.n	80036f4 <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2220      	movs	r2, #32
 800361a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003626:	69d9      	ldr	r1, [r3, #28]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	4b34      	ldr	r3, [pc, #208]	@ (8003700 <HAL_ETH_Stop_IT+0xfc>)
 800362e:	400b      	ands	r3, r1
 8003630:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003634:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800363e:	699b      	ldr	r3, [r3, #24]
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	6812      	ldr	r2, [r2, #0]
 8003644:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003648:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800364c:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003656:	699b      	ldr	r3, [r3, #24]
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	6812      	ldr	r2, [r2, #0]
 800365c:	f023 0302 	bic.w	r3, r3, #2
 8003660:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003664:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f022 0204 	bic.w	r2, r2, #4
 8003674:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800367e:	2001      	movs	r0, #1
 8003680:	f7ff f99a 	bl	80029b8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	693a      	ldr	r2, [r7, #16]
 800368a:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 800368c:	6878      	ldr	r0, [r7, #4]
 800368e:	f000 fd05 	bl	800409c <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f022 0208 	bic.w	r2, r2, #8
 80036a0:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80036aa:	2001      	movs	r0, #1
 80036ac:	f7ff f984 	bl	80029b8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	693a      	ldr	r2, [r7, #16]
 80036b6:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80036b8:	2300      	movs	r3, #0
 80036ba:	617b      	str	r3, [r7, #20]
 80036bc:	e00e      	b.n	80036dc <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	697a      	ldr	r2, [r7, #20]
 80036c2:	3212      	adds	r2, #18
 80036c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036c8:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	3301      	adds	r3, #1
 80036da:	617b      	str	r3, [r7, #20]
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	2b03      	cmp	r3, #3
 80036e0:	d9ed      	bls.n	80036be <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2210      	movs	r2, #16
 80036ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 80036f0:	2300      	movs	r3, #0
 80036f2:	e000      	b.n	80036f6 <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
  }
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3718      	adds	r7, #24
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	fffe5f3e 	.word	0xfffe5f3e

08003704 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d109      	bne.n	8003728 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800371a:	f043 0201 	orr.w	r2, r3, #1
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e045      	b.n	80037b4 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800372e:	2b40      	cmp	r3, #64	@ 0x40
 8003730:	d13f      	bne.n	80037b2 <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 800373a:	2201      	movs	r2, #1
 800373c:	6839      	ldr	r1, [r7, #0]
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f000 ff86 	bl	8004650 <ETH_Prepare_Tx_Descriptors>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d009      	beq.n	800375e <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003750:	f043 0202 	orr.w	r2, r3, #2
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e02a      	b.n	80037b4 <HAL_ETH_Transmit_IT+0xb0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800375e:	f3bf 8f4f 	dsb	sy
}
 8003762:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003768:	1c5a      	adds	r2, r3, #1
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	629a      	str	r2, [r3, #40]	@ 0x28
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003772:	2b03      	cmp	r3, #3
 8003774:	d904      	bls.n	8003780 <HAL_ETH_Transmit_IT+0x7c>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800377a:	1f1a      	subs	r2, r3, #4
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	f003 0304 	and.w	r3, r3, #4
 800378e:	2b00      	cmp	r3, #0
 8003790:	d00d      	beq.n	80037ae <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800379a:	461a      	mov	r2, r3
 800379c:	2304      	movs	r3, #4
 800379e:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037a8:	461a      	mov	r2, r3
 80037aa:	2300      	movs	r3, #0
 80037ac:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 80037ae:	2300      	movs	r3, #0
 80037b0:	e000      	b.n	80037b4 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
  }
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3708      	adds	r7, #8
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}

080037bc <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b088      	sub	sp, #32
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 80037c6:	2300      	movs	r3, #0
 80037c8:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 80037ca:	2300      	movs	r3, #0
 80037cc:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d109      	bne.n	80037e8 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037da:	f043 0201 	orr.w	r2, r3, #1
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e0a4      	b.n	8003932 <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037ee:	2b40      	cmp	r3, #64	@ 0x40
 80037f0:	d001      	beq.n	80037f6 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e09d      	b.n	8003932 <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037fa:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	69fa      	ldr	r2, [r7, #28]
 8003800:	3212      	adds	r2, #18
 8003802:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003806:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800380c:	f1c3 0304 	rsb	r3, r3, #4
 8003810:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003812:	e066      	b.n	80038e2 <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800381c:	2b00      	cmp	r3, #0
 800381e:	d007      	beq.n	8003830 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	69da      	ldr	r2, [r3, #28]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8003828:	69bb      	ldr	r3, [r7, #24]
 800382a:	699a      	ldr	r2, [r3, #24]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003838:	2b00      	cmp	r3, #0
 800383a:	d103      	bne.n	8003844 <HAL_ETH_ReadData+0x88>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003840:	2b00      	cmp	r3, #0
 8003842:	d03c      	beq.n	80038be <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8003844:	69bb      	ldr	r3, [r7, #24]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800384c:	2b00      	cmp	r3, #0
 800384e:	d005      	beq.n	800385c <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	0c1b      	lsrs	r3, r3, #16
 8003862:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003866:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003870:	2b00      	cmp	r3, #0
 8003872:	d005      	beq.n	8003880 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8003874:	69bb      	ldr	r3, [r7, #24]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 800387c:	2301      	movs	r3, #1
 800387e:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	689a      	ldr	r2, [r3, #8]
 8003884:	69bb      	ldr	r3, [r7, #24]
 8003886:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8003894:	69bb      	ldr	r3, [r7, #24]
 8003896:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8003898:	461a      	mov	r2, r3
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	b29b      	uxth	r3, r3
 800389e:	f005 ff53 	bl	8009748 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038a6:	1c5a      	adds	r2, r3, #1
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	441a      	add	r2, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 80038b8:	69bb      	ldr	r3, [r7, #24]
 80038ba:	2200      	movs	r2, #0
 80038bc:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	3301      	adds	r3, #1
 80038c2:	61fb      	str	r3, [r7, #28]
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	2b03      	cmp	r3, #3
 80038c8:	d902      	bls.n	80038d0 <HAL_ETH_ReadData+0x114>
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	3b04      	subs	r3, #4
 80038ce:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	69fa      	ldr	r2, [r7, #28]
 80038d4:	3212      	adds	r2, #18
 80038d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038da:	61bb      	str	r3, [r7, #24]
    desccnt++;
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	3301      	adds	r3, #1
 80038e0:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80038e2:	69bb      	ldr	r3, [r7, #24]
 80038e4:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	db06      	blt.n	80038f8 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80038ea:	697a      	ldr	r2, [r7, #20]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d202      	bcs.n	80038f8 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 80038f2:	7cfb      	ldrb	r3, [r7, #19]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d08d      	beq.n	8003814 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	441a      	add	r2, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003908:	2b00      	cmp	r3, #0
 800390a:	d002      	beq.n	8003912 <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f000 f815 	bl	800393c <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	69fa      	ldr	r2, [r7, #28]
 8003916:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8003918:	7cfb      	ldrb	r3, [r7, #19]
 800391a:	2b01      	cmp	r3, #1
 800391c:	d108      	bne.n	8003930 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800392c:	2300      	movs	r3, #0
 800392e:	e000      	b.n	8003932 <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
}
 8003932:	4618      	mov	r0, r3
 8003934:	3720      	adds	r7, #32
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
	...

0800393c <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b088      	sub	sp, #32
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8003944:	2300      	movs	r3, #0
 8003946:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8003948:	2301      	movs	r3, #1
 800394a:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003950:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	69fa      	ldr	r2, [r7, #28]
 8003956:	3212      	adds	r2, #18
 8003958:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800395c:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003962:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8003964:	e042      	b.n	80039ec <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	6a1b      	ldr	r3, [r3, #32]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d112      	bne.n	8003994 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 800396e:	f107 0308 	add.w	r3, r7, #8
 8003972:	4618      	mov	r0, r3
 8003974:	f005 feb8 	bl	80096e8 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d102      	bne.n	8003984 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 800397e:	2300      	movs	r3, #0
 8003980:	74fb      	strb	r3, [r7, #19]
 8003982:	e007      	b.n	8003994 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	461a      	mov	r2, r3
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	461a      	mov	r2, r3
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8003994:	7cfb      	ldrb	r3, [r7, #19]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d028      	beq.n	80039ec <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d106      	bne.n	80039b0 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	695a      	ldr	r2, [r3, #20]
 80039a6:	4b26      	ldr	r3, [pc, #152]	@ (8003a40 <ETH_UpdateDescriptor+0x104>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	697a      	ldr	r2, [r7, #20]
 80039ac:	6053      	str	r3, [r2, #4]
 80039ae:	e005      	b.n	80039bc <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	695b      	ldr	r3, [r3, #20]
 80039b4:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	3301      	adds	r3, #1
 80039cc:	61fb      	str	r3, [r7, #28]
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	2b03      	cmp	r3, #3
 80039d2:	d902      	bls.n	80039da <ETH_UpdateDescriptor+0x9e>
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	3b04      	subs	r3, #4
 80039d8:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	69fa      	ldr	r2, [r7, #28]
 80039de:	3212      	adds	r2, #18
 80039e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039e4:	617b      	str	r3, [r7, #20]
      desccount--;
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	3b01      	subs	r3, #1
 80039ea:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 80039ec:	69bb      	ldr	r3, [r7, #24]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d002      	beq.n	80039f8 <ETH_UpdateDescriptor+0xbc>
 80039f2:	7cfb      	ldrb	r3, [r7, #19]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1b6      	bne.n	8003966 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039fc:	69ba      	ldr	r2, [r7, #24]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d01a      	beq.n	8003a38 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	3303      	adds	r3, #3
 8003a06:	f003 0303 	and.w	r3, r3, #3
 8003a0a:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003a0c:	f3bf 8f5f 	dmb	sy
}
 8003a10:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6919      	ldr	r1, [r3, #16]
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	4413      	add	r3, r2
 8003a1e:	00db      	lsls	r3, r3, #3
 8003a20:	18ca      	adds	r2, r1, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a2a:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	69fa      	ldr	r2, [r7, #28]
 8003a30:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	69ba      	ldr	r2, [r7, #24]
 8003a36:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8003a38:	bf00      	nop
 8003a3a:	3720      	adds	r7, #32
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}
 8003a40:	80004000 	.word	0x80004000

08003a44 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b086      	sub	sp, #24
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	3318      	adds	r3, #24
 8003a50:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a56:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a5c:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8003a62:	e047      	b.n	8003af4 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8003a64:	2301      	movs	r3, #1
 8003a66:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8003a6e:	68ba      	ldr	r2, [r7, #8]
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	3304      	adds	r3, #4
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	4413      	add	r3, r2
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d10a      	bne.n	8003a94 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	3301      	adds	r3, #1
 8003a82:	613b      	str	r3, [r7, #16]
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	2b03      	cmp	r3, #3
 8003a88:	d902      	bls.n	8003a90 <HAL_ETH_ReleaseTxPacket+0x4c>
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	3b04      	subs	r3, #4
 8003a8e:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8003a90:	2300      	movs	r3, #0
 8003a92:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8003a94:	7bbb      	ldrb	r3, [r7, #14]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d02c      	beq.n	8003af4 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	68d9      	ldr	r1, [r3, #12]
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	4413      	add	r3, r2
 8003aa6:	00db      	lsls	r3, r3, #3
 8003aa8:	440b      	add	r3, r1
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	db1f      	blt.n	8003af0 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8003ab0:	68ba      	ldr	r2, [r7, #8]
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	3304      	adds	r3, #4
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	4413      	add	r3, r2
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	4618      	mov	r0, r3
 8003abe:	f005 fe85 	bl	80097cc <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8003ac2:	68ba      	ldr	r2, [r7, #8]
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	3304      	adds	r3, #4
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	4413      	add	r3, r2
 8003acc:	2200      	movs	r2, #0
 8003ace:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	613b      	str	r3, [r7, #16]
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	2b03      	cmp	r3, #3
 8003ada:	d902      	bls.n	8003ae2 <HAL_ETH_ReleaseTxPacket+0x9e>
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	3b04      	subs	r3, #4
 8003ae0:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	697a      	ldr	r2, [r7, #20]
 8003ae6:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	693a      	ldr	r2, [r7, #16]
 8003aec:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003aee:	e001      	b.n	8003af4 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8003af0:	2300      	movs	r3, #0
 8003af2:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d002      	beq.n	8003b00 <HAL_ETH_ReleaseTxPacket+0xbc>
 8003afa:	7bfb      	ldrb	r3, [r7, #15]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d1b1      	bne.n	8003a64 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8003b00:	2300      	movs	r3, #0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3718      	adds	r7, #24
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
	...

08003b0c <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b086      	sub	sp, #24
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b1a:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b24:	695b      	ldr	r3, [r3, #20]
 8003b26:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b30:	69db      	ldr	r3, [r3, #28]
 8003b32:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8003b34:	4b4b      	ldr	r3, [pc, #300]	@ (8003c64 <HAL_ETH_IRQHandler+0x158>)
 8003b36:	695b      	ldr	r3, [r3, #20]
 8003b38:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d00e      	beq.n	8003b62 <HAL_ETH_IRQHandler+0x56>
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d009      	beq.n	8003b62 <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b56:	461a      	mov	r2, r3
 8003b58:	4b43      	ldr	r3, [pc, #268]	@ (8003c68 <HAL_ETH_IRQHandler+0x15c>)
 8003b5a:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f005 f93b 	bl	8008dd8 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	f003 0301 	and.w	r3, r3, #1
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d00f      	beq.n	8003b8c <HAL_ETH_IRQHandler+0x80>
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f003 0301 	and.w	r3, r3, #1
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d00a      	beq.n	8003b8c <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b7e:	461a      	mov	r2, r3
 8003b80:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8003b84:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f005 f936 	bl	8008df8 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d042      	beq.n	8003c1c <HAL_ETH_IRQHandler+0x110>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d03d      	beq.n	8003c1c <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ba6:	f043 0208 	orr.w	r2, r3, #8
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d01a      	beq.n	8003bf0 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003bc2:	695a      	ldr	r2, [r3, #20]
 8003bc4:	4b29      	ldr	r3, [pc, #164]	@ (8003c6c <HAL_ETH_IRQHandler+0x160>)
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003bd6:	69db      	ldr	r3, [r3, #28]
 8003bd8:	687a      	ldr	r2, [r7, #4]
 8003bda:	6812      	ldr	r2, [r2, #0]
 8003bdc:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8003be0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003be4:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	22e0      	movs	r2, #224	@ 0xe0
 8003bea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8003bee:	e012      	b.n	8003c16 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003bf8:	695a      	ldr	r2, [r3, #20]
 8003bfa:	f248 6380 	movw	r3, #34432	@ 0x8680
 8003bfe:	4013      	ands	r3, r2
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c0e:	461a      	mov	r2, r3
 8003c10:	f248 6380 	movw	r3, #34432	@ 0x8680
 8003c14:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f005 f8fe 	bl	8008e18 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	f003 0308 	and.w	r3, r3, #8
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00e      	beq.n	8003c44 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c2c:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f000 f81a 	bl	8003c70 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d006      	beq.n	8003c5c <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8003c4e:	4b05      	ldr	r3, [pc, #20]	@ (8003c64 <HAL_ETH_IRQHandler+0x158>)
 8003c50:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003c54:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f000 f814 	bl	8003c84 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8003c5c:	bf00      	nop
 8003c5e:	3718      	adds	r7, #24
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	40013c00 	.word	0x40013c00
 8003c68:	00010040 	.word	0x00010040
 8003c6c:	007e2000 	.word	0x007e2000

08003c70 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8003c78:	bf00      	nop
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b086      	sub	sp, #24
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	607a      	str	r2, [r7, #4]
 8003ca4:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	691b      	ldr	r3, [r3, #16]
 8003cac:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	f003 031c 	and.w	r3, r3, #28
 8003cb4:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	02db      	lsls	r3, r3, #11
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	697a      	ldr	r2, [r7, #20]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	019b      	lsls	r3, r3, #6
 8003cc6:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003cca:	697a      	ldr	r2, [r7, #20]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	f023 0302 	bic.w	r3, r3, #2
 8003cd6:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	f043 0301 	orr.w	r3, r3, #1
 8003cde:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8003ce8:	f7fe fe5a 	bl	80029a0 <HAL_GetTick>
 8003cec:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003cee:	e00d      	b.n	8003d0c <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8003cf0:	f7fe fe56 	bl	80029a0 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cfe:	d301      	bcc.n	8003d04 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e010      	b.n	8003d26 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d1ec      	bne.n	8003cf0 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	695b      	ldr	r3, [r3, #20]
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	461a      	mov	r2, r3
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3718      	adds	r7, #24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}

08003d2e <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8003d2e:	b580      	push	{r7, lr}
 8003d30:	b086      	sub	sp, #24
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	60f8      	str	r0, [r7, #12]
 8003d36:	60b9      	str	r1, [r7, #8]
 8003d38:	607a      	str	r2, [r7, #4]
 8003d3a:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	691b      	ldr	r3, [r3, #16]
 8003d42:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	f003 031c 	and.w	r3, r3, #28
 8003d4a:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	02db      	lsls	r3, r3, #11
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	697a      	ldr	r2, [r7, #20]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	019b      	lsls	r3, r3, #6
 8003d5c:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003d60:	697a      	ldr	r2, [r7, #20]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	f043 0302 	orr.w	r3, r3, #2
 8003d6c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	f043 0301 	orr.w	r3, r3, #1
 8003d74:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	b29a      	uxth	r2, r3
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	697a      	ldr	r2, [r7, #20]
 8003d86:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d88:	f7fe fe0a 	bl	80029a0 <HAL_GetTick>
 8003d8c:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003d8e:	e00d      	b.n	8003dac <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8003d90:	f7fe fe06 	bl	80029a0 <HAL_GetTick>
 8003d94:	4602      	mov	r2, r0
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d9e:	d301      	bcc.n	8003da4 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e009      	b.n	8003db8 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1ec      	bne.n	8003d90 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8003db6:	2300      	movs	r3, #0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3718      	adds	r7, #24
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d101      	bne.n	8003dd4 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e0e6      	b.n	8003fa2 <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0310 	and.w	r3, r3, #16
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	bf14      	ite	ne
 8003de2:	2301      	movne	r3, #1
 8003de4:	2300      	moveq	r3, #0
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	461a      	mov	r2, r3
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	bf0c      	ite	eq
 8003e0c:	2301      	moveq	r3, #1
 8003e0e:	2300      	movne	r3, #0
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	461a      	mov	r2, r3
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	bf14      	ite	ne
 8003e28:	2301      	movne	r3, #1
 8003e2a:	2300      	moveq	r3, #0
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	bf0c      	ite	eq
 8003e42:	2301      	moveq	r3, #1
 8003e44:	2300      	movne	r3, #0
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	461a      	mov	r2, r3
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	bf14      	ite	ne
 8003e5c:	2301      	movne	r3, #1
 8003e5e:	2300      	moveq	r3, #0
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	461a      	mov	r2, r3
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	bf0c      	ite	eq
 8003e92:	2301      	moveq	r3, #1
 8003e94:	2300      	movne	r3, #0
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	461a      	mov	r2, r3
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	bf0c      	ite	eq
 8003eac:	2301      	moveq	r3, #1
 8003eae:	2300      	movne	r3, #0
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	bf14      	ite	ne
 8003ec6:	2301      	movne	r3, #1
 8003ec8:	2300      	moveq	r3, #0
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	461a      	mov	r2, r3
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	bf14      	ite	ne
 8003eee:	2301      	movne	r3, #1
 8003ef0:	2300      	moveq	r3, #0
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	bf14      	ite	ne
 8003f08:	2301      	movne	r3, #1
 8003f0a:	2300      	moveq	r3, #0
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	461a      	mov	r2, r3
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	bf14      	ite	ne
 8003f22:	2301      	movne	r3, #1
 8003f24:	2300      	moveq	r3, #0
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	461a      	mov	r2, r3
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	bf0c      	ite	eq
 8003f3e:	2301      	moveq	r3, #1
 8003f40:	2300      	movne	r3, #0
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	461a      	mov	r2, r3
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	699b      	ldr	r3, [r3, #24]
 8003f52:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	699b      	ldr	r3, [r3, #24]
 8003f60:	0c1b      	lsrs	r3, r3, #16
 8003f62:	b29a      	uxth	r2, r3
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	699b      	ldr	r3, [r3, #24]
 8003f6e:	f003 0304 	and.w	r3, r3, #4
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	bf14      	ite	ne
 8003f76:	2301      	movne	r3, #1
 8003f78:	2300      	moveq	r3, #0
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	bf14      	ite	ne
 8003f92:	2301      	movne	r3, #1
 8003f94:	2300      	moveq	r3, #0
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	370c      	adds	r7, #12
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr

08003fae <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003fae:	b580      	push	{r7, lr}
 8003fb0:	b082      	sub	sp, #8
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	6078      	str	r0, [r7, #4]
 8003fb6:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d101      	bne.n	8003fc2 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e00b      	b.n	8003fda <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fc8:	2b10      	cmp	r3, #16
 8003fca:	d105      	bne.n	8003fd8 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8003fcc:	6839      	ldr	r1, [r7, #0]
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 f88a 	bl	80040e8 <ETH_SetMACConfig>

    return HAL_OK;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	e000      	b.n	8003fda <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
  }
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3708      	adds	r7, #8
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
	...

08003fe4 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f023 031c 	bic.w	r3, r3, #28
 8003ffa:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003ffc:	f001 fb22 	bl	8005644 <HAL_RCC_GetHCLKFreq>
 8004000:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	4a14      	ldr	r2, [pc, #80]	@ (8004058 <HAL_ETH_SetMDIOClockRange+0x74>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d804      	bhi.n	8004014 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f043 0308 	orr.w	r3, r3, #8
 8004010:	60fb      	str	r3, [r7, #12]
 8004012:	e019      	b.n	8004048 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	4a11      	ldr	r2, [pc, #68]	@ (800405c <HAL_ETH_SetMDIOClockRange+0x78>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d204      	bcs.n	8004026 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f043 030c 	orr.w	r3, r3, #12
 8004022:	60fb      	str	r3, [r7, #12]
 8004024:	e010      	b.n	8004048 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	4a0d      	ldr	r2, [pc, #52]	@ (8004060 <HAL_ETH_SetMDIOClockRange+0x7c>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d90c      	bls.n	8004048 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	4a0c      	ldr	r2, [pc, #48]	@ (8004064 <HAL_ETH_SetMDIOClockRange+0x80>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d804      	bhi.n	8004040 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f043 0304 	orr.w	r3, r3, #4
 800403c:	60fb      	str	r3, [r7, #12]
 800403e:	e003      	b.n	8004048 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f043 0310 	orr.w	r3, r3, #16
 8004046:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68fa      	ldr	r2, [r7, #12]
 800404e:	611a      	str	r2, [r3, #16]
}
 8004050:	bf00      	nop
 8004052:	3710      	adds	r7, #16
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}
 8004058:	02160ebf 	.word	0x02160ebf
 800405c:	03938700 	.word	0x03938700
 8004060:	05f5e0ff 	.word	0x05f5e0ff
 8004064:	08f0d17f 	.word	0x08f0d17f

08004068 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 8004076:	4618      	mov	r0, r3
 8004078:	370c      	adds	r7, #12
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr

08004082 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 8004082:	b480      	push	{r7}
 8004084:	b083      	sub	sp, #12
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8004090:	4618      	mov	r0, r3
 8004092:	370c      	adds	r7, #12
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr

0800409c <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80040a4:	2300      	movs	r3, #0
 80040a6:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80040b0:	699b      	ldr	r3, [r3, #24]
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	6812      	ldr	r2, [r2, #0]
 80040b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040ba:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80040be:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80040c8:	699b      	ldr	r3, [r3, #24]
 80040ca:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80040cc:	2001      	movs	r0, #1
 80040ce:	f7fe fc73 	bl	80029b8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80040dc:	6193      	str	r3, [r2, #24]
}
 80040de:	bf00      	nop
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
	...

080040e8 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	4b53      	ldr	r3, [pc, #332]	@ (800424c <ETH_SetMACConfig+0x164>)
 80040fe:	4013      	ands	r3, r2
 8004100:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	7b9b      	ldrb	r3, [r3, #14]
 8004106:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004108:	683a      	ldr	r2, [r7, #0]
 800410a:	7c12      	ldrb	r2, [r2, #16]
 800410c:	2a00      	cmp	r2, #0
 800410e:	d102      	bne.n	8004116 <ETH_SetMACConfig+0x2e>
 8004110:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8004114:	e000      	b.n	8004118 <ETH_SetMACConfig+0x30>
 8004116:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004118:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800411a:	683a      	ldr	r2, [r7, #0]
 800411c:	7c52      	ldrb	r2, [r2, #17]
 800411e:	2a00      	cmp	r2, #0
 8004120:	d102      	bne.n	8004128 <ETH_SetMACConfig+0x40>
 8004122:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004126:	e000      	b.n	800412a <ETH_SetMACConfig+0x42>
 8004128:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800412a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004130:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	7fdb      	ldrb	r3, [r3, #31]
 8004136:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004138:	431a      	orrs	r2, r3
                        macconf->Speed |
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800413e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004140:	683a      	ldr	r2, [r7, #0]
 8004142:	7f92      	ldrb	r2, [r2, #30]
 8004144:	2a00      	cmp	r2, #0
 8004146:	d102      	bne.n	800414e <ETH_SetMACConfig+0x66>
 8004148:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800414c:	e000      	b.n	8004150 <ETH_SetMACConfig+0x68>
 800414e:	2200      	movs	r2, #0
                        macconf->Speed |
 8004150:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	7f1b      	ldrb	r3, [r3, #28]
 8004156:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004158:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800415e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	791b      	ldrb	r3, [r3, #4]
 8004164:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8004166:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004168:	683a      	ldr	r2, [r7, #0]
 800416a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800416e:	2a00      	cmp	r2, #0
 8004170:	d102      	bne.n	8004178 <ETH_SetMACConfig+0x90>
 8004172:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004176:	e000      	b.n	800417a <ETH_SetMACConfig+0x92>
 8004178:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800417a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	7bdb      	ldrb	r3, [r3, #15]
 8004180:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004182:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004188:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004190:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004192:	4313      	orrs	r3, r2
 8004194:	68fa      	ldr	r2, [r7, #12]
 8004196:	4313      	orrs	r3, r2
 8004198:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	68fa      	ldr	r2, [r7, #12]
 80041a0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80041aa:	2001      	movs	r0, #1
 80041ac:	f7fe fc04 	bl	80029b8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68fa      	ldr	r2, [r7, #12]
 80041b6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80041c0:	68fa      	ldr	r2, [r7, #12]
 80041c2:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80041c6:	4013      	ands	r3, r2
 80041c8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041ce:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80041d0:	683a      	ldr	r2, [r7, #0]
 80041d2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80041d6:	2a00      	cmp	r2, #0
 80041d8:	d101      	bne.n	80041de <ETH_SetMACConfig+0xf6>
 80041da:	2280      	movs	r2, #128	@ 0x80
 80041dc:	e000      	b.n	80041e0 <ETH_SetMACConfig+0xf8>
 80041de:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80041e0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80041e6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80041e8:	683a      	ldr	r2, [r7, #0]
 80041ea:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80041ee:	2a01      	cmp	r2, #1
 80041f0:	d101      	bne.n	80041f6 <ETH_SetMACConfig+0x10e>
 80041f2:	2208      	movs	r2, #8
 80041f4:	e000      	b.n	80041f8 <ETH_SetMACConfig+0x110>
 80041f6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80041f8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80041fa:	683a      	ldr	r2, [r7, #0]
 80041fc:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8004200:	2a01      	cmp	r2, #1
 8004202:	d101      	bne.n	8004208 <ETH_SetMACConfig+0x120>
 8004204:	2204      	movs	r2, #4
 8004206:	e000      	b.n	800420a <ETH_SetMACConfig+0x122>
 8004208:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800420a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800420c:	683a      	ldr	r2, [r7, #0]
 800420e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8004212:	2a01      	cmp	r2, #1
 8004214:	d101      	bne.n	800421a <ETH_SetMACConfig+0x132>
 8004216:	2202      	movs	r2, #2
 8004218:	e000      	b.n	800421c <ETH_SetMACConfig+0x134>
 800421a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800421c:	4313      	orrs	r3, r2
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	4313      	orrs	r3, r2
 8004222:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	68fa      	ldr	r2, [r7, #12]
 800422a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	699b      	ldr	r3, [r3, #24]
 8004232:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004234:	2001      	movs	r0, #1
 8004236:	f7fe fbbf 	bl	80029b8 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	68fa      	ldr	r2, [r7, #12]
 8004240:	619a      	str	r2, [r3, #24]
}
 8004242:	bf00      	nop
 8004244:	3710      	adds	r7, #16
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop
 800424c:	fd20810f 	.word	0xfd20810f

08004250 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b084      	sub	sp, #16
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004262:	699b      	ldr	r3, [r3, #24]
 8004264:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8004266:	68fa      	ldr	r2, [r7, #12]
 8004268:	4b3d      	ldr	r3, [pc, #244]	@ (8004360 <ETH_SetDMAConfig+0x110>)
 800426a:	4013      	ands	r3, r2
 800426c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	7b1b      	ldrb	r3, [r3, #12]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d102      	bne.n	800427c <ETH_SetDMAConfig+0x2c>
 8004276:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800427a:	e000      	b.n	800427e <ETH_SetDMAConfig+0x2e>
 800427c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	7b5b      	ldrb	r3, [r3, #13]
 8004282:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004284:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8004286:	683a      	ldr	r2, [r7, #0]
 8004288:	7f52      	ldrb	r2, [r2, #29]
 800428a:	2a00      	cmp	r2, #0
 800428c:	d102      	bne.n	8004294 <ETH_SetDMAConfig+0x44>
 800428e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004292:	e000      	b.n	8004296 <ETH_SetDMAConfig+0x46>
 8004294:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8004296:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	7b9b      	ldrb	r3, [r3, #14]
 800429c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800429e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80042a4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	7f1b      	ldrb	r3, [r3, #28]
 80042aa:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80042ac:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	7f9b      	ldrb	r3, [r3, #30]
 80042b2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80042b4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80042ba:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80042c2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80042c4:	4313      	orrs	r3, r2
 80042c6:	68fa      	ldr	r2, [r7, #12]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80042d4:	461a      	mov	r2, r3
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80042e2:	699b      	ldr	r3, [r3, #24]
 80042e4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80042e6:	2001      	movs	r0, #1
 80042e8:	f7fe fb66 	bl	80029b8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80042f4:	461a      	mov	r2, r3
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	791b      	ldrb	r3, [r3, #4]
 80042fe:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004304:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800430a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004310:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004318:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800431a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004320:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8004322:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004328:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800432a:	687a      	ldr	r2, [r7, #4]
 800432c:	6812      	ldr	r2, [r2, #0]
 800432e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004332:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004336:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004344:	2001      	movs	r0, #1
 8004346:	f7fe fb37 	bl	80029b8 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004352:	461a      	mov	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6013      	str	r3, [r2, #0]
}
 8004358:	bf00      	nop
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}
 8004360:	f8de3f23 	.word	0xf8de3f23

08004364 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b0a6      	sub	sp, #152	@ 0x98
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800436c:	2301      	movs	r3, #1
 800436e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8004372:	2301      	movs	r3, #1
 8004374:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8004378:	2300      	movs	r3, #0
 800437a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800437c:	2300      	movs	r3, #0
 800437e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8004382:	2301      	movs	r3, #1
 8004384:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8004388:	2300      	movs	r3, #0
 800438a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800438e:	2301      	movs	r3, #1
 8004390:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8004394:	2301      	movs	r3, #1
 8004396:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800439a:	2300      	movs	r3, #0
 800439c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80043a0:	2300      	movs	r3, #0
 80043a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80043a6:	2300      	movs	r3, #0
 80043a8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80043aa:	2300      	movs	r3, #0
 80043ac:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80043b0:	2300      	movs	r3, #0
 80043b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80043b4:	2300      	movs	r3, #0
 80043b6:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80043ba:	2300      	movs	r3, #0
 80043bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80043c0:	2300      	movs	r3, #0
 80043c2:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80043c6:	2300      	movs	r3, #0
 80043c8:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80043cc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80043d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80043d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80043d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80043d8:	2300      	movs	r3, #0
 80043da:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80043de:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80043e2:	4619      	mov	r1, r3
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f7ff fe7f 	bl	80040e8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80043ea:	2301      	movs	r3, #1
 80043ec:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80043ee:	2301      	movs	r3, #1
 80043f0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80043f2:	2301      	movs	r3, #1
 80043f4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80043f8:	2301      	movs	r3, #1
 80043fa:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80043fc:	2300      	movs	r3, #0
 80043fe:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8004400:	2300      	movs	r3, #0
 8004402:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8004406:	2300      	movs	r3, #0
 8004408:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800440c:	2300      	movs	r3, #0
 800440e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8004410:	2301      	movs	r3, #1
 8004412:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8004416:	2301      	movs	r3, #1
 8004418:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800441a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800441e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004420:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004424:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004426:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800442a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800442c:	2301      	movs	r3, #1
 800442e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8004432:	2300      	movs	r3, #0
 8004434:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8004436:	2300      	movs	r3, #0
 8004438:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800443a:	f107 0308 	add.w	r3, r7, #8
 800443e:	4619      	mov	r1, r3
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f7ff ff05 	bl	8004250 <ETH_SetDMAConfig>
}
 8004446:	bf00      	nop
 8004448:	3798      	adds	r7, #152	@ 0x98
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
	...

08004450 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004450:	b480      	push	{r7}
 8004452:	b087      	sub	sp, #28
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	3305      	adds	r3, #5
 8004460:	781b      	ldrb	r3, [r3, #0]
 8004462:	021b      	lsls	r3, r3, #8
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	3204      	adds	r2, #4
 8004468:	7812      	ldrb	r2, [r2, #0]
 800446a:	4313      	orrs	r3, r2
 800446c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800446e:	68ba      	ldr	r2, [r7, #8]
 8004470:	4b11      	ldr	r3, [pc, #68]	@ (80044b8 <ETH_MACAddressConfig+0x68>)
 8004472:	4413      	add	r3, r2
 8004474:	461a      	mov	r2, r3
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	3303      	adds	r3, #3
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	061a      	lsls	r2, r3, #24
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	3302      	adds	r3, #2
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	041b      	lsls	r3, r3, #16
 800448a:	431a      	orrs	r2, r3
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	3301      	adds	r3, #1
 8004490:	781b      	ldrb	r3, [r3, #0]
 8004492:	021b      	lsls	r3, r3, #8
 8004494:	4313      	orrs	r3, r2
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	7812      	ldrb	r2, [r2, #0]
 800449a:	4313      	orrs	r3, r2
 800449c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800449e:	68ba      	ldr	r2, [r7, #8]
 80044a0:	4b06      	ldr	r3, [pc, #24]	@ (80044bc <ETH_MACAddressConfig+0x6c>)
 80044a2:	4413      	add	r3, r2
 80044a4:	461a      	mov	r2, r3
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	6013      	str	r3, [r2, #0]
}
 80044aa:	bf00      	nop
 80044ac:	371c      	adds	r7, #28
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	40028040 	.word	0x40028040
 80044bc:	40028044 	.word	0x40028044

080044c0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b085      	sub	sp, #20
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80044c8:	2300      	movs	r3, #0
 80044ca:	60fb      	str	r3, [r7, #12]
 80044cc:	e03e      	b.n	800454c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	68d9      	ldr	r1, [r3, #12]
 80044d2:	68fa      	ldr	r2, [r7, #12]
 80044d4:	4613      	mov	r3, r2
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	4413      	add	r3, r2
 80044da:	00db      	lsls	r3, r3, #3
 80044dc:	440b      	add	r3, r1
 80044de:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	2200      	movs	r2, #0
 80044e4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	2200      	movs	r2, #0
 80044ea:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	2200      	movs	r2, #0
 80044f0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	2200      	movs	r2, #0
 80044f6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80044f8:	68b9      	ldr	r1, [r7, #8]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	68fa      	ldr	r2, [r7, #12]
 80044fe:	3206      	adds	r2, #6
 8004500:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2b02      	cmp	r3, #2
 8004514:	d80c      	bhi.n	8004530 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	68d9      	ldr	r1, [r3, #12]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	1c5a      	adds	r2, r3, #1
 800451e:	4613      	mov	r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	4413      	add	r3, r2
 8004524:	00db      	lsls	r3, r3, #3
 8004526:	440b      	add	r3, r1
 8004528:	461a      	mov	r2, r3
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	60da      	str	r2, [r3, #12]
 800452e:	e004      	b.n	800453a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	461a      	mov	r2, r3
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	3301      	adds	r3, #1
 800454a:	60fb      	str	r3, [r7, #12]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2b03      	cmp	r3, #3
 8004550:	d9bd      	bls.n	80044ce <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	68da      	ldr	r2, [r3, #12]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004564:	611a      	str	r2, [r3, #16]
}
 8004566:	bf00      	nop
 8004568:	3714      	adds	r7, #20
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr

08004572 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004572:	b480      	push	{r7}
 8004574:	b085      	sub	sp, #20
 8004576:	af00      	add	r7, sp, #0
 8004578:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800457a:	2300      	movs	r3, #0
 800457c:	60fb      	str	r3, [r7, #12]
 800457e:	e048      	b.n	8004612 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6919      	ldr	r1, [r3, #16]
 8004584:	68fa      	ldr	r2, [r7, #12]
 8004586:	4613      	mov	r3, r2
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	4413      	add	r3, r2
 800458c:	00db      	lsls	r3, r3, #3
 800458e:	440b      	add	r3, r1
 8004590:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	2200      	movs	r2, #0
 8004596:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	2200      	movs	r2, #0
 800459c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	2200      	movs	r2, #0
 80045a2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	2200      	movs	r2, #0
 80045a8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	2200      	movs	r2, #0
 80045ae:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	2200      	movs	r2, #0
 80045b4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80045bc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	695b      	ldr	r3, [r3, #20]
 80045c2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80045d6:	68b9      	ldr	r1, [r7, #8]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	68fa      	ldr	r2, [r7, #12]
 80045dc:	3212      	adds	r2, #18
 80045de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2b02      	cmp	r3, #2
 80045e6:	d80c      	bhi.n	8004602 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6919      	ldr	r1, [r3, #16]
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	1c5a      	adds	r2, r3, #1
 80045f0:	4613      	mov	r3, r2
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	4413      	add	r3, r2
 80045f6:	00db      	lsls	r3, r3, #3
 80045f8:	440b      	add	r3, r1
 80045fa:	461a      	mov	r2, r3
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	60da      	str	r2, [r3, #12]
 8004600:	e004      	b.n	800460c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	461a      	mov	r2, r3
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	3301      	adds	r3, #1
 8004610:	60fb      	str	r3, [r7, #12]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2b03      	cmp	r3, #3
 8004616:	d9b3      	bls.n	8004580 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	691a      	ldr	r2, [r3, #16]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004642:	60da      	str	r2, [r3, #12]
}
 8004644:	bf00      	nop
 8004646:	3714      	adds	r7, #20
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8004650:	b480      	push	{r7}
 8004652:	b091      	sub	sp, #68	@ 0x44
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	3318      	adds	r3, #24
 8004660:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8004662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8004668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466a:	691b      	ldr	r3, [r3, #16]
 800466c:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 800466e:	2300      	movs	r3, #0
 8004670:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004674:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004676:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800467a:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8004682:	2300      	movs	r3, #0
 8004684:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8004686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800468e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004692:	d007      	beq.n	80046a4 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8004694:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004696:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004698:	3304      	adds	r3, #4
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	4413      	add	r3, r2
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d001      	beq.n	80046a8 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80046a4:	2302      	movs	r3, #2
 80046a6:	e111      	b.n	80048cc <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 80046a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046aa:	3301      	adds	r3, #1
 80046ac:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 80046ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	461a      	mov	r2, r3
 80046b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046b6:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 80046b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ba:	685a      	ldr	r2, [r3, #4]
 80046bc:	4b86      	ldr	r3, [pc, #536]	@ (80048d8 <ETH_Prepare_Tx_Descriptors+0x288>)
 80046be:	4013      	ands	r3, r2
 80046c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046c2:	6852      	ldr	r2, [r2, #4]
 80046c4:	431a      	orrs	r2, r3
 80046c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046c8:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0301 	and.w	r3, r3, #1
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d008      	beq.n	80046e8 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 80046d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	695b      	ldr	r3, [r3, #20]
 80046e2:	431a      	orrs	r2, r3
 80046e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046e6:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 0320 	and.w	r3, r3, #32
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d008      	beq.n	8004706 <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 80046f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	431a      	orrs	r2, r3
 8004702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004704:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f003 0304 	and.w	r3, r3, #4
 800470e:	2b00      	cmp	r3, #0
 8004710:	d005      	beq.n	800471e <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8004712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800471a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800471c:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 800471e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004728:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 800472a:	e082      	b.n	8004832 <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 800472c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004736:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d006      	beq.n	800474c <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800473e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004748:	601a      	str	r2, [r3, #0]
 800474a:	e005      	b.n	8004758 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800474c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004756:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8004758:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800475a:	3301      	adds	r3, #1
 800475c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800475e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004760:	2b03      	cmp	r3, #3
 8004762:	d902      	bls.n	800476a <ETH_Prepare_Tx_Descriptors+0x11a>
 8004764:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004766:	3b04      	subs	r3, #4
 8004768:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800476a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800476c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800476e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004772:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8004774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800477c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004780:	d007      	beq.n	8004792 <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8004782:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004784:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004786:	3304      	adds	r3, #4
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	4413      	add	r3, r2
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d029      	beq.n	80047e6 <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 8004792:	6a3b      	ldr	r3, [r7, #32]
 8004794:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004798:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800479a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800479e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 80047a0:	2300      	movs	r3, #0
 80047a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80047a4:	e019      	b.n	80047da <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 80047a6:	f3bf 8f5f 	dmb	sy
}
 80047aa:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80047ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80047b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b6:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80047b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047ba:	3301      	adds	r3, #1
 80047bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047c0:	2b03      	cmp	r3, #3
 80047c2:	d902      	bls.n	80047ca <ETH_Prepare_Tx_Descriptors+0x17a>
 80047c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047c6:	3b04      	subs	r3, #4
 80047c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80047ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80047ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047d2:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 80047d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047d6:	3301      	adds	r3, #1
 80047d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80047da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80047dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047de:	429a      	cmp	r2, r3
 80047e0:	d3e1      	bcc.n	80047a6 <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 80047e2:	2302      	movs	r3, #2
 80047e4:	e072      	b.n	80048cc <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 80047e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80047ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f0:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 80047f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047f4:	3301      	adds	r3, #1
 80047f6:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 80047f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 80047fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	461a      	mov	r2, r3
 8004804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004806:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8004808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800480a:	685a      	ldr	r2, [r3, #4]
 800480c:	4b32      	ldr	r3, [pc, #200]	@ (80048d8 <ETH_Prepare_Tx_Descriptors+0x288>)
 800480e:	4013      	ands	r3, r2
 8004810:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004812:	6852      	ldr	r2, [r2, #4]
 8004814:	431a      	orrs	r2, r3
 8004816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004818:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 800481a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800481c:	3301      	adds	r3, #1
 800481e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8004820:	f3bf 8f5f 	dmb	sy
}
 8004824:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8004826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800482e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004830:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8004832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	2b00      	cmp	r3, #0
 8004838:	f47f af78 	bne.w	800472c <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d006      	beq.n	8004850 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800484a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800484c:	601a      	str	r2, [r3, #0]
 800484e:	e005      	b.n	800485c <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800485a:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 800485c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004866:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8004868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486a:	6a3a      	ldr	r2, [r7, #32]
 800486c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004870:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8004872:	f3bf 8f5f 	dmb	sy
}
 8004876:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8004878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004882:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8004884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004886:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004888:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800488a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800488c:	3304      	adds	r3, #4
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	440b      	add	r3, r1
 8004892:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8004894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004896:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004898:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800489a:	f3ef 8310 	mrs	r3, PRIMASK
 800489e:	613b      	str	r3, [r7, #16]
  return(result);
 80048a0:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80048a2:	61fb      	str	r3, [r7, #28]
 80048a4:	2301      	movs	r3, #1
 80048a6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	f383 8810 	msr	PRIMASK, r3
}
 80048ae:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 80048b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80048b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048b6:	4413      	add	r3, r2
 80048b8:	1c5a      	adds	r2, r3, #1
 80048ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80048be:	69fb      	ldr	r3, [r7, #28]
 80048c0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	f383 8810 	msr	PRIMASK, r3
}
 80048c8:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80048ca:	2300      	movs	r3, #0
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3744      	adds	r7, #68	@ 0x44
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr
 80048d8:	ffffe000 	.word	0xffffe000

080048dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048dc:	b480      	push	{r7}
 80048de:	b089      	sub	sp, #36	@ 0x24
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80048e6:	2300      	movs	r3, #0
 80048e8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80048ea:	2300      	movs	r3, #0
 80048ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80048ee:	2300      	movs	r3, #0
 80048f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80048f2:	2300      	movs	r3, #0
 80048f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80048f6:	2300      	movs	r3, #0
 80048f8:	61fb      	str	r3, [r7, #28]
 80048fa:	e175      	b.n	8004be8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80048fc:	2201      	movs	r2, #1
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	fa02 f303 	lsl.w	r3, r2, r3
 8004904:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	697a      	ldr	r2, [r7, #20]
 800490c:	4013      	ands	r3, r2
 800490e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004910:	693a      	ldr	r2, [r7, #16]
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	429a      	cmp	r2, r3
 8004916:	f040 8164 	bne.w	8004be2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	f003 0303 	and.w	r3, r3, #3
 8004922:	2b01      	cmp	r3, #1
 8004924:	d005      	beq.n	8004932 <HAL_GPIO_Init+0x56>
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	f003 0303 	and.w	r3, r3, #3
 800492e:	2b02      	cmp	r3, #2
 8004930:	d130      	bne.n	8004994 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	005b      	lsls	r3, r3, #1
 800493c:	2203      	movs	r2, #3
 800493e:	fa02 f303 	lsl.w	r3, r2, r3
 8004942:	43db      	mvns	r3, r3
 8004944:	69ba      	ldr	r2, [r7, #24]
 8004946:	4013      	ands	r3, r2
 8004948:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	68da      	ldr	r2, [r3, #12]
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	005b      	lsls	r3, r3, #1
 8004952:	fa02 f303 	lsl.w	r3, r2, r3
 8004956:	69ba      	ldr	r2, [r7, #24]
 8004958:	4313      	orrs	r3, r2
 800495a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	69ba      	ldr	r2, [r7, #24]
 8004960:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004968:	2201      	movs	r2, #1
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	fa02 f303 	lsl.w	r3, r2, r3
 8004970:	43db      	mvns	r3, r3
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	4013      	ands	r3, r2
 8004976:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	091b      	lsrs	r3, r3, #4
 800497e:	f003 0201 	and.w	r2, r3, #1
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	fa02 f303 	lsl.w	r3, r2, r3
 8004988:	69ba      	ldr	r2, [r7, #24]
 800498a:	4313      	orrs	r3, r2
 800498c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	69ba      	ldr	r2, [r7, #24]
 8004992:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	f003 0303 	and.w	r3, r3, #3
 800499c:	2b03      	cmp	r3, #3
 800499e:	d017      	beq.n	80049d0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80049a6:	69fb      	ldr	r3, [r7, #28]
 80049a8:	005b      	lsls	r3, r3, #1
 80049aa:	2203      	movs	r2, #3
 80049ac:	fa02 f303 	lsl.w	r3, r2, r3
 80049b0:	43db      	mvns	r3, r3
 80049b2:	69ba      	ldr	r2, [r7, #24]
 80049b4:	4013      	ands	r3, r2
 80049b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	689a      	ldr	r2, [r3, #8]
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	005b      	lsls	r3, r3, #1
 80049c0:	fa02 f303 	lsl.w	r3, r2, r3
 80049c4:	69ba      	ldr	r2, [r7, #24]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	69ba      	ldr	r2, [r7, #24]
 80049ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	f003 0303 	and.w	r3, r3, #3
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d123      	bne.n	8004a24 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80049dc:	69fb      	ldr	r3, [r7, #28]
 80049de:	08da      	lsrs	r2, r3, #3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	3208      	adds	r2, #8
 80049e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80049ea:	69fb      	ldr	r3, [r7, #28]
 80049ec:	f003 0307 	and.w	r3, r3, #7
 80049f0:	009b      	lsls	r3, r3, #2
 80049f2:	220f      	movs	r2, #15
 80049f4:	fa02 f303 	lsl.w	r3, r2, r3
 80049f8:	43db      	mvns	r3, r3
 80049fa:	69ba      	ldr	r2, [r7, #24]
 80049fc:	4013      	ands	r3, r2
 80049fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	691a      	ldr	r2, [r3, #16]
 8004a04:	69fb      	ldr	r3, [r7, #28]
 8004a06:	f003 0307 	and.w	r3, r3, #7
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a10:	69ba      	ldr	r2, [r7, #24]
 8004a12:	4313      	orrs	r3, r2
 8004a14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004a16:	69fb      	ldr	r3, [r7, #28]
 8004a18:	08da      	lsrs	r2, r3, #3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	3208      	adds	r2, #8
 8004a1e:	69b9      	ldr	r1, [r7, #24]
 8004a20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	005b      	lsls	r3, r3, #1
 8004a2e:	2203      	movs	r2, #3
 8004a30:	fa02 f303 	lsl.w	r3, r2, r3
 8004a34:	43db      	mvns	r3, r3
 8004a36:	69ba      	ldr	r2, [r7, #24]
 8004a38:	4013      	ands	r3, r2
 8004a3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	f003 0203 	and.w	r2, r3, #3
 8004a44:	69fb      	ldr	r3, [r7, #28]
 8004a46:	005b      	lsls	r3, r3, #1
 8004a48:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4c:	69ba      	ldr	r2, [r7, #24]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	69ba      	ldr	r2, [r7, #24]
 8004a56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	f000 80be 	beq.w	8004be2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a66:	4b66      	ldr	r3, [pc, #408]	@ (8004c00 <HAL_GPIO_Init+0x324>)
 8004a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a6a:	4a65      	ldr	r2, [pc, #404]	@ (8004c00 <HAL_GPIO_Init+0x324>)
 8004a6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a70:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a72:	4b63      	ldr	r3, [pc, #396]	@ (8004c00 <HAL_GPIO_Init+0x324>)
 8004a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a7a:	60fb      	str	r3, [r7, #12]
 8004a7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004a7e:	4a61      	ldr	r2, [pc, #388]	@ (8004c04 <HAL_GPIO_Init+0x328>)
 8004a80:	69fb      	ldr	r3, [r7, #28]
 8004a82:	089b      	lsrs	r3, r3, #2
 8004a84:	3302      	adds	r3, #2
 8004a86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004a8c:	69fb      	ldr	r3, [r7, #28]
 8004a8e:	f003 0303 	and.w	r3, r3, #3
 8004a92:	009b      	lsls	r3, r3, #2
 8004a94:	220f      	movs	r2, #15
 8004a96:	fa02 f303 	lsl.w	r3, r2, r3
 8004a9a:	43db      	mvns	r3, r3
 8004a9c:	69ba      	ldr	r2, [r7, #24]
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a58      	ldr	r2, [pc, #352]	@ (8004c08 <HAL_GPIO_Init+0x32c>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d037      	beq.n	8004b1a <HAL_GPIO_Init+0x23e>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a57      	ldr	r2, [pc, #348]	@ (8004c0c <HAL_GPIO_Init+0x330>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d031      	beq.n	8004b16 <HAL_GPIO_Init+0x23a>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a56      	ldr	r2, [pc, #344]	@ (8004c10 <HAL_GPIO_Init+0x334>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d02b      	beq.n	8004b12 <HAL_GPIO_Init+0x236>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a55      	ldr	r2, [pc, #340]	@ (8004c14 <HAL_GPIO_Init+0x338>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d025      	beq.n	8004b0e <HAL_GPIO_Init+0x232>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a54      	ldr	r2, [pc, #336]	@ (8004c18 <HAL_GPIO_Init+0x33c>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d01f      	beq.n	8004b0a <HAL_GPIO_Init+0x22e>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a53      	ldr	r2, [pc, #332]	@ (8004c1c <HAL_GPIO_Init+0x340>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d019      	beq.n	8004b06 <HAL_GPIO_Init+0x22a>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a52      	ldr	r2, [pc, #328]	@ (8004c20 <HAL_GPIO_Init+0x344>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d013      	beq.n	8004b02 <HAL_GPIO_Init+0x226>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a51      	ldr	r2, [pc, #324]	@ (8004c24 <HAL_GPIO_Init+0x348>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d00d      	beq.n	8004afe <HAL_GPIO_Init+0x222>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a50      	ldr	r2, [pc, #320]	@ (8004c28 <HAL_GPIO_Init+0x34c>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d007      	beq.n	8004afa <HAL_GPIO_Init+0x21e>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a4f      	ldr	r2, [pc, #316]	@ (8004c2c <HAL_GPIO_Init+0x350>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d101      	bne.n	8004af6 <HAL_GPIO_Init+0x21a>
 8004af2:	2309      	movs	r3, #9
 8004af4:	e012      	b.n	8004b1c <HAL_GPIO_Init+0x240>
 8004af6:	230a      	movs	r3, #10
 8004af8:	e010      	b.n	8004b1c <HAL_GPIO_Init+0x240>
 8004afa:	2308      	movs	r3, #8
 8004afc:	e00e      	b.n	8004b1c <HAL_GPIO_Init+0x240>
 8004afe:	2307      	movs	r3, #7
 8004b00:	e00c      	b.n	8004b1c <HAL_GPIO_Init+0x240>
 8004b02:	2306      	movs	r3, #6
 8004b04:	e00a      	b.n	8004b1c <HAL_GPIO_Init+0x240>
 8004b06:	2305      	movs	r3, #5
 8004b08:	e008      	b.n	8004b1c <HAL_GPIO_Init+0x240>
 8004b0a:	2304      	movs	r3, #4
 8004b0c:	e006      	b.n	8004b1c <HAL_GPIO_Init+0x240>
 8004b0e:	2303      	movs	r3, #3
 8004b10:	e004      	b.n	8004b1c <HAL_GPIO_Init+0x240>
 8004b12:	2302      	movs	r3, #2
 8004b14:	e002      	b.n	8004b1c <HAL_GPIO_Init+0x240>
 8004b16:	2301      	movs	r3, #1
 8004b18:	e000      	b.n	8004b1c <HAL_GPIO_Init+0x240>
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	69fa      	ldr	r2, [r7, #28]
 8004b1e:	f002 0203 	and.w	r2, r2, #3
 8004b22:	0092      	lsls	r2, r2, #2
 8004b24:	4093      	lsls	r3, r2
 8004b26:	69ba      	ldr	r2, [r7, #24]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004b2c:	4935      	ldr	r1, [pc, #212]	@ (8004c04 <HAL_GPIO_Init+0x328>)
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	089b      	lsrs	r3, r3, #2
 8004b32:	3302      	adds	r3, #2
 8004b34:	69ba      	ldr	r2, [r7, #24]
 8004b36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004b3a:	4b3d      	ldr	r3, [pc, #244]	@ (8004c30 <HAL_GPIO_Init+0x354>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	43db      	mvns	r3, r3
 8004b44:	69ba      	ldr	r2, [r7, #24]
 8004b46:	4013      	ands	r3, r2
 8004b48:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d003      	beq.n	8004b5e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004b56:	69ba      	ldr	r2, [r7, #24]
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004b5e:	4a34      	ldr	r2, [pc, #208]	@ (8004c30 <HAL_GPIO_Init+0x354>)
 8004b60:	69bb      	ldr	r3, [r7, #24]
 8004b62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004b64:	4b32      	ldr	r3, [pc, #200]	@ (8004c30 <HAL_GPIO_Init+0x354>)
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	43db      	mvns	r3, r3
 8004b6e:	69ba      	ldr	r2, [r7, #24]
 8004b70:	4013      	ands	r3, r2
 8004b72:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d003      	beq.n	8004b88 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004b80:	69ba      	ldr	r2, [r7, #24]
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004b88:	4a29      	ldr	r2, [pc, #164]	@ (8004c30 <HAL_GPIO_Init+0x354>)
 8004b8a:	69bb      	ldr	r3, [r7, #24]
 8004b8c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004b8e:	4b28      	ldr	r3, [pc, #160]	@ (8004c30 <HAL_GPIO_Init+0x354>)
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	43db      	mvns	r3, r3
 8004b98:	69ba      	ldr	r2, [r7, #24]
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d003      	beq.n	8004bb2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004baa:	69ba      	ldr	r2, [r7, #24]
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004bb2:	4a1f      	ldr	r2, [pc, #124]	@ (8004c30 <HAL_GPIO_Init+0x354>)
 8004bb4:	69bb      	ldr	r3, [r7, #24]
 8004bb6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004bb8:	4b1d      	ldr	r3, [pc, #116]	@ (8004c30 <HAL_GPIO_Init+0x354>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	43db      	mvns	r3, r3
 8004bc2:	69ba      	ldr	r2, [r7, #24]
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d003      	beq.n	8004bdc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004bd4:	69ba      	ldr	r2, [r7, #24]
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004bdc:	4a14      	ldr	r2, [pc, #80]	@ (8004c30 <HAL_GPIO_Init+0x354>)
 8004bde:	69bb      	ldr	r3, [r7, #24]
 8004be0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004be2:	69fb      	ldr	r3, [r7, #28]
 8004be4:	3301      	adds	r3, #1
 8004be6:	61fb      	str	r3, [r7, #28]
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	2b0f      	cmp	r3, #15
 8004bec:	f67f ae86 	bls.w	80048fc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004bf0:	bf00      	nop
 8004bf2:	bf00      	nop
 8004bf4:	3724      	adds	r7, #36	@ 0x24
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr
 8004bfe:	bf00      	nop
 8004c00:	40023800 	.word	0x40023800
 8004c04:	40013800 	.word	0x40013800
 8004c08:	40020000 	.word	0x40020000
 8004c0c:	40020400 	.word	0x40020400
 8004c10:	40020800 	.word	0x40020800
 8004c14:	40020c00 	.word	0x40020c00
 8004c18:	40021000 	.word	0x40021000
 8004c1c:	40021400 	.word	0x40021400
 8004c20:	40021800 	.word	0x40021800
 8004c24:	40021c00 	.word	0x40021c00
 8004c28:	40022000 	.word	0x40022000
 8004c2c:	40022400 	.word	0x40022400
 8004c30:	40013c00 	.word	0x40013c00

08004c34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	460b      	mov	r3, r1
 8004c3e:	807b      	strh	r3, [r7, #2]
 8004c40:	4613      	mov	r3, r2
 8004c42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004c44:	787b      	ldrb	r3, [r7, #1]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d003      	beq.n	8004c52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004c4a:	887a      	ldrh	r2, [r7, #2]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004c50:	e003      	b.n	8004c5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004c52:	887b      	ldrh	r3, [r7, #2]
 8004c54:	041a      	lsls	r2, r3, #16
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	619a      	str	r2, [r3, #24]
}
 8004c5a:	bf00      	nop
 8004c5c:	370c      	adds	r7, #12
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr
	...

08004c68 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004c72:	4b23      	ldr	r3, [pc, #140]	@ (8004d00 <HAL_PWREx_EnableOverDrive+0x98>)
 8004c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c76:	4a22      	ldr	r2, [pc, #136]	@ (8004d00 <HAL_PWREx_EnableOverDrive+0x98>)
 8004c78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c7e:	4b20      	ldr	r3, [pc, #128]	@ (8004d00 <HAL_PWREx_EnableOverDrive+0x98>)
 8004c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c86:	603b      	str	r3, [r7, #0]
 8004c88:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8004d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a1d      	ldr	r2, [pc, #116]	@ (8004d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c94:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c96:	f7fd fe83 	bl	80029a0 <HAL_GetTick>
 8004c9a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004c9c:	e009      	b.n	8004cb2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004c9e:	f7fd fe7f 	bl	80029a0 <HAL_GetTick>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004cac:	d901      	bls.n	8004cb2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e022      	b.n	8004cf8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004cb2:	4b14      	ldr	r3, [pc, #80]	@ (8004d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cbe:	d1ee      	bne.n	8004c9e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004cc0:	4b10      	ldr	r3, [pc, #64]	@ (8004d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a0f      	ldr	r2, [pc, #60]	@ (8004d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004cc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004cca:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ccc:	f7fd fe68 	bl	80029a0 <HAL_GetTick>
 8004cd0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004cd2:	e009      	b.n	8004ce8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004cd4:	f7fd fe64 	bl	80029a0 <HAL_GetTick>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004ce2:	d901      	bls.n	8004ce8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e007      	b.n	8004cf8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004ce8:	4b06      	ldr	r3, [pc, #24]	@ (8004d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cf0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004cf4:	d1ee      	bne.n	8004cd4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3708      	adds	r7, #8
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	40023800 	.word	0x40023800
 8004d04:	40007000 	.word	0x40007000

08004d08 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004d10:	2300      	movs	r3, #0
 8004d12:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d101      	bne.n	8004d1e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e29b      	b.n	8005256 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 0301 	and.w	r3, r3, #1
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	f000 8087 	beq.w	8004e3a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d2c:	4b96      	ldr	r3, [pc, #600]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	f003 030c 	and.w	r3, r3, #12
 8004d34:	2b04      	cmp	r3, #4
 8004d36:	d00c      	beq.n	8004d52 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d38:	4b93      	ldr	r3, [pc, #588]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	f003 030c 	and.w	r3, r3, #12
 8004d40:	2b08      	cmp	r3, #8
 8004d42:	d112      	bne.n	8004d6a <HAL_RCC_OscConfig+0x62>
 8004d44:	4b90      	ldr	r3, [pc, #576]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d4c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d50:	d10b      	bne.n	8004d6a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d52:	4b8d      	ldr	r3, [pc, #564]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d06c      	beq.n	8004e38 <HAL_RCC_OscConfig+0x130>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d168      	bne.n	8004e38 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e275      	b.n	8005256 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d72:	d106      	bne.n	8004d82 <HAL_RCC_OscConfig+0x7a>
 8004d74:	4b84      	ldr	r3, [pc, #528]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a83      	ldr	r2, [pc, #524]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004d7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d7e:	6013      	str	r3, [r2, #0]
 8004d80:	e02e      	b.n	8004de0 <HAL_RCC_OscConfig+0xd8>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d10c      	bne.n	8004da4 <HAL_RCC_OscConfig+0x9c>
 8004d8a:	4b7f      	ldr	r3, [pc, #508]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a7e      	ldr	r2, [pc, #504]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004d90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d94:	6013      	str	r3, [r2, #0]
 8004d96:	4b7c      	ldr	r3, [pc, #496]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a7b      	ldr	r2, [pc, #492]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004d9c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004da0:	6013      	str	r3, [r2, #0]
 8004da2:	e01d      	b.n	8004de0 <HAL_RCC_OscConfig+0xd8>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004dac:	d10c      	bne.n	8004dc8 <HAL_RCC_OscConfig+0xc0>
 8004dae:	4b76      	ldr	r3, [pc, #472]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a75      	ldr	r2, [pc, #468]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004db4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004db8:	6013      	str	r3, [r2, #0]
 8004dba:	4b73      	ldr	r3, [pc, #460]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a72      	ldr	r2, [pc, #456]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004dc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dc4:	6013      	str	r3, [r2, #0]
 8004dc6:	e00b      	b.n	8004de0 <HAL_RCC_OscConfig+0xd8>
 8004dc8:	4b6f      	ldr	r3, [pc, #444]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a6e      	ldr	r2, [pc, #440]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004dce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dd2:	6013      	str	r3, [r2, #0]
 8004dd4:	4b6c      	ldr	r3, [pc, #432]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a6b      	ldr	r2, [pc, #428]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004dda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004dde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d013      	beq.n	8004e10 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004de8:	f7fd fdda 	bl	80029a0 <HAL_GetTick>
 8004dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dee:	e008      	b.n	8004e02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004df0:	f7fd fdd6 	bl	80029a0 <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	2b64      	cmp	r3, #100	@ 0x64
 8004dfc:	d901      	bls.n	8004e02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e229      	b.n	8005256 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e02:	4b61      	ldr	r3, [pc, #388]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d0f0      	beq.n	8004df0 <HAL_RCC_OscConfig+0xe8>
 8004e0e:	e014      	b.n	8004e3a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e10:	f7fd fdc6 	bl	80029a0 <HAL_GetTick>
 8004e14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e16:	e008      	b.n	8004e2a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e18:	f7fd fdc2 	bl	80029a0 <HAL_GetTick>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	2b64      	cmp	r3, #100	@ 0x64
 8004e24:	d901      	bls.n	8004e2a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004e26:	2303      	movs	r3, #3
 8004e28:	e215      	b.n	8005256 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e2a:	4b57      	ldr	r3, [pc, #348]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d1f0      	bne.n	8004e18 <HAL_RCC_OscConfig+0x110>
 8004e36:	e000      	b.n	8004e3a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 0302 	and.w	r3, r3, #2
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d069      	beq.n	8004f1a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e46:	4b50      	ldr	r3, [pc, #320]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	f003 030c 	and.w	r3, r3, #12
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d00b      	beq.n	8004e6a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e52:	4b4d      	ldr	r3, [pc, #308]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	f003 030c 	and.w	r3, r3, #12
 8004e5a:	2b08      	cmp	r3, #8
 8004e5c:	d11c      	bne.n	8004e98 <HAL_RCC_OscConfig+0x190>
 8004e5e:	4b4a      	ldr	r3, [pc, #296]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d116      	bne.n	8004e98 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e6a:	4b47      	ldr	r3, [pc, #284]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 0302 	and.w	r3, r3, #2
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d005      	beq.n	8004e82 <HAL_RCC_OscConfig+0x17a>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	d001      	beq.n	8004e82 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e1e9      	b.n	8005256 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e82:	4b41      	ldr	r3, [pc, #260]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	00db      	lsls	r3, r3, #3
 8004e90:	493d      	ldr	r1, [pc, #244]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004e92:	4313      	orrs	r3, r2
 8004e94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e96:	e040      	b.n	8004f1a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d023      	beq.n	8004ee8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ea0:	4b39      	ldr	r3, [pc, #228]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a38      	ldr	r2, [pc, #224]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004ea6:	f043 0301 	orr.w	r3, r3, #1
 8004eaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eac:	f7fd fd78 	bl	80029a0 <HAL_GetTick>
 8004eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004eb2:	e008      	b.n	8004ec6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004eb4:	f7fd fd74 	bl	80029a0 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d901      	bls.n	8004ec6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e1c7      	b.n	8005256 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ec6:	4b30      	ldr	r3, [pc, #192]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 0302 	and.w	r3, r3, #2
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d0f0      	beq.n	8004eb4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ed2:	4b2d      	ldr	r3, [pc, #180]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	00db      	lsls	r3, r3, #3
 8004ee0:	4929      	ldr	r1, [pc, #164]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	600b      	str	r3, [r1, #0]
 8004ee6:	e018      	b.n	8004f1a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ee8:	4b27      	ldr	r3, [pc, #156]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a26      	ldr	r2, [pc, #152]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004eee:	f023 0301 	bic.w	r3, r3, #1
 8004ef2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ef4:	f7fd fd54 	bl	80029a0 <HAL_GetTick>
 8004ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004efa:	e008      	b.n	8004f0e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004efc:	f7fd fd50 	bl	80029a0 <HAL_GetTick>
 8004f00:	4602      	mov	r2, r0
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	1ad3      	subs	r3, r2, r3
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d901      	bls.n	8004f0e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	e1a3      	b.n	8005256 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0302 	and.w	r3, r3, #2
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d1f0      	bne.n	8004efc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0308 	and.w	r3, r3, #8
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d038      	beq.n	8004f98 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	695b      	ldr	r3, [r3, #20]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d019      	beq.n	8004f62 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f2e:	4b16      	ldr	r3, [pc, #88]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004f30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f32:	4a15      	ldr	r2, [pc, #84]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004f34:	f043 0301 	orr.w	r3, r3, #1
 8004f38:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f3a:	f7fd fd31 	bl	80029a0 <HAL_GetTick>
 8004f3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f40:	e008      	b.n	8004f54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f42:	f7fd fd2d 	bl	80029a0 <HAL_GetTick>
 8004f46:	4602      	mov	r2, r0
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	1ad3      	subs	r3, r2, r3
 8004f4c:	2b02      	cmp	r3, #2
 8004f4e:	d901      	bls.n	8004f54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	e180      	b.n	8005256 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f54:	4b0c      	ldr	r3, [pc, #48]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004f56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f58:	f003 0302 	and.w	r3, r3, #2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d0f0      	beq.n	8004f42 <HAL_RCC_OscConfig+0x23a>
 8004f60:	e01a      	b.n	8004f98 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f62:	4b09      	ldr	r3, [pc, #36]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004f64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f66:	4a08      	ldr	r2, [pc, #32]	@ (8004f88 <HAL_RCC_OscConfig+0x280>)
 8004f68:	f023 0301 	bic.w	r3, r3, #1
 8004f6c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f6e:	f7fd fd17 	bl	80029a0 <HAL_GetTick>
 8004f72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f74:	e00a      	b.n	8004f8c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f76:	f7fd fd13 	bl	80029a0 <HAL_GetTick>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	1ad3      	subs	r3, r2, r3
 8004f80:	2b02      	cmp	r3, #2
 8004f82:	d903      	bls.n	8004f8c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	e166      	b.n	8005256 <HAL_RCC_OscConfig+0x54e>
 8004f88:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f8c:	4b92      	ldr	r3, [pc, #584]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 8004f8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f90:	f003 0302 	and.w	r3, r3, #2
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d1ee      	bne.n	8004f76 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 0304 	and.w	r3, r3, #4
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	f000 80a4 	beq.w	80050ee <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fa6:	4b8c      	ldr	r3, [pc, #560]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 8004fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004faa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d10d      	bne.n	8004fce <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fb2:	4b89      	ldr	r3, [pc, #548]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 8004fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fb6:	4a88      	ldr	r2, [pc, #544]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 8004fb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8004fbe:	4b86      	ldr	r3, [pc, #536]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 8004fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fc6:	60bb      	str	r3, [r7, #8]
 8004fc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fce:	4b83      	ldr	r3, [pc, #524]	@ (80051dc <HAL_RCC_OscConfig+0x4d4>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d118      	bne.n	800500c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004fda:	4b80      	ldr	r3, [pc, #512]	@ (80051dc <HAL_RCC_OscConfig+0x4d4>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a7f      	ldr	r2, [pc, #508]	@ (80051dc <HAL_RCC_OscConfig+0x4d4>)
 8004fe0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fe4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fe6:	f7fd fcdb 	bl	80029a0 <HAL_GetTick>
 8004fea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fec:	e008      	b.n	8005000 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fee:	f7fd fcd7 	bl	80029a0 <HAL_GetTick>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	2b64      	cmp	r3, #100	@ 0x64
 8004ffa:	d901      	bls.n	8005000 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e12a      	b.n	8005256 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005000:	4b76      	ldr	r3, [pc, #472]	@ (80051dc <HAL_RCC_OscConfig+0x4d4>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005008:	2b00      	cmp	r3, #0
 800500a:	d0f0      	beq.n	8004fee <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d106      	bne.n	8005022 <HAL_RCC_OscConfig+0x31a>
 8005014:	4b70      	ldr	r3, [pc, #448]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 8005016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005018:	4a6f      	ldr	r2, [pc, #444]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 800501a:	f043 0301 	orr.w	r3, r3, #1
 800501e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005020:	e02d      	b.n	800507e <HAL_RCC_OscConfig+0x376>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d10c      	bne.n	8005044 <HAL_RCC_OscConfig+0x33c>
 800502a:	4b6b      	ldr	r3, [pc, #428]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 800502c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800502e:	4a6a      	ldr	r2, [pc, #424]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 8005030:	f023 0301 	bic.w	r3, r3, #1
 8005034:	6713      	str	r3, [r2, #112]	@ 0x70
 8005036:	4b68      	ldr	r3, [pc, #416]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 8005038:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800503a:	4a67      	ldr	r2, [pc, #412]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 800503c:	f023 0304 	bic.w	r3, r3, #4
 8005040:	6713      	str	r3, [r2, #112]	@ 0x70
 8005042:	e01c      	b.n	800507e <HAL_RCC_OscConfig+0x376>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	2b05      	cmp	r3, #5
 800504a:	d10c      	bne.n	8005066 <HAL_RCC_OscConfig+0x35e>
 800504c:	4b62      	ldr	r3, [pc, #392]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 800504e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005050:	4a61      	ldr	r2, [pc, #388]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 8005052:	f043 0304 	orr.w	r3, r3, #4
 8005056:	6713      	str	r3, [r2, #112]	@ 0x70
 8005058:	4b5f      	ldr	r3, [pc, #380]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 800505a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800505c:	4a5e      	ldr	r2, [pc, #376]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 800505e:	f043 0301 	orr.w	r3, r3, #1
 8005062:	6713      	str	r3, [r2, #112]	@ 0x70
 8005064:	e00b      	b.n	800507e <HAL_RCC_OscConfig+0x376>
 8005066:	4b5c      	ldr	r3, [pc, #368]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 8005068:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800506a:	4a5b      	ldr	r2, [pc, #364]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 800506c:	f023 0301 	bic.w	r3, r3, #1
 8005070:	6713      	str	r3, [r2, #112]	@ 0x70
 8005072:	4b59      	ldr	r3, [pc, #356]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 8005074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005076:	4a58      	ldr	r2, [pc, #352]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 8005078:	f023 0304 	bic.w	r3, r3, #4
 800507c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d015      	beq.n	80050b2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005086:	f7fd fc8b 	bl	80029a0 <HAL_GetTick>
 800508a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800508c:	e00a      	b.n	80050a4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800508e:	f7fd fc87 	bl	80029a0 <HAL_GetTick>
 8005092:	4602      	mov	r2, r0
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	f241 3288 	movw	r2, #5000	@ 0x1388
 800509c:	4293      	cmp	r3, r2
 800509e:	d901      	bls.n	80050a4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	e0d8      	b.n	8005256 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050a4:	4b4c      	ldr	r3, [pc, #304]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 80050a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050a8:	f003 0302 	and.w	r3, r3, #2
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d0ee      	beq.n	800508e <HAL_RCC_OscConfig+0x386>
 80050b0:	e014      	b.n	80050dc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050b2:	f7fd fc75 	bl	80029a0 <HAL_GetTick>
 80050b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050b8:	e00a      	b.n	80050d0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050ba:	f7fd fc71 	bl	80029a0 <HAL_GetTick>
 80050be:	4602      	mov	r2, r0
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d901      	bls.n	80050d0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80050cc:	2303      	movs	r3, #3
 80050ce:	e0c2      	b.n	8005256 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050d0:	4b41      	ldr	r3, [pc, #260]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 80050d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050d4:	f003 0302 	and.w	r3, r3, #2
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d1ee      	bne.n	80050ba <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80050dc:	7dfb      	ldrb	r3, [r7, #23]
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d105      	bne.n	80050ee <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050e2:	4b3d      	ldr	r3, [pc, #244]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 80050e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050e6:	4a3c      	ldr	r2, [pc, #240]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 80050e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050ec:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	699b      	ldr	r3, [r3, #24]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	f000 80ae 	beq.w	8005254 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050f8:	4b37      	ldr	r3, [pc, #220]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	f003 030c 	and.w	r3, r3, #12
 8005100:	2b08      	cmp	r3, #8
 8005102:	d06d      	beq.n	80051e0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	2b02      	cmp	r3, #2
 800510a:	d14b      	bne.n	80051a4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800510c:	4b32      	ldr	r3, [pc, #200]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a31      	ldr	r2, [pc, #196]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 8005112:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005116:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005118:	f7fd fc42 	bl	80029a0 <HAL_GetTick>
 800511c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800511e:	e008      	b.n	8005132 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005120:	f7fd fc3e 	bl	80029a0 <HAL_GetTick>
 8005124:	4602      	mov	r2, r0
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	1ad3      	subs	r3, r2, r3
 800512a:	2b02      	cmp	r3, #2
 800512c:	d901      	bls.n	8005132 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800512e:	2303      	movs	r3, #3
 8005130:	e091      	b.n	8005256 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005132:	4b29      	ldr	r3, [pc, #164]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d1f0      	bne.n	8005120 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	69da      	ldr	r2, [r3, #28]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a1b      	ldr	r3, [r3, #32]
 8005146:	431a      	orrs	r2, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514c:	019b      	lsls	r3, r3, #6
 800514e:	431a      	orrs	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005154:	085b      	lsrs	r3, r3, #1
 8005156:	3b01      	subs	r3, #1
 8005158:	041b      	lsls	r3, r3, #16
 800515a:	431a      	orrs	r2, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005160:	061b      	lsls	r3, r3, #24
 8005162:	431a      	orrs	r2, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005168:	071b      	lsls	r3, r3, #28
 800516a:	491b      	ldr	r1, [pc, #108]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 800516c:	4313      	orrs	r3, r2
 800516e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005170:	4b19      	ldr	r3, [pc, #100]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a18      	ldr	r2, [pc, #96]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 8005176:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800517a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800517c:	f7fd fc10 	bl	80029a0 <HAL_GetTick>
 8005180:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005182:	e008      	b.n	8005196 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005184:	f7fd fc0c 	bl	80029a0 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	2b02      	cmp	r3, #2
 8005190:	d901      	bls.n	8005196 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	e05f      	b.n	8005256 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005196:	4b10      	ldr	r3, [pc, #64]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d0f0      	beq.n	8005184 <HAL_RCC_OscConfig+0x47c>
 80051a2:	e057      	b.n	8005254 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051a4:	4b0c      	ldr	r3, [pc, #48]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a0b      	ldr	r2, [pc, #44]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 80051aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051b0:	f7fd fbf6 	bl	80029a0 <HAL_GetTick>
 80051b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051b6:	e008      	b.n	80051ca <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051b8:	f7fd fbf2 	bl	80029a0 <HAL_GetTick>
 80051bc:	4602      	mov	r2, r0
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	2b02      	cmp	r3, #2
 80051c4:	d901      	bls.n	80051ca <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80051c6:	2303      	movs	r3, #3
 80051c8:	e045      	b.n	8005256 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051ca:	4b03      	ldr	r3, [pc, #12]	@ (80051d8 <HAL_RCC_OscConfig+0x4d0>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1f0      	bne.n	80051b8 <HAL_RCC_OscConfig+0x4b0>
 80051d6:	e03d      	b.n	8005254 <HAL_RCC_OscConfig+0x54c>
 80051d8:	40023800 	.word	0x40023800
 80051dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80051e0:	4b1f      	ldr	r3, [pc, #124]	@ (8005260 <HAL_RCC_OscConfig+0x558>)
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d030      	beq.n	8005250 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d129      	bne.n	8005250 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005206:	429a      	cmp	r2, r3
 8005208:	d122      	bne.n	8005250 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005210:	4013      	ands	r3, r2
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005216:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005218:	4293      	cmp	r3, r2
 800521a:	d119      	bne.n	8005250 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005226:	085b      	lsrs	r3, r3, #1
 8005228:	3b01      	subs	r3, #1
 800522a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800522c:	429a      	cmp	r2, r3
 800522e:	d10f      	bne.n	8005250 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800523a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800523c:	429a      	cmp	r2, r3
 800523e:	d107      	bne.n	8005250 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800524a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800524c:	429a      	cmp	r2, r3
 800524e:	d001      	beq.n	8005254 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	e000      	b.n	8005256 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3718      	adds	r7, #24
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
 800525e:	bf00      	nop
 8005260:	40023800 	.word	0x40023800

08005264 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b084      	sub	sp, #16
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800526e:	2300      	movs	r3, #0
 8005270:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d101      	bne.n	800527c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005278:	2301      	movs	r3, #1
 800527a:	e0d0      	b.n	800541e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800527c:	4b6a      	ldr	r3, [pc, #424]	@ (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 030f 	and.w	r3, r3, #15
 8005284:	683a      	ldr	r2, [r7, #0]
 8005286:	429a      	cmp	r2, r3
 8005288:	d910      	bls.n	80052ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800528a:	4b67      	ldr	r3, [pc, #412]	@ (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f023 020f 	bic.w	r2, r3, #15
 8005292:	4965      	ldr	r1, [pc, #404]	@ (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	4313      	orrs	r3, r2
 8005298:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800529a:	4b63      	ldr	r3, [pc, #396]	@ (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 030f 	and.w	r3, r3, #15
 80052a2:	683a      	ldr	r2, [r7, #0]
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d001      	beq.n	80052ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e0b8      	b.n	800541e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f003 0302 	and.w	r3, r3, #2
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d020      	beq.n	80052fa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 0304 	and.w	r3, r3, #4
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d005      	beq.n	80052d0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052c4:	4b59      	ldr	r3, [pc, #356]	@ (800542c <HAL_RCC_ClockConfig+0x1c8>)
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	4a58      	ldr	r2, [pc, #352]	@ (800542c <HAL_RCC_ClockConfig+0x1c8>)
 80052ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80052ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f003 0308 	and.w	r3, r3, #8
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d005      	beq.n	80052e8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80052dc:	4b53      	ldr	r3, [pc, #332]	@ (800542c <HAL_RCC_ClockConfig+0x1c8>)
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	4a52      	ldr	r2, [pc, #328]	@ (800542c <HAL_RCC_ClockConfig+0x1c8>)
 80052e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80052e6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052e8:	4b50      	ldr	r3, [pc, #320]	@ (800542c <HAL_RCC_ClockConfig+0x1c8>)
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	494d      	ldr	r1, [pc, #308]	@ (800542c <HAL_RCC_ClockConfig+0x1c8>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	2b00      	cmp	r3, #0
 8005304:	d040      	beq.n	8005388 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	2b01      	cmp	r3, #1
 800530c:	d107      	bne.n	800531e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800530e:	4b47      	ldr	r3, [pc, #284]	@ (800542c <HAL_RCC_ClockConfig+0x1c8>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d115      	bne.n	8005346 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e07f      	b.n	800541e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	2b02      	cmp	r3, #2
 8005324:	d107      	bne.n	8005336 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005326:	4b41      	ldr	r3, [pc, #260]	@ (800542c <HAL_RCC_ClockConfig+0x1c8>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800532e:	2b00      	cmp	r3, #0
 8005330:	d109      	bne.n	8005346 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e073      	b.n	800541e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005336:	4b3d      	ldr	r3, [pc, #244]	@ (800542c <HAL_RCC_ClockConfig+0x1c8>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 0302 	and.w	r3, r3, #2
 800533e:	2b00      	cmp	r3, #0
 8005340:	d101      	bne.n	8005346 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e06b      	b.n	800541e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005346:	4b39      	ldr	r3, [pc, #228]	@ (800542c <HAL_RCC_ClockConfig+0x1c8>)
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	f023 0203 	bic.w	r2, r3, #3
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	4936      	ldr	r1, [pc, #216]	@ (800542c <HAL_RCC_ClockConfig+0x1c8>)
 8005354:	4313      	orrs	r3, r2
 8005356:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005358:	f7fd fb22 	bl	80029a0 <HAL_GetTick>
 800535c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800535e:	e00a      	b.n	8005376 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005360:	f7fd fb1e 	bl	80029a0 <HAL_GetTick>
 8005364:	4602      	mov	r2, r0
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	1ad3      	subs	r3, r2, r3
 800536a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800536e:	4293      	cmp	r3, r2
 8005370:	d901      	bls.n	8005376 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	e053      	b.n	800541e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005376:	4b2d      	ldr	r3, [pc, #180]	@ (800542c <HAL_RCC_ClockConfig+0x1c8>)
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	f003 020c 	and.w	r2, r3, #12
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	009b      	lsls	r3, r3, #2
 8005384:	429a      	cmp	r2, r3
 8005386:	d1eb      	bne.n	8005360 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005388:	4b27      	ldr	r3, [pc, #156]	@ (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 030f 	and.w	r3, r3, #15
 8005390:	683a      	ldr	r2, [r7, #0]
 8005392:	429a      	cmp	r2, r3
 8005394:	d210      	bcs.n	80053b8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005396:	4b24      	ldr	r3, [pc, #144]	@ (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f023 020f 	bic.w	r2, r3, #15
 800539e:	4922      	ldr	r1, [pc, #136]	@ (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053a6:	4b20      	ldr	r3, [pc, #128]	@ (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 030f 	and.w	r3, r3, #15
 80053ae:	683a      	ldr	r2, [r7, #0]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d001      	beq.n	80053b8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e032      	b.n	800541e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0304 	and.w	r3, r3, #4
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d008      	beq.n	80053d6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053c4:	4b19      	ldr	r3, [pc, #100]	@ (800542c <HAL_RCC_ClockConfig+0x1c8>)
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	4916      	ldr	r1, [pc, #88]	@ (800542c <HAL_RCC_ClockConfig+0x1c8>)
 80053d2:	4313      	orrs	r3, r2
 80053d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 0308 	and.w	r3, r3, #8
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d009      	beq.n	80053f6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80053e2:	4b12      	ldr	r3, [pc, #72]	@ (800542c <HAL_RCC_ClockConfig+0x1c8>)
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	490e      	ldr	r1, [pc, #56]	@ (800542c <HAL_RCC_ClockConfig+0x1c8>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80053f6:	f000 f821 	bl	800543c <HAL_RCC_GetSysClockFreq>
 80053fa:	4602      	mov	r2, r0
 80053fc:	4b0b      	ldr	r3, [pc, #44]	@ (800542c <HAL_RCC_ClockConfig+0x1c8>)
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	091b      	lsrs	r3, r3, #4
 8005402:	f003 030f 	and.w	r3, r3, #15
 8005406:	490a      	ldr	r1, [pc, #40]	@ (8005430 <HAL_RCC_ClockConfig+0x1cc>)
 8005408:	5ccb      	ldrb	r3, [r1, r3]
 800540a:	fa22 f303 	lsr.w	r3, r2, r3
 800540e:	4a09      	ldr	r2, [pc, #36]	@ (8005434 <HAL_RCC_ClockConfig+0x1d0>)
 8005410:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005412:	4b09      	ldr	r3, [pc, #36]	@ (8005438 <HAL_RCC_ClockConfig+0x1d4>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4618      	mov	r0, r3
 8005418:	f7fc fcf4 	bl	8001e04 <HAL_InitTick>

  return HAL_OK;
 800541c:	2300      	movs	r3, #0
}
 800541e:	4618      	mov	r0, r3
 8005420:	3710      	adds	r7, #16
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	40023c00 	.word	0x40023c00
 800542c:	40023800 	.word	0x40023800
 8005430:	08024c0c 	.word	0x08024c0c
 8005434:	20000010 	.word	0x20000010
 8005438:	20000014 	.word	0x20000014

0800543c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800543c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005440:	b094      	sub	sp, #80	@ 0x50
 8005442:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005444:	2300      	movs	r3, #0
 8005446:	647b      	str	r3, [r7, #68]	@ 0x44
 8005448:	2300      	movs	r3, #0
 800544a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800544c:	2300      	movs	r3, #0
 800544e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8005450:	2300      	movs	r3, #0
 8005452:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005454:	4b79      	ldr	r3, [pc, #484]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f003 030c 	and.w	r3, r3, #12
 800545c:	2b08      	cmp	r3, #8
 800545e:	d00d      	beq.n	800547c <HAL_RCC_GetSysClockFreq+0x40>
 8005460:	2b08      	cmp	r3, #8
 8005462:	f200 80e1 	bhi.w	8005628 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005466:	2b00      	cmp	r3, #0
 8005468:	d002      	beq.n	8005470 <HAL_RCC_GetSysClockFreq+0x34>
 800546a:	2b04      	cmp	r3, #4
 800546c:	d003      	beq.n	8005476 <HAL_RCC_GetSysClockFreq+0x3a>
 800546e:	e0db      	b.n	8005628 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005470:	4b73      	ldr	r3, [pc, #460]	@ (8005640 <HAL_RCC_GetSysClockFreq+0x204>)
 8005472:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005474:	e0db      	b.n	800562e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005476:	4b72      	ldr	r3, [pc, #456]	@ (8005640 <HAL_RCC_GetSysClockFreq+0x204>)
 8005478:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800547a:	e0d8      	b.n	800562e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800547c:	4b6f      	ldr	r3, [pc, #444]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005484:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005486:	4b6d      	ldr	r3, [pc, #436]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d063      	beq.n	800555a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005492:	4b6a      	ldr	r3, [pc, #424]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	099b      	lsrs	r3, r3, #6
 8005498:	2200      	movs	r2, #0
 800549a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800549c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800549e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80054a6:	2300      	movs	r3, #0
 80054a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80054aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80054ae:	4622      	mov	r2, r4
 80054b0:	462b      	mov	r3, r5
 80054b2:	f04f 0000 	mov.w	r0, #0
 80054b6:	f04f 0100 	mov.w	r1, #0
 80054ba:	0159      	lsls	r1, r3, #5
 80054bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054c0:	0150      	lsls	r0, r2, #5
 80054c2:	4602      	mov	r2, r0
 80054c4:	460b      	mov	r3, r1
 80054c6:	4621      	mov	r1, r4
 80054c8:	1a51      	subs	r1, r2, r1
 80054ca:	6139      	str	r1, [r7, #16]
 80054cc:	4629      	mov	r1, r5
 80054ce:	eb63 0301 	sbc.w	r3, r3, r1
 80054d2:	617b      	str	r3, [r7, #20]
 80054d4:	f04f 0200 	mov.w	r2, #0
 80054d8:	f04f 0300 	mov.w	r3, #0
 80054dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80054e0:	4659      	mov	r1, fp
 80054e2:	018b      	lsls	r3, r1, #6
 80054e4:	4651      	mov	r1, sl
 80054e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80054ea:	4651      	mov	r1, sl
 80054ec:	018a      	lsls	r2, r1, #6
 80054ee:	4651      	mov	r1, sl
 80054f0:	ebb2 0801 	subs.w	r8, r2, r1
 80054f4:	4659      	mov	r1, fp
 80054f6:	eb63 0901 	sbc.w	r9, r3, r1
 80054fa:	f04f 0200 	mov.w	r2, #0
 80054fe:	f04f 0300 	mov.w	r3, #0
 8005502:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005506:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800550a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800550e:	4690      	mov	r8, r2
 8005510:	4699      	mov	r9, r3
 8005512:	4623      	mov	r3, r4
 8005514:	eb18 0303 	adds.w	r3, r8, r3
 8005518:	60bb      	str	r3, [r7, #8]
 800551a:	462b      	mov	r3, r5
 800551c:	eb49 0303 	adc.w	r3, r9, r3
 8005520:	60fb      	str	r3, [r7, #12]
 8005522:	f04f 0200 	mov.w	r2, #0
 8005526:	f04f 0300 	mov.w	r3, #0
 800552a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800552e:	4629      	mov	r1, r5
 8005530:	028b      	lsls	r3, r1, #10
 8005532:	4621      	mov	r1, r4
 8005534:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005538:	4621      	mov	r1, r4
 800553a:	028a      	lsls	r2, r1, #10
 800553c:	4610      	mov	r0, r2
 800553e:	4619      	mov	r1, r3
 8005540:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005542:	2200      	movs	r2, #0
 8005544:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005546:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005548:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800554c:	f7fb f88c 	bl	8000668 <__aeabi_uldivmod>
 8005550:	4602      	mov	r2, r0
 8005552:	460b      	mov	r3, r1
 8005554:	4613      	mov	r3, r2
 8005556:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005558:	e058      	b.n	800560c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800555a:	4b38      	ldr	r3, [pc, #224]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	099b      	lsrs	r3, r3, #6
 8005560:	2200      	movs	r2, #0
 8005562:	4618      	mov	r0, r3
 8005564:	4611      	mov	r1, r2
 8005566:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800556a:	623b      	str	r3, [r7, #32]
 800556c:	2300      	movs	r3, #0
 800556e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005570:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005574:	4642      	mov	r2, r8
 8005576:	464b      	mov	r3, r9
 8005578:	f04f 0000 	mov.w	r0, #0
 800557c:	f04f 0100 	mov.w	r1, #0
 8005580:	0159      	lsls	r1, r3, #5
 8005582:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005586:	0150      	lsls	r0, r2, #5
 8005588:	4602      	mov	r2, r0
 800558a:	460b      	mov	r3, r1
 800558c:	4641      	mov	r1, r8
 800558e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005592:	4649      	mov	r1, r9
 8005594:	eb63 0b01 	sbc.w	fp, r3, r1
 8005598:	f04f 0200 	mov.w	r2, #0
 800559c:	f04f 0300 	mov.w	r3, #0
 80055a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80055a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80055a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80055ac:	ebb2 040a 	subs.w	r4, r2, sl
 80055b0:	eb63 050b 	sbc.w	r5, r3, fp
 80055b4:	f04f 0200 	mov.w	r2, #0
 80055b8:	f04f 0300 	mov.w	r3, #0
 80055bc:	00eb      	lsls	r3, r5, #3
 80055be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80055c2:	00e2      	lsls	r2, r4, #3
 80055c4:	4614      	mov	r4, r2
 80055c6:	461d      	mov	r5, r3
 80055c8:	4643      	mov	r3, r8
 80055ca:	18e3      	adds	r3, r4, r3
 80055cc:	603b      	str	r3, [r7, #0]
 80055ce:	464b      	mov	r3, r9
 80055d0:	eb45 0303 	adc.w	r3, r5, r3
 80055d4:	607b      	str	r3, [r7, #4]
 80055d6:	f04f 0200 	mov.w	r2, #0
 80055da:	f04f 0300 	mov.w	r3, #0
 80055de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80055e2:	4629      	mov	r1, r5
 80055e4:	028b      	lsls	r3, r1, #10
 80055e6:	4621      	mov	r1, r4
 80055e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80055ec:	4621      	mov	r1, r4
 80055ee:	028a      	lsls	r2, r1, #10
 80055f0:	4610      	mov	r0, r2
 80055f2:	4619      	mov	r1, r3
 80055f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055f6:	2200      	movs	r2, #0
 80055f8:	61bb      	str	r3, [r7, #24]
 80055fa:	61fa      	str	r2, [r7, #28]
 80055fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005600:	f7fb f832 	bl	8000668 <__aeabi_uldivmod>
 8005604:	4602      	mov	r2, r0
 8005606:	460b      	mov	r3, r1
 8005608:	4613      	mov	r3, r2
 800560a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800560c:	4b0b      	ldr	r3, [pc, #44]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	0c1b      	lsrs	r3, r3, #16
 8005612:	f003 0303 	and.w	r3, r3, #3
 8005616:	3301      	adds	r3, #1
 8005618:	005b      	lsls	r3, r3, #1
 800561a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800561c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800561e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005620:	fbb2 f3f3 	udiv	r3, r2, r3
 8005624:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005626:	e002      	b.n	800562e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005628:	4b05      	ldr	r3, [pc, #20]	@ (8005640 <HAL_RCC_GetSysClockFreq+0x204>)
 800562a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800562c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800562e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005630:	4618      	mov	r0, r3
 8005632:	3750      	adds	r7, #80	@ 0x50
 8005634:	46bd      	mov	sp, r7
 8005636:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800563a:	bf00      	nop
 800563c:	40023800 	.word	0x40023800
 8005640:	00f42400 	.word	0x00f42400

08005644 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005644:	b480      	push	{r7}
 8005646:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005648:	4b03      	ldr	r3, [pc, #12]	@ (8005658 <HAL_RCC_GetHCLKFreq+0x14>)
 800564a:	681b      	ldr	r3, [r3, #0]
}
 800564c:	4618      	mov	r0, r3
 800564e:	46bd      	mov	sp, r7
 8005650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop
 8005658:	20000010 	.word	0x20000010

0800565c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005660:	f7ff fff0 	bl	8005644 <HAL_RCC_GetHCLKFreq>
 8005664:	4602      	mov	r2, r0
 8005666:	4b05      	ldr	r3, [pc, #20]	@ (800567c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	0a9b      	lsrs	r3, r3, #10
 800566c:	f003 0307 	and.w	r3, r3, #7
 8005670:	4903      	ldr	r1, [pc, #12]	@ (8005680 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005672:	5ccb      	ldrb	r3, [r1, r3]
 8005674:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005678:	4618      	mov	r0, r3
 800567a:	bd80      	pop	{r7, pc}
 800567c:	40023800 	.word	0x40023800
 8005680:	08024c1c 	.word	0x08024c1c

08005684 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005688:	f7ff ffdc 	bl	8005644 <HAL_RCC_GetHCLKFreq>
 800568c:	4602      	mov	r2, r0
 800568e:	4b05      	ldr	r3, [pc, #20]	@ (80056a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	0b5b      	lsrs	r3, r3, #13
 8005694:	f003 0307 	and.w	r3, r3, #7
 8005698:	4903      	ldr	r1, [pc, #12]	@ (80056a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800569a:	5ccb      	ldrb	r3, [r1, r3]
 800569c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	bd80      	pop	{r7, pc}
 80056a4:	40023800 	.word	0x40023800
 80056a8:	08024c1c 	.word	0x08024c1c

080056ac <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b083      	sub	sp, #12
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
 80056b4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	220f      	movs	r2, #15
 80056ba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80056bc:	4b12      	ldr	r3, [pc, #72]	@ (8005708 <HAL_RCC_GetClockConfig+0x5c>)
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	f003 0203 	and.w	r2, r3, #3
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80056c8:	4b0f      	ldr	r3, [pc, #60]	@ (8005708 <HAL_RCC_GetClockConfig+0x5c>)
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80056d4:	4b0c      	ldr	r3, [pc, #48]	@ (8005708 <HAL_RCC_GetClockConfig+0x5c>)
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80056e0:	4b09      	ldr	r3, [pc, #36]	@ (8005708 <HAL_RCC_GetClockConfig+0x5c>)
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	08db      	lsrs	r3, r3, #3
 80056e6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80056ee:	4b07      	ldr	r3, [pc, #28]	@ (800570c <HAL_RCC_GetClockConfig+0x60>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 020f 	and.w	r2, r3, #15
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	601a      	str	r2, [r3, #0]
}
 80056fa:	bf00      	nop
 80056fc:	370c      	adds	r7, #12
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop
 8005708:	40023800 	.word	0x40023800
 800570c:	40023c00 	.word	0x40023c00

08005710 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b088      	sub	sp, #32
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005718:	2300      	movs	r3, #0
 800571a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800571c:	2300      	movs	r3, #0
 800571e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005720:	2300      	movs	r3, #0
 8005722:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005724:	2300      	movs	r3, #0
 8005726:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005728:	2300      	movs	r3, #0
 800572a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f003 0301 	and.w	r3, r3, #1
 8005734:	2b00      	cmp	r3, #0
 8005736:	d012      	beq.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005738:	4b69      	ldr	r3, [pc, #420]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	4a68      	ldr	r2, [pc, #416]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800573e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005742:	6093      	str	r3, [r2, #8]
 8005744:	4b66      	ldr	r3, [pc, #408]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005746:	689a      	ldr	r2, [r3, #8]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800574c:	4964      	ldr	r1, [pc, #400]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800574e:	4313      	orrs	r3, r2
 8005750:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005756:	2b00      	cmp	r3, #0
 8005758:	d101      	bne.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800575a:	2301      	movs	r3, #1
 800575c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005766:	2b00      	cmp	r3, #0
 8005768:	d017      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800576a:	4b5d      	ldr	r3, [pc, #372]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800576c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005770:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005778:	4959      	ldr	r1, [pc, #356]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800577a:	4313      	orrs	r3, r2
 800577c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005784:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005788:	d101      	bne.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800578a:	2301      	movs	r3, #1
 800578c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005792:	2b00      	cmp	r3, #0
 8005794:	d101      	bne.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005796:	2301      	movs	r3, #1
 8005798:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d017      	beq.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80057a6:	4b4e      	ldr	r3, [pc, #312]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057ac:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b4:	494a      	ldr	r1, [pc, #296]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057b6:	4313      	orrs	r3, r2
 80057b8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057c4:	d101      	bne.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80057c6:	2301      	movs	r3, #1
 80057c8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d101      	bne.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80057d2:	2301      	movs	r3, #1
 80057d4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d001      	beq.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80057e2:	2301      	movs	r3, #1
 80057e4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0320 	and.w	r3, r3, #32
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	f000 808b 	beq.w	800590a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80057f4:	4b3a      	ldr	r3, [pc, #232]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f8:	4a39      	ldr	r2, [pc, #228]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8005800:	4b37      	ldr	r3, [pc, #220]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005804:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005808:	60bb      	str	r3, [r7, #8]
 800580a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800580c:	4b35      	ldr	r3, [pc, #212]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a34      	ldr	r2, [pc, #208]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005812:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005816:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005818:	f7fd f8c2 	bl	80029a0 <HAL_GetTick>
 800581c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800581e:	e008      	b.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005820:	f7fd f8be 	bl	80029a0 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	2b64      	cmp	r3, #100	@ 0x64
 800582c:	d901      	bls.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800582e:	2303      	movs	r3, #3
 8005830:	e38f      	b.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005832:	4b2c      	ldr	r3, [pc, #176]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800583a:	2b00      	cmp	r3, #0
 800583c:	d0f0      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800583e:	4b28      	ldr	r3, [pc, #160]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005840:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005842:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005846:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d035      	beq.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005852:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005856:	693a      	ldr	r2, [r7, #16]
 8005858:	429a      	cmp	r2, r3
 800585a:	d02e      	beq.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800585c:	4b20      	ldr	r3, [pc, #128]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800585e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005860:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005864:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005866:	4b1e      	ldr	r3, [pc, #120]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005868:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800586a:	4a1d      	ldr	r2, [pc, #116]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800586c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005870:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005872:	4b1b      	ldr	r3, [pc, #108]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005874:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005876:	4a1a      	ldr	r2, [pc, #104]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005878:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800587c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800587e:	4a18      	ldr	r2, [pc, #96]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005884:	4b16      	ldr	r3, [pc, #88]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005886:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005888:	f003 0301 	and.w	r3, r3, #1
 800588c:	2b01      	cmp	r3, #1
 800588e:	d114      	bne.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005890:	f7fd f886 	bl	80029a0 <HAL_GetTick>
 8005894:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005896:	e00a      	b.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005898:	f7fd f882 	bl	80029a0 <HAL_GetTick>
 800589c:	4602      	mov	r2, r0
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	1ad3      	subs	r3, r2, r3
 80058a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d901      	bls.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80058aa:	2303      	movs	r3, #3
 80058ac:	e351      	b.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058ae:	4b0c      	ldr	r3, [pc, #48]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058b2:	f003 0302 	and.w	r3, r3, #2
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d0ee      	beq.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058c6:	d111      	bne.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80058c8:	4b05      	ldr	r3, [pc, #20]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80058d4:	4b04      	ldr	r3, [pc, #16]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80058d6:	400b      	ands	r3, r1
 80058d8:	4901      	ldr	r1, [pc, #4]	@ (80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058da:	4313      	orrs	r3, r2
 80058dc:	608b      	str	r3, [r1, #8]
 80058de:	e00b      	b.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80058e0:	40023800 	.word	0x40023800
 80058e4:	40007000 	.word	0x40007000
 80058e8:	0ffffcff 	.word	0x0ffffcff
 80058ec:	4bac      	ldr	r3, [pc, #688]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	4aab      	ldr	r2, [pc, #684]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058f2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80058f6:	6093      	str	r3, [r2, #8]
 80058f8:	4ba9      	ldr	r3, [pc, #676]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058fa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005900:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005904:	49a6      	ldr	r1, [pc, #664]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005906:	4313      	orrs	r3, r2
 8005908:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f003 0310 	and.w	r3, r3, #16
 8005912:	2b00      	cmp	r3, #0
 8005914:	d010      	beq.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005916:	4ba2      	ldr	r3, [pc, #648]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005918:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800591c:	4aa0      	ldr	r2, [pc, #640]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800591e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005922:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005926:	4b9e      	ldr	r3, [pc, #632]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005928:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005930:	499b      	ldr	r1, [pc, #620]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005932:	4313      	orrs	r3, r2
 8005934:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005940:	2b00      	cmp	r3, #0
 8005942:	d00a      	beq.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005944:	4b96      	ldr	r3, [pc, #600]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005946:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800594a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005952:	4993      	ldr	r1, [pc, #588]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005954:	4313      	orrs	r3, r2
 8005956:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d00a      	beq.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005966:	4b8e      	ldr	r3, [pc, #568]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005968:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800596c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005974:	498a      	ldr	r1, [pc, #552]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005976:	4313      	orrs	r3, r2
 8005978:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d00a      	beq.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005988:	4b85      	ldr	r3, [pc, #532]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800598a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800598e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005996:	4982      	ldr	r1, [pc, #520]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005998:	4313      	orrs	r3, r2
 800599a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00a      	beq.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80059aa:	4b7d      	ldr	r3, [pc, #500]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059b0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059b8:	4979      	ldr	r1, [pc, #484]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059ba:	4313      	orrs	r3, r2
 80059bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d00a      	beq.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80059cc:	4b74      	ldr	r3, [pc, #464]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059d2:	f023 0203 	bic.w	r2, r3, #3
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059da:	4971      	ldr	r1, [pc, #452]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059dc:	4313      	orrs	r3, r2
 80059de:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d00a      	beq.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80059ee:	4b6c      	ldr	r3, [pc, #432]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059f4:	f023 020c 	bic.w	r2, r3, #12
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059fc:	4968      	ldr	r1, [pc, #416]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059fe:	4313      	orrs	r3, r2
 8005a00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d00a      	beq.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005a10:	4b63      	ldr	r3, [pc, #396]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a16:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a1e:	4960      	ldr	r1, [pc, #384]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a20:	4313      	orrs	r3, r2
 8005a22:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00a      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005a32:	4b5b      	ldr	r3, [pc, #364]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a38:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a40:	4957      	ldr	r1, [pc, #348]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a42:	4313      	orrs	r3, r2
 8005a44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d00a      	beq.n	8005a6a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005a54:	4b52      	ldr	r3, [pc, #328]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a5a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a62:	494f      	ldr	r1, [pc, #316]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a64:	4313      	orrs	r3, r2
 8005a66:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d00a      	beq.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005a76:	4b4a      	ldr	r3, [pc, #296]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a7c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a84:	4946      	ldr	r1, [pc, #280]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a86:	4313      	orrs	r3, r2
 8005a88:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d00a      	beq.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005a98:	4b41      	ldr	r3, [pc, #260]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a9e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005aa6:	493e      	ldr	r1, [pc, #248]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d00a      	beq.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005aba:	4b39      	ldr	r3, [pc, #228]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ac0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ac8:	4935      	ldr	r1, [pc, #212]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005aca:	4313      	orrs	r3, r2
 8005acc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d00a      	beq.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005adc:	4b30      	ldr	r3, [pc, #192]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ae2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005aea:	492d      	ldr	r1, [pc, #180]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005aec:	4313      	orrs	r3, r2
 8005aee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d011      	beq.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005afe:	4b28      	ldr	r3, [pc, #160]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b04:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b0c:	4924      	ldr	r1, [pc, #144]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b1c:	d101      	bne.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 0308 	and.w	r3, r3, #8
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d001      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d00a      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b3e:	4b18      	ldr	r3, [pc, #96]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b44:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b4c:	4914      	ldr	r1, [pc, #80]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d00b      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005b60:	4b0f      	ldr	r3, [pc, #60]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b66:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b70:	490b      	ldr	r1, [pc, #44]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b72:	4313      	orrs	r3, r2
 8005b74:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d00f      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005b84:	4b06      	ldr	r3, [pc, #24]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b8a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b94:	4902      	ldr	r1, [pc, #8]	@ (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b96:	4313      	orrs	r3, r2
 8005b98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005b9c:	e002      	b.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005b9e:	bf00      	nop
 8005ba0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d00b      	beq.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005bb0:	4b8a      	ldr	r3, [pc, #552]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005bb6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bc0:	4986      	ldr	r1, [pc, #536]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d00b      	beq.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005bd4:	4b81      	ldr	r3, [pc, #516]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005bda:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005be4:	497d      	ldr	r1, [pc, #500]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005be6:	4313      	orrs	r3, r2
 8005be8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d006      	beq.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	f000 80d6 	beq.w	8005dac <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005c00:	4b76      	ldr	r3, [pc, #472]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a75      	ldr	r2, [pc, #468]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c06:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005c0a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c0c:	f7fc fec8 	bl	80029a0 <HAL_GetTick>
 8005c10:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005c12:	e008      	b.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005c14:	f7fc fec4 	bl	80029a0 <HAL_GetTick>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	1ad3      	subs	r3, r2, r3
 8005c1e:	2b64      	cmp	r3, #100	@ 0x64
 8005c20:	d901      	bls.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	e195      	b.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005c26:	4b6d      	ldr	r3, [pc, #436]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d1f0      	bne.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 0301 	and.w	r3, r3, #1
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d021      	beq.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d11d      	bne.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005c46:	4b65      	ldr	r3, [pc, #404]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c4c:	0c1b      	lsrs	r3, r3, #16
 8005c4e:	f003 0303 	and.w	r3, r3, #3
 8005c52:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005c54:	4b61      	ldr	r3, [pc, #388]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c5a:	0e1b      	lsrs	r3, r3, #24
 8005c5c:	f003 030f 	and.w	r3, r3, #15
 8005c60:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	019a      	lsls	r2, r3, #6
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	041b      	lsls	r3, r3, #16
 8005c6c:	431a      	orrs	r2, r3
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	061b      	lsls	r3, r3, #24
 8005c72:	431a      	orrs	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	071b      	lsls	r3, r3, #28
 8005c7a:	4958      	ldr	r1, [pc, #352]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d004      	beq.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c96:	d00a      	beq.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d02e      	beq.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005cac:	d129      	bne.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005cae:	4b4b      	ldr	r3, [pc, #300]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005cb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cb4:	0c1b      	lsrs	r3, r3, #16
 8005cb6:	f003 0303 	and.w	r3, r3, #3
 8005cba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005cbc:	4b47      	ldr	r3, [pc, #284]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005cbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cc2:	0f1b      	lsrs	r3, r3, #28
 8005cc4:	f003 0307 	and.w	r3, r3, #7
 8005cc8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	019a      	lsls	r2, r3, #6
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	041b      	lsls	r3, r3, #16
 8005cd4:	431a      	orrs	r2, r3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	061b      	lsls	r3, r3, #24
 8005cdc:	431a      	orrs	r2, r3
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	071b      	lsls	r3, r3, #28
 8005ce2:	493e      	ldr	r1, [pc, #248]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005cea:	4b3c      	ldr	r3, [pc, #240]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005cec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005cf0:	f023 021f 	bic.w	r2, r3, #31
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf8:	3b01      	subs	r3, #1
 8005cfa:	4938      	ldr	r1, [pc, #224]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d01d      	beq.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005d0e:	4b33      	ldr	r3, [pc, #204]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d14:	0e1b      	lsrs	r3, r3, #24
 8005d16:	f003 030f 	and.w	r3, r3, #15
 8005d1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005d1c:	4b2f      	ldr	r3, [pc, #188]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d22:	0f1b      	lsrs	r3, r3, #28
 8005d24:	f003 0307 	and.w	r3, r3, #7
 8005d28:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	019a      	lsls	r2, r3, #6
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	691b      	ldr	r3, [r3, #16]
 8005d34:	041b      	lsls	r3, r3, #16
 8005d36:	431a      	orrs	r2, r3
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	061b      	lsls	r3, r3, #24
 8005d3c:	431a      	orrs	r2, r3
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	071b      	lsls	r3, r3, #28
 8005d42:	4926      	ldr	r1, [pc, #152]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d44:	4313      	orrs	r3, r2
 8005d46:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d011      	beq.n	8005d7a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	019a      	lsls	r2, r3, #6
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	691b      	ldr	r3, [r3, #16]
 8005d60:	041b      	lsls	r3, r3, #16
 8005d62:	431a      	orrs	r2, r3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	68db      	ldr	r3, [r3, #12]
 8005d68:	061b      	lsls	r3, r3, #24
 8005d6a:	431a      	orrs	r2, r3
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	689b      	ldr	r3, [r3, #8]
 8005d70:	071b      	lsls	r3, r3, #28
 8005d72:	491a      	ldr	r1, [pc, #104]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d74:	4313      	orrs	r3, r2
 8005d76:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005d7a:	4b18      	ldr	r3, [pc, #96]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a17      	ldr	r2, [pc, #92]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d80:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005d84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d86:	f7fc fe0b 	bl	80029a0 <HAL_GetTick>
 8005d8a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005d8c:	e008      	b.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005d8e:	f7fc fe07 	bl	80029a0 <HAL_GetTick>
 8005d92:	4602      	mov	r2, r0
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	1ad3      	subs	r3, r2, r3
 8005d98:	2b64      	cmp	r3, #100	@ 0x64
 8005d9a:	d901      	bls.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005d9c:	2303      	movs	r3, #3
 8005d9e:	e0d8      	b.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005da0:	4b0e      	ldr	r3, [pc, #56]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d0f0      	beq.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	f040 80ce 	bne.w	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005db4:	4b09      	ldr	r3, [pc, #36]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a08      	ldr	r2, [pc, #32]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005dba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005dbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005dc0:	f7fc fdee 	bl	80029a0 <HAL_GetTick>
 8005dc4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005dc6:	e00b      	b.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005dc8:	f7fc fdea 	bl	80029a0 <HAL_GetTick>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	1ad3      	subs	r3, r2, r3
 8005dd2:	2b64      	cmp	r3, #100	@ 0x64
 8005dd4:	d904      	bls.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	e0bb      	b.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005dda:	bf00      	nop
 8005ddc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005de0:	4b5e      	ldr	r3, [pc, #376]	@ (8005f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005de8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dec:	d0ec      	beq.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d003      	beq.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d009      	beq.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d02e      	beq.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d12a      	bne.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005e16:	4b51      	ldr	r3, [pc, #324]	@ (8005f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e1c:	0c1b      	lsrs	r3, r3, #16
 8005e1e:	f003 0303 	and.w	r3, r3, #3
 8005e22:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005e24:	4b4d      	ldr	r3, [pc, #308]	@ (8005f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e2a:	0f1b      	lsrs	r3, r3, #28
 8005e2c:	f003 0307 	and.w	r3, r3, #7
 8005e30:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	695b      	ldr	r3, [r3, #20]
 8005e36:	019a      	lsls	r2, r3, #6
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	041b      	lsls	r3, r3, #16
 8005e3c:	431a      	orrs	r2, r3
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	699b      	ldr	r3, [r3, #24]
 8005e42:	061b      	lsls	r3, r3, #24
 8005e44:	431a      	orrs	r2, r3
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	071b      	lsls	r3, r3, #28
 8005e4a:	4944      	ldr	r1, [pc, #272]	@ (8005f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005e52:	4b42      	ldr	r3, [pc, #264]	@ (8005f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e58:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e60:	3b01      	subs	r3, #1
 8005e62:	021b      	lsls	r3, r3, #8
 8005e64:	493d      	ldr	r1, [pc, #244]	@ (8005f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e66:	4313      	orrs	r3, r2
 8005e68:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d022      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e80:	d11d      	bne.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005e82:	4b36      	ldr	r3, [pc, #216]	@ (8005f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e88:	0e1b      	lsrs	r3, r3, #24
 8005e8a:	f003 030f 	and.w	r3, r3, #15
 8005e8e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005e90:	4b32      	ldr	r3, [pc, #200]	@ (8005f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e96:	0f1b      	lsrs	r3, r3, #28
 8005e98:	f003 0307 	and.w	r3, r3, #7
 8005e9c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	695b      	ldr	r3, [r3, #20]
 8005ea2:	019a      	lsls	r2, r3, #6
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6a1b      	ldr	r3, [r3, #32]
 8005ea8:	041b      	lsls	r3, r3, #16
 8005eaa:	431a      	orrs	r2, r3
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	061b      	lsls	r3, r3, #24
 8005eb0:	431a      	orrs	r2, r3
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	071b      	lsls	r3, r3, #28
 8005eb6:	4929      	ldr	r1, [pc, #164]	@ (8005f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 0308 	and.w	r3, r3, #8
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d028      	beq.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005eca:	4b24      	ldr	r3, [pc, #144]	@ (8005f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ed0:	0e1b      	lsrs	r3, r3, #24
 8005ed2:	f003 030f 	and.w	r3, r3, #15
 8005ed6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005ed8:	4b20      	ldr	r3, [pc, #128]	@ (8005f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ede:	0c1b      	lsrs	r3, r3, #16
 8005ee0:	f003 0303 	and.w	r3, r3, #3
 8005ee4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	695b      	ldr	r3, [r3, #20]
 8005eea:	019a      	lsls	r2, r3, #6
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	041b      	lsls	r3, r3, #16
 8005ef0:	431a      	orrs	r2, r3
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	061b      	lsls	r3, r3, #24
 8005ef6:	431a      	orrs	r2, r3
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	69db      	ldr	r3, [r3, #28]
 8005efc:	071b      	lsls	r3, r3, #28
 8005efe:	4917      	ldr	r1, [pc, #92]	@ (8005f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f00:	4313      	orrs	r3, r2
 8005f02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005f06:	4b15      	ldr	r3, [pc, #84]	@ (8005f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f0c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f14:	4911      	ldr	r1, [pc, #68]	@ (8005f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f16:	4313      	orrs	r3, r2
 8005f18:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8005f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a0e      	ldr	r2, [pc, #56]	@ (8005f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f28:	f7fc fd3a 	bl	80029a0 <HAL_GetTick>
 8005f2c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005f2e:	e008      	b.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005f30:	f7fc fd36 	bl	80029a0 <HAL_GetTick>
 8005f34:	4602      	mov	r2, r0
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	1ad3      	subs	r3, r2, r3
 8005f3a:	2b64      	cmp	r3, #100	@ 0x64
 8005f3c:	d901      	bls.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f3e:	2303      	movs	r3, #3
 8005f40:	e007      	b.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005f42:	4b06      	ldr	r3, [pc, #24]	@ (8005f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f4e:	d1ef      	bne.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3720      	adds	r7, #32
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	40023800 	.word	0x40023800

08005f60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b082      	sub	sp, #8
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d101      	bne.n	8005f72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e049      	b.n	8006006 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d106      	bne.n	8005f8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f7fc fa26 	bl	80023d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2202      	movs	r2, #2
 8005f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	3304      	adds	r3, #4
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	4610      	mov	r0, r2
 8005fa0:	f000 fcf6 	bl	8006990 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006004:	2300      	movs	r3, #0
}
 8006006:	4618      	mov	r0, r3
 8006008:	3708      	adds	r7, #8
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
	...

08006010 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006010:	b480      	push	{r7}
 8006012:	b085      	sub	sp, #20
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800601e:	b2db      	uxtb	r3, r3
 8006020:	2b01      	cmp	r3, #1
 8006022:	d001      	beq.n	8006028 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	e04c      	b.n	80060c2 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2202      	movs	r2, #2
 800602c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a26      	ldr	r2, [pc, #152]	@ (80060d0 <HAL_TIM_Base_Start+0xc0>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d022      	beq.n	8006080 <HAL_TIM_Base_Start+0x70>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006042:	d01d      	beq.n	8006080 <HAL_TIM_Base_Start+0x70>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a22      	ldr	r2, [pc, #136]	@ (80060d4 <HAL_TIM_Base_Start+0xc4>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d018      	beq.n	8006080 <HAL_TIM_Base_Start+0x70>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a21      	ldr	r2, [pc, #132]	@ (80060d8 <HAL_TIM_Base_Start+0xc8>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d013      	beq.n	8006080 <HAL_TIM_Base_Start+0x70>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a1f      	ldr	r2, [pc, #124]	@ (80060dc <HAL_TIM_Base_Start+0xcc>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d00e      	beq.n	8006080 <HAL_TIM_Base_Start+0x70>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4a1e      	ldr	r2, [pc, #120]	@ (80060e0 <HAL_TIM_Base_Start+0xd0>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d009      	beq.n	8006080 <HAL_TIM_Base_Start+0x70>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a1c      	ldr	r2, [pc, #112]	@ (80060e4 <HAL_TIM_Base_Start+0xd4>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d004      	beq.n	8006080 <HAL_TIM_Base_Start+0x70>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a1b      	ldr	r2, [pc, #108]	@ (80060e8 <HAL_TIM_Base_Start+0xd8>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d115      	bne.n	80060ac <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	689a      	ldr	r2, [r3, #8]
 8006086:	4b19      	ldr	r3, [pc, #100]	@ (80060ec <HAL_TIM_Base_Start+0xdc>)
 8006088:	4013      	ands	r3, r2
 800608a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2b06      	cmp	r3, #6
 8006090:	d015      	beq.n	80060be <HAL_TIM_Base_Start+0xae>
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006098:	d011      	beq.n	80060be <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f042 0201 	orr.w	r2, r2, #1
 80060a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060aa:	e008      	b.n	80060be <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f042 0201 	orr.w	r2, r2, #1
 80060ba:	601a      	str	r2, [r3, #0]
 80060bc:	e000      	b.n	80060c0 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060be:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060c0:	2300      	movs	r3, #0
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3714      	adds	r7, #20
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr
 80060ce:	bf00      	nop
 80060d0:	40010000 	.word	0x40010000
 80060d4:	40000400 	.word	0x40000400
 80060d8:	40000800 	.word	0x40000800
 80060dc:	40000c00 	.word	0x40000c00
 80060e0:	40010400 	.word	0x40010400
 80060e4:	40014000 	.word	0x40014000
 80060e8:	40001800 	.word	0x40001800
 80060ec:	00010007 	.word	0x00010007

080060f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b085      	sub	sp, #20
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	2b01      	cmp	r3, #1
 8006102:	d001      	beq.n	8006108 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	e054      	b.n	80061b2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2202      	movs	r2, #2
 800610c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	68da      	ldr	r2, [r3, #12]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f042 0201 	orr.w	r2, r2, #1
 800611e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a26      	ldr	r2, [pc, #152]	@ (80061c0 <HAL_TIM_Base_Start_IT+0xd0>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d022      	beq.n	8006170 <HAL_TIM_Base_Start_IT+0x80>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006132:	d01d      	beq.n	8006170 <HAL_TIM_Base_Start_IT+0x80>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a22      	ldr	r2, [pc, #136]	@ (80061c4 <HAL_TIM_Base_Start_IT+0xd4>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d018      	beq.n	8006170 <HAL_TIM_Base_Start_IT+0x80>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a21      	ldr	r2, [pc, #132]	@ (80061c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d013      	beq.n	8006170 <HAL_TIM_Base_Start_IT+0x80>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a1f      	ldr	r2, [pc, #124]	@ (80061cc <HAL_TIM_Base_Start_IT+0xdc>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d00e      	beq.n	8006170 <HAL_TIM_Base_Start_IT+0x80>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a1e      	ldr	r2, [pc, #120]	@ (80061d0 <HAL_TIM_Base_Start_IT+0xe0>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d009      	beq.n	8006170 <HAL_TIM_Base_Start_IT+0x80>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a1c      	ldr	r2, [pc, #112]	@ (80061d4 <HAL_TIM_Base_Start_IT+0xe4>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d004      	beq.n	8006170 <HAL_TIM_Base_Start_IT+0x80>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a1b      	ldr	r2, [pc, #108]	@ (80061d8 <HAL_TIM_Base_Start_IT+0xe8>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d115      	bne.n	800619c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	689a      	ldr	r2, [r3, #8]
 8006176:	4b19      	ldr	r3, [pc, #100]	@ (80061dc <HAL_TIM_Base_Start_IT+0xec>)
 8006178:	4013      	ands	r3, r2
 800617a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	2b06      	cmp	r3, #6
 8006180:	d015      	beq.n	80061ae <HAL_TIM_Base_Start_IT+0xbe>
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006188:	d011      	beq.n	80061ae <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f042 0201 	orr.w	r2, r2, #1
 8006198:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800619a:	e008      	b.n	80061ae <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	681a      	ldr	r2, [r3, #0]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f042 0201 	orr.w	r2, r2, #1
 80061aa:	601a      	str	r2, [r3, #0]
 80061ac:	e000      	b.n	80061b0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061ae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80061b0:	2300      	movs	r3, #0
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3714      	adds	r7, #20
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop
 80061c0:	40010000 	.word	0x40010000
 80061c4:	40000400 	.word	0x40000400
 80061c8:	40000800 	.word	0x40000800
 80061cc:	40000c00 	.word	0x40000c00
 80061d0:	40010400 	.word	0x40010400
 80061d4:	40014000 	.word	0x40014000
 80061d8:	40001800 	.word	0x40001800
 80061dc:	00010007 	.word	0x00010007

080061e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b082      	sub	sp, #8
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d101      	bne.n	80061f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e049      	b.n	8006286 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d106      	bne.n	800620c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f7fc f8c6 	bl	8002398 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2202      	movs	r2, #2
 8006210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	3304      	adds	r3, #4
 800621c:	4619      	mov	r1, r3
 800621e:	4610      	mov	r0, r2
 8006220:	f000 fbb6 	bl	8006990 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2201      	movs	r2, #1
 8006238:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2201      	movs	r2, #1
 8006240:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2201      	movs	r2, #1
 8006250:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2201      	movs	r2, #1
 8006280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006284:	2300      	movs	r3, #0
}
 8006286:	4618      	mov	r0, r3
 8006288:	3708      	adds	r7, #8
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
	...

08006290 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d109      	bne.n	80062b4 <HAL_TIM_PWM_Start+0x24>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80062a6:	b2db      	uxtb	r3, r3
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	bf14      	ite	ne
 80062ac:	2301      	movne	r3, #1
 80062ae:	2300      	moveq	r3, #0
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	e03c      	b.n	800632e <HAL_TIM_PWM_Start+0x9e>
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	2b04      	cmp	r3, #4
 80062b8:	d109      	bne.n	80062ce <HAL_TIM_PWM_Start+0x3e>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80062c0:	b2db      	uxtb	r3, r3
 80062c2:	2b01      	cmp	r3, #1
 80062c4:	bf14      	ite	ne
 80062c6:	2301      	movne	r3, #1
 80062c8:	2300      	moveq	r3, #0
 80062ca:	b2db      	uxtb	r3, r3
 80062cc:	e02f      	b.n	800632e <HAL_TIM_PWM_Start+0x9e>
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	2b08      	cmp	r3, #8
 80062d2:	d109      	bne.n	80062e8 <HAL_TIM_PWM_Start+0x58>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	2b01      	cmp	r3, #1
 80062de:	bf14      	ite	ne
 80062e0:	2301      	movne	r3, #1
 80062e2:	2300      	moveq	r3, #0
 80062e4:	b2db      	uxtb	r3, r3
 80062e6:	e022      	b.n	800632e <HAL_TIM_PWM_Start+0x9e>
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	2b0c      	cmp	r3, #12
 80062ec:	d109      	bne.n	8006302 <HAL_TIM_PWM_Start+0x72>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	bf14      	ite	ne
 80062fa:	2301      	movne	r3, #1
 80062fc:	2300      	moveq	r3, #0
 80062fe:	b2db      	uxtb	r3, r3
 8006300:	e015      	b.n	800632e <HAL_TIM_PWM_Start+0x9e>
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	2b10      	cmp	r3, #16
 8006306:	d109      	bne.n	800631c <HAL_TIM_PWM_Start+0x8c>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800630e:	b2db      	uxtb	r3, r3
 8006310:	2b01      	cmp	r3, #1
 8006312:	bf14      	ite	ne
 8006314:	2301      	movne	r3, #1
 8006316:	2300      	moveq	r3, #0
 8006318:	b2db      	uxtb	r3, r3
 800631a:	e008      	b.n	800632e <HAL_TIM_PWM_Start+0x9e>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006322:	b2db      	uxtb	r3, r3
 8006324:	2b01      	cmp	r3, #1
 8006326:	bf14      	ite	ne
 8006328:	2301      	movne	r3, #1
 800632a:	2300      	moveq	r3, #0
 800632c:	b2db      	uxtb	r3, r3
 800632e:	2b00      	cmp	r3, #0
 8006330:	d001      	beq.n	8006336 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e092      	b.n	800645c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d104      	bne.n	8006346 <HAL_TIM_PWM_Start+0xb6>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2202      	movs	r2, #2
 8006340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006344:	e023      	b.n	800638e <HAL_TIM_PWM_Start+0xfe>
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	2b04      	cmp	r3, #4
 800634a:	d104      	bne.n	8006356 <HAL_TIM_PWM_Start+0xc6>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2202      	movs	r2, #2
 8006350:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006354:	e01b      	b.n	800638e <HAL_TIM_PWM_Start+0xfe>
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	2b08      	cmp	r3, #8
 800635a:	d104      	bne.n	8006366 <HAL_TIM_PWM_Start+0xd6>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2202      	movs	r2, #2
 8006360:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006364:	e013      	b.n	800638e <HAL_TIM_PWM_Start+0xfe>
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	2b0c      	cmp	r3, #12
 800636a:	d104      	bne.n	8006376 <HAL_TIM_PWM_Start+0xe6>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2202      	movs	r2, #2
 8006370:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006374:	e00b      	b.n	800638e <HAL_TIM_PWM_Start+0xfe>
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	2b10      	cmp	r3, #16
 800637a:	d104      	bne.n	8006386 <HAL_TIM_PWM_Start+0xf6>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2202      	movs	r2, #2
 8006380:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006384:	e003      	b.n	800638e <HAL_TIM_PWM_Start+0xfe>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2202      	movs	r2, #2
 800638a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	2201      	movs	r2, #1
 8006394:	6839      	ldr	r1, [r7, #0]
 8006396:	4618      	mov	r0, r3
 8006398:	f000 ff11 	bl	80071be <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a30      	ldr	r2, [pc, #192]	@ (8006464 <HAL_TIM_PWM_Start+0x1d4>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d004      	beq.n	80063b0 <HAL_TIM_PWM_Start+0x120>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a2f      	ldr	r2, [pc, #188]	@ (8006468 <HAL_TIM_PWM_Start+0x1d8>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d101      	bne.n	80063b4 <HAL_TIM_PWM_Start+0x124>
 80063b0:	2301      	movs	r3, #1
 80063b2:	e000      	b.n	80063b6 <HAL_TIM_PWM_Start+0x126>
 80063b4:	2300      	movs	r3, #0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d007      	beq.n	80063ca <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80063c8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a25      	ldr	r2, [pc, #148]	@ (8006464 <HAL_TIM_PWM_Start+0x1d4>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d022      	beq.n	800641a <HAL_TIM_PWM_Start+0x18a>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063dc:	d01d      	beq.n	800641a <HAL_TIM_PWM_Start+0x18a>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a22      	ldr	r2, [pc, #136]	@ (800646c <HAL_TIM_PWM_Start+0x1dc>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d018      	beq.n	800641a <HAL_TIM_PWM_Start+0x18a>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a20      	ldr	r2, [pc, #128]	@ (8006470 <HAL_TIM_PWM_Start+0x1e0>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d013      	beq.n	800641a <HAL_TIM_PWM_Start+0x18a>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a1f      	ldr	r2, [pc, #124]	@ (8006474 <HAL_TIM_PWM_Start+0x1e4>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d00e      	beq.n	800641a <HAL_TIM_PWM_Start+0x18a>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a19      	ldr	r2, [pc, #100]	@ (8006468 <HAL_TIM_PWM_Start+0x1d8>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d009      	beq.n	800641a <HAL_TIM_PWM_Start+0x18a>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a1b      	ldr	r2, [pc, #108]	@ (8006478 <HAL_TIM_PWM_Start+0x1e8>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d004      	beq.n	800641a <HAL_TIM_PWM_Start+0x18a>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a19      	ldr	r2, [pc, #100]	@ (800647c <HAL_TIM_PWM_Start+0x1ec>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d115      	bne.n	8006446 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	689a      	ldr	r2, [r3, #8]
 8006420:	4b17      	ldr	r3, [pc, #92]	@ (8006480 <HAL_TIM_PWM_Start+0x1f0>)
 8006422:	4013      	ands	r3, r2
 8006424:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	2b06      	cmp	r3, #6
 800642a:	d015      	beq.n	8006458 <HAL_TIM_PWM_Start+0x1c8>
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006432:	d011      	beq.n	8006458 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f042 0201 	orr.w	r2, r2, #1
 8006442:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006444:	e008      	b.n	8006458 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f042 0201 	orr.w	r2, r2, #1
 8006454:	601a      	str	r2, [r3, #0]
 8006456:	e000      	b.n	800645a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006458:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800645a:	2300      	movs	r3, #0
}
 800645c:	4618      	mov	r0, r3
 800645e:	3710      	adds	r7, #16
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	40010000 	.word	0x40010000
 8006468:	40010400 	.word	0x40010400
 800646c:	40000400 	.word	0x40000400
 8006470:	40000800 	.word	0x40000800
 8006474:	40000c00 	.word	0x40000c00
 8006478:	40014000 	.word	0x40014000
 800647c:	40001800 	.word	0x40001800
 8006480:	00010007 	.word	0x00010007

08006484 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b084      	sub	sp, #16
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	691b      	ldr	r3, [r3, #16]
 800649a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d020      	beq.n	80064e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f003 0302 	and.w	r3, r3, #2
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d01b      	beq.n	80064e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f06f 0202 	mvn.w	r2, #2
 80064b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2201      	movs	r2, #1
 80064be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	699b      	ldr	r3, [r3, #24]
 80064c6:	f003 0303 	and.w	r3, r3, #3
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d003      	beq.n	80064d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f000 fa40 	bl	8006954 <HAL_TIM_IC_CaptureCallback>
 80064d4:	e005      	b.n	80064e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f000 fa32 	bl	8006940 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 fa43 	bl	8006968 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2200      	movs	r2, #0
 80064e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	f003 0304 	and.w	r3, r3, #4
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d020      	beq.n	8006534 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	f003 0304 	and.w	r3, r3, #4
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d01b      	beq.n	8006534 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f06f 0204 	mvn.w	r2, #4
 8006504:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2202      	movs	r2, #2
 800650a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	699b      	ldr	r3, [r3, #24]
 8006512:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006516:	2b00      	cmp	r3, #0
 8006518:	d003      	beq.n	8006522 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f000 fa1a 	bl	8006954 <HAL_TIM_IC_CaptureCallback>
 8006520:	e005      	b.n	800652e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 fa0c 	bl	8006940 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f000 fa1d 	bl	8006968 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	f003 0308 	and.w	r3, r3, #8
 800653a:	2b00      	cmp	r3, #0
 800653c:	d020      	beq.n	8006580 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f003 0308 	and.w	r3, r3, #8
 8006544:	2b00      	cmp	r3, #0
 8006546:	d01b      	beq.n	8006580 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f06f 0208 	mvn.w	r2, #8
 8006550:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2204      	movs	r2, #4
 8006556:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	69db      	ldr	r3, [r3, #28]
 800655e:	f003 0303 	and.w	r3, r3, #3
 8006562:	2b00      	cmp	r3, #0
 8006564:	d003      	beq.n	800656e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f000 f9f4 	bl	8006954 <HAL_TIM_IC_CaptureCallback>
 800656c:	e005      	b.n	800657a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f000 f9e6 	bl	8006940 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	f000 f9f7 	bl	8006968 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2200      	movs	r2, #0
 800657e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	f003 0310 	and.w	r3, r3, #16
 8006586:	2b00      	cmp	r3, #0
 8006588:	d020      	beq.n	80065cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	f003 0310 	and.w	r3, r3, #16
 8006590:	2b00      	cmp	r3, #0
 8006592:	d01b      	beq.n	80065cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f06f 0210 	mvn.w	r2, #16
 800659c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2208      	movs	r2, #8
 80065a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	69db      	ldr	r3, [r3, #28]
 80065aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d003      	beq.n	80065ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f000 f9ce 	bl	8006954 <HAL_TIM_IC_CaptureCallback>
 80065b8:	e005      	b.n	80065c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	f000 f9c0 	bl	8006940 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f000 f9d1 	bl	8006968 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2200      	movs	r2, #0
 80065ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	f003 0301 	and.w	r3, r3, #1
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d00c      	beq.n	80065f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f003 0301 	and.w	r3, r3, #1
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d007      	beq.n	80065f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f06f 0201 	mvn.w	r2, #1
 80065e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f7fb fbc2 	bl	8001d74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d104      	bne.n	8006604 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006600:	2b00      	cmp	r3, #0
 8006602:	d00c      	beq.n	800661e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800660a:	2b00      	cmp	r3, #0
 800660c:	d007      	beq.n	800661e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006616:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f000 ff0b 	bl	8007434 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006624:	2b00      	cmp	r3, #0
 8006626:	d00c      	beq.n	8006642 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800662e:	2b00      	cmp	r3, #0
 8006630:	d007      	beq.n	8006642 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800663a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f000 ff03 	bl	8007448 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006648:	2b00      	cmp	r3, #0
 800664a:	d00c      	beq.n	8006666 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006652:	2b00      	cmp	r3, #0
 8006654:	d007      	beq.n	8006666 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800665e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f000 f98b 	bl	800697c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	f003 0320 	and.w	r3, r3, #32
 800666c:	2b00      	cmp	r3, #0
 800666e:	d00c      	beq.n	800668a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f003 0320 	and.w	r3, r3, #32
 8006676:	2b00      	cmp	r3, #0
 8006678:	d007      	beq.n	800668a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f06f 0220 	mvn.w	r2, #32
 8006682:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	f000 fecb 	bl	8007420 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800668a:	bf00      	nop
 800668c:	3710      	adds	r7, #16
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}
	...

08006694 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b086      	sub	sp, #24
 8006698:	af00      	add	r7, sp, #0
 800669a:	60f8      	str	r0, [r7, #12]
 800669c:	60b9      	str	r1, [r7, #8]
 800669e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066a0:	2300      	movs	r3, #0
 80066a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d101      	bne.n	80066b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80066ae:	2302      	movs	r3, #2
 80066b0:	e0ff      	b.n	80068b2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2201      	movs	r2, #1
 80066b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2b14      	cmp	r3, #20
 80066be:	f200 80f0 	bhi.w	80068a2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80066c2:	a201      	add	r2, pc, #4	@ (adr r2, 80066c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80066c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066c8:	0800671d 	.word	0x0800671d
 80066cc:	080068a3 	.word	0x080068a3
 80066d0:	080068a3 	.word	0x080068a3
 80066d4:	080068a3 	.word	0x080068a3
 80066d8:	0800675d 	.word	0x0800675d
 80066dc:	080068a3 	.word	0x080068a3
 80066e0:	080068a3 	.word	0x080068a3
 80066e4:	080068a3 	.word	0x080068a3
 80066e8:	0800679f 	.word	0x0800679f
 80066ec:	080068a3 	.word	0x080068a3
 80066f0:	080068a3 	.word	0x080068a3
 80066f4:	080068a3 	.word	0x080068a3
 80066f8:	080067df 	.word	0x080067df
 80066fc:	080068a3 	.word	0x080068a3
 8006700:	080068a3 	.word	0x080068a3
 8006704:	080068a3 	.word	0x080068a3
 8006708:	08006821 	.word	0x08006821
 800670c:	080068a3 	.word	0x080068a3
 8006710:	080068a3 	.word	0x080068a3
 8006714:	080068a3 	.word	0x080068a3
 8006718:	08006861 	.word	0x08006861
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68b9      	ldr	r1, [r7, #8]
 8006722:	4618      	mov	r0, r3
 8006724:	f000 f9da 	bl	8006adc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	699a      	ldr	r2, [r3, #24]
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f042 0208 	orr.w	r2, r2, #8
 8006736:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	699a      	ldr	r2, [r3, #24]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f022 0204 	bic.w	r2, r2, #4
 8006746:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	6999      	ldr	r1, [r3, #24]
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	691a      	ldr	r2, [r3, #16]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	430a      	orrs	r2, r1
 8006758:	619a      	str	r2, [r3, #24]
      break;
 800675a:	e0a5      	b.n	80068a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68b9      	ldr	r1, [r7, #8]
 8006762:	4618      	mov	r0, r3
 8006764:	f000 fa2c 	bl	8006bc0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	699a      	ldr	r2, [r3, #24]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006776:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	699a      	ldr	r2, [r3, #24]
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006786:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	6999      	ldr	r1, [r3, #24]
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	691b      	ldr	r3, [r3, #16]
 8006792:	021a      	lsls	r2, r3, #8
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	430a      	orrs	r2, r1
 800679a:	619a      	str	r2, [r3, #24]
      break;
 800679c:	e084      	b.n	80068a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	68b9      	ldr	r1, [r7, #8]
 80067a4:	4618      	mov	r0, r3
 80067a6:	f000 fa83 	bl	8006cb0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	69da      	ldr	r2, [r3, #28]
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f042 0208 	orr.w	r2, r2, #8
 80067b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	69da      	ldr	r2, [r3, #28]
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f022 0204 	bic.w	r2, r2, #4
 80067c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	69d9      	ldr	r1, [r3, #28]
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	691a      	ldr	r2, [r3, #16]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	430a      	orrs	r2, r1
 80067da:	61da      	str	r2, [r3, #28]
      break;
 80067dc:	e064      	b.n	80068a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	68b9      	ldr	r1, [r7, #8]
 80067e4:	4618      	mov	r0, r3
 80067e6:	f000 fad9 	bl	8006d9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	69da      	ldr	r2, [r3, #28]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80067f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	69da      	ldr	r2, [r3, #28]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006808:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	69d9      	ldr	r1, [r3, #28]
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	691b      	ldr	r3, [r3, #16]
 8006814:	021a      	lsls	r2, r3, #8
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	430a      	orrs	r2, r1
 800681c:	61da      	str	r2, [r3, #28]
      break;
 800681e:	e043      	b.n	80068a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	68b9      	ldr	r1, [r7, #8]
 8006826:	4618      	mov	r0, r3
 8006828:	f000 fb10 	bl	8006e4c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f042 0208 	orr.w	r2, r2, #8
 800683a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f022 0204 	bic.w	r2, r2, #4
 800684a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	691a      	ldr	r2, [r3, #16]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	430a      	orrs	r2, r1
 800685c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800685e:	e023      	b.n	80068a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	68b9      	ldr	r1, [r7, #8]
 8006866:	4618      	mov	r0, r3
 8006868:	f000 fb42 	bl	8006ef0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800687a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800688a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	691b      	ldr	r3, [r3, #16]
 8006896:	021a      	lsls	r2, r3, #8
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	430a      	orrs	r2, r1
 800689e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80068a0:	e002      	b.n	80068a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	75fb      	strb	r3, [r7, #23]
      break;
 80068a6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2200      	movs	r2, #0
 80068ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80068b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3718      	adds	r7, #24
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}
 80068ba:	bf00      	nop

080068bc <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b082      	sub	sp, #8
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
 80068c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d101      	bne.n	80068d4 <HAL_TIM_SlaveConfigSynchro+0x18>
 80068d0:	2302      	movs	r3, #2
 80068d2:	e031      	b.n	8006938 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2202      	movs	r2, #2
 80068e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80068e4:	6839      	ldr	r1, [r7, #0]
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f000 fb56 	bl	8006f98 <TIM_SlaveTimer_SetConfig>
 80068ec:	4603      	mov	r3, r0
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d009      	beq.n	8006906 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2200      	movs	r2, #0
 80068fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	e018      	b.n	8006938 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	68da      	ldr	r2, [r3, #12]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006914:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	68da      	ldr	r2, [r3, #12]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006924:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2201      	movs	r2, #1
 800692a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2200      	movs	r2, #0
 8006932:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006936:	2300      	movs	r3, #0
}
 8006938:	4618      	mov	r0, r3
 800693a:	3708      	adds	r7, #8
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}

08006940 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006948:	bf00      	nop
 800694a:	370c      	adds	r7, #12
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr

08006954 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006954:	b480      	push	{r7}
 8006956:	b083      	sub	sp, #12
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800695c:	bf00      	nop
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006970:	bf00      	nop
 8006972:	370c      	adds	r7, #12
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr

0800697c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800697c:	b480      	push	{r7}
 800697e:	b083      	sub	sp, #12
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006984:	bf00      	nop
 8006986:	370c      	adds	r7, #12
 8006988:	46bd      	mov	sp, r7
 800698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698e:	4770      	bx	lr

08006990 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006990:	b480      	push	{r7}
 8006992:	b085      	sub	sp, #20
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
 8006998:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	4a43      	ldr	r2, [pc, #268]	@ (8006ab0 <TIM_Base_SetConfig+0x120>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d013      	beq.n	80069d0 <TIM_Base_SetConfig+0x40>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069ae:	d00f      	beq.n	80069d0 <TIM_Base_SetConfig+0x40>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	4a40      	ldr	r2, [pc, #256]	@ (8006ab4 <TIM_Base_SetConfig+0x124>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d00b      	beq.n	80069d0 <TIM_Base_SetConfig+0x40>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	4a3f      	ldr	r2, [pc, #252]	@ (8006ab8 <TIM_Base_SetConfig+0x128>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d007      	beq.n	80069d0 <TIM_Base_SetConfig+0x40>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	4a3e      	ldr	r2, [pc, #248]	@ (8006abc <TIM_Base_SetConfig+0x12c>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d003      	beq.n	80069d0 <TIM_Base_SetConfig+0x40>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	4a3d      	ldr	r2, [pc, #244]	@ (8006ac0 <TIM_Base_SetConfig+0x130>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d108      	bne.n	80069e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	68fa      	ldr	r2, [r7, #12]
 80069de:	4313      	orrs	r3, r2
 80069e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	4a32      	ldr	r2, [pc, #200]	@ (8006ab0 <TIM_Base_SetConfig+0x120>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d02b      	beq.n	8006a42 <TIM_Base_SetConfig+0xb2>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069f0:	d027      	beq.n	8006a42 <TIM_Base_SetConfig+0xb2>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	4a2f      	ldr	r2, [pc, #188]	@ (8006ab4 <TIM_Base_SetConfig+0x124>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d023      	beq.n	8006a42 <TIM_Base_SetConfig+0xb2>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	4a2e      	ldr	r2, [pc, #184]	@ (8006ab8 <TIM_Base_SetConfig+0x128>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d01f      	beq.n	8006a42 <TIM_Base_SetConfig+0xb2>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	4a2d      	ldr	r2, [pc, #180]	@ (8006abc <TIM_Base_SetConfig+0x12c>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d01b      	beq.n	8006a42 <TIM_Base_SetConfig+0xb2>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	4a2c      	ldr	r2, [pc, #176]	@ (8006ac0 <TIM_Base_SetConfig+0x130>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d017      	beq.n	8006a42 <TIM_Base_SetConfig+0xb2>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	4a2b      	ldr	r2, [pc, #172]	@ (8006ac4 <TIM_Base_SetConfig+0x134>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d013      	beq.n	8006a42 <TIM_Base_SetConfig+0xb2>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	4a2a      	ldr	r2, [pc, #168]	@ (8006ac8 <TIM_Base_SetConfig+0x138>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d00f      	beq.n	8006a42 <TIM_Base_SetConfig+0xb2>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	4a29      	ldr	r2, [pc, #164]	@ (8006acc <TIM_Base_SetConfig+0x13c>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d00b      	beq.n	8006a42 <TIM_Base_SetConfig+0xb2>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	4a28      	ldr	r2, [pc, #160]	@ (8006ad0 <TIM_Base_SetConfig+0x140>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d007      	beq.n	8006a42 <TIM_Base_SetConfig+0xb2>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	4a27      	ldr	r2, [pc, #156]	@ (8006ad4 <TIM_Base_SetConfig+0x144>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d003      	beq.n	8006a42 <TIM_Base_SetConfig+0xb2>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	4a26      	ldr	r2, [pc, #152]	@ (8006ad8 <TIM_Base_SetConfig+0x148>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d108      	bne.n	8006a54 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	68db      	ldr	r3, [r3, #12]
 8006a4e:	68fa      	ldr	r2, [r7, #12]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	695b      	ldr	r3, [r3, #20]
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	689a      	ldr	r2, [r3, #8]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a0e      	ldr	r2, [pc, #56]	@ (8006ab0 <TIM_Base_SetConfig+0x120>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d003      	beq.n	8006a82 <TIM_Base_SetConfig+0xf2>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a10      	ldr	r2, [pc, #64]	@ (8006ac0 <TIM_Base_SetConfig+0x130>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d103      	bne.n	8006a8a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	691a      	ldr	r2, [r3, #16]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f043 0204 	orr.w	r2, r3, #4
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2201      	movs	r2, #1
 8006a9a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	68fa      	ldr	r2, [r7, #12]
 8006aa0:	601a      	str	r2, [r3, #0]
}
 8006aa2:	bf00      	nop
 8006aa4:	3714      	adds	r7, #20
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr
 8006aae:	bf00      	nop
 8006ab0:	40010000 	.word	0x40010000
 8006ab4:	40000400 	.word	0x40000400
 8006ab8:	40000800 	.word	0x40000800
 8006abc:	40000c00 	.word	0x40000c00
 8006ac0:	40010400 	.word	0x40010400
 8006ac4:	40014000 	.word	0x40014000
 8006ac8:	40014400 	.word	0x40014400
 8006acc:	40014800 	.word	0x40014800
 8006ad0:	40001800 	.word	0x40001800
 8006ad4:	40001c00 	.word	0x40001c00
 8006ad8:	40002000 	.word	0x40002000

08006adc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b087      	sub	sp, #28
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
 8006ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6a1b      	ldr	r3, [r3, #32]
 8006aea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6a1b      	ldr	r3, [r3, #32]
 8006af0:	f023 0201 	bic.w	r2, r3, #1
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	699b      	ldr	r3, [r3, #24]
 8006b02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	4b2b      	ldr	r3, [pc, #172]	@ (8006bb4 <TIM_OC1_SetConfig+0xd8>)
 8006b08:	4013      	ands	r3, r2
 8006b0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	f023 0303 	bic.w	r3, r3, #3
 8006b12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	68fa      	ldr	r2, [r7, #12]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	f023 0302 	bic.w	r3, r3, #2
 8006b24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	697a      	ldr	r2, [r7, #20]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	4a21      	ldr	r2, [pc, #132]	@ (8006bb8 <TIM_OC1_SetConfig+0xdc>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d003      	beq.n	8006b40 <TIM_OC1_SetConfig+0x64>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	4a20      	ldr	r2, [pc, #128]	@ (8006bbc <TIM_OC1_SetConfig+0xe0>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d10c      	bne.n	8006b5a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	f023 0308 	bic.w	r3, r3, #8
 8006b46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	68db      	ldr	r3, [r3, #12]
 8006b4c:	697a      	ldr	r2, [r7, #20]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	f023 0304 	bic.w	r3, r3, #4
 8006b58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	4a16      	ldr	r2, [pc, #88]	@ (8006bb8 <TIM_OC1_SetConfig+0xdc>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d003      	beq.n	8006b6a <TIM_OC1_SetConfig+0x8e>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	4a15      	ldr	r2, [pc, #84]	@ (8006bbc <TIM_OC1_SetConfig+0xe0>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d111      	bne.n	8006b8e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b72:	693b      	ldr	r3, [r7, #16]
 8006b74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006b78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	695b      	ldr	r3, [r3, #20]
 8006b7e:	693a      	ldr	r2, [r7, #16]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	699b      	ldr	r3, [r3, #24]
 8006b88:	693a      	ldr	r2, [r7, #16]
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	693a      	ldr	r2, [r7, #16]
 8006b92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	68fa      	ldr	r2, [r7, #12]
 8006b98:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	685a      	ldr	r2, [r3, #4]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	697a      	ldr	r2, [r7, #20]
 8006ba6:	621a      	str	r2, [r3, #32]
}
 8006ba8:	bf00      	nop
 8006baa:	371c      	adds	r7, #28
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr
 8006bb4:	fffeff8f 	.word	0xfffeff8f
 8006bb8:	40010000 	.word	0x40010000
 8006bbc:	40010400 	.word	0x40010400

08006bc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b087      	sub	sp, #28
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
 8006bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6a1b      	ldr	r3, [r3, #32]
 8006bce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6a1b      	ldr	r3, [r3, #32]
 8006bd4:	f023 0210 	bic.w	r2, r3, #16
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006be8:	68fa      	ldr	r2, [r7, #12]
 8006bea:	4b2e      	ldr	r3, [pc, #184]	@ (8006ca4 <TIM_OC2_SetConfig+0xe4>)
 8006bec:	4013      	ands	r3, r2
 8006bee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bf6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	021b      	lsls	r3, r3, #8
 8006bfe:	68fa      	ldr	r2, [r7, #12]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	f023 0320 	bic.w	r3, r3, #32
 8006c0a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	011b      	lsls	r3, r3, #4
 8006c12:	697a      	ldr	r2, [r7, #20]
 8006c14:	4313      	orrs	r3, r2
 8006c16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	4a23      	ldr	r2, [pc, #140]	@ (8006ca8 <TIM_OC2_SetConfig+0xe8>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d003      	beq.n	8006c28 <TIM_OC2_SetConfig+0x68>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	4a22      	ldr	r2, [pc, #136]	@ (8006cac <TIM_OC2_SetConfig+0xec>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d10d      	bne.n	8006c44 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	011b      	lsls	r3, r3, #4
 8006c36:	697a      	ldr	r2, [r7, #20]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c42:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	4a18      	ldr	r2, [pc, #96]	@ (8006ca8 <TIM_OC2_SetConfig+0xe8>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d003      	beq.n	8006c54 <TIM_OC2_SetConfig+0x94>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	4a17      	ldr	r2, [pc, #92]	@ (8006cac <TIM_OC2_SetConfig+0xec>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d113      	bne.n	8006c7c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	695b      	ldr	r3, [r3, #20]
 8006c68:	009b      	lsls	r3, r3, #2
 8006c6a:	693a      	ldr	r2, [r7, #16]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	699b      	ldr	r3, [r3, #24]
 8006c74:	009b      	lsls	r3, r3, #2
 8006c76:	693a      	ldr	r2, [r7, #16]
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	693a      	ldr	r2, [r7, #16]
 8006c80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	68fa      	ldr	r2, [r7, #12]
 8006c86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	685a      	ldr	r2, [r3, #4]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	697a      	ldr	r2, [r7, #20]
 8006c94:	621a      	str	r2, [r3, #32]
}
 8006c96:	bf00      	nop
 8006c98:	371c      	adds	r7, #28
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr
 8006ca2:	bf00      	nop
 8006ca4:	feff8fff 	.word	0xfeff8fff
 8006ca8:	40010000 	.word	0x40010000
 8006cac:	40010400 	.word	0x40010400

08006cb0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b087      	sub	sp, #28
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
 8006cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6a1b      	ldr	r3, [r3, #32]
 8006cbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6a1b      	ldr	r3, [r3, #32]
 8006cc4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	69db      	ldr	r3, [r3, #28]
 8006cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006cd8:	68fa      	ldr	r2, [r7, #12]
 8006cda:	4b2d      	ldr	r3, [pc, #180]	@ (8006d90 <TIM_OC3_SetConfig+0xe0>)
 8006cdc:	4013      	ands	r3, r2
 8006cde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f023 0303 	bic.w	r3, r3, #3
 8006ce6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	68fa      	ldr	r2, [r7, #12]
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006cf8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	021b      	lsls	r3, r3, #8
 8006d00:	697a      	ldr	r2, [r7, #20]
 8006d02:	4313      	orrs	r3, r2
 8006d04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a22      	ldr	r2, [pc, #136]	@ (8006d94 <TIM_OC3_SetConfig+0xe4>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d003      	beq.n	8006d16 <TIM_OC3_SetConfig+0x66>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a21      	ldr	r2, [pc, #132]	@ (8006d98 <TIM_OC3_SetConfig+0xe8>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d10d      	bne.n	8006d32 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006d1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	68db      	ldr	r3, [r3, #12]
 8006d22:	021b      	lsls	r3, r3, #8
 8006d24:	697a      	ldr	r2, [r7, #20]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006d30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	4a17      	ldr	r2, [pc, #92]	@ (8006d94 <TIM_OC3_SetConfig+0xe4>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d003      	beq.n	8006d42 <TIM_OC3_SetConfig+0x92>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	4a16      	ldr	r2, [pc, #88]	@ (8006d98 <TIM_OC3_SetConfig+0xe8>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d113      	bne.n	8006d6a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d42:	693b      	ldr	r3, [r7, #16]
 8006d44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d4a:	693b      	ldr	r3, [r7, #16]
 8006d4c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	695b      	ldr	r3, [r3, #20]
 8006d56:	011b      	lsls	r3, r3, #4
 8006d58:	693a      	ldr	r2, [r7, #16]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	699b      	ldr	r3, [r3, #24]
 8006d62:	011b      	lsls	r3, r3, #4
 8006d64:	693a      	ldr	r2, [r7, #16]
 8006d66:	4313      	orrs	r3, r2
 8006d68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	693a      	ldr	r2, [r7, #16]
 8006d6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	68fa      	ldr	r2, [r7, #12]
 8006d74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	685a      	ldr	r2, [r3, #4]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	697a      	ldr	r2, [r7, #20]
 8006d82:	621a      	str	r2, [r3, #32]
}
 8006d84:	bf00      	nop
 8006d86:	371c      	adds	r7, #28
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr
 8006d90:	fffeff8f 	.word	0xfffeff8f
 8006d94:	40010000 	.word	0x40010000
 8006d98:	40010400 	.word	0x40010400

08006d9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b087      	sub	sp, #28
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
 8006da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6a1b      	ldr	r3, [r3, #32]
 8006daa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6a1b      	ldr	r3, [r3, #32]
 8006db0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	69db      	ldr	r3, [r3, #28]
 8006dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006dc4:	68fa      	ldr	r2, [r7, #12]
 8006dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8006e40 <TIM_OC4_SetConfig+0xa4>)
 8006dc8:	4013      	ands	r3, r2
 8006dca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006dd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	021b      	lsls	r3, r3, #8
 8006dda:	68fa      	ldr	r2, [r7, #12]
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006de6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	031b      	lsls	r3, r3, #12
 8006dee:	693a      	ldr	r2, [r7, #16]
 8006df0:	4313      	orrs	r3, r2
 8006df2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	4a13      	ldr	r2, [pc, #76]	@ (8006e44 <TIM_OC4_SetConfig+0xa8>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d003      	beq.n	8006e04 <TIM_OC4_SetConfig+0x68>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	4a12      	ldr	r2, [pc, #72]	@ (8006e48 <TIM_OC4_SetConfig+0xac>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d109      	bne.n	8006e18 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e0a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	695b      	ldr	r3, [r3, #20]
 8006e10:	019b      	lsls	r3, r3, #6
 8006e12:	697a      	ldr	r2, [r7, #20]
 8006e14:	4313      	orrs	r3, r2
 8006e16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	697a      	ldr	r2, [r7, #20]
 8006e1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	68fa      	ldr	r2, [r7, #12]
 8006e22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	685a      	ldr	r2, [r3, #4]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	693a      	ldr	r2, [r7, #16]
 8006e30:	621a      	str	r2, [r3, #32]
}
 8006e32:	bf00      	nop
 8006e34:	371c      	adds	r7, #28
 8006e36:	46bd      	mov	sp, r7
 8006e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3c:	4770      	bx	lr
 8006e3e:	bf00      	nop
 8006e40:	feff8fff 	.word	0xfeff8fff
 8006e44:	40010000 	.word	0x40010000
 8006e48:	40010400 	.word	0x40010400

08006e4c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b087      	sub	sp, #28
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6a1b      	ldr	r3, [r3, #32]
 8006e5a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6a1b      	ldr	r3, [r3, #32]
 8006e60:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006e74:	68fa      	ldr	r2, [r7, #12]
 8006e76:	4b1b      	ldr	r3, [pc, #108]	@ (8006ee4 <TIM_OC5_SetConfig+0x98>)
 8006e78:	4013      	ands	r3, r2
 8006e7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	68fa      	ldr	r2, [r7, #12]
 8006e82:	4313      	orrs	r3, r2
 8006e84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006e86:	693b      	ldr	r3, [r7, #16]
 8006e88:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006e8c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	041b      	lsls	r3, r3, #16
 8006e94:	693a      	ldr	r2, [r7, #16]
 8006e96:	4313      	orrs	r3, r2
 8006e98:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4a12      	ldr	r2, [pc, #72]	@ (8006ee8 <TIM_OC5_SetConfig+0x9c>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d003      	beq.n	8006eaa <TIM_OC5_SetConfig+0x5e>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a11      	ldr	r2, [pc, #68]	@ (8006eec <TIM_OC5_SetConfig+0xa0>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d109      	bne.n	8006ebe <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006eb0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	695b      	ldr	r3, [r3, #20]
 8006eb6:	021b      	lsls	r3, r3, #8
 8006eb8:	697a      	ldr	r2, [r7, #20]
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	697a      	ldr	r2, [r7, #20]
 8006ec2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	68fa      	ldr	r2, [r7, #12]
 8006ec8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	685a      	ldr	r2, [r3, #4]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	693a      	ldr	r2, [r7, #16]
 8006ed6:	621a      	str	r2, [r3, #32]
}
 8006ed8:	bf00      	nop
 8006eda:	371c      	adds	r7, #28
 8006edc:	46bd      	mov	sp, r7
 8006ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee2:	4770      	bx	lr
 8006ee4:	fffeff8f 	.word	0xfffeff8f
 8006ee8:	40010000 	.word	0x40010000
 8006eec:	40010400 	.word	0x40010400

08006ef0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b087      	sub	sp, #28
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
 8006ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6a1b      	ldr	r3, [r3, #32]
 8006efe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6a1b      	ldr	r3, [r3, #32]
 8006f04:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006f18:	68fa      	ldr	r2, [r7, #12]
 8006f1a:	4b1c      	ldr	r3, [pc, #112]	@ (8006f8c <TIM_OC6_SetConfig+0x9c>)
 8006f1c:	4013      	ands	r3, r2
 8006f1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	021b      	lsls	r3, r3, #8
 8006f26:	68fa      	ldr	r2, [r7, #12]
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006f32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	051b      	lsls	r3, r3, #20
 8006f3a:	693a      	ldr	r2, [r7, #16]
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	4a13      	ldr	r2, [pc, #76]	@ (8006f90 <TIM_OC6_SetConfig+0xa0>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d003      	beq.n	8006f50 <TIM_OC6_SetConfig+0x60>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	4a12      	ldr	r2, [pc, #72]	@ (8006f94 <TIM_OC6_SetConfig+0xa4>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d109      	bne.n	8006f64 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f56:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	695b      	ldr	r3, [r3, #20]
 8006f5c:	029b      	lsls	r3, r3, #10
 8006f5e:	697a      	ldr	r2, [r7, #20]
 8006f60:	4313      	orrs	r3, r2
 8006f62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	697a      	ldr	r2, [r7, #20]
 8006f68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	68fa      	ldr	r2, [r7, #12]
 8006f6e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	685a      	ldr	r2, [r3, #4]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	693a      	ldr	r2, [r7, #16]
 8006f7c:	621a      	str	r2, [r3, #32]
}
 8006f7e:	bf00      	nop
 8006f80:	371c      	adds	r7, #28
 8006f82:	46bd      	mov	sp, r7
 8006f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f88:	4770      	bx	lr
 8006f8a:	bf00      	nop
 8006f8c:	feff8fff 	.word	0xfeff8fff
 8006f90:	40010000 	.word	0x40010000
 8006f94:	40010400 	.word	0x40010400

08006f98 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b086      	sub	sp, #24
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
 8006fa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fb4:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	693a      	ldr	r2, [r7, #16]
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006fc0:	693a      	ldr	r2, [r7, #16]
 8006fc2:	4b3e      	ldr	r3, [pc, #248]	@ (80070bc <TIM_SlaveTimer_SetConfig+0x124>)
 8006fc4:	4013      	ands	r3, r2
 8006fc6:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	693a      	ldr	r2, [r7, #16]
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	693a      	ldr	r2, [r7, #16]
 8006fd8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	2b70      	cmp	r3, #112	@ 0x70
 8006fe0:	d01a      	beq.n	8007018 <TIM_SlaveTimer_SetConfig+0x80>
 8006fe2:	2b70      	cmp	r3, #112	@ 0x70
 8006fe4:	d860      	bhi.n	80070a8 <TIM_SlaveTimer_SetConfig+0x110>
 8006fe6:	2b60      	cmp	r3, #96	@ 0x60
 8006fe8:	d054      	beq.n	8007094 <TIM_SlaveTimer_SetConfig+0xfc>
 8006fea:	2b60      	cmp	r3, #96	@ 0x60
 8006fec:	d85c      	bhi.n	80070a8 <TIM_SlaveTimer_SetConfig+0x110>
 8006fee:	2b50      	cmp	r3, #80	@ 0x50
 8006ff0:	d046      	beq.n	8007080 <TIM_SlaveTimer_SetConfig+0xe8>
 8006ff2:	2b50      	cmp	r3, #80	@ 0x50
 8006ff4:	d858      	bhi.n	80070a8 <TIM_SlaveTimer_SetConfig+0x110>
 8006ff6:	2b40      	cmp	r3, #64	@ 0x40
 8006ff8:	d019      	beq.n	800702e <TIM_SlaveTimer_SetConfig+0x96>
 8006ffa:	2b40      	cmp	r3, #64	@ 0x40
 8006ffc:	d854      	bhi.n	80070a8 <TIM_SlaveTimer_SetConfig+0x110>
 8006ffe:	2b30      	cmp	r3, #48	@ 0x30
 8007000:	d055      	beq.n	80070ae <TIM_SlaveTimer_SetConfig+0x116>
 8007002:	2b30      	cmp	r3, #48	@ 0x30
 8007004:	d850      	bhi.n	80070a8 <TIM_SlaveTimer_SetConfig+0x110>
 8007006:	2b20      	cmp	r3, #32
 8007008:	d051      	beq.n	80070ae <TIM_SlaveTimer_SetConfig+0x116>
 800700a:	2b20      	cmp	r3, #32
 800700c:	d84c      	bhi.n	80070a8 <TIM_SlaveTimer_SetConfig+0x110>
 800700e:	2b00      	cmp	r3, #0
 8007010:	d04d      	beq.n	80070ae <TIM_SlaveTimer_SetConfig+0x116>
 8007012:	2b10      	cmp	r3, #16
 8007014:	d04b      	beq.n	80070ae <TIM_SlaveTimer_SetConfig+0x116>
 8007016:	e047      	b.n	80070a8 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8007028:	f000 f8a9 	bl	800717e <TIM_ETR_SetConfig>
      break;
 800702c:	e040      	b.n	80070b0 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	2b05      	cmp	r3, #5
 8007034:	d101      	bne.n	800703a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e03b      	b.n	80070b2 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	6a1b      	ldr	r3, [r3, #32]
 8007040:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	6a1a      	ldr	r2, [r3, #32]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f022 0201 	bic.w	r2, r2, #1
 8007050:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	699b      	ldr	r3, [r3, #24]
 8007058:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007060:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	691b      	ldr	r3, [r3, #16]
 8007066:	011b      	lsls	r3, r3, #4
 8007068:	68ba      	ldr	r2, [r7, #8]
 800706a:	4313      	orrs	r3, r2
 800706c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	68ba      	ldr	r2, [r7, #8]
 8007074:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	68fa      	ldr	r2, [r7, #12]
 800707c:	621a      	str	r2, [r3, #32]
      break;
 800707e:	e017      	b.n	80070b0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800708c:	461a      	mov	r2, r3
 800708e:	f000 f817 	bl	80070c0 <TIM_TI1_ConfigInputStage>
      break;
 8007092:	e00d      	b.n	80070b0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80070a0:	461a      	mov	r2, r3
 80070a2:	f000 f83c 	bl	800711e <TIM_TI2_ConfigInputStage>
      break;
 80070a6:	e003      	b.n	80070b0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80070a8:	2301      	movs	r3, #1
 80070aa:	75fb      	strb	r3, [r7, #23]
      break;
 80070ac:	e000      	b.n	80070b0 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80070ae:	bf00      	nop
  }

  return status;
 80070b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	3718      	adds	r7, #24
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}
 80070ba:	bf00      	nop
 80070bc:	fffefff8 	.word	0xfffefff8

080070c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b087      	sub	sp, #28
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	60f8      	str	r0, [r7, #12]
 80070c8:	60b9      	str	r1, [r7, #8]
 80070ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	6a1b      	ldr	r3, [r3, #32]
 80070d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	6a1b      	ldr	r3, [r3, #32]
 80070d6:	f023 0201 	bic.w	r2, r3, #1
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	699b      	ldr	r3, [r3, #24]
 80070e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80070ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	011b      	lsls	r3, r3, #4
 80070f0:	693a      	ldr	r2, [r7, #16]
 80070f2:	4313      	orrs	r3, r2
 80070f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	f023 030a 	bic.w	r3, r3, #10
 80070fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070fe:	697a      	ldr	r2, [r7, #20]
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	4313      	orrs	r3, r2
 8007104:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	693a      	ldr	r2, [r7, #16]
 800710a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	697a      	ldr	r2, [r7, #20]
 8007110:	621a      	str	r2, [r3, #32]
}
 8007112:	bf00      	nop
 8007114:	371c      	adds	r7, #28
 8007116:	46bd      	mov	sp, r7
 8007118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711c:	4770      	bx	lr

0800711e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800711e:	b480      	push	{r7}
 8007120:	b087      	sub	sp, #28
 8007122:	af00      	add	r7, sp, #0
 8007124:	60f8      	str	r0, [r7, #12]
 8007126:	60b9      	str	r1, [r7, #8]
 8007128:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	6a1b      	ldr	r3, [r3, #32]
 800712e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6a1b      	ldr	r3, [r3, #32]
 8007134:	f023 0210 	bic.w	r2, r3, #16
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	699b      	ldr	r3, [r3, #24]
 8007140:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007148:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	031b      	lsls	r3, r3, #12
 800714e:	693a      	ldr	r2, [r7, #16]
 8007150:	4313      	orrs	r3, r2
 8007152:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800715a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	011b      	lsls	r3, r3, #4
 8007160:	697a      	ldr	r2, [r7, #20]
 8007162:	4313      	orrs	r3, r2
 8007164:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	693a      	ldr	r2, [r7, #16]
 800716a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	697a      	ldr	r2, [r7, #20]
 8007170:	621a      	str	r2, [r3, #32]
}
 8007172:	bf00      	nop
 8007174:	371c      	adds	r7, #28
 8007176:	46bd      	mov	sp, r7
 8007178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717c:	4770      	bx	lr

0800717e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800717e:	b480      	push	{r7}
 8007180:	b087      	sub	sp, #28
 8007182:	af00      	add	r7, sp, #0
 8007184:	60f8      	str	r0, [r7, #12]
 8007186:	60b9      	str	r1, [r7, #8]
 8007188:	607a      	str	r2, [r7, #4]
 800718a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007198:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	021a      	lsls	r2, r3, #8
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	431a      	orrs	r2, r3
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	4313      	orrs	r3, r2
 80071a6:	697a      	ldr	r2, [r7, #20]
 80071a8:	4313      	orrs	r3, r2
 80071aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	697a      	ldr	r2, [r7, #20]
 80071b0:	609a      	str	r2, [r3, #8]
}
 80071b2:	bf00      	nop
 80071b4:	371c      	adds	r7, #28
 80071b6:	46bd      	mov	sp, r7
 80071b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071bc:	4770      	bx	lr

080071be <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80071be:	b480      	push	{r7}
 80071c0:	b087      	sub	sp, #28
 80071c2:	af00      	add	r7, sp, #0
 80071c4:	60f8      	str	r0, [r7, #12]
 80071c6:	60b9      	str	r1, [r7, #8]
 80071c8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80071ca:	68bb      	ldr	r3, [r7, #8]
 80071cc:	f003 031f 	and.w	r3, r3, #31
 80071d0:	2201      	movs	r2, #1
 80071d2:	fa02 f303 	lsl.w	r3, r2, r3
 80071d6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	6a1a      	ldr	r2, [r3, #32]
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	43db      	mvns	r3, r3
 80071e0:	401a      	ands	r2, r3
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	6a1a      	ldr	r2, [r3, #32]
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	f003 031f 	and.w	r3, r3, #31
 80071f0:	6879      	ldr	r1, [r7, #4]
 80071f2:	fa01 f303 	lsl.w	r3, r1, r3
 80071f6:	431a      	orrs	r2, r3
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	621a      	str	r2, [r3, #32]
}
 80071fc:	bf00      	nop
 80071fe:	371c      	adds	r7, #28
 8007200:	46bd      	mov	sp, r7
 8007202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007206:	4770      	bx	lr

08007208 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007208:	b480      	push	{r7}
 800720a:	b085      	sub	sp, #20
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007218:	2b01      	cmp	r3, #1
 800721a:	d101      	bne.n	8007220 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800721c:	2302      	movs	r3, #2
 800721e:	e06d      	b.n	80072fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2202      	movs	r2, #2
 800722c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	689b      	ldr	r3, [r3, #8]
 800723e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a30      	ldr	r2, [pc, #192]	@ (8007308 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d004      	beq.n	8007254 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a2f      	ldr	r2, [pc, #188]	@ (800730c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d108      	bne.n	8007266 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800725a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	68fa      	ldr	r2, [r7, #12]
 8007262:	4313      	orrs	r3, r2
 8007264:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800726c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	68fa      	ldr	r2, [r7, #12]
 8007274:	4313      	orrs	r3, r2
 8007276:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	68fa      	ldr	r2, [r7, #12]
 800727e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4a20      	ldr	r2, [pc, #128]	@ (8007308 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d022      	beq.n	80072d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007292:	d01d      	beq.n	80072d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a1d      	ldr	r2, [pc, #116]	@ (8007310 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d018      	beq.n	80072d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a1c      	ldr	r2, [pc, #112]	@ (8007314 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d013      	beq.n	80072d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a1a      	ldr	r2, [pc, #104]	@ (8007318 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d00e      	beq.n	80072d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a15      	ldr	r2, [pc, #84]	@ (800730c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d009      	beq.n	80072d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a16      	ldr	r2, [pc, #88]	@ (800731c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d004      	beq.n	80072d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a15      	ldr	r2, [pc, #84]	@ (8007320 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d10c      	bne.n	80072ea <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	68ba      	ldr	r2, [r7, #8]
 80072de:	4313      	orrs	r3, r2
 80072e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	68ba      	ldr	r2, [r7, #8]
 80072e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2201      	movs	r2, #1
 80072ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80072fa:	2300      	movs	r3, #0
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3714      	adds	r7, #20
 8007300:	46bd      	mov	sp, r7
 8007302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007306:	4770      	bx	lr
 8007308:	40010000 	.word	0x40010000
 800730c:	40010400 	.word	0x40010400
 8007310:	40000400 	.word	0x40000400
 8007314:	40000800 	.word	0x40000800
 8007318:	40000c00 	.word	0x40000c00
 800731c:	40014000 	.word	0x40014000
 8007320:	40001800 	.word	0x40001800

08007324 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007324:	b480      	push	{r7}
 8007326:	b085      	sub	sp, #20
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
 800732c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800732e:	2300      	movs	r3, #0
 8007330:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007338:	2b01      	cmp	r3, #1
 800733a:	d101      	bne.n	8007340 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800733c:	2302      	movs	r3, #2
 800733e:	e065      	b.n	800740c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2201      	movs	r2, #1
 8007344:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	68db      	ldr	r3, [r3, #12]
 8007352:	4313      	orrs	r3, r2
 8007354:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	689b      	ldr	r3, [r3, #8]
 8007360:	4313      	orrs	r3, r2
 8007362:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	4313      	orrs	r3, r2
 8007370:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4313      	orrs	r3, r2
 800737e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	691b      	ldr	r3, [r3, #16]
 800738a:	4313      	orrs	r3, r2
 800738c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	695b      	ldr	r3, [r3, #20]
 8007398:	4313      	orrs	r3, r2
 800739a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073a6:	4313      	orrs	r3, r2
 80073a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	699b      	ldr	r3, [r3, #24]
 80073b4:	041b      	lsls	r3, r3, #16
 80073b6:	4313      	orrs	r3, r2
 80073b8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a16      	ldr	r2, [pc, #88]	@ (8007418 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d004      	beq.n	80073ce <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a14      	ldr	r2, [pc, #80]	@ (800741c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d115      	bne.n	80073fa <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073d8:	051b      	lsls	r3, r3, #20
 80073da:	4313      	orrs	r3, r2
 80073dc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	69db      	ldr	r3, [r3, #28]
 80073e8:	4313      	orrs	r3, r2
 80073ea:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	6a1b      	ldr	r3, [r3, #32]
 80073f6:	4313      	orrs	r3, r2
 80073f8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	68fa      	ldr	r2, [r7, #12]
 8007400:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800740a:	2300      	movs	r3, #0
}
 800740c:	4618      	mov	r0, r3
 800740e:	3714      	adds	r7, #20
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr
 8007418:	40010000 	.word	0x40010000
 800741c:	40010400 	.word	0x40010400

08007420 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007428:	bf00      	nop
 800742a:	370c      	adds	r7, #12
 800742c:	46bd      	mov	sp, r7
 800742e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007432:	4770      	bx	lr

08007434 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007434:	b480      	push	{r7}
 8007436:	b083      	sub	sp, #12
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800743c:	bf00      	nop
 800743e:	370c      	adds	r7, #12
 8007440:	46bd      	mov	sp, r7
 8007442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007446:	4770      	bx	lr

08007448 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007448:	b480      	push	{r7}
 800744a:	b083      	sub	sp, #12
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007450:	bf00      	nop
 8007452:	370c      	adds	r7, #12
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr

0800745c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b082      	sub	sp, #8
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d101      	bne.n	800746e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	e040      	b.n	80074f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007472:	2b00      	cmp	r3, #0
 8007474:	d106      	bne.n	8007484 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f7fb f870 	bl	8002564 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2224      	movs	r2, #36	@ 0x24
 8007488:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	681a      	ldr	r2, [r3, #0]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f022 0201 	bic.w	r2, r2, #1
 8007498:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d002      	beq.n	80074a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f000 fe8c 	bl	80081c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	f000 fc25 	bl	8007cf8 <UART_SetConfig>
 80074ae:	4603      	mov	r3, r0
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d101      	bne.n	80074b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80074b4:	2301      	movs	r3, #1
 80074b6:	e01b      	b.n	80074f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	685a      	ldr	r2, [r3, #4]
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80074c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	689a      	ldr	r2, [r3, #8]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80074d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	681a      	ldr	r2, [r3, #0]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f042 0201 	orr.w	r2, r2, #1
 80074e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 ff0b 	bl	8008304 <UART_CheckIdleState>
 80074ee:	4603      	mov	r3, r0
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3708      	adds	r7, #8
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b08a      	sub	sp, #40	@ 0x28
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	60f8      	str	r0, [r7, #12]
 8007500:	60b9      	str	r1, [r7, #8]
 8007502:	4613      	mov	r3, r2
 8007504:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800750a:	2b20      	cmp	r3, #32
 800750c:	d165      	bne.n	80075da <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d002      	beq.n	800751a <HAL_UART_Transmit_DMA+0x22>
 8007514:	88fb      	ldrh	r3, [r7, #6]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d101      	bne.n	800751e <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800751a:	2301      	movs	r3, #1
 800751c:	e05e      	b.n	80075dc <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	68ba      	ldr	r2, [r7, #8]
 8007522:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	88fa      	ldrh	r2, [r7, #6]
 8007528:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	88fa      	ldrh	r2, [r7, #6]
 8007530:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2200      	movs	r2, #0
 8007538:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2221      	movs	r2, #33	@ 0x21
 8007540:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007546:	2b00      	cmp	r3, #0
 8007548:	d027      	beq.n	800759a <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800754e:	4a25      	ldr	r2, [pc, #148]	@ (80075e4 <HAL_UART_Transmit_DMA+0xec>)
 8007550:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007556:	4a24      	ldr	r2, [pc, #144]	@ (80075e8 <HAL_UART_Transmit_DMA+0xf0>)
 8007558:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800755e:	4a23      	ldr	r2, [pc, #140]	@ (80075ec <HAL_UART_Transmit_DMA+0xf4>)
 8007560:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007566:	2200      	movs	r2, #0
 8007568:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007572:	4619      	mov	r1, r3
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	3328      	adds	r3, #40	@ 0x28
 800757a:	461a      	mov	r2, r3
 800757c:	88fb      	ldrh	r3, [r7, #6]
 800757e:	f7fb fbdb 	bl	8002d38 <HAL_DMA_Start_IT>
 8007582:	4603      	mov	r3, r0
 8007584:	2b00      	cmp	r3, #0
 8007586:	d008      	beq.n	800759a <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	2210      	movs	r2, #16
 800758c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	2220      	movs	r2, #32
 8007594:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	e020      	b.n	80075dc <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	2240      	movs	r2, #64	@ 0x40
 80075a0:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	3308      	adds	r3, #8
 80075a8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	e853 3f00 	ldrex	r3, [r3]
 80075b0:	613b      	str	r3, [r7, #16]
   return(result);
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	3308      	adds	r3, #8
 80075c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075c2:	623a      	str	r2, [r7, #32]
 80075c4:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075c6:	69f9      	ldr	r1, [r7, #28]
 80075c8:	6a3a      	ldr	r2, [r7, #32]
 80075ca:	e841 2300 	strex	r3, r2, [r1]
 80075ce:	61bb      	str	r3, [r7, #24]
   return(result);
 80075d0:	69bb      	ldr	r3, [r7, #24]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d1e5      	bne.n	80075a2 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 80075d6:	2300      	movs	r3, #0
 80075d8:	e000      	b.n	80075dc <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 80075da:	2302      	movs	r3, #2
  }
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3728      	adds	r7, #40	@ 0x28
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}
 80075e4:	08008785 	.word	0x08008785
 80075e8:	0800881b 	.word	0x0800881b
 80075ec:	08008a07 	.word	0x08008a07

080075f0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b08a      	sub	sp, #40	@ 0x28
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	60f8      	str	r0, [r7, #12]
 80075f8:	60b9      	str	r1, [r7, #8]
 80075fa:	4613      	mov	r3, r2
 80075fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007604:	2b20      	cmp	r3, #32
 8007606:	d132      	bne.n	800766e <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d002      	beq.n	8007614 <HAL_UART_Receive_DMA+0x24>
 800760e:	88fb      	ldrh	r3, [r7, #6]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d101      	bne.n	8007618 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	e02b      	b.n	8007670 <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2200      	movs	r2, #0
 800761c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007628:	2b00      	cmp	r3, #0
 800762a:	d018      	beq.n	800765e <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	e853 3f00 	ldrex	r3, [r3]
 8007638:	613b      	str	r3, [r7, #16]
   return(result);
 800763a:	693b      	ldr	r3, [r7, #16]
 800763c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007640:	627b      	str	r3, [r7, #36]	@ 0x24
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	461a      	mov	r2, r3
 8007648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800764a:	623b      	str	r3, [r7, #32]
 800764c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800764e:	69f9      	ldr	r1, [r7, #28]
 8007650:	6a3a      	ldr	r2, [r7, #32]
 8007652:	e841 2300 	strex	r3, r2, [r1]
 8007656:	61bb      	str	r3, [r7, #24]
   return(result);
 8007658:	69bb      	ldr	r3, [r7, #24]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d1e6      	bne.n	800762c <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800765e:	88fb      	ldrh	r3, [r7, #6]
 8007660:	461a      	mov	r2, r3
 8007662:	68b9      	ldr	r1, [r7, #8]
 8007664:	68f8      	ldr	r0, [r7, #12]
 8007666:	f000 ff63 	bl	8008530 <UART_Start_Receive_DMA>
 800766a:	4603      	mov	r3, r0
 800766c:	e000      	b.n	8007670 <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800766e:	2302      	movs	r3, #2
  }
}
 8007670:	4618      	mov	r0, r3
 8007672:	3728      	adds	r7, #40	@ 0x28
 8007674:	46bd      	mov	sp, r7
 8007676:	bd80      	pop	{r7, pc}

08007678 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b0ba      	sub	sp, #232	@ 0xe8
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	69db      	ldr	r3, [r3, #28]
 8007686:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800769e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80076a2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80076a6:	4013      	ands	r3, r2
 80076a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80076ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d115      	bne.n	80076e0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80076b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076b8:	f003 0320 	and.w	r3, r3, #32
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d00f      	beq.n	80076e0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80076c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076c4:	f003 0320 	and.w	r3, r3, #32
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d009      	beq.n	80076e0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	f000 82c6 	beq.w	8007c62 <HAL_UART_IRQHandler+0x5ea>
      {
        huart->RxISR(huart);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	4798      	blx	r3
      }
      return;
 80076de:	e2c0      	b.n	8007c62 <HAL_UART_IRQHandler+0x5ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80076e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	f000 8117 	beq.w	8007918 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80076ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80076ee:	f003 0301 	and.w	r3, r3, #1
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d106      	bne.n	8007704 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80076f6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80076fa:	4b85      	ldr	r3, [pc, #532]	@ (8007910 <HAL_UART_IRQHandler+0x298>)
 80076fc:	4013      	ands	r3, r2
 80076fe:	2b00      	cmp	r3, #0
 8007700:	f000 810a 	beq.w	8007918 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007704:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007708:	f003 0301 	and.w	r3, r3, #1
 800770c:	2b00      	cmp	r3, #0
 800770e:	d011      	beq.n	8007734 <HAL_UART_IRQHandler+0xbc>
 8007710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007714:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007718:	2b00      	cmp	r3, #0
 800771a:	d00b      	beq.n	8007734 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	2201      	movs	r2, #1
 8007722:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800772a:	f043 0201 	orr.w	r2, r3, #1
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007738:	f003 0302 	and.w	r3, r3, #2
 800773c:	2b00      	cmp	r3, #0
 800773e:	d011      	beq.n	8007764 <HAL_UART_IRQHandler+0xec>
 8007740:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007744:	f003 0301 	and.w	r3, r3, #1
 8007748:	2b00      	cmp	r3, #0
 800774a:	d00b      	beq.n	8007764 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	2202      	movs	r2, #2
 8007752:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800775a:	f043 0204 	orr.w	r2, r3, #4
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007764:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007768:	f003 0304 	and.w	r3, r3, #4
 800776c:	2b00      	cmp	r3, #0
 800776e:	d011      	beq.n	8007794 <HAL_UART_IRQHandler+0x11c>
 8007770:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007774:	f003 0301 	and.w	r3, r3, #1
 8007778:	2b00      	cmp	r3, #0
 800777a:	d00b      	beq.n	8007794 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	2204      	movs	r2, #4
 8007782:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800778a:	f043 0202 	orr.w	r2, r3, #2
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007798:	f003 0308 	and.w	r3, r3, #8
 800779c:	2b00      	cmp	r3, #0
 800779e:	d017      	beq.n	80077d0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80077a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077a4:	f003 0320 	and.w	r3, r3, #32
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d105      	bne.n	80077b8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80077ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077b0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d00b      	beq.n	80077d0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	2208      	movs	r2, #8
 80077be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077c6:	f043 0208 	orr.w	r2, r3, #8
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80077d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d012      	beq.n	8007802 <HAL_UART_IRQHandler+0x18a>
 80077dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d00c      	beq.n	8007802 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80077f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077f8:	f043 0220 	orr.w	r2, r3, #32
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007808:	2b00      	cmp	r3, #0
 800780a:	f000 822c 	beq.w	8007c66 <HAL_UART_IRQHandler+0x5ee>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800780e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007812:	f003 0320 	and.w	r3, r3, #32
 8007816:	2b00      	cmp	r3, #0
 8007818:	d00d      	beq.n	8007836 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800781a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800781e:	f003 0320 	and.w	r3, r3, #32
 8007822:	2b00      	cmp	r3, #0
 8007824:	d007      	beq.n	8007836 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800782a:	2b00      	cmp	r3, #0
 800782c:	d003      	beq.n	8007836 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800783c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	689b      	ldr	r3, [r3, #8]
 8007846:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800784a:	2b40      	cmp	r3, #64	@ 0x40
 800784c:	d005      	beq.n	800785a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800784e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007852:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007856:	2b00      	cmp	r3, #0
 8007858:	d04f      	beq.n	80078fa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f000 ff2e 	bl	80086bc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	689b      	ldr	r3, [r3, #8]
 8007866:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800786a:	2b40      	cmp	r3, #64	@ 0x40
 800786c:	d141      	bne.n	80078f2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	3308      	adds	r3, #8
 8007874:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007878:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800787c:	e853 3f00 	ldrex	r3, [r3]
 8007880:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007884:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007888:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800788c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	3308      	adds	r3, #8
 8007896:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800789a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800789e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80078a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80078aa:	e841 2300 	strex	r3, r2, [r1]
 80078ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80078b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d1d9      	bne.n	800786e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d013      	beq.n	80078ea <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078c6:	4a13      	ldr	r2, [pc, #76]	@ (8007914 <HAL_UART_IRQHandler+0x29c>)
 80078c8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078ce:	4618      	mov	r0, r3
 80078d0:	f7fb fb02 	bl	8002ed8 <HAL_DMA_Abort_IT>
 80078d4:	4603      	mov	r3, r0
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d017      	beq.n	800790a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078e0:	687a      	ldr	r2, [r7, #4]
 80078e2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80078e4:	4610      	mov	r0, r2
 80078e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078e8:	e00f      	b.n	800790a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 f9e4 	bl	8007cb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078f0:	e00b      	b.n	800790a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f000 f9e0 	bl	8007cb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078f8:	e007      	b.n	800790a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f000 f9dc 	bl	8007cb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007908:	e1ad      	b.n	8007c66 <HAL_UART_IRQHandler+0x5ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800790a:	bf00      	nop
    return;
 800790c:	e1ab      	b.n	8007c66 <HAL_UART_IRQHandler+0x5ee>
 800790e:	bf00      	nop
 8007910:	04000120 	.word	0x04000120
 8007914:	08008a85 	.word	0x08008a85

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800791c:	2b01      	cmp	r3, #1
 800791e:	f040 8166 	bne.w	8007bee <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007926:	f003 0310 	and.w	r3, r3, #16
 800792a:	2b00      	cmp	r3, #0
 800792c:	f000 815f 	beq.w	8007bee <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007930:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007934:	f003 0310 	and.w	r3, r3, #16
 8007938:	2b00      	cmp	r3, #0
 800793a:	f000 8158 	beq.w	8007bee <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	2210      	movs	r2, #16
 8007944:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007950:	2b40      	cmp	r3, #64	@ 0x40
 8007952:	f040 80d0 	bne.w	8007af6 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007962:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007966:	2b00      	cmp	r3, #0
 8007968:	f000 80ab 	beq.w	8007ac2 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007972:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007976:	429a      	cmp	r2, r3
 8007978:	f080 80a3 	bcs.w	8007ac2 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007982:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800798a:	69db      	ldr	r3, [r3, #28]
 800798c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007990:	f000 8086 	beq.w	8007aa0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800799c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80079a0:	e853 3f00 	ldrex	r3, [r3]
 80079a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80079a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80079ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80079b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	461a      	mov	r2, r3
 80079ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80079be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80079c2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80079ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80079ce:	e841 2300 	strex	r3, r2, [r1]
 80079d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80079d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d1da      	bne.n	8007994 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	3308      	adds	r3, #8
 80079e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80079e8:	e853 3f00 	ldrex	r3, [r3]
 80079ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80079ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80079f0:	f023 0301 	bic.w	r3, r3, #1
 80079f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	3308      	adds	r3, #8
 80079fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007a02:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007a06:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a08:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007a0a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007a0e:	e841 2300 	strex	r3, r2, [r1]
 8007a12:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007a14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d1e1      	bne.n	80079de <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	3308      	adds	r3, #8
 8007a20:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a22:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a24:	e853 3f00 	ldrex	r3, [r3]
 8007a28:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007a2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	3308      	adds	r3, #8
 8007a3a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007a3e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007a40:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a42:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007a44:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007a46:	e841 2300 	strex	r3, r2, [r1]
 8007a4a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007a4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d1e3      	bne.n	8007a1a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2220      	movs	r2, #32
 8007a56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a68:	e853 3f00 	ldrex	r3, [r3]
 8007a6c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007a6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a70:	f023 0310 	bic.w	r3, r3, #16
 8007a74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	461a      	mov	r2, r3
 8007a7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a82:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007a84:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a86:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007a88:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007a8a:	e841 2300 	strex	r3, r2, [r1]
 8007a8e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007a90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d1e4      	bne.n	8007a60 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f7fb f9ac 	bl	8002df8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2202      	movs	r2, #2
 8007aa4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007ab2:	b29b      	uxth	r3, r3
 8007ab4:	1ad3      	subs	r3, r2, r3
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	4619      	mov	r1, r3
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	f000 f906 	bl	8007ccc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007ac0:	e0d3      	b.n	8007c6a <HAL_UART_IRQHandler+0x5f2>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007ac8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007acc:	429a      	cmp	r2, r3
 8007ace:	f040 80cc 	bne.w	8007c6a <HAL_UART_IRQHandler+0x5f2>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ad6:	69db      	ldr	r3, [r3, #28]
 8007ad8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007adc:	f040 80c5 	bne.w	8007c6a <HAL_UART_IRQHandler+0x5f2>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2202      	movs	r2, #2
 8007ae4:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007aec:	4619      	mov	r1, r3
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f000 f8ec 	bl	8007ccc <HAL_UARTEx_RxEventCallback>
      return;
 8007af4:	e0b9      	b.n	8007c6a <HAL_UART_IRQHandler+0x5f2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007b02:	b29b      	uxth	r3, r3
 8007b04:	1ad3      	subs	r3, r2, r3
 8007b06:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	f000 80ab 	beq.w	8007c6e <HAL_UART_IRQHandler+0x5f6>
          && (nb_rx_data > 0U))
 8007b18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	f000 80a6 	beq.w	8007c6e <HAL_UART_IRQHandler+0x5f6>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b2a:	e853 3f00 	ldrex	r3, [r3]
 8007b2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007b30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	461a      	mov	r2, r3
 8007b40:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007b44:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007b4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b4c:	e841 2300 	strex	r3, r2, [r1]
 8007b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d1e4      	bne.n	8007b22 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	3308      	adds	r3, #8
 8007b5e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b62:	e853 3f00 	ldrex	r3, [r3]
 8007b66:	623b      	str	r3, [r7, #32]
   return(result);
 8007b68:	6a3b      	ldr	r3, [r7, #32]
 8007b6a:	f023 0301 	bic.w	r3, r3, #1
 8007b6e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	3308      	adds	r3, #8
 8007b78:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007b7c:	633a      	str	r2, [r7, #48]	@ 0x30
 8007b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b80:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b84:	e841 2300 	strex	r3, r2, [r1]
 8007b88:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d1e3      	bne.n	8007b58 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2220      	movs	r2, #32
 8007b94:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	e853 3f00 	ldrex	r3, [r3]
 8007bb0:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	f023 0310 	bic.w	r3, r3, #16
 8007bb8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	461a      	mov	r2, r3
 8007bc2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007bc6:	61fb      	str	r3, [r7, #28]
 8007bc8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bca:	69b9      	ldr	r1, [r7, #24]
 8007bcc:	69fa      	ldr	r2, [r7, #28]
 8007bce:	e841 2300 	strex	r3, r2, [r1]
 8007bd2:	617b      	str	r3, [r7, #20]
   return(result);
 8007bd4:	697b      	ldr	r3, [r7, #20]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d1e4      	bne.n	8007ba4 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2202      	movs	r2, #2
 8007bde:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007be0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007be4:	4619      	mov	r1, r3
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f000 f870 	bl	8007ccc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007bec:	e03f      	b.n	8007c6e <HAL_UART_IRQHandler+0x5f6>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007bee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bf2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d00e      	beq.n	8007c18 <HAL_UART_IRQHandler+0x5a0>
 8007bfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007bfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d008      	beq.n	8007c18 <HAL_UART_IRQHandler+0x5a0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007c0e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007c10:	6878      	ldr	r0, [r7, #4]
 8007c12:	f000 f867 	bl	8007ce4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007c16:	e02d      	b.n	8007c74 <HAL_UART_IRQHandler+0x5fc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007c18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d00e      	beq.n	8007c42 <HAL_UART_IRQHandler+0x5ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007c24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d008      	beq.n	8007c42 <HAL_UART_IRQHandler+0x5ca>
  {
    if (huart->TxISR != NULL)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d01c      	beq.n	8007c72 <HAL_UART_IRQHandler+0x5fa>
    {
      huart->TxISR(huart);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	4798      	blx	r3
    }
    return;
 8007c40:	e017      	b.n	8007c72 <HAL_UART_IRQHandler+0x5fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007c42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d012      	beq.n	8007c74 <HAL_UART_IRQHandler+0x5fc>
 8007c4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d00c      	beq.n	8007c74 <HAL_UART_IRQHandler+0x5fc>
  {
    UART_EndTransmit_IT(huart);
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f000 ff24 	bl	8008aa8 <UART_EndTransmit_IT>
    return;
 8007c60:	e008      	b.n	8007c74 <HAL_UART_IRQHandler+0x5fc>
      return;
 8007c62:	bf00      	nop
 8007c64:	e006      	b.n	8007c74 <HAL_UART_IRQHandler+0x5fc>
    return;
 8007c66:	bf00      	nop
 8007c68:	e004      	b.n	8007c74 <HAL_UART_IRQHandler+0x5fc>
      return;
 8007c6a:	bf00      	nop
 8007c6c:	e002      	b.n	8007c74 <HAL_UART_IRQHandler+0x5fc>
      return;
 8007c6e:	bf00      	nop
 8007c70:	e000      	b.n	8007c74 <HAL_UART_IRQHandler+0x5fc>
    return;
 8007c72:	bf00      	nop
  }

}
 8007c74:	37e8      	adds	r7, #232	@ 0xe8
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}
 8007c7a:	bf00      	nop

08007c7c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b083      	sub	sp, #12
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007c84:	bf00      	nop
 8007c86:	370c      	adds	r7, #12
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8e:	4770      	bx	lr

08007c90 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b083      	sub	sp, #12
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007c98:	bf00      	nop
 8007c9a:	370c      	adds	r7, #12
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr

08007ca4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b083      	sub	sp, #12
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007cac:	bf00      	nop
 8007cae:	370c      	adds	r7, #12
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb6:	4770      	bx	lr

08007cb8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007cc0:	bf00      	nop
 8007cc2:	370c      	adds	r7, #12
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cca:	4770      	bx	lr

08007ccc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
 8007cd4:	460b      	mov	r3, r1
 8007cd6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007cd8:	bf00      	nop
 8007cda:	370c      	adds	r7, #12
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce2:	4770      	bx	lr

08007ce4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b083      	sub	sp, #12
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007cec:	bf00      	nop
 8007cee:	370c      	adds	r7, #12
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf6:	4770      	bx	lr

08007cf8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b088      	sub	sp, #32
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d00:	2300      	movs	r3, #0
 8007d02:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	689a      	ldr	r2, [r3, #8]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	691b      	ldr	r3, [r3, #16]
 8007d0c:	431a      	orrs	r2, r3
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	695b      	ldr	r3, [r3, #20]
 8007d12:	431a      	orrs	r2, r3
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	69db      	ldr	r3, [r3, #28]
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	4ba6      	ldr	r3, [pc, #664]	@ (8007fbc <UART_SetConfig+0x2c4>)
 8007d24:	4013      	ands	r3, r2
 8007d26:	687a      	ldr	r2, [r7, #4]
 8007d28:	6812      	ldr	r2, [r2, #0]
 8007d2a:	6979      	ldr	r1, [r7, #20]
 8007d2c:	430b      	orrs	r3, r1
 8007d2e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	68da      	ldr	r2, [r3, #12]
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	430a      	orrs	r2, r1
 8007d44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	699b      	ldr	r3, [r3, #24]
 8007d4a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6a1b      	ldr	r3, [r3, #32]
 8007d50:	697a      	ldr	r2, [r7, #20]
 8007d52:	4313      	orrs	r3, r2
 8007d54:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	697a      	ldr	r2, [r7, #20]
 8007d66:	430a      	orrs	r2, r1
 8007d68:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a94      	ldr	r2, [pc, #592]	@ (8007fc0 <UART_SetConfig+0x2c8>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d120      	bne.n	8007db6 <UART_SetConfig+0xbe>
 8007d74:	4b93      	ldr	r3, [pc, #588]	@ (8007fc4 <UART_SetConfig+0x2cc>)
 8007d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d7a:	f003 0303 	and.w	r3, r3, #3
 8007d7e:	2b03      	cmp	r3, #3
 8007d80:	d816      	bhi.n	8007db0 <UART_SetConfig+0xb8>
 8007d82:	a201      	add	r2, pc, #4	@ (adr r2, 8007d88 <UART_SetConfig+0x90>)
 8007d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d88:	08007d99 	.word	0x08007d99
 8007d8c:	08007da5 	.word	0x08007da5
 8007d90:	08007d9f 	.word	0x08007d9f
 8007d94:	08007dab 	.word	0x08007dab
 8007d98:	2301      	movs	r3, #1
 8007d9a:	77fb      	strb	r3, [r7, #31]
 8007d9c:	e150      	b.n	8008040 <UART_SetConfig+0x348>
 8007d9e:	2302      	movs	r3, #2
 8007da0:	77fb      	strb	r3, [r7, #31]
 8007da2:	e14d      	b.n	8008040 <UART_SetConfig+0x348>
 8007da4:	2304      	movs	r3, #4
 8007da6:	77fb      	strb	r3, [r7, #31]
 8007da8:	e14a      	b.n	8008040 <UART_SetConfig+0x348>
 8007daa:	2308      	movs	r3, #8
 8007dac:	77fb      	strb	r3, [r7, #31]
 8007dae:	e147      	b.n	8008040 <UART_SetConfig+0x348>
 8007db0:	2310      	movs	r3, #16
 8007db2:	77fb      	strb	r3, [r7, #31]
 8007db4:	e144      	b.n	8008040 <UART_SetConfig+0x348>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a83      	ldr	r2, [pc, #524]	@ (8007fc8 <UART_SetConfig+0x2d0>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d132      	bne.n	8007e26 <UART_SetConfig+0x12e>
 8007dc0:	4b80      	ldr	r3, [pc, #512]	@ (8007fc4 <UART_SetConfig+0x2cc>)
 8007dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dc6:	f003 030c 	and.w	r3, r3, #12
 8007dca:	2b0c      	cmp	r3, #12
 8007dcc:	d828      	bhi.n	8007e20 <UART_SetConfig+0x128>
 8007dce:	a201      	add	r2, pc, #4	@ (adr r2, 8007dd4 <UART_SetConfig+0xdc>)
 8007dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dd4:	08007e09 	.word	0x08007e09
 8007dd8:	08007e21 	.word	0x08007e21
 8007ddc:	08007e21 	.word	0x08007e21
 8007de0:	08007e21 	.word	0x08007e21
 8007de4:	08007e15 	.word	0x08007e15
 8007de8:	08007e21 	.word	0x08007e21
 8007dec:	08007e21 	.word	0x08007e21
 8007df0:	08007e21 	.word	0x08007e21
 8007df4:	08007e0f 	.word	0x08007e0f
 8007df8:	08007e21 	.word	0x08007e21
 8007dfc:	08007e21 	.word	0x08007e21
 8007e00:	08007e21 	.word	0x08007e21
 8007e04:	08007e1b 	.word	0x08007e1b
 8007e08:	2300      	movs	r3, #0
 8007e0a:	77fb      	strb	r3, [r7, #31]
 8007e0c:	e118      	b.n	8008040 <UART_SetConfig+0x348>
 8007e0e:	2302      	movs	r3, #2
 8007e10:	77fb      	strb	r3, [r7, #31]
 8007e12:	e115      	b.n	8008040 <UART_SetConfig+0x348>
 8007e14:	2304      	movs	r3, #4
 8007e16:	77fb      	strb	r3, [r7, #31]
 8007e18:	e112      	b.n	8008040 <UART_SetConfig+0x348>
 8007e1a:	2308      	movs	r3, #8
 8007e1c:	77fb      	strb	r3, [r7, #31]
 8007e1e:	e10f      	b.n	8008040 <UART_SetConfig+0x348>
 8007e20:	2310      	movs	r3, #16
 8007e22:	77fb      	strb	r3, [r7, #31]
 8007e24:	e10c      	b.n	8008040 <UART_SetConfig+0x348>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a68      	ldr	r2, [pc, #416]	@ (8007fcc <UART_SetConfig+0x2d4>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d120      	bne.n	8007e72 <UART_SetConfig+0x17a>
 8007e30:	4b64      	ldr	r3, [pc, #400]	@ (8007fc4 <UART_SetConfig+0x2cc>)
 8007e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e36:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007e3a:	2b30      	cmp	r3, #48	@ 0x30
 8007e3c:	d013      	beq.n	8007e66 <UART_SetConfig+0x16e>
 8007e3e:	2b30      	cmp	r3, #48	@ 0x30
 8007e40:	d814      	bhi.n	8007e6c <UART_SetConfig+0x174>
 8007e42:	2b20      	cmp	r3, #32
 8007e44:	d009      	beq.n	8007e5a <UART_SetConfig+0x162>
 8007e46:	2b20      	cmp	r3, #32
 8007e48:	d810      	bhi.n	8007e6c <UART_SetConfig+0x174>
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d002      	beq.n	8007e54 <UART_SetConfig+0x15c>
 8007e4e:	2b10      	cmp	r3, #16
 8007e50:	d006      	beq.n	8007e60 <UART_SetConfig+0x168>
 8007e52:	e00b      	b.n	8007e6c <UART_SetConfig+0x174>
 8007e54:	2300      	movs	r3, #0
 8007e56:	77fb      	strb	r3, [r7, #31]
 8007e58:	e0f2      	b.n	8008040 <UART_SetConfig+0x348>
 8007e5a:	2302      	movs	r3, #2
 8007e5c:	77fb      	strb	r3, [r7, #31]
 8007e5e:	e0ef      	b.n	8008040 <UART_SetConfig+0x348>
 8007e60:	2304      	movs	r3, #4
 8007e62:	77fb      	strb	r3, [r7, #31]
 8007e64:	e0ec      	b.n	8008040 <UART_SetConfig+0x348>
 8007e66:	2308      	movs	r3, #8
 8007e68:	77fb      	strb	r3, [r7, #31]
 8007e6a:	e0e9      	b.n	8008040 <UART_SetConfig+0x348>
 8007e6c:	2310      	movs	r3, #16
 8007e6e:	77fb      	strb	r3, [r7, #31]
 8007e70:	e0e6      	b.n	8008040 <UART_SetConfig+0x348>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a56      	ldr	r2, [pc, #344]	@ (8007fd0 <UART_SetConfig+0x2d8>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d120      	bne.n	8007ebe <UART_SetConfig+0x1c6>
 8007e7c:	4b51      	ldr	r3, [pc, #324]	@ (8007fc4 <UART_SetConfig+0x2cc>)
 8007e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e82:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007e86:	2bc0      	cmp	r3, #192	@ 0xc0
 8007e88:	d013      	beq.n	8007eb2 <UART_SetConfig+0x1ba>
 8007e8a:	2bc0      	cmp	r3, #192	@ 0xc0
 8007e8c:	d814      	bhi.n	8007eb8 <UART_SetConfig+0x1c0>
 8007e8e:	2b80      	cmp	r3, #128	@ 0x80
 8007e90:	d009      	beq.n	8007ea6 <UART_SetConfig+0x1ae>
 8007e92:	2b80      	cmp	r3, #128	@ 0x80
 8007e94:	d810      	bhi.n	8007eb8 <UART_SetConfig+0x1c0>
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d002      	beq.n	8007ea0 <UART_SetConfig+0x1a8>
 8007e9a:	2b40      	cmp	r3, #64	@ 0x40
 8007e9c:	d006      	beq.n	8007eac <UART_SetConfig+0x1b4>
 8007e9e:	e00b      	b.n	8007eb8 <UART_SetConfig+0x1c0>
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	77fb      	strb	r3, [r7, #31]
 8007ea4:	e0cc      	b.n	8008040 <UART_SetConfig+0x348>
 8007ea6:	2302      	movs	r3, #2
 8007ea8:	77fb      	strb	r3, [r7, #31]
 8007eaa:	e0c9      	b.n	8008040 <UART_SetConfig+0x348>
 8007eac:	2304      	movs	r3, #4
 8007eae:	77fb      	strb	r3, [r7, #31]
 8007eb0:	e0c6      	b.n	8008040 <UART_SetConfig+0x348>
 8007eb2:	2308      	movs	r3, #8
 8007eb4:	77fb      	strb	r3, [r7, #31]
 8007eb6:	e0c3      	b.n	8008040 <UART_SetConfig+0x348>
 8007eb8:	2310      	movs	r3, #16
 8007eba:	77fb      	strb	r3, [r7, #31]
 8007ebc:	e0c0      	b.n	8008040 <UART_SetConfig+0x348>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	4a44      	ldr	r2, [pc, #272]	@ (8007fd4 <UART_SetConfig+0x2dc>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d125      	bne.n	8007f14 <UART_SetConfig+0x21c>
 8007ec8:	4b3e      	ldr	r3, [pc, #248]	@ (8007fc4 <UART_SetConfig+0x2cc>)
 8007eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ece:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ed2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ed6:	d017      	beq.n	8007f08 <UART_SetConfig+0x210>
 8007ed8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007edc:	d817      	bhi.n	8007f0e <UART_SetConfig+0x216>
 8007ede:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ee2:	d00b      	beq.n	8007efc <UART_SetConfig+0x204>
 8007ee4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ee8:	d811      	bhi.n	8007f0e <UART_SetConfig+0x216>
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d003      	beq.n	8007ef6 <UART_SetConfig+0x1fe>
 8007eee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ef2:	d006      	beq.n	8007f02 <UART_SetConfig+0x20a>
 8007ef4:	e00b      	b.n	8007f0e <UART_SetConfig+0x216>
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	77fb      	strb	r3, [r7, #31]
 8007efa:	e0a1      	b.n	8008040 <UART_SetConfig+0x348>
 8007efc:	2302      	movs	r3, #2
 8007efe:	77fb      	strb	r3, [r7, #31]
 8007f00:	e09e      	b.n	8008040 <UART_SetConfig+0x348>
 8007f02:	2304      	movs	r3, #4
 8007f04:	77fb      	strb	r3, [r7, #31]
 8007f06:	e09b      	b.n	8008040 <UART_SetConfig+0x348>
 8007f08:	2308      	movs	r3, #8
 8007f0a:	77fb      	strb	r3, [r7, #31]
 8007f0c:	e098      	b.n	8008040 <UART_SetConfig+0x348>
 8007f0e:	2310      	movs	r3, #16
 8007f10:	77fb      	strb	r3, [r7, #31]
 8007f12:	e095      	b.n	8008040 <UART_SetConfig+0x348>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a2f      	ldr	r2, [pc, #188]	@ (8007fd8 <UART_SetConfig+0x2e0>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d125      	bne.n	8007f6a <UART_SetConfig+0x272>
 8007f1e:	4b29      	ldr	r3, [pc, #164]	@ (8007fc4 <UART_SetConfig+0x2cc>)
 8007f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f24:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007f28:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007f2c:	d017      	beq.n	8007f5e <UART_SetConfig+0x266>
 8007f2e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007f32:	d817      	bhi.n	8007f64 <UART_SetConfig+0x26c>
 8007f34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f38:	d00b      	beq.n	8007f52 <UART_SetConfig+0x25a>
 8007f3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f3e:	d811      	bhi.n	8007f64 <UART_SetConfig+0x26c>
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d003      	beq.n	8007f4c <UART_SetConfig+0x254>
 8007f44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f48:	d006      	beq.n	8007f58 <UART_SetConfig+0x260>
 8007f4a:	e00b      	b.n	8007f64 <UART_SetConfig+0x26c>
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	77fb      	strb	r3, [r7, #31]
 8007f50:	e076      	b.n	8008040 <UART_SetConfig+0x348>
 8007f52:	2302      	movs	r3, #2
 8007f54:	77fb      	strb	r3, [r7, #31]
 8007f56:	e073      	b.n	8008040 <UART_SetConfig+0x348>
 8007f58:	2304      	movs	r3, #4
 8007f5a:	77fb      	strb	r3, [r7, #31]
 8007f5c:	e070      	b.n	8008040 <UART_SetConfig+0x348>
 8007f5e:	2308      	movs	r3, #8
 8007f60:	77fb      	strb	r3, [r7, #31]
 8007f62:	e06d      	b.n	8008040 <UART_SetConfig+0x348>
 8007f64:	2310      	movs	r3, #16
 8007f66:	77fb      	strb	r3, [r7, #31]
 8007f68:	e06a      	b.n	8008040 <UART_SetConfig+0x348>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4a1b      	ldr	r2, [pc, #108]	@ (8007fdc <UART_SetConfig+0x2e4>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d138      	bne.n	8007fe6 <UART_SetConfig+0x2ee>
 8007f74:	4b13      	ldr	r3, [pc, #76]	@ (8007fc4 <UART_SetConfig+0x2cc>)
 8007f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f7a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007f7e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007f82:	d017      	beq.n	8007fb4 <UART_SetConfig+0x2bc>
 8007f84:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007f88:	d82a      	bhi.n	8007fe0 <UART_SetConfig+0x2e8>
 8007f8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f8e:	d00b      	beq.n	8007fa8 <UART_SetConfig+0x2b0>
 8007f90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f94:	d824      	bhi.n	8007fe0 <UART_SetConfig+0x2e8>
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d003      	beq.n	8007fa2 <UART_SetConfig+0x2aa>
 8007f9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f9e:	d006      	beq.n	8007fae <UART_SetConfig+0x2b6>
 8007fa0:	e01e      	b.n	8007fe0 <UART_SetConfig+0x2e8>
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	77fb      	strb	r3, [r7, #31]
 8007fa6:	e04b      	b.n	8008040 <UART_SetConfig+0x348>
 8007fa8:	2302      	movs	r3, #2
 8007faa:	77fb      	strb	r3, [r7, #31]
 8007fac:	e048      	b.n	8008040 <UART_SetConfig+0x348>
 8007fae:	2304      	movs	r3, #4
 8007fb0:	77fb      	strb	r3, [r7, #31]
 8007fb2:	e045      	b.n	8008040 <UART_SetConfig+0x348>
 8007fb4:	2308      	movs	r3, #8
 8007fb6:	77fb      	strb	r3, [r7, #31]
 8007fb8:	e042      	b.n	8008040 <UART_SetConfig+0x348>
 8007fba:	bf00      	nop
 8007fbc:	efff69f3 	.word	0xefff69f3
 8007fc0:	40011000 	.word	0x40011000
 8007fc4:	40023800 	.word	0x40023800
 8007fc8:	40004400 	.word	0x40004400
 8007fcc:	40004800 	.word	0x40004800
 8007fd0:	40004c00 	.word	0x40004c00
 8007fd4:	40005000 	.word	0x40005000
 8007fd8:	40011400 	.word	0x40011400
 8007fdc:	40007800 	.word	0x40007800
 8007fe0:	2310      	movs	r3, #16
 8007fe2:	77fb      	strb	r3, [r7, #31]
 8007fe4:	e02c      	b.n	8008040 <UART_SetConfig+0x348>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a72      	ldr	r2, [pc, #456]	@ (80081b4 <UART_SetConfig+0x4bc>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d125      	bne.n	800803c <UART_SetConfig+0x344>
 8007ff0:	4b71      	ldr	r3, [pc, #452]	@ (80081b8 <UART_SetConfig+0x4c0>)
 8007ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ff6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007ffa:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007ffe:	d017      	beq.n	8008030 <UART_SetConfig+0x338>
 8008000:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008004:	d817      	bhi.n	8008036 <UART_SetConfig+0x33e>
 8008006:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800800a:	d00b      	beq.n	8008024 <UART_SetConfig+0x32c>
 800800c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008010:	d811      	bhi.n	8008036 <UART_SetConfig+0x33e>
 8008012:	2b00      	cmp	r3, #0
 8008014:	d003      	beq.n	800801e <UART_SetConfig+0x326>
 8008016:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800801a:	d006      	beq.n	800802a <UART_SetConfig+0x332>
 800801c:	e00b      	b.n	8008036 <UART_SetConfig+0x33e>
 800801e:	2300      	movs	r3, #0
 8008020:	77fb      	strb	r3, [r7, #31]
 8008022:	e00d      	b.n	8008040 <UART_SetConfig+0x348>
 8008024:	2302      	movs	r3, #2
 8008026:	77fb      	strb	r3, [r7, #31]
 8008028:	e00a      	b.n	8008040 <UART_SetConfig+0x348>
 800802a:	2304      	movs	r3, #4
 800802c:	77fb      	strb	r3, [r7, #31]
 800802e:	e007      	b.n	8008040 <UART_SetConfig+0x348>
 8008030:	2308      	movs	r3, #8
 8008032:	77fb      	strb	r3, [r7, #31]
 8008034:	e004      	b.n	8008040 <UART_SetConfig+0x348>
 8008036:	2310      	movs	r3, #16
 8008038:	77fb      	strb	r3, [r7, #31]
 800803a:	e001      	b.n	8008040 <UART_SetConfig+0x348>
 800803c:	2310      	movs	r3, #16
 800803e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	69db      	ldr	r3, [r3, #28]
 8008044:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008048:	d15b      	bne.n	8008102 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800804a:	7ffb      	ldrb	r3, [r7, #31]
 800804c:	2b08      	cmp	r3, #8
 800804e:	d828      	bhi.n	80080a2 <UART_SetConfig+0x3aa>
 8008050:	a201      	add	r2, pc, #4	@ (adr r2, 8008058 <UART_SetConfig+0x360>)
 8008052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008056:	bf00      	nop
 8008058:	0800807d 	.word	0x0800807d
 800805c:	08008085 	.word	0x08008085
 8008060:	0800808d 	.word	0x0800808d
 8008064:	080080a3 	.word	0x080080a3
 8008068:	08008093 	.word	0x08008093
 800806c:	080080a3 	.word	0x080080a3
 8008070:	080080a3 	.word	0x080080a3
 8008074:	080080a3 	.word	0x080080a3
 8008078:	0800809b 	.word	0x0800809b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800807c:	f7fd faee 	bl	800565c <HAL_RCC_GetPCLK1Freq>
 8008080:	61b8      	str	r0, [r7, #24]
        break;
 8008082:	e013      	b.n	80080ac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008084:	f7fd fafe 	bl	8005684 <HAL_RCC_GetPCLK2Freq>
 8008088:	61b8      	str	r0, [r7, #24]
        break;
 800808a:	e00f      	b.n	80080ac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800808c:	4b4b      	ldr	r3, [pc, #300]	@ (80081bc <UART_SetConfig+0x4c4>)
 800808e:	61bb      	str	r3, [r7, #24]
        break;
 8008090:	e00c      	b.n	80080ac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008092:	f7fd f9d3 	bl	800543c <HAL_RCC_GetSysClockFreq>
 8008096:	61b8      	str	r0, [r7, #24]
        break;
 8008098:	e008      	b.n	80080ac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800809a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800809e:	61bb      	str	r3, [r7, #24]
        break;
 80080a0:	e004      	b.n	80080ac <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80080a2:	2300      	movs	r3, #0
 80080a4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80080a6:	2301      	movs	r3, #1
 80080a8:	77bb      	strb	r3, [r7, #30]
        break;
 80080aa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80080ac:	69bb      	ldr	r3, [r7, #24]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d074      	beq.n	800819c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80080b2:	69bb      	ldr	r3, [r7, #24]
 80080b4:	005a      	lsls	r2, r3, #1
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	685b      	ldr	r3, [r3, #4]
 80080ba:	085b      	lsrs	r3, r3, #1
 80080bc:	441a      	add	r2, r3
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80080c6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080c8:	693b      	ldr	r3, [r7, #16]
 80080ca:	2b0f      	cmp	r3, #15
 80080cc:	d916      	bls.n	80080fc <UART_SetConfig+0x404>
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080d4:	d212      	bcs.n	80080fc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80080d6:	693b      	ldr	r3, [r7, #16]
 80080d8:	b29b      	uxth	r3, r3
 80080da:	f023 030f 	bic.w	r3, r3, #15
 80080de:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	085b      	lsrs	r3, r3, #1
 80080e4:	b29b      	uxth	r3, r3
 80080e6:	f003 0307 	and.w	r3, r3, #7
 80080ea:	b29a      	uxth	r2, r3
 80080ec:	89fb      	ldrh	r3, [r7, #14]
 80080ee:	4313      	orrs	r3, r2
 80080f0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	89fa      	ldrh	r2, [r7, #14]
 80080f8:	60da      	str	r2, [r3, #12]
 80080fa:	e04f      	b.n	800819c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80080fc:	2301      	movs	r3, #1
 80080fe:	77bb      	strb	r3, [r7, #30]
 8008100:	e04c      	b.n	800819c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008102:	7ffb      	ldrb	r3, [r7, #31]
 8008104:	2b08      	cmp	r3, #8
 8008106:	d828      	bhi.n	800815a <UART_SetConfig+0x462>
 8008108:	a201      	add	r2, pc, #4	@ (adr r2, 8008110 <UART_SetConfig+0x418>)
 800810a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800810e:	bf00      	nop
 8008110:	08008135 	.word	0x08008135
 8008114:	0800813d 	.word	0x0800813d
 8008118:	08008145 	.word	0x08008145
 800811c:	0800815b 	.word	0x0800815b
 8008120:	0800814b 	.word	0x0800814b
 8008124:	0800815b 	.word	0x0800815b
 8008128:	0800815b 	.word	0x0800815b
 800812c:	0800815b 	.word	0x0800815b
 8008130:	08008153 	.word	0x08008153
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008134:	f7fd fa92 	bl	800565c <HAL_RCC_GetPCLK1Freq>
 8008138:	61b8      	str	r0, [r7, #24]
        break;
 800813a:	e013      	b.n	8008164 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800813c:	f7fd faa2 	bl	8005684 <HAL_RCC_GetPCLK2Freq>
 8008140:	61b8      	str	r0, [r7, #24]
        break;
 8008142:	e00f      	b.n	8008164 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008144:	4b1d      	ldr	r3, [pc, #116]	@ (80081bc <UART_SetConfig+0x4c4>)
 8008146:	61bb      	str	r3, [r7, #24]
        break;
 8008148:	e00c      	b.n	8008164 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800814a:	f7fd f977 	bl	800543c <HAL_RCC_GetSysClockFreq>
 800814e:	61b8      	str	r0, [r7, #24]
        break;
 8008150:	e008      	b.n	8008164 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008152:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008156:	61bb      	str	r3, [r7, #24]
        break;
 8008158:	e004      	b.n	8008164 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800815a:	2300      	movs	r3, #0
 800815c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800815e:	2301      	movs	r3, #1
 8008160:	77bb      	strb	r3, [r7, #30]
        break;
 8008162:	bf00      	nop
    }

    if (pclk != 0U)
 8008164:	69bb      	ldr	r3, [r7, #24]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d018      	beq.n	800819c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	085a      	lsrs	r2, r3, #1
 8008170:	69bb      	ldr	r3, [r7, #24]
 8008172:	441a      	add	r2, r3
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	685b      	ldr	r3, [r3, #4]
 8008178:	fbb2 f3f3 	udiv	r3, r2, r3
 800817c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	2b0f      	cmp	r3, #15
 8008182:	d909      	bls.n	8008198 <UART_SetConfig+0x4a0>
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800818a:	d205      	bcs.n	8008198 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	b29a      	uxth	r2, r3
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	60da      	str	r2, [r3, #12]
 8008196:	e001      	b.n	800819c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008198:	2301      	movs	r3, #1
 800819a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2200      	movs	r2, #0
 80081a0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2200      	movs	r2, #0
 80081a6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80081a8:	7fbb      	ldrb	r3, [r7, #30]
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3720      	adds	r7, #32
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}
 80081b2:	bf00      	nop
 80081b4:	40007c00 	.word	0x40007c00
 80081b8:	40023800 	.word	0x40023800
 80081bc:	00f42400 	.word	0x00f42400

080081c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80081c0:	b480      	push	{r7}
 80081c2:	b083      	sub	sp, #12
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081cc:	f003 0308 	and.w	r3, r3, #8
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d00a      	beq.n	80081ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	685b      	ldr	r3, [r3, #4]
 80081da:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	430a      	orrs	r2, r1
 80081e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ee:	f003 0301 	and.w	r3, r3, #1
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d00a      	beq.n	800820c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	430a      	orrs	r2, r1
 800820a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008210:	f003 0302 	and.w	r3, r3, #2
 8008214:	2b00      	cmp	r3, #0
 8008216:	d00a      	beq.n	800822e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	430a      	orrs	r2, r1
 800822c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008232:	f003 0304 	and.w	r3, r3, #4
 8008236:	2b00      	cmp	r3, #0
 8008238:	d00a      	beq.n	8008250 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	430a      	orrs	r2, r1
 800824e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008254:	f003 0310 	and.w	r3, r3, #16
 8008258:	2b00      	cmp	r3, #0
 800825a:	d00a      	beq.n	8008272 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	689b      	ldr	r3, [r3, #8]
 8008262:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	430a      	orrs	r2, r1
 8008270:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008276:	f003 0320 	and.w	r3, r3, #32
 800827a:	2b00      	cmp	r3, #0
 800827c:	d00a      	beq.n	8008294 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	430a      	orrs	r2, r1
 8008292:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800829c:	2b00      	cmp	r3, #0
 800829e:	d01a      	beq.n	80082d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	430a      	orrs	r2, r1
 80082b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80082be:	d10a      	bne.n	80082d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	430a      	orrs	r2, r1
 80082d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d00a      	beq.n	80082f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	430a      	orrs	r2, r1
 80082f6:	605a      	str	r2, [r3, #4]
  }
}
 80082f8:	bf00      	nop
 80082fa:	370c      	adds	r7, #12
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr

08008304 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b098      	sub	sp, #96	@ 0x60
 8008308:	af02      	add	r7, sp, #8
 800830a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2200      	movs	r2, #0
 8008310:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008314:	f7fa fb44 	bl	80029a0 <HAL_GetTick>
 8008318:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f003 0308 	and.w	r3, r3, #8
 8008324:	2b08      	cmp	r3, #8
 8008326:	d12e      	bne.n	8008386 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008328:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800832c:	9300      	str	r3, [sp, #0]
 800832e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008330:	2200      	movs	r2, #0
 8008332:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f000 f88c 	bl	8008454 <UART_WaitOnFlagUntilTimeout>
 800833c:	4603      	mov	r3, r0
 800833e:	2b00      	cmp	r3, #0
 8008340:	d021      	beq.n	8008386 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800834a:	e853 3f00 	ldrex	r3, [r3]
 800834e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008352:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008356:	653b      	str	r3, [r7, #80]	@ 0x50
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	461a      	mov	r2, r3
 800835e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008360:	647b      	str	r3, [r7, #68]	@ 0x44
 8008362:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008364:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008366:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008368:	e841 2300 	strex	r3, r2, [r1]
 800836c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800836e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008370:	2b00      	cmp	r3, #0
 8008372:	d1e6      	bne.n	8008342 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2220      	movs	r2, #32
 8008378:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2200      	movs	r2, #0
 800837e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008382:	2303      	movs	r3, #3
 8008384:	e062      	b.n	800844c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f003 0304 	and.w	r3, r3, #4
 8008390:	2b04      	cmp	r3, #4
 8008392:	d149      	bne.n	8008428 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008394:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008398:	9300      	str	r3, [sp, #0]
 800839a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800839c:	2200      	movs	r2, #0
 800839e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f000 f856 	bl	8008454 <UART_WaitOnFlagUntilTimeout>
 80083a8:	4603      	mov	r3, r0
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d03c      	beq.n	8008428 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083b6:	e853 3f00 	ldrex	r3, [r3]
 80083ba:	623b      	str	r3, [r7, #32]
   return(result);
 80083bc:	6a3b      	ldr	r3, [r7, #32]
 80083be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80083c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	461a      	mov	r2, r3
 80083ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80083ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083d0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083d4:	e841 2300 	strex	r3, r2, [r1]
 80083d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80083da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d1e6      	bne.n	80083ae <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	3308      	adds	r3, #8
 80083e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	e853 3f00 	ldrex	r3, [r3]
 80083ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	f023 0301 	bic.w	r3, r3, #1
 80083f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	3308      	adds	r3, #8
 80083fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008400:	61fa      	str	r2, [r7, #28]
 8008402:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008404:	69b9      	ldr	r1, [r7, #24]
 8008406:	69fa      	ldr	r2, [r7, #28]
 8008408:	e841 2300 	strex	r3, r2, [r1]
 800840c:	617b      	str	r3, [r7, #20]
   return(result);
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d1e5      	bne.n	80083e0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2220      	movs	r2, #32
 8008418:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2200      	movs	r2, #0
 8008420:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008424:	2303      	movs	r3, #3
 8008426:	e011      	b.n	800844c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2220      	movs	r2, #32
 800842c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2220      	movs	r2, #32
 8008432:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2200      	movs	r2, #0
 800843a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2200      	movs	r2, #0
 8008440:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2200      	movs	r2, #0
 8008446:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800844a:	2300      	movs	r3, #0
}
 800844c:	4618      	mov	r0, r3
 800844e:	3758      	adds	r7, #88	@ 0x58
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}

08008454 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b084      	sub	sp, #16
 8008458:	af00      	add	r7, sp, #0
 800845a:	60f8      	str	r0, [r7, #12]
 800845c:	60b9      	str	r1, [r7, #8]
 800845e:	603b      	str	r3, [r7, #0]
 8008460:	4613      	mov	r3, r2
 8008462:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008464:	e04f      	b.n	8008506 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008466:	69bb      	ldr	r3, [r7, #24]
 8008468:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800846c:	d04b      	beq.n	8008506 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800846e:	f7fa fa97 	bl	80029a0 <HAL_GetTick>
 8008472:	4602      	mov	r2, r0
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	1ad3      	subs	r3, r2, r3
 8008478:	69ba      	ldr	r2, [r7, #24]
 800847a:	429a      	cmp	r2, r3
 800847c:	d302      	bcc.n	8008484 <UART_WaitOnFlagUntilTimeout+0x30>
 800847e:	69bb      	ldr	r3, [r7, #24]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d101      	bne.n	8008488 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008484:	2303      	movs	r3, #3
 8008486:	e04e      	b.n	8008526 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f003 0304 	and.w	r3, r3, #4
 8008492:	2b00      	cmp	r3, #0
 8008494:	d037      	beq.n	8008506 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	2b80      	cmp	r3, #128	@ 0x80
 800849a:	d034      	beq.n	8008506 <UART_WaitOnFlagUntilTimeout+0xb2>
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	2b40      	cmp	r3, #64	@ 0x40
 80084a0:	d031      	beq.n	8008506 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	69db      	ldr	r3, [r3, #28]
 80084a8:	f003 0308 	and.w	r3, r3, #8
 80084ac:	2b08      	cmp	r3, #8
 80084ae:	d110      	bne.n	80084d2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	2208      	movs	r2, #8
 80084b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80084b8:	68f8      	ldr	r0, [r7, #12]
 80084ba:	f000 f8ff 	bl	80086bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	2208      	movs	r2, #8
 80084c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	2200      	movs	r2, #0
 80084ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80084ce:	2301      	movs	r3, #1
 80084d0:	e029      	b.n	8008526 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	69db      	ldr	r3, [r3, #28]
 80084d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80084dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80084e0:	d111      	bne.n	8008506 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80084ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80084ec:	68f8      	ldr	r0, [r7, #12]
 80084ee:	f000 f8e5 	bl	80086bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2220      	movs	r2, #32
 80084f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2200      	movs	r2, #0
 80084fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008502:	2303      	movs	r3, #3
 8008504:	e00f      	b.n	8008526 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	69da      	ldr	r2, [r3, #28]
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	4013      	ands	r3, r2
 8008510:	68ba      	ldr	r2, [r7, #8]
 8008512:	429a      	cmp	r2, r3
 8008514:	bf0c      	ite	eq
 8008516:	2301      	moveq	r3, #1
 8008518:	2300      	movne	r3, #0
 800851a:	b2db      	uxtb	r3, r3
 800851c:	461a      	mov	r2, r3
 800851e:	79fb      	ldrb	r3, [r7, #7]
 8008520:	429a      	cmp	r2, r3
 8008522:	d0a0      	beq.n	8008466 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008524:	2300      	movs	r3, #0
}
 8008526:	4618      	mov	r0, r3
 8008528:	3710      	adds	r7, #16
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}
	...

08008530 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b096      	sub	sp, #88	@ 0x58
 8008534:	af00      	add	r7, sp, #0
 8008536:	60f8      	str	r0, [r7, #12]
 8008538:	60b9      	str	r1, [r7, #8]
 800853a:	4613      	mov	r3, r2
 800853c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	68ba      	ldr	r2, [r7, #8]
 8008542:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	88fa      	ldrh	r2, [r7, #6]
 8008548:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	2200      	movs	r2, #0
 8008550:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2222      	movs	r2, #34	@ 0x22
 8008558:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008560:	2b00      	cmp	r3, #0
 8008562:	d028      	beq.n	80085b6 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008568:	4a3e      	ldr	r2, [pc, #248]	@ (8008664 <UART_Start_Receive_DMA+0x134>)
 800856a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008570:	4a3d      	ldr	r2, [pc, #244]	@ (8008668 <UART_Start_Receive_DMA+0x138>)
 8008572:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008578:	4a3c      	ldr	r2, [pc, #240]	@ (800866c <UART_Start_Receive_DMA+0x13c>)
 800857a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008580:	2200      	movs	r2, #0
 8008582:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	3324      	adds	r3, #36	@ 0x24
 800858e:	4619      	mov	r1, r3
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008594:	461a      	mov	r2, r3
 8008596:	88fb      	ldrh	r3, [r7, #6]
 8008598:	f7fa fbce 	bl	8002d38 <HAL_DMA_Start_IT>
 800859c:	4603      	mov	r3, r0
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d009      	beq.n	80085b6 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	2210      	movs	r2, #16
 80085a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2220      	movs	r2, #32
 80085ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 80085b2:	2301      	movs	r3, #1
 80085b4:	e051      	b.n	800865a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	691b      	ldr	r3, [r3, #16]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d018      	beq.n	80085f0 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085c6:	e853 3f00 	ldrex	r3, [r3]
 80085ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80085cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80085d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	461a      	mov	r2, r3
 80085da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80085dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085de:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085e0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80085e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085e4:	e841 2300 	strex	r3, r2, [r1]
 80085e8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80085ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d1e6      	bne.n	80085be <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	3308      	adds	r3, #8
 80085f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085fa:	e853 3f00 	ldrex	r3, [r3]
 80085fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008602:	f043 0301 	orr.w	r3, r3, #1
 8008606:	653b      	str	r3, [r7, #80]	@ 0x50
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	3308      	adds	r3, #8
 800860e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008610:	637a      	str	r2, [r7, #52]	@ 0x34
 8008612:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008614:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008616:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008618:	e841 2300 	strex	r3, r2, [r1]
 800861c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800861e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008620:	2b00      	cmp	r3, #0
 8008622:	d1e5      	bne.n	80085f0 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	3308      	adds	r3, #8
 800862a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	e853 3f00 	ldrex	r3, [r3]
 8008632:	613b      	str	r3, [r7, #16]
   return(result);
 8008634:	693b      	ldr	r3, [r7, #16]
 8008636:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800863a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	3308      	adds	r3, #8
 8008642:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008644:	623a      	str	r2, [r7, #32]
 8008646:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008648:	69f9      	ldr	r1, [r7, #28]
 800864a:	6a3a      	ldr	r2, [r7, #32]
 800864c:	e841 2300 	strex	r3, r2, [r1]
 8008650:	61bb      	str	r3, [r7, #24]
   return(result);
 8008652:	69bb      	ldr	r3, [r7, #24]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d1e5      	bne.n	8008624 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8008658:	2300      	movs	r3, #0
}
 800865a:	4618      	mov	r0, r3
 800865c:	3758      	adds	r7, #88	@ 0x58
 800865e:	46bd      	mov	sp, r7
 8008660:	bd80      	pop	{r7, pc}
 8008662:	bf00      	nop
 8008664:	08008837 	.word	0x08008837
 8008668:	08008995 	.word	0x08008995
 800866c:	08008a07 	.word	0x08008a07

08008670 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008670:	b480      	push	{r7}
 8008672:	b089      	sub	sp, #36	@ 0x24
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	e853 3f00 	ldrex	r3, [r3]
 8008684:	60bb      	str	r3, [r7, #8]
   return(result);
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800868c:	61fb      	str	r3, [r7, #28]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	461a      	mov	r2, r3
 8008694:	69fb      	ldr	r3, [r7, #28]
 8008696:	61bb      	str	r3, [r7, #24]
 8008698:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800869a:	6979      	ldr	r1, [r7, #20]
 800869c:	69ba      	ldr	r2, [r7, #24]
 800869e:	e841 2300 	strex	r3, r2, [r1]
 80086a2:	613b      	str	r3, [r7, #16]
   return(result);
 80086a4:	693b      	ldr	r3, [r7, #16]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d1e6      	bne.n	8008678 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2220      	movs	r2, #32
 80086ae:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80086b0:	bf00      	nop
 80086b2:	3724      	adds	r7, #36	@ 0x24
 80086b4:	46bd      	mov	sp, r7
 80086b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ba:	4770      	bx	lr

080086bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80086bc:	b480      	push	{r7}
 80086be:	b095      	sub	sp, #84	@ 0x54
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086cc:	e853 3f00 	ldrex	r3, [r3]
 80086d0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80086d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80086d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	461a      	mov	r2, r3
 80086e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80086e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80086e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80086ea:	e841 2300 	strex	r3, r2, [r1]
 80086ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80086f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d1e6      	bne.n	80086c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	3308      	adds	r3, #8
 80086fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086fe:	6a3b      	ldr	r3, [r7, #32]
 8008700:	e853 3f00 	ldrex	r3, [r3]
 8008704:	61fb      	str	r3, [r7, #28]
   return(result);
 8008706:	69fb      	ldr	r3, [r7, #28]
 8008708:	f023 0301 	bic.w	r3, r3, #1
 800870c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	3308      	adds	r3, #8
 8008714:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008716:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008718:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800871a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800871c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800871e:	e841 2300 	strex	r3, r2, [r1]
 8008722:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008726:	2b00      	cmp	r3, #0
 8008728:	d1e5      	bne.n	80086f6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800872e:	2b01      	cmp	r3, #1
 8008730:	d118      	bne.n	8008764 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	e853 3f00 	ldrex	r3, [r3]
 800873e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	f023 0310 	bic.w	r3, r3, #16
 8008746:	647b      	str	r3, [r7, #68]	@ 0x44
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	461a      	mov	r2, r3
 800874e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008750:	61bb      	str	r3, [r7, #24]
 8008752:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008754:	6979      	ldr	r1, [r7, #20]
 8008756:	69ba      	ldr	r2, [r7, #24]
 8008758:	e841 2300 	strex	r3, r2, [r1]
 800875c:	613b      	str	r3, [r7, #16]
   return(result);
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d1e6      	bne.n	8008732 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2220      	movs	r2, #32
 8008768:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2200      	movs	r2, #0
 8008770:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2200      	movs	r2, #0
 8008776:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008778:	bf00      	nop
 800877a:	3754      	adds	r7, #84	@ 0x54
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr

08008784 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b090      	sub	sp, #64	@ 0x40
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008790:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	69db      	ldr	r3, [r3, #28]
 8008796:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800879a:	d037      	beq.n	800880c <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800879c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800879e:	2200      	movs	r2, #0
 80087a0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80087a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	3308      	adds	r3, #8
 80087aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ae:	e853 3f00 	ldrex	r3, [r3]
 80087b2:	623b      	str	r3, [r7, #32]
   return(result);
 80087b4:	6a3b      	ldr	r3, [r7, #32]
 80087b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80087ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80087bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	3308      	adds	r3, #8
 80087c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80087c4:	633a      	str	r2, [r7, #48]	@ 0x30
 80087c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087cc:	e841 2300 	strex	r3, r2, [r1]
 80087d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80087d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d1e5      	bne.n	80087a4 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80087d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	e853 3f00 	ldrex	r3, [r3]
 80087e4:	60fb      	str	r3, [r7, #12]
   return(result);
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80087ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	461a      	mov	r2, r3
 80087f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087f6:	61fb      	str	r3, [r7, #28]
 80087f8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087fa:	69b9      	ldr	r1, [r7, #24]
 80087fc:	69fa      	ldr	r2, [r7, #28]
 80087fe:	e841 2300 	strex	r3, r2, [r1]
 8008802:	617b      	str	r3, [r7, #20]
   return(result);
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d1e6      	bne.n	80087d8 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800880a:	e002      	b.n	8008812 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800880c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800880e:	f7f8 ffc9 	bl	80017a4 <HAL_UART_TxCpltCallback>
}
 8008812:	bf00      	nop
 8008814:	3740      	adds	r7, #64	@ 0x40
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}

0800881a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800881a:	b580      	push	{r7, lr}
 800881c:	b084      	sub	sp, #16
 800881e:	af00      	add	r7, sp, #0
 8008820:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008826:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008828:	68f8      	ldr	r0, [r7, #12]
 800882a:	f7ff fa27 	bl	8007c7c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800882e:	bf00      	nop
 8008830:	3710      	adds	r7, #16
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}

08008836 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008836:	b580      	push	{r7, lr}
 8008838:	b09c      	sub	sp, #112	@ 0x70
 800883a:	af00      	add	r7, sp, #0
 800883c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008842:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	69db      	ldr	r3, [r3, #28]
 8008848:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800884c:	d071      	beq.n	8008932 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800884e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008850:	2200      	movs	r2, #0
 8008852:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008856:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800885c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800885e:	e853 3f00 	ldrex	r3, [r3]
 8008862:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008864:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008866:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800886a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800886c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	461a      	mov	r2, r3
 8008872:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008874:	657b      	str	r3, [r7, #84]	@ 0x54
 8008876:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008878:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800887a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800887c:	e841 2300 	strex	r3, r2, [r1]
 8008880:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008882:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008884:	2b00      	cmp	r3, #0
 8008886:	d1e6      	bne.n	8008856 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008888:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	3308      	adds	r3, #8
 800888e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008892:	e853 3f00 	ldrex	r3, [r3]
 8008896:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800889a:	f023 0301 	bic.w	r3, r3, #1
 800889e:	667b      	str	r3, [r7, #100]	@ 0x64
 80088a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	3308      	adds	r3, #8
 80088a6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80088a8:	643a      	str	r2, [r7, #64]	@ 0x40
 80088aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80088ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80088b0:	e841 2300 	strex	r3, r2, [r1]
 80088b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80088b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d1e5      	bne.n	8008888 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	3308      	adds	r3, #8
 80088c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c4:	6a3b      	ldr	r3, [r7, #32]
 80088c6:	e853 3f00 	ldrex	r3, [r3]
 80088ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80088cc:	69fb      	ldr	r3, [r7, #28]
 80088ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088d2:	663b      	str	r3, [r7, #96]	@ 0x60
 80088d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	3308      	adds	r3, #8
 80088da:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80088dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80088de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80088e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80088e4:	e841 2300 	strex	r3, r2, [r1]
 80088e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80088ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d1e5      	bne.n	80088bc <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80088f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088f2:	2220      	movs	r2, #32
 80088f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088fc:	2b01      	cmp	r3, #1
 80088fe:	d118      	bne.n	8008932 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008900:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	e853 3f00 	ldrex	r3, [r3]
 800890c:	60bb      	str	r3, [r7, #8]
   return(result);
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	f023 0310 	bic.w	r3, r3, #16
 8008914:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008916:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	461a      	mov	r2, r3
 800891c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800891e:	61bb      	str	r3, [r7, #24]
 8008920:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008922:	6979      	ldr	r1, [r7, #20]
 8008924:	69ba      	ldr	r2, [r7, #24]
 8008926:	e841 2300 	strex	r3, r2, [r1]
 800892a:	613b      	str	r3, [r7, #16]
   return(result);
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d1e6      	bne.n	8008900 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008932:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008934:	2200      	movs	r2, #0
 8008936:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008938:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800893a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800893c:	2b01      	cmp	r3, #1
 800893e:	d122      	bne.n	8008986 <UART_DMAReceiveCplt+0x150>
  {
    huart->RxXferCount = 0;
 8008940:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008942:	2200      	movs	r2, #0
 8008944:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 8008952:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008954:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008958:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800895c:	429a      	cmp	r2, r3
 800895e:	d204      	bcs.n	800896a <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8008960:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008962:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8008966:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800896a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800896c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008970:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008972:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008976:	b29b      	uxth	r3, r3
 8008978:	1ad3      	subs	r3, r2, r3
 800897a:	b29b      	uxth	r3, r3
 800897c:	4619      	mov	r1, r3
 800897e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008980:	f7ff f9a4 	bl	8007ccc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008984:	e002      	b.n	800898c <UART_DMAReceiveCplt+0x156>
    HAL_UART_RxCpltCallback(huart);
 8008986:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008988:	f7ff f982 	bl	8007c90 <HAL_UART_RxCpltCallback>
}
 800898c:	bf00      	nop
 800898e:	3770      	adds	r7, #112	@ 0x70
 8008990:	46bd      	mov	sp, r7
 8008992:	bd80      	pop	{r7, pc}

08008994 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b084      	sub	sp, #16
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089a0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	2201      	movs	r2, #1
 80089a6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089ac:	2b01      	cmp	r3, #1
 80089ae:	d123      	bne.n	80089f8 <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80089b6:	085b      	lsrs	r3, r3, #1
 80089b8:	b29a      	uxth	r2, r3
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80089ce:	897a      	ldrh	r2, [r7, #10]
 80089d0:	429a      	cmp	r2, r3
 80089d2:	d803      	bhi.n	80089dc <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	897a      	ldrh	r2, [r7, #10]
 80089d8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	1ad3      	subs	r3, r2, r3
 80089ec:	b29b      	uxth	r3, r3
 80089ee:	4619      	mov	r1, r3
 80089f0:	68f8      	ldr	r0, [r7, #12]
 80089f2:	f7ff f96b 	bl	8007ccc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80089f6:	e002      	b.n	80089fe <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 80089f8:	68f8      	ldr	r0, [r7, #12]
 80089fa:	f7ff f953 	bl	8007ca4 <HAL_UART_RxHalfCpltCallback>
}
 80089fe:	bf00      	nop
 8008a00:	3710      	adds	r7, #16
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}

08008a06 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008a06:	b580      	push	{r7, lr}
 8008a08:	b086      	sub	sp, #24
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a12:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008a14:	697b      	ldr	r3, [r7, #20]
 8008a16:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a18:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a20:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a2c:	2b80      	cmp	r3, #128	@ 0x80
 8008a2e:	d109      	bne.n	8008a44 <UART_DMAError+0x3e>
 8008a30:	693b      	ldr	r3, [r7, #16]
 8008a32:	2b21      	cmp	r3, #33	@ 0x21
 8008a34:	d106      	bne.n	8008a44 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8008a3e:	6978      	ldr	r0, [r7, #20]
 8008a40:	f7ff fe16 	bl	8008670 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	689b      	ldr	r3, [r3, #8]
 8008a4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a4e:	2b40      	cmp	r3, #64	@ 0x40
 8008a50:	d109      	bne.n	8008a66 <UART_DMAError+0x60>
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	2b22      	cmp	r3, #34	@ 0x22
 8008a56:	d106      	bne.n	8008a66 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8008a60:	6978      	ldr	r0, [r7, #20]
 8008a62:	f7ff fe2b 	bl	80086bc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a6c:	f043 0210 	orr.w	r2, r3, #16
 8008a70:	697b      	ldr	r3, [r7, #20]
 8008a72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008a76:	6978      	ldr	r0, [r7, #20]
 8008a78:	f7ff f91e 	bl	8007cb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a7c:	bf00      	nop
 8008a7e:	3718      	adds	r7, #24
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b084      	sub	sp, #16
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a90:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2200      	movs	r2, #0
 8008a96:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008a9a:	68f8      	ldr	r0, [r7, #12]
 8008a9c:	f7ff f90c 	bl	8007cb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008aa0:	bf00      	nop
 8008aa2:	3710      	adds	r7, #16
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	bd80      	pop	{r7, pc}

08008aa8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b088      	sub	sp, #32
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	e853 3f00 	ldrex	r3, [r3]
 8008abc:	60bb      	str	r3, [r7, #8]
   return(result);
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ac4:	61fb      	str	r3, [r7, #28]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	461a      	mov	r2, r3
 8008acc:	69fb      	ldr	r3, [r7, #28]
 8008ace:	61bb      	str	r3, [r7, #24]
 8008ad0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ad2:	6979      	ldr	r1, [r7, #20]
 8008ad4:	69ba      	ldr	r2, [r7, #24]
 8008ad6:	e841 2300 	strex	r3, r2, [r1]
 8008ada:	613b      	str	r3, [r7, #16]
   return(result);
 8008adc:	693b      	ldr	r3, [r7, #16]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d1e6      	bne.n	8008ab0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2220      	movs	r2, #32
 8008ae6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2200      	movs	r2, #0
 8008aec:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008aee:	6878      	ldr	r0, [r7, #4]
 8008af0:	f7f8 fe58 	bl	80017a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008af4:	bf00      	nop
 8008af6:	3720      	adds	r7, #32
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}

08008afc <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8008afc:	b5b0      	push	{r4, r5, r7, lr}
 8008afe:	b08c      	sub	sp, #48	@ 0x30
 8008b00:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8008b02:	4b8f      	ldr	r3, [pc, #572]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008b04:	22c0      	movs	r2, #192	@ 0xc0
 8008b06:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8008b08:	4b8d      	ldr	r3, [pc, #564]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008b0a:	22a8      	movs	r2, #168	@ 0xa8
 8008b0c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 8008b0e:	4b8c      	ldr	r3, [pc, #560]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008b10:	2201      	movs	r2, #1
 8008b12:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 2;
 8008b14:	4b8a      	ldr	r3, [pc, #552]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008b16:	2202      	movs	r2, #2
 8008b18:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8008b1a:	4b8a      	ldr	r3, [pc, #552]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008b1c:	22ff      	movs	r2, #255	@ 0xff
 8008b1e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8008b20:	4b88      	ldr	r3, [pc, #544]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008b22:	22ff      	movs	r2, #255	@ 0xff
 8008b24:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8008b26:	4b87      	ldr	r3, [pc, #540]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008b28:	22ff      	movs	r2, #255	@ 0xff
 8008b2a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8008b2c:	4b85      	ldr	r3, [pc, #532]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008b2e:	2200      	movs	r2, #0
 8008b30:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8008b32:	4b85      	ldr	r3, [pc, #532]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008b34:	22c0      	movs	r2, #192	@ 0xc0
 8008b36:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8008b38:	4b83      	ldr	r3, [pc, #524]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008b3a:	22a8      	movs	r2, #168	@ 0xa8
 8008b3c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 8008b3e:	4b82      	ldr	r3, [pc, #520]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008b40:	2201      	movs	r2, #1
 8008b42:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8008b44:	4b80      	ldr	r3, [pc, #512]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008b46:	2201      	movs	r2, #1
 8008b48:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8008b4a:	2100      	movs	r1, #0
 8008b4c:	2000      	movs	r0, #0
 8008b4e:	f008 f869 	bl	8010c24 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8008b52:	4b7b      	ldr	r3, [pc, #492]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008b54:	781b      	ldrb	r3, [r3, #0]
 8008b56:	061a      	lsls	r2, r3, #24
 8008b58:	4b79      	ldr	r3, [pc, #484]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008b5a:	785b      	ldrb	r3, [r3, #1]
 8008b5c:	041b      	lsls	r3, r3, #16
 8008b5e:	431a      	orrs	r2, r3
 8008b60:	4b77      	ldr	r3, [pc, #476]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008b62:	789b      	ldrb	r3, [r3, #2]
 8008b64:	021b      	lsls	r3, r3, #8
 8008b66:	4313      	orrs	r3, r2
 8008b68:	4a75      	ldr	r2, [pc, #468]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008b6a:	78d2      	ldrb	r2, [r2, #3]
 8008b6c:	4313      	orrs	r3, r2
 8008b6e:	061a      	lsls	r2, r3, #24
 8008b70:	4b73      	ldr	r3, [pc, #460]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008b72:	781b      	ldrb	r3, [r3, #0]
 8008b74:	0619      	lsls	r1, r3, #24
 8008b76:	4b72      	ldr	r3, [pc, #456]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008b78:	785b      	ldrb	r3, [r3, #1]
 8008b7a:	041b      	lsls	r3, r3, #16
 8008b7c:	4319      	orrs	r1, r3
 8008b7e:	4b70      	ldr	r3, [pc, #448]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008b80:	789b      	ldrb	r3, [r3, #2]
 8008b82:	021b      	lsls	r3, r3, #8
 8008b84:	430b      	orrs	r3, r1
 8008b86:	496e      	ldr	r1, [pc, #440]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008b88:	78c9      	ldrb	r1, [r1, #3]
 8008b8a:	430b      	orrs	r3, r1
 8008b8c:	021b      	lsls	r3, r3, #8
 8008b8e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008b92:	431a      	orrs	r2, r3
 8008b94:	4b6a      	ldr	r3, [pc, #424]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008b96:	781b      	ldrb	r3, [r3, #0]
 8008b98:	0619      	lsls	r1, r3, #24
 8008b9a:	4b69      	ldr	r3, [pc, #420]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008b9c:	785b      	ldrb	r3, [r3, #1]
 8008b9e:	041b      	lsls	r3, r3, #16
 8008ba0:	4319      	orrs	r1, r3
 8008ba2:	4b67      	ldr	r3, [pc, #412]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008ba4:	789b      	ldrb	r3, [r3, #2]
 8008ba6:	021b      	lsls	r3, r3, #8
 8008ba8:	430b      	orrs	r3, r1
 8008baa:	4965      	ldr	r1, [pc, #404]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008bac:	78c9      	ldrb	r1, [r1, #3]
 8008bae:	430b      	orrs	r3, r1
 8008bb0:	0a1b      	lsrs	r3, r3, #8
 8008bb2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008bb6:	431a      	orrs	r2, r3
 8008bb8:	4b61      	ldr	r3, [pc, #388]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008bba:	781b      	ldrb	r3, [r3, #0]
 8008bbc:	0619      	lsls	r1, r3, #24
 8008bbe:	4b60      	ldr	r3, [pc, #384]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008bc0:	785b      	ldrb	r3, [r3, #1]
 8008bc2:	041b      	lsls	r3, r3, #16
 8008bc4:	4319      	orrs	r1, r3
 8008bc6:	4b5e      	ldr	r3, [pc, #376]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008bc8:	789b      	ldrb	r3, [r3, #2]
 8008bca:	021b      	lsls	r3, r3, #8
 8008bcc:	430b      	orrs	r3, r1
 8008bce:	495c      	ldr	r1, [pc, #368]	@ (8008d40 <MX_LWIP_Init+0x244>)
 8008bd0:	78c9      	ldrb	r1, [r1, #3]
 8008bd2:	430b      	orrs	r3, r1
 8008bd4:	0e1b      	lsrs	r3, r3, #24
 8008bd6:	4313      	orrs	r3, r2
 8008bd8:	4a5c      	ldr	r2, [pc, #368]	@ (8008d4c <MX_LWIP_Init+0x250>)
 8008bda:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8008bdc:	4b59      	ldr	r3, [pc, #356]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008bde:	781b      	ldrb	r3, [r3, #0]
 8008be0:	061a      	lsls	r2, r3, #24
 8008be2:	4b58      	ldr	r3, [pc, #352]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008be4:	785b      	ldrb	r3, [r3, #1]
 8008be6:	041b      	lsls	r3, r3, #16
 8008be8:	431a      	orrs	r2, r3
 8008bea:	4b56      	ldr	r3, [pc, #344]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008bec:	789b      	ldrb	r3, [r3, #2]
 8008bee:	021b      	lsls	r3, r3, #8
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	4a54      	ldr	r2, [pc, #336]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008bf4:	78d2      	ldrb	r2, [r2, #3]
 8008bf6:	4313      	orrs	r3, r2
 8008bf8:	061a      	lsls	r2, r3, #24
 8008bfa:	4b52      	ldr	r3, [pc, #328]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008bfc:	781b      	ldrb	r3, [r3, #0]
 8008bfe:	0619      	lsls	r1, r3, #24
 8008c00:	4b50      	ldr	r3, [pc, #320]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008c02:	785b      	ldrb	r3, [r3, #1]
 8008c04:	041b      	lsls	r3, r3, #16
 8008c06:	4319      	orrs	r1, r3
 8008c08:	4b4e      	ldr	r3, [pc, #312]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008c0a:	789b      	ldrb	r3, [r3, #2]
 8008c0c:	021b      	lsls	r3, r3, #8
 8008c0e:	430b      	orrs	r3, r1
 8008c10:	494c      	ldr	r1, [pc, #304]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008c12:	78c9      	ldrb	r1, [r1, #3]
 8008c14:	430b      	orrs	r3, r1
 8008c16:	021b      	lsls	r3, r3, #8
 8008c18:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008c1c:	431a      	orrs	r2, r3
 8008c1e:	4b49      	ldr	r3, [pc, #292]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	0619      	lsls	r1, r3, #24
 8008c24:	4b47      	ldr	r3, [pc, #284]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008c26:	785b      	ldrb	r3, [r3, #1]
 8008c28:	041b      	lsls	r3, r3, #16
 8008c2a:	4319      	orrs	r1, r3
 8008c2c:	4b45      	ldr	r3, [pc, #276]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008c2e:	789b      	ldrb	r3, [r3, #2]
 8008c30:	021b      	lsls	r3, r3, #8
 8008c32:	430b      	orrs	r3, r1
 8008c34:	4943      	ldr	r1, [pc, #268]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008c36:	78c9      	ldrb	r1, [r1, #3]
 8008c38:	430b      	orrs	r3, r1
 8008c3a:	0a1b      	lsrs	r3, r3, #8
 8008c3c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008c40:	431a      	orrs	r2, r3
 8008c42:	4b40      	ldr	r3, [pc, #256]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008c44:	781b      	ldrb	r3, [r3, #0]
 8008c46:	0619      	lsls	r1, r3, #24
 8008c48:	4b3e      	ldr	r3, [pc, #248]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008c4a:	785b      	ldrb	r3, [r3, #1]
 8008c4c:	041b      	lsls	r3, r3, #16
 8008c4e:	4319      	orrs	r1, r3
 8008c50:	4b3c      	ldr	r3, [pc, #240]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008c52:	789b      	ldrb	r3, [r3, #2]
 8008c54:	021b      	lsls	r3, r3, #8
 8008c56:	430b      	orrs	r3, r1
 8008c58:	493a      	ldr	r1, [pc, #232]	@ (8008d44 <MX_LWIP_Init+0x248>)
 8008c5a:	78c9      	ldrb	r1, [r1, #3]
 8008c5c:	430b      	orrs	r3, r1
 8008c5e:	0e1b      	lsrs	r3, r3, #24
 8008c60:	4313      	orrs	r3, r2
 8008c62:	4a3b      	ldr	r2, [pc, #236]	@ (8008d50 <MX_LWIP_Init+0x254>)
 8008c64:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8008c66:	4b38      	ldr	r3, [pc, #224]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008c68:	781b      	ldrb	r3, [r3, #0]
 8008c6a:	061a      	lsls	r2, r3, #24
 8008c6c:	4b36      	ldr	r3, [pc, #216]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008c6e:	785b      	ldrb	r3, [r3, #1]
 8008c70:	041b      	lsls	r3, r3, #16
 8008c72:	431a      	orrs	r2, r3
 8008c74:	4b34      	ldr	r3, [pc, #208]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008c76:	789b      	ldrb	r3, [r3, #2]
 8008c78:	021b      	lsls	r3, r3, #8
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	4a32      	ldr	r2, [pc, #200]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008c7e:	78d2      	ldrb	r2, [r2, #3]
 8008c80:	4313      	orrs	r3, r2
 8008c82:	061a      	lsls	r2, r3, #24
 8008c84:	4b30      	ldr	r3, [pc, #192]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008c86:	781b      	ldrb	r3, [r3, #0]
 8008c88:	0619      	lsls	r1, r3, #24
 8008c8a:	4b2f      	ldr	r3, [pc, #188]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008c8c:	785b      	ldrb	r3, [r3, #1]
 8008c8e:	041b      	lsls	r3, r3, #16
 8008c90:	4319      	orrs	r1, r3
 8008c92:	4b2d      	ldr	r3, [pc, #180]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008c94:	789b      	ldrb	r3, [r3, #2]
 8008c96:	021b      	lsls	r3, r3, #8
 8008c98:	430b      	orrs	r3, r1
 8008c9a:	492b      	ldr	r1, [pc, #172]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008c9c:	78c9      	ldrb	r1, [r1, #3]
 8008c9e:	430b      	orrs	r3, r1
 8008ca0:	021b      	lsls	r3, r3, #8
 8008ca2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008ca6:	431a      	orrs	r2, r3
 8008ca8:	4b27      	ldr	r3, [pc, #156]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	0619      	lsls	r1, r3, #24
 8008cae:	4b26      	ldr	r3, [pc, #152]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008cb0:	785b      	ldrb	r3, [r3, #1]
 8008cb2:	041b      	lsls	r3, r3, #16
 8008cb4:	4319      	orrs	r1, r3
 8008cb6:	4b24      	ldr	r3, [pc, #144]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008cb8:	789b      	ldrb	r3, [r3, #2]
 8008cba:	021b      	lsls	r3, r3, #8
 8008cbc:	430b      	orrs	r3, r1
 8008cbe:	4922      	ldr	r1, [pc, #136]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008cc0:	78c9      	ldrb	r1, [r1, #3]
 8008cc2:	430b      	orrs	r3, r1
 8008cc4:	0a1b      	lsrs	r3, r3, #8
 8008cc6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008cca:	431a      	orrs	r2, r3
 8008ccc:	4b1e      	ldr	r3, [pc, #120]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008cce:	781b      	ldrb	r3, [r3, #0]
 8008cd0:	0619      	lsls	r1, r3, #24
 8008cd2:	4b1d      	ldr	r3, [pc, #116]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008cd4:	785b      	ldrb	r3, [r3, #1]
 8008cd6:	041b      	lsls	r3, r3, #16
 8008cd8:	4319      	orrs	r1, r3
 8008cda:	4b1b      	ldr	r3, [pc, #108]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008cdc:	789b      	ldrb	r3, [r3, #2]
 8008cde:	021b      	lsls	r3, r3, #8
 8008ce0:	430b      	orrs	r3, r1
 8008ce2:	4919      	ldr	r1, [pc, #100]	@ (8008d48 <MX_LWIP_Init+0x24c>)
 8008ce4:	78c9      	ldrb	r1, [r1, #3]
 8008ce6:	430b      	orrs	r3, r1
 8008ce8:	0e1b      	lsrs	r3, r3, #24
 8008cea:	4313      	orrs	r3, r2
 8008cec:	4a19      	ldr	r2, [pc, #100]	@ (8008d54 <MX_LWIP_Init+0x258>)
 8008cee:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8008cf0:	4b19      	ldr	r3, [pc, #100]	@ (8008d58 <MX_LWIP_Init+0x25c>)
 8008cf2:	9302      	str	r3, [sp, #8]
 8008cf4:	4b19      	ldr	r3, [pc, #100]	@ (8008d5c <MX_LWIP_Init+0x260>)
 8008cf6:	9301      	str	r3, [sp, #4]
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	9300      	str	r3, [sp, #0]
 8008cfc:	4b15      	ldr	r3, [pc, #84]	@ (8008d54 <MX_LWIP_Init+0x258>)
 8008cfe:	4a14      	ldr	r2, [pc, #80]	@ (8008d50 <MX_LWIP_Init+0x254>)
 8008d00:	4912      	ldr	r1, [pc, #72]	@ (8008d4c <MX_LWIP_Init+0x250>)
 8008d02:	4817      	ldr	r0, [pc, #92]	@ (8008d60 <MX_LWIP_Init+0x264>)
 8008d04:	f008 fd54 	bl	80117b0 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8008d08:	4815      	ldr	r0, [pc, #84]	@ (8008d60 <MX_LWIP_Init+0x264>)
 8008d0a:	f008 ff07 	bl	8011b1c <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8008d0e:	4814      	ldr	r0, [pc, #80]	@ (8008d60 <MX_LWIP_Init+0x264>)
 8008d10:	f008 ff14 	bl	8011b3c <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8008d14:	4913      	ldr	r1, [pc, #76]	@ (8008d64 <MX_LWIP_Init+0x268>)
 8008d16:	4812      	ldr	r0, [pc, #72]	@ (8008d60 <MX_LWIP_Init+0x264>)
 8008d18:	f009 f812 	bl	8011d40 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 8008d1c:	4b12      	ldr	r3, [pc, #72]	@ (8008d68 <MX_LWIP_Init+0x26c>)
 8008d1e:	1d3c      	adds	r4, r7, #4
 8008d20:	461d      	mov	r5, r3
 8008d22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008d24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008d26:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008d2a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 8008d2e:	1d3b      	adds	r3, r7, #4
 8008d30:	490b      	ldr	r1, [pc, #44]	@ (8008d60 <MX_LWIP_Init+0x264>)
 8008d32:	4618      	mov	r0, r3
 8008d34:	f000 fdcb 	bl	80098ce <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8008d38:	bf00      	nop
 8008d3a:	3720      	adds	r7, #32
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bdb0      	pop	{r4, r5, r7, pc}
 8008d40:	20003938 	.word	0x20003938
 8008d44:	2000393c 	.word	0x2000393c
 8008d48:	20003940 	.word	0x20003940
 8008d4c:	2000392c 	.word	0x2000392c
 8008d50:	20003930 	.word	0x20003930
 8008d54:	20003934 	.word	0x20003934
 8008d58:	08010b35 	.word	0x08010b35
 8008d5c:	08009305 	.word	0x08009305
 8008d60:	200038f8 	.word	0x200038f8
 8008d64:	08008d6d 	.word	0x08008d6d
 8008d68:	080211d8 	.word	0x080211d8

08008d6c <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b083      	sub	sp, #12
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8008d74:	bf00      	nop
 8008d76:	370c      	adds	r7, #12
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7e:	4770      	bx	lr

08008d80 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8008d80:	b480      	push	{r7}
 8008d82:	b087      	sub	sp, #28
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
 8008d88:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8008d92:	2320      	movs	r3, #32
 8008d94:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8008d96:	f3bf 8f4f 	dsb	sy
}
 8008d9a:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 8008d9c:	e00b      	b.n	8008db6 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 8008d9e:	4a0d      	ldr	r2, [pc, #52]	@ (8008dd4 <SCB_InvalidateDCache_by_Addr+0x54>)
 8008da0:	693b      	ldr	r3, [r7, #16]
 8008da2:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	693a      	ldr	r2, [r7, #16]
 8008daa:	4413      	add	r3, r2
 8008dac:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8008dae:	697a      	ldr	r2, [r7, #20]
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	1ad3      	subs	r3, r2, r3
 8008db4:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8008db6:	697b      	ldr	r3, [r7, #20]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	dcf0      	bgt.n	8008d9e <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8008dbc:	f3bf 8f4f 	dsb	sy
}
 8008dc0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008dc2:	f3bf 8f6f 	isb	sy
}
 8008dc6:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8008dc8:	bf00      	nop
 8008dca:	371c      	adds	r7, #28
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd2:	4770      	bx	lr
 8008dd4:	e000ed00 	.word	0xe000ed00

08008dd8 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b082      	sub	sp, #8
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8008de0:	4b04      	ldr	r3, [pc, #16]	@ (8008df4 <HAL_ETH_RxCpltCallback+0x1c>)
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	4618      	mov	r0, r3
 8008de6:	f000 fefb 	bl	8009be0 <osSemaphoreRelease>
}
 8008dea:	bf00      	nop
 8008dec:	3708      	adds	r7, #8
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}
 8008df2:	bf00      	nop
 8008df4:	200082d0 	.word	0x200082d0

08008df8 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b082      	sub	sp, #8
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 8008e00:	4b04      	ldr	r3, [pc, #16]	@ (8008e14 <HAL_ETH_TxCpltCallback+0x1c>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4618      	mov	r0, r3
 8008e06:	f000 feeb 	bl	8009be0 <osSemaphoreRelease>
}
 8008e0a:	bf00      	nop
 8008e0c:	3708      	adds	r7, #8
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd80      	pop	{r7, pc}
 8008e12:	bf00      	nop
 8008e14:	200082d4 	.word	0x200082d4

08008e18 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b082      	sub	sp, #8
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	f7fb f92e 	bl	8004082 <HAL_ETH_GetDMAError>
 8008e26:	4603      	mov	r3, r0
 8008e28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e2c:	2b80      	cmp	r3, #128	@ 0x80
 8008e2e:	d104      	bne.n	8008e3a <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 8008e30:	4b04      	ldr	r3, [pc, #16]	@ (8008e44 <HAL_ETH_ErrorCallback+0x2c>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	4618      	mov	r0, r3
 8008e36:	f000 fed3 	bl	8009be0 <osSemaphoreRelease>
  }
}
 8008e3a:	bf00      	nop
 8008e3c:	3708      	adds	r7, #8
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}
 8008e42:	bf00      	nop
 8008e44:	200082d0 	.word	0x200082d0

08008e48 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8008e48:	b5b0      	push	{r4, r5, r7, lr}
 8008e4a:	b0b4      	sub	sp, #208	@ 0xd0
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8008e50:	2300      	movs	r3, #0
 8008e52:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
  uint32_t duplex, speed = 0;
 8008e56:	2300      	movs	r3, #0
 8008e58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  int32_t PHYLinkState = 0;
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  ETH_MACConfigTypeDef MACConf = {0};
 8008e62:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8008e66:	2264      	movs	r2, #100	@ 0x64
 8008e68:	2100      	movs	r1, #0
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f015 faee 	bl	801e44c <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8008e70:	4b9f      	ldr	r3, [pc, #636]	@ (80090f0 <low_level_init+0x2a8>)
 8008e72:	4aa0      	ldr	r2, [pc, #640]	@ (80090f4 <low_level_init+0x2ac>)
 8008e74:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8008e76:	2300      	movs	r3, #0
 8008e78:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  MACAddr[1] = 0x80;
 8008e7c:	2380      	movs	r3, #128	@ 0x80
 8008e7e:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  MACAddr[2] = 0xE1;
 8008e82:	23e1      	movs	r3, #225	@ 0xe1
 8008e84:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  MACAddr[3] = 0x00;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  MACAddr[4] = 0x00;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  MACAddr[5] = 0x00;
 8008e94:	2300      	movs	r3, #0
 8008e96:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  heth.Init.MACAddr = &MACAddr[0];
 8008e9a:	4a95      	ldr	r2, [pc, #596]	@ (80090f0 <low_level_init+0x2a8>)
 8008e9c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8008ea0:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8008ea2:	4b93      	ldr	r3, [pc, #588]	@ (80090f0 <low_level_init+0x2a8>)
 8008ea4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8008ea8:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8008eaa:	4b91      	ldr	r3, [pc, #580]	@ (80090f0 <low_level_init+0x2a8>)
 8008eac:	4a92      	ldr	r2, [pc, #584]	@ (80090f8 <low_level_init+0x2b0>)
 8008eae:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8008eb0:	4b8f      	ldr	r3, [pc, #572]	@ (80090f0 <low_level_init+0x2a8>)
 8008eb2:	4a92      	ldr	r2, [pc, #584]	@ (80090fc <low_level_init+0x2b4>)
 8008eb4:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8008eb6:	4b8e      	ldr	r3, [pc, #568]	@ (80090f0 <low_level_init+0x2a8>)
 8008eb8:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8008ebc:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8008ebe:	488c      	ldr	r0, [pc, #560]	@ (80090f0 <low_level_init+0x2a8>)
 8008ec0:	f7fa fa96 	bl	80033f0 <HAL_ETH_Init>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8008eca:	2238      	movs	r2, #56	@ 0x38
 8008ecc:	2100      	movs	r1, #0
 8008ece:	488c      	ldr	r0, [pc, #560]	@ (8009100 <low_level_init+0x2b8>)
 8008ed0:	f015 fabc 	bl	801e44c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8008ed4:	4b8a      	ldr	r3, [pc, #552]	@ (8009100 <low_level_init+0x2b8>)
 8008ed6:	2221      	movs	r2, #33	@ 0x21
 8008ed8:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8008eda:	4b89      	ldr	r3, [pc, #548]	@ (8009100 <low_level_init+0x2b8>)
 8008edc:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8008ee0:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8008ee2:	4b87      	ldr	r3, [pc, #540]	@ (8009100 <low_level_init+0x2b8>)
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8008ee8:	4886      	ldr	r0, [pc, #536]	@ (8009104 <low_level_init+0x2bc>)
 8008eea:	f008 fb1b 	bl	8011524 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2206      	movs	r2, #6
 8008ef2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8008ef6:	4b7e      	ldr	r3, [pc, #504]	@ (80090f0 <low_level_init+0x2a8>)
 8008ef8:	685b      	ldr	r3, [r3, #4]
 8008efa:	781a      	ldrb	r2, [r3, #0]
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8008f02:	4b7b      	ldr	r3, [pc, #492]	@ (80090f0 <low_level_init+0x2a8>)
 8008f04:	685b      	ldr	r3, [r3, #4]
 8008f06:	785a      	ldrb	r2, [r3, #1]
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8008f0e:	4b78      	ldr	r3, [pc, #480]	@ (80090f0 <low_level_init+0x2a8>)
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	789a      	ldrb	r2, [r3, #2]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8008f1a:	4b75      	ldr	r3, [pc, #468]	@ (80090f0 <low_level_init+0x2a8>)
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	78da      	ldrb	r2, [r3, #3]
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8008f26:	4b72      	ldr	r3, [pc, #456]	@ (80090f0 <low_level_init+0x2a8>)
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	791a      	ldrb	r2, [r3, #4]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8008f32:	4b6f      	ldr	r3, [pc, #444]	@ (80090f0 <low_level_init+0x2a8>)
 8008f34:	685b      	ldr	r3, [r3, #4]
 8008f36:	795a      	ldrb	r2, [r3, #5]
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8008f44:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8008f4c:	f043 030a 	orr.w	r3, r3, #10
 8008f50:	b2da      	uxtb	r2, r3
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(RxSem);
 8008f58:	2300      	movs	r3, #0
 8008f5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	653b      	str	r3, [r7, #80]	@ 0x50
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(RxSem), 1);
 8008f60:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8008f64:	2101      	movs	r1, #1
 8008f66:	4618      	mov	r0, r3
 8008f68:	f000 fdba 	bl	8009ae0 <osSemaphoreCreate>
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	4a66      	ldr	r2, [pc, #408]	@ (8009108 <low_level_init+0x2c0>)
 8008f70:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  osSemaphoreDef(TxSem);
 8008f72:	2300      	movs	r3, #0
 8008f74:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f76:	2300      	movs	r3, #0
 8008f78:	64bb      	str	r3, [r7, #72]	@ 0x48
  TxPktSemaphore = osSemaphoreCreate(osSemaphore(TxSem), 1);
 8008f7a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8008f7e:	2101      	movs	r1, #1
 8008f80:	4618      	mov	r0, r3
 8008f82:	f000 fdad 	bl	8009ae0 <osSemaphoreCreate>
 8008f86:	4603      	mov	r3, r0
 8008f88:	4a60      	ldr	r2, [pc, #384]	@ (800910c <low_level_init+0x2c4>)
 8008f8a:	6013      	str	r3, [r2, #0]

  /* Decrease the semaphore's initial count from 1 to 0 */
  osSemaphoreWait(RxPktSemaphore, 0);
 8008f8c:	4b5e      	ldr	r3, [pc, #376]	@ (8009108 <low_level_init+0x2c0>)
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	2100      	movs	r1, #0
 8008f92:	4618      	mov	r0, r3
 8008f94:	f000 fdd6 	bl	8009b44 <osSemaphoreWait>
  osSemaphoreWait(TxPktSemaphore, 0);
 8008f98:	4b5c      	ldr	r3, [pc, #368]	@ (800910c <low_level_init+0x2c4>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	2100      	movs	r1, #0
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f000 fdd0 	bl	8009b44 <osSemaphoreWait>

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8008fa4:	4b5a      	ldr	r3, [pc, #360]	@ (8009110 <low_level_init+0x2c8>)
 8008fa6:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8008faa:	461d      	mov	r5, r3
 8008fac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008fae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008fb0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008fb4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8008fb8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008fbc:	6879      	ldr	r1, [r7, #4]
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	f000 fc85 	bl	80098ce <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8008fc4:	4953      	ldr	r1, [pc, #332]	@ (8009114 <low_level_init+0x2cc>)
 8008fc6:	4854      	ldr	r0, [pc, #336]	@ (8009118 <low_level_init+0x2d0>)
 8008fc8:	f7f9 fbc3 	bl	8002752 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8008fcc:	4852      	ldr	r0, [pc, #328]	@ (8009118 <low_level_init+0x2d0>)
 8008fce:	f7f9 fbf2 	bl	80027b6 <LAN8742_Init>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d006      	beq.n	8008fe6 <low_level_init+0x19e>
  {
    netif_set_link_down(netif);
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f008 fe81 	bl	8011ce0 <netif_set_link_down>
    netif_set_down(netif);
 8008fde:	6878      	ldr	r0, [r7, #4]
 8008fe0:	f008 fe18 	bl	8011c14 <netif_set_down>
 8008fe4:	e081      	b.n	80090ea <low_level_init+0x2a2>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 8008fe6:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d165      	bne.n	80090ba <low_level_init+0x272>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8008fee:	484a      	ldr	r0, [pc, #296]	@ (8009118 <low_level_init+0x2d0>)
 8008ff0:	f7f9 fc2e 	bl	8002850 <LAN8742_GetLinkState>
 8008ff4:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8008ff8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008ffc:	2b01      	cmp	r3, #1
 8008ffe:	dc06      	bgt.n	800900e <low_level_init+0x1c6>
    {
      netif_set_link_down(netif);
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f008 fe6d 	bl	8011ce0 <netif_set_link_down>
      netif_set_down(netif);
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f008 fe04 	bl	8011c14 <netif_set_down>
 800900c:	e057      	b.n	80090be <low_level_init+0x276>
    }
    else
    {
      switch (PHYLinkState)
 800900e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009012:	3b02      	subs	r3, #2
 8009014:	2b03      	cmp	r3, #3
 8009016:	d82b      	bhi.n	8009070 <low_level_init+0x228>
 8009018:	a201      	add	r2, pc, #4	@ (adr r2, 8009020 <low_level_init+0x1d8>)
 800901a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800901e:	bf00      	nop
 8009020:	08009031 	.word	0x08009031
 8009024:	08009043 	.word	0x08009043
 8009028:	08009053 	.word	0x08009053
 800902c:	08009063 	.word	0x08009063
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8009030:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009034:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8009038:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800903c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8009040:	e01f      	b.n	8009082 <low_level_init+0x23a>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8009042:	2300      	movs	r3, #0
 8009044:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8009048:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800904c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8009050:	e017      	b.n	8009082 <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8009052:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009056:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 800905a:	2300      	movs	r3, #0
 800905c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8009060:	e00f      	b.n	8009082 <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8009062:	2300      	movs	r3, #0
 8009064:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8009068:	2300      	movs	r3, #0
 800906a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800906e:	e008      	b.n	8009082 <low_level_init+0x23a>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 8009070:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009074:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8009078:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800907c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8009080:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 8009082:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8009086:	4619      	mov	r1, r3
 8009088:	4819      	ldr	r0, [pc, #100]	@ (80090f0 <low_level_init+0x2a8>)
 800908a:	f7fa fe99 	bl	8003dc0 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800908e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009092:	677b      	str	r3, [r7, #116]	@ 0x74
    MACConf.Speed = speed;
 8009094:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009098:	673b      	str	r3, [r7, #112]	@ 0x70
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800909a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800909e:	4619      	mov	r1, r3
 80090a0:	4813      	ldr	r0, [pc, #76]	@ (80090f0 <low_level_init+0x2a8>)
 80090a2:	f7fa ff84 	bl	8003fae <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 80090a6:	4812      	ldr	r0, [pc, #72]	@ (80090f0 <low_level_init+0x2a8>)
 80090a8:	f7fa fa3c 	bl	8003524 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 80090ac:	6878      	ldr	r0, [r7, #4]
 80090ae:	f008 fd45 	bl	8011b3c <netif_set_up>
    netif_set_link_up(netif);
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f008 fde0 	bl	8011c78 <netif_set_link_up>
 80090b8:	e001      	b.n	80090be <low_level_init+0x276>
    }

  }
  else
  {
    Error_Handler();
 80090ba:	f7f8 fe75 	bl	8001da8 <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

  if(HAL_GetREVID() == 0x1000)
 80090be:	f7f9 fc9f 	bl	8002a00 <HAL_GetREVID>
 80090c2:	4603      	mov	r3, r0
 80090c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090c8:	d10f      	bne.n	80090ea <low_level_init+0x2a2>
  {
    /*
      This thread will keep resetting the RMII interface until good frames are received
    */
    osThreadDef(RMII_Watchdog, RMII_Thread, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE);
 80090ca:	4b14      	ldr	r3, [pc, #80]	@ (800911c <low_level_init+0x2d4>)
 80090cc:	f107 040c 	add.w	r4, r7, #12
 80090d0:	461d      	mov	r5, r3
 80090d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80090d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80090d6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80090da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osThreadCreate (osThread(RMII_Watchdog), NULL);
 80090de:	f107 030c 	add.w	r3, r7, #12
 80090e2:	2100      	movs	r1, #0
 80090e4:	4618      	mov	r0, r3
 80090e6:	f000 fbf2 	bl	80098ce <osThreadCreate>
  }
}
 80090ea:	37d0      	adds	r7, #208	@ 0xd0
 80090ec:	46bd      	mov	sp, r7
 80090ee:	bdb0      	pop	{r4, r5, r7, pc}
 80090f0:	200082d8 	.word	0x200082d8
 80090f4:	40028000 	.word	0x40028000
 80090f8:	200002a8 	.word	0x200002a8
 80090fc:	20000208 	.word	0x20000208
 8009100:	20008388 	.word	0x20008388
 8009104:	08024c2c 	.word	0x08024c2c
 8009108:	200082d0 	.word	0x200082d0
 800910c:	200082d4 	.word	0x200082d4
 8009110:	080211fc 	.word	0x080211fc
 8009114:	2000001c 	.word	0x2000001c
 8009118:	200083c0 	.word	0x200083c0
 800911c:	08021228 	.word	0x08021228

08009120 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b092      	sub	sp, #72	@ 0x48
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
 8009128:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800912a:	2300      	movs	r3, #0
 800912c:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800912e:	2300      	movs	r3, #0
 8009130:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 8009132:	2300      	movs	r3, #0
 8009134:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8009138:	f107 030c 	add.w	r3, r7, #12
 800913c:	2230      	movs	r2, #48	@ 0x30
 800913e:	2100      	movs	r1, #0
 8009140:	4618      	mov	r0, r3
 8009142:	f015 f983 	bl	801e44c <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8009146:	f107 030c 	add.w	r3, r7, #12
 800914a:	2230      	movs	r2, #48	@ 0x30
 800914c:	2100      	movs	r1, #0
 800914e:	4618      	mov	r0, r3
 8009150:	f015 f97c 	bl	801e44c <memset>

  for(q = p; q != NULL; q = q->next)
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	643b      	str	r3, [r7, #64]	@ 0x40
 8009158:	e045      	b.n	80091e6 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800915a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800915c:	2b03      	cmp	r3, #3
 800915e:	d902      	bls.n	8009166 <low_level_output+0x46>
      return ERR_IF;
 8009160:	f06f 030b 	mvn.w	r3, #11
 8009164:	e07f      	b.n	8009266 <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 8009166:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009168:	6859      	ldr	r1, [r3, #4]
 800916a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800916c:	4613      	mov	r3, r2
 800916e:	005b      	lsls	r3, r3, #1
 8009170:	4413      	add	r3, r2
 8009172:	009b      	lsls	r3, r3, #2
 8009174:	3348      	adds	r3, #72	@ 0x48
 8009176:	443b      	add	r3, r7
 8009178:	3b3c      	subs	r3, #60	@ 0x3c
 800917a:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800917c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800917e:	895b      	ldrh	r3, [r3, #10]
 8009180:	4619      	mov	r1, r3
 8009182:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009184:	4613      	mov	r3, r2
 8009186:	005b      	lsls	r3, r3, #1
 8009188:	4413      	add	r3, r2
 800918a:	009b      	lsls	r3, r3, #2
 800918c:	3348      	adds	r3, #72	@ 0x48
 800918e:	443b      	add	r3, r7
 8009190:	3b38      	subs	r3, #56	@ 0x38
 8009192:	6019      	str	r1, [r3, #0]

    if(i>0)
 8009194:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009196:	2b00      	cmp	r3, #0
 8009198:	d011      	beq.n	80091be <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800919a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800919c:	1e5a      	subs	r2, r3, #1
 800919e:	f107 000c 	add.w	r0, r7, #12
 80091a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80091a4:	460b      	mov	r3, r1
 80091a6:	005b      	lsls	r3, r3, #1
 80091a8:	440b      	add	r3, r1
 80091aa:	009b      	lsls	r3, r3, #2
 80091ac:	18c1      	adds	r1, r0, r3
 80091ae:	4613      	mov	r3, r2
 80091b0:	005b      	lsls	r3, r3, #1
 80091b2:	4413      	add	r3, r2
 80091b4:	009b      	lsls	r3, r3, #2
 80091b6:	3348      	adds	r3, #72	@ 0x48
 80091b8:	443b      	add	r3, r7
 80091ba:	3b34      	subs	r3, #52	@ 0x34
 80091bc:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 80091be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d109      	bne.n	80091da <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 80091c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091c8:	4613      	mov	r3, r2
 80091ca:	005b      	lsls	r3, r3, #1
 80091cc:	4413      	add	r3, r2
 80091ce:	009b      	lsls	r3, r3, #2
 80091d0:	3348      	adds	r3, #72	@ 0x48
 80091d2:	443b      	add	r3, r7
 80091d4:	3b34      	subs	r3, #52	@ 0x34
 80091d6:	2200      	movs	r2, #0
 80091d8:	601a      	str	r2, [r3, #0]
    }

    i++;
 80091da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091dc:	3301      	adds	r3, #1
 80091de:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 80091e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80091e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d1b6      	bne.n	800915a <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	891b      	ldrh	r3, [r3, #8]
 80091f0:	461a      	mov	r2, r3
 80091f2:	4b1f      	ldr	r3, [pc, #124]	@ (8009270 <low_level_output+0x150>)
 80091f4:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 80091f6:	4a1e      	ldr	r2, [pc, #120]	@ (8009270 <low_level_output+0x150>)
 80091f8:	f107 030c 	add.w	r3, r7, #12
 80091fc:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 80091fe:	4a1c      	ldr	r2, [pc, #112]	@ (8009270 <low_level_output+0x150>)
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 8009204:	6838      	ldr	r0, [r7, #0]
 8009206:	f009 fa59 	bl	80126bc <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800920a:	4919      	ldr	r1, [pc, #100]	@ (8009270 <low_level_output+0x150>)
 800920c:	4819      	ldr	r0, [pc, #100]	@ (8009274 <low_level_output+0x154>)
 800920e:	f7fa fa79 	bl	8003704 <HAL_ETH_Transmit_IT>
 8009212:	4603      	mov	r3, r0
 8009214:	2b00      	cmp	r3, #0
 8009216:	d103      	bne.n	8009220 <low_level_output+0x100>
    {
      errval = ERR_OK;
 8009218:	2300      	movs	r3, #0
 800921a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800921e:	e01b      	b.n	8009258 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 8009220:	4814      	ldr	r0, [pc, #80]	@ (8009274 <low_level_output+0x154>)
 8009222:	f7fa ff21 	bl	8004068 <HAL_ETH_GetError>
 8009226:	4603      	mov	r3, r0
 8009228:	f003 0302 	and.w	r3, r3, #2
 800922c:	2b00      	cmp	r3, #0
 800922e:	d00d      	beq.n	800924c <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreWait(  TxPktSemaphore, ETHIF_TX_TIMEOUT);
 8009230:	4b11      	ldr	r3, [pc, #68]	@ (8009278 <low_level_output+0x158>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8009238:	4618      	mov	r0, r3
 800923a:	f000 fc83 	bl	8009b44 <osSemaphoreWait>
        HAL_ETH_ReleaseTxPacket(&heth);
 800923e:	480d      	ldr	r0, [pc, #52]	@ (8009274 <low_level_output+0x154>)
 8009240:	f7fa fc00 	bl	8003a44 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 8009244:	23fe      	movs	r3, #254	@ 0xfe
 8009246:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800924a:	e005      	b.n	8009258 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800924c:	6838      	ldr	r0, [r7, #0]
 800924e:	f009 f98f 	bl	8012570 <pbuf_free>
        errval =  ERR_IF;
 8009252:	23f4      	movs	r3, #244	@ 0xf4
 8009254:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 8009258:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800925c:	f113 0f02 	cmn.w	r3, #2
 8009260:	d0d3      	beq.n	800920a <low_level_output+0xea>

  return errval;
 8009262:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8009266:	4618      	mov	r0, r3
 8009268:	3748      	adds	r7, #72	@ 0x48
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
 800926e:	bf00      	nop
 8009270:	20008388 	.word	0x20008388
 8009274:	200082d8 	.word	0x200082d8
 8009278:	200082d4 	.word	0x200082d4

0800927c <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b084      	sub	sp, #16
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8009284:	2300      	movs	r3, #0
 8009286:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 8009288:	4b07      	ldr	r3, [pc, #28]	@ (80092a8 <low_level_input+0x2c>)
 800928a:	781b      	ldrb	r3, [r3, #0]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d105      	bne.n	800929c <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 8009290:	f107 030c 	add.w	r3, r7, #12
 8009294:	4619      	mov	r1, r3
 8009296:	4805      	ldr	r0, [pc, #20]	@ (80092ac <low_level_input+0x30>)
 8009298:	f7fa fa90 	bl	80037bc <HAL_ETH_ReadData>
  }

  return p;
 800929c:	68fb      	ldr	r3, [r7, #12]
}
 800929e:	4618      	mov	r0, r3
 80092a0:	3710      	adds	r7, #16
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}
 80092a6:	bf00      	nop
 80092a8:	200082cc 	.word	0x200082cc
 80092ac:	200082d8 	.word	0x200082d8

080092b0 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b084      	sub	sp, #16
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80092b8:	2300      	movs	r3, #0
 80092ba:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80092c0:	4b0f      	ldr	r3, [pc, #60]	@ (8009300 <ethernetif_input+0x50>)
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80092c8:	4618      	mov	r0, r3
 80092ca:	f000 fc3b 	bl	8009b44 <osSemaphoreWait>
 80092ce:	4603      	mov	r3, r0
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d1f5      	bne.n	80092c0 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 80092d4:	68b8      	ldr	r0, [r7, #8]
 80092d6:	f7ff ffd1 	bl	800927c <low_level_input>
 80092da:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d00a      	beq.n	80092f8 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	691b      	ldr	r3, [r3, #16]
 80092e6:	68b9      	ldr	r1, [r7, #8]
 80092e8:	68f8      	ldr	r0, [r7, #12]
 80092ea:	4798      	blx	r3
 80092ec:	4603      	mov	r3, r0
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d002      	beq.n	80092f8 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 80092f2:	68f8      	ldr	r0, [r7, #12]
 80092f4:	f009 f93c 	bl	8012570 <pbuf_free>
          }
        }
      } while(p!=NULL);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d1ea      	bne.n	80092d4 <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80092fe:	e7df      	b.n	80092c0 <ethernetif_input+0x10>
 8009300:	200082d0 	.word	0x200082d0

08009304 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b082      	sub	sp, #8
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d106      	bne.n	8009320 <ethernetif_init+0x1c>
 8009312:	4b0e      	ldr	r3, [pc, #56]	@ (800934c <ethernetif_init+0x48>)
 8009314:	f240 2217 	movw	r2, #535	@ 0x217
 8009318:	490d      	ldr	r1, [pc, #52]	@ (8009350 <ethernetif_init+0x4c>)
 800931a:	480e      	ldr	r0, [pc, #56]	@ (8009354 <ethernetif_init+0x50>)
 800931c:	f015 f85a 	bl	801e3d4 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2273      	movs	r2, #115	@ 0x73
 8009324:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2274      	movs	r2, #116	@ 0x74
 800932c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	4a09      	ldr	r2, [pc, #36]	@ (8009358 <ethernetif_init+0x54>)
 8009334:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	4a08      	ldr	r2, [pc, #32]	@ (800935c <ethernetif_init+0x58>)
 800933a:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	f7ff fd83 	bl	8008e48 <low_level_init>

  return ERR_OK;
 8009342:	2300      	movs	r3, #0
}
 8009344:	4618      	mov	r0, r3
 8009346:	3708      	adds	r7, #8
 8009348:	46bd      	mov	sp, r7
 800934a:	bd80      	pop	{r7, pc}
 800934c:	08021244 	.word	0x08021244
 8009350:	08021260 	.word	0x08021260
 8009354:	08021270 	.word	0x08021270
 8009358:	0801a6bd 	.word	0x0801a6bd
 800935c:	08009121 	.word	0x08009121

08009360 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b084      	sub	sp, #16
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800936c:	68f9      	ldr	r1, [r7, #12]
 800936e:	4809      	ldr	r0, [pc, #36]	@ (8009394 <pbuf_free_custom+0x34>)
 8009370:	f008 f9c8 	bl	8011704 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 8009374:	4b08      	ldr	r3, [pc, #32]	@ (8009398 <pbuf_free_custom+0x38>)
 8009376:	781b      	ldrb	r3, [r3, #0]
 8009378:	2b01      	cmp	r3, #1
 800937a:	d107      	bne.n	800938c <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800937c:	4b06      	ldr	r3, [pc, #24]	@ (8009398 <pbuf_free_custom+0x38>)
 800937e:	2200      	movs	r2, #0
 8009380:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 8009382:	4b06      	ldr	r3, [pc, #24]	@ (800939c <pbuf_free_custom+0x3c>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	4618      	mov	r0, r3
 8009388:	f000 fc2a 	bl	8009be0 <osSemaphoreRelease>
  }
}
 800938c:	bf00      	nop
 800938e:	3710      	adds	r7, #16
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}
 8009394:	08024c2c 	.word	0x08024c2c
 8009398:	200082cc 	.word	0x200082cc
 800939c:	200082d0 	.word	0x200082d0

080093a0 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80093a4:	f7f9 fafc 	bl	80029a0 <HAL_GetTick>
 80093a8:	4603      	mov	r3, r0
}
 80093aa:	4618      	mov	r0, r3
 80093ac:	bd80      	pop	{r7, pc}
	...

080093b0 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b08e      	sub	sp, #56	@ 0x38
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80093b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80093bc:	2200      	movs	r2, #0
 80093be:	601a      	str	r2, [r3, #0]
 80093c0:	605a      	str	r2, [r3, #4]
 80093c2:	609a      	str	r2, [r3, #8]
 80093c4:	60da      	str	r2, [r3, #12]
 80093c6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	4a52      	ldr	r2, [pc, #328]	@ (8009518 <HAL_ETH_MspInit+0x168>)
 80093ce:	4293      	cmp	r3, r2
 80093d0:	f040 809e 	bne.w	8009510 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 80093d4:	4b51      	ldr	r3, [pc, #324]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 80093d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093d8:	4a50      	ldr	r2, [pc, #320]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 80093da:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80093de:	6313      	str	r3, [r2, #48]	@ 0x30
 80093e0:	4b4e      	ldr	r3, [pc, #312]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 80093e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80093e8:	623b      	str	r3, [r7, #32]
 80093ea:	6a3b      	ldr	r3, [r7, #32]
 80093ec:	4b4b      	ldr	r3, [pc, #300]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 80093ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093f0:	4a4a      	ldr	r2, [pc, #296]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 80093f2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80093f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80093f8:	4b48      	ldr	r3, [pc, #288]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 80093fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009400:	61fb      	str	r3, [r7, #28]
 8009402:	69fb      	ldr	r3, [r7, #28]
 8009404:	4b45      	ldr	r3, [pc, #276]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 8009406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009408:	4a44      	ldr	r2, [pc, #272]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 800940a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800940e:	6313      	str	r3, [r2, #48]	@ 0x30
 8009410:	4b42      	ldr	r3, [pc, #264]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 8009412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009414:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009418:	61bb      	str	r3, [r7, #24]
 800941a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800941c:	4b3f      	ldr	r3, [pc, #252]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 800941e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009420:	4a3e      	ldr	r2, [pc, #248]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 8009422:	f043 0304 	orr.w	r3, r3, #4
 8009426:	6313      	str	r3, [r2, #48]	@ 0x30
 8009428:	4b3c      	ldr	r3, [pc, #240]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 800942a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800942c:	f003 0304 	and.w	r3, r3, #4
 8009430:	617b      	str	r3, [r7, #20]
 8009432:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009434:	4b39      	ldr	r3, [pc, #228]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 8009436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009438:	4a38      	ldr	r2, [pc, #224]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 800943a:	f043 0301 	orr.w	r3, r3, #1
 800943e:	6313      	str	r3, [r2, #48]	@ 0x30
 8009440:	4b36      	ldr	r3, [pc, #216]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 8009442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009444:	f003 0301 	and.w	r3, r3, #1
 8009448:	613b      	str	r3, [r7, #16]
 800944a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800944c:	4b33      	ldr	r3, [pc, #204]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 800944e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009450:	4a32      	ldr	r2, [pc, #200]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 8009452:	f043 0302 	orr.w	r3, r3, #2
 8009456:	6313      	str	r3, [r2, #48]	@ 0x30
 8009458:	4b30      	ldr	r3, [pc, #192]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 800945a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800945c:	f003 0302 	and.w	r3, r3, #2
 8009460:	60fb      	str	r3, [r7, #12]
 8009462:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8009464:	4b2d      	ldr	r3, [pc, #180]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 8009466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009468:	4a2c      	ldr	r2, [pc, #176]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 800946a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800946e:	6313      	str	r3, [r2, #48]	@ 0x30
 8009470:	4b2a      	ldr	r3, [pc, #168]	@ (800951c <HAL_ETH_MspInit+0x16c>)
 8009472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009474:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009478:	60bb      	str	r3, [r7, #8]
 800947a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800947c:	2332      	movs	r3, #50	@ 0x32
 800947e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009480:	2302      	movs	r3, #2
 8009482:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009484:	2300      	movs	r3, #0
 8009486:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009488:	2303      	movs	r3, #3
 800948a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800948c:	230b      	movs	r3, #11
 800948e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009490:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009494:	4619      	mov	r1, r3
 8009496:	4822      	ldr	r0, [pc, #136]	@ (8009520 <HAL_ETH_MspInit+0x170>)
 8009498:	f7fb fa20 	bl	80048dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800949c:	2386      	movs	r3, #134	@ 0x86
 800949e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094a0:	2302      	movs	r3, #2
 80094a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094a4:	2300      	movs	r3, #0
 80094a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80094a8:	2303      	movs	r3, #3
 80094aa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80094ac:	230b      	movs	r3, #11
 80094ae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80094b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80094b4:	4619      	mov	r1, r3
 80094b6:	481b      	ldr	r0, [pc, #108]	@ (8009524 <HAL_ETH_MspInit+0x174>)
 80094b8:	f7fb fa10 	bl	80048dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80094bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80094c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094c2:	2302      	movs	r3, #2
 80094c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094c6:	2300      	movs	r3, #0
 80094c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80094ca:	2303      	movs	r3, #3
 80094cc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80094ce:	230b      	movs	r3, #11
 80094d0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80094d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80094d6:	4619      	mov	r1, r3
 80094d8:	4813      	ldr	r0, [pc, #76]	@ (8009528 <HAL_ETH_MspInit+0x178>)
 80094da:	f7fb f9ff 	bl	80048dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80094de:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80094e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094e4:	2302      	movs	r3, #2
 80094e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094e8:	2300      	movs	r3, #0
 80094ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80094ec:	2303      	movs	r3, #3
 80094ee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80094f0:	230b      	movs	r3, #11
 80094f2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80094f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80094f8:	4619      	mov	r1, r3
 80094fa:	480c      	ldr	r0, [pc, #48]	@ (800952c <HAL_ETH_MspInit+0x17c>)
 80094fc:	f7fb f9ee 	bl	80048dc <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8009500:	2200      	movs	r2, #0
 8009502:	2105      	movs	r1, #5
 8009504:	203d      	movs	r0, #61	@ 0x3d
 8009506:	f7f9 fb3f 	bl	8002b88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800950a:	203d      	movs	r0, #61	@ 0x3d
 800950c:	f7f9 fb58 	bl	8002bc0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8009510:	bf00      	nop
 8009512:	3738      	adds	r7, #56	@ 0x38
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}
 8009518:	40028000 	.word	0x40028000
 800951c:	40023800 	.word	0x40023800
 8009520:	40020800 	.word	0x40020800
 8009524:	40020000 	.word	0x40020000
 8009528:	40020400 	.word	0x40020400
 800952c:	40021800 	.word	0x40021800

08009530 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8009534:	4802      	ldr	r0, [pc, #8]	@ (8009540 <ETH_PHY_IO_Init+0x10>)
 8009536:	f7fa fd55 	bl	8003fe4 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800953a:	2300      	movs	r3, #0
}
 800953c:	4618      	mov	r0, r3
 800953e:	bd80      	pop	{r7, pc}
 8009540:	200082d8 	.word	0x200082d8

08009544 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8009544:	b480      	push	{r7}
 8009546:	af00      	add	r7, sp, #0
  return 0;
 8009548:	2300      	movs	r3, #0
}
 800954a:	4618      	mov	r0, r3
 800954c:	46bd      	mov	sp, r7
 800954e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009552:	4770      	bx	lr

08009554 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b084      	sub	sp, #16
 8009558:	af00      	add	r7, sp, #0
 800955a:	60f8      	str	r0, [r7, #12]
 800955c:	60b9      	str	r1, [r7, #8]
 800955e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	68ba      	ldr	r2, [r7, #8]
 8009564:	68f9      	ldr	r1, [r7, #12]
 8009566:	4807      	ldr	r0, [pc, #28]	@ (8009584 <ETH_PHY_IO_ReadReg+0x30>)
 8009568:	f7fa fb96 	bl	8003c98 <HAL_ETH_ReadPHYRegister>
 800956c:	4603      	mov	r3, r0
 800956e:	2b00      	cmp	r3, #0
 8009570:	d002      	beq.n	8009578 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8009572:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009576:	e000      	b.n	800957a <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8009578:	2300      	movs	r3, #0
}
 800957a:	4618      	mov	r0, r3
 800957c:	3710      	adds	r7, #16
 800957e:	46bd      	mov	sp, r7
 8009580:	bd80      	pop	{r7, pc}
 8009582:	bf00      	nop
 8009584:	200082d8 	.word	0x200082d8

08009588 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b084      	sub	sp, #16
 800958c:	af00      	add	r7, sp, #0
 800958e:	60f8      	str	r0, [r7, #12]
 8009590:	60b9      	str	r1, [r7, #8]
 8009592:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	68ba      	ldr	r2, [r7, #8]
 8009598:	68f9      	ldr	r1, [r7, #12]
 800959a:	4807      	ldr	r0, [pc, #28]	@ (80095b8 <ETH_PHY_IO_WriteReg+0x30>)
 800959c:	f7fa fbc7 	bl	8003d2e <HAL_ETH_WritePHYRegister>
 80095a0:	4603      	mov	r3, r0
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d002      	beq.n	80095ac <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 80095a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80095aa:	e000      	b.n	80095ae <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 80095ac:	2300      	movs	r3, #0
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	3710      	adds	r7, #16
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bd80      	pop	{r7, pc}
 80095b6:	bf00      	nop
 80095b8:	200082d8 	.word	0x200082d8

080095bc <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80095c0:	f7f9 f9ee 	bl	80029a0 <HAL_GetTick>
 80095c4:	4603      	mov	r3, r0
}
 80095c6:	4618      	mov	r0, r3
 80095c8:	bd80      	pop	{r7, pc}
	...

080095cc <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b0a0      	sub	sp, #128	@ 0x80
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 80095d4:	f107 0308 	add.w	r3, r7, #8
 80095d8:	2264      	movs	r2, #100	@ 0x64
 80095da:	2100      	movs	r1, #0
 80095dc:	4618      	mov	r0, r3
 80095de:	f014 ff35 	bl	801e44c <memset>
  int32_t PHYLinkState = 0;
 80095e2:	2300      	movs	r3, #0
 80095e4:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 80095e6:	2300      	movs	r3, #0
 80095e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80095ea:	2300      	movs	r3, #0
 80095ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 80095ee:	2300      	movs	r3, #0
 80095f0:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80095f6:	483a      	ldr	r0, [pc, #232]	@ (80096e0 <ethernet_link_thread+0x114>)
 80095f8:	f7f9 f92a 	bl	8002850 <LAN8742_GetLinkState>
 80095fc:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 80095fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009600:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009604:	089b      	lsrs	r3, r3, #2
 8009606:	f003 0301 	and.w	r3, r3, #1
 800960a:	b2db      	uxtb	r3, r3
 800960c:	2b00      	cmp	r3, #0
 800960e:	d00c      	beq.n	800962a <ethernet_link_thread+0x5e>
 8009610:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009612:	2b01      	cmp	r3, #1
 8009614:	dc09      	bgt.n	800962a <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 8009616:	4833      	ldr	r0, [pc, #204]	@ (80096e4 <ethernet_link_thread+0x118>)
 8009618:	f7f9 fff4 	bl	8003604 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800961c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800961e:	f008 faf9 	bl	8011c14 <netif_set_down>
    netif_set_link_down(netif);
 8009622:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009624:	f008 fb5c 	bl	8011ce0 <netif_set_link_down>
 8009628:	e055      	b.n	80096d6 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800962a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800962c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009630:	f003 0304 	and.w	r3, r3, #4
 8009634:	2b00      	cmp	r3, #0
 8009636:	d14e      	bne.n	80096d6 <ethernet_link_thread+0x10a>
 8009638:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800963a:	2b01      	cmp	r3, #1
 800963c:	dd4b      	ble.n	80096d6 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800963e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009640:	3b02      	subs	r3, #2
 8009642:	2b03      	cmp	r3, #3
 8009644:	d82a      	bhi.n	800969c <ethernet_link_thread+0xd0>
 8009646:	a201      	add	r2, pc, #4	@ (adr r2, 800964c <ethernet_link_thread+0x80>)
 8009648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800964c:	0800965d 	.word	0x0800965d
 8009650:	0800966f 	.word	0x0800966f
 8009654:	0800967f 	.word	0x0800967f
 8009658:	0800968f 	.word	0x0800968f
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800965c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009660:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8009662:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009666:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8009668:	2301      	movs	r3, #1
 800966a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800966c:	e017      	b.n	800969e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800966e:	2300      	movs	r3, #0
 8009670:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8009672:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009676:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8009678:	2301      	movs	r3, #1
 800967a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800967c:	e00f      	b.n	800969e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800967e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009682:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8009684:	2300      	movs	r3, #0
 8009686:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8009688:	2301      	movs	r3, #1
 800968a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800968c:	e007      	b.n	800969e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800968e:	2300      	movs	r3, #0
 8009690:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8009692:	2300      	movs	r3, #0
 8009694:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8009696:	2301      	movs	r3, #1
 8009698:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800969a:	e000      	b.n	800969e <ethernet_link_thread+0xd2>
    default:
      break;
 800969c:	bf00      	nop
    }

    if(linkchanged)
 800969e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d018      	beq.n	80096d6 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 80096a4:	f107 0308 	add.w	r3, r7, #8
 80096a8:	4619      	mov	r1, r3
 80096aa:	480e      	ldr	r0, [pc, #56]	@ (80096e4 <ethernet_link_thread+0x118>)
 80096ac:	f7fa fb88 	bl	8003dc0 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 80096b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80096b2:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 80096b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096b6:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 80096b8:	f107 0308 	add.w	r3, r7, #8
 80096bc:	4619      	mov	r1, r3
 80096be:	4809      	ldr	r0, [pc, #36]	@ (80096e4 <ethernet_link_thread+0x118>)
 80096c0:	f7fa fc75 	bl	8003fae <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 80096c4:	4807      	ldr	r0, [pc, #28]	@ (80096e4 <ethernet_link_thread+0x118>)
 80096c6:	f7f9 ff2d 	bl	8003524 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 80096ca:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80096cc:	f008 fa36 	bl	8011b3c <netif_set_up>
      netif_set_link_up(netif);
 80096d0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80096d2:	f008 fad1 	bl	8011c78 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 80096d6:	2064      	movs	r0, #100	@ 0x64
 80096d8:	f000 f951 	bl	800997e <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80096dc:	e78b      	b.n	80095f6 <ethernet_link_thread+0x2a>
 80096de:	bf00      	nop
 80096e0:	200083c0 	.word	0x200083c0
 80096e4:	200082d8 	.word	0x200082d8

080096e8 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b086      	sub	sp, #24
 80096ec:	af02      	add	r7, sp, #8
 80096ee:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 80096f0:	4812      	ldr	r0, [pc, #72]	@ (800973c <HAL_ETH_RxAllocateCallback+0x54>)
 80096f2:	f007 ff93 	bl	801161c <memp_malloc_pool>
 80096f6:	60f8      	str	r0, [r7, #12]
  if (p)
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d014      	beq.n	8009728 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f103 0220 	add.w	r2, r3, #32
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	4a0d      	ldr	r2, [pc, #52]	@ (8009740 <HAL_ETH_RxAllocateCallback+0x58>)
 800970c:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8009716:	9201      	str	r2, [sp, #4]
 8009718:	9300      	str	r3, [sp, #0]
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	2241      	movs	r2, #65	@ 0x41
 800971e:	2100      	movs	r1, #0
 8009720:	2000      	movs	r0, #0
 8009722:	f008 fd39 	bl	8012198 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8009726:	e005      	b.n	8009734 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 8009728:	4b06      	ldr	r3, [pc, #24]	@ (8009744 <HAL_ETH_RxAllocateCallback+0x5c>)
 800972a:	2201      	movs	r2, #1
 800972c:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2200      	movs	r2, #0
 8009732:	601a      	str	r2, [r3, #0]
}
 8009734:	bf00      	nop
 8009736:	3710      	adds	r7, #16
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}
 800973c:	08024c2c 	.word	0x08024c2c
 8009740:	08009361 	.word	0x08009361
 8009744:	200082cc 	.word	0x200082cc

08009748 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b088      	sub	sp, #32
 800974c:	af00      	add	r7, sp, #0
 800974e:	60f8      	str	r0, [r7, #12]
 8009750:	60b9      	str	r1, [r7, #8]
 8009752:	607a      	str	r2, [r7, #4]
 8009754:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800975e:	2300      	movs	r3, #0
 8009760:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	3b20      	subs	r3, #32
 8009766:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 8009768:	69fb      	ldr	r3, [r7, #28]
 800976a:	2200      	movs	r2, #0
 800976c:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800976e:	69fb      	ldr	r3, [r7, #28]
 8009770:	2200      	movs	r2, #0
 8009772:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8009774:	69fb      	ldr	r3, [r7, #28]
 8009776:	887a      	ldrh	r2, [r7, #2]
 8009778:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800977a:	69bb      	ldr	r3, [r7, #24]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d103      	bne.n	800978a <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 8009782:	69bb      	ldr	r3, [r7, #24]
 8009784:	69fa      	ldr	r2, [r7, #28]
 8009786:	601a      	str	r2, [r3, #0]
 8009788:	e003      	b.n	8009792 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800978a:	697b      	ldr	r3, [r7, #20]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	69fa      	ldr	r2, [r7, #28]
 8009790:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	69fa      	ldr	r2, [r7, #28]
 8009796:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8009798:	69bb      	ldr	r3, [r7, #24]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	61fb      	str	r3, [r7, #28]
 800979e:	e009      	b.n	80097b4 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 80097a0:	69fb      	ldr	r3, [r7, #28]
 80097a2:	891a      	ldrh	r2, [r3, #8]
 80097a4:	887b      	ldrh	r3, [r7, #2]
 80097a6:	4413      	add	r3, r2
 80097a8:	b29a      	uxth	r2, r3
 80097aa:	69fb      	ldr	r3, [r7, #28]
 80097ac:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 80097ae:	69fb      	ldr	r3, [r7, #28]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	61fb      	str	r3, [r7, #28]
 80097b4:	69fb      	ldr	r3, [r7, #28]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d1f2      	bne.n	80097a0 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 80097ba:	887b      	ldrh	r3, [r7, #2]
 80097bc:	4619      	mov	r1, r3
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f7ff fade 	bl	8008d80 <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 80097c4:	bf00      	nop
 80097c6:	3720      	adds	r7, #32
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd80      	pop	{r7, pc}

080097cc <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b082      	sub	sp, #8
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 80097d4:	6878      	ldr	r0, [r7, #4]
 80097d6:	f008 fecb 	bl	8012570 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 80097da:	bf00      	nop
 80097dc:	3708      	adds	r7, #8
 80097de:	46bd      	mov	sp, r7
 80097e0:	bd80      	pop	{r7, pc}
	...

080097e4 <RMII_Thread>:
/* USER CODE BEGIN 8 */

/* USER CODE END 8 */

void RMII_Thread( void const * argument )
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b082      	sub	sp, #8
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
  (void) argument;

  for(;;)
  {
    /* some unicast good packets are received */
    if(heth.Instance->MMCRGUFCR > 0U)
 80097ec:	4b15      	ldr	r3, [pc, #84]	@ (8009844 <RMII_Thread+0x60>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d003      	beq.n	8009800 <RMII_Thread+0x1c>
    {
      /* RMII Init is OK: Delete the Thread */
      osThreadTerminate(NULL);
 80097f8:	2000      	movs	r0, #0
 80097fa:	f000 f8b4 	bl	8009966 <osThreadTerminate>
 80097fe:	e7f5      	b.n	80097ec <RMII_Thread+0x8>
    }
    else if(heth.Instance->MMCRFCECR > 10U)
 8009800:	4b10      	ldr	r3, [pc, #64]	@ (8009844 <RMII_Thread+0x60>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 8009808:	2b0a      	cmp	r3, #10
 800980a:	d916      	bls.n	800983a <RMII_Thread+0x56>
    {
      /* ETH received too many packets with CRC errors, resetting RMII */
      SYSCFG->PMC &= ~SYSCFG_PMC_MII_RMII_SEL;
 800980c:	4b0e      	ldr	r3, [pc, #56]	@ (8009848 <RMII_Thread+0x64>)
 800980e:	685b      	ldr	r3, [r3, #4]
 8009810:	4a0d      	ldr	r2, [pc, #52]	@ (8009848 <RMII_Thread+0x64>)
 8009812:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009816:	6053      	str	r3, [r2, #4]
      SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL;
 8009818:	4b0b      	ldr	r3, [pc, #44]	@ (8009848 <RMII_Thread+0x64>)
 800981a:	685b      	ldr	r3, [r3, #4]
 800981c:	4a0a      	ldr	r2, [pc, #40]	@ (8009848 <RMII_Thread+0x64>)
 800981e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009822:	6053      	str	r3, [r2, #4]

      heth.Instance->MMCCR |= ETH_MMCCR_CR;
 8009824:	4b07      	ldr	r3, [pc, #28]	@ (8009844 <RMII_Thread+0x60>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800982c:	4b05      	ldr	r3, [pc, #20]	@ (8009844 <RMII_Thread+0x60>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	f042 0201 	orr.w	r2, r2, #1
 8009834:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8009838:	e7d8      	b.n	80097ec <RMII_Thread+0x8>
    }
    else
    {
      /* Delay 200 ms */
      osDelay(200);
 800983a:	20c8      	movs	r0, #200	@ 0xc8
 800983c:	f000 f89f 	bl	800997e <osDelay>
    if(heth.Instance->MMCRGUFCR > 0U)
 8009840:	e7d4      	b.n	80097ec <RMII_Thread+0x8>
 8009842:	bf00      	nop
 8009844:	200082d8 	.word	0x200082d8
 8009848:	40013800 	.word	0x40013800

0800984c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800984c:	b480      	push	{r7}
 800984e:	b085      	sub	sp, #20
 8009850:	af00      	add	r7, sp, #0
 8009852:	4603      	mov	r3, r0
 8009854:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009856:	2300      	movs	r3, #0
 8009858:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800985a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800985e:	2b84      	cmp	r3, #132	@ 0x84
 8009860:	d005      	beq.n	800986e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009862:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	4413      	add	r3, r2
 800986a:	3303      	adds	r3, #3
 800986c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800986e:	68fb      	ldr	r3, [r7, #12]
}
 8009870:	4618      	mov	r0, r3
 8009872:	3714      	adds	r7, #20
 8009874:	46bd      	mov	sp, r7
 8009876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987a:	4770      	bx	lr

0800987c <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800987c:	b480      	push	{r7}
 800987e:	b083      	sub	sp, #12
 8009880:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009882:	f3ef 8305 	mrs	r3, IPSR
 8009886:	607b      	str	r3, [r7, #4]
  return(result);
 8009888:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800988a:	2b00      	cmp	r3, #0
 800988c:	bf14      	ite	ne
 800988e:	2301      	movne	r3, #1
 8009890:	2300      	moveq	r3, #0
 8009892:	b2db      	uxtb	r3, r3
}
 8009894:	4618      	mov	r0, r3
 8009896:	370c      	adds	r7, #12
 8009898:	46bd      	mov	sp, r7
 800989a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989e:	4770      	bx	lr

080098a0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80098a4:	f001 fe4c 	bl	800b540 <vTaskStartScheduler>
  
  return osOK;
 80098a8:	2300      	movs	r3, #0
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	bd80      	pop	{r7, pc}

080098ae <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 80098ae:	b580      	push	{r7, lr}
 80098b0:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 80098b2:	f7ff ffe3 	bl	800987c <inHandlerMode>
 80098b6:	4603      	mov	r3, r0
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d003      	beq.n	80098c4 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 80098bc:	f001 ff6c 	bl	800b798 <xTaskGetTickCountFromISR>
 80098c0:	4603      	mov	r3, r0
 80098c2:	e002      	b.n	80098ca <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 80098c4:	f001 ff58 	bl	800b778 <xTaskGetTickCount>
 80098c8:	4603      	mov	r3, r0
  }
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	bd80      	pop	{r7, pc}

080098ce <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80098ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098d0:	b089      	sub	sp, #36	@ 0x24
 80098d2:	af04      	add	r7, sp, #16
 80098d4:	6078      	str	r0, [r7, #4]
 80098d6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	695b      	ldr	r3, [r3, #20]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d020      	beq.n	8009922 <osThreadCreate+0x54>
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	699b      	ldr	r3, [r3, #24]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d01c      	beq.n	8009922 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	685c      	ldr	r4, [r3, #4]
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	691e      	ldr	r6, [r3, #16]
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80098fa:	4618      	mov	r0, r3
 80098fc:	f7ff ffa6 	bl	800984c <makeFreeRtosPriority>
 8009900:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	695b      	ldr	r3, [r3, #20]
 8009906:	687a      	ldr	r2, [r7, #4]
 8009908:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800990a:	9202      	str	r2, [sp, #8]
 800990c:	9301      	str	r3, [sp, #4]
 800990e:	9100      	str	r1, [sp, #0]
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	4632      	mov	r2, r6
 8009914:	4629      	mov	r1, r5
 8009916:	4620      	mov	r0, r4
 8009918:	f001 fb90 	bl	800b03c <xTaskCreateStatic>
 800991c:	4603      	mov	r3, r0
 800991e:	60fb      	str	r3, [r7, #12]
 8009920:	e01c      	b.n	800995c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	685c      	ldr	r4, [r3, #4]
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800992e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009936:	4618      	mov	r0, r3
 8009938:	f7ff ff88 	bl	800984c <makeFreeRtosPriority>
 800993c:	4602      	mov	r2, r0
 800993e:	f107 030c 	add.w	r3, r7, #12
 8009942:	9301      	str	r3, [sp, #4]
 8009944:	9200      	str	r2, [sp, #0]
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	4632      	mov	r2, r6
 800994a:	4629      	mov	r1, r5
 800994c:	4620      	mov	r0, r4
 800994e:	f001 fbdb 	bl	800b108 <xTaskCreate>
 8009952:	4603      	mov	r3, r0
 8009954:	2b01      	cmp	r3, #1
 8009956:	d001      	beq.n	800995c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009958:	2300      	movs	r3, #0
 800995a:	e000      	b.n	800995e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800995c:	68fb      	ldr	r3, [r7, #12]
}
 800995e:	4618      	mov	r0, r3
 8009960:	3714      	adds	r7, #20
 8009962:	46bd      	mov	sp, r7
 8009964:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009966 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 8009966:	b580      	push	{r7, lr}
 8009968:	b082      	sub	sp, #8
 800996a:	af00      	add	r7, sp, #0
 800996c:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 800996e:	6878      	ldr	r0, [r7, #4]
 8009970:	f001 fd1c 	bl	800b3ac <vTaskDelete>
  return osOK;
 8009974:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 8009976:	4618      	mov	r0, r3
 8009978:	3708      	adds	r7, #8
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}

0800997e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800997e:	b580      	push	{r7, lr}
 8009980:	b084      	sub	sp, #16
 8009982:	af00      	add	r7, sp, #0
 8009984:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d001      	beq.n	8009994 <osDelay+0x16>
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	e000      	b.n	8009996 <osDelay+0x18>
 8009994:	2301      	movs	r3, #1
 8009996:	4618      	mov	r0, r3
 8009998:	f001 fd9a 	bl	800b4d0 <vTaskDelay>
  
  return osOK;
 800999c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800999e:	4618      	mov	r0, r3
 80099a0:	3710      	adds	r7, #16
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}

080099a6 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80099a6:	b580      	push	{r7, lr}
 80099a8:	b082      	sub	sp, #8
 80099aa:	af00      	add	r7, sp, #0
 80099ac:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	685b      	ldr	r3, [r3, #4]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d007      	beq.n	80099c6 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	685b      	ldr	r3, [r3, #4]
 80099ba:	4619      	mov	r1, r3
 80099bc:	2001      	movs	r0, #1
 80099be:	f000 fc9a 	bl	800a2f6 <xQueueCreateMutexStatic>
 80099c2:	4603      	mov	r3, r0
 80099c4:	e003      	b.n	80099ce <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 80099c6:	2001      	movs	r0, #1
 80099c8:	f000 fc7d 	bl	800a2c6 <xQueueCreateMutex>
 80099cc:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	3708      	adds	r7, #8
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}
	...

080099d8 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b084      	sub	sp, #16
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
 80099e0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80099e2:	2300      	movs	r3, #0
 80099e4:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d101      	bne.n	80099f0 <osMutexWait+0x18>
    return osErrorParameter;
 80099ec:	2380      	movs	r3, #128	@ 0x80
 80099ee:	e03a      	b.n	8009a66 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 80099f0:	2300      	movs	r3, #0
 80099f2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80099fa:	d103      	bne.n	8009a04 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 80099fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009a00:	60fb      	str	r3, [r7, #12]
 8009a02:	e009      	b.n	8009a18 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d006      	beq.n	8009a18 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d101      	bne.n	8009a18 <osMutexWait+0x40>
      ticks = 1;
 8009a14:	2301      	movs	r3, #1
 8009a16:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8009a18:	f7ff ff30 	bl	800987c <inHandlerMode>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d017      	beq.n	8009a52 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8009a22:	f107 0308 	add.w	r3, r7, #8
 8009a26:	461a      	mov	r2, r3
 8009a28:	2100      	movs	r1, #0
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f001 f8c4 	bl	800abb8 <xQueueReceiveFromISR>
 8009a30:	4603      	mov	r3, r0
 8009a32:	2b01      	cmp	r3, #1
 8009a34:	d001      	beq.n	8009a3a <osMutexWait+0x62>
      return osErrorOS;
 8009a36:	23ff      	movs	r3, #255	@ 0xff
 8009a38:	e015      	b.n	8009a66 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d011      	beq.n	8009a64 <osMutexWait+0x8c>
 8009a40:	4b0b      	ldr	r3, [pc, #44]	@ (8009a70 <osMutexWait+0x98>)
 8009a42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a46:	601a      	str	r2, [r3, #0]
 8009a48:	f3bf 8f4f 	dsb	sy
 8009a4c:	f3bf 8f6f 	isb	sy
 8009a50:	e008      	b.n	8009a64 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8009a52:	68f9      	ldr	r1, [r7, #12]
 8009a54:	6878      	ldr	r0, [r7, #4]
 8009a56:	f000 ff97 	bl	800a988 <xQueueSemaphoreTake>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	d001      	beq.n	8009a64 <osMutexWait+0x8c>
    return osErrorOS;
 8009a60:	23ff      	movs	r3, #255	@ 0xff
 8009a62:	e000      	b.n	8009a66 <osMutexWait+0x8e>
  }
  
  return osOK;
 8009a64:	2300      	movs	r3, #0
}
 8009a66:	4618      	mov	r0, r3
 8009a68:	3710      	adds	r7, #16
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}
 8009a6e:	bf00      	nop
 8009a70:	e000ed04 	.word	0xe000ed04

08009a74 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b084      	sub	sp, #16
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8009a80:	2300      	movs	r3, #0
 8009a82:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8009a84:	f7ff fefa 	bl	800987c <inHandlerMode>
 8009a88:	4603      	mov	r3, r0
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d016      	beq.n	8009abc <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8009a8e:	f107 0308 	add.w	r3, r7, #8
 8009a92:	4619      	mov	r1, r3
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	f000 fdf6 	bl	800a686 <xQueueGiveFromISR>
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	2b01      	cmp	r3, #1
 8009a9e:	d001      	beq.n	8009aa4 <osMutexRelease+0x30>
      return osErrorOS;
 8009aa0:	23ff      	movs	r3, #255	@ 0xff
 8009aa2:	e017      	b.n	8009ad4 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009aa4:	68bb      	ldr	r3, [r7, #8]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d013      	beq.n	8009ad2 <osMutexRelease+0x5e>
 8009aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8009adc <osMutexRelease+0x68>)
 8009aac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ab0:	601a      	str	r2, [r3, #0]
 8009ab2:	f3bf 8f4f 	dsb	sy
 8009ab6:	f3bf 8f6f 	isb	sy
 8009aba:	e00a      	b.n	8009ad2 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8009abc:	2300      	movs	r3, #0
 8009abe:	2200      	movs	r2, #0
 8009ac0:	2100      	movs	r1, #0
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f000 fc32 	bl	800a32c <xQueueGenericSend>
 8009ac8:	4603      	mov	r3, r0
 8009aca:	2b01      	cmp	r3, #1
 8009acc:	d001      	beq.n	8009ad2 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8009ace:	23ff      	movs	r3, #255	@ 0xff
 8009ad0:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	3710      	adds	r7, #16
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	bd80      	pop	{r7, pc}
 8009adc:	e000ed04 	.word	0xe000ed04

08009ae0 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b086      	sub	sp, #24
 8009ae4:	af02      	add	r7, sp, #8
 8009ae6:	6078      	str	r0, [r7, #4]
 8009ae8:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	685b      	ldr	r3, [r3, #4]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d00f      	beq.n	8009b12 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8009af2:	683b      	ldr	r3, [r7, #0]
 8009af4:	2b01      	cmp	r3, #1
 8009af6:	d10a      	bne.n	8009b0e <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	685b      	ldr	r3, [r3, #4]
 8009afc:	2203      	movs	r2, #3
 8009afe:	9200      	str	r2, [sp, #0]
 8009b00:	2200      	movs	r2, #0
 8009b02:	2100      	movs	r1, #0
 8009b04:	2001      	movs	r0, #1
 8009b06:	f000 fadb 	bl	800a0c0 <xQueueGenericCreateStatic>
 8009b0a:	4603      	mov	r3, r0
 8009b0c:	e016      	b.n	8009b3c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	e014      	b.n	8009b3c <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	2b01      	cmp	r3, #1
 8009b16:	d110      	bne.n	8009b3a <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8009b18:	2203      	movs	r2, #3
 8009b1a:	2100      	movs	r1, #0
 8009b1c:	2001      	movs	r0, #1
 8009b1e:	f000 fb56 	bl	800a1ce <xQueueGenericCreate>
 8009b22:	60f8      	str	r0, [r7, #12]
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d005      	beq.n	8009b36 <osSemaphoreCreate+0x56>
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	2100      	movs	r1, #0
 8009b30:	68f8      	ldr	r0, [r7, #12]
 8009b32:	f000 fbfb 	bl	800a32c <xQueueGenericSend>
      return sema;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	e000      	b.n	8009b3c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8009b3a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3710      	adds	r7, #16
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}

08009b44 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b084      	sub	sp, #16
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
 8009b4c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8009b4e:	2300      	movs	r3, #0
 8009b50:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d101      	bne.n	8009b5c <osSemaphoreWait+0x18>
    return osErrorParameter;
 8009b58:	2380      	movs	r3, #128	@ 0x80
 8009b5a:	e03a      	b.n	8009bd2 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009b66:	d103      	bne.n	8009b70 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8009b68:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009b6c:	60fb      	str	r3, [r7, #12]
 8009b6e:	e009      	b.n	8009b84 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d006      	beq.n	8009b84 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d101      	bne.n	8009b84 <osSemaphoreWait+0x40>
      ticks = 1;
 8009b80:	2301      	movs	r3, #1
 8009b82:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8009b84:	f7ff fe7a 	bl	800987c <inHandlerMode>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d017      	beq.n	8009bbe <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8009b8e:	f107 0308 	add.w	r3, r7, #8
 8009b92:	461a      	mov	r2, r3
 8009b94:	2100      	movs	r1, #0
 8009b96:	6878      	ldr	r0, [r7, #4]
 8009b98:	f001 f80e 	bl	800abb8 <xQueueReceiveFromISR>
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	2b01      	cmp	r3, #1
 8009ba0:	d001      	beq.n	8009ba6 <osSemaphoreWait+0x62>
      return osErrorOS;
 8009ba2:	23ff      	movs	r3, #255	@ 0xff
 8009ba4:	e015      	b.n	8009bd2 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8009ba6:	68bb      	ldr	r3, [r7, #8]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d011      	beq.n	8009bd0 <osSemaphoreWait+0x8c>
 8009bac:	4b0b      	ldr	r3, [pc, #44]	@ (8009bdc <osSemaphoreWait+0x98>)
 8009bae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009bb2:	601a      	str	r2, [r3, #0]
 8009bb4:	f3bf 8f4f 	dsb	sy
 8009bb8:	f3bf 8f6f 	isb	sy
 8009bbc:	e008      	b.n	8009bd0 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8009bbe:	68f9      	ldr	r1, [r7, #12]
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	f000 fee1 	bl	800a988 <xQueueSemaphoreTake>
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	2b01      	cmp	r3, #1
 8009bca:	d001      	beq.n	8009bd0 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8009bcc:	23ff      	movs	r3, #255	@ 0xff
 8009bce:	e000      	b.n	8009bd2 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8009bd0:	2300      	movs	r3, #0
}
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	3710      	adds	r7, #16
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}
 8009bda:	bf00      	nop
 8009bdc:	e000ed04 	.word	0xe000ed04

08009be0 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b084      	sub	sp, #16
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8009be8:	2300      	movs	r3, #0
 8009bea:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8009bec:	2300      	movs	r3, #0
 8009bee:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8009bf0:	f7ff fe44 	bl	800987c <inHandlerMode>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d016      	beq.n	8009c28 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8009bfa:	f107 0308 	add.w	r3, r7, #8
 8009bfe:	4619      	mov	r1, r3
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f000 fd40 	bl	800a686 <xQueueGiveFromISR>
 8009c06:	4603      	mov	r3, r0
 8009c08:	2b01      	cmp	r3, #1
 8009c0a:	d001      	beq.n	8009c10 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8009c0c:	23ff      	movs	r3, #255	@ 0xff
 8009c0e:	e017      	b.n	8009c40 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d013      	beq.n	8009c3e <osSemaphoreRelease+0x5e>
 8009c16:	4b0c      	ldr	r3, [pc, #48]	@ (8009c48 <osSemaphoreRelease+0x68>)
 8009c18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c1c:	601a      	str	r2, [r3, #0]
 8009c1e:	f3bf 8f4f 	dsb	sy
 8009c22:	f3bf 8f6f 	isb	sy
 8009c26:	e00a      	b.n	8009c3e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8009c28:	2300      	movs	r3, #0
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	2100      	movs	r1, #0
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f000 fb7c 	bl	800a32c <xQueueGenericSend>
 8009c34:	4603      	mov	r3, r0
 8009c36:	2b01      	cmp	r3, #1
 8009c38:	d001      	beq.n	8009c3e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8009c3a:	23ff      	movs	r3, #255	@ 0xff
 8009c3c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
}
 8009c40:	4618      	mov	r0, r3
 8009c42:	3710      	adds	r7, #16
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bd80      	pop	{r7, pc}
 8009c48:	e000ed04 	.word	0xe000ed04

08009c4c <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b082      	sub	sp, #8
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009c54:	f7ff fe12 	bl	800987c <inHandlerMode>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d001      	beq.n	8009c62 <osSemaphoreDelete+0x16>
    return osErrorISR;
 8009c5e:	2382      	movs	r3, #130	@ 0x82
 8009c60:	e003      	b.n	8009c6a <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8009c62:	6878      	ldr	r0, [r7, #4]
 8009c64:	f001 f872 	bl	800ad4c <vQueueDelete>

  return osOK; 
 8009c68:	2300      	movs	r3, #0
}
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	3708      	adds	r7, #8
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	bd80      	pop	{r7, pc}

08009c72 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8009c72:	b590      	push	{r4, r7, lr}
 8009c74:	b085      	sub	sp, #20
 8009c76:	af02      	add	r7, sp, #8
 8009c78:	6078      	str	r0, [r7, #4]
 8009c7a:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	689b      	ldr	r3, [r3, #8]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d011      	beq.n	8009ca8 <osMessageCreate+0x36>
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	68db      	ldr	r3, [r3, #12]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d00d      	beq.n	8009ca8 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	6818      	ldr	r0, [r3, #0]
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6859      	ldr	r1, [r3, #4]
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	689a      	ldr	r2, [r3, #8]
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	68db      	ldr	r3, [r3, #12]
 8009c9c:	2400      	movs	r4, #0
 8009c9e:	9400      	str	r4, [sp, #0]
 8009ca0:	f000 fa0e 	bl	800a0c0 <xQueueGenericCreateStatic>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	e008      	b.n	8009cba <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	6818      	ldr	r0, [r3, #0]
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	685b      	ldr	r3, [r3, #4]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	4619      	mov	r1, r3
 8009cb4:	f000 fa8b 	bl	800a1ce <xQueueGenericCreate>
 8009cb8:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	370c      	adds	r7, #12
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd90      	pop	{r4, r7, pc}
	...

08009cc4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b086      	sub	sp, #24
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	60f8      	str	r0, [r7, #12]
 8009ccc:	60b9      	str	r1, [r7, #8]
 8009cce:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8009cd8:	697b      	ldr	r3, [r7, #20]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d101      	bne.n	8009ce2 <osMessagePut+0x1e>
    ticks = 1;
 8009cde:	2301      	movs	r3, #1
 8009ce0:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8009ce2:	f7ff fdcb 	bl	800987c <inHandlerMode>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d018      	beq.n	8009d1e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8009cec:	f107 0210 	add.w	r2, r7, #16
 8009cf0:	f107 0108 	add.w	r1, r7, #8
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	68f8      	ldr	r0, [r7, #12]
 8009cf8:	f000 fc22 	bl	800a540 <xQueueGenericSendFromISR>
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	2b01      	cmp	r3, #1
 8009d00:	d001      	beq.n	8009d06 <osMessagePut+0x42>
      return osErrorOS;
 8009d02:	23ff      	movs	r3, #255	@ 0xff
 8009d04:	e018      	b.n	8009d38 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009d06:	693b      	ldr	r3, [r7, #16]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d014      	beq.n	8009d36 <osMessagePut+0x72>
 8009d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8009d40 <osMessagePut+0x7c>)
 8009d0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d12:	601a      	str	r2, [r3, #0]
 8009d14:	f3bf 8f4f 	dsb	sy
 8009d18:	f3bf 8f6f 	isb	sy
 8009d1c:	e00b      	b.n	8009d36 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8009d1e:	f107 0108 	add.w	r1, r7, #8
 8009d22:	2300      	movs	r3, #0
 8009d24:	697a      	ldr	r2, [r7, #20]
 8009d26:	68f8      	ldr	r0, [r7, #12]
 8009d28:	f000 fb00 	bl	800a32c <xQueueGenericSend>
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	2b01      	cmp	r3, #1
 8009d30:	d001      	beq.n	8009d36 <osMessagePut+0x72>
      return osErrorOS;
 8009d32:	23ff      	movs	r3, #255	@ 0xff
 8009d34:	e000      	b.n	8009d38 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8009d36:	2300      	movs	r3, #0
}
 8009d38:	4618      	mov	r0, r3
 8009d3a:	3718      	adds	r7, #24
 8009d3c:	46bd      	mov	sp, r7
 8009d3e:	bd80      	pop	{r7, pc}
 8009d40:	e000ed04 	.word	0xe000ed04

08009d44 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8009d44:	b590      	push	{r4, r7, lr}
 8009d46:	b08b      	sub	sp, #44	@ 0x2c
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	60f8      	str	r0, [r7, #12]
 8009d4c:	60b9      	str	r1, [r7, #8]
 8009d4e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8009d54:	2300      	movs	r3, #0
 8009d56:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d10a      	bne.n	8009d74 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8009d5e:	2380      	movs	r3, #128	@ 0x80
 8009d60:	617b      	str	r3, [r7, #20]
    return event;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	461c      	mov	r4, r3
 8009d66:	f107 0314 	add.w	r3, r7, #20
 8009d6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009d6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009d72:	e054      	b.n	8009e1e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8009d74:	2300      	movs	r3, #0
 8009d76:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8009d78:	2300      	movs	r3, #0
 8009d7a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d82:	d103      	bne.n	8009d8c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8009d84:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009d88:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d8a:	e009      	b.n	8009da0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d006      	beq.n	8009da0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8009d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d101      	bne.n	8009da0 <osMessageGet+0x5c>
      ticks = 1;
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8009da0:	f7ff fd6c 	bl	800987c <inHandlerMode>
 8009da4:	4603      	mov	r3, r0
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d01c      	beq.n	8009de4 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8009daa:	f107 0220 	add.w	r2, r7, #32
 8009dae:	f107 0314 	add.w	r3, r7, #20
 8009db2:	3304      	adds	r3, #4
 8009db4:	4619      	mov	r1, r3
 8009db6:	68b8      	ldr	r0, [r7, #8]
 8009db8:	f000 fefe 	bl	800abb8 <xQueueReceiveFromISR>
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	2b01      	cmp	r3, #1
 8009dc0:	d102      	bne.n	8009dc8 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8009dc2:	2310      	movs	r3, #16
 8009dc4:	617b      	str	r3, [r7, #20]
 8009dc6:	e001      	b.n	8009dcc <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8009dc8:	2300      	movs	r3, #0
 8009dca:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009dcc:	6a3b      	ldr	r3, [r7, #32]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d01d      	beq.n	8009e0e <osMessageGet+0xca>
 8009dd2:	4b15      	ldr	r3, [pc, #84]	@ (8009e28 <osMessageGet+0xe4>)
 8009dd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009dd8:	601a      	str	r2, [r3, #0]
 8009dda:	f3bf 8f4f 	dsb	sy
 8009dde:	f3bf 8f6f 	isb	sy
 8009de2:	e014      	b.n	8009e0e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8009de4:	f107 0314 	add.w	r3, r7, #20
 8009de8:	3304      	adds	r3, #4
 8009dea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009dec:	4619      	mov	r1, r3
 8009dee:	68b8      	ldr	r0, [r7, #8]
 8009df0:	f000 fce2 	bl	800a7b8 <xQueueReceive>
 8009df4:	4603      	mov	r3, r0
 8009df6:	2b01      	cmp	r3, #1
 8009df8:	d102      	bne.n	8009e00 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8009dfa:	2310      	movs	r3, #16
 8009dfc:	617b      	str	r3, [r7, #20]
 8009dfe:	e006      	b.n	8009e0e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8009e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d101      	bne.n	8009e0a <osMessageGet+0xc6>
 8009e06:	2300      	movs	r3, #0
 8009e08:	e000      	b.n	8009e0c <osMessageGet+0xc8>
 8009e0a:	2340      	movs	r3, #64	@ 0x40
 8009e0c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	461c      	mov	r4, r3
 8009e12:	f107 0314 	add.w	r3, r7, #20
 8009e16:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009e1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8009e1e:	68f8      	ldr	r0, [r7, #12]
 8009e20:	372c      	adds	r7, #44	@ 0x2c
 8009e22:	46bd      	mov	sp, r7
 8009e24:	bd90      	pop	{r4, r7, pc}
 8009e26:	bf00      	nop
 8009e28:	e000ed04 	.word	0xe000ed04

08009e2c <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b082      	sub	sp, #8
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009e34:	f7ff fd22 	bl	800987c <inHandlerMode>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d004      	beq.n	8009e48 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f000 ff63 	bl	800ad0a <uxQueueMessagesWaitingFromISR>
 8009e44:	4603      	mov	r3, r0
 8009e46:	e003      	b.n	8009e50 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8009e48:	6878      	ldr	r0, [r7, #4]
 8009e4a:	f000 ff3d 	bl	800acc8 <uxQueueMessagesWaiting>
 8009e4e:	4603      	mov	r3, r0
  }
}
 8009e50:	4618      	mov	r0, r3
 8009e52:	3708      	adds	r7, #8
 8009e54:	46bd      	mov	sp, r7
 8009e56:	bd80      	pop	{r7, pc}

08009e58 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b082      	sub	sp, #8
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009e60:	f7ff fd0c 	bl	800987c <inHandlerMode>
 8009e64:	4603      	mov	r3, r0
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d001      	beq.n	8009e6e <osMessageDelete+0x16>
    return osErrorISR;
 8009e6a:	2382      	movs	r3, #130	@ 0x82
 8009e6c:	e003      	b.n	8009e76 <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f000 ff6c 	bl	800ad4c <vQueueDelete>

  return osOK; 
 8009e74:	2300      	movs	r3, #0
}
 8009e76:	4618      	mov	r0, r3
 8009e78:	3708      	adds	r7, #8
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}

08009e7e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009e7e:	b480      	push	{r7}
 8009e80:	b083      	sub	sp, #12
 8009e82:	af00      	add	r7, sp, #0
 8009e84:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f103 0208 	add.w	r2, r3, #8
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009e96:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	f103 0208 	add.w	r2, r3, #8
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f103 0208 	add.w	r2, r3, #8
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2200      	movs	r2, #0
 8009eb0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009eb2:	bf00      	nop
 8009eb4:	370c      	adds	r7, #12
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ebc:	4770      	bx	lr

08009ebe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009ebe:	b480      	push	{r7}
 8009ec0:	b083      	sub	sp, #12
 8009ec2:	af00      	add	r7, sp, #0
 8009ec4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2200      	movs	r2, #0
 8009eca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009ecc:	bf00      	nop
 8009ece:	370c      	adds	r7, #12
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed6:	4770      	bx	lr

08009ed8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009ed8:	b480      	push	{r7}
 8009eda:	b085      	sub	sp, #20
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
 8009ee0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	685b      	ldr	r3, [r3, #4]
 8009ee6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	68fa      	ldr	r2, [r7, #12]
 8009eec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	689a      	ldr	r2, [r3, #8]
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	689b      	ldr	r3, [r3, #8]
 8009efa:	683a      	ldr	r2, [r7, #0]
 8009efc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	683a      	ldr	r2, [r7, #0]
 8009f02:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	687a      	ldr	r2, [r7, #4]
 8009f08:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	1c5a      	adds	r2, r3, #1
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	601a      	str	r2, [r3, #0]
}
 8009f14:	bf00      	nop
 8009f16:	3714      	adds	r7, #20
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1e:	4770      	bx	lr

08009f20 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009f20:	b480      	push	{r7}
 8009f22:	b085      	sub	sp, #20
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
 8009f28:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f36:	d103      	bne.n	8009f40 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	691b      	ldr	r3, [r3, #16]
 8009f3c:	60fb      	str	r3, [r7, #12]
 8009f3e:	e00c      	b.n	8009f5a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	3308      	adds	r3, #8
 8009f44:	60fb      	str	r3, [r7, #12]
 8009f46:	e002      	b.n	8009f4e <vListInsert+0x2e>
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	685b      	ldr	r3, [r3, #4]
 8009f4c:	60fb      	str	r3, [r7, #12]
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	685b      	ldr	r3, [r3, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	68ba      	ldr	r2, [r7, #8]
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d2f6      	bcs.n	8009f48 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	685a      	ldr	r2, [r3, #4]
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009f62:	683b      	ldr	r3, [r7, #0]
 8009f64:	685b      	ldr	r3, [r3, #4]
 8009f66:	683a      	ldr	r2, [r7, #0]
 8009f68:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	68fa      	ldr	r2, [r7, #12]
 8009f6e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	683a      	ldr	r2, [r7, #0]
 8009f74:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	687a      	ldr	r2, [r7, #4]
 8009f7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	1c5a      	adds	r2, r3, #1
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	601a      	str	r2, [r3, #0]
}
 8009f86:	bf00      	nop
 8009f88:	3714      	adds	r7, #20
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f90:	4770      	bx	lr

08009f92 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009f92:	b480      	push	{r7}
 8009f94:	b085      	sub	sp, #20
 8009f96:	af00      	add	r7, sp, #0
 8009f98:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	691b      	ldr	r3, [r3, #16]
 8009f9e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	685b      	ldr	r3, [r3, #4]
 8009fa4:	687a      	ldr	r2, [r7, #4]
 8009fa6:	6892      	ldr	r2, [r2, #8]
 8009fa8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	689b      	ldr	r3, [r3, #8]
 8009fae:	687a      	ldr	r2, [r7, #4]
 8009fb0:	6852      	ldr	r2, [r2, #4]
 8009fb2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	685b      	ldr	r3, [r3, #4]
 8009fb8:	687a      	ldr	r2, [r7, #4]
 8009fba:	429a      	cmp	r2, r3
 8009fbc:	d103      	bne.n	8009fc6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	689a      	ldr	r2, [r3, #8]
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	1e5a      	subs	r2, r3, #1
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	681b      	ldr	r3, [r3, #0]
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	3714      	adds	r7, #20
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe4:	4770      	bx	lr
	...

08009fe8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b084      	sub	sp, #16
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
 8009ff0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d10d      	bne.n	800a018 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a000:	b672      	cpsid	i
 800a002:	f383 8811 	msr	BASEPRI, r3
 800a006:	f3bf 8f6f 	isb	sy
 800a00a:	f3bf 8f4f 	dsb	sy
 800a00e:	b662      	cpsie	i
 800a010:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a012:	bf00      	nop
 800a014:	bf00      	nop
 800a016:	e7fd      	b.n	800a014 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800a018:	f002 fa38 	bl	800c48c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	681a      	ldr	r2, [r3, #0]
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a024:	68f9      	ldr	r1, [r7, #12]
 800a026:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a028:	fb01 f303 	mul.w	r3, r1, r3
 800a02c:	441a      	add	r2, r3
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	2200      	movs	r2, #0
 800a036:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	681a      	ldr	r2, [r3, #0]
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	681a      	ldr	r2, [r3, #0]
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a048:	3b01      	subs	r3, #1
 800a04a:	68f9      	ldr	r1, [r7, #12]
 800a04c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a04e:	fb01 f303 	mul.w	r3, r1, r3
 800a052:	441a      	add	r2, r3
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	22ff      	movs	r2, #255	@ 0xff
 800a05c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	22ff      	movs	r2, #255	@ 0xff
 800a064:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d114      	bne.n	800a098 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	691b      	ldr	r3, [r3, #16]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d01a      	beq.n	800a0ac <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	3310      	adds	r3, #16
 800a07a:	4618      	mov	r0, r3
 800a07c:	f001 fce8 	bl	800ba50 <xTaskRemoveFromEventList>
 800a080:	4603      	mov	r3, r0
 800a082:	2b00      	cmp	r3, #0
 800a084:	d012      	beq.n	800a0ac <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a086:	4b0d      	ldr	r3, [pc, #52]	@ (800a0bc <xQueueGenericReset+0xd4>)
 800a088:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a08c:	601a      	str	r2, [r3, #0]
 800a08e:	f3bf 8f4f 	dsb	sy
 800a092:	f3bf 8f6f 	isb	sy
 800a096:	e009      	b.n	800a0ac <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	3310      	adds	r3, #16
 800a09c:	4618      	mov	r0, r3
 800a09e:	f7ff feee 	bl	8009e7e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	3324      	adds	r3, #36	@ 0x24
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	f7ff fee9 	bl	8009e7e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a0ac:	f002 fa24 	bl	800c4f8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a0b0:	2301      	movs	r3, #1
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	3710      	adds	r7, #16
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}
 800a0ba:	bf00      	nop
 800a0bc:	e000ed04 	.word	0xe000ed04

0800a0c0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b08e      	sub	sp, #56	@ 0x38
 800a0c4:	af02      	add	r7, sp, #8
 800a0c6:	60f8      	str	r0, [r7, #12]
 800a0c8:	60b9      	str	r1, [r7, #8]
 800a0ca:	607a      	str	r2, [r7, #4]
 800a0cc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d10d      	bne.n	800a0f0 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800a0d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0d8:	b672      	cpsid	i
 800a0da:	f383 8811 	msr	BASEPRI, r3
 800a0de:	f3bf 8f6f 	isb	sy
 800a0e2:	f3bf 8f4f 	dsb	sy
 800a0e6:	b662      	cpsie	i
 800a0e8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a0ea:	bf00      	nop
 800a0ec:	bf00      	nop
 800a0ee:	e7fd      	b.n	800a0ec <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a0f0:	683b      	ldr	r3, [r7, #0]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d10d      	bne.n	800a112 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800a0f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0fa:	b672      	cpsid	i
 800a0fc:	f383 8811 	msr	BASEPRI, r3
 800a100:	f3bf 8f6f 	isb	sy
 800a104:	f3bf 8f4f 	dsb	sy
 800a108:	b662      	cpsie	i
 800a10a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a10c:	bf00      	nop
 800a10e:	bf00      	nop
 800a110:	e7fd      	b.n	800a10e <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d002      	beq.n	800a11e <xQueueGenericCreateStatic+0x5e>
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d001      	beq.n	800a122 <xQueueGenericCreateStatic+0x62>
 800a11e:	2301      	movs	r3, #1
 800a120:	e000      	b.n	800a124 <xQueueGenericCreateStatic+0x64>
 800a122:	2300      	movs	r3, #0
 800a124:	2b00      	cmp	r3, #0
 800a126:	d10d      	bne.n	800a144 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800a128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a12c:	b672      	cpsid	i
 800a12e:	f383 8811 	msr	BASEPRI, r3
 800a132:	f3bf 8f6f 	isb	sy
 800a136:	f3bf 8f4f 	dsb	sy
 800a13a:	b662      	cpsie	i
 800a13c:	623b      	str	r3, [r7, #32]
}
 800a13e:	bf00      	nop
 800a140:	bf00      	nop
 800a142:	e7fd      	b.n	800a140 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d102      	bne.n	800a150 <xQueueGenericCreateStatic+0x90>
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d101      	bne.n	800a154 <xQueueGenericCreateStatic+0x94>
 800a150:	2301      	movs	r3, #1
 800a152:	e000      	b.n	800a156 <xQueueGenericCreateStatic+0x96>
 800a154:	2300      	movs	r3, #0
 800a156:	2b00      	cmp	r3, #0
 800a158:	d10d      	bne.n	800a176 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800a15a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a15e:	b672      	cpsid	i
 800a160:	f383 8811 	msr	BASEPRI, r3
 800a164:	f3bf 8f6f 	isb	sy
 800a168:	f3bf 8f4f 	dsb	sy
 800a16c:	b662      	cpsie	i
 800a16e:	61fb      	str	r3, [r7, #28]
}
 800a170:	bf00      	nop
 800a172:	bf00      	nop
 800a174:	e7fd      	b.n	800a172 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a176:	2348      	movs	r3, #72	@ 0x48
 800a178:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a17a:	697b      	ldr	r3, [r7, #20]
 800a17c:	2b48      	cmp	r3, #72	@ 0x48
 800a17e:	d00d      	beq.n	800a19c <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800a180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a184:	b672      	cpsid	i
 800a186:	f383 8811 	msr	BASEPRI, r3
 800a18a:	f3bf 8f6f 	isb	sy
 800a18e:	f3bf 8f4f 	dsb	sy
 800a192:	b662      	cpsie	i
 800a194:	61bb      	str	r3, [r7, #24]
}
 800a196:	bf00      	nop
 800a198:	bf00      	nop
 800a19a:	e7fd      	b.n	800a198 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a19c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a1a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d00d      	beq.n	800a1c4 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a1a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1aa:	2201      	movs	r2, #1
 800a1ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a1b0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a1b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1b6:	9300      	str	r3, [sp, #0]
 800a1b8:	4613      	mov	r3, r2
 800a1ba:	687a      	ldr	r2, [r7, #4]
 800a1bc:	68b9      	ldr	r1, [r7, #8]
 800a1be:	68f8      	ldr	r0, [r7, #12]
 800a1c0:	f000 f848 	bl	800a254 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a1c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	3730      	adds	r7, #48	@ 0x30
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}

0800a1ce <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a1ce:	b580      	push	{r7, lr}
 800a1d0:	b08a      	sub	sp, #40	@ 0x28
 800a1d2:	af02      	add	r7, sp, #8
 800a1d4:	60f8      	str	r0, [r7, #12]
 800a1d6:	60b9      	str	r1, [r7, #8]
 800a1d8:	4613      	mov	r3, r2
 800a1da:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d10d      	bne.n	800a1fe <xQueueGenericCreate+0x30>
	__asm volatile
 800a1e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1e6:	b672      	cpsid	i
 800a1e8:	f383 8811 	msr	BASEPRI, r3
 800a1ec:	f3bf 8f6f 	isb	sy
 800a1f0:	f3bf 8f4f 	dsb	sy
 800a1f4:	b662      	cpsie	i
 800a1f6:	613b      	str	r3, [r7, #16]
}
 800a1f8:	bf00      	nop
 800a1fa:	bf00      	nop
 800a1fc:	e7fd      	b.n	800a1fa <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	2b00      	cmp	r3, #0
 800a202:	d102      	bne.n	800a20a <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800a204:	2300      	movs	r3, #0
 800a206:	61fb      	str	r3, [r7, #28]
 800a208:	e004      	b.n	800a214 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	68ba      	ldr	r2, [r7, #8]
 800a20e:	fb02 f303 	mul.w	r3, r2, r3
 800a212:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a214:	69fb      	ldr	r3, [r7, #28]
 800a216:	3348      	adds	r3, #72	@ 0x48
 800a218:	4618      	mov	r0, r3
 800a21a:	f002 fa65 	bl	800c6e8 <pvPortMalloc>
 800a21e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a220:	69bb      	ldr	r3, [r7, #24]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d011      	beq.n	800a24a <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a226:	69bb      	ldr	r3, [r7, #24]
 800a228:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a22a:	697b      	ldr	r3, [r7, #20]
 800a22c:	3348      	adds	r3, #72	@ 0x48
 800a22e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a230:	69bb      	ldr	r3, [r7, #24]
 800a232:	2200      	movs	r2, #0
 800a234:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a238:	79fa      	ldrb	r2, [r7, #7]
 800a23a:	69bb      	ldr	r3, [r7, #24]
 800a23c:	9300      	str	r3, [sp, #0]
 800a23e:	4613      	mov	r3, r2
 800a240:	697a      	ldr	r2, [r7, #20]
 800a242:	68b9      	ldr	r1, [r7, #8]
 800a244:	68f8      	ldr	r0, [r7, #12]
 800a246:	f000 f805 	bl	800a254 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a24a:	69bb      	ldr	r3, [r7, #24]
	}
 800a24c:	4618      	mov	r0, r3
 800a24e:	3720      	adds	r7, #32
 800a250:	46bd      	mov	sp, r7
 800a252:	bd80      	pop	{r7, pc}

0800a254 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b084      	sub	sp, #16
 800a258:	af00      	add	r7, sp, #0
 800a25a:	60f8      	str	r0, [r7, #12]
 800a25c:	60b9      	str	r1, [r7, #8]
 800a25e:	607a      	str	r2, [r7, #4]
 800a260:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d103      	bne.n	800a270 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a268:	69bb      	ldr	r3, [r7, #24]
 800a26a:	69ba      	ldr	r2, [r7, #24]
 800a26c:	601a      	str	r2, [r3, #0]
 800a26e:	e002      	b.n	800a276 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a270:	69bb      	ldr	r3, [r7, #24]
 800a272:	687a      	ldr	r2, [r7, #4]
 800a274:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a276:	69bb      	ldr	r3, [r7, #24]
 800a278:	68fa      	ldr	r2, [r7, #12]
 800a27a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a27c:	69bb      	ldr	r3, [r7, #24]
 800a27e:	68ba      	ldr	r2, [r7, #8]
 800a280:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a282:	2101      	movs	r1, #1
 800a284:	69b8      	ldr	r0, [r7, #24]
 800a286:	f7ff feaf 	bl	8009fe8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a28a:	bf00      	nop
 800a28c:	3710      	adds	r7, #16
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}

0800a292 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a292:	b580      	push	{r7, lr}
 800a294:	b082      	sub	sp, #8
 800a296:	af00      	add	r7, sp, #0
 800a298:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d00e      	beq.n	800a2be <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	2100      	movs	r1, #0
 800a2b8:	6878      	ldr	r0, [r7, #4]
 800a2ba:	f000 f837 	bl	800a32c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a2be:	bf00      	nop
 800a2c0:	3708      	adds	r7, #8
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}

0800a2c6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a2c6:	b580      	push	{r7, lr}
 800a2c8:	b086      	sub	sp, #24
 800a2ca:	af00      	add	r7, sp, #0
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a2d0:	2301      	movs	r3, #1
 800a2d2:	617b      	str	r3, [r7, #20]
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a2d8:	79fb      	ldrb	r3, [r7, #7]
 800a2da:	461a      	mov	r2, r3
 800a2dc:	6939      	ldr	r1, [r7, #16]
 800a2de:	6978      	ldr	r0, [r7, #20]
 800a2e0:	f7ff ff75 	bl	800a1ce <xQueueGenericCreate>
 800a2e4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a2e6:	68f8      	ldr	r0, [r7, #12]
 800a2e8:	f7ff ffd3 	bl	800a292 <prvInitialiseMutex>

		return xNewQueue;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
	}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	3718      	adds	r7, #24
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bd80      	pop	{r7, pc}

0800a2f6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800a2f6:	b580      	push	{r7, lr}
 800a2f8:	b088      	sub	sp, #32
 800a2fa:	af02      	add	r7, sp, #8
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	6039      	str	r1, [r7, #0]
 800a300:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a302:	2301      	movs	r3, #1
 800a304:	617b      	str	r3, [r7, #20]
 800a306:	2300      	movs	r3, #0
 800a308:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800a30a:	79fb      	ldrb	r3, [r7, #7]
 800a30c:	9300      	str	r3, [sp, #0]
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	2200      	movs	r2, #0
 800a312:	6939      	ldr	r1, [r7, #16]
 800a314:	6978      	ldr	r0, [r7, #20]
 800a316:	f7ff fed3 	bl	800a0c0 <xQueueGenericCreateStatic>
 800a31a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a31c:	68f8      	ldr	r0, [r7, #12]
 800a31e:	f7ff ffb8 	bl	800a292 <prvInitialiseMutex>

		return xNewQueue;
 800a322:	68fb      	ldr	r3, [r7, #12]
	}
 800a324:	4618      	mov	r0, r3
 800a326:	3718      	adds	r7, #24
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}

0800a32c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b08e      	sub	sp, #56	@ 0x38
 800a330:	af00      	add	r7, sp, #0
 800a332:	60f8      	str	r0, [r7, #12]
 800a334:	60b9      	str	r1, [r7, #8]
 800a336:	607a      	str	r2, [r7, #4]
 800a338:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a33a:	2300      	movs	r3, #0
 800a33c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a344:	2b00      	cmp	r3, #0
 800a346:	d10d      	bne.n	800a364 <xQueueGenericSend+0x38>
	__asm volatile
 800a348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a34c:	b672      	cpsid	i
 800a34e:	f383 8811 	msr	BASEPRI, r3
 800a352:	f3bf 8f6f 	isb	sy
 800a356:	f3bf 8f4f 	dsb	sy
 800a35a:	b662      	cpsie	i
 800a35c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a35e:	bf00      	nop
 800a360:	bf00      	nop
 800a362:	e7fd      	b.n	800a360 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a364:	68bb      	ldr	r3, [r7, #8]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d103      	bne.n	800a372 <xQueueGenericSend+0x46>
 800a36a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a36c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d101      	bne.n	800a376 <xQueueGenericSend+0x4a>
 800a372:	2301      	movs	r3, #1
 800a374:	e000      	b.n	800a378 <xQueueGenericSend+0x4c>
 800a376:	2300      	movs	r3, #0
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d10d      	bne.n	800a398 <xQueueGenericSend+0x6c>
	__asm volatile
 800a37c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a380:	b672      	cpsid	i
 800a382:	f383 8811 	msr	BASEPRI, r3
 800a386:	f3bf 8f6f 	isb	sy
 800a38a:	f3bf 8f4f 	dsb	sy
 800a38e:	b662      	cpsie	i
 800a390:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a392:	bf00      	nop
 800a394:	bf00      	nop
 800a396:	e7fd      	b.n	800a394 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	2b02      	cmp	r3, #2
 800a39c:	d103      	bne.n	800a3a6 <xQueueGenericSend+0x7a>
 800a39e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3a2:	2b01      	cmp	r3, #1
 800a3a4:	d101      	bne.n	800a3aa <xQueueGenericSend+0x7e>
 800a3a6:	2301      	movs	r3, #1
 800a3a8:	e000      	b.n	800a3ac <xQueueGenericSend+0x80>
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d10d      	bne.n	800a3cc <xQueueGenericSend+0xa0>
	__asm volatile
 800a3b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3b4:	b672      	cpsid	i
 800a3b6:	f383 8811 	msr	BASEPRI, r3
 800a3ba:	f3bf 8f6f 	isb	sy
 800a3be:	f3bf 8f4f 	dsb	sy
 800a3c2:	b662      	cpsie	i
 800a3c4:	623b      	str	r3, [r7, #32]
}
 800a3c6:	bf00      	nop
 800a3c8:	bf00      	nop
 800a3ca:	e7fd      	b.n	800a3c8 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a3cc:	f001 fd0e 	bl	800bdec <xTaskGetSchedulerState>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d102      	bne.n	800a3dc <xQueueGenericSend+0xb0>
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d101      	bne.n	800a3e0 <xQueueGenericSend+0xb4>
 800a3dc:	2301      	movs	r3, #1
 800a3de:	e000      	b.n	800a3e2 <xQueueGenericSend+0xb6>
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d10d      	bne.n	800a402 <xQueueGenericSend+0xd6>
	__asm volatile
 800a3e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ea:	b672      	cpsid	i
 800a3ec:	f383 8811 	msr	BASEPRI, r3
 800a3f0:	f3bf 8f6f 	isb	sy
 800a3f4:	f3bf 8f4f 	dsb	sy
 800a3f8:	b662      	cpsie	i
 800a3fa:	61fb      	str	r3, [r7, #28]
}
 800a3fc:	bf00      	nop
 800a3fe:	bf00      	nop
 800a400:	e7fd      	b.n	800a3fe <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a402:	f002 f843 	bl	800c48c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a408:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a40a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a40c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a40e:	429a      	cmp	r2, r3
 800a410:	d302      	bcc.n	800a418 <xQueueGenericSend+0xec>
 800a412:	683b      	ldr	r3, [r7, #0]
 800a414:	2b02      	cmp	r3, #2
 800a416:	d129      	bne.n	800a46c <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a418:	683a      	ldr	r2, [r7, #0]
 800a41a:	68b9      	ldr	r1, [r7, #8]
 800a41c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a41e:	f000 fcd3 	bl	800adc8 <prvCopyDataToQueue>
 800a422:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d010      	beq.n	800a44e <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a42c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a42e:	3324      	adds	r3, #36	@ 0x24
 800a430:	4618      	mov	r0, r3
 800a432:	f001 fb0d 	bl	800ba50 <xTaskRemoveFromEventList>
 800a436:	4603      	mov	r3, r0
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d013      	beq.n	800a464 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a43c:	4b3f      	ldr	r3, [pc, #252]	@ (800a53c <xQueueGenericSend+0x210>)
 800a43e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a442:	601a      	str	r2, [r3, #0]
 800a444:	f3bf 8f4f 	dsb	sy
 800a448:	f3bf 8f6f 	isb	sy
 800a44c:	e00a      	b.n	800a464 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a44e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a450:	2b00      	cmp	r3, #0
 800a452:	d007      	beq.n	800a464 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a454:	4b39      	ldr	r3, [pc, #228]	@ (800a53c <xQueueGenericSend+0x210>)
 800a456:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a45a:	601a      	str	r2, [r3, #0]
 800a45c:	f3bf 8f4f 	dsb	sy
 800a460:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a464:	f002 f848 	bl	800c4f8 <vPortExitCritical>
				return pdPASS;
 800a468:	2301      	movs	r3, #1
 800a46a:	e063      	b.n	800a534 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d103      	bne.n	800a47a <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a472:	f002 f841 	bl	800c4f8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a476:	2300      	movs	r3, #0
 800a478:	e05c      	b.n	800a534 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a47a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d106      	bne.n	800a48e <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a480:	f107 0314 	add.w	r3, r7, #20
 800a484:	4618      	mov	r0, r3
 800a486:	f001 fb49 	bl	800bb1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a48a:	2301      	movs	r3, #1
 800a48c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a48e:	f002 f833 	bl	800c4f8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a492:	f001 f8c3 	bl	800b61c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a496:	f001 fff9 	bl	800c48c <vPortEnterCritical>
 800a49a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a49c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a4a0:	b25b      	sxtb	r3, r3
 800a4a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a4a6:	d103      	bne.n	800a4b0 <xQueueGenericSend+0x184>
 800a4a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a4b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a4b6:	b25b      	sxtb	r3, r3
 800a4b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a4bc:	d103      	bne.n	800a4c6 <xQueueGenericSend+0x19a>
 800a4be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a4c6:	f002 f817 	bl	800c4f8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a4ca:	1d3a      	adds	r2, r7, #4
 800a4cc:	f107 0314 	add.w	r3, r7, #20
 800a4d0:	4611      	mov	r1, r2
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	f001 fb38 	bl	800bb48 <xTaskCheckForTimeOut>
 800a4d8:	4603      	mov	r3, r0
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d124      	bne.n	800a528 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a4de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a4e0:	f000 fd6a 	bl	800afb8 <prvIsQueueFull>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d018      	beq.n	800a51c <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a4ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4ec:	3310      	adds	r3, #16
 800a4ee:	687a      	ldr	r2, [r7, #4]
 800a4f0:	4611      	mov	r1, r2
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f001 fa84 	bl	800ba00 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a4f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a4fa:	f000 fcf5 	bl	800aee8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a4fe:	f001 f89b 	bl	800b638 <xTaskResumeAll>
 800a502:	4603      	mov	r3, r0
 800a504:	2b00      	cmp	r3, #0
 800a506:	f47f af7c 	bne.w	800a402 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800a50a:	4b0c      	ldr	r3, [pc, #48]	@ (800a53c <xQueueGenericSend+0x210>)
 800a50c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a510:	601a      	str	r2, [r3, #0]
 800a512:	f3bf 8f4f 	dsb	sy
 800a516:	f3bf 8f6f 	isb	sy
 800a51a:	e772      	b.n	800a402 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a51c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a51e:	f000 fce3 	bl	800aee8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a522:	f001 f889 	bl	800b638 <xTaskResumeAll>
 800a526:	e76c      	b.n	800a402 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a528:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a52a:	f000 fcdd 	bl	800aee8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a52e:	f001 f883 	bl	800b638 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a532:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a534:	4618      	mov	r0, r3
 800a536:	3738      	adds	r7, #56	@ 0x38
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}
 800a53c:	e000ed04 	.word	0xe000ed04

0800a540 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b08e      	sub	sp, #56	@ 0x38
 800a544:	af00      	add	r7, sp, #0
 800a546:	60f8      	str	r0, [r7, #12]
 800a548:	60b9      	str	r1, [r7, #8]
 800a54a:	607a      	str	r2, [r7, #4]
 800a54c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a554:	2b00      	cmp	r3, #0
 800a556:	d10d      	bne.n	800a574 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 800a558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a55c:	b672      	cpsid	i
 800a55e:	f383 8811 	msr	BASEPRI, r3
 800a562:	f3bf 8f6f 	isb	sy
 800a566:	f3bf 8f4f 	dsb	sy
 800a56a:	b662      	cpsie	i
 800a56c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a56e:	bf00      	nop
 800a570:	bf00      	nop
 800a572:	e7fd      	b.n	800a570 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a574:	68bb      	ldr	r3, [r7, #8]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d103      	bne.n	800a582 <xQueueGenericSendFromISR+0x42>
 800a57a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a57c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d101      	bne.n	800a586 <xQueueGenericSendFromISR+0x46>
 800a582:	2301      	movs	r3, #1
 800a584:	e000      	b.n	800a588 <xQueueGenericSendFromISR+0x48>
 800a586:	2300      	movs	r3, #0
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d10d      	bne.n	800a5a8 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 800a58c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a590:	b672      	cpsid	i
 800a592:	f383 8811 	msr	BASEPRI, r3
 800a596:	f3bf 8f6f 	isb	sy
 800a59a:	f3bf 8f4f 	dsb	sy
 800a59e:	b662      	cpsie	i
 800a5a0:	623b      	str	r3, [r7, #32]
}
 800a5a2:	bf00      	nop
 800a5a4:	bf00      	nop
 800a5a6:	e7fd      	b.n	800a5a4 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	2b02      	cmp	r3, #2
 800a5ac:	d103      	bne.n	800a5b6 <xQueueGenericSendFromISR+0x76>
 800a5ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5b2:	2b01      	cmp	r3, #1
 800a5b4:	d101      	bne.n	800a5ba <xQueueGenericSendFromISR+0x7a>
 800a5b6:	2301      	movs	r3, #1
 800a5b8:	e000      	b.n	800a5bc <xQueueGenericSendFromISR+0x7c>
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d10d      	bne.n	800a5dc <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800a5c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5c4:	b672      	cpsid	i
 800a5c6:	f383 8811 	msr	BASEPRI, r3
 800a5ca:	f3bf 8f6f 	isb	sy
 800a5ce:	f3bf 8f4f 	dsb	sy
 800a5d2:	b662      	cpsie	i
 800a5d4:	61fb      	str	r3, [r7, #28]
}
 800a5d6:	bf00      	nop
 800a5d8:	bf00      	nop
 800a5da:	e7fd      	b.n	800a5d8 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a5dc:	f002 f83e 	bl	800c65c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a5e0:	f3ef 8211 	mrs	r2, BASEPRI
 800a5e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5e8:	b672      	cpsid	i
 800a5ea:	f383 8811 	msr	BASEPRI, r3
 800a5ee:	f3bf 8f6f 	isb	sy
 800a5f2:	f3bf 8f4f 	dsb	sy
 800a5f6:	b662      	cpsie	i
 800a5f8:	61ba      	str	r2, [r7, #24]
 800a5fa:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a5fc:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a5fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a602:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a606:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a608:	429a      	cmp	r2, r3
 800a60a:	d302      	bcc.n	800a612 <xQueueGenericSendFromISR+0xd2>
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	2b02      	cmp	r3, #2
 800a610:	d12c      	bne.n	800a66c <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a614:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a618:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a61c:	683a      	ldr	r2, [r7, #0]
 800a61e:	68b9      	ldr	r1, [r7, #8]
 800a620:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a622:	f000 fbd1 	bl	800adc8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a626:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800a62a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a62e:	d112      	bne.n	800a656 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a634:	2b00      	cmp	r3, #0
 800a636:	d016      	beq.n	800a666 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a63a:	3324      	adds	r3, #36	@ 0x24
 800a63c:	4618      	mov	r0, r3
 800a63e:	f001 fa07 	bl	800ba50 <xTaskRemoveFromEventList>
 800a642:	4603      	mov	r3, r0
 800a644:	2b00      	cmp	r3, #0
 800a646:	d00e      	beq.n	800a666 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d00b      	beq.n	800a666 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2201      	movs	r2, #1
 800a652:	601a      	str	r2, [r3, #0]
 800a654:	e007      	b.n	800a666 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a656:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a65a:	3301      	adds	r3, #1
 800a65c:	b2db      	uxtb	r3, r3
 800a65e:	b25a      	sxtb	r2, r3
 800a660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a662:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a666:	2301      	movs	r3, #1
 800a668:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800a66a:	e001      	b.n	800a670 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a66c:	2300      	movs	r3, #0
 800a66e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a672:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a674:	693b      	ldr	r3, [r7, #16]
 800a676:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a67a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a67c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a67e:	4618      	mov	r0, r3
 800a680:	3738      	adds	r7, #56	@ 0x38
 800a682:	46bd      	mov	sp, r7
 800a684:	bd80      	pop	{r7, pc}

0800a686 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a686:	b580      	push	{r7, lr}
 800a688:	b08e      	sub	sp, #56	@ 0x38
 800a68a:	af00      	add	r7, sp, #0
 800a68c:	6078      	str	r0, [r7, #4]
 800a68e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a696:	2b00      	cmp	r3, #0
 800a698:	d10d      	bne.n	800a6b6 <xQueueGiveFromISR+0x30>
	__asm volatile
 800a69a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a69e:	b672      	cpsid	i
 800a6a0:	f383 8811 	msr	BASEPRI, r3
 800a6a4:	f3bf 8f6f 	isb	sy
 800a6a8:	f3bf 8f4f 	dsb	sy
 800a6ac:	b662      	cpsie	i
 800a6ae:	623b      	str	r3, [r7, #32]
}
 800a6b0:	bf00      	nop
 800a6b2:	bf00      	nop
 800a6b4:	e7fd      	b.n	800a6b2 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a6b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d00d      	beq.n	800a6da <xQueueGiveFromISR+0x54>
	__asm volatile
 800a6be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6c2:	b672      	cpsid	i
 800a6c4:	f383 8811 	msr	BASEPRI, r3
 800a6c8:	f3bf 8f6f 	isb	sy
 800a6cc:	f3bf 8f4f 	dsb	sy
 800a6d0:	b662      	cpsie	i
 800a6d2:	61fb      	str	r3, [r7, #28]
}
 800a6d4:	bf00      	nop
 800a6d6:	bf00      	nop
 800a6d8:	e7fd      	b.n	800a6d6 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a6da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d103      	bne.n	800a6ea <xQueueGiveFromISR+0x64>
 800a6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6e4:	689b      	ldr	r3, [r3, #8]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d101      	bne.n	800a6ee <xQueueGiveFromISR+0x68>
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	e000      	b.n	800a6f0 <xQueueGiveFromISR+0x6a>
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d10d      	bne.n	800a710 <xQueueGiveFromISR+0x8a>
	__asm volatile
 800a6f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6f8:	b672      	cpsid	i
 800a6fa:	f383 8811 	msr	BASEPRI, r3
 800a6fe:	f3bf 8f6f 	isb	sy
 800a702:	f3bf 8f4f 	dsb	sy
 800a706:	b662      	cpsie	i
 800a708:	61bb      	str	r3, [r7, #24]
}
 800a70a:	bf00      	nop
 800a70c:	bf00      	nop
 800a70e:	e7fd      	b.n	800a70c <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a710:	f001 ffa4 	bl	800c65c <vPortValidateInterruptPriority>
	__asm volatile
 800a714:	f3ef 8211 	mrs	r2, BASEPRI
 800a718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a71c:	b672      	cpsid	i
 800a71e:	f383 8811 	msr	BASEPRI, r3
 800a722:	f3bf 8f6f 	isb	sy
 800a726:	f3bf 8f4f 	dsb	sy
 800a72a:	b662      	cpsie	i
 800a72c:	617a      	str	r2, [r7, #20]
 800a72e:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a730:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a732:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a738:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a73a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a73c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a73e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a740:	429a      	cmp	r2, r3
 800a742:	d22b      	bcs.n	800a79c <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a746:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a74a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a74e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a750:	1c5a      	adds	r2, r3, #1
 800a752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a754:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a756:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a75a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a75e:	d112      	bne.n	800a786 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a764:	2b00      	cmp	r3, #0
 800a766:	d016      	beq.n	800a796 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a76a:	3324      	adds	r3, #36	@ 0x24
 800a76c:	4618      	mov	r0, r3
 800a76e:	f001 f96f 	bl	800ba50 <xTaskRemoveFromEventList>
 800a772:	4603      	mov	r3, r0
 800a774:	2b00      	cmp	r3, #0
 800a776:	d00e      	beq.n	800a796 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a778:	683b      	ldr	r3, [r7, #0]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d00b      	beq.n	800a796 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	2201      	movs	r2, #1
 800a782:	601a      	str	r2, [r3, #0]
 800a784:	e007      	b.n	800a796 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a786:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a78a:	3301      	adds	r3, #1
 800a78c:	b2db      	uxtb	r3, r3
 800a78e:	b25a      	sxtb	r2, r3
 800a790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a792:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a796:	2301      	movs	r3, #1
 800a798:	637b      	str	r3, [r7, #52]	@ 0x34
 800a79a:	e001      	b.n	800a7a0 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a79c:	2300      	movs	r3, #0
 800a79e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a7a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7a2:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	f383 8811 	msr	BASEPRI, r3
}
 800a7aa:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a7ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	3738      	adds	r7, #56	@ 0x38
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	bd80      	pop	{r7, pc}
	...

0800a7b8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	b08c      	sub	sp, #48	@ 0x30
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	60f8      	str	r0, [r7, #12]
 800a7c0:	60b9      	str	r1, [r7, #8]
 800a7c2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a7cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d10d      	bne.n	800a7ee <xQueueReceive+0x36>
	__asm volatile
 800a7d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7d6:	b672      	cpsid	i
 800a7d8:	f383 8811 	msr	BASEPRI, r3
 800a7dc:	f3bf 8f6f 	isb	sy
 800a7e0:	f3bf 8f4f 	dsb	sy
 800a7e4:	b662      	cpsie	i
 800a7e6:	623b      	str	r3, [r7, #32]
}
 800a7e8:	bf00      	nop
 800a7ea:	bf00      	nop
 800a7ec:	e7fd      	b.n	800a7ea <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d103      	bne.n	800a7fc <xQueueReceive+0x44>
 800a7f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d101      	bne.n	800a800 <xQueueReceive+0x48>
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	e000      	b.n	800a802 <xQueueReceive+0x4a>
 800a800:	2300      	movs	r3, #0
 800a802:	2b00      	cmp	r3, #0
 800a804:	d10d      	bne.n	800a822 <xQueueReceive+0x6a>
	__asm volatile
 800a806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a80a:	b672      	cpsid	i
 800a80c:	f383 8811 	msr	BASEPRI, r3
 800a810:	f3bf 8f6f 	isb	sy
 800a814:	f3bf 8f4f 	dsb	sy
 800a818:	b662      	cpsie	i
 800a81a:	61fb      	str	r3, [r7, #28]
}
 800a81c:	bf00      	nop
 800a81e:	bf00      	nop
 800a820:	e7fd      	b.n	800a81e <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a822:	f001 fae3 	bl	800bdec <xTaskGetSchedulerState>
 800a826:	4603      	mov	r3, r0
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d102      	bne.n	800a832 <xQueueReceive+0x7a>
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d101      	bne.n	800a836 <xQueueReceive+0x7e>
 800a832:	2301      	movs	r3, #1
 800a834:	e000      	b.n	800a838 <xQueueReceive+0x80>
 800a836:	2300      	movs	r3, #0
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d10d      	bne.n	800a858 <xQueueReceive+0xa0>
	__asm volatile
 800a83c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a840:	b672      	cpsid	i
 800a842:	f383 8811 	msr	BASEPRI, r3
 800a846:	f3bf 8f6f 	isb	sy
 800a84a:	f3bf 8f4f 	dsb	sy
 800a84e:	b662      	cpsie	i
 800a850:	61bb      	str	r3, [r7, #24]
}
 800a852:	bf00      	nop
 800a854:	bf00      	nop
 800a856:	e7fd      	b.n	800a854 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a858:	f001 fe18 	bl	800c48c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a85c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a85e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a860:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a864:	2b00      	cmp	r3, #0
 800a866:	d01f      	beq.n	800a8a8 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a868:	68b9      	ldr	r1, [r7, #8]
 800a86a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a86c:	f000 fb16 	bl	800ae9c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a872:	1e5a      	subs	r2, r3, #1
 800a874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a876:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a87a:	691b      	ldr	r3, [r3, #16]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d00f      	beq.n	800a8a0 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a882:	3310      	adds	r3, #16
 800a884:	4618      	mov	r0, r3
 800a886:	f001 f8e3 	bl	800ba50 <xTaskRemoveFromEventList>
 800a88a:	4603      	mov	r3, r0
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d007      	beq.n	800a8a0 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a890:	4b3c      	ldr	r3, [pc, #240]	@ (800a984 <xQueueReceive+0x1cc>)
 800a892:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a896:	601a      	str	r2, [r3, #0]
 800a898:	f3bf 8f4f 	dsb	sy
 800a89c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a8a0:	f001 fe2a 	bl	800c4f8 <vPortExitCritical>
				return pdPASS;
 800a8a4:	2301      	movs	r3, #1
 800a8a6:	e069      	b.n	800a97c <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d103      	bne.n	800a8b6 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a8ae:	f001 fe23 	bl	800c4f8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	e062      	b.n	800a97c <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a8b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d106      	bne.n	800a8ca <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a8bc:	f107 0310 	add.w	r3, r7, #16
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	f001 f92b 	bl	800bb1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a8c6:	2301      	movs	r3, #1
 800a8c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a8ca:	f001 fe15 	bl	800c4f8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a8ce:	f000 fea5 	bl	800b61c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a8d2:	f001 fddb 	bl	800c48c <vPortEnterCritical>
 800a8d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a8dc:	b25b      	sxtb	r3, r3
 800a8de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a8e2:	d103      	bne.n	800a8ec <xQueueReceive+0x134>
 800a8e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a8ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a8f2:	b25b      	sxtb	r3, r3
 800a8f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a8f8:	d103      	bne.n	800a902 <xQueueReceive+0x14a>
 800a8fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a902:	f001 fdf9 	bl	800c4f8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a906:	1d3a      	adds	r2, r7, #4
 800a908:	f107 0310 	add.w	r3, r7, #16
 800a90c:	4611      	mov	r1, r2
 800a90e:	4618      	mov	r0, r3
 800a910:	f001 f91a 	bl	800bb48 <xTaskCheckForTimeOut>
 800a914:	4603      	mov	r3, r0
 800a916:	2b00      	cmp	r3, #0
 800a918:	d123      	bne.n	800a962 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a91a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a91c:	f000 fb36 	bl	800af8c <prvIsQueueEmpty>
 800a920:	4603      	mov	r3, r0
 800a922:	2b00      	cmp	r3, #0
 800a924:	d017      	beq.n	800a956 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a928:	3324      	adds	r3, #36	@ 0x24
 800a92a:	687a      	ldr	r2, [r7, #4]
 800a92c:	4611      	mov	r1, r2
 800a92e:	4618      	mov	r0, r3
 800a930:	f001 f866 	bl	800ba00 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a934:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a936:	f000 fad7 	bl	800aee8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a93a:	f000 fe7d 	bl	800b638 <xTaskResumeAll>
 800a93e:	4603      	mov	r3, r0
 800a940:	2b00      	cmp	r3, #0
 800a942:	d189      	bne.n	800a858 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 800a944:	4b0f      	ldr	r3, [pc, #60]	@ (800a984 <xQueueReceive+0x1cc>)
 800a946:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a94a:	601a      	str	r2, [r3, #0]
 800a94c:	f3bf 8f4f 	dsb	sy
 800a950:	f3bf 8f6f 	isb	sy
 800a954:	e780      	b.n	800a858 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a956:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a958:	f000 fac6 	bl	800aee8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a95c:	f000 fe6c 	bl	800b638 <xTaskResumeAll>
 800a960:	e77a      	b.n	800a858 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a962:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a964:	f000 fac0 	bl	800aee8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a968:	f000 fe66 	bl	800b638 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a96c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a96e:	f000 fb0d 	bl	800af8c <prvIsQueueEmpty>
 800a972:	4603      	mov	r3, r0
 800a974:	2b00      	cmp	r3, #0
 800a976:	f43f af6f 	beq.w	800a858 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a97a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a97c:	4618      	mov	r0, r3
 800a97e:	3730      	adds	r7, #48	@ 0x30
 800a980:	46bd      	mov	sp, r7
 800a982:	bd80      	pop	{r7, pc}
 800a984:	e000ed04 	.word	0xe000ed04

0800a988 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b08e      	sub	sp, #56	@ 0x38
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
 800a990:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a992:	2300      	movs	r3, #0
 800a994:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a99a:	2300      	movs	r3, #0
 800a99c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a99e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d10d      	bne.n	800a9c0 <xQueueSemaphoreTake+0x38>
	__asm volatile
 800a9a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9a8:	b672      	cpsid	i
 800a9aa:	f383 8811 	msr	BASEPRI, r3
 800a9ae:	f3bf 8f6f 	isb	sy
 800a9b2:	f3bf 8f4f 	dsb	sy
 800a9b6:	b662      	cpsie	i
 800a9b8:	623b      	str	r3, [r7, #32]
}
 800a9ba:	bf00      	nop
 800a9bc:	bf00      	nop
 800a9be:	e7fd      	b.n	800a9bc <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a9c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d00d      	beq.n	800a9e4 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800a9c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9cc:	b672      	cpsid	i
 800a9ce:	f383 8811 	msr	BASEPRI, r3
 800a9d2:	f3bf 8f6f 	isb	sy
 800a9d6:	f3bf 8f4f 	dsb	sy
 800a9da:	b662      	cpsie	i
 800a9dc:	61fb      	str	r3, [r7, #28]
}
 800a9de:	bf00      	nop
 800a9e0:	bf00      	nop
 800a9e2:	e7fd      	b.n	800a9e0 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a9e4:	f001 fa02 	bl	800bdec <xTaskGetSchedulerState>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d102      	bne.n	800a9f4 <xQueueSemaphoreTake+0x6c>
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d101      	bne.n	800a9f8 <xQueueSemaphoreTake+0x70>
 800a9f4:	2301      	movs	r3, #1
 800a9f6:	e000      	b.n	800a9fa <xQueueSemaphoreTake+0x72>
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d10d      	bne.n	800aa1a <xQueueSemaphoreTake+0x92>
	__asm volatile
 800a9fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa02:	b672      	cpsid	i
 800aa04:	f383 8811 	msr	BASEPRI, r3
 800aa08:	f3bf 8f6f 	isb	sy
 800aa0c:	f3bf 8f4f 	dsb	sy
 800aa10:	b662      	cpsie	i
 800aa12:	61bb      	str	r3, [r7, #24]
}
 800aa14:	bf00      	nop
 800aa16:	bf00      	nop
 800aa18:	e7fd      	b.n	800aa16 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aa1a:	f001 fd37 	bl	800c48c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800aa1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa22:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800aa24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d024      	beq.n	800aa74 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800aa2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa2c:	1e5a      	subs	r2, r3, #1
 800aa2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa30:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800aa32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d104      	bne.n	800aa44 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800aa3a:	f001 fba1 	bl	800c180 <pvTaskIncrementMutexHeldCount>
 800aa3e:	4602      	mov	r2, r0
 800aa40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa42:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aa44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa46:	691b      	ldr	r3, [r3, #16]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d00f      	beq.n	800aa6c <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aa4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa4e:	3310      	adds	r3, #16
 800aa50:	4618      	mov	r0, r3
 800aa52:	f000 fffd 	bl	800ba50 <xTaskRemoveFromEventList>
 800aa56:	4603      	mov	r3, r0
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d007      	beq.n	800aa6c <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800aa5c:	4b55      	ldr	r3, [pc, #340]	@ (800abb4 <xQueueSemaphoreTake+0x22c>)
 800aa5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa62:	601a      	str	r2, [r3, #0]
 800aa64:	f3bf 8f4f 	dsb	sy
 800aa68:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800aa6c:	f001 fd44 	bl	800c4f8 <vPortExitCritical>
				return pdPASS;
 800aa70:	2301      	movs	r3, #1
 800aa72:	e09a      	b.n	800abaa <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d114      	bne.n	800aaa4 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800aa7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d00d      	beq.n	800aa9c <xQueueSemaphoreTake+0x114>
	__asm volatile
 800aa80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa84:	b672      	cpsid	i
 800aa86:	f383 8811 	msr	BASEPRI, r3
 800aa8a:	f3bf 8f6f 	isb	sy
 800aa8e:	f3bf 8f4f 	dsb	sy
 800aa92:	b662      	cpsie	i
 800aa94:	617b      	str	r3, [r7, #20]
}
 800aa96:	bf00      	nop
 800aa98:	bf00      	nop
 800aa9a:	e7fd      	b.n	800aa98 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800aa9c:	f001 fd2c 	bl	800c4f8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	e082      	b.n	800abaa <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aaa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d106      	bne.n	800aab8 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aaaa:	f107 030c 	add.w	r3, r7, #12
 800aaae:	4618      	mov	r0, r3
 800aab0:	f001 f834 	bl	800bb1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aab4:	2301      	movs	r3, #1
 800aab6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aab8:	f001 fd1e 	bl	800c4f8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aabc:	f000 fdae 	bl	800b61c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aac0:	f001 fce4 	bl	800c48c <vPortEnterCritical>
 800aac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aac6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aaca:	b25b      	sxtb	r3, r3
 800aacc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aad0:	d103      	bne.n	800aada <xQueueSemaphoreTake+0x152>
 800aad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aad4:	2200      	movs	r2, #0
 800aad6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aadc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aae0:	b25b      	sxtb	r3, r3
 800aae2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aae6:	d103      	bne.n	800aaf0 <xQueueSemaphoreTake+0x168>
 800aae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaea:	2200      	movs	r2, #0
 800aaec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aaf0:	f001 fd02 	bl	800c4f8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aaf4:	463a      	mov	r2, r7
 800aaf6:	f107 030c 	add.w	r3, r7, #12
 800aafa:	4611      	mov	r1, r2
 800aafc:	4618      	mov	r0, r3
 800aafe:	f001 f823 	bl	800bb48 <xTaskCheckForTimeOut>
 800ab02:	4603      	mov	r3, r0
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d132      	bne.n	800ab6e <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ab08:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ab0a:	f000 fa3f 	bl	800af8c <prvIsQueueEmpty>
 800ab0e:	4603      	mov	r3, r0
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d026      	beq.n	800ab62 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ab14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d109      	bne.n	800ab30 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 800ab1c:	f001 fcb6 	bl	800c48c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ab20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab22:	689b      	ldr	r3, [r3, #8]
 800ab24:	4618      	mov	r0, r3
 800ab26:	f001 f97f 	bl	800be28 <xTaskPriorityInherit>
 800ab2a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800ab2c:	f001 fce4 	bl	800c4f8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ab30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab32:	3324      	adds	r3, #36	@ 0x24
 800ab34:	683a      	ldr	r2, [r7, #0]
 800ab36:	4611      	mov	r1, r2
 800ab38:	4618      	mov	r0, r3
 800ab3a:	f000 ff61 	bl	800ba00 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ab3e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ab40:	f000 f9d2 	bl	800aee8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ab44:	f000 fd78 	bl	800b638 <xTaskResumeAll>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	f47f af65 	bne.w	800aa1a <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800ab50:	4b18      	ldr	r3, [pc, #96]	@ (800abb4 <xQueueSemaphoreTake+0x22c>)
 800ab52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab56:	601a      	str	r2, [r3, #0]
 800ab58:	f3bf 8f4f 	dsb	sy
 800ab5c:	f3bf 8f6f 	isb	sy
 800ab60:	e75b      	b.n	800aa1a <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800ab62:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ab64:	f000 f9c0 	bl	800aee8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ab68:	f000 fd66 	bl	800b638 <xTaskResumeAll>
 800ab6c:	e755      	b.n	800aa1a <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800ab6e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ab70:	f000 f9ba 	bl	800aee8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ab74:	f000 fd60 	bl	800b638 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ab78:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ab7a:	f000 fa07 	bl	800af8c <prvIsQueueEmpty>
 800ab7e:	4603      	mov	r3, r0
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	f43f af4a 	beq.w	800aa1a <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800ab86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d00d      	beq.n	800aba8 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 800ab8c:	f001 fc7e 	bl	800c48c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ab90:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ab92:	f000 f901 	bl	800ad98 <prvGetDisinheritPriorityAfterTimeout>
 800ab96:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ab98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab9a:	689b      	ldr	r3, [r3, #8]
 800ab9c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ab9e:	4618      	mov	r0, r3
 800aba0:	f001 fa4e 	bl	800c040 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800aba4:	f001 fca8 	bl	800c4f8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800aba8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800abaa:	4618      	mov	r0, r3
 800abac:	3738      	adds	r7, #56	@ 0x38
 800abae:	46bd      	mov	sp, r7
 800abb0:	bd80      	pop	{r7, pc}
 800abb2:	bf00      	nop
 800abb4:	e000ed04 	.word	0xe000ed04

0800abb8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800abb8:	b580      	push	{r7, lr}
 800abba:	b08e      	sub	sp, #56	@ 0x38
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	60f8      	str	r0, [r7, #12]
 800abc0:	60b9      	str	r1, [r7, #8]
 800abc2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800abc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d10d      	bne.n	800abea <xQueueReceiveFromISR+0x32>
	__asm volatile
 800abce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abd2:	b672      	cpsid	i
 800abd4:	f383 8811 	msr	BASEPRI, r3
 800abd8:	f3bf 8f6f 	isb	sy
 800abdc:	f3bf 8f4f 	dsb	sy
 800abe0:	b662      	cpsie	i
 800abe2:	623b      	str	r3, [r7, #32]
}
 800abe4:	bf00      	nop
 800abe6:	bf00      	nop
 800abe8:	e7fd      	b.n	800abe6 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800abea:	68bb      	ldr	r3, [r7, #8]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d103      	bne.n	800abf8 <xQueueReceiveFromISR+0x40>
 800abf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d101      	bne.n	800abfc <xQueueReceiveFromISR+0x44>
 800abf8:	2301      	movs	r3, #1
 800abfa:	e000      	b.n	800abfe <xQueueReceiveFromISR+0x46>
 800abfc:	2300      	movs	r3, #0
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d10d      	bne.n	800ac1e <xQueueReceiveFromISR+0x66>
	__asm volatile
 800ac02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac06:	b672      	cpsid	i
 800ac08:	f383 8811 	msr	BASEPRI, r3
 800ac0c:	f3bf 8f6f 	isb	sy
 800ac10:	f3bf 8f4f 	dsb	sy
 800ac14:	b662      	cpsie	i
 800ac16:	61fb      	str	r3, [r7, #28]
}
 800ac18:	bf00      	nop
 800ac1a:	bf00      	nop
 800ac1c:	e7fd      	b.n	800ac1a <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ac1e:	f001 fd1d 	bl	800c65c <vPortValidateInterruptPriority>
	__asm volatile
 800ac22:	f3ef 8211 	mrs	r2, BASEPRI
 800ac26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac2a:	b672      	cpsid	i
 800ac2c:	f383 8811 	msr	BASEPRI, r3
 800ac30:	f3bf 8f6f 	isb	sy
 800ac34:	f3bf 8f4f 	dsb	sy
 800ac38:	b662      	cpsie	i
 800ac3a:	61ba      	str	r2, [r7, #24]
 800ac3c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ac3e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ac40:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ac42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac46:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ac48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d02f      	beq.n	800acae <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ac4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ac54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ac58:	68b9      	ldr	r1, [r7, #8]
 800ac5a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ac5c:	f000 f91e 	bl	800ae9c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ac60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac62:	1e5a      	subs	r2, r3, #1
 800ac64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac66:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ac68:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ac6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ac70:	d112      	bne.n	800ac98 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ac72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac74:	691b      	ldr	r3, [r3, #16]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d016      	beq.n	800aca8 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ac7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac7c:	3310      	adds	r3, #16
 800ac7e:	4618      	mov	r0, r3
 800ac80:	f000 fee6 	bl	800ba50 <xTaskRemoveFromEventList>
 800ac84:	4603      	mov	r3, r0
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d00e      	beq.n	800aca8 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d00b      	beq.n	800aca8 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2201      	movs	r2, #1
 800ac94:	601a      	str	r2, [r3, #0]
 800ac96:	e007      	b.n	800aca8 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ac98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ac9c:	3301      	adds	r3, #1
 800ac9e:	b2db      	uxtb	r3, r3
 800aca0:	b25a      	sxtb	r2, r3
 800aca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aca4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800aca8:	2301      	movs	r3, #1
 800acaa:	637b      	str	r3, [r7, #52]	@ 0x34
 800acac:	e001      	b.n	800acb2 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 800acae:	2300      	movs	r3, #0
 800acb0:	637b      	str	r3, [r7, #52]	@ 0x34
 800acb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acb4:	613b      	str	r3, [r7, #16]
	__asm volatile
 800acb6:	693b      	ldr	r3, [r7, #16]
 800acb8:	f383 8811 	msr	BASEPRI, r3
}
 800acbc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800acbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800acc0:	4618      	mov	r0, r3
 800acc2:	3738      	adds	r7, #56	@ 0x38
 800acc4:	46bd      	mov	sp, r7
 800acc6:	bd80      	pop	{r7, pc}

0800acc8 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800acc8:	b580      	push	{r7, lr}
 800acca:	b084      	sub	sp, #16
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d10d      	bne.n	800acf2 <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 800acd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acda:	b672      	cpsid	i
 800acdc:	f383 8811 	msr	BASEPRI, r3
 800ace0:	f3bf 8f6f 	isb	sy
 800ace4:	f3bf 8f4f 	dsb	sy
 800ace8:	b662      	cpsie	i
 800acea:	60bb      	str	r3, [r7, #8]
}
 800acec:	bf00      	nop
 800acee:	bf00      	nop
 800acf0:	e7fd      	b.n	800acee <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 800acf2:	f001 fbcb 	bl	800c48c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acfa:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800acfc:	f001 fbfc 	bl	800c4f8 <vPortExitCritical>

	return uxReturn;
 800ad00:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ad02:	4618      	mov	r0, r3
 800ad04:	3710      	adds	r7, #16
 800ad06:	46bd      	mov	sp, r7
 800ad08:	bd80      	pop	{r7, pc}

0800ad0a <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800ad0a:	b480      	push	{r7}
 800ad0c:	b087      	sub	sp, #28
 800ad0e:	af00      	add	r7, sp, #0
 800ad10:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800ad16:	697b      	ldr	r3, [r7, #20]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d10d      	bne.n	800ad38 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 800ad1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad20:	b672      	cpsid	i
 800ad22:	f383 8811 	msr	BASEPRI, r3
 800ad26:	f3bf 8f6f 	isb	sy
 800ad2a:	f3bf 8f4f 	dsb	sy
 800ad2e:	b662      	cpsie	i
 800ad30:	60fb      	str	r3, [r7, #12]
}
 800ad32:	bf00      	nop
 800ad34:	bf00      	nop
 800ad36:	e7fd      	b.n	800ad34 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 800ad38:	697b      	ldr	r3, [r7, #20]
 800ad3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad3c:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800ad3e:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ad40:	4618      	mov	r0, r3
 800ad42:	371c      	adds	r7, #28
 800ad44:	46bd      	mov	sp, r7
 800ad46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4a:	4770      	bx	lr

0800ad4c <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b084      	sub	sp, #16
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d10d      	bne.n	800ad7a <vQueueDelete+0x2e>
	__asm volatile
 800ad5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad62:	b672      	cpsid	i
 800ad64:	f383 8811 	msr	BASEPRI, r3
 800ad68:	f3bf 8f6f 	isb	sy
 800ad6c:	f3bf 8f4f 	dsb	sy
 800ad70:	b662      	cpsie	i
 800ad72:	60bb      	str	r3, [r7, #8]
}
 800ad74:	bf00      	nop
 800ad76:	bf00      	nop
 800ad78:	e7fd      	b.n	800ad76 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800ad7a:	68f8      	ldr	r0, [r7, #12]
 800ad7c:	f000 f934 	bl	800afe8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d102      	bne.n	800ad90 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 800ad8a:	68f8      	ldr	r0, [r7, #12]
 800ad8c:	f001 fd7a 	bl	800c884 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800ad90:	bf00      	nop
 800ad92:	3710      	adds	r7, #16
 800ad94:	46bd      	mov	sp, r7
 800ad96:	bd80      	pop	{r7, pc}

0800ad98 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800ad98:	b480      	push	{r7}
 800ad9a:	b085      	sub	sp, #20
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d006      	beq.n	800adb6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	f1c3 0307 	rsb	r3, r3, #7
 800adb2:	60fb      	str	r3, [r7, #12]
 800adb4:	e001      	b.n	800adba <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800adb6:	2300      	movs	r3, #0
 800adb8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800adba:	68fb      	ldr	r3, [r7, #12]
	}
 800adbc:	4618      	mov	r0, r3
 800adbe:	3714      	adds	r7, #20
 800adc0:	46bd      	mov	sp, r7
 800adc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc6:	4770      	bx	lr

0800adc8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b086      	sub	sp, #24
 800adcc:	af00      	add	r7, sp, #0
 800adce:	60f8      	str	r0, [r7, #12]
 800add0:	60b9      	str	r1, [r7, #8]
 800add2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800add4:	2300      	movs	r3, #0
 800add6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800addc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d10d      	bne.n	800ae02 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d14d      	bne.n	800ae8a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	689b      	ldr	r3, [r3, #8]
 800adf2:	4618      	mov	r0, r3
 800adf4:	f001 f898 	bl	800bf28 <xTaskPriorityDisinherit>
 800adf8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	2200      	movs	r2, #0
 800adfe:	609a      	str	r2, [r3, #8]
 800ae00:	e043      	b.n	800ae8a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d119      	bne.n	800ae3c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	6858      	ldr	r0, [r3, #4]
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae10:	461a      	mov	r2, r3
 800ae12:	68b9      	ldr	r1, [r7, #8]
 800ae14:	f013 fbda 	bl	801e5cc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	685a      	ldr	r2, [r3, #4]
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae20:	441a      	add	r2, r3
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	685a      	ldr	r2, [r3, #4]
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	689b      	ldr	r3, [r3, #8]
 800ae2e:	429a      	cmp	r2, r3
 800ae30:	d32b      	bcc.n	800ae8a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	681a      	ldr	r2, [r3, #0]
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	605a      	str	r2, [r3, #4]
 800ae3a:	e026      	b.n	800ae8a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	68d8      	ldr	r0, [r3, #12]
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae44:	461a      	mov	r2, r3
 800ae46:	68b9      	ldr	r1, [r7, #8]
 800ae48:	f013 fbc0 	bl	801e5cc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	68da      	ldr	r2, [r3, #12]
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae54:	425b      	negs	r3, r3
 800ae56:	441a      	add	r2, r3
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	68da      	ldr	r2, [r3, #12]
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	429a      	cmp	r2, r3
 800ae66:	d207      	bcs.n	800ae78 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	689a      	ldr	r2, [r3, #8]
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae70:	425b      	negs	r3, r3
 800ae72:	441a      	add	r2, r3
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2b02      	cmp	r3, #2
 800ae7c:	d105      	bne.n	800ae8a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ae7e:	693b      	ldr	r3, [r7, #16]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d002      	beq.n	800ae8a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	3b01      	subs	r3, #1
 800ae88:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ae8a:	693b      	ldr	r3, [r7, #16]
 800ae8c:	1c5a      	adds	r2, r3, #1
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800ae92:	697b      	ldr	r3, [r7, #20]
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3718      	adds	r7, #24
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}

0800ae9c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b082      	sub	sp, #8
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	6078      	str	r0, [r7, #4]
 800aea4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d018      	beq.n	800aee0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	68da      	ldr	r2, [r3, #12]
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aeb6:	441a      	add	r2, r3
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	68da      	ldr	r2, [r3, #12]
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	689b      	ldr	r3, [r3, #8]
 800aec4:	429a      	cmp	r2, r3
 800aec6:	d303      	bcc.n	800aed0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681a      	ldr	r2, [r3, #0]
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	68d9      	ldr	r1, [r3, #12]
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aed8:	461a      	mov	r2, r3
 800aeda:	6838      	ldr	r0, [r7, #0]
 800aedc:	f013 fb76 	bl	801e5cc <memcpy>
	}
}
 800aee0:	bf00      	nop
 800aee2:	3708      	adds	r7, #8
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bd80      	pop	{r7, pc}

0800aee8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b084      	sub	sp, #16
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800aef0:	f001 facc 	bl	800c48c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aefa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aefc:	e011      	b.n	800af22 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af02:	2b00      	cmp	r3, #0
 800af04:	d012      	beq.n	800af2c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	3324      	adds	r3, #36	@ 0x24
 800af0a:	4618      	mov	r0, r3
 800af0c:	f000 fda0 	bl	800ba50 <xTaskRemoveFromEventList>
 800af10:	4603      	mov	r3, r0
 800af12:	2b00      	cmp	r3, #0
 800af14:	d001      	beq.n	800af1a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800af16:	f000 fe7f 	bl	800bc18 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800af1a:	7bfb      	ldrb	r3, [r7, #15]
 800af1c:	3b01      	subs	r3, #1
 800af1e:	b2db      	uxtb	r3, r3
 800af20:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800af22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800af26:	2b00      	cmp	r3, #0
 800af28:	dce9      	bgt.n	800aefe <prvUnlockQueue+0x16>
 800af2a:	e000      	b.n	800af2e <prvUnlockQueue+0x46>
					break;
 800af2c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	22ff      	movs	r2, #255	@ 0xff
 800af32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800af36:	f001 fadf 	bl	800c4f8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800af3a:	f001 faa7 	bl	800c48c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800af44:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800af46:	e011      	b.n	800af6c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	691b      	ldr	r3, [r3, #16]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d012      	beq.n	800af76 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	3310      	adds	r3, #16
 800af54:	4618      	mov	r0, r3
 800af56:	f000 fd7b 	bl	800ba50 <xTaskRemoveFromEventList>
 800af5a:	4603      	mov	r3, r0
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d001      	beq.n	800af64 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800af60:	f000 fe5a 	bl	800bc18 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800af64:	7bbb      	ldrb	r3, [r7, #14]
 800af66:	3b01      	subs	r3, #1
 800af68:	b2db      	uxtb	r3, r3
 800af6a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800af6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800af70:	2b00      	cmp	r3, #0
 800af72:	dce9      	bgt.n	800af48 <prvUnlockQueue+0x60>
 800af74:	e000      	b.n	800af78 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800af76:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	22ff      	movs	r2, #255	@ 0xff
 800af7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800af80:	f001 faba 	bl	800c4f8 <vPortExitCritical>
}
 800af84:	bf00      	nop
 800af86:	3710      	adds	r7, #16
 800af88:	46bd      	mov	sp, r7
 800af8a:	bd80      	pop	{r7, pc}

0800af8c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b084      	sub	sp, #16
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800af94:	f001 fa7a 	bl	800c48c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d102      	bne.n	800afa6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800afa0:	2301      	movs	r3, #1
 800afa2:	60fb      	str	r3, [r7, #12]
 800afa4:	e001      	b.n	800afaa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800afa6:	2300      	movs	r3, #0
 800afa8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800afaa:	f001 faa5 	bl	800c4f8 <vPortExitCritical>

	return xReturn;
 800afae:	68fb      	ldr	r3, [r7, #12]
}
 800afb0:	4618      	mov	r0, r3
 800afb2:	3710      	adds	r7, #16
 800afb4:	46bd      	mov	sp, r7
 800afb6:	bd80      	pop	{r7, pc}

0800afb8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b084      	sub	sp, #16
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800afc0:	f001 fa64 	bl	800c48c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afcc:	429a      	cmp	r2, r3
 800afce:	d102      	bne.n	800afd6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800afd0:	2301      	movs	r3, #1
 800afd2:	60fb      	str	r3, [r7, #12]
 800afd4:	e001      	b.n	800afda <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800afd6:	2300      	movs	r3, #0
 800afd8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800afda:	f001 fa8d 	bl	800c4f8 <vPortExitCritical>

	return xReturn;
 800afde:	68fb      	ldr	r3, [r7, #12]
}
 800afe0:	4618      	mov	r0, r3
 800afe2:	3710      	adds	r7, #16
 800afe4:	46bd      	mov	sp, r7
 800afe6:	bd80      	pop	{r7, pc}

0800afe8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800afe8:	b480      	push	{r7}
 800afea:	b085      	sub	sp, #20
 800afec:	af00      	add	r7, sp, #0
 800afee:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aff0:	2300      	movs	r3, #0
 800aff2:	60fb      	str	r3, [r7, #12]
 800aff4:	e016      	b.n	800b024 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800aff6:	4a10      	ldr	r2, [pc, #64]	@ (800b038 <vQueueUnregisterQueue+0x50>)
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	00db      	lsls	r3, r3, #3
 800affc:	4413      	add	r3, r2
 800affe:	685b      	ldr	r3, [r3, #4]
 800b000:	687a      	ldr	r2, [r7, #4]
 800b002:	429a      	cmp	r2, r3
 800b004:	d10b      	bne.n	800b01e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800b006:	4a0c      	ldr	r2, [pc, #48]	@ (800b038 <vQueueUnregisterQueue+0x50>)
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	2100      	movs	r1, #0
 800b00c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800b010:	4a09      	ldr	r2, [pc, #36]	@ (800b038 <vQueueUnregisterQueue+0x50>)
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	00db      	lsls	r3, r3, #3
 800b016:	4413      	add	r3, r2
 800b018:	2200      	movs	r2, #0
 800b01a:	605a      	str	r2, [r3, #4]
				break;
 800b01c:	e006      	b.n	800b02c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	3301      	adds	r3, #1
 800b022:	60fb      	str	r3, [r7, #12]
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	2b07      	cmp	r3, #7
 800b028:	d9e5      	bls.n	800aff6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800b02a:	bf00      	nop
 800b02c:	bf00      	nop
 800b02e:	3714      	adds	r7, #20
 800b030:	46bd      	mov	sp, r7
 800b032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b036:	4770      	bx	lr
 800b038:	200083e0 	.word	0x200083e0

0800b03c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b08e      	sub	sp, #56	@ 0x38
 800b040:	af04      	add	r7, sp, #16
 800b042:	60f8      	str	r0, [r7, #12]
 800b044:	60b9      	str	r1, [r7, #8]
 800b046:	607a      	str	r2, [r7, #4]
 800b048:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b04a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d10d      	bne.n	800b06c <xTaskCreateStatic+0x30>
	__asm volatile
 800b050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b054:	b672      	cpsid	i
 800b056:	f383 8811 	msr	BASEPRI, r3
 800b05a:	f3bf 8f6f 	isb	sy
 800b05e:	f3bf 8f4f 	dsb	sy
 800b062:	b662      	cpsie	i
 800b064:	623b      	str	r3, [r7, #32]
}
 800b066:	bf00      	nop
 800b068:	bf00      	nop
 800b06a:	e7fd      	b.n	800b068 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800b06c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d10d      	bne.n	800b08e <xTaskCreateStatic+0x52>
	__asm volatile
 800b072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b076:	b672      	cpsid	i
 800b078:	f383 8811 	msr	BASEPRI, r3
 800b07c:	f3bf 8f6f 	isb	sy
 800b080:	f3bf 8f4f 	dsb	sy
 800b084:	b662      	cpsie	i
 800b086:	61fb      	str	r3, [r7, #28]
}
 800b088:	bf00      	nop
 800b08a:	bf00      	nop
 800b08c:	e7fd      	b.n	800b08a <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b08e:	23a0      	movs	r3, #160	@ 0xa0
 800b090:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b092:	693b      	ldr	r3, [r7, #16]
 800b094:	2ba0      	cmp	r3, #160	@ 0xa0
 800b096:	d00d      	beq.n	800b0b4 <xTaskCreateStatic+0x78>
	__asm volatile
 800b098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b09c:	b672      	cpsid	i
 800b09e:	f383 8811 	msr	BASEPRI, r3
 800b0a2:	f3bf 8f6f 	isb	sy
 800b0a6:	f3bf 8f4f 	dsb	sy
 800b0aa:	b662      	cpsie	i
 800b0ac:	61bb      	str	r3, [r7, #24]
}
 800b0ae:	bf00      	nop
 800b0b0:	bf00      	nop
 800b0b2:	e7fd      	b.n	800b0b0 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b0b4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b0b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d01e      	beq.n	800b0fa <xTaskCreateStatic+0xbe>
 800b0bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d01b      	beq.n	800b0fa <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b0c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0c4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b0c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b0ca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b0cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ce:	2202      	movs	r2, #2
 800b0d0:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	9303      	str	r3, [sp, #12]
 800b0d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0da:	9302      	str	r3, [sp, #8]
 800b0dc:	f107 0314 	add.w	r3, r7, #20
 800b0e0:	9301      	str	r3, [sp, #4]
 800b0e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0e4:	9300      	str	r3, [sp, #0]
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	687a      	ldr	r2, [r7, #4]
 800b0ea:	68b9      	ldr	r1, [r7, #8]
 800b0ec:	68f8      	ldr	r0, [r7, #12]
 800b0ee:	f000 f851 	bl	800b194 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b0f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b0f4:	f000 f8f0 	bl	800b2d8 <prvAddNewTaskToReadyList>
 800b0f8:	e001      	b.n	800b0fe <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b0fe:	697b      	ldr	r3, [r7, #20]
	}
 800b100:	4618      	mov	r0, r3
 800b102:	3728      	adds	r7, #40	@ 0x28
 800b104:	46bd      	mov	sp, r7
 800b106:	bd80      	pop	{r7, pc}

0800b108 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b08c      	sub	sp, #48	@ 0x30
 800b10c:	af04      	add	r7, sp, #16
 800b10e:	60f8      	str	r0, [r7, #12]
 800b110:	60b9      	str	r1, [r7, #8]
 800b112:	603b      	str	r3, [r7, #0]
 800b114:	4613      	mov	r3, r2
 800b116:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b118:	88fb      	ldrh	r3, [r7, #6]
 800b11a:	009b      	lsls	r3, r3, #2
 800b11c:	4618      	mov	r0, r3
 800b11e:	f001 fae3 	bl	800c6e8 <pvPortMalloc>
 800b122:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b124:	697b      	ldr	r3, [r7, #20]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d00e      	beq.n	800b148 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b12a:	20a0      	movs	r0, #160	@ 0xa0
 800b12c:	f001 fadc 	bl	800c6e8 <pvPortMalloc>
 800b130:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b132:	69fb      	ldr	r3, [r7, #28]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d003      	beq.n	800b140 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b138:	69fb      	ldr	r3, [r7, #28]
 800b13a:	697a      	ldr	r2, [r7, #20]
 800b13c:	631a      	str	r2, [r3, #48]	@ 0x30
 800b13e:	e005      	b.n	800b14c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b140:	6978      	ldr	r0, [r7, #20]
 800b142:	f001 fb9f 	bl	800c884 <vPortFree>
 800b146:	e001      	b.n	800b14c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b148:	2300      	movs	r3, #0
 800b14a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b14c:	69fb      	ldr	r3, [r7, #28]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d017      	beq.n	800b182 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b152:	69fb      	ldr	r3, [r7, #28]
 800b154:	2200      	movs	r2, #0
 800b156:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b15a:	88fa      	ldrh	r2, [r7, #6]
 800b15c:	2300      	movs	r3, #0
 800b15e:	9303      	str	r3, [sp, #12]
 800b160:	69fb      	ldr	r3, [r7, #28]
 800b162:	9302      	str	r3, [sp, #8]
 800b164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b166:	9301      	str	r3, [sp, #4]
 800b168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b16a:	9300      	str	r3, [sp, #0]
 800b16c:	683b      	ldr	r3, [r7, #0]
 800b16e:	68b9      	ldr	r1, [r7, #8]
 800b170:	68f8      	ldr	r0, [r7, #12]
 800b172:	f000 f80f 	bl	800b194 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b176:	69f8      	ldr	r0, [r7, #28]
 800b178:	f000 f8ae 	bl	800b2d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b17c:	2301      	movs	r3, #1
 800b17e:	61bb      	str	r3, [r7, #24]
 800b180:	e002      	b.n	800b188 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b182:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b186:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b188:	69bb      	ldr	r3, [r7, #24]
	}
 800b18a:	4618      	mov	r0, r3
 800b18c:	3720      	adds	r7, #32
 800b18e:	46bd      	mov	sp, r7
 800b190:	bd80      	pop	{r7, pc}
	...

0800b194 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b088      	sub	sp, #32
 800b198:	af00      	add	r7, sp, #0
 800b19a:	60f8      	str	r0, [r7, #12]
 800b19c:	60b9      	str	r1, [r7, #8]
 800b19e:	607a      	str	r2, [r7, #4]
 800b1a0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b1a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b1a6:	6879      	ldr	r1, [r7, #4]
 800b1a8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800b1ac:	440b      	add	r3, r1
 800b1ae:	009b      	lsls	r3, r3, #2
 800b1b0:	4413      	add	r3, r2
 800b1b2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b1b4:	69bb      	ldr	r3, [r7, #24]
 800b1b6:	f023 0307 	bic.w	r3, r3, #7
 800b1ba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b1bc:	69bb      	ldr	r3, [r7, #24]
 800b1be:	f003 0307 	and.w	r3, r3, #7
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d00d      	beq.n	800b1e2 <prvInitialiseNewTask+0x4e>
	__asm volatile
 800b1c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1ca:	b672      	cpsid	i
 800b1cc:	f383 8811 	msr	BASEPRI, r3
 800b1d0:	f3bf 8f6f 	isb	sy
 800b1d4:	f3bf 8f4f 	dsb	sy
 800b1d8:	b662      	cpsie	i
 800b1da:	617b      	str	r3, [r7, #20]
}
 800b1dc:	bf00      	nop
 800b1de:	bf00      	nop
 800b1e0:	e7fd      	b.n	800b1de <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b1e2:	68bb      	ldr	r3, [r7, #8]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d01f      	beq.n	800b228 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	61fb      	str	r3, [r7, #28]
 800b1ec:	e012      	b.n	800b214 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b1ee:	68ba      	ldr	r2, [r7, #8]
 800b1f0:	69fb      	ldr	r3, [r7, #28]
 800b1f2:	4413      	add	r3, r2
 800b1f4:	7819      	ldrb	r1, [r3, #0]
 800b1f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b1f8:	69fb      	ldr	r3, [r7, #28]
 800b1fa:	4413      	add	r3, r2
 800b1fc:	3334      	adds	r3, #52	@ 0x34
 800b1fe:	460a      	mov	r2, r1
 800b200:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b202:	68ba      	ldr	r2, [r7, #8]
 800b204:	69fb      	ldr	r3, [r7, #28]
 800b206:	4413      	add	r3, r2
 800b208:	781b      	ldrb	r3, [r3, #0]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d006      	beq.n	800b21c <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b20e:	69fb      	ldr	r3, [r7, #28]
 800b210:	3301      	adds	r3, #1
 800b212:	61fb      	str	r3, [r7, #28]
 800b214:	69fb      	ldr	r3, [r7, #28]
 800b216:	2b0f      	cmp	r3, #15
 800b218:	d9e9      	bls.n	800b1ee <prvInitialiseNewTask+0x5a>
 800b21a:	e000      	b.n	800b21e <prvInitialiseNewTask+0x8a>
			{
				break;
 800b21c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b21e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b220:	2200      	movs	r2, #0
 800b222:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b226:	e003      	b.n	800b230 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b22a:	2200      	movs	r2, #0
 800b22c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b232:	2b06      	cmp	r3, #6
 800b234:	d901      	bls.n	800b23a <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b236:	2306      	movs	r3, #6
 800b238:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b23a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b23c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b23e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b242:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b244:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800b246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b248:	2200      	movs	r2, #0
 800b24a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b24c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b24e:	3304      	adds	r3, #4
 800b250:	4618      	mov	r0, r3
 800b252:	f7fe fe34 	bl	8009ebe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b258:	3318      	adds	r3, #24
 800b25a:	4618      	mov	r0, r3
 800b25c:	f7fe fe2f 	bl	8009ebe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b262:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b264:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b268:	f1c3 0207 	rsb	r2, r3, #7
 800b26c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b26e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b272:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b274:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b278:	2200      	movs	r2, #0
 800b27a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b27e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b280:	2200      	movs	r2, #0
 800b282:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b288:	334c      	adds	r3, #76	@ 0x4c
 800b28a:	224c      	movs	r2, #76	@ 0x4c
 800b28c:	2100      	movs	r1, #0
 800b28e:	4618      	mov	r0, r3
 800b290:	f013 f8dc 	bl	801e44c <memset>
 800b294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b296:	4a0d      	ldr	r2, [pc, #52]	@ (800b2cc <prvInitialiseNewTask+0x138>)
 800b298:	651a      	str	r2, [r3, #80]	@ 0x50
 800b29a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b29c:	4a0c      	ldr	r2, [pc, #48]	@ (800b2d0 <prvInitialiseNewTask+0x13c>)
 800b29e:	655a      	str	r2, [r3, #84]	@ 0x54
 800b2a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2a2:	4a0c      	ldr	r2, [pc, #48]	@ (800b2d4 <prvInitialiseNewTask+0x140>)
 800b2a4:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b2a6:	683a      	ldr	r2, [r7, #0]
 800b2a8:	68f9      	ldr	r1, [r7, #12]
 800b2aa:	69b8      	ldr	r0, [r7, #24]
 800b2ac:	f000 ffe2 	bl	800c274 <pxPortInitialiseStack>
 800b2b0:	4602      	mov	r2, r0
 800b2b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2b4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b2b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d002      	beq.n	800b2c2 <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b2bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b2c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b2c2:	bf00      	nop
 800b2c4:	3720      	adds	r7, #32
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	bd80      	pop	{r7, pc}
 800b2ca:	bf00      	nop
 800b2cc:	2000f49c 	.word	0x2000f49c
 800b2d0:	2000f504 	.word	0x2000f504
 800b2d4:	2000f56c 	.word	0x2000f56c

0800b2d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b082      	sub	sp, #8
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b2e0:	f001 f8d4 	bl	800c48c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b2e4:	4b2a      	ldr	r3, [pc, #168]	@ (800b390 <prvAddNewTaskToReadyList+0xb8>)
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	3301      	adds	r3, #1
 800b2ea:	4a29      	ldr	r2, [pc, #164]	@ (800b390 <prvAddNewTaskToReadyList+0xb8>)
 800b2ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b2ee:	4b29      	ldr	r3, [pc, #164]	@ (800b394 <prvAddNewTaskToReadyList+0xbc>)
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d109      	bne.n	800b30a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b2f6:	4a27      	ldr	r2, [pc, #156]	@ (800b394 <prvAddNewTaskToReadyList+0xbc>)
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b2fc:	4b24      	ldr	r3, [pc, #144]	@ (800b390 <prvAddNewTaskToReadyList+0xb8>)
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	2b01      	cmp	r3, #1
 800b302:	d110      	bne.n	800b326 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b304:	f000 fcac 	bl	800bc60 <prvInitialiseTaskLists>
 800b308:	e00d      	b.n	800b326 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b30a:	4b23      	ldr	r3, [pc, #140]	@ (800b398 <prvAddNewTaskToReadyList+0xc0>)
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d109      	bne.n	800b326 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b312:	4b20      	ldr	r3, [pc, #128]	@ (800b394 <prvAddNewTaskToReadyList+0xbc>)
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b31c:	429a      	cmp	r2, r3
 800b31e:	d802      	bhi.n	800b326 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b320:	4a1c      	ldr	r2, [pc, #112]	@ (800b394 <prvAddNewTaskToReadyList+0xbc>)
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b326:	4b1d      	ldr	r3, [pc, #116]	@ (800b39c <prvAddNewTaskToReadyList+0xc4>)
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	3301      	adds	r3, #1
 800b32c:	4a1b      	ldr	r2, [pc, #108]	@ (800b39c <prvAddNewTaskToReadyList+0xc4>)
 800b32e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b334:	2201      	movs	r2, #1
 800b336:	409a      	lsls	r2, r3
 800b338:	4b19      	ldr	r3, [pc, #100]	@ (800b3a0 <prvAddNewTaskToReadyList+0xc8>)
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	4313      	orrs	r3, r2
 800b33e:	4a18      	ldr	r2, [pc, #96]	@ (800b3a0 <prvAddNewTaskToReadyList+0xc8>)
 800b340:	6013      	str	r3, [r2, #0]
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b346:	4613      	mov	r3, r2
 800b348:	009b      	lsls	r3, r3, #2
 800b34a:	4413      	add	r3, r2
 800b34c:	009b      	lsls	r3, r3, #2
 800b34e:	4a15      	ldr	r2, [pc, #84]	@ (800b3a4 <prvAddNewTaskToReadyList+0xcc>)
 800b350:	441a      	add	r2, r3
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	3304      	adds	r3, #4
 800b356:	4619      	mov	r1, r3
 800b358:	4610      	mov	r0, r2
 800b35a:	f7fe fdbd 	bl	8009ed8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b35e:	f001 f8cb 	bl	800c4f8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b362:	4b0d      	ldr	r3, [pc, #52]	@ (800b398 <prvAddNewTaskToReadyList+0xc0>)
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d00e      	beq.n	800b388 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b36a:	4b0a      	ldr	r3, [pc, #40]	@ (800b394 <prvAddNewTaskToReadyList+0xbc>)
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b374:	429a      	cmp	r2, r3
 800b376:	d207      	bcs.n	800b388 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b378:	4b0b      	ldr	r3, [pc, #44]	@ (800b3a8 <prvAddNewTaskToReadyList+0xd0>)
 800b37a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b37e:	601a      	str	r2, [r3, #0]
 800b380:	f3bf 8f4f 	dsb	sy
 800b384:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b388:	bf00      	nop
 800b38a:	3708      	adds	r7, #8
 800b38c:	46bd      	mov	sp, r7
 800b38e:	bd80      	pop	{r7, pc}
 800b390:	20008520 	.word	0x20008520
 800b394:	20008420 	.word	0x20008420
 800b398:	2000852c 	.word	0x2000852c
 800b39c:	2000853c 	.word	0x2000853c
 800b3a0:	20008528 	.word	0x20008528
 800b3a4:	20008424 	.word	0x20008424
 800b3a8:	e000ed04 	.word	0xe000ed04

0800b3ac <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b084      	sub	sp, #16
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800b3b4:	f001 f86a 	bl	800c48c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d102      	bne.n	800b3c4 <vTaskDelete+0x18>
 800b3be:	4b3a      	ldr	r3, [pc, #232]	@ (800b4a8 <vTaskDelete+0xfc>)
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	e000      	b.n	800b3c6 <vTaskDelete+0x1a>
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	3304      	adds	r3, #4
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	f7fe fde0 	bl	8009f92 <uxListRemove>
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d115      	bne.n	800b404 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3dc:	4933      	ldr	r1, [pc, #204]	@ (800b4ac <vTaskDelete+0x100>)
 800b3de:	4613      	mov	r3, r2
 800b3e0:	009b      	lsls	r3, r3, #2
 800b3e2:	4413      	add	r3, r2
 800b3e4:	009b      	lsls	r3, r3, #2
 800b3e6:	440b      	add	r3, r1
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d10a      	bne.n	800b404 <vTaskDelete+0x58>
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3f2:	2201      	movs	r2, #1
 800b3f4:	fa02 f303 	lsl.w	r3, r2, r3
 800b3f8:	43da      	mvns	r2, r3
 800b3fa:	4b2d      	ldr	r3, [pc, #180]	@ (800b4b0 <vTaskDelete+0x104>)
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	4013      	ands	r3, r2
 800b400:	4a2b      	ldr	r2, [pc, #172]	@ (800b4b0 <vTaskDelete+0x104>)
 800b402:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d004      	beq.n	800b416 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	3318      	adds	r3, #24
 800b410:	4618      	mov	r0, r3
 800b412:	f7fe fdbe 	bl	8009f92 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800b416:	4b27      	ldr	r3, [pc, #156]	@ (800b4b4 <vTaskDelete+0x108>)
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	3301      	adds	r3, #1
 800b41c:	4a25      	ldr	r2, [pc, #148]	@ (800b4b4 <vTaskDelete+0x108>)
 800b41e:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800b420:	4b21      	ldr	r3, [pc, #132]	@ (800b4a8 <vTaskDelete+0xfc>)
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	68fa      	ldr	r2, [r7, #12]
 800b426:	429a      	cmp	r2, r3
 800b428:	d10b      	bne.n	800b442 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	3304      	adds	r3, #4
 800b42e:	4619      	mov	r1, r3
 800b430:	4821      	ldr	r0, [pc, #132]	@ (800b4b8 <vTaskDelete+0x10c>)
 800b432:	f7fe fd51 	bl	8009ed8 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800b436:	4b21      	ldr	r3, [pc, #132]	@ (800b4bc <vTaskDelete+0x110>)
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	3301      	adds	r3, #1
 800b43c:	4a1f      	ldr	r2, [pc, #124]	@ (800b4bc <vTaskDelete+0x110>)
 800b43e:	6013      	str	r3, [r2, #0]
 800b440:	e009      	b.n	800b456 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800b442:	4b1f      	ldr	r3, [pc, #124]	@ (800b4c0 <vTaskDelete+0x114>)
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	3b01      	subs	r3, #1
 800b448:	4a1d      	ldr	r2, [pc, #116]	@ (800b4c0 <vTaskDelete+0x114>)
 800b44a:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800b44c:	68f8      	ldr	r0, [r7, #12]
 800b44e:	f000 fc75 	bl	800bd3c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800b452:	f000 fcab 	bl	800bdac <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800b456:	f001 f84f 	bl	800c4f8 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800b45a:	4b1a      	ldr	r3, [pc, #104]	@ (800b4c4 <vTaskDelete+0x118>)
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d01e      	beq.n	800b4a0 <vTaskDelete+0xf4>
		{
			if( pxTCB == pxCurrentTCB )
 800b462:	4b11      	ldr	r3, [pc, #68]	@ (800b4a8 <vTaskDelete+0xfc>)
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	68fa      	ldr	r2, [r7, #12]
 800b468:	429a      	cmp	r2, r3
 800b46a:	d119      	bne.n	800b4a0 <vTaskDelete+0xf4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800b46c:	4b16      	ldr	r3, [pc, #88]	@ (800b4c8 <vTaskDelete+0x11c>)
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d00d      	beq.n	800b490 <vTaskDelete+0xe4>
	__asm volatile
 800b474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b478:	b672      	cpsid	i
 800b47a:	f383 8811 	msr	BASEPRI, r3
 800b47e:	f3bf 8f6f 	isb	sy
 800b482:	f3bf 8f4f 	dsb	sy
 800b486:	b662      	cpsie	i
 800b488:	60bb      	str	r3, [r7, #8]
}
 800b48a:	bf00      	nop
 800b48c:	bf00      	nop
 800b48e:	e7fd      	b.n	800b48c <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 800b490:	4b0e      	ldr	r3, [pc, #56]	@ (800b4cc <vTaskDelete+0x120>)
 800b492:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b496:	601a      	str	r2, [r3, #0]
 800b498:	f3bf 8f4f 	dsb	sy
 800b49c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b4a0:	bf00      	nop
 800b4a2:	3710      	adds	r7, #16
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	bd80      	pop	{r7, pc}
 800b4a8:	20008420 	.word	0x20008420
 800b4ac:	20008424 	.word	0x20008424
 800b4b0:	20008528 	.word	0x20008528
 800b4b4:	2000853c 	.word	0x2000853c
 800b4b8:	200084f4 	.word	0x200084f4
 800b4bc:	20008508 	.word	0x20008508
 800b4c0:	20008520 	.word	0x20008520
 800b4c4:	2000852c 	.word	0x2000852c
 800b4c8:	20008548 	.word	0x20008548
 800b4cc:	e000ed04 	.word	0xe000ed04

0800b4d0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b084      	sub	sp, #16
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b4d8:	2300      	movs	r3, #0
 800b4da:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d01a      	beq.n	800b518 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b4e2:	4b15      	ldr	r3, [pc, #84]	@ (800b538 <vTaskDelay+0x68>)
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d00d      	beq.n	800b506 <vTaskDelay+0x36>
	__asm volatile
 800b4ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4ee:	b672      	cpsid	i
 800b4f0:	f383 8811 	msr	BASEPRI, r3
 800b4f4:	f3bf 8f6f 	isb	sy
 800b4f8:	f3bf 8f4f 	dsb	sy
 800b4fc:	b662      	cpsie	i
 800b4fe:	60bb      	str	r3, [r7, #8]
}
 800b500:	bf00      	nop
 800b502:	bf00      	nop
 800b504:	e7fd      	b.n	800b502 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800b506:	f000 f889 	bl	800b61c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b50a:	2100      	movs	r1, #0
 800b50c:	6878      	ldr	r0, [r7, #4]
 800b50e:	f000 fe4b 	bl	800c1a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b512:	f000 f891 	bl	800b638 <xTaskResumeAll>
 800b516:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d107      	bne.n	800b52e <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800b51e:	4b07      	ldr	r3, [pc, #28]	@ (800b53c <vTaskDelay+0x6c>)
 800b520:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b524:	601a      	str	r2, [r3, #0]
 800b526:	f3bf 8f4f 	dsb	sy
 800b52a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b52e:	bf00      	nop
 800b530:	3710      	adds	r7, #16
 800b532:	46bd      	mov	sp, r7
 800b534:	bd80      	pop	{r7, pc}
 800b536:	bf00      	nop
 800b538:	20008548 	.word	0x20008548
 800b53c:	e000ed04 	.word	0xe000ed04

0800b540 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b540:	b580      	push	{r7, lr}
 800b542:	b08a      	sub	sp, #40	@ 0x28
 800b544:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b546:	2300      	movs	r3, #0
 800b548:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b54a:	2300      	movs	r3, #0
 800b54c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b54e:	463a      	mov	r2, r7
 800b550:	1d39      	adds	r1, r7, #4
 800b552:	f107 0308 	add.w	r3, r7, #8
 800b556:	4618      	mov	r0, r3
 800b558:	f7f6 f998 	bl	800188c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b55c:	6839      	ldr	r1, [r7, #0]
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	68ba      	ldr	r2, [r7, #8]
 800b562:	9202      	str	r2, [sp, #8]
 800b564:	9301      	str	r3, [sp, #4]
 800b566:	2300      	movs	r3, #0
 800b568:	9300      	str	r3, [sp, #0]
 800b56a:	2300      	movs	r3, #0
 800b56c:	460a      	mov	r2, r1
 800b56e:	4923      	ldr	r1, [pc, #140]	@ (800b5fc <vTaskStartScheduler+0xbc>)
 800b570:	4823      	ldr	r0, [pc, #140]	@ (800b600 <vTaskStartScheduler+0xc0>)
 800b572:	f7ff fd63 	bl	800b03c <xTaskCreateStatic>
 800b576:	4603      	mov	r3, r0
 800b578:	4a22      	ldr	r2, [pc, #136]	@ (800b604 <vTaskStartScheduler+0xc4>)
 800b57a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b57c:	4b21      	ldr	r3, [pc, #132]	@ (800b604 <vTaskStartScheduler+0xc4>)
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	2b00      	cmp	r3, #0
 800b582:	d002      	beq.n	800b58a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b584:	2301      	movs	r3, #1
 800b586:	617b      	str	r3, [r7, #20]
 800b588:	e001      	b.n	800b58e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b58a:	2300      	movs	r3, #0
 800b58c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b58e:	697b      	ldr	r3, [r7, #20]
 800b590:	2b01      	cmp	r3, #1
 800b592:	d11d      	bne.n	800b5d0 <vTaskStartScheduler+0x90>
	__asm volatile
 800b594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b598:	b672      	cpsid	i
 800b59a:	f383 8811 	msr	BASEPRI, r3
 800b59e:	f3bf 8f6f 	isb	sy
 800b5a2:	f3bf 8f4f 	dsb	sy
 800b5a6:	b662      	cpsie	i
 800b5a8:	613b      	str	r3, [r7, #16]
}
 800b5aa:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b5ac:	4b16      	ldr	r3, [pc, #88]	@ (800b608 <vTaskStartScheduler+0xc8>)
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	334c      	adds	r3, #76	@ 0x4c
 800b5b2:	4a16      	ldr	r2, [pc, #88]	@ (800b60c <vTaskStartScheduler+0xcc>)
 800b5b4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b5b6:	4b16      	ldr	r3, [pc, #88]	@ (800b610 <vTaskStartScheduler+0xd0>)
 800b5b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b5bc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b5be:	4b15      	ldr	r3, [pc, #84]	@ (800b614 <vTaskStartScheduler+0xd4>)
 800b5c0:	2201      	movs	r2, #1
 800b5c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b5c4:	4b14      	ldr	r3, [pc, #80]	@ (800b618 <vTaskStartScheduler+0xd8>)
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b5ca:	f000 fee1 	bl	800c390 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b5ce:	e011      	b.n	800b5f4 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b5d0:	697b      	ldr	r3, [r7, #20]
 800b5d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b5d6:	d10d      	bne.n	800b5f4 <vTaskStartScheduler+0xb4>
	__asm volatile
 800b5d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5dc:	b672      	cpsid	i
 800b5de:	f383 8811 	msr	BASEPRI, r3
 800b5e2:	f3bf 8f6f 	isb	sy
 800b5e6:	f3bf 8f4f 	dsb	sy
 800b5ea:	b662      	cpsie	i
 800b5ec:	60fb      	str	r3, [r7, #12]
}
 800b5ee:	bf00      	nop
 800b5f0:	bf00      	nop
 800b5f2:	e7fd      	b.n	800b5f0 <vTaskStartScheduler+0xb0>
}
 800b5f4:	bf00      	nop
 800b5f6:	3718      	adds	r7, #24
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	bd80      	pop	{r7, pc}
 800b5fc:	08021298 	.word	0x08021298
 800b600:	0800bc31 	.word	0x0800bc31
 800b604:	20008544 	.word	0x20008544
 800b608:	20008420 	.word	0x20008420
 800b60c:	200001b8 	.word	0x200001b8
 800b610:	20008540 	.word	0x20008540
 800b614:	2000852c 	.word	0x2000852c
 800b618:	20008524 	.word	0x20008524

0800b61c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b61c:	b480      	push	{r7}
 800b61e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b620:	4b04      	ldr	r3, [pc, #16]	@ (800b634 <vTaskSuspendAll+0x18>)
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	3301      	adds	r3, #1
 800b626:	4a03      	ldr	r2, [pc, #12]	@ (800b634 <vTaskSuspendAll+0x18>)
 800b628:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800b62a:	bf00      	nop
 800b62c:	46bd      	mov	sp, r7
 800b62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b632:	4770      	bx	lr
 800b634:	20008548 	.word	0x20008548

0800b638 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b084      	sub	sp, #16
 800b63c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b63e:	2300      	movs	r3, #0
 800b640:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b642:	2300      	movs	r3, #0
 800b644:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b646:	4b43      	ldr	r3, [pc, #268]	@ (800b754 <xTaskResumeAll+0x11c>)
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d10d      	bne.n	800b66a <xTaskResumeAll+0x32>
	__asm volatile
 800b64e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b652:	b672      	cpsid	i
 800b654:	f383 8811 	msr	BASEPRI, r3
 800b658:	f3bf 8f6f 	isb	sy
 800b65c:	f3bf 8f4f 	dsb	sy
 800b660:	b662      	cpsie	i
 800b662:	603b      	str	r3, [r7, #0]
}
 800b664:	bf00      	nop
 800b666:	bf00      	nop
 800b668:	e7fd      	b.n	800b666 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b66a:	f000 ff0f 	bl	800c48c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b66e:	4b39      	ldr	r3, [pc, #228]	@ (800b754 <xTaskResumeAll+0x11c>)
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	3b01      	subs	r3, #1
 800b674:	4a37      	ldr	r2, [pc, #220]	@ (800b754 <xTaskResumeAll+0x11c>)
 800b676:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b678:	4b36      	ldr	r3, [pc, #216]	@ (800b754 <xTaskResumeAll+0x11c>)
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d161      	bne.n	800b744 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b680:	4b35      	ldr	r3, [pc, #212]	@ (800b758 <xTaskResumeAll+0x120>)
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d05d      	beq.n	800b744 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b688:	e02e      	b.n	800b6e8 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b68a:	4b34      	ldr	r3, [pc, #208]	@ (800b75c <xTaskResumeAll+0x124>)
 800b68c:	68db      	ldr	r3, [r3, #12]
 800b68e:	68db      	ldr	r3, [r3, #12]
 800b690:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	3318      	adds	r3, #24
 800b696:	4618      	mov	r0, r3
 800b698:	f7fe fc7b 	bl	8009f92 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	3304      	adds	r3, #4
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	f7fe fc76 	bl	8009f92 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6aa:	2201      	movs	r2, #1
 800b6ac:	409a      	lsls	r2, r3
 800b6ae:	4b2c      	ldr	r3, [pc, #176]	@ (800b760 <xTaskResumeAll+0x128>)
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	4313      	orrs	r3, r2
 800b6b4:	4a2a      	ldr	r2, [pc, #168]	@ (800b760 <xTaskResumeAll+0x128>)
 800b6b6:	6013      	str	r3, [r2, #0]
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6bc:	4613      	mov	r3, r2
 800b6be:	009b      	lsls	r3, r3, #2
 800b6c0:	4413      	add	r3, r2
 800b6c2:	009b      	lsls	r3, r3, #2
 800b6c4:	4a27      	ldr	r2, [pc, #156]	@ (800b764 <xTaskResumeAll+0x12c>)
 800b6c6:	441a      	add	r2, r3
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	3304      	adds	r3, #4
 800b6cc:	4619      	mov	r1, r3
 800b6ce:	4610      	mov	r0, r2
 800b6d0:	f7fe fc02 	bl	8009ed8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6d8:	4b23      	ldr	r3, [pc, #140]	@ (800b768 <xTaskResumeAll+0x130>)
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6de:	429a      	cmp	r2, r3
 800b6e0:	d302      	bcc.n	800b6e8 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800b6e2:	4b22      	ldr	r3, [pc, #136]	@ (800b76c <xTaskResumeAll+0x134>)
 800b6e4:	2201      	movs	r2, #1
 800b6e6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b6e8:	4b1c      	ldr	r3, [pc, #112]	@ (800b75c <xTaskResumeAll+0x124>)
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d1cc      	bne.n	800b68a <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d001      	beq.n	800b6fa <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b6f6:	f000 fb59 	bl	800bdac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b6fa:	4b1d      	ldr	r3, [pc, #116]	@ (800b770 <xTaskResumeAll+0x138>)
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d010      	beq.n	800b728 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b706:	f000 f859 	bl	800b7bc <xTaskIncrementTick>
 800b70a:	4603      	mov	r3, r0
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d002      	beq.n	800b716 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800b710:	4b16      	ldr	r3, [pc, #88]	@ (800b76c <xTaskResumeAll+0x134>)
 800b712:	2201      	movs	r2, #1
 800b714:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	3b01      	subs	r3, #1
 800b71a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d1f1      	bne.n	800b706 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800b722:	4b13      	ldr	r3, [pc, #76]	@ (800b770 <xTaskResumeAll+0x138>)
 800b724:	2200      	movs	r2, #0
 800b726:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b728:	4b10      	ldr	r3, [pc, #64]	@ (800b76c <xTaskResumeAll+0x134>)
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d009      	beq.n	800b744 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b730:	2301      	movs	r3, #1
 800b732:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b734:	4b0f      	ldr	r3, [pc, #60]	@ (800b774 <xTaskResumeAll+0x13c>)
 800b736:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b73a:	601a      	str	r2, [r3, #0]
 800b73c:	f3bf 8f4f 	dsb	sy
 800b740:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b744:	f000 fed8 	bl	800c4f8 <vPortExitCritical>

	return xAlreadyYielded;
 800b748:	68bb      	ldr	r3, [r7, #8]
}
 800b74a:	4618      	mov	r0, r3
 800b74c:	3710      	adds	r7, #16
 800b74e:	46bd      	mov	sp, r7
 800b750:	bd80      	pop	{r7, pc}
 800b752:	bf00      	nop
 800b754:	20008548 	.word	0x20008548
 800b758:	20008520 	.word	0x20008520
 800b75c:	200084e0 	.word	0x200084e0
 800b760:	20008528 	.word	0x20008528
 800b764:	20008424 	.word	0x20008424
 800b768:	20008420 	.word	0x20008420
 800b76c:	20008534 	.word	0x20008534
 800b770:	20008530 	.word	0x20008530
 800b774:	e000ed04 	.word	0xe000ed04

0800b778 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b778:	b480      	push	{r7}
 800b77a:	b083      	sub	sp, #12
 800b77c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b77e:	4b05      	ldr	r3, [pc, #20]	@ (800b794 <xTaskGetTickCount+0x1c>)
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b784:	687b      	ldr	r3, [r7, #4]
}
 800b786:	4618      	mov	r0, r3
 800b788:	370c      	adds	r7, #12
 800b78a:	46bd      	mov	sp, r7
 800b78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b790:	4770      	bx	lr
 800b792:	bf00      	nop
 800b794:	20008524 	.word	0x20008524

0800b798 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800b798:	b580      	push	{r7, lr}
 800b79a:	b082      	sub	sp, #8
 800b79c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b79e:	f000 ff5d 	bl	800c65c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800b7a6:	4b04      	ldr	r3, [pc, #16]	@ (800b7b8 <xTaskGetTickCountFromISR+0x20>)
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b7ac:	683b      	ldr	r3, [r7, #0]
}
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	3708      	adds	r7, #8
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	bd80      	pop	{r7, pc}
 800b7b6:	bf00      	nop
 800b7b8:	20008524 	.word	0x20008524

0800b7bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b7bc:	b580      	push	{r7, lr}
 800b7be:	b086      	sub	sp, #24
 800b7c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b7c2:	2300      	movs	r3, #0
 800b7c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b7c6:	4b50      	ldr	r3, [pc, #320]	@ (800b908 <xTaskIncrementTick+0x14c>)
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	f040 808b 	bne.w	800b8e6 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b7d0:	4b4e      	ldr	r3, [pc, #312]	@ (800b90c <xTaskIncrementTick+0x150>)
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	3301      	adds	r3, #1
 800b7d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b7d8:	4a4c      	ldr	r2, [pc, #304]	@ (800b90c <xTaskIncrementTick+0x150>)
 800b7da:	693b      	ldr	r3, [r7, #16]
 800b7dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b7de:	693b      	ldr	r3, [r7, #16]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d123      	bne.n	800b82c <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800b7e4:	4b4a      	ldr	r3, [pc, #296]	@ (800b910 <xTaskIncrementTick+0x154>)
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d00d      	beq.n	800b80a <xTaskIncrementTick+0x4e>
	__asm volatile
 800b7ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7f2:	b672      	cpsid	i
 800b7f4:	f383 8811 	msr	BASEPRI, r3
 800b7f8:	f3bf 8f6f 	isb	sy
 800b7fc:	f3bf 8f4f 	dsb	sy
 800b800:	b662      	cpsie	i
 800b802:	603b      	str	r3, [r7, #0]
}
 800b804:	bf00      	nop
 800b806:	bf00      	nop
 800b808:	e7fd      	b.n	800b806 <xTaskIncrementTick+0x4a>
 800b80a:	4b41      	ldr	r3, [pc, #260]	@ (800b910 <xTaskIncrementTick+0x154>)
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	60fb      	str	r3, [r7, #12]
 800b810:	4b40      	ldr	r3, [pc, #256]	@ (800b914 <xTaskIncrementTick+0x158>)
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	4a3e      	ldr	r2, [pc, #248]	@ (800b910 <xTaskIncrementTick+0x154>)
 800b816:	6013      	str	r3, [r2, #0]
 800b818:	4a3e      	ldr	r2, [pc, #248]	@ (800b914 <xTaskIncrementTick+0x158>)
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	6013      	str	r3, [r2, #0]
 800b81e:	4b3e      	ldr	r3, [pc, #248]	@ (800b918 <xTaskIncrementTick+0x15c>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	3301      	adds	r3, #1
 800b824:	4a3c      	ldr	r2, [pc, #240]	@ (800b918 <xTaskIncrementTick+0x15c>)
 800b826:	6013      	str	r3, [r2, #0]
 800b828:	f000 fac0 	bl	800bdac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b82c:	4b3b      	ldr	r3, [pc, #236]	@ (800b91c <xTaskIncrementTick+0x160>)
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	693a      	ldr	r2, [r7, #16]
 800b832:	429a      	cmp	r2, r3
 800b834:	d348      	bcc.n	800b8c8 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b836:	4b36      	ldr	r3, [pc, #216]	@ (800b910 <xTaskIncrementTick+0x154>)
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d104      	bne.n	800b84a <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b840:	4b36      	ldr	r3, [pc, #216]	@ (800b91c <xTaskIncrementTick+0x160>)
 800b842:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b846:	601a      	str	r2, [r3, #0]
					break;
 800b848:	e03e      	b.n	800b8c8 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b84a:	4b31      	ldr	r3, [pc, #196]	@ (800b910 <xTaskIncrementTick+0x154>)
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	68db      	ldr	r3, [r3, #12]
 800b850:	68db      	ldr	r3, [r3, #12]
 800b852:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b854:	68bb      	ldr	r3, [r7, #8]
 800b856:	685b      	ldr	r3, [r3, #4]
 800b858:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b85a:	693a      	ldr	r2, [r7, #16]
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	429a      	cmp	r2, r3
 800b860:	d203      	bcs.n	800b86a <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b862:	4a2e      	ldr	r2, [pc, #184]	@ (800b91c <xTaskIncrementTick+0x160>)
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b868:	e02e      	b.n	800b8c8 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b86a:	68bb      	ldr	r3, [r7, #8]
 800b86c:	3304      	adds	r3, #4
 800b86e:	4618      	mov	r0, r3
 800b870:	f7fe fb8f 	bl	8009f92 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d004      	beq.n	800b886 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b87c:	68bb      	ldr	r3, [r7, #8]
 800b87e:	3318      	adds	r3, #24
 800b880:	4618      	mov	r0, r3
 800b882:	f7fe fb86 	bl	8009f92 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b886:	68bb      	ldr	r3, [r7, #8]
 800b888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b88a:	2201      	movs	r2, #1
 800b88c:	409a      	lsls	r2, r3
 800b88e:	4b24      	ldr	r3, [pc, #144]	@ (800b920 <xTaskIncrementTick+0x164>)
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	4313      	orrs	r3, r2
 800b894:	4a22      	ldr	r2, [pc, #136]	@ (800b920 <xTaskIncrementTick+0x164>)
 800b896:	6013      	str	r3, [r2, #0]
 800b898:	68bb      	ldr	r3, [r7, #8]
 800b89a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b89c:	4613      	mov	r3, r2
 800b89e:	009b      	lsls	r3, r3, #2
 800b8a0:	4413      	add	r3, r2
 800b8a2:	009b      	lsls	r3, r3, #2
 800b8a4:	4a1f      	ldr	r2, [pc, #124]	@ (800b924 <xTaskIncrementTick+0x168>)
 800b8a6:	441a      	add	r2, r3
 800b8a8:	68bb      	ldr	r3, [r7, #8]
 800b8aa:	3304      	adds	r3, #4
 800b8ac:	4619      	mov	r1, r3
 800b8ae:	4610      	mov	r0, r2
 800b8b0:	f7fe fb12 	bl	8009ed8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b8b4:	68bb      	ldr	r3, [r7, #8]
 800b8b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8b8:	4b1b      	ldr	r3, [pc, #108]	@ (800b928 <xTaskIncrementTick+0x16c>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8be:	429a      	cmp	r2, r3
 800b8c0:	d3b9      	bcc.n	800b836 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b8c6:	e7b6      	b.n	800b836 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b8c8:	4b17      	ldr	r3, [pc, #92]	@ (800b928 <xTaskIncrementTick+0x16c>)
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8ce:	4915      	ldr	r1, [pc, #84]	@ (800b924 <xTaskIncrementTick+0x168>)
 800b8d0:	4613      	mov	r3, r2
 800b8d2:	009b      	lsls	r3, r3, #2
 800b8d4:	4413      	add	r3, r2
 800b8d6:	009b      	lsls	r3, r3, #2
 800b8d8:	440b      	add	r3, r1
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	2b01      	cmp	r3, #1
 800b8de:	d907      	bls.n	800b8f0 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800b8e0:	2301      	movs	r3, #1
 800b8e2:	617b      	str	r3, [r7, #20]
 800b8e4:	e004      	b.n	800b8f0 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b8e6:	4b11      	ldr	r3, [pc, #68]	@ (800b92c <xTaskIncrementTick+0x170>)
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	3301      	adds	r3, #1
 800b8ec:	4a0f      	ldr	r2, [pc, #60]	@ (800b92c <xTaskIncrementTick+0x170>)
 800b8ee:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b8f0:	4b0f      	ldr	r3, [pc, #60]	@ (800b930 <xTaskIncrementTick+0x174>)
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d001      	beq.n	800b8fc <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b8fc:	697b      	ldr	r3, [r7, #20]
}
 800b8fe:	4618      	mov	r0, r3
 800b900:	3718      	adds	r7, #24
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}
 800b906:	bf00      	nop
 800b908:	20008548 	.word	0x20008548
 800b90c:	20008524 	.word	0x20008524
 800b910:	200084d8 	.word	0x200084d8
 800b914:	200084dc 	.word	0x200084dc
 800b918:	20008538 	.word	0x20008538
 800b91c:	20008540 	.word	0x20008540
 800b920:	20008528 	.word	0x20008528
 800b924:	20008424 	.word	0x20008424
 800b928:	20008420 	.word	0x20008420
 800b92c:	20008530 	.word	0x20008530
 800b930:	20008534 	.word	0x20008534

0800b934 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b934:	b480      	push	{r7}
 800b936:	b087      	sub	sp, #28
 800b938:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b93a:	4b2b      	ldr	r3, [pc, #172]	@ (800b9e8 <vTaskSwitchContext+0xb4>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d003      	beq.n	800b94a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b942:	4b2a      	ldr	r3, [pc, #168]	@ (800b9ec <vTaskSwitchContext+0xb8>)
 800b944:	2201      	movs	r2, #1
 800b946:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b948:	e047      	b.n	800b9da <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800b94a:	4b28      	ldr	r3, [pc, #160]	@ (800b9ec <vTaskSwitchContext+0xb8>)
 800b94c:	2200      	movs	r2, #0
 800b94e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b950:	4b27      	ldr	r3, [pc, #156]	@ (800b9f0 <vTaskSwitchContext+0xbc>)
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	fab3 f383 	clz	r3, r3
 800b95c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b95e:	7afb      	ldrb	r3, [r7, #11]
 800b960:	f1c3 031f 	rsb	r3, r3, #31
 800b964:	617b      	str	r3, [r7, #20]
 800b966:	4923      	ldr	r1, [pc, #140]	@ (800b9f4 <vTaskSwitchContext+0xc0>)
 800b968:	697a      	ldr	r2, [r7, #20]
 800b96a:	4613      	mov	r3, r2
 800b96c:	009b      	lsls	r3, r3, #2
 800b96e:	4413      	add	r3, r2
 800b970:	009b      	lsls	r3, r3, #2
 800b972:	440b      	add	r3, r1
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d10d      	bne.n	800b996 <vTaskSwitchContext+0x62>
	__asm volatile
 800b97a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b97e:	b672      	cpsid	i
 800b980:	f383 8811 	msr	BASEPRI, r3
 800b984:	f3bf 8f6f 	isb	sy
 800b988:	f3bf 8f4f 	dsb	sy
 800b98c:	b662      	cpsie	i
 800b98e:	607b      	str	r3, [r7, #4]
}
 800b990:	bf00      	nop
 800b992:	bf00      	nop
 800b994:	e7fd      	b.n	800b992 <vTaskSwitchContext+0x5e>
 800b996:	697a      	ldr	r2, [r7, #20]
 800b998:	4613      	mov	r3, r2
 800b99a:	009b      	lsls	r3, r3, #2
 800b99c:	4413      	add	r3, r2
 800b99e:	009b      	lsls	r3, r3, #2
 800b9a0:	4a14      	ldr	r2, [pc, #80]	@ (800b9f4 <vTaskSwitchContext+0xc0>)
 800b9a2:	4413      	add	r3, r2
 800b9a4:	613b      	str	r3, [r7, #16]
 800b9a6:	693b      	ldr	r3, [r7, #16]
 800b9a8:	685b      	ldr	r3, [r3, #4]
 800b9aa:	685a      	ldr	r2, [r3, #4]
 800b9ac:	693b      	ldr	r3, [r7, #16]
 800b9ae:	605a      	str	r2, [r3, #4]
 800b9b0:	693b      	ldr	r3, [r7, #16]
 800b9b2:	685a      	ldr	r2, [r3, #4]
 800b9b4:	693b      	ldr	r3, [r7, #16]
 800b9b6:	3308      	adds	r3, #8
 800b9b8:	429a      	cmp	r2, r3
 800b9ba:	d104      	bne.n	800b9c6 <vTaskSwitchContext+0x92>
 800b9bc:	693b      	ldr	r3, [r7, #16]
 800b9be:	685b      	ldr	r3, [r3, #4]
 800b9c0:	685a      	ldr	r2, [r3, #4]
 800b9c2:	693b      	ldr	r3, [r7, #16]
 800b9c4:	605a      	str	r2, [r3, #4]
 800b9c6:	693b      	ldr	r3, [r7, #16]
 800b9c8:	685b      	ldr	r3, [r3, #4]
 800b9ca:	68db      	ldr	r3, [r3, #12]
 800b9cc:	4a0a      	ldr	r2, [pc, #40]	@ (800b9f8 <vTaskSwitchContext+0xc4>)
 800b9ce:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b9d0:	4b09      	ldr	r3, [pc, #36]	@ (800b9f8 <vTaskSwitchContext+0xc4>)
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	334c      	adds	r3, #76	@ 0x4c
 800b9d6:	4a09      	ldr	r2, [pc, #36]	@ (800b9fc <vTaskSwitchContext+0xc8>)
 800b9d8:	6013      	str	r3, [r2, #0]
}
 800b9da:	bf00      	nop
 800b9dc:	371c      	adds	r7, #28
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e4:	4770      	bx	lr
 800b9e6:	bf00      	nop
 800b9e8:	20008548 	.word	0x20008548
 800b9ec:	20008534 	.word	0x20008534
 800b9f0:	20008528 	.word	0x20008528
 800b9f4:	20008424 	.word	0x20008424
 800b9f8:	20008420 	.word	0x20008420
 800b9fc:	200001b8 	.word	0x200001b8

0800ba00 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ba00:	b580      	push	{r7, lr}
 800ba02:	b084      	sub	sp, #16
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	6078      	str	r0, [r7, #4]
 800ba08:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d10d      	bne.n	800ba2c <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800ba10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba14:	b672      	cpsid	i
 800ba16:	f383 8811 	msr	BASEPRI, r3
 800ba1a:	f3bf 8f6f 	isb	sy
 800ba1e:	f3bf 8f4f 	dsb	sy
 800ba22:	b662      	cpsie	i
 800ba24:	60fb      	str	r3, [r7, #12]
}
 800ba26:	bf00      	nop
 800ba28:	bf00      	nop
 800ba2a:	e7fd      	b.n	800ba28 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ba2c:	4b07      	ldr	r3, [pc, #28]	@ (800ba4c <vTaskPlaceOnEventList+0x4c>)
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	3318      	adds	r3, #24
 800ba32:	4619      	mov	r1, r3
 800ba34:	6878      	ldr	r0, [r7, #4]
 800ba36:	f7fe fa73 	bl	8009f20 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ba3a:	2101      	movs	r1, #1
 800ba3c:	6838      	ldr	r0, [r7, #0]
 800ba3e:	f000 fbb3 	bl	800c1a8 <prvAddCurrentTaskToDelayedList>
}
 800ba42:	bf00      	nop
 800ba44:	3710      	adds	r7, #16
 800ba46:	46bd      	mov	sp, r7
 800ba48:	bd80      	pop	{r7, pc}
 800ba4a:	bf00      	nop
 800ba4c:	20008420 	.word	0x20008420

0800ba50 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ba50:	b580      	push	{r7, lr}
 800ba52:	b086      	sub	sp, #24
 800ba54:	af00      	add	r7, sp, #0
 800ba56:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	68db      	ldr	r3, [r3, #12]
 800ba5c:	68db      	ldr	r3, [r3, #12]
 800ba5e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ba60:	693b      	ldr	r3, [r7, #16]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d10d      	bne.n	800ba82 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800ba66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba6a:	b672      	cpsid	i
 800ba6c:	f383 8811 	msr	BASEPRI, r3
 800ba70:	f3bf 8f6f 	isb	sy
 800ba74:	f3bf 8f4f 	dsb	sy
 800ba78:	b662      	cpsie	i
 800ba7a:	60fb      	str	r3, [r7, #12]
}
 800ba7c:	bf00      	nop
 800ba7e:	bf00      	nop
 800ba80:	e7fd      	b.n	800ba7e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ba82:	693b      	ldr	r3, [r7, #16]
 800ba84:	3318      	adds	r3, #24
 800ba86:	4618      	mov	r0, r3
 800ba88:	f7fe fa83 	bl	8009f92 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ba8c:	4b1d      	ldr	r3, [pc, #116]	@ (800bb04 <xTaskRemoveFromEventList+0xb4>)
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d11c      	bne.n	800bace <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ba94:	693b      	ldr	r3, [r7, #16]
 800ba96:	3304      	adds	r3, #4
 800ba98:	4618      	mov	r0, r3
 800ba9a:	f7fe fa7a 	bl	8009f92 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ba9e:	693b      	ldr	r3, [r7, #16]
 800baa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800baa2:	2201      	movs	r2, #1
 800baa4:	409a      	lsls	r2, r3
 800baa6:	4b18      	ldr	r3, [pc, #96]	@ (800bb08 <xTaskRemoveFromEventList+0xb8>)
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	4313      	orrs	r3, r2
 800baac:	4a16      	ldr	r2, [pc, #88]	@ (800bb08 <xTaskRemoveFromEventList+0xb8>)
 800baae:	6013      	str	r3, [r2, #0]
 800bab0:	693b      	ldr	r3, [r7, #16]
 800bab2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bab4:	4613      	mov	r3, r2
 800bab6:	009b      	lsls	r3, r3, #2
 800bab8:	4413      	add	r3, r2
 800baba:	009b      	lsls	r3, r3, #2
 800babc:	4a13      	ldr	r2, [pc, #76]	@ (800bb0c <xTaskRemoveFromEventList+0xbc>)
 800babe:	441a      	add	r2, r3
 800bac0:	693b      	ldr	r3, [r7, #16]
 800bac2:	3304      	adds	r3, #4
 800bac4:	4619      	mov	r1, r3
 800bac6:	4610      	mov	r0, r2
 800bac8:	f7fe fa06 	bl	8009ed8 <vListInsertEnd>
 800bacc:	e005      	b.n	800bada <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bace:	693b      	ldr	r3, [r7, #16]
 800bad0:	3318      	adds	r3, #24
 800bad2:	4619      	mov	r1, r3
 800bad4:	480e      	ldr	r0, [pc, #56]	@ (800bb10 <xTaskRemoveFromEventList+0xc0>)
 800bad6:	f7fe f9ff 	bl	8009ed8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bada:	693b      	ldr	r3, [r7, #16]
 800badc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bade:	4b0d      	ldr	r3, [pc, #52]	@ (800bb14 <xTaskRemoveFromEventList+0xc4>)
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bae4:	429a      	cmp	r2, r3
 800bae6:	d905      	bls.n	800baf4 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bae8:	2301      	movs	r3, #1
 800baea:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800baec:	4b0a      	ldr	r3, [pc, #40]	@ (800bb18 <xTaskRemoveFromEventList+0xc8>)
 800baee:	2201      	movs	r2, #1
 800baf0:	601a      	str	r2, [r3, #0]
 800baf2:	e001      	b.n	800baf8 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800baf4:	2300      	movs	r3, #0
 800baf6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800baf8:	697b      	ldr	r3, [r7, #20]
}
 800bafa:	4618      	mov	r0, r3
 800bafc:	3718      	adds	r7, #24
 800bafe:	46bd      	mov	sp, r7
 800bb00:	bd80      	pop	{r7, pc}
 800bb02:	bf00      	nop
 800bb04:	20008548 	.word	0x20008548
 800bb08:	20008528 	.word	0x20008528
 800bb0c:	20008424 	.word	0x20008424
 800bb10:	200084e0 	.word	0x200084e0
 800bb14:	20008420 	.word	0x20008420
 800bb18:	20008534 	.word	0x20008534

0800bb1c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bb1c:	b480      	push	{r7}
 800bb1e:	b083      	sub	sp, #12
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bb24:	4b06      	ldr	r3, [pc, #24]	@ (800bb40 <vTaskInternalSetTimeOutState+0x24>)
 800bb26:	681a      	ldr	r2, [r3, #0]
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bb2c:	4b05      	ldr	r3, [pc, #20]	@ (800bb44 <vTaskInternalSetTimeOutState+0x28>)
 800bb2e:	681a      	ldr	r2, [r3, #0]
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	605a      	str	r2, [r3, #4]
}
 800bb34:	bf00      	nop
 800bb36:	370c      	adds	r7, #12
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3e:	4770      	bx	lr
 800bb40:	20008538 	.word	0x20008538
 800bb44:	20008524 	.word	0x20008524

0800bb48 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b088      	sub	sp, #32
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
 800bb50:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d10d      	bne.n	800bb74 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800bb58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb5c:	b672      	cpsid	i
 800bb5e:	f383 8811 	msr	BASEPRI, r3
 800bb62:	f3bf 8f6f 	isb	sy
 800bb66:	f3bf 8f4f 	dsb	sy
 800bb6a:	b662      	cpsie	i
 800bb6c:	613b      	str	r3, [r7, #16]
}
 800bb6e:	bf00      	nop
 800bb70:	bf00      	nop
 800bb72:	e7fd      	b.n	800bb70 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800bb74:	683b      	ldr	r3, [r7, #0]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d10d      	bne.n	800bb96 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800bb7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb7e:	b672      	cpsid	i
 800bb80:	f383 8811 	msr	BASEPRI, r3
 800bb84:	f3bf 8f6f 	isb	sy
 800bb88:	f3bf 8f4f 	dsb	sy
 800bb8c:	b662      	cpsie	i
 800bb8e:	60fb      	str	r3, [r7, #12]
}
 800bb90:	bf00      	nop
 800bb92:	bf00      	nop
 800bb94:	e7fd      	b.n	800bb92 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800bb96:	f000 fc79 	bl	800c48c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bb9a:	4b1d      	ldr	r3, [pc, #116]	@ (800bc10 <xTaskCheckForTimeOut+0xc8>)
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	685b      	ldr	r3, [r3, #4]
 800bba4:	69ba      	ldr	r2, [r7, #24]
 800bba6:	1ad3      	subs	r3, r2, r3
 800bba8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bbaa:	683b      	ldr	r3, [r7, #0]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bbb2:	d102      	bne.n	800bbba <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	61fb      	str	r3, [r7, #28]
 800bbb8:	e023      	b.n	800bc02 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	681a      	ldr	r2, [r3, #0]
 800bbbe:	4b15      	ldr	r3, [pc, #84]	@ (800bc14 <xTaskCheckForTimeOut+0xcc>)
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	429a      	cmp	r2, r3
 800bbc4:	d007      	beq.n	800bbd6 <xTaskCheckForTimeOut+0x8e>
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	685b      	ldr	r3, [r3, #4]
 800bbca:	69ba      	ldr	r2, [r7, #24]
 800bbcc:	429a      	cmp	r2, r3
 800bbce:	d302      	bcc.n	800bbd6 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bbd0:	2301      	movs	r3, #1
 800bbd2:	61fb      	str	r3, [r7, #28]
 800bbd4:	e015      	b.n	800bc02 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bbd6:	683b      	ldr	r3, [r7, #0]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	697a      	ldr	r2, [r7, #20]
 800bbdc:	429a      	cmp	r2, r3
 800bbde:	d20b      	bcs.n	800bbf8 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	681a      	ldr	r2, [r3, #0]
 800bbe4:	697b      	ldr	r3, [r7, #20]
 800bbe6:	1ad2      	subs	r2, r2, r3
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bbec:	6878      	ldr	r0, [r7, #4]
 800bbee:	f7ff ff95 	bl	800bb1c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bbf2:	2300      	movs	r3, #0
 800bbf4:	61fb      	str	r3, [r7, #28]
 800bbf6:	e004      	b.n	800bc02 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800bbf8:	683b      	ldr	r3, [r7, #0]
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bbfe:	2301      	movs	r3, #1
 800bc00:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bc02:	f000 fc79 	bl	800c4f8 <vPortExitCritical>

	return xReturn;
 800bc06:	69fb      	ldr	r3, [r7, #28]
}
 800bc08:	4618      	mov	r0, r3
 800bc0a:	3720      	adds	r7, #32
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	bd80      	pop	{r7, pc}
 800bc10:	20008524 	.word	0x20008524
 800bc14:	20008538 	.word	0x20008538

0800bc18 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bc18:	b480      	push	{r7}
 800bc1a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bc1c:	4b03      	ldr	r3, [pc, #12]	@ (800bc2c <vTaskMissedYield+0x14>)
 800bc1e:	2201      	movs	r2, #1
 800bc20:	601a      	str	r2, [r3, #0]
}
 800bc22:	bf00      	nop
 800bc24:	46bd      	mov	sp, r7
 800bc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2a:	4770      	bx	lr
 800bc2c:	20008534 	.word	0x20008534

0800bc30 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b082      	sub	sp, #8
 800bc34:	af00      	add	r7, sp, #0
 800bc36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bc38:	f000 f852 	bl	800bce0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bc3c:	4b06      	ldr	r3, [pc, #24]	@ (800bc58 <prvIdleTask+0x28>)
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	2b01      	cmp	r3, #1
 800bc42:	d9f9      	bls.n	800bc38 <prvIdleTask+0x8>
			{
				taskYIELD();
 800bc44:	4b05      	ldr	r3, [pc, #20]	@ (800bc5c <prvIdleTask+0x2c>)
 800bc46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc4a:	601a      	str	r2, [r3, #0]
 800bc4c:	f3bf 8f4f 	dsb	sy
 800bc50:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bc54:	e7f0      	b.n	800bc38 <prvIdleTask+0x8>
 800bc56:	bf00      	nop
 800bc58:	20008424 	.word	0x20008424
 800bc5c:	e000ed04 	.word	0xe000ed04

0800bc60 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b082      	sub	sp, #8
 800bc64:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bc66:	2300      	movs	r3, #0
 800bc68:	607b      	str	r3, [r7, #4]
 800bc6a:	e00c      	b.n	800bc86 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bc6c:	687a      	ldr	r2, [r7, #4]
 800bc6e:	4613      	mov	r3, r2
 800bc70:	009b      	lsls	r3, r3, #2
 800bc72:	4413      	add	r3, r2
 800bc74:	009b      	lsls	r3, r3, #2
 800bc76:	4a12      	ldr	r2, [pc, #72]	@ (800bcc0 <prvInitialiseTaskLists+0x60>)
 800bc78:	4413      	add	r3, r2
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	f7fe f8ff 	bl	8009e7e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	3301      	adds	r3, #1
 800bc84:	607b      	str	r3, [r7, #4]
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	2b06      	cmp	r3, #6
 800bc8a:	d9ef      	bls.n	800bc6c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bc8c:	480d      	ldr	r0, [pc, #52]	@ (800bcc4 <prvInitialiseTaskLists+0x64>)
 800bc8e:	f7fe f8f6 	bl	8009e7e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bc92:	480d      	ldr	r0, [pc, #52]	@ (800bcc8 <prvInitialiseTaskLists+0x68>)
 800bc94:	f7fe f8f3 	bl	8009e7e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bc98:	480c      	ldr	r0, [pc, #48]	@ (800bccc <prvInitialiseTaskLists+0x6c>)
 800bc9a:	f7fe f8f0 	bl	8009e7e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bc9e:	480c      	ldr	r0, [pc, #48]	@ (800bcd0 <prvInitialiseTaskLists+0x70>)
 800bca0:	f7fe f8ed 	bl	8009e7e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bca4:	480b      	ldr	r0, [pc, #44]	@ (800bcd4 <prvInitialiseTaskLists+0x74>)
 800bca6:	f7fe f8ea 	bl	8009e7e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bcaa:	4b0b      	ldr	r3, [pc, #44]	@ (800bcd8 <prvInitialiseTaskLists+0x78>)
 800bcac:	4a05      	ldr	r2, [pc, #20]	@ (800bcc4 <prvInitialiseTaskLists+0x64>)
 800bcae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bcb0:	4b0a      	ldr	r3, [pc, #40]	@ (800bcdc <prvInitialiseTaskLists+0x7c>)
 800bcb2:	4a05      	ldr	r2, [pc, #20]	@ (800bcc8 <prvInitialiseTaskLists+0x68>)
 800bcb4:	601a      	str	r2, [r3, #0]
}
 800bcb6:	bf00      	nop
 800bcb8:	3708      	adds	r7, #8
 800bcba:	46bd      	mov	sp, r7
 800bcbc:	bd80      	pop	{r7, pc}
 800bcbe:	bf00      	nop
 800bcc0:	20008424 	.word	0x20008424
 800bcc4:	200084b0 	.word	0x200084b0
 800bcc8:	200084c4 	.word	0x200084c4
 800bccc:	200084e0 	.word	0x200084e0
 800bcd0:	200084f4 	.word	0x200084f4
 800bcd4:	2000850c 	.word	0x2000850c
 800bcd8:	200084d8 	.word	0x200084d8
 800bcdc:	200084dc 	.word	0x200084dc

0800bce0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	b082      	sub	sp, #8
 800bce4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bce6:	e019      	b.n	800bd1c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bce8:	f000 fbd0 	bl	800c48c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bcec:	4b10      	ldr	r3, [pc, #64]	@ (800bd30 <prvCheckTasksWaitingTermination+0x50>)
 800bcee:	68db      	ldr	r3, [r3, #12]
 800bcf0:	68db      	ldr	r3, [r3, #12]
 800bcf2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	3304      	adds	r3, #4
 800bcf8:	4618      	mov	r0, r3
 800bcfa:	f7fe f94a 	bl	8009f92 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bcfe:	4b0d      	ldr	r3, [pc, #52]	@ (800bd34 <prvCheckTasksWaitingTermination+0x54>)
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	3b01      	subs	r3, #1
 800bd04:	4a0b      	ldr	r2, [pc, #44]	@ (800bd34 <prvCheckTasksWaitingTermination+0x54>)
 800bd06:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bd08:	4b0b      	ldr	r3, [pc, #44]	@ (800bd38 <prvCheckTasksWaitingTermination+0x58>)
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	3b01      	subs	r3, #1
 800bd0e:	4a0a      	ldr	r2, [pc, #40]	@ (800bd38 <prvCheckTasksWaitingTermination+0x58>)
 800bd10:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bd12:	f000 fbf1 	bl	800c4f8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bd16:	6878      	ldr	r0, [r7, #4]
 800bd18:	f000 f810 	bl	800bd3c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bd1c:	4b06      	ldr	r3, [pc, #24]	@ (800bd38 <prvCheckTasksWaitingTermination+0x58>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d1e1      	bne.n	800bce8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bd24:	bf00      	nop
 800bd26:	bf00      	nop
 800bd28:	3708      	adds	r7, #8
 800bd2a:	46bd      	mov	sp, r7
 800bd2c:	bd80      	pop	{r7, pc}
 800bd2e:	bf00      	nop
 800bd30:	200084f4 	.word	0x200084f4
 800bd34:	20008520 	.word	0x20008520
 800bd38:	20008508 	.word	0x20008508

0800bd3c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b084      	sub	sp, #16
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	334c      	adds	r3, #76	@ 0x4c
 800bd48:	4618      	mov	r0, r3
 800bd4a:	f012 fbe1 	bl	801e510 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d108      	bne.n	800bd6a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd5c:	4618      	mov	r0, r3
 800bd5e:	f000 fd91 	bl	800c884 <vPortFree>
				vPortFree( pxTCB );
 800bd62:	6878      	ldr	r0, [r7, #4]
 800bd64:	f000 fd8e 	bl	800c884 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bd68:	e01b      	b.n	800bda2 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800bd70:	2b01      	cmp	r3, #1
 800bd72:	d103      	bne.n	800bd7c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800bd74:	6878      	ldr	r0, [r7, #4]
 800bd76:	f000 fd85 	bl	800c884 <vPortFree>
	}
 800bd7a:	e012      	b.n	800bda2 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800bd82:	2b02      	cmp	r3, #2
 800bd84:	d00d      	beq.n	800bda2 <prvDeleteTCB+0x66>
	__asm volatile
 800bd86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd8a:	b672      	cpsid	i
 800bd8c:	f383 8811 	msr	BASEPRI, r3
 800bd90:	f3bf 8f6f 	isb	sy
 800bd94:	f3bf 8f4f 	dsb	sy
 800bd98:	b662      	cpsie	i
 800bd9a:	60fb      	str	r3, [r7, #12]
}
 800bd9c:	bf00      	nop
 800bd9e:	bf00      	nop
 800bda0:	e7fd      	b.n	800bd9e <prvDeleteTCB+0x62>
	}
 800bda2:	bf00      	nop
 800bda4:	3710      	adds	r7, #16
 800bda6:	46bd      	mov	sp, r7
 800bda8:	bd80      	pop	{r7, pc}
	...

0800bdac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bdac:	b480      	push	{r7}
 800bdae:	b083      	sub	sp, #12
 800bdb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bdb2:	4b0c      	ldr	r3, [pc, #48]	@ (800bde4 <prvResetNextTaskUnblockTime+0x38>)
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d104      	bne.n	800bdc6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bdbc:	4b0a      	ldr	r3, [pc, #40]	@ (800bde8 <prvResetNextTaskUnblockTime+0x3c>)
 800bdbe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bdc2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bdc4:	e008      	b.n	800bdd8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bdc6:	4b07      	ldr	r3, [pc, #28]	@ (800bde4 <prvResetNextTaskUnblockTime+0x38>)
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	68db      	ldr	r3, [r3, #12]
 800bdcc:	68db      	ldr	r3, [r3, #12]
 800bdce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	685b      	ldr	r3, [r3, #4]
 800bdd4:	4a04      	ldr	r2, [pc, #16]	@ (800bde8 <prvResetNextTaskUnblockTime+0x3c>)
 800bdd6:	6013      	str	r3, [r2, #0]
}
 800bdd8:	bf00      	nop
 800bdda:	370c      	adds	r7, #12
 800bddc:	46bd      	mov	sp, r7
 800bdde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde2:	4770      	bx	lr
 800bde4:	200084d8 	.word	0x200084d8
 800bde8:	20008540 	.word	0x20008540

0800bdec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bdec:	b480      	push	{r7}
 800bdee:	b083      	sub	sp, #12
 800bdf0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bdf2:	4b0b      	ldr	r3, [pc, #44]	@ (800be20 <xTaskGetSchedulerState+0x34>)
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d102      	bne.n	800be00 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bdfa:	2301      	movs	r3, #1
 800bdfc:	607b      	str	r3, [r7, #4]
 800bdfe:	e008      	b.n	800be12 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800be00:	4b08      	ldr	r3, [pc, #32]	@ (800be24 <xTaskGetSchedulerState+0x38>)
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d102      	bne.n	800be0e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800be08:	2302      	movs	r3, #2
 800be0a:	607b      	str	r3, [r7, #4]
 800be0c:	e001      	b.n	800be12 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800be0e:	2300      	movs	r3, #0
 800be10:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800be12:	687b      	ldr	r3, [r7, #4]
	}
 800be14:	4618      	mov	r0, r3
 800be16:	370c      	adds	r7, #12
 800be18:	46bd      	mov	sp, r7
 800be1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1e:	4770      	bx	lr
 800be20:	2000852c 	.word	0x2000852c
 800be24:	20008548 	.word	0x20008548

0800be28 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b084      	sub	sp, #16
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800be34:	2300      	movs	r3, #0
 800be36:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d069      	beq.n	800bf12 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be42:	4b36      	ldr	r3, [pc, #216]	@ (800bf1c <xTaskPriorityInherit+0xf4>)
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be48:	429a      	cmp	r2, r3
 800be4a:	d259      	bcs.n	800bf00 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800be4c:	68bb      	ldr	r3, [r7, #8]
 800be4e:	699b      	ldr	r3, [r3, #24]
 800be50:	2b00      	cmp	r3, #0
 800be52:	db06      	blt.n	800be62 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be54:	4b31      	ldr	r3, [pc, #196]	@ (800bf1c <xTaskPriorityInherit+0xf4>)
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be5a:	f1c3 0207 	rsb	r2, r3, #7
 800be5e:	68bb      	ldr	r3, [r7, #8]
 800be60:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800be62:	68bb      	ldr	r3, [r7, #8]
 800be64:	6959      	ldr	r1, [r3, #20]
 800be66:	68bb      	ldr	r3, [r7, #8]
 800be68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be6a:	4613      	mov	r3, r2
 800be6c:	009b      	lsls	r3, r3, #2
 800be6e:	4413      	add	r3, r2
 800be70:	009b      	lsls	r3, r3, #2
 800be72:	4a2b      	ldr	r2, [pc, #172]	@ (800bf20 <xTaskPriorityInherit+0xf8>)
 800be74:	4413      	add	r3, r2
 800be76:	4299      	cmp	r1, r3
 800be78:	d13a      	bne.n	800bef0 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be7a:	68bb      	ldr	r3, [r7, #8]
 800be7c:	3304      	adds	r3, #4
 800be7e:	4618      	mov	r0, r3
 800be80:	f7fe f887 	bl	8009f92 <uxListRemove>
 800be84:	4603      	mov	r3, r0
 800be86:	2b00      	cmp	r3, #0
 800be88:	d115      	bne.n	800beb6 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800be8a:	68bb      	ldr	r3, [r7, #8]
 800be8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be8e:	4924      	ldr	r1, [pc, #144]	@ (800bf20 <xTaskPriorityInherit+0xf8>)
 800be90:	4613      	mov	r3, r2
 800be92:	009b      	lsls	r3, r3, #2
 800be94:	4413      	add	r3, r2
 800be96:	009b      	lsls	r3, r3, #2
 800be98:	440b      	add	r3, r1
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d10a      	bne.n	800beb6 <xTaskPriorityInherit+0x8e>
 800bea0:	68bb      	ldr	r3, [r7, #8]
 800bea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bea4:	2201      	movs	r2, #1
 800bea6:	fa02 f303 	lsl.w	r3, r2, r3
 800beaa:	43da      	mvns	r2, r3
 800beac:	4b1d      	ldr	r3, [pc, #116]	@ (800bf24 <xTaskPriorityInherit+0xfc>)
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	4013      	ands	r3, r2
 800beb2:	4a1c      	ldr	r2, [pc, #112]	@ (800bf24 <xTaskPriorityInherit+0xfc>)
 800beb4:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800beb6:	4b19      	ldr	r3, [pc, #100]	@ (800bf1c <xTaskPriorityInherit+0xf4>)
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800bec0:	68bb      	ldr	r3, [r7, #8]
 800bec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bec4:	2201      	movs	r2, #1
 800bec6:	409a      	lsls	r2, r3
 800bec8:	4b16      	ldr	r3, [pc, #88]	@ (800bf24 <xTaskPriorityInherit+0xfc>)
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	4313      	orrs	r3, r2
 800bece:	4a15      	ldr	r2, [pc, #84]	@ (800bf24 <xTaskPriorityInherit+0xfc>)
 800bed0:	6013      	str	r3, [r2, #0]
 800bed2:	68bb      	ldr	r3, [r7, #8]
 800bed4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bed6:	4613      	mov	r3, r2
 800bed8:	009b      	lsls	r3, r3, #2
 800beda:	4413      	add	r3, r2
 800bedc:	009b      	lsls	r3, r3, #2
 800bede:	4a10      	ldr	r2, [pc, #64]	@ (800bf20 <xTaskPriorityInherit+0xf8>)
 800bee0:	441a      	add	r2, r3
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	3304      	adds	r3, #4
 800bee6:	4619      	mov	r1, r3
 800bee8:	4610      	mov	r0, r2
 800beea:	f7fd fff5 	bl	8009ed8 <vListInsertEnd>
 800beee:	e004      	b.n	800befa <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bef0:	4b0a      	ldr	r3, [pc, #40]	@ (800bf1c <xTaskPriorityInherit+0xf4>)
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bef6:	68bb      	ldr	r3, [r7, #8]
 800bef8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800befa:	2301      	movs	r3, #1
 800befc:	60fb      	str	r3, [r7, #12]
 800befe:	e008      	b.n	800bf12 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800bf00:	68bb      	ldr	r3, [r7, #8]
 800bf02:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bf04:	4b05      	ldr	r3, [pc, #20]	@ (800bf1c <xTaskPriorityInherit+0xf4>)
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf0a:	429a      	cmp	r2, r3
 800bf0c:	d201      	bcs.n	800bf12 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800bf0e:	2301      	movs	r3, #1
 800bf10:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bf12:	68fb      	ldr	r3, [r7, #12]
	}
 800bf14:	4618      	mov	r0, r3
 800bf16:	3710      	adds	r7, #16
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	bd80      	pop	{r7, pc}
 800bf1c:	20008420 	.word	0x20008420
 800bf20:	20008424 	.word	0x20008424
 800bf24:	20008528 	.word	0x20008528

0800bf28 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b086      	sub	sp, #24
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bf34:	2300      	movs	r3, #0
 800bf36:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d074      	beq.n	800c028 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bf3e:	4b3d      	ldr	r3, [pc, #244]	@ (800c034 <xTaskPriorityDisinherit+0x10c>)
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	693a      	ldr	r2, [r7, #16]
 800bf44:	429a      	cmp	r2, r3
 800bf46:	d00d      	beq.n	800bf64 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800bf48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf4c:	b672      	cpsid	i
 800bf4e:	f383 8811 	msr	BASEPRI, r3
 800bf52:	f3bf 8f6f 	isb	sy
 800bf56:	f3bf 8f4f 	dsb	sy
 800bf5a:	b662      	cpsie	i
 800bf5c:	60fb      	str	r3, [r7, #12]
}
 800bf5e:	bf00      	nop
 800bf60:	bf00      	nop
 800bf62:	e7fd      	b.n	800bf60 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800bf64:	693b      	ldr	r3, [r7, #16]
 800bf66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d10d      	bne.n	800bf88 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800bf6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf70:	b672      	cpsid	i
 800bf72:	f383 8811 	msr	BASEPRI, r3
 800bf76:	f3bf 8f6f 	isb	sy
 800bf7a:	f3bf 8f4f 	dsb	sy
 800bf7e:	b662      	cpsie	i
 800bf80:	60bb      	str	r3, [r7, #8]
}
 800bf82:	bf00      	nop
 800bf84:	bf00      	nop
 800bf86:	e7fd      	b.n	800bf84 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800bf88:	693b      	ldr	r3, [r7, #16]
 800bf8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bf8c:	1e5a      	subs	r2, r3, #1
 800bf8e:	693b      	ldr	r3, [r7, #16]
 800bf90:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bf92:	693b      	ldr	r3, [r7, #16]
 800bf94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf96:	693b      	ldr	r3, [r7, #16]
 800bf98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf9a:	429a      	cmp	r2, r3
 800bf9c:	d044      	beq.n	800c028 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bf9e:	693b      	ldr	r3, [r7, #16]
 800bfa0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d140      	bne.n	800c028 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bfa6:	693b      	ldr	r3, [r7, #16]
 800bfa8:	3304      	adds	r3, #4
 800bfaa:	4618      	mov	r0, r3
 800bfac:	f7fd fff1 	bl	8009f92 <uxListRemove>
 800bfb0:	4603      	mov	r3, r0
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d115      	bne.n	800bfe2 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800bfb6:	693b      	ldr	r3, [r7, #16]
 800bfb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfba:	491f      	ldr	r1, [pc, #124]	@ (800c038 <xTaskPriorityDisinherit+0x110>)
 800bfbc:	4613      	mov	r3, r2
 800bfbe:	009b      	lsls	r3, r3, #2
 800bfc0:	4413      	add	r3, r2
 800bfc2:	009b      	lsls	r3, r3, #2
 800bfc4:	440b      	add	r3, r1
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d10a      	bne.n	800bfe2 <xTaskPriorityDisinherit+0xba>
 800bfcc:	693b      	ldr	r3, [r7, #16]
 800bfce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfd0:	2201      	movs	r2, #1
 800bfd2:	fa02 f303 	lsl.w	r3, r2, r3
 800bfd6:	43da      	mvns	r2, r3
 800bfd8:	4b18      	ldr	r3, [pc, #96]	@ (800c03c <xTaskPriorityDisinherit+0x114>)
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	4013      	ands	r3, r2
 800bfde:	4a17      	ldr	r2, [pc, #92]	@ (800c03c <xTaskPriorityDisinherit+0x114>)
 800bfe0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bfe2:	693b      	ldr	r3, [r7, #16]
 800bfe4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bfe6:	693b      	ldr	r3, [r7, #16]
 800bfe8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bfea:	693b      	ldr	r3, [r7, #16]
 800bfec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfee:	f1c3 0207 	rsb	r2, r3, #7
 800bff2:	693b      	ldr	r3, [r7, #16]
 800bff4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bffa:	2201      	movs	r2, #1
 800bffc:	409a      	lsls	r2, r3
 800bffe:	4b0f      	ldr	r3, [pc, #60]	@ (800c03c <xTaskPriorityDisinherit+0x114>)
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	4313      	orrs	r3, r2
 800c004:	4a0d      	ldr	r2, [pc, #52]	@ (800c03c <xTaskPriorityDisinherit+0x114>)
 800c006:	6013      	str	r3, [r2, #0]
 800c008:	693b      	ldr	r3, [r7, #16]
 800c00a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c00c:	4613      	mov	r3, r2
 800c00e:	009b      	lsls	r3, r3, #2
 800c010:	4413      	add	r3, r2
 800c012:	009b      	lsls	r3, r3, #2
 800c014:	4a08      	ldr	r2, [pc, #32]	@ (800c038 <xTaskPriorityDisinherit+0x110>)
 800c016:	441a      	add	r2, r3
 800c018:	693b      	ldr	r3, [r7, #16]
 800c01a:	3304      	adds	r3, #4
 800c01c:	4619      	mov	r1, r3
 800c01e:	4610      	mov	r0, r2
 800c020:	f7fd ff5a 	bl	8009ed8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c024:	2301      	movs	r3, #1
 800c026:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c028:	697b      	ldr	r3, [r7, #20]
	}
 800c02a:	4618      	mov	r0, r3
 800c02c:	3718      	adds	r7, #24
 800c02e:	46bd      	mov	sp, r7
 800c030:	bd80      	pop	{r7, pc}
 800c032:	bf00      	nop
 800c034:	20008420 	.word	0x20008420
 800c038:	20008424 	.word	0x20008424
 800c03c:	20008528 	.word	0x20008528

0800c040 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c040:	b580      	push	{r7, lr}
 800c042:	b088      	sub	sp, #32
 800c044:	af00      	add	r7, sp, #0
 800c046:	6078      	str	r0, [r7, #4]
 800c048:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c04e:	2301      	movs	r3, #1
 800c050:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	2b00      	cmp	r3, #0
 800c056:	f000 8089 	beq.w	800c16c <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c05a:	69bb      	ldr	r3, [r7, #24]
 800c05c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d10d      	bne.n	800c07e <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800c062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c066:	b672      	cpsid	i
 800c068:	f383 8811 	msr	BASEPRI, r3
 800c06c:	f3bf 8f6f 	isb	sy
 800c070:	f3bf 8f4f 	dsb	sy
 800c074:	b662      	cpsie	i
 800c076:	60fb      	str	r3, [r7, #12]
}
 800c078:	bf00      	nop
 800c07a:	bf00      	nop
 800c07c:	e7fd      	b.n	800c07a <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c07e:	69bb      	ldr	r3, [r7, #24]
 800c080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c082:	683a      	ldr	r2, [r7, #0]
 800c084:	429a      	cmp	r2, r3
 800c086:	d902      	bls.n	800c08e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c088:	683b      	ldr	r3, [r7, #0]
 800c08a:	61fb      	str	r3, [r7, #28]
 800c08c:	e002      	b.n	800c094 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c08e:	69bb      	ldr	r3, [r7, #24]
 800c090:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c092:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c094:	69bb      	ldr	r3, [r7, #24]
 800c096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c098:	69fa      	ldr	r2, [r7, #28]
 800c09a:	429a      	cmp	r2, r3
 800c09c:	d066      	beq.n	800c16c <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c09e:	69bb      	ldr	r3, [r7, #24]
 800c0a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c0a2:	697a      	ldr	r2, [r7, #20]
 800c0a4:	429a      	cmp	r2, r3
 800c0a6:	d161      	bne.n	800c16c <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c0a8:	4b32      	ldr	r3, [pc, #200]	@ (800c174 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	69ba      	ldr	r2, [r7, #24]
 800c0ae:	429a      	cmp	r2, r3
 800c0b0:	d10d      	bne.n	800c0ce <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800c0b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0b6:	b672      	cpsid	i
 800c0b8:	f383 8811 	msr	BASEPRI, r3
 800c0bc:	f3bf 8f6f 	isb	sy
 800c0c0:	f3bf 8f4f 	dsb	sy
 800c0c4:	b662      	cpsie	i
 800c0c6:	60bb      	str	r3, [r7, #8]
}
 800c0c8:	bf00      	nop
 800c0ca:	bf00      	nop
 800c0cc:	e7fd      	b.n	800c0ca <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c0ce:	69bb      	ldr	r3, [r7, #24]
 800c0d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0d2:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c0d4:	69bb      	ldr	r3, [r7, #24]
 800c0d6:	69fa      	ldr	r2, [r7, #28]
 800c0d8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c0da:	69bb      	ldr	r3, [r7, #24]
 800c0dc:	699b      	ldr	r3, [r3, #24]
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	db04      	blt.n	800c0ec <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c0e2:	69fb      	ldr	r3, [r7, #28]
 800c0e4:	f1c3 0207 	rsb	r2, r3, #7
 800c0e8:	69bb      	ldr	r3, [r7, #24]
 800c0ea:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c0ec:	69bb      	ldr	r3, [r7, #24]
 800c0ee:	6959      	ldr	r1, [r3, #20]
 800c0f0:	693a      	ldr	r2, [r7, #16]
 800c0f2:	4613      	mov	r3, r2
 800c0f4:	009b      	lsls	r3, r3, #2
 800c0f6:	4413      	add	r3, r2
 800c0f8:	009b      	lsls	r3, r3, #2
 800c0fa:	4a1f      	ldr	r2, [pc, #124]	@ (800c178 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800c0fc:	4413      	add	r3, r2
 800c0fe:	4299      	cmp	r1, r3
 800c100:	d134      	bne.n	800c16c <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c102:	69bb      	ldr	r3, [r7, #24]
 800c104:	3304      	adds	r3, #4
 800c106:	4618      	mov	r0, r3
 800c108:	f7fd ff43 	bl	8009f92 <uxListRemove>
 800c10c:	4603      	mov	r3, r0
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d115      	bne.n	800c13e <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c112:	69bb      	ldr	r3, [r7, #24]
 800c114:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c116:	4918      	ldr	r1, [pc, #96]	@ (800c178 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800c118:	4613      	mov	r3, r2
 800c11a:	009b      	lsls	r3, r3, #2
 800c11c:	4413      	add	r3, r2
 800c11e:	009b      	lsls	r3, r3, #2
 800c120:	440b      	add	r3, r1
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	2b00      	cmp	r3, #0
 800c126:	d10a      	bne.n	800c13e <vTaskPriorityDisinheritAfterTimeout+0xfe>
 800c128:	69bb      	ldr	r3, [r7, #24]
 800c12a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c12c:	2201      	movs	r2, #1
 800c12e:	fa02 f303 	lsl.w	r3, r2, r3
 800c132:	43da      	mvns	r2, r3
 800c134:	4b11      	ldr	r3, [pc, #68]	@ (800c17c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	4013      	ands	r3, r2
 800c13a:	4a10      	ldr	r2, [pc, #64]	@ (800c17c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800c13c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c13e:	69bb      	ldr	r3, [r7, #24]
 800c140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c142:	2201      	movs	r2, #1
 800c144:	409a      	lsls	r2, r3
 800c146:	4b0d      	ldr	r3, [pc, #52]	@ (800c17c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	4313      	orrs	r3, r2
 800c14c:	4a0b      	ldr	r2, [pc, #44]	@ (800c17c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800c14e:	6013      	str	r3, [r2, #0]
 800c150:	69bb      	ldr	r3, [r7, #24]
 800c152:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c154:	4613      	mov	r3, r2
 800c156:	009b      	lsls	r3, r3, #2
 800c158:	4413      	add	r3, r2
 800c15a:	009b      	lsls	r3, r3, #2
 800c15c:	4a06      	ldr	r2, [pc, #24]	@ (800c178 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800c15e:	441a      	add	r2, r3
 800c160:	69bb      	ldr	r3, [r7, #24]
 800c162:	3304      	adds	r3, #4
 800c164:	4619      	mov	r1, r3
 800c166:	4610      	mov	r0, r2
 800c168:	f7fd feb6 	bl	8009ed8 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c16c:	bf00      	nop
 800c16e:	3720      	adds	r7, #32
 800c170:	46bd      	mov	sp, r7
 800c172:	bd80      	pop	{r7, pc}
 800c174:	20008420 	.word	0x20008420
 800c178:	20008424 	.word	0x20008424
 800c17c:	20008528 	.word	0x20008528

0800c180 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c180:	b480      	push	{r7}
 800c182:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c184:	4b07      	ldr	r3, [pc, #28]	@ (800c1a4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d004      	beq.n	800c196 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c18c:	4b05      	ldr	r3, [pc, #20]	@ (800c1a4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c192:	3201      	adds	r2, #1
 800c194:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800c196:	4b03      	ldr	r3, [pc, #12]	@ (800c1a4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c198:	681b      	ldr	r3, [r3, #0]
	}
 800c19a:	4618      	mov	r0, r3
 800c19c:	46bd      	mov	sp, r7
 800c19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a2:	4770      	bx	lr
 800c1a4:	20008420 	.word	0x20008420

0800c1a8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b084      	sub	sp, #16
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	6078      	str	r0, [r7, #4]
 800c1b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c1b2:	4b29      	ldr	r3, [pc, #164]	@ (800c258 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c1b8:	4b28      	ldr	r3, [pc, #160]	@ (800c25c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	3304      	adds	r3, #4
 800c1be:	4618      	mov	r0, r3
 800c1c0:	f7fd fee7 	bl	8009f92 <uxListRemove>
 800c1c4:	4603      	mov	r3, r0
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d10b      	bne.n	800c1e2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800c1ca:	4b24      	ldr	r3, [pc, #144]	@ (800c25c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1d0:	2201      	movs	r2, #1
 800c1d2:	fa02 f303 	lsl.w	r3, r2, r3
 800c1d6:	43da      	mvns	r2, r3
 800c1d8:	4b21      	ldr	r3, [pc, #132]	@ (800c260 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	4013      	ands	r3, r2
 800c1de:	4a20      	ldr	r2, [pc, #128]	@ (800c260 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c1e0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c1e8:	d10a      	bne.n	800c200 <prvAddCurrentTaskToDelayedList+0x58>
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d007      	beq.n	800c200 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c1f0:	4b1a      	ldr	r3, [pc, #104]	@ (800c25c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	3304      	adds	r3, #4
 800c1f6:	4619      	mov	r1, r3
 800c1f8:	481a      	ldr	r0, [pc, #104]	@ (800c264 <prvAddCurrentTaskToDelayedList+0xbc>)
 800c1fa:	f7fd fe6d 	bl	8009ed8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c1fe:	e026      	b.n	800c24e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c200:	68fa      	ldr	r2, [r7, #12]
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	4413      	add	r3, r2
 800c206:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c208:	4b14      	ldr	r3, [pc, #80]	@ (800c25c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	68ba      	ldr	r2, [r7, #8]
 800c20e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c210:	68ba      	ldr	r2, [r7, #8]
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	429a      	cmp	r2, r3
 800c216:	d209      	bcs.n	800c22c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c218:	4b13      	ldr	r3, [pc, #76]	@ (800c268 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c21a:	681a      	ldr	r2, [r3, #0]
 800c21c:	4b0f      	ldr	r3, [pc, #60]	@ (800c25c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	3304      	adds	r3, #4
 800c222:	4619      	mov	r1, r3
 800c224:	4610      	mov	r0, r2
 800c226:	f7fd fe7b 	bl	8009f20 <vListInsert>
}
 800c22a:	e010      	b.n	800c24e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c22c:	4b0f      	ldr	r3, [pc, #60]	@ (800c26c <prvAddCurrentTaskToDelayedList+0xc4>)
 800c22e:	681a      	ldr	r2, [r3, #0]
 800c230:	4b0a      	ldr	r3, [pc, #40]	@ (800c25c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	3304      	adds	r3, #4
 800c236:	4619      	mov	r1, r3
 800c238:	4610      	mov	r0, r2
 800c23a:	f7fd fe71 	bl	8009f20 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c23e:	4b0c      	ldr	r3, [pc, #48]	@ (800c270 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	68ba      	ldr	r2, [r7, #8]
 800c244:	429a      	cmp	r2, r3
 800c246:	d202      	bcs.n	800c24e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c248:	4a09      	ldr	r2, [pc, #36]	@ (800c270 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c24a:	68bb      	ldr	r3, [r7, #8]
 800c24c:	6013      	str	r3, [r2, #0]
}
 800c24e:	bf00      	nop
 800c250:	3710      	adds	r7, #16
 800c252:	46bd      	mov	sp, r7
 800c254:	bd80      	pop	{r7, pc}
 800c256:	bf00      	nop
 800c258:	20008524 	.word	0x20008524
 800c25c:	20008420 	.word	0x20008420
 800c260:	20008528 	.word	0x20008528
 800c264:	2000850c 	.word	0x2000850c
 800c268:	200084dc 	.word	0x200084dc
 800c26c:	200084d8 	.word	0x200084d8
 800c270:	20008540 	.word	0x20008540

0800c274 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c274:	b480      	push	{r7}
 800c276:	b085      	sub	sp, #20
 800c278:	af00      	add	r7, sp, #0
 800c27a:	60f8      	str	r0, [r7, #12]
 800c27c:	60b9      	str	r1, [r7, #8]
 800c27e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	3b04      	subs	r3, #4
 800c284:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c28c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	3b04      	subs	r3, #4
 800c292:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c294:	68bb      	ldr	r3, [r7, #8]
 800c296:	f023 0201 	bic.w	r2, r3, #1
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	3b04      	subs	r3, #4
 800c2a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c2a4:	4a0c      	ldr	r2, [pc, #48]	@ (800c2d8 <pxPortInitialiseStack+0x64>)
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	3b14      	subs	r3, #20
 800c2ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c2b0:	687a      	ldr	r2, [r7, #4]
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	3b04      	subs	r3, #4
 800c2ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	f06f 0202 	mvn.w	r2, #2
 800c2c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	3b20      	subs	r3, #32
 800c2c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c2ca:	68fb      	ldr	r3, [r7, #12]
}
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	3714      	adds	r7, #20
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d6:	4770      	bx	lr
 800c2d8:	0800c2dd 	.word	0x0800c2dd

0800c2dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c2dc:	b480      	push	{r7}
 800c2de:	b085      	sub	sp, #20
 800c2e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c2e6:	4b15      	ldr	r3, [pc, #84]	@ (800c33c <prvTaskExitError+0x60>)
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c2ee:	d00d      	beq.n	800c30c <prvTaskExitError+0x30>
	__asm volatile
 800c2f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2f4:	b672      	cpsid	i
 800c2f6:	f383 8811 	msr	BASEPRI, r3
 800c2fa:	f3bf 8f6f 	isb	sy
 800c2fe:	f3bf 8f4f 	dsb	sy
 800c302:	b662      	cpsie	i
 800c304:	60fb      	str	r3, [r7, #12]
}
 800c306:	bf00      	nop
 800c308:	bf00      	nop
 800c30a:	e7fd      	b.n	800c308 <prvTaskExitError+0x2c>
	__asm volatile
 800c30c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c310:	b672      	cpsid	i
 800c312:	f383 8811 	msr	BASEPRI, r3
 800c316:	f3bf 8f6f 	isb	sy
 800c31a:	f3bf 8f4f 	dsb	sy
 800c31e:	b662      	cpsie	i
 800c320:	60bb      	str	r3, [r7, #8]
}
 800c322:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c324:	bf00      	nop
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d0fc      	beq.n	800c326 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c32c:	bf00      	nop
 800c32e:	bf00      	nop
 800c330:	3714      	adds	r7, #20
 800c332:	46bd      	mov	sp, r7
 800c334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c338:	4770      	bx	lr
 800c33a:	bf00      	nop
 800c33c:	20000030 	.word	0x20000030

0800c340 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c340:	4b07      	ldr	r3, [pc, #28]	@ (800c360 <pxCurrentTCBConst2>)
 800c342:	6819      	ldr	r1, [r3, #0]
 800c344:	6808      	ldr	r0, [r1, #0]
 800c346:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c34a:	f380 8809 	msr	PSP, r0
 800c34e:	f3bf 8f6f 	isb	sy
 800c352:	f04f 0000 	mov.w	r0, #0
 800c356:	f380 8811 	msr	BASEPRI, r0
 800c35a:	4770      	bx	lr
 800c35c:	f3af 8000 	nop.w

0800c360 <pxCurrentTCBConst2>:
 800c360:	20008420 	.word	0x20008420
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c364:	bf00      	nop
 800c366:	bf00      	nop

0800c368 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c368:	4808      	ldr	r0, [pc, #32]	@ (800c38c <prvPortStartFirstTask+0x24>)
 800c36a:	6800      	ldr	r0, [r0, #0]
 800c36c:	6800      	ldr	r0, [r0, #0]
 800c36e:	f380 8808 	msr	MSP, r0
 800c372:	f04f 0000 	mov.w	r0, #0
 800c376:	f380 8814 	msr	CONTROL, r0
 800c37a:	b662      	cpsie	i
 800c37c:	b661      	cpsie	f
 800c37e:	f3bf 8f4f 	dsb	sy
 800c382:	f3bf 8f6f 	isb	sy
 800c386:	df00      	svc	0
 800c388:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c38a:	bf00      	nop
 800c38c:	e000ed08 	.word	0xe000ed08

0800c390 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b084      	sub	sp, #16
 800c394:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c396:	4b37      	ldr	r3, [pc, #220]	@ (800c474 <xPortStartScheduler+0xe4>)
 800c398:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	781b      	ldrb	r3, [r3, #0]
 800c39e:	b2db      	uxtb	r3, r3
 800c3a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	22ff      	movs	r2, #255	@ 0xff
 800c3a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	781b      	ldrb	r3, [r3, #0]
 800c3ac:	b2db      	uxtb	r3, r3
 800c3ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c3b0:	78fb      	ldrb	r3, [r7, #3]
 800c3b2:	b2db      	uxtb	r3, r3
 800c3b4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c3b8:	b2da      	uxtb	r2, r3
 800c3ba:	4b2f      	ldr	r3, [pc, #188]	@ (800c478 <xPortStartScheduler+0xe8>)
 800c3bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c3be:	4b2f      	ldr	r3, [pc, #188]	@ (800c47c <xPortStartScheduler+0xec>)
 800c3c0:	2207      	movs	r2, #7
 800c3c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c3c4:	e009      	b.n	800c3da <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800c3c6:	4b2d      	ldr	r3, [pc, #180]	@ (800c47c <xPortStartScheduler+0xec>)
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	3b01      	subs	r3, #1
 800c3cc:	4a2b      	ldr	r2, [pc, #172]	@ (800c47c <xPortStartScheduler+0xec>)
 800c3ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c3d0:	78fb      	ldrb	r3, [r7, #3]
 800c3d2:	b2db      	uxtb	r3, r3
 800c3d4:	005b      	lsls	r3, r3, #1
 800c3d6:	b2db      	uxtb	r3, r3
 800c3d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c3da:	78fb      	ldrb	r3, [r7, #3]
 800c3dc:	b2db      	uxtb	r3, r3
 800c3de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c3e2:	2b80      	cmp	r3, #128	@ 0x80
 800c3e4:	d0ef      	beq.n	800c3c6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c3e6:	4b25      	ldr	r3, [pc, #148]	@ (800c47c <xPortStartScheduler+0xec>)
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	f1c3 0307 	rsb	r3, r3, #7
 800c3ee:	2b04      	cmp	r3, #4
 800c3f0:	d00d      	beq.n	800c40e <xPortStartScheduler+0x7e>
	__asm volatile
 800c3f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3f6:	b672      	cpsid	i
 800c3f8:	f383 8811 	msr	BASEPRI, r3
 800c3fc:	f3bf 8f6f 	isb	sy
 800c400:	f3bf 8f4f 	dsb	sy
 800c404:	b662      	cpsie	i
 800c406:	60bb      	str	r3, [r7, #8]
}
 800c408:	bf00      	nop
 800c40a:	bf00      	nop
 800c40c:	e7fd      	b.n	800c40a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c40e:	4b1b      	ldr	r3, [pc, #108]	@ (800c47c <xPortStartScheduler+0xec>)
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	021b      	lsls	r3, r3, #8
 800c414:	4a19      	ldr	r2, [pc, #100]	@ (800c47c <xPortStartScheduler+0xec>)
 800c416:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c418:	4b18      	ldr	r3, [pc, #96]	@ (800c47c <xPortStartScheduler+0xec>)
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c420:	4a16      	ldr	r2, [pc, #88]	@ (800c47c <xPortStartScheduler+0xec>)
 800c422:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	b2da      	uxtb	r2, r3
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c42c:	4b14      	ldr	r3, [pc, #80]	@ (800c480 <xPortStartScheduler+0xf0>)
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	4a13      	ldr	r2, [pc, #76]	@ (800c480 <xPortStartScheduler+0xf0>)
 800c432:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c436:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c438:	4b11      	ldr	r3, [pc, #68]	@ (800c480 <xPortStartScheduler+0xf0>)
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	4a10      	ldr	r2, [pc, #64]	@ (800c480 <xPortStartScheduler+0xf0>)
 800c43e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c442:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c444:	f000 f8dc 	bl	800c600 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c448:	4b0e      	ldr	r3, [pc, #56]	@ (800c484 <xPortStartScheduler+0xf4>)
 800c44a:	2200      	movs	r2, #0
 800c44c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c44e:	f000 f8fb 	bl	800c648 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c452:	4b0d      	ldr	r3, [pc, #52]	@ (800c488 <xPortStartScheduler+0xf8>)
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	4a0c      	ldr	r2, [pc, #48]	@ (800c488 <xPortStartScheduler+0xf8>)
 800c458:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c45c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c45e:	f7ff ff83 	bl	800c368 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c462:	f7ff fa67 	bl	800b934 <vTaskSwitchContext>
	prvTaskExitError();
 800c466:	f7ff ff39 	bl	800c2dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c46a:	2300      	movs	r3, #0
}
 800c46c:	4618      	mov	r0, r3
 800c46e:	3710      	adds	r7, #16
 800c470:	46bd      	mov	sp, r7
 800c472:	bd80      	pop	{r7, pc}
 800c474:	e000e400 	.word	0xe000e400
 800c478:	2000854c 	.word	0x2000854c
 800c47c:	20008550 	.word	0x20008550
 800c480:	e000ed20 	.word	0xe000ed20
 800c484:	20000030 	.word	0x20000030
 800c488:	e000ef34 	.word	0xe000ef34

0800c48c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c48c:	b480      	push	{r7}
 800c48e:	b083      	sub	sp, #12
 800c490:	af00      	add	r7, sp, #0
	__asm volatile
 800c492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c496:	b672      	cpsid	i
 800c498:	f383 8811 	msr	BASEPRI, r3
 800c49c:	f3bf 8f6f 	isb	sy
 800c4a0:	f3bf 8f4f 	dsb	sy
 800c4a4:	b662      	cpsie	i
 800c4a6:	607b      	str	r3, [r7, #4]
}
 800c4a8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c4aa:	4b11      	ldr	r3, [pc, #68]	@ (800c4f0 <vPortEnterCritical+0x64>)
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	3301      	adds	r3, #1
 800c4b0:	4a0f      	ldr	r2, [pc, #60]	@ (800c4f0 <vPortEnterCritical+0x64>)
 800c4b2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c4b4:	4b0e      	ldr	r3, [pc, #56]	@ (800c4f0 <vPortEnterCritical+0x64>)
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	2b01      	cmp	r3, #1
 800c4ba:	d112      	bne.n	800c4e2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c4bc:	4b0d      	ldr	r3, [pc, #52]	@ (800c4f4 <vPortEnterCritical+0x68>)
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	b2db      	uxtb	r3, r3
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d00d      	beq.n	800c4e2 <vPortEnterCritical+0x56>
	__asm volatile
 800c4c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4ca:	b672      	cpsid	i
 800c4cc:	f383 8811 	msr	BASEPRI, r3
 800c4d0:	f3bf 8f6f 	isb	sy
 800c4d4:	f3bf 8f4f 	dsb	sy
 800c4d8:	b662      	cpsie	i
 800c4da:	603b      	str	r3, [r7, #0]
}
 800c4dc:	bf00      	nop
 800c4de:	bf00      	nop
 800c4e0:	e7fd      	b.n	800c4de <vPortEnterCritical+0x52>
	}
}
 800c4e2:	bf00      	nop
 800c4e4:	370c      	adds	r7, #12
 800c4e6:	46bd      	mov	sp, r7
 800c4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ec:	4770      	bx	lr
 800c4ee:	bf00      	nop
 800c4f0:	20000030 	.word	0x20000030
 800c4f4:	e000ed04 	.word	0xe000ed04

0800c4f8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c4f8:	b480      	push	{r7}
 800c4fa:	b083      	sub	sp, #12
 800c4fc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c4fe:	4b13      	ldr	r3, [pc, #76]	@ (800c54c <vPortExitCritical+0x54>)
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d10d      	bne.n	800c522 <vPortExitCritical+0x2a>
	__asm volatile
 800c506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c50a:	b672      	cpsid	i
 800c50c:	f383 8811 	msr	BASEPRI, r3
 800c510:	f3bf 8f6f 	isb	sy
 800c514:	f3bf 8f4f 	dsb	sy
 800c518:	b662      	cpsie	i
 800c51a:	607b      	str	r3, [r7, #4]
}
 800c51c:	bf00      	nop
 800c51e:	bf00      	nop
 800c520:	e7fd      	b.n	800c51e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800c522:	4b0a      	ldr	r3, [pc, #40]	@ (800c54c <vPortExitCritical+0x54>)
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	3b01      	subs	r3, #1
 800c528:	4a08      	ldr	r2, [pc, #32]	@ (800c54c <vPortExitCritical+0x54>)
 800c52a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c52c:	4b07      	ldr	r3, [pc, #28]	@ (800c54c <vPortExitCritical+0x54>)
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	2b00      	cmp	r3, #0
 800c532:	d105      	bne.n	800c540 <vPortExitCritical+0x48>
 800c534:	2300      	movs	r3, #0
 800c536:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c538:	683b      	ldr	r3, [r7, #0]
 800c53a:	f383 8811 	msr	BASEPRI, r3
}
 800c53e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c540:	bf00      	nop
 800c542:	370c      	adds	r7, #12
 800c544:	46bd      	mov	sp, r7
 800c546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54a:	4770      	bx	lr
 800c54c:	20000030 	.word	0x20000030

0800c550 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c550:	f3ef 8009 	mrs	r0, PSP
 800c554:	f3bf 8f6f 	isb	sy
 800c558:	4b15      	ldr	r3, [pc, #84]	@ (800c5b0 <pxCurrentTCBConst>)
 800c55a:	681a      	ldr	r2, [r3, #0]
 800c55c:	f01e 0f10 	tst.w	lr, #16
 800c560:	bf08      	it	eq
 800c562:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c566:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c56a:	6010      	str	r0, [r2, #0]
 800c56c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c570:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c574:	b672      	cpsid	i
 800c576:	f380 8811 	msr	BASEPRI, r0
 800c57a:	f3bf 8f4f 	dsb	sy
 800c57e:	f3bf 8f6f 	isb	sy
 800c582:	b662      	cpsie	i
 800c584:	f7ff f9d6 	bl	800b934 <vTaskSwitchContext>
 800c588:	f04f 0000 	mov.w	r0, #0
 800c58c:	f380 8811 	msr	BASEPRI, r0
 800c590:	bc09      	pop	{r0, r3}
 800c592:	6819      	ldr	r1, [r3, #0]
 800c594:	6808      	ldr	r0, [r1, #0]
 800c596:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c59a:	f01e 0f10 	tst.w	lr, #16
 800c59e:	bf08      	it	eq
 800c5a0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c5a4:	f380 8809 	msr	PSP, r0
 800c5a8:	f3bf 8f6f 	isb	sy
 800c5ac:	4770      	bx	lr
 800c5ae:	bf00      	nop

0800c5b0 <pxCurrentTCBConst>:
 800c5b0:	20008420 	.word	0x20008420
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c5b4:	bf00      	nop
 800c5b6:	bf00      	nop

0800c5b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	b082      	sub	sp, #8
 800c5bc:	af00      	add	r7, sp, #0
	__asm volatile
 800c5be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5c2:	b672      	cpsid	i
 800c5c4:	f383 8811 	msr	BASEPRI, r3
 800c5c8:	f3bf 8f6f 	isb	sy
 800c5cc:	f3bf 8f4f 	dsb	sy
 800c5d0:	b662      	cpsie	i
 800c5d2:	607b      	str	r3, [r7, #4]
}
 800c5d4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c5d6:	f7ff f8f1 	bl	800b7bc <xTaskIncrementTick>
 800c5da:	4603      	mov	r3, r0
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d003      	beq.n	800c5e8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c5e0:	4b06      	ldr	r3, [pc, #24]	@ (800c5fc <SysTick_Handler+0x44>)
 800c5e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c5e6:	601a      	str	r2, [r3, #0]
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c5ec:	683b      	ldr	r3, [r7, #0]
 800c5ee:	f383 8811 	msr	BASEPRI, r3
}
 800c5f2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c5f4:	bf00      	nop
 800c5f6:	3708      	adds	r7, #8
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	bd80      	pop	{r7, pc}
 800c5fc:	e000ed04 	.word	0xe000ed04

0800c600 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c600:	b480      	push	{r7}
 800c602:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c604:	4b0b      	ldr	r3, [pc, #44]	@ (800c634 <vPortSetupTimerInterrupt+0x34>)
 800c606:	2200      	movs	r2, #0
 800c608:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c60a:	4b0b      	ldr	r3, [pc, #44]	@ (800c638 <vPortSetupTimerInterrupt+0x38>)
 800c60c:	2200      	movs	r2, #0
 800c60e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c610:	4b0a      	ldr	r3, [pc, #40]	@ (800c63c <vPortSetupTimerInterrupt+0x3c>)
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	4a0a      	ldr	r2, [pc, #40]	@ (800c640 <vPortSetupTimerInterrupt+0x40>)
 800c616:	fba2 2303 	umull	r2, r3, r2, r3
 800c61a:	099b      	lsrs	r3, r3, #6
 800c61c:	4a09      	ldr	r2, [pc, #36]	@ (800c644 <vPortSetupTimerInterrupt+0x44>)
 800c61e:	3b01      	subs	r3, #1
 800c620:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c622:	4b04      	ldr	r3, [pc, #16]	@ (800c634 <vPortSetupTimerInterrupt+0x34>)
 800c624:	2207      	movs	r2, #7
 800c626:	601a      	str	r2, [r3, #0]
}
 800c628:	bf00      	nop
 800c62a:	46bd      	mov	sp, r7
 800c62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c630:	4770      	bx	lr
 800c632:	bf00      	nop
 800c634:	e000e010 	.word	0xe000e010
 800c638:	e000e018 	.word	0xe000e018
 800c63c:	20000010 	.word	0x20000010
 800c640:	10624dd3 	.word	0x10624dd3
 800c644:	e000e014 	.word	0xe000e014

0800c648 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c648:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c658 <vPortEnableVFP+0x10>
 800c64c:	6801      	ldr	r1, [r0, #0]
 800c64e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c652:	6001      	str	r1, [r0, #0]
 800c654:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c656:	bf00      	nop
 800c658:	e000ed88 	.word	0xe000ed88

0800c65c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c65c:	b480      	push	{r7}
 800c65e:	b085      	sub	sp, #20
 800c660:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c662:	f3ef 8305 	mrs	r3, IPSR
 800c666:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	2b0f      	cmp	r3, #15
 800c66c:	d917      	bls.n	800c69e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c66e:	4a1a      	ldr	r2, [pc, #104]	@ (800c6d8 <vPortValidateInterruptPriority+0x7c>)
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	4413      	add	r3, r2
 800c674:	781b      	ldrb	r3, [r3, #0]
 800c676:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c678:	4b18      	ldr	r3, [pc, #96]	@ (800c6dc <vPortValidateInterruptPriority+0x80>)
 800c67a:	781b      	ldrb	r3, [r3, #0]
 800c67c:	7afa      	ldrb	r2, [r7, #11]
 800c67e:	429a      	cmp	r2, r3
 800c680:	d20d      	bcs.n	800c69e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800c682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c686:	b672      	cpsid	i
 800c688:	f383 8811 	msr	BASEPRI, r3
 800c68c:	f3bf 8f6f 	isb	sy
 800c690:	f3bf 8f4f 	dsb	sy
 800c694:	b662      	cpsie	i
 800c696:	607b      	str	r3, [r7, #4]
}
 800c698:	bf00      	nop
 800c69a:	bf00      	nop
 800c69c:	e7fd      	b.n	800c69a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c69e:	4b10      	ldr	r3, [pc, #64]	@ (800c6e0 <vPortValidateInterruptPriority+0x84>)
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c6a6:	4b0f      	ldr	r3, [pc, #60]	@ (800c6e4 <vPortValidateInterruptPriority+0x88>)
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	429a      	cmp	r2, r3
 800c6ac:	d90d      	bls.n	800c6ca <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800c6ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6b2:	b672      	cpsid	i
 800c6b4:	f383 8811 	msr	BASEPRI, r3
 800c6b8:	f3bf 8f6f 	isb	sy
 800c6bc:	f3bf 8f4f 	dsb	sy
 800c6c0:	b662      	cpsie	i
 800c6c2:	603b      	str	r3, [r7, #0]
}
 800c6c4:	bf00      	nop
 800c6c6:	bf00      	nop
 800c6c8:	e7fd      	b.n	800c6c6 <vPortValidateInterruptPriority+0x6a>
	}
 800c6ca:	bf00      	nop
 800c6cc:	3714      	adds	r7, #20
 800c6ce:	46bd      	mov	sp, r7
 800c6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d4:	4770      	bx	lr
 800c6d6:	bf00      	nop
 800c6d8:	e000e3f0 	.word	0xe000e3f0
 800c6dc:	2000854c 	.word	0x2000854c
 800c6e0:	e000ed0c 	.word	0xe000ed0c
 800c6e4:	20008550 	.word	0x20008550

0800c6e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b08a      	sub	sp, #40	@ 0x28
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c6f4:	f7fe ff92 	bl	800b61c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c6f8:	4b5d      	ldr	r3, [pc, #372]	@ (800c870 <pvPortMalloc+0x188>)
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d101      	bne.n	800c704 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c700:	f000 f920 	bl	800c944 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c704:	4b5b      	ldr	r3, [pc, #364]	@ (800c874 <pvPortMalloc+0x18c>)
 800c706:	681a      	ldr	r2, [r3, #0]
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	4013      	ands	r3, r2
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	f040 8094 	bne.w	800c83a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d020      	beq.n	800c75a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800c718:	2208      	movs	r2, #8
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	4413      	add	r3, r2
 800c71e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	f003 0307 	and.w	r3, r3, #7
 800c726:	2b00      	cmp	r3, #0
 800c728:	d017      	beq.n	800c75a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	f023 0307 	bic.w	r3, r3, #7
 800c730:	3308      	adds	r3, #8
 800c732:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	f003 0307 	and.w	r3, r3, #7
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d00d      	beq.n	800c75a <pvPortMalloc+0x72>
	__asm volatile
 800c73e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c742:	b672      	cpsid	i
 800c744:	f383 8811 	msr	BASEPRI, r3
 800c748:	f3bf 8f6f 	isb	sy
 800c74c:	f3bf 8f4f 	dsb	sy
 800c750:	b662      	cpsie	i
 800c752:	617b      	str	r3, [r7, #20]
}
 800c754:	bf00      	nop
 800c756:	bf00      	nop
 800c758:	e7fd      	b.n	800c756 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d06c      	beq.n	800c83a <pvPortMalloc+0x152>
 800c760:	4b45      	ldr	r3, [pc, #276]	@ (800c878 <pvPortMalloc+0x190>)
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	687a      	ldr	r2, [r7, #4]
 800c766:	429a      	cmp	r2, r3
 800c768:	d867      	bhi.n	800c83a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c76a:	4b44      	ldr	r3, [pc, #272]	@ (800c87c <pvPortMalloc+0x194>)
 800c76c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c76e:	4b43      	ldr	r3, [pc, #268]	@ (800c87c <pvPortMalloc+0x194>)
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c774:	e004      	b.n	800c780 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800c776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c778:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c77a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c782:	685b      	ldr	r3, [r3, #4]
 800c784:	687a      	ldr	r2, [r7, #4]
 800c786:	429a      	cmp	r2, r3
 800c788:	d903      	bls.n	800c792 <pvPortMalloc+0xaa>
 800c78a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d1f1      	bne.n	800c776 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c792:	4b37      	ldr	r3, [pc, #220]	@ (800c870 <pvPortMalloc+0x188>)
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c798:	429a      	cmp	r2, r3
 800c79a:	d04e      	beq.n	800c83a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c79c:	6a3b      	ldr	r3, [r7, #32]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	2208      	movs	r2, #8
 800c7a2:	4413      	add	r3, r2
 800c7a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c7a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7a8:	681a      	ldr	r2, [r3, #0]
 800c7aa:	6a3b      	ldr	r3, [r7, #32]
 800c7ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c7ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7b0:	685a      	ldr	r2, [r3, #4]
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	1ad2      	subs	r2, r2, r3
 800c7b6:	2308      	movs	r3, #8
 800c7b8:	005b      	lsls	r3, r3, #1
 800c7ba:	429a      	cmp	r2, r3
 800c7bc:	d922      	bls.n	800c804 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c7be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	4413      	add	r3, r2
 800c7c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c7c6:	69bb      	ldr	r3, [r7, #24]
 800c7c8:	f003 0307 	and.w	r3, r3, #7
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d00d      	beq.n	800c7ec <pvPortMalloc+0x104>
	__asm volatile
 800c7d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7d4:	b672      	cpsid	i
 800c7d6:	f383 8811 	msr	BASEPRI, r3
 800c7da:	f3bf 8f6f 	isb	sy
 800c7de:	f3bf 8f4f 	dsb	sy
 800c7e2:	b662      	cpsie	i
 800c7e4:	613b      	str	r3, [r7, #16]
}
 800c7e6:	bf00      	nop
 800c7e8:	bf00      	nop
 800c7ea:	e7fd      	b.n	800c7e8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c7ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ee:	685a      	ldr	r2, [r3, #4]
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	1ad2      	subs	r2, r2, r3
 800c7f4:	69bb      	ldr	r3, [r7, #24]
 800c7f6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c7f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7fa:	687a      	ldr	r2, [r7, #4]
 800c7fc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c7fe:	69b8      	ldr	r0, [r7, #24]
 800c800:	f000 f902 	bl	800ca08 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c804:	4b1c      	ldr	r3, [pc, #112]	@ (800c878 <pvPortMalloc+0x190>)
 800c806:	681a      	ldr	r2, [r3, #0]
 800c808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c80a:	685b      	ldr	r3, [r3, #4]
 800c80c:	1ad3      	subs	r3, r2, r3
 800c80e:	4a1a      	ldr	r2, [pc, #104]	@ (800c878 <pvPortMalloc+0x190>)
 800c810:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c812:	4b19      	ldr	r3, [pc, #100]	@ (800c878 <pvPortMalloc+0x190>)
 800c814:	681a      	ldr	r2, [r3, #0]
 800c816:	4b1a      	ldr	r3, [pc, #104]	@ (800c880 <pvPortMalloc+0x198>)
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	429a      	cmp	r2, r3
 800c81c:	d203      	bcs.n	800c826 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c81e:	4b16      	ldr	r3, [pc, #88]	@ (800c878 <pvPortMalloc+0x190>)
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	4a17      	ldr	r2, [pc, #92]	@ (800c880 <pvPortMalloc+0x198>)
 800c824:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c828:	685a      	ldr	r2, [r3, #4]
 800c82a:	4b12      	ldr	r3, [pc, #72]	@ (800c874 <pvPortMalloc+0x18c>)
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	431a      	orrs	r2, r3
 800c830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c832:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c836:	2200      	movs	r2, #0
 800c838:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c83a:	f7fe fefd 	bl	800b638 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c83e:	69fb      	ldr	r3, [r7, #28]
 800c840:	f003 0307 	and.w	r3, r3, #7
 800c844:	2b00      	cmp	r3, #0
 800c846:	d00d      	beq.n	800c864 <pvPortMalloc+0x17c>
	__asm volatile
 800c848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c84c:	b672      	cpsid	i
 800c84e:	f383 8811 	msr	BASEPRI, r3
 800c852:	f3bf 8f6f 	isb	sy
 800c856:	f3bf 8f4f 	dsb	sy
 800c85a:	b662      	cpsie	i
 800c85c:	60fb      	str	r3, [r7, #12]
}
 800c85e:	bf00      	nop
 800c860:	bf00      	nop
 800c862:	e7fd      	b.n	800c860 <pvPortMalloc+0x178>
	return pvReturn;
 800c864:	69fb      	ldr	r3, [r7, #28]
}
 800c866:	4618      	mov	r0, r3
 800c868:	3728      	adds	r7, #40	@ 0x28
 800c86a:	46bd      	mov	sp, r7
 800c86c:	bd80      	pop	{r7, pc}
 800c86e:	bf00      	nop
 800c870:	2000c15c 	.word	0x2000c15c
 800c874:	2000c168 	.word	0x2000c168
 800c878:	2000c160 	.word	0x2000c160
 800c87c:	2000c154 	.word	0x2000c154
 800c880:	2000c164 	.word	0x2000c164

0800c884 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c884:	b580      	push	{r7, lr}
 800c886:	b086      	sub	sp, #24
 800c888:	af00      	add	r7, sp, #0
 800c88a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	2b00      	cmp	r3, #0
 800c894:	d04e      	beq.n	800c934 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c896:	2308      	movs	r3, #8
 800c898:	425b      	negs	r3, r3
 800c89a:	697a      	ldr	r2, [r7, #20]
 800c89c:	4413      	add	r3, r2
 800c89e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c8a0:	697b      	ldr	r3, [r7, #20]
 800c8a2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c8a4:	693b      	ldr	r3, [r7, #16]
 800c8a6:	685a      	ldr	r2, [r3, #4]
 800c8a8:	4b24      	ldr	r3, [pc, #144]	@ (800c93c <vPortFree+0xb8>)
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	4013      	ands	r3, r2
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d10d      	bne.n	800c8ce <vPortFree+0x4a>
	__asm volatile
 800c8b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8b6:	b672      	cpsid	i
 800c8b8:	f383 8811 	msr	BASEPRI, r3
 800c8bc:	f3bf 8f6f 	isb	sy
 800c8c0:	f3bf 8f4f 	dsb	sy
 800c8c4:	b662      	cpsie	i
 800c8c6:	60fb      	str	r3, [r7, #12]
}
 800c8c8:	bf00      	nop
 800c8ca:	bf00      	nop
 800c8cc:	e7fd      	b.n	800c8ca <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c8ce:	693b      	ldr	r3, [r7, #16]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d00d      	beq.n	800c8f2 <vPortFree+0x6e>
	__asm volatile
 800c8d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8da:	b672      	cpsid	i
 800c8dc:	f383 8811 	msr	BASEPRI, r3
 800c8e0:	f3bf 8f6f 	isb	sy
 800c8e4:	f3bf 8f4f 	dsb	sy
 800c8e8:	b662      	cpsie	i
 800c8ea:	60bb      	str	r3, [r7, #8]
}
 800c8ec:	bf00      	nop
 800c8ee:	bf00      	nop
 800c8f0:	e7fd      	b.n	800c8ee <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c8f2:	693b      	ldr	r3, [r7, #16]
 800c8f4:	685a      	ldr	r2, [r3, #4]
 800c8f6:	4b11      	ldr	r3, [pc, #68]	@ (800c93c <vPortFree+0xb8>)
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	4013      	ands	r3, r2
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d019      	beq.n	800c934 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c900:	693b      	ldr	r3, [r7, #16]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	2b00      	cmp	r3, #0
 800c906:	d115      	bne.n	800c934 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c908:	693b      	ldr	r3, [r7, #16]
 800c90a:	685a      	ldr	r2, [r3, #4]
 800c90c:	4b0b      	ldr	r3, [pc, #44]	@ (800c93c <vPortFree+0xb8>)
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	43db      	mvns	r3, r3
 800c912:	401a      	ands	r2, r3
 800c914:	693b      	ldr	r3, [r7, #16]
 800c916:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c918:	f7fe fe80 	bl	800b61c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c91c:	693b      	ldr	r3, [r7, #16]
 800c91e:	685a      	ldr	r2, [r3, #4]
 800c920:	4b07      	ldr	r3, [pc, #28]	@ (800c940 <vPortFree+0xbc>)
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	4413      	add	r3, r2
 800c926:	4a06      	ldr	r2, [pc, #24]	@ (800c940 <vPortFree+0xbc>)
 800c928:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c92a:	6938      	ldr	r0, [r7, #16]
 800c92c:	f000 f86c 	bl	800ca08 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800c930:	f7fe fe82 	bl	800b638 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c934:	bf00      	nop
 800c936:	3718      	adds	r7, #24
 800c938:	46bd      	mov	sp, r7
 800c93a:	bd80      	pop	{r7, pc}
 800c93c:	2000c168 	.word	0x2000c168
 800c940:	2000c160 	.word	0x2000c160

0800c944 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c944:	b480      	push	{r7}
 800c946:	b085      	sub	sp, #20
 800c948:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c94a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c94e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c950:	4b27      	ldr	r3, [pc, #156]	@ (800c9f0 <prvHeapInit+0xac>)
 800c952:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	f003 0307 	and.w	r3, r3, #7
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d00c      	beq.n	800c978 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	3307      	adds	r3, #7
 800c962:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	f023 0307 	bic.w	r3, r3, #7
 800c96a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c96c:	68ba      	ldr	r2, [r7, #8]
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	1ad3      	subs	r3, r2, r3
 800c972:	4a1f      	ldr	r2, [pc, #124]	@ (800c9f0 <prvHeapInit+0xac>)
 800c974:	4413      	add	r3, r2
 800c976:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c97c:	4a1d      	ldr	r2, [pc, #116]	@ (800c9f4 <prvHeapInit+0xb0>)
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c982:	4b1c      	ldr	r3, [pc, #112]	@ (800c9f4 <prvHeapInit+0xb0>)
 800c984:	2200      	movs	r2, #0
 800c986:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	68ba      	ldr	r2, [r7, #8]
 800c98c:	4413      	add	r3, r2
 800c98e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c990:	2208      	movs	r2, #8
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	1a9b      	subs	r3, r3, r2
 800c996:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	f023 0307 	bic.w	r3, r3, #7
 800c99e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	4a15      	ldr	r2, [pc, #84]	@ (800c9f8 <prvHeapInit+0xb4>)
 800c9a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c9a6:	4b14      	ldr	r3, [pc, #80]	@ (800c9f8 <prvHeapInit+0xb4>)
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c9ae:	4b12      	ldr	r3, [pc, #72]	@ (800c9f8 <prvHeapInit+0xb4>)
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c9ba:	683b      	ldr	r3, [r7, #0]
 800c9bc:	68fa      	ldr	r2, [r7, #12]
 800c9be:	1ad2      	subs	r2, r2, r3
 800c9c0:	683b      	ldr	r3, [r7, #0]
 800c9c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c9c4:	4b0c      	ldr	r3, [pc, #48]	@ (800c9f8 <prvHeapInit+0xb4>)
 800c9c6:	681a      	ldr	r2, [r3, #0]
 800c9c8:	683b      	ldr	r3, [r7, #0]
 800c9ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c9cc:	683b      	ldr	r3, [r7, #0]
 800c9ce:	685b      	ldr	r3, [r3, #4]
 800c9d0:	4a0a      	ldr	r2, [pc, #40]	@ (800c9fc <prvHeapInit+0xb8>)
 800c9d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c9d4:	683b      	ldr	r3, [r7, #0]
 800c9d6:	685b      	ldr	r3, [r3, #4]
 800c9d8:	4a09      	ldr	r2, [pc, #36]	@ (800ca00 <prvHeapInit+0xbc>)
 800c9da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c9dc:	4b09      	ldr	r3, [pc, #36]	@ (800ca04 <prvHeapInit+0xc0>)
 800c9de:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c9e2:	601a      	str	r2, [r3, #0]
}
 800c9e4:	bf00      	nop
 800c9e6:	3714      	adds	r7, #20
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ee:	4770      	bx	lr
 800c9f0:	20008554 	.word	0x20008554
 800c9f4:	2000c154 	.word	0x2000c154
 800c9f8:	2000c15c 	.word	0x2000c15c
 800c9fc:	2000c164 	.word	0x2000c164
 800ca00:	2000c160 	.word	0x2000c160
 800ca04:	2000c168 	.word	0x2000c168

0800ca08 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ca08:	b480      	push	{r7}
 800ca0a:	b085      	sub	sp, #20
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ca10:	4b28      	ldr	r3, [pc, #160]	@ (800cab4 <prvInsertBlockIntoFreeList+0xac>)
 800ca12:	60fb      	str	r3, [r7, #12]
 800ca14:	e002      	b.n	800ca1c <prvInsertBlockIntoFreeList+0x14>
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	60fb      	str	r3, [r7, #12]
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	687a      	ldr	r2, [r7, #4]
 800ca22:	429a      	cmp	r2, r3
 800ca24:	d8f7      	bhi.n	800ca16 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	685b      	ldr	r3, [r3, #4]
 800ca2e:	68ba      	ldr	r2, [r7, #8]
 800ca30:	4413      	add	r3, r2
 800ca32:	687a      	ldr	r2, [r7, #4]
 800ca34:	429a      	cmp	r2, r3
 800ca36:	d108      	bne.n	800ca4a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	685a      	ldr	r2, [r3, #4]
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	685b      	ldr	r3, [r3, #4]
 800ca40:	441a      	add	r2, r3
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	685b      	ldr	r3, [r3, #4]
 800ca52:	68ba      	ldr	r2, [r7, #8]
 800ca54:	441a      	add	r2, r3
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	429a      	cmp	r2, r3
 800ca5c:	d118      	bne.n	800ca90 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	681a      	ldr	r2, [r3, #0]
 800ca62:	4b15      	ldr	r3, [pc, #84]	@ (800cab8 <prvInsertBlockIntoFreeList+0xb0>)
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	429a      	cmp	r2, r3
 800ca68:	d00d      	beq.n	800ca86 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	685a      	ldr	r2, [r3, #4]
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	685b      	ldr	r3, [r3, #4]
 800ca74:	441a      	add	r2, r3
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	681a      	ldr	r2, [r3, #0]
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	601a      	str	r2, [r3, #0]
 800ca84:	e008      	b.n	800ca98 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ca86:	4b0c      	ldr	r3, [pc, #48]	@ (800cab8 <prvInsertBlockIntoFreeList+0xb0>)
 800ca88:	681a      	ldr	r2, [r3, #0]
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	601a      	str	r2, [r3, #0]
 800ca8e:	e003      	b.n	800ca98 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	681a      	ldr	r2, [r3, #0]
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ca98:	68fa      	ldr	r2, [r7, #12]
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	429a      	cmp	r2, r3
 800ca9e:	d002      	beq.n	800caa6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	687a      	ldr	r2, [r7, #4]
 800caa4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800caa6:	bf00      	nop
 800caa8:	3714      	adds	r7, #20
 800caaa:	46bd      	mov	sp, r7
 800caac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab0:	4770      	bx	lr
 800cab2:	bf00      	nop
 800cab4:	2000c154 	.word	0x2000c154
 800cab8:	2000c15c 	.word	0x2000c15c

0800cabc <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b084      	sub	sp, #16
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	6078      	str	r0, [r7, #4]
 800cac4:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800cac6:	683b      	ldr	r3, [r7, #0]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	330c      	adds	r3, #12
 800cacc:	461a      	mov	r2, r3
 800cace:	6839      	ldr	r1, [r7, #0]
 800cad0:	6878      	ldr	r0, [r7, #4]
 800cad2:	f004 f891 	bl	8010bf8 <tcpip_send_msg_wait_sem>
 800cad6:	4603      	mov	r3, r0
 800cad8:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800cada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d103      	bne.n	800caea <netconn_apimsg+0x2e>
    return apimsg->err;
 800cae2:	683b      	ldr	r3, [r7, #0]
 800cae4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800cae8:	e001      	b.n	800caee <netconn_apimsg+0x32>
  }
  return err;
 800caea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800caee:	4618      	mov	r0, r3
 800caf0:	3710      	adds	r7, #16
 800caf2:	46bd      	mov	sp, r7
 800caf4:	bd80      	pop	{r7, pc}
	...

0800caf8 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800caf8:	b580      	push	{r7, lr}
 800cafa:	b08c      	sub	sp, #48	@ 0x30
 800cafc:	af00      	add	r7, sp, #0
 800cafe:	4603      	mov	r3, r0
 800cb00:	603a      	str	r2, [r7, #0]
 800cb02:	71fb      	strb	r3, [r7, #7]
 800cb04:	460b      	mov	r3, r1
 800cb06:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800cb08:	79fb      	ldrb	r3, [r7, #7]
 800cb0a:	6839      	ldr	r1, [r7, #0]
 800cb0c:	4618      	mov	r0, r3
 800cb0e:	f001 fa21 	bl	800df54 <netconn_alloc>
 800cb12:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (conn != NULL) {
 800cb14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d054      	beq.n	800cbc4 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800cb1a:	79bb      	ldrb	r3, [r7, #6]
 800cb1c:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800cb1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb20:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800cb22:	f107 0308 	add.w	r3, r7, #8
 800cb26:	4619      	mov	r1, r3
 800cb28:	4829      	ldr	r0, [pc, #164]	@ (800cbd0 <netconn_new_with_proto_and_callback+0xd8>)
 800cb2a:	f7ff ffc7 	bl	800cabc <netconn_apimsg>
 800cb2e:	4603      	mov	r3, r0
 800cb30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (err != ERR_OK) {
 800cb34:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d043      	beq.n	800cbc4 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800cb3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb3e:	685b      	ldr	r3, [r3, #4]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d005      	beq.n	800cb50 <netconn_new_with_proto_and_callback+0x58>
 800cb44:	4b23      	ldr	r3, [pc, #140]	@ (800cbd4 <netconn_new_with_proto_and_callback+0xdc>)
 800cb46:	22a3      	movs	r2, #163	@ 0xa3
 800cb48:	4923      	ldr	r1, [pc, #140]	@ (800cbd8 <netconn_new_with_proto_and_callback+0xe0>)
 800cb4a:	4824      	ldr	r0, [pc, #144]	@ (800cbdc <netconn_new_with_proto_and_callback+0xe4>)
 800cb4c:	f011 fc42 	bl	801e3d4 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800cb50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb52:	3310      	adds	r3, #16
 800cb54:	4618      	mov	r0, r3
 800cb56:	f00f fce0 	bl	801c51a <sys_mbox_valid>
 800cb5a:	4603      	mov	r3, r0
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d105      	bne.n	800cb6c <netconn_new_with_proto_and_callback+0x74>
 800cb60:	4b1c      	ldr	r3, [pc, #112]	@ (800cbd4 <netconn_new_with_proto_and_callback+0xdc>)
 800cb62:	22a4      	movs	r2, #164	@ 0xa4
 800cb64:	491e      	ldr	r1, [pc, #120]	@ (800cbe0 <netconn_new_with_proto_and_callback+0xe8>)
 800cb66:	481d      	ldr	r0, [pc, #116]	@ (800cbdc <netconn_new_with_proto_and_callback+0xe4>)
 800cb68:	f011 fc34 	bl	801e3d4 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800cb6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb6e:	3314      	adds	r3, #20
 800cb70:	4618      	mov	r0, r3
 800cb72:	f00f fcd2 	bl	801c51a <sys_mbox_valid>
 800cb76:	4603      	mov	r3, r0
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d005      	beq.n	800cb88 <netconn_new_with_proto_and_callback+0x90>
 800cb7c:	4b15      	ldr	r3, [pc, #84]	@ (800cbd4 <netconn_new_with_proto_and_callback+0xdc>)
 800cb7e:	22a6      	movs	r2, #166	@ 0xa6
 800cb80:	4918      	ldr	r1, [pc, #96]	@ (800cbe4 <netconn_new_with_proto_and_callback+0xec>)
 800cb82:	4816      	ldr	r0, [pc, #88]	@ (800cbdc <netconn_new_with_proto_and_callback+0xe4>)
 800cb84:	f011 fc26 	bl	801e3d4 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800cb88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb8a:	330c      	adds	r3, #12
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	f00f fd55 	bl	801c63c <sys_sem_valid>
 800cb92:	4603      	mov	r3, r0
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d105      	bne.n	800cba4 <netconn_new_with_proto_and_callback+0xac>
 800cb98:	4b0e      	ldr	r3, [pc, #56]	@ (800cbd4 <netconn_new_with_proto_and_callback+0xdc>)
 800cb9a:	22a9      	movs	r2, #169	@ 0xa9
 800cb9c:	4912      	ldr	r1, [pc, #72]	@ (800cbe8 <netconn_new_with_proto_and_callback+0xf0>)
 800cb9e:	480f      	ldr	r0, [pc, #60]	@ (800cbdc <netconn_new_with_proto_and_callback+0xe4>)
 800cba0:	f011 fc18 	bl	801e3d4 <iprintf>
      sys_sem_free(&conn->op_completed);
 800cba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cba6:	330c      	adds	r3, #12
 800cba8:	4618      	mov	r0, r3
 800cbaa:	f00f fd3a 	bl	801c622 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800cbae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbb0:	3310      	adds	r3, #16
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	f00f fc2a 	bl	801c40c <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800cbb8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cbba:	2008      	movs	r0, #8
 800cbbc:	f004 fdc6 	bl	801174c <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	e000      	b.n	800cbc6 <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800cbc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	3730      	adds	r7, #48	@ 0x30
 800cbca:	46bd      	mov	sp, r7
 800cbcc:	bd80      	pop	{r7, pc}
 800cbce:	bf00      	nop
 800cbd0:	0800df29 	.word	0x0800df29
 800cbd4:	080212a0 	.word	0x080212a0
 800cbd8:	080212d4 	.word	0x080212d4
 800cbdc:	080212f8 	.word	0x080212f8
 800cbe0:	08021320 	.word	0x08021320
 800cbe4:	08021338 	.word	0x08021338
 800cbe8:	0802135c 	.word	0x0802135c

0800cbec <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800cbec:	b580      	push	{r7, lr}
 800cbee:	b08c      	sub	sp, #48	@ 0x30
 800cbf0:	af00      	add	r7, sp, #0
 800cbf2:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d101      	bne.n	800cbfe <netconn_prepare_delete+0x12>
    return ERR_OK;
 800cbfa:	2300      	movs	r3, #0
 800cbfc:	e014      	b.n	800cc28 <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800cc02:	2329      	movs	r3, #41	@ 0x29
 800cc04:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800cc06:	f107 030c 	add.w	r3, r7, #12
 800cc0a:	4619      	mov	r1, r3
 800cc0c:	4808      	ldr	r0, [pc, #32]	@ (800cc30 <netconn_prepare_delete+0x44>)
 800cc0e:	f7ff ff55 	bl	800cabc <netconn_apimsg>
 800cc12:	4603      	mov	r3, r0
 800cc14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800cc18:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d002      	beq.n	800cc26 <netconn_prepare_delete+0x3a>
    return err;
 800cc20:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800cc24:	e000      	b.n	800cc28 <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800cc26:	2300      	movs	r3, #0
}
 800cc28:	4618      	mov	r0, r3
 800cc2a:	3730      	adds	r7, #48	@ 0x30
 800cc2c:	46bd      	mov	sp, r7
 800cc2e:	bd80      	pop	{r7, pc}
 800cc30:	0800e4a5 	.word	0x0800e4a5

0800cc34 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800cc34:	b580      	push	{r7, lr}
 800cc36:	b084      	sub	sp, #16
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d101      	bne.n	800cc46 <netconn_delete+0x12>
    return ERR_OK;
 800cc42:	2300      	movs	r3, #0
 800cc44:	e00d      	b.n	800cc62 <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800cc46:	6878      	ldr	r0, [r7, #4]
 800cc48:	f7ff ffd0 	bl	800cbec <netconn_prepare_delete>
 800cc4c:	4603      	mov	r3, r0
 800cc4e:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800cc50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d102      	bne.n	800cc5e <netconn_delete+0x2a>
    netconn_free(conn);
 800cc58:	6878      	ldr	r0, [r7, #4]
 800cc5a:	f001 f9f1 	bl	800e040 <netconn_free>
  }
  return err;
 800cc5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cc62:	4618      	mov	r0, r3
 800cc64:	3710      	adds	r7, #16
 800cc66:	46bd      	mov	sp, r7
 800cc68:	bd80      	pop	{r7, pc}
	...

0800cc6c <netconn_getaddr>:
 * @return ERR_CONN for invalid connections
 *         ERR_OK if the information was retrieved
 */
err_t
netconn_getaddr(struct netconn *conn, ip_addr_t *addr, u16_t *port, u8_t local)
{
 800cc6c:	b580      	push	{r7, lr}
 800cc6e:	b08e      	sub	sp, #56	@ 0x38
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	60f8      	str	r0, [r7, #12]
 800cc74:	60b9      	str	r1, [r7, #8]
 800cc76:	607a      	str	r2, [r7, #4]
 800cc78:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_getaddr: invalid conn", (conn != NULL), return ERR_ARG;);
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d109      	bne.n	800cc94 <netconn_getaddr+0x28>
 800cc80:	4b1d      	ldr	r3, [pc, #116]	@ (800ccf8 <netconn_getaddr+0x8c>)
 800cc82:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800cc86:	491d      	ldr	r1, [pc, #116]	@ (800ccfc <netconn_getaddr+0x90>)
 800cc88:	481d      	ldr	r0, [pc, #116]	@ (800cd00 <netconn_getaddr+0x94>)
 800cc8a:	f011 fba3 	bl	801e3d4 <iprintf>
 800cc8e:	f06f 030f 	mvn.w	r3, #15
 800cc92:	e02d      	b.n	800ccf0 <netconn_getaddr+0x84>
  LWIP_ERROR("netconn_getaddr: invalid addr", (addr != NULL), return ERR_ARG;);
 800cc94:	68bb      	ldr	r3, [r7, #8]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d109      	bne.n	800ccae <netconn_getaddr+0x42>
 800cc9a:	4b17      	ldr	r3, [pc, #92]	@ (800ccf8 <netconn_getaddr+0x8c>)
 800cc9c:	f240 1213 	movw	r2, #275	@ 0x113
 800cca0:	4918      	ldr	r1, [pc, #96]	@ (800cd04 <netconn_getaddr+0x98>)
 800cca2:	4817      	ldr	r0, [pc, #92]	@ (800cd00 <netconn_getaddr+0x94>)
 800cca4:	f011 fb96 	bl	801e3d4 <iprintf>
 800cca8:	f06f 030f 	mvn.w	r3, #15
 800ccac:	e020      	b.n	800ccf0 <netconn_getaddr+0x84>
  LWIP_ERROR("netconn_getaddr: invalid port", (port != NULL), return ERR_ARG;);
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d109      	bne.n	800ccc8 <netconn_getaddr+0x5c>
 800ccb4:	4b10      	ldr	r3, [pc, #64]	@ (800ccf8 <netconn_getaddr+0x8c>)
 800ccb6:	f44f 728a 	mov.w	r2, #276	@ 0x114
 800ccba:	4913      	ldr	r1, [pc, #76]	@ (800cd08 <netconn_getaddr+0x9c>)
 800ccbc:	4810      	ldr	r0, [pc, #64]	@ (800cd00 <netconn_getaddr+0x94>)
 800ccbe:	f011 fb89 	bl	801e3d4 <iprintf>
 800ccc2:	f06f 030f 	mvn.w	r3, #15
 800ccc6:	e013      	b.n	800ccf0 <netconn_getaddr+0x84>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.ad.local = local;
 800cccc:	78fb      	ldrb	r3, [r7, #3]
 800ccce:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
#if LWIP_MPU_COMPATIBLE
  err = netconn_apimsg(lwip_netconn_do_getaddr, &API_MSG_VAR_REF(msg));
  *addr = msg->msg.ad.ipaddr;
  *port = msg->msg.ad.port;
#else /* LWIP_MPU_COMPATIBLE */
  msg.msg.ad.ipaddr = addr;
 800ccd2:	68bb      	ldr	r3, [r7, #8]
 800ccd4:	61fb      	str	r3, [r7, #28]
  msg.msg.ad.port = port;
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	623b      	str	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_getaddr, &msg);
 800ccda:	f107 0314 	add.w	r3, r7, #20
 800ccde:	4619      	mov	r1, r3
 800cce0:	480a      	ldr	r0, [pc, #40]	@ (800cd0c <netconn_getaddr+0xa0>)
 800cce2:	f7ff feeb 	bl	800cabc <netconn_apimsg>
 800cce6:	4603      	mov	r3, r0
 800cce8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#endif /* LWIP_MPU_COMPATIBLE */
  API_MSG_VAR_FREE(msg);

  return err;
 800ccec:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	3738      	adds	r7, #56	@ 0x38
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	bd80      	pop	{r7, pc}
 800ccf8:	080212a0 	.word	0x080212a0
 800ccfc:	08021378 	.word	0x08021378
 800cd00:	080212f8 	.word	0x080212f8
 800cd04:	08021398 	.word	0x08021398
 800cd08:	080213b8 	.word	0x080213b8
 800cd0c:	0800ee55 	.word	0x0800ee55

0800cd10 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800cd10:	b580      	push	{r7, lr}
 800cd12:	b08e      	sub	sp, #56	@ 0x38
 800cd14:	af00      	add	r7, sp, #0
 800cd16:	60f8      	str	r0, [r7, #12]
 800cd18:	60b9      	str	r1, [r7, #8]
 800cd1a:	4613      	mov	r3, r2
 800cd1c:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d109      	bne.n	800cd38 <netconn_bind+0x28>
 800cd24:	4b11      	ldr	r3, [pc, #68]	@ (800cd6c <netconn_bind+0x5c>)
 800cd26:	f44f 729c 	mov.w	r2, #312	@ 0x138
 800cd2a:	4911      	ldr	r1, [pc, #68]	@ (800cd70 <netconn_bind+0x60>)
 800cd2c:	4811      	ldr	r0, [pc, #68]	@ (800cd74 <netconn_bind+0x64>)
 800cd2e:	f011 fb51 	bl	801e3d4 <iprintf>
 800cd32:	f06f 030f 	mvn.w	r3, #15
 800cd36:	e015      	b.n	800cd64 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800cd38:	68bb      	ldr	r3, [r7, #8]
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d101      	bne.n	800cd42 <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 800cd3e:	4b0e      	ldr	r3, [pc, #56]	@ (800cd78 <netconn_bind+0x68>)
 800cd40:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800cd46:	68bb      	ldr	r3, [r7, #8]
 800cd48:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800cd4a:	88fb      	ldrh	r3, [r7, #6]
 800cd4c:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800cd4e:	f107 0314 	add.w	r3, r7, #20
 800cd52:	4619      	mov	r1, r3
 800cd54:	4809      	ldr	r0, [pc, #36]	@ (800cd7c <netconn_bind+0x6c>)
 800cd56:	f7ff feb1 	bl	800cabc <netconn_apimsg>
 800cd5a:	4603      	mov	r3, r0
 800cd5c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800cd60:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800cd64:	4618      	mov	r0, r3
 800cd66:	3738      	adds	r7, #56	@ 0x38
 800cd68:	46bd      	mov	sp, r7
 800cd6a:	bd80      	pop	{r7, pc}
 800cd6c:	080212a0 	.word	0x080212a0
 800cd70:	080213d8 	.word	0x080213d8
 800cd74:	080212f8 	.word	0x080212f8
 800cd78:	08024da0 	.word	0x08024da0
 800cd7c:	0800e685 	.word	0x0800e685

0800cd80 <netconn_listen_with_backlog>:
 * @return ERR_OK if the netconn was set to listen (UDP and RAW netconns
 *         don't return any error (yet?))
 */
err_t
netconn_listen_with_backlog(struct netconn *conn, u8_t backlog)
{
 800cd80:	b580      	push	{r7, lr}
 800cd82:	b08c      	sub	sp, #48	@ 0x30
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
 800cd88:	460b      	mov	r3, r1
 800cd8a:	70fb      	strb	r3, [r7, #3]
  err_t err;

  /* This does no harm. If TCP_LISTEN_BACKLOG is off, backlog is unused. */
  LWIP_UNUSED_ARG(backlog);

  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d109      	bne.n	800cda6 <netconn_listen_with_backlog+0x26>
 800cd92:	4b0d      	ldr	r3, [pc, #52]	@ (800cdc8 <netconn_listen_with_backlog+0x48>)
 800cd94:	f240 12bb 	movw	r2, #443	@ 0x1bb
 800cd98:	490c      	ldr	r1, [pc, #48]	@ (800cdcc <netconn_listen_with_backlog+0x4c>)
 800cd9a:	480d      	ldr	r0, [pc, #52]	@ (800cdd0 <netconn_listen_with_backlog+0x50>)
 800cd9c:	f011 fb1a 	bl	801e3d4 <iprintf>
 800cda0:	f06f 030f 	mvn.w	r3, #15
 800cda4:	e00c      	b.n	800cdc0 <netconn_listen_with_backlog+0x40>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	60fb      	str	r3, [r7, #12]
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_REF(msg).msg.lb.backlog = backlog;
#endif /* TCP_LISTEN_BACKLOG */
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 800cdaa:	f107 030c 	add.w	r3, r7, #12
 800cdae:	4619      	mov	r1, r3
 800cdb0:	4808      	ldr	r0, [pc, #32]	@ (800cdd4 <netconn_listen_with_backlog+0x54>)
 800cdb2:	f7ff fe83 	bl	800cabc <netconn_apimsg>
 800cdb6:	4603      	mov	r3, r0
 800cdb8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800cdbc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(backlog);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800cdc0:	4618      	mov	r0, r3
 800cdc2:	3730      	adds	r7, #48	@ 0x30
 800cdc4:	46bd      	mov	sp, r7
 800cdc6:	bd80      	pop	{r7, pc}
 800cdc8:	080212a0 	.word	0x080212a0
 800cdcc:	08021458 	.word	0x08021458
 800cdd0:	080212f8 	.word	0x080212f8
 800cdd4:	0800e71d 	.word	0x0800e71d

0800cdd8 <netconn_accept>:
 * @return ERR_OK if a new connection has been received or an error
 *                code otherwise
 */
err_t
netconn_accept(struct netconn *conn, struct netconn **new_conn)
{
 800cdd8:	b580      	push	{r7, lr}
 800cdda:	b086      	sub	sp, #24
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	6078      	str	r0, [r7, #4]
 800cde0:	6039      	str	r1, [r7, #0]
  struct netconn *newconn;
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_DECLARE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 800cde2:	683b      	ldr	r3, [r7, #0]
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d109      	bne.n	800cdfc <netconn_accept+0x24>
 800cde8:	4b3d      	ldr	r3, [pc, #244]	@ (800cee0 <netconn_accept+0x108>)
 800cdea:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800cdee:	493d      	ldr	r1, [pc, #244]	@ (800cee4 <netconn_accept+0x10c>)
 800cdf0:	483d      	ldr	r0, [pc, #244]	@ (800cee8 <netconn_accept+0x110>)
 800cdf2:	f011 faef 	bl	801e3d4 <iprintf>
 800cdf6:	f06f 030f 	mvn.w	r3, #15
 800cdfa:	e06c      	b.n	800ced6 <netconn_accept+0xfe>
  *new_conn = NULL;
 800cdfc:	683b      	ldr	r3, [r7, #0]
 800cdfe:	2200      	movs	r2, #0
 800ce00:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d109      	bne.n	800ce1c <netconn_accept+0x44>
 800ce08:	4b35      	ldr	r3, [pc, #212]	@ (800cee0 <netconn_accept+0x108>)
 800ce0a:	f240 12e3 	movw	r2, #483	@ 0x1e3
 800ce0e:	4937      	ldr	r1, [pc, #220]	@ (800ceec <netconn_accept+0x114>)
 800ce10:	4835      	ldr	r0, [pc, #212]	@ (800cee8 <netconn_accept+0x110>)
 800ce12:	f011 fadf 	bl	801e3d4 <iprintf>
 800ce16:	f06f 030f 	mvn.w	r3, #15
 800ce1a:	e05c      	b.n	800ced6 <netconn_accept+0xfe>

  /* NOTE: Although the opengroup spec says a pending error shall be returned to
           send/recv/getsockopt(SO_ERROR) only, we return it for listening
           connections also, to handle embedded-system errors */
  err = netconn_err(conn);
 800ce1c:	6878      	ldr	r0, [r7, #4]
 800ce1e:	f000 fb99 	bl	800d554 <netconn_err>
 800ce22:	4603      	mov	r3, r0
 800ce24:	74fb      	strb	r3, [r7, #19]
  if (err != ERR_OK) {
 800ce26:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d002      	beq.n	800ce34 <netconn_accept+0x5c>
    /* return pending error */
    return err;
 800ce2e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ce32:	e050      	b.n	800ced6 <netconn_accept+0xfe>
  }
  if (!NETCONN_ACCEPTMBOX_WAITABLE(conn)) {
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	3314      	adds	r3, #20
 800ce38:	4618      	mov	r0, r3
 800ce3a:	f00f fb6e 	bl	801c51a <sys_mbox_valid>
 800ce3e:	4603      	mov	r3, r0
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d005      	beq.n	800ce50 <netconn_accept+0x78>
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	7f1b      	ldrb	r3, [r3, #28]
 800ce48:	f003 0301 	and.w	r3, r3, #1
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d002      	beq.n	800ce56 <netconn_accept+0x7e>
    /* don't accept if closed: this might block the application task
       waiting on acceptmbox forever! */
    return ERR_CLSD;
 800ce50:	f06f 030e 	mvn.w	r3, #14
 800ce54:	e03f      	b.n	800ced6 <netconn_accept+0xfe>
  }

  API_MSG_VAR_ALLOC_ACCEPT(msg);

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn)) {
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	7f1b      	ldrb	r3, [r3, #28]
 800ce5a:	f003 0302 	and.w	r3, r3, #2
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d00e      	beq.n	800ce80 <netconn_accept+0xa8>
    if (sys_arch_mbox_tryfetch(&conn->acceptmbox, &accept_ptr) == SYS_ARCH_TIMEOUT) {
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	3314      	adds	r3, #20
 800ce66:	f107 020c 	add.w	r2, r7, #12
 800ce6a:	4611      	mov	r1, r2
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	f00f fb38 	bl	801c4e2 <sys_arch_mbox_tryfetch>
 800ce72:	4603      	mov	r3, r0
 800ce74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ce78:	d10a      	bne.n	800ce90 <netconn_accept+0xb8>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_WOULDBLOCK;
 800ce7a:	f06f 0306 	mvn.w	r3, #6
 800ce7e:	e02a      	b.n	800ced6 <netconn_accept+0xfe>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, 0);
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	3314      	adds	r3, #20
 800ce84:	f107 010c 	add.w	r1, r7, #12
 800ce88:	2200      	movs	r2, #0
 800ce8a:	4618      	mov	r0, r3
 800ce8c:	f00f faea 	bl	801c464 <sys_arch_mbox_fetch>
    }
  }
#endif

  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d005      	beq.n	800cea4 <netconn_accept+0xcc>
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce9c:	2200      	movs	r2, #0
 800ce9e:	2101      	movs	r1, #1
 800cea0:	6878      	ldr	r0, [r7, #4]
 800cea2:	4798      	blx	r3

  if (lwip_netconn_is_err_msg(accept_ptr, &err)) {
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	f107 0213 	add.w	r2, r7, #19
 800ceaa:	4611      	mov	r1, r2
 800ceac:	4618      	mov	r0, r3
 800ceae:	f000 fba3 	bl	800d5f8 <lwip_netconn_is_err_msg>
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d002      	beq.n	800cebe <netconn_accept+0xe6>
    /* a connection has been aborted: e.g. out of pcbs or out of netconns during accept */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return err;
 800ceb8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800cebc:	e00b      	b.n	800ced6 <netconn_accept+0xfe>
  }
  if (accept_ptr == NULL) {
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d102      	bne.n	800ceca <netconn_accept+0xf2>
    /* connection has been aborted */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return ERR_CLSD;
 800cec4:	f06f 030e 	mvn.w	r3, #14
 800cec8:	e005      	b.n	800ced6 <netconn_accept+0xfe>
  }
  newconn = (struct netconn *)accept_ptr;
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	617b      	str	r3, [r7, #20]
  /* don't care for the return value of lwip_netconn_do_recv */
  netconn_apimsg(lwip_netconn_do_accepted, &API_MSG_VAR_REF(msg));
  API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  *new_conn = newconn;
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	697a      	ldr	r2, [r7, #20]
 800ced2:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800ced4:	2300      	movs	r3, #0
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(new_conn);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800ced6:	4618      	mov	r0, r3
 800ced8:	3718      	adds	r7, #24
 800ceda:	46bd      	mov	sp, r7
 800cedc:	bd80      	pop	{r7, pc}
 800cede:	bf00      	nop
 800cee0:	080212a0 	.word	0x080212a0
 800cee4:	08021478 	.word	0x08021478
 800cee8:	080212f8 	.word	0x080212f8
 800ceec:	08021498 	.word	0x08021498

0800cef0 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800cef0:	b580      	push	{r7, lr}
 800cef2:	b088      	sub	sp, #32
 800cef4:	af00      	add	r7, sp, #0
 800cef6:	60f8      	str	r0, [r7, #12]
 800cef8:	60b9      	str	r1, [r7, #8]
 800cefa:	4613      	mov	r3, r2
 800cefc:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800cefe:	2300      	movs	r3, #0
 800cf00:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800cf02:	68bb      	ldr	r3, [r7, #8]
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d109      	bne.n	800cf1c <netconn_recv_data+0x2c>
 800cf08:	4b58      	ldr	r3, [pc, #352]	@ (800d06c <netconn_recv_data+0x17c>)
 800cf0a:	f44f 7212 	mov.w	r2, #584	@ 0x248
 800cf0e:	4958      	ldr	r1, [pc, #352]	@ (800d070 <netconn_recv_data+0x180>)
 800cf10:	4858      	ldr	r0, [pc, #352]	@ (800d074 <netconn_recv_data+0x184>)
 800cf12:	f011 fa5f 	bl	801e3d4 <iprintf>
 800cf16:	f06f 030f 	mvn.w	r3, #15
 800cf1a:	e0a2      	b.n	800d062 <netconn_recv_data+0x172>
  *new_buf = NULL;
 800cf1c:	68bb      	ldr	r3, [r7, #8]
 800cf1e:	2200      	movs	r2, #0
 800cf20:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d109      	bne.n	800cf3c <netconn_recv_data+0x4c>
 800cf28:	4b50      	ldr	r3, [pc, #320]	@ (800d06c <netconn_recv_data+0x17c>)
 800cf2a:	f240 224a 	movw	r2, #586	@ 0x24a
 800cf2e:	4952      	ldr	r1, [pc, #328]	@ (800d078 <netconn_recv_data+0x188>)
 800cf30:	4850      	ldr	r0, [pc, #320]	@ (800d074 <netconn_recv_data+0x184>)
 800cf32:	f011 fa4f 	bl	801e3d4 <iprintf>
 800cf36:	f06f 030f 	mvn.w	r3, #15
 800cf3a:	e092      	b.n	800d062 <netconn_recv_data+0x172>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	3310      	adds	r3, #16
 800cf40:	4618      	mov	r0, r3
 800cf42:	f00f faea 	bl	801c51a <sys_mbox_valid>
 800cf46:	4603      	mov	r3, r0
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d10e      	bne.n	800cf6a <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800cf4c:	68f8      	ldr	r0, [r7, #12]
 800cf4e:	f000 fb01 	bl	800d554 <netconn_err>
 800cf52:	4603      	mov	r3, r0
 800cf54:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800cf56:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d002      	beq.n	800cf64 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800cf5e:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800cf62:	e07e      	b.n	800d062 <netconn_recv_data+0x172>
    }
    return ERR_CONN;
 800cf64:	f06f 030a 	mvn.w	r3, #10
 800cf68:	e07b      	b.n	800d062 <netconn_recv_data+0x172>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	7f1b      	ldrb	r3, [r3, #28]
 800cf6e:	f003 0302 	and.w	r3, r3, #2
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d10f      	bne.n	800cf96 <netconn_recv_data+0xa6>
 800cf76:	79fb      	ldrb	r3, [r7, #7]
 800cf78:	f003 0304 	and.w	r3, r3, #4
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d10a      	bne.n	800cf96 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	7f1b      	ldrb	r3, [r3, #28]
 800cf84:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d104      	bne.n	800cf96 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d023      	beq.n	800cfde <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	3310      	adds	r3, #16
 800cf9a:	f107 0218 	add.w	r2, r7, #24
 800cf9e:	4611      	mov	r1, r2
 800cfa0:	4618      	mov	r0, r3
 800cfa2:	f00f fa9e 	bl	801c4e2 <sys_arch_mbox_tryfetch>
 800cfa6:	4603      	mov	r3, r0
 800cfa8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cfac:	d11f      	bne.n	800cfee <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800cfae:	68f8      	ldr	r0, [r7, #12]
 800cfb0:	f000 fad0 	bl	800d554 <netconn_err>
 800cfb4:	4603      	mov	r3, r0
 800cfb6:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800cfb8:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d002      	beq.n	800cfc6 <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 800cfc0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800cfc4:	e04d      	b.n	800d062 <netconn_recv_data+0x172>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	7f1b      	ldrb	r3, [r3, #28]
 800cfca:	f003 0301 	and.w	r3, r3, #1
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d002      	beq.n	800cfd8 <netconn_recv_data+0xe8>
        return ERR_CONN;
 800cfd2:	f06f 030a 	mvn.w	r3, #10
 800cfd6:	e044      	b.n	800d062 <netconn_recv_data+0x172>
      }
      return ERR_WOULDBLOCK;
 800cfd8:	f06f 0306 	mvn.w	r3, #6
 800cfdc:	e041      	b.n	800d062 <netconn_recv_data+0x172>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	3310      	adds	r3, #16
 800cfe2:	f107 0118 	add.w	r1, r7, #24
 800cfe6:	2200      	movs	r2, #0
 800cfe8:	4618      	mov	r0, r3
 800cfea:	f00f fa3b 	bl	801c464 <sys_arch_mbox_fetch>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	781b      	ldrb	r3, [r3, #0]
 800cff2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800cff6:	2b10      	cmp	r3, #16
 800cff8:	d117      	bne.n	800d02a <netconn_recv_data+0x13a>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800cffa:	69bb      	ldr	r3, [r7, #24]
 800cffc:	f107 0217 	add.w	r2, r7, #23
 800d000:	4611      	mov	r1, r2
 800d002:	4618      	mov	r0, r3
 800d004:	f000 faf8 	bl	800d5f8 <lwip_netconn_is_err_msg>
 800d008:	4603      	mov	r3, r0
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d009      	beq.n	800d022 <netconn_recv_data+0x132>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800d00e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d012:	f113 0f0f 	cmn.w	r3, #15
 800d016:	d101      	bne.n	800d01c <netconn_recv_data+0x12c>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800d018:	2300      	movs	r3, #0
 800d01a:	e022      	b.n	800d062 <netconn_recv_data+0x172>
      }
      return err;
 800d01c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d020:	e01f      	b.n	800d062 <netconn_recv_data+0x172>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800d022:	69bb      	ldr	r3, [r7, #24]
 800d024:	891b      	ldrh	r3, [r3, #8]
 800d026:	83fb      	strh	r3, [r7, #30]
 800d028:	e00d      	b.n	800d046 <netconn_recv_data+0x156>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800d02a:	69bb      	ldr	r3, [r7, #24]
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d106      	bne.n	800d03e <netconn_recv_data+0x14e>
 800d030:	4b0e      	ldr	r3, [pc, #56]	@ (800d06c <netconn_recv_data+0x17c>)
 800d032:	f240 2291 	movw	r2, #657	@ 0x291
 800d036:	4911      	ldr	r1, [pc, #68]	@ (800d07c <netconn_recv_data+0x18c>)
 800d038:	480e      	ldr	r0, [pc, #56]	@ (800d074 <netconn_recv_data+0x184>)
 800d03a:	f011 f9cb 	bl	801e3d4 <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800d03e:	69bb      	ldr	r3, [r7, #24]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	891b      	ldrh	r3, [r3, #8]
 800d044:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d005      	beq.n	800d05a <netconn_recv_data+0x16a>
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d052:	8bfa      	ldrh	r2, [r7, #30]
 800d054:	2101      	movs	r1, #1
 800d056:	68f8      	ldr	r0, [r7, #12]
 800d058:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800d05a:	69ba      	ldr	r2, [r7, #24]
 800d05c:	68bb      	ldr	r3, [r7, #8]
 800d05e:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800d060:	2300      	movs	r3, #0
}
 800d062:	4618      	mov	r0, r3
 800d064:	3720      	adds	r7, #32
 800d066:	46bd      	mov	sp, r7
 800d068:	bd80      	pop	{r7, pc}
 800d06a:	bf00      	nop
 800d06c:	080212a0 	.word	0x080212a0
 800d070:	080214b8 	.word	0x080214b8
 800d074:	080212f8 	.word	0x080212f8
 800d078:	080214d8 	.word	0x080214d8
 800d07c:	080214f4 	.word	0x080214f4

0800d080 <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800d080:	b580      	push	{r7, lr}
 800d082:	b084      	sub	sp, #16
 800d084:	af00      	add	r7, sp, #0
 800d086:	60f8      	str	r0, [r7, #12]
 800d088:	60b9      	str	r1, [r7, #8]
 800d08a:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d005      	beq.n	800d09e <netconn_tcp_recvd_msg+0x1e>
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	781b      	ldrb	r3, [r3, #0]
 800d096:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d09a:	2b10      	cmp	r3, #16
 800d09c:	d009      	beq.n	800d0b2 <netconn_tcp_recvd_msg+0x32>
 800d09e:	4b0c      	ldr	r3, [pc, #48]	@ (800d0d0 <netconn_tcp_recvd_msg+0x50>)
 800d0a0:	f240 22a7 	movw	r2, #679	@ 0x2a7
 800d0a4:	490b      	ldr	r1, [pc, #44]	@ (800d0d4 <netconn_tcp_recvd_msg+0x54>)
 800d0a6:	480c      	ldr	r0, [pc, #48]	@ (800d0d8 <netconn_tcp_recvd_msg+0x58>)
 800d0a8:	f011 f994 	bl	801e3d4 <iprintf>
 800d0ac:	f06f 030f 	mvn.w	r3, #15
 800d0b0:	e00a      	b.n	800d0c8 <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	68fa      	ldr	r2, [r7, #12]
 800d0b6:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	68ba      	ldr	r2, [r7, #8]
 800d0bc:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800d0be:	6879      	ldr	r1, [r7, #4]
 800d0c0:	4806      	ldr	r0, [pc, #24]	@ (800d0dc <netconn_tcp_recvd_msg+0x5c>)
 800d0c2:	f7ff fcfb 	bl	800cabc <netconn_apimsg>
 800d0c6:	4603      	mov	r3, r0
}
 800d0c8:	4618      	mov	r0, r3
 800d0ca:	3710      	adds	r7, #16
 800d0cc:	46bd      	mov	sp, r7
 800d0ce:	bd80      	pop	{r7, pc}
 800d0d0:	080212a0 	.word	0x080212a0
 800d0d4:	08021500 	.word	0x08021500
 800d0d8:	080212f8 	.word	0x080212f8
 800d0dc:	0800e939 	.word	0x0800e939

0800d0e0 <netconn_tcp_recvd>:

err_t
netconn_tcp_recvd(struct netconn *conn, size_t len)
{
 800d0e0:	b580      	push	{r7, lr}
 800d0e2:	b08c      	sub	sp, #48	@ 0x30
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	6078      	str	r0, [r7, #4]
 800d0e8:	6039      	str	r1, [r7, #0]
  err_t err;
  API_MSG_VAR_DECLARE(msg);
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d005      	beq.n	800d0fc <netconn_tcp_recvd+0x1c>
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	781b      	ldrb	r3, [r3, #0]
 800d0f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d0f8:	2b10      	cmp	r3, #16
 800d0fa:	d009      	beq.n	800d110 <netconn_tcp_recvd+0x30>
 800d0fc:	4b0c      	ldr	r3, [pc, #48]	@ (800d130 <netconn_tcp_recvd+0x50>)
 800d0fe:	f240 22b5 	movw	r2, #693	@ 0x2b5
 800d102:	490c      	ldr	r1, [pc, #48]	@ (800d134 <netconn_tcp_recvd+0x54>)
 800d104:	480c      	ldr	r0, [pc, #48]	@ (800d138 <netconn_tcp_recvd+0x58>)
 800d106:	f011 f965 	bl	801e3d4 <iprintf>
 800d10a:	f06f 030f 	mvn.w	r3, #15
 800d10e:	e00b      	b.n	800d128 <netconn_tcp_recvd+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  API_MSG_VAR_ALLOC(msg);
  err = netconn_tcp_recvd_msg(conn, len, &API_VAR_REF(msg));
 800d110:	f107 030c 	add.w	r3, r7, #12
 800d114:	461a      	mov	r2, r3
 800d116:	6839      	ldr	r1, [r7, #0]
 800d118:	6878      	ldr	r0, [r7, #4]
 800d11a:	f7ff ffb1 	bl	800d080 <netconn_tcp_recvd_msg>
 800d11e:	4603      	mov	r3, r0
 800d120:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);
  return err;
 800d124:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800d128:	4618      	mov	r0, r3
 800d12a:	3730      	adds	r7, #48	@ 0x30
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bd80      	pop	{r7, pc}
 800d130:	080212a0 	.word	0x080212a0
 800d134:	08021500 	.word	0x08021500
 800d138:	080212f8 	.word	0x080212f8

0800d13c <netconn_recv_data_tcp>:

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b090      	sub	sp, #64	@ 0x40
 800d140:	af00      	add	r7, sp, #0
 800d142:	60f8      	str	r0, [r7, #12]
 800d144:	60b9      	str	r1, [r7, #8]
 800d146:	4613      	mov	r3, r2
 800d148:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	3310      	adds	r3, #16
 800d14e:	4618      	mov	r0, r3
 800d150:	f00f f9e3 	bl	801c51a <sys_mbox_valid>
 800d154:	4603      	mov	r3, r0
 800d156:	2b00      	cmp	r3, #0
 800d158:	d102      	bne.n	800d160 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800d15a:	f06f 030a 	mvn.w	r3, #10
 800d15e:	e06d      	b.n	800d23c <netconn_recv_data_tcp+0x100>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	7f1b      	ldrb	r3, [r3, #28]
 800d164:	b25b      	sxtb	r3, r3
 800d166:	2b00      	cmp	r3, #0
 800d168:	da07      	bge.n	800d17a <netconn_recv_data_tcp+0x3e>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	7f1b      	ldrb	r3, [r3, #28]
 800d16e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d172:	b2da      	uxtb	r2, r3
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	771a      	strb	r2, [r3, #28]
    goto handle_fin;
 800d178:	e039      	b.n	800d1ee <netconn_recv_data_tcp+0xb2>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800d17a:	79fb      	ldrb	r3, [r7, #7]
 800d17c:	461a      	mov	r2, r3
 800d17e:	68b9      	ldr	r1, [r7, #8]
 800d180:	68f8      	ldr	r0, [r7, #12]
 800d182:	f7ff feb5 	bl	800cef0 <netconn_recv_data>
 800d186:	4603      	mov	r3, r0
 800d188:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  if (err != ERR_OK) {
 800d18c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800d190:	2b00      	cmp	r3, #0
 800d192:	d002      	beq.n	800d19a <netconn_recv_data_tcp+0x5e>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800d194:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800d198:	e050      	b.n	800d23c <netconn_recv_data_tcp+0x100>
  }
  buf = *new_buf;
 800d19a:	68bb      	ldr	r3, [r7, #8]
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800d1a0:	79fb      	ldrb	r3, [r7, #7]
 800d1a2:	f003 0308 	and.w	r3, r3, #8
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d10e      	bne.n	800d1c8 <netconn_recv_data_tcp+0x8c>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800d1aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d002      	beq.n	800d1b6 <netconn_recv_data_tcp+0x7a>
 800d1b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1b2:	891b      	ldrh	r3, [r3, #8]
 800d1b4:	e000      	b.n	800d1b8 <netconn_recv_data_tcp+0x7c>
 800d1b6:	2301      	movs	r3, #1
 800d1b8:	86fb      	strh	r3, [r7, #54]	@ 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800d1ba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d1bc:	f107 0214 	add.w	r2, r7, #20
 800d1c0:	4619      	mov	r1, r3
 800d1c2:	68f8      	ldr	r0, [r7, #12]
 800d1c4:	f7ff ff5c 	bl	800d080 <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800d1c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d134      	bne.n	800d238 <netconn_recv_data_tcp+0xfc>
    if (apiflags & NETCONN_NOFIN) {
 800d1ce:	79fb      	ldrb	r3, [r7, #7]
 800d1d0:	f003 0310 	and.w	r3, r3, #16
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d009      	beq.n	800d1ec <netconn_recv_data_tcp+0xb0>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	7f1b      	ldrb	r3, [r3, #28]
 800d1dc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d1e0:	b2da      	uxtb	r2, r3
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	771a      	strb	r2, [r3, #28]
      return ERR_WOULDBLOCK;
 800d1e6:	f06f 0306 	mvn.w	r3, #6
 800d1ea:	e027      	b.n	800d23c <netconn_recv_data_tcp+0x100>
    } else {
handle_fin:
 800d1ec:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d005      	beq.n	800d202 <netconn_recv_data_tcp+0xc6>
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1fa:	2200      	movs	r2, #0
 800d1fc:	2101      	movs	r1, #1
 800d1fe:	68f8      	ldr	r0, [r7, #12]
 800d200:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	685b      	ldr	r3, [r3, #4]
 800d206:	2b00      	cmp	r3, #0
 800d208:	d10f      	bne.n	800d22a <netconn_recv_data_tcp+0xee>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800d20a:	68f8      	ldr	r0, [r7, #12]
 800d20c:	f000 f9a2 	bl	800d554 <netconn_err>
 800d210:	4603      	mov	r3, r0
 800d212:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (err != ERR_OK) {
 800d216:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d002      	beq.n	800d224 <netconn_recv_data_tcp+0xe8>
          return err;
 800d21e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800d222:	e00b      	b.n	800d23c <netconn_recv_data_tcp+0x100>
        }
        return ERR_RST;
 800d224:	f06f 030d 	mvn.w	r3, #13
 800d228:	e008      	b.n	800d23c <netconn_recv_data_tcp+0x100>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800d22a:	2101      	movs	r1, #1
 800d22c:	68f8      	ldr	r0, [r7, #12]
 800d22e:	f000 f961 	bl	800d4f4 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800d232:	f06f 030e 	mvn.w	r3, #14
 800d236:	e001      	b.n	800d23c <netconn_recv_data_tcp+0x100>
    }
  }
  return err;
 800d238:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800d23c:	4618      	mov	r0, r3
 800d23e:	3740      	adds	r7, #64	@ 0x40
 800d240:	46bd      	mov	sp, r7
 800d242:	bd80      	pop	{r7, pc}

0800d244 <netconn_recv_tcp_pbuf_flags>:
 *                memory error or another error, @see netconn_recv_data)
 *         ERR_ARG if conn is not a TCP netconn
 */
err_t
netconn_recv_tcp_pbuf_flags(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800d244:	b580      	push	{r7, lr}
 800d246:	b084      	sub	sp, #16
 800d248:	af00      	add	r7, sp, #0
 800d24a:	60f8      	str	r0, [r7, #12]
 800d24c:	60b9      	str	r1, [r7, #8]
 800d24e:	4613      	mov	r3, r2
 800d250:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d005      	beq.n	800d264 <netconn_recv_tcp_pbuf_flags+0x20>
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	781b      	ldrb	r3, [r3, #0]
 800d25c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d260:	2b10      	cmp	r3, #16
 800d262:	d009      	beq.n	800d278 <netconn_recv_tcp_pbuf_flags+0x34>
 800d264:	4b0a      	ldr	r3, [pc, #40]	@ (800d290 <netconn_recv_tcp_pbuf_flags+0x4c>)
 800d266:	f240 3225 	movw	r2, #805	@ 0x325
 800d26a:	490a      	ldr	r1, [pc, #40]	@ (800d294 <netconn_recv_tcp_pbuf_flags+0x50>)
 800d26c:	480a      	ldr	r0, [pc, #40]	@ (800d298 <netconn_recv_tcp_pbuf_flags+0x54>)
 800d26e:	f011 f8b1 	bl	801e3d4 <iprintf>
 800d272:	f06f 030f 	mvn.w	r3, #15
 800d276:	e006      	b.n	800d286 <netconn_recv_tcp_pbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data_tcp(conn, new_buf, apiflags);
 800d278:	79fb      	ldrb	r3, [r7, #7]
 800d27a:	461a      	mov	r2, r3
 800d27c:	68b9      	ldr	r1, [r7, #8]
 800d27e:	68f8      	ldr	r0, [r7, #12]
 800d280:	f7ff ff5c 	bl	800d13c <netconn_recv_data_tcp>
 800d284:	4603      	mov	r3, r0
}
 800d286:	4618      	mov	r0, r3
 800d288:	3710      	adds	r7, #16
 800d28a:	46bd      	mov	sp, r7
 800d28c:	bd80      	pop	{r7, pc}
 800d28e:	bf00      	nop
 800d290:	080212a0 	.word	0x080212a0
 800d294:	08021500 	.word	0x08021500
 800d298:	080212f8 	.word	0x080212f8

0800d29c <netconn_recv_udp_raw_netbuf_flags>:
 *                memory error or another error)
 *         ERR_ARG if conn is not a UDP/RAW netconn
 */
err_t
netconn_recv_udp_raw_netbuf_flags(struct netconn *conn, struct netbuf **new_buf, u8_t apiflags)
{
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b084      	sub	sp, #16
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	60f8      	str	r0, [r7, #12]
 800d2a4:	60b9      	str	r1, [r7, #8]
 800d2a6:	4613      	mov	r3, r2
 800d2a8:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_udp_raw_netbuf: invalid conn", (conn != NULL) &&
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d005      	beq.n	800d2bc <netconn_recv_udp_raw_netbuf_flags+0x20>
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	781b      	ldrb	r3, [r3, #0]
 800d2b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d2b8:	2b10      	cmp	r3, #16
 800d2ba:	d109      	bne.n	800d2d0 <netconn_recv_udp_raw_netbuf_flags+0x34>
 800d2bc:	4b0a      	ldr	r3, [pc, #40]	@ (800d2e8 <netconn_recv_udp_raw_netbuf_flags+0x4c>)
 800d2be:	f44f 7253 	mov.w	r2, #844	@ 0x34c
 800d2c2:	490a      	ldr	r1, [pc, #40]	@ (800d2ec <netconn_recv_udp_raw_netbuf_flags+0x50>)
 800d2c4:	480a      	ldr	r0, [pc, #40]	@ (800d2f0 <netconn_recv_udp_raw_netbuf_flags+0x54>)
 800d2c6:	f011 f885 	bl	801e3d4 <iprintf>
 800d2ca:	f06f 030f 	mvn.w	r3, #15
 800d2ce:	e006      	b.n	800d2de <netconn_recv_udp_raw_netbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) != NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data(conn, (void **)new_buf, apiflags);
 800d2d0:	79fb      	ldrb	r3, [r7, #7]
 800d2d2:	461a      	mov	r2, r3
 800d2d4:	68b9      	ldr	r1, [r7, #8]
 800d2d6:	68f8      	ldr	r0, [r7, #12]
 800d2d8:	f7ff fe0a 	bl	800cef0 <netconn_recv_data>
 800d2dc:	4603      	mov	r3, r0
}
 800d2de:	4618      	mov	r0, r3
 800d2e0:	3710      	adds	r7, #16
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	bd80      	pop	{r7, pc}
 800d2e6:	bf00      	nop
 800d2e8:	080212a0 	.word	0x080212a0
 800d2ec:	08021524 	.word	0x08021524
 800d2f0:	080212f8 	.word	0x080212f8

0800d2f4 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 800d2f4:	b580      	push	{r7, lr}
 800d2f6:	b08c      	sub	sp, #48	@ 0x30
 800d2f8:	af00      	add	r7, sp, #0
 800d2fa:	6078      	str	r0, [r7, #4]
 800d2fc:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	2b00      	cmp	r3, #0
 800d302:	d109      	bne.n	800d318 <netconn_send+0x24>
 800d304:	4b0e      	ldr	r3, [pc, #56]	@ (800d340 <netconn_send+0x4c>)
 800d306:	f240 32b2 	movw	r2, #946	@ 0x3b2
 800d30a:	490e      	ldr	r1, [pc, #56]	@ (800d344 <netconn_send+0x50>)
 800d30c:	480e      	ldr	r0, [pc, #56]	@ (800d348 <netconn_send+0x54>)
 800d30e:	f011 f861 	bl	801e3d4 <iprintf>
 800d312:	f06f 030f 	mvn.w	r3, #15
 800d316:	e00e      	b.n	800d336 <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 800d31c:	683b      	ldr	r3, [r7, #0]
 800d31e:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 800d320:	f107 030c 	add.w	r3, r7, #12
 800d324:	4619      	mov	r1, r3
 800d326:	4809      	ldr	r0, [pc, #36]	@ (800d34c <netconn_send+0x58>)
 800d328:	f7ff fbc8 	bl	800cabc <netconn_apimsg>
 800d32c:	4603      	mov	r3, r0
 800d32e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800d332:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800d336:	4618      	mov	r0, r3
 800d338:	3730      	adds	r7, #48	@ 0x30
 800d33a:	46bd      	mov	sp, r7
 800d33c:	bd80      	pop	{r7, pc}
 800d33e:	bf00      	nop
 800d340:	080212a0 	.word	0x080212a0
 800d344:	0802155c 	.word	0x0802155c
 800d348:	080212f8 	.word	0x080212f8
 800d34c:	0800e84d 	.word	0x0800e84d

0800d350 <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 800d350:	b580      	push	{r7, lr}
 800d352:	b088      	sub	sp, #32
 800d354:	af02      	add	r7, sp, #8
 800d356:	60f8      	str	r0, [r7, #12]
 800d358:	60b9      	str	r1, [r7, #8]
 800d35a:	607a      	str	r2, [r7, #4]
 800d35c:	70fb      	strb	r3, [r7, #3]
  struct netvector vector;
  vector.ptr = dataptr;
 800d35e:	68bb      	ldr	r3, [r7, #8]
 800d360:	613b      	str	r3, [r7, #16]
  vector.len = size;
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	617b      	str	r3, [r7, #20]
  return netconn_write_vectors_partly(conn, &vector, 1, apiflags, bytes_written);
 800d366:	78fa      	ldrb	r2, [r7, #3]
 800d368:	f107 0110 	add.w	r1, r7, #16
 800d36c:	6a3b      	ldr	r3, [r7, #32]
 800d36e:	9300      	str	r3, [sp, #0]
 800d370:	4613      	mov	r3, r2
 800d372:	2201      	movs	r2, #1
 800d374:	68f8      	ldr	r0, [r7, #12]
 800d376:	f000 f805 	bl	800d384 <netconn_write_vectors_partly>
 800d37a:	4603      	mov	r3, r0
}
 800d37c:	4618      	mov	r0, r3
 800d37e:	3718      	adds	r7, #24
 800d380:	46bd      	mov	sp, r7
 800d382:	bd80      	pop	{r7, pc}

0800d384 <netconn_write_vectors_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_vectors_partly(struct netconn *conn, struct netvector *vectors, u16_t vectorcnt,
                             u8_t apiflags, size_t *bytes_written)
{
 800d384:	b580      	push	{r7, lr}
 800d386:	b092      	sub	sp, #72	@ 0x48
 800d388:	af00      	add	r7, sp, #0
 800d38a:	60f8      	str	r0, [r7, #12]
 800d38c:	60b9      	str	r1, [r7, #8]
 800d38e:	4611      	mov	r1, r2
 800d390:	461a      	mov	r2, r3
 800d392:	460b      	mov	r3, r1
 800d394:	80fb      	strh	r3, [r7, #6]
 800d396:	4613      	mov	r3, r2
 800d398:	717b      	strb	r3, [r7, #5]
  err_t err;
  u8_t dontblock;
  size_t size;
  int i;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d109      	bne.n	800d3b4 <netconn_write_vectors_partly+0x30>
 800d3a0:	4b4e      	ldr	r3, [pc, #312]	@ (800d4dc <netconn_write_vectors_partly+0x158>)
 800d3a2:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800d3a6:	494e      	ldr	r1, [pc, #312]	@ (800d4e0 <netconn_write_vectors_partly+0x15c>)
 800d3a8:	484e      	ldr	r0, [pc, #312]	@ (800d4e4 <netconn_write_vectors_partly+0x160>)
 800d3aa:	f011 f813 	bl	801e3d4 <iprintf>
 800d3ae:	f06f 030f 	mvn.w	r3, #15
 800d3b2:	e08e      	b.n	800d4d2 <netconn_write_vectors_partly+0x14e>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP), return ERR_VAL;);
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	781b      	ldrb	r3, [r3, #0]
 800d3b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d3bc:	2b10      	cmp	r3, #16
 800d3be:	d009      	beq.n	800d3d4 <netconn_write_vectors_partly+0x50>
 800d3c0:	4b46      	ldr	r3, [pc, #280]	@ (800d4dc <netconn_write_vectors_partly+0x158>)
 800d3c2:	f240 32ef 	movw	r2, #1007	@ 0x3ef
 800d3c6:	4948      	ldr	r1, [pc, #288]	@ (800d4e8 <netconn_write_vectors_partly+0x164>)
 800d3c8:	4846      	ldr	r0, [pc, #280]	@ (800d4e4 <netconn_write_vectors_partly+0x160>)
 800d3ca:	f011 f803 	bl	801e3d4 <iprintf>
 800d3ce:	f06f 0305 	mvn.w	r3, #5
 800d3d2:	e07e      	b.n	800d4d2 <netconn_write_vectors_partly+0x14e>
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	7f1b      	ldrb	r3, [r3, #28]
 800d3d8:	f003 0302 	and.w	r3, r3, #2
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d104      	bne.n	800d3ea <netconn_write_vectors_partly+0x66>
 800d3e0:	797b      	ldrb	r3, [r7, #5]
 800d3e2:	f003 0304 	and.w	r3, r3, #4
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d001      	beq.n	800d3ee <netconn_write_vectors_partly+0x6a>
 800d3ea:	2301      	movs	r3, #1
 800d3ec:	e000      	b.n	800d3f0 <netconn_write_vectors_partly+0x6c>
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 800d3f4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d005      	beq.n	800d408 <netconn_write_vectors_partly+0x84>
 800d3fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d102      	bne.n	800d408 <netconn_write_vectors_partly+0x84>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 800d402:	f06f 0305 	mvn.w	r3, #5
 800d406:	e064      	b.n	800d4d2 <netconn_write_vectors_partly+0x14e>
  }

  /* sum up the total size */
  size = 0;
 800d408:	2300      	movs	r3, #0
 800d40a:	647b      	str	r3, [r7, #68]	@ 0x44
  for (i = 0; i < vectorcnt; i++) {
 800d40c:	2300      	movs	r3, #0
 800d40e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d410:	e015      	b.n	800d43e <netconn_write_vectors_partly+0xba>
    size += vectors[i].len;
 800d412:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d414:	00db      	lsls	r3, r3, #3
 800d416:	68ba      	ldr	r2, [r7, #8]
 800d418:	4413      	add	r3, r2
 800d41a:	685b      	ldr	r3, [r3, #4]
 800d41c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d41e:	4413      	add	r3, r2
 800d420:	647b      	str	r3, [r7, #68]	@ 0x44
    if (size < vectors[i].len) {
 800d422:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d424:	00db      	lsls	r3, r3, #3
 800d426:	68ba      	ldr	r2, [r7, #8]
 800d428:	4413      	add	r3, r2
 800d42a:	685b      	ldr	r3, [r3, #4]
 800d42c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d42e:	429a      	cmp	r2, r3
 800d430:	d202      	bcs.n	800d438 <netconn_write_vectors_partly+0xb4>
      /* overflow */
      return ERR_VAL;
 800d432:	f06f 0305 	mvn.w	r3, #5
 800d436:	e04c      	b.n	800d4d2 <netconn_write_vectors_partly+0x14e>
  for (i = 0; i < vectorcnt; i++) {
 800d438:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d43a:	3301      	adds	r3, #1
 800d43c:	643b      	str	r3, [r7, #64]	@ 0x40
 800d43e:	88fb      	ldrh	r3, [r7, #6]
 800d440:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d442:	429a      	cmp	r2, r3
 800d444:	dbe5      	blt.n	800d412 <netconn_write_vectors_partly+0x8e>
    }
  }
  if (size == 0) {
 800d446:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d101      	bne.n	800d450 <netconn_write_vectors_partly+0xcc>
    return ERR_OK;
 800d44c:	2300      	movs	r3, #0
 800d44e:	e040      	b.n	800d4d2 <netconn_write_vectors_partly+0x14e>
  } else if (size > SSIZE_MAX) {
 800d450:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d452:	2b00      	cmp	r3, #0
 800d454:	da0a      	bge.n	800d46c <netconn_write_vectors_partly+0xe8>
    ssize_t limited;
    /* this is required by the socket layer (cannot send full size_t range) */
    if (!bytes_written) {
 800d456:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d102      	bne.n	800d462 <netconn_write_vectors_partly+0xde>
      return ERR_VAL;
 800d45c:	f06f 0305 	mvn.w	r3, #5
 800d460:	e037      	b.n	800d4d2 <netconn_write_vectors_partly+0x14e>
    }
    /* limit the amount of data to send */
    limited = SSIZE_MAX;
 800d462:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800d466:	63bb      	str	r3, [r7, #56]	@ 0x38
    size = (size_t)limited;
 800d468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d46a:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.w.vector = vectors;
 800d470:	68bb      	ldr	r3, [r7, #8]
 800d472:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.w.vector_cnt = vectorcnt;
 800d474:	88fb      	ldrh	r3, [r7, #6]
 800d476:	843b      	strh	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.vector_off = 0;
 800d478:	2300      	movs	r3, #0
 800d47a:	627b      	str	r3, [r7, #36]	@ 0x24
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 800d47c:	797b      	ldrb	r3, [r7, #5]
 800d47e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  API_MSG_VAR_REF(msg).msg.w.len = size;
 800d482:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d484:	62bb      	str	r3, [r7, #40]	@ 0x28
  API_MSG_VAR_REF(msg).msg.w.offset = 0;
 800d486:	2300      	movs	r3, #0
 800d488:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 800d48a:	f107 0314 	add.w	r3, r7, #20
 800d48e:	4619      	mov	r1, r3
 800d490:	4816      	ldr	r0, [pc, #88]	@ (800d4ec <netconn_write_vectors_partly+0x168>)
 800d492:	f7ff fb13 	bl	800cabc <netconn_apimsg>
 800d496:	4603      	mov	r3, r0
 800d498:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (err == ERR_OK) {
 800d49c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d114      	bne.n	800d4ce <netconn_write_vectors_partly+0x14a>
    if (bytes_written != NULL) {
 800d4a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d002      	beq.n	800d4b0 <netconn_write_vectors_partly+0x12c>
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.offset;
 800d4aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d4ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4ae:	601a      	str	r2, [r3, #0]
    }
    /* for blocking, check all requested bytes were written, NOTE: send_timeout is
       treated as dontblock (see dontblock assignment above) */
    if (!dontblock) {
 800d4b0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d10a      	bne.n	800d4ce <netconn_write_vectors_partly+0x14a>
      LWIP_ASSERT("do_write failed to write all bytes", API_MSG_VAR_REF(msg).msg.w.offset == size);
 800d4b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d4bc:	429a      	cmp	r2, r3
 800d4be:	d006      	beq.n	800d4ce <netconn_write_vectors_partly+0x14a>
 800d4c0:	4b06      	ldr	r3, [pc, #24]	@ (800d4dc <netconn_write_vectors_partly+0x158>)
 800d4c2:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800d4c6:	490a      	ldr	r1, [pc, #40]	@ (800d4f0 <netconn_write_vectors_partly+0x16c>)
 800d4c8:	4806      	ldr	r0, [pc, #24]	@ (800d4e4 <netconn_write_vectors_partly+0x160>)
 800d4ca:	f010 ff83 	bl	801e3d4 <iprintf>
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 800d4ce:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800d4d2:	4618      	mov	r0, r3
 800d4d4:	3748      	adds	r7, #72	@ 0x48
 800d4d6:	46bd      	mov	sp, r7
 800d4d8:	bd80      	pop	{r7, pc}
 800d4da:	bf00      	nop
 800d4dc:	080212a0 	.word	0x080212a0
 800d4e0:	08021578 	.word	0x08021578
 800d4e4:	080212f8 	.word	0x080212f8
 800d4e8:	08021594 	.word	0x08021594
 800d4ec:	0800ed3d 	.word	0x0800ed3d
 800d4f0:	080215b8 	.word	0x080215b8

0800d4f4 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800d4f4:	b580      	push	{r7, lr}
 800d4f6:	b08c      	sub	sp, #48	@ 0x30
 800d4f8:	af00      	add	r7, sp, #0
 800d4fa:	6078      	str	r0, [r7, #4]
 800d4fc:	460b      	mov	r3, r1
 800d4fe:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d109      	bne.n	800d51a <netconn_close_shutdown+0x26>
 800d506:	4b0f      	ldr	r3, [pc, #60]	@ (800d544 <netconn_close_shutdown+0x50>)
 800d508:	f240 4247 	movw	r2, #1095	@ 0x447
 800d50c:	490e      	ldr	r1, [pc, #56]	@ (800d548 <netconn_close_shutdown+0x54>)
 800d50e:	480f      	ldr	r0, [pc, #60]	@ (800d54c <netconn_close_shutdown+0x58>)
 800d510:	f010 ff60 	bl	801e3d4 <iprintf>
 800d514:	f06f 030f 	mvn.w	r3, #15
 800d518:	e010      	b.n	800d53c <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800d51e:	78fb      	ldrb	r3, [r7, #3]
 800d520:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800d522:	2329      	movs	r3, #41	@ 0x29
 800d524:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800d526:	f107 030c 	add.w	r3, r7, #12
 800d52a:	4619      	mov	r1, r3
 800d52c:	4808      	ldr	r0, [pc, #32]	@ (800d550 <netconn_close_shutdown+0x5c>)
 800d52e:	f7ff fac5 	bl	800cabc <netconn_apimsg>
 800d532:	4603      	mov	r3, r0
 800d534:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800d538:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800d53c:	4618      	mov	r0, r3
 800d53e:	3730      	adds	r7, #48	@ 0x30
 800d540:	46bd      	mov	sp, r7
 800d542:	bd80      	pop	{r7, pc}
 800d544:	080212a0 	.word	0x080212a0
 800d548:	080215dc 	.word	0x080215dc
 800d54c:	080212f8 	.word	0x080212f8
 800d550:	0800ef8d 	.word	0x0800ef8d

0800d554 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800d554:	b580      	push	{r7, lr}
 800d556:	b084      	sub	sp, #16
 800d558:	af00      	add	r7, sp, #0
 800d55a:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d101      	bne.n	800d566 <netconn_err+0x12>
    return ERR_OK;
 800d562:	2300      	movs	r3, #0
 800d564:	e00d      	b.n	800d582 <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800d566:	f00f f8f3 	bl	801c750 <sys_arch_protect>
 800d56a:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	7a1b      	ldrb	r3, [r3, #8]
 800d570:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	2200      	movs	r2, #0
 800d576:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800d578:	68f8      	ldr	r0, [r7, #12]
 800d57a:	f00f f8f7 	bl	801c76c <sys_arch_unprotect>
  return err;
 800d57e:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800d582:	4618      	mov	r0, r3
 800d584:	3710      	adds	r7, #16
 800d586:	46bd      	mov	sp, r7
 800d588:	bd80      	pop	{r7, pc}
	...

0800d58c <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800d58c:	b580      	push	{r7, lr}
 800d58e:	b082      	sub	sp, #8
 800d590:	af00      	add	r7, sp, #0
 800d592:	4603      	mov	r3, r0
 800d594:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800d596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d59a:	f113 0f0d 	cmn.w	r3, #13
 800d59e:	d009      	beq.n	800d5b4 <lwip_netconn_err_to_msg+0x28>
 800d5a0:	f113 0f0d 	cmn.w	r3, #13
 800d5a4:	dc0c      	bgt.n	800d5c0 <lwip_netconn_err_to_msg+0x34>
 800d5a6:	f113 0f0f 	cmn.w	r3, #15
 800d5aa:	d007      	beq.n	800d5bc <lwip_netconn_err_to_msg+0x30>
 800d5ac:	f113 0f0e 	cmn.w	r3, #14
 800d5b0:	d002      	beq.n	800d5b8 <lwip_netconn_err_to_msg+0x2c>
 800d5b2:	e005      	b.n	800d5c0 <lwip_netconn_err_to_msg+0x34>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800d5b4:	4b0a      	ldr	r3, [pc, #40]	@ (800d5e0 <lwip_netconn_err_to_msg+0x54>)
 800d5b6:	e00e      	b.n	800d5d6 <lwip_netconn_err_to_msg+0x4a>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800d5b8:	4b0a      	ldr	r3, [pc, #40]	@ (800d5e4 <lwip_netconn_err_to_msg+0x58>)
 800d5ba:	e00c      	b.n	800d5d6 <lwip_netconn_err_to_msg+0x4a>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800d5bc:	4b0a      	ldr	r3, [pc, #40]	@ (800d5e8 <lwip_netconn_err_to_msg+0x5c>)
 800d5be:	e00a      	b.n	800d5d6 <lwip_netconn_err_to_msg+0x4a>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800d5c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d005      	beq.n	800d5d4 <lwip_netconn_err_to_msg+0x48>
 800d5c8:	4b08      	ldr	r3, [pc, #32]	@ (800d5ec <lwip_netconn_err_to_msg+0x60>)
 800d5ca:	227d      	movs	r2, #125	@ 0x7d
 800d5cc:	4908      	ldr	r1, [pc, #32]	@ (800d5f0 <lwip_netconn_err_to_msg+0x64>)
 800d5ce:	4809      	ldr	r0, [pc, #36]	@ (800d5f4 <lwip_netconn_err_to_msg+0x68>)
 800d5d0:	f010 ff00 	bl	801e3d4 <iprintf>
      return NULL;
 800d5d4:	2300      	movs	r3, #0
  }
}
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	3708      	adds	r7, #8
 800d5da:	46bd      	mov	sp, r7
 800d5dc:	bd80      	pop	{r7, pc}
 800d5de:	bf00      	nop
 800d5e0:	08024c38 	.word	0x08024c38
 800d5e4:	08024c39 	.word	0x08024c39
 800d5e8:	08024c3a 	.word	0x08024c3a
 800d5ec:	080215f8 	.word	0x080215f8
 800d5f0:	0802162c 	.word	0x0802162c
 800d5f4:	0802163c 	.word	0x0802163c

0800d5f8 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800d5f8:	b580      	push	{r7, lr}
 800d5fa:	b082      	sub	sp, #8
 800d5fc:	af00      	add	r7, sp, #0
 800d5fe:	6078      	str	r0, [r7, #4]
 800d600:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d105      	bne.n	800d614 <lwip_netconn_is_err_msg+0x1c>
 800d608:	4b12      	ldr	r3, [pc, #72]	@ (800d654 <lwip_netconn_is_err_msg+0x5c>)
 800d60a:	2285      	movs	r2, #133	@ 0x85
 800d60c:	4912      	ldr	r1, [pc, #72]	@ (800d658 <lwip_netconn_is_err_msg+0x60>)
 800d60e:	4813      	ldr	r0, [pc, #76]	@ (800d65c <lwip_netconn_is_err_msg+0x64>)
 800d610:	f010 fee0 	bl	801e3d4 <iprintf>

  if (msg == &netconn_aborted) {
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	4a12      	ldr	r2, [pc, #72]	@ (800d660 <lwip_netconn_is_err_msg+0x68>)
 800d618:	4293      	cmp	r3, r2
 800d61a:	d104      	bne.n	800d626 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800d61c:	683b      	ldr	r3, [r7, #0]
 800d61e:	22f3      	movs	r2, #243	@ 0xf3
 800d620:	701a      	strb	r2, [r3, #0]
    return 1;
 800d622:	2301      	movs	r3, #1
 800d624:	e012      	b.n	800d64c <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	4a0e      	ldr	r2, [pc, #56]	@ (800d664 <lwip_netconn_is_err_msg+0x6c>)
 800d62a:	4293      	cmp	r3, r2
 800d62c:	d104      	bne.n	800d638 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800d62e:	683b      	ldr	r3, [r7, #0]
 800d630:	22f2      	movs	r2, #242	@ 0xf2
 800d632:	701a      	strb	r2, [r3, #0]
    return 1;
 800d634:	2301      	movs	r3, #1
 800d636:	e009      	b.n	800d64c <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	4a0b      	ldr	r2, [pc, #44]	@ (800d668 <lwip_netconn_is_err_msg+0x70>)
 800d63c:	4293      	cmp	r3, r2
 800d63e:	d104      	bne.n	800d64a <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800d640:	683b      	ldr	r3, [r7, #0]
 800d642:	22f1      	movs	r2, #241	@ 0xf1
 800d644:	701a      	strb	r2, [r3, #0]
    return 1;
 800d646:	2301      	movs	r3, #1
 800d648:	e000      	b.n	800d64c <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800d64a:	2300      	movs	r3, #0
}
 800d64c:	4618      	mov	r0, r3
 800d64e:	3708      	adds	r7, #8
 800d650:	46bd      	mov	sp, r7
 800d652:	bd80      	pop	{r7, pc}
 800d654:	080215f8 	.word	0x080215f8
 800d658:	08021664 	.word	0x08021664
 800d65c:	0802163c 	.word	0x0802163c
 800d660:	08024c38 	.word	0x08024c38
 800d664:	08024c39 	.word	0x08024c39
 800d668:	08024c3a 	.word	0x08024c3a

0800d66c <recv_raw>:
 * @see raw.h (struct raw_pcb.recv) for parameters and return value
 */
static u8_t
recv_raw(void *arg, struct raw_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr)
{
 800d66c:	b580      	push	{r7, lr}
 800d66e:	b088      	sub	sp, #32
 800d670:	af00      	add	r7, sp, #0
 800d672:	60f8      	str	r0, [r7, #12]
 800d674:	60b9      	str	r1, [r7, #8]
 800d676:	607a      	str	r2, [r7, #4]
 800d678:	603b      	str	r3, [r7, #0]
  struct pbuf *q;
  struct netbuf *buf;
  struct netconn *conn;

  LWIP_UNUSED_ARG(addr);
  conn = (struct netconn *)arg;
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	61fb      	str	r3, [r7, #28]

  if ((conn != NULL) && NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800d67e:	69fb      	ldr	r3, [r7, #28]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d047      	beq.n	800d714 <recv_raw+0xa8>
 800d684:	69fb      	ldr	r3, [r7, #28]
 800d686:	3310      	adds	r3, #16
 800d688:	4618      	mov	r0, r3
 800d68a:	f00e ff46 	bl	801c51a <sys_mbox_valid>
 800d68e:	4603      	mov	r3, r0
 800d690:	2b00      	cmp	r3, #0
 800d692:	d03f      	beq.n	800d714 <recv_raw+0xa8>
    if ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize) {
      return 0;
    }
#endif /* LWIP_SO_RCVBUF */
    /* copy the whole packet into new pbufs */
    q = pbuf_clone(PBUF_RAW, PBUF_RAM, p);
 800d694:	687a      	ldr	r2, [r7, #4]
 800d696:	f44f 7120 	mov.w	r1, #640	@ 0x280
 800d69a:	2000      	movs	r0, #0
 800d69c:	f005 f9e0 	bl	8012a60 <pbuf_clone>
 800d6a0:	61b8      	str	r0, [r7, #24]
    if (q != NULL) {
 800d6a2:	69bb      	ldr	r3, [r7, #24]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d035      	beq.n	800d714 <recv_raw+0xa8>
      u16_t len;
      buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800d6a8:	2007      	movs	r0, #7
 800d6aa:	f003 ffd9 	bl	8011660 <memp_malloc>
 800d6ae:	6178      	str	r0, [r7, #20]
      if (buf == NULL) {
 800d6b0:	697b      	ldr	r3, [r7, #20]
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d104      	bne.n	800d6c0 <recv_raw+0x54>
        pbuf_free(q);
 800d6b6:	69b8      	ldr	r0, [r7, #24]
 800d6b8:	f004 ff5a 	bl	8012570 <pbuf_free>
        return 0;
 800d6bc:	2300      	movs	r3, #0
 800d6be:	e02a      	b.n	800d716 <recv_raw+0xaa>
      }

      buf->p = q;
 800d6c0:	697b      	ldr	r3, [r7, #20]
 800d6c2:	69ba      	ldr	r2, [r7, #24]
 800d6c4:	601a      	str	r2, [r3, #0]
      buf->ptr = q;
 800d6c6:	697b      	ldr	r3, [r7, #20]
 800d6c8:	69ba      	ldr	r2, [r7, #24]
 800d6ca:	605a      	str	r2, [r3, #4]
      ip_addr_copy(buf->addr, *ip_current_src_addr());
 800d6cc:	4b14      	ldr	r3, [pc, #80]	@ (800d720 <recv_raw+0xb4>)
 800d6ce:	691a      	ldr	r2, [r3, #16]
 800d6d0:	697b      	ldr	r3, [r7, #20]
 800d6d2:	609a      	str	r2, [r3, #8]
      buf->port = pcb->protocol;
 800d6d4:	68bb      	ldr	r3, [r7, #8]
 800d6d6:	7c1b      	ldrb	r3, [r3, #16]
 800d6d8:	461a      	mov	r2, r3
 800d6da:	697b      	ldr	r3, [r7, #20]
 800d6dc:	819a      	strh	r2, [r3, #12]

      len = q->tot_len;
 800d6de:	69bb      	ldr	r3, [r7, #24]
 800d6e0:	891b      	ldrh	r3, [r3, #8]
 800d6e2:	827b      	strh	r3, [r7, #18]
      if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800d6e4:	69fb      	ldr	r3, [r7, #28]
 800d6e6:	3310      	adds	r3, #16
 800d6e8:	6979      	ldr	r1, [r7, #20]
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	f00e fea0 	bl	801c430 <sys_mbox_trypost>
 800d6f0:	4603      	mov	r3, r0
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d004      	beq.n	800d700 <recv_raw+0x94>
        netbuf_delete(buf);
 800d6f6:	6978      	ldr	r0, [r7, #20]
 800d6f8:	f001 fcf2 	bl	800f0e0 <netbuf_delete>
        return 0;
 800d6fc:	2300      	movs	r3, #0
 800d6fe:	e00a      	b.n	800d716 <recv_raw+0xaa>
      } else {
#if LWIP_SO_RCVBUF
        SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
        /* Register event with callback */
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800d700:	69fb      	ldr	r3, [r7, #28]
 800d702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d704:	2b00      	cmp	r3, #0
 800d706:	d005      	beq.n	800d714 <recv_raw+0xa8>
 800d708:	69fb      	ldr	r3, [r7, #28]
 800d70a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d70c:	8a7a      	ldrh	r2, [r7, #18]
 800d70e:	2100      	movs	r1, #0
 800d710:	69f8      	ldr	r0, [r7, #28]
 800d712:	4798      	blx	r3
      }
    }
  }

  return 0; /* do not eat the packet */
 800d714:	2300      	movs	r3, #0
}
 800d716:	4618      	mov	r0, r3
 800d718:	3720      	adds	r7, #32
 800d71a:	46bd      	mov	sp, r7
 800d71c:	bd80      	pop	{r7, pc}
 800d71e:	bf00      	nop
 800d720:	2000c1c0 	.word	0x2000c1c0

0800d724 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800d724:	b580      	push	{r7, lr}
 800d726:	b088      	sub	sp, #32
 800d728:	af00      	add	r7, sp, #0
 800d72a:	60f8      	str	r0, [r7, #12]
 800d72c:	60b9      	str	r1, [r7, #8]
 800d72e:	607a      	str	r2, [r7, #4]
 800d730:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800d732:	68bb      	ldr	r3, [r7, #8]
 800d734:	2b00      	cmp	r3, #0
 800d736:	d105      	bne.n	800d744 <recv_udp+0x20>
 800d738:	4b34      	ldr	r3, [pc, #208]	@ (800d80c <recv_udp+0xe8>)
 800d73a:	22e5      	movs	r2, #229	@ 0xe5
 800d73c:	4934      	ldr	r1, [pc, #208]	@ (800d810 <recv_udp+0xec>)
 800d73e:	4835      	ldr	r0, [pc, #212]	@ (800d814 <recv_udp+0xf0>)
 800d740:	f010 fe48 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	2b00      	cmp	r3, #0
 800d748:	d105      	bne.n	800d756 <recv_udp+0x32>
 800d74a:	4b30      	ldr	r3, [pc, #192]	@ (800d80c <recv_udp+0xe8>)
 800d74c:	22e6      	movs	r2, #230	@ 0xe6
 800d74e:	4932      	ldr	r1, [pc, #200]	@ (800d818 <recv_udp+0xf4>)
 800d750:	4830      	ldr	r0, [pc, #192]	@ (800d814 <recv_udp+0xf0>)
 800d752:	f010 fe3f 	bl	801e3d4 <iprintf>
  conn = (struct netconn *)arg;
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800d75a:	69fb      	ldr	r3, [r7, #28]
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d103      	bne.n	800d768 <recv_udp+0x44>
    pbuf_free(p);
 800d760:	6878      	ldr	r0, [r7, #4]
 800d762:	f004 ff05 	bl	8012570 <pbuf_free>
    return;
 800d766:	e04d      	b.n	800d804 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800d768:	69fb      	ldr	r3, [r7, #28]
 800d76a:	685b      	ldr	r3, [r3, #4]
 800d76c:	68ba      	ldr	r2, [r7, #8]
 800d76e:	429a      	cmp	r2, r3
 800d770:	d005      	beq.n	800d77e <recv_udp+0x5a>
 800d772:	4b26      	ldr	r3, [pc, #152]	@ (800d80c <recv_udp+0xe8>)
 800d774:	22ee      	movs	r2, #238	@ 0xee
 800d776:	4929      	ldr	r1, [pc, #164]	@ (800d81c <recv_udp+0xf8>)
 800d778:	4826      	ldr	r0, [pc, #152]	@ (800d814 <recv_udp+0xf0>)
 800d77a:	f010 fe2b 	bl	801e3d4 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800d77e:	69fb      	ldr	r3, [r7, #28]
 800d780:	3310      	adds	r3, #16
 800d782:	4618      	mov	r0, r3
 800d784:	f00e fec9 	bl	801c51a <sys_mbox_valid>
 800d788:	4603      	mov	r3, r0
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d103      	bne.n	800d796 <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800d78e:	6878      	ldr	r0, [r7, #4]
 800d790:	f004 feee 	bl	8012570 <pbuf_free>
    return;
 800d794:	e036      	b.n	800d804 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800d796:	2007      	movs	r0, #7
 800d798:	f003 ff62 	bl	8011660 <memp_malloc>
 800d79c:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800d79e:	69bb      	ldr	r3, [r7, #24]
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d103      	bne.n	800d7ac <recv_udp+0x88>
    pbuf_free(p);
 800d7a4:	6878      	ldr	r0, [r7, #4]
 800d7a6:	f004 fee3 	bl	8012570 <pbuf_free>
    return;
 800d7aa:	e02b      	b.n	800d804 <recv_udp+0xe0>
  } else {
    buf->p = p;
 800d7ac:	69bb      	ldr	r3, [r7, #24]
 800d7ae:	687a      	ldr	r2, [r7, #4]
 800d7b0:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800d7b2:	69bb      	ldr	r3, [r7, #24]
 800d7b4:	687a      	ldr	r2, [r7, #4]
 800d7b6:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800d7b8:	683b      	ldr	r3, [r7, #0]
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d002      	beq.n	800d7c4 <recv_udp+0xa0>
 800d7be:	683b      	ldr	r3, [r7, #0]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	e000      	b.n	800d7c6 <recv_udp+0xa2>
 800d7c4:	2300      	movs	r3, #0
 800d7c6:	69ba      	ldr	r2, [r7, #24]
 800d7c8:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800d7ca:	69bb      	ldr	r3, [r7, #24]
 800d7cc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d7ce:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	891b      	ldrh	r3, [r3, #8]
 800d7d4:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800d7d6:	69fb      	ldr	r3, [r7, #28]
 800d7d8:	3310      	adds	r3, #16
 800d7da:	69b9      	ldr	r1, [r7, #24]
 800d7dc:	4618      	mov	r0, r3
 800d7de:	f00e fe27 	bl	801c430 <sys_mbox_trypost>
 800d7e2:	4603      	mov	r3, r0
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d003      	beq.n	800d7f0 <recv_udp+0xcc>
    netbuf_delete(buf);
 800d7e8:	69b8      	ldr	r0, [r7, #24]
 800d7ea:	f001 fc79 	bl	800f0e0 <netbuf_delete>
    return;
 800d7ee:	e009      	b.n	800d804 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800d7f0:	69fb      	ldr	r3, [r7, #28]
 800d7f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d005      	beq.n	800d804 <recv_udp+0xe0>
 800d7f8:	69fb      	ldr	r3, [r7, #28]
 800d7fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7fc:	8afa      	ldrh	r2, [r7, #22]
 800d7fe:	2100      	movs	r1, #0
 800d800:	69f8      	ldr	r0, [r7, #28]
 800d802:	4798      	blx	r3
  }
}
 800d804:	3720      	adds	r7, #32
 800d806:	46bd      	mov	sp, r7
 800d808:	bd80      	pop	{r7, pc}
 800d80a:	bf00      	nop
 800d80c:	080215f8 	.word	0x080215f8
 800d810:	08021670 	.word	0x08021670
 800d814:	0802163c 	.word	0x0802163c
 800d818:	08021694 	.word	0x08021694
 800d81c:	080216b4 	.word	0x080216b4

0800d820 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800d820:	b580      	push	{r7, lr}
 800d822:	b088      	sub	sp, #32
 800d824:	af00      	add	r7, sp, #0
 800d826:	60f8      	str	r0, [r7, #12]
 800d828:	60b9      	str	r1, [r7, #8]
 800d82a:	607a      	str	r2, [r7, #4]
 800d82c:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800d82e:	68bb      	ldr	r3, [r7, #8]
 800d830:	2b00      	cmp	r3, #0
 800d832:	d106      	bne.n	800d842 <recv_tcp+0x22>
 800d834:	4b36      	ldr	r3, [pc, #216]	@ (800d910 <recv_tcp+0xf0>)
 800d836:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800d83a:	4936      	ldr	r1, [pc, #216]	@ (800d914 <recv_tcp+0xf4>)
 800d83c:	4836      	ldr	r0, [pc, #216]	@ (800d918 <recv_tcp+0xf8>)
 800d83e:	f010 fdc9 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	2b00      	cmp	r3, #0
 800d846:	d106      	bne.n	800d856 <recv_tcp+0x36>
 800d848:	4b31      	ldr	r3, [pc, #196]	@ (800d910 <recv_tcp+0xf0>)
 800d84a:	f240 122d 	movw	r2, #301	@ 0x12d
 800d84e:	4933      	ldr	r1, [pc, #204]	@ (800d91c <recv_tcp+0xfc>)
 800d850:	4831      	ldr	r0, [pc, #196]	@ (800d918 <recv_tcp+0xf8>)
 800d852:	f010 fdbf 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800d856:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d006      	beq.n	800d86c <recv_tcp+0x4c>
 800d85e:	4b2c      	ldr	r3, [pc, #176]	@ (800d910 <recv_tcp+0xf0>)
 800d860:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 800d864:	492e      	ldr	r1, [pc, #184]	@ (800d920 <recv_tcp+0x100>)
 800d866:	482c      	ldr	r0, [pc, #176]	@ (800d918 <recv_tcp+0xf8>)
 800d868:	f010 fdb4 	bl	801e3d4 <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 800d870:	697b      	ldr	r3, [r7, #20]
 800d872:	2b00      	cmp	r3, #0
 800d874:	d102      	bne.n	800d87c <recv_tcp+0x5c>
    return ERR_VAL;
 800d876:	f06f 0305 	mvn.w	r3, #5
 800d87a:	e045      	b.n	800d908 <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800d87c:	697b      	ldr	r3, [r7, #20]
 800d87e:	685b      	ldr	r3, [r3, #4]
 800d880:	68ba      	ldr	r2, [r7, #8]
 800d882:	429a      	cmp	r2, r3
 800d884:	d006      	beq.n	800d894 <recv_tcp+0x74>
 800d886:	4b22      	ldr	r3, [pc, #136]	@ (800d910 <recv_tcp+0xf0>)
 800d888:	f240 1235 	movw	r2, #309	@ 0x135
 800d88c:	4925      	ldr	r1, [pc, #148]	@ (800d924 <recv_tcp+0x104>)
 800d88e:	4822      	ldr	r0, [pc, #136]	@ (800d918 <recv_tcp+0xf8>)
 800d890:	f010 fda0 	bl	801e3d4 <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800d894:	697b      	ldr	r3, [r7, #20]
 800d896:	3310      	adds	r3, #16
 800d898:	4618      	mov	r0, r3
 800d89a:	f00e fe3e 	bl	801c51a <sys_mbox_valid>
 800d89e:	4603      	mov	r3, r0
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d10d      	bne.n	800d8c0 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d008      	beq.n	800d8bc <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	891b      	ldrh	r3, [r3, #8]
 800d8ae:	4619      	mov	r1, r3
 800d8b0:	68b8      	ldr	r0, [r7, #8]
 800d8b2:	f006 f8d5 	bl	8013a60 <tcp_recved>
      pbuf_free(p);
 800d8b6:	6878      	ldr	r0, [r7, #4]
 800d8b8:	f004 fe5a 	bl	8012570 <pbuf_free>
    }
    return ERR_OK;
 800d8bc:	2300      	movs	r3, #0
 800d8be:	e023      	b.n	800d908 <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d005      	beq.n	800d8d2 <recv_tcp+0xb2>
    msg = p;
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	891b      	ldrh	r3, [r3, #8]
 800d8ce:	83fb      	strh	r3, [r7, #30]
 800d8d0:	e003      	b.n	800d8da <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800d8d2:	4b15      	ldr	r3, [pc, #84]	@ (800d928 <recv_tcp+0x108>)
 800d8d4:	61bb      	str	r3, [r7, #24]
    len = 0;
 800d8d6:	2300      	movs	r3, #0
 800d8d8:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800d8da:	697b      	ldr	r3, [r7, #20]
 800d8dc:	3310      	adds	r3, #16
 800d8de:	69b9      	ldr	r1, [r7, #24]
 800d8e0:	4618      	mov	r0, r3
 800d8e2:	f00e fda5 	bl	801c430 <sys_mbox_trypost>
 800d8e6:	4603      	mov	r3, r0
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d002      	beq.n	800d8f2 <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800d8ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d8f0:	e00a      	b.n	800d908 <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800d8f2:	697b      	ldr	r3, [r7, #20]
 800d8f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d005      	beq.n	800d906 <recv_tcp+0xe6>
 800d8fa:	697b      	ldr	r3, [r7, #20]
 800d8fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8fe:	8bfa      	ldrh	r2, [r7, #30]
 800d900:	2100      	movs	r1, #0
 800d902:	6978      	ldr	r0, [r7, #20]
 800d904:	4798      	blx	r3
  }

  return ERR_OK;
 800d906:	2300      	movs	r3, #0
}
 800d908:	4618      	mov	r0, r3
 800d90a:	3720      	adds	r7, #32
 800d90c:	46bd      	mov	sp, r7
 800d90e:	bd80      	pop	{r7, pc}
 800d910:	080215f8 	.word	0x080215f8
 800d914:	080216d4 	.word	0x080216d4
 800d918:	0802163c 	.word	0x0802163c
 800d91c:	080216f8 	.word	0x080216f8
 800d920:	08021718 	.word	0x08021718
 800d924:	08021730 	.word	0x08021730
 800d928:	08024c3a 	.word	0x08024c3a

0800d92c <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800d92c:	b580      	push	{r7, lr}
 800d92e:	b084      	sub	sp, #16
 800d930:	af00      	add	r7, sp, #0
 800d932:	6078      	str	r0, [r7, #4]
 800d934:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d106      	bne.n	800d94e <poll_tcp+0x22>
 800d940:	4b29      	ldr	r3, [pc, #164]	@ (800d9e8 <poll_tcp+0xbc>)
 800d942:	f44f 72b5 	mov.w	r2, #362	@ 0x16a
 800d946:	4929      	ldr	r1, [pc, #164]	@ (800d9ec <poll_tcp+0xc0>)
 800d948:	4829      	ldr	r0, [pc, #164]	@ (800d9f0 <poll_tcp+0xc4>)
 800d94a:	f010 fd43 	bl	801e3d4 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	785b      	ldrb	r3, [r3, #1]
 800d952:	2b01      	cmp	r3, #1
 800d954:	d104      	bne.n	800d960 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800d956:	2101      	movs	r1, #1
 800d958:	68f8      	ldr	r0, [r7, #12]
 800d95a:	f001 f823 	bl	800e9a4 <lwip_netconn_do_writemore>
 800d95e:	e016      	b.n	800d98e <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	785b      	ldrb	r3, [r3, #1]
 800d964:	2b04      	cmp	r3, #4
 800d966:	d112      	bne.n	800d98e <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	6a1b      	ldr	r3, [r3, #32]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d00a      	beq.n	800d986 <poll_tcp+0x5a>
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	6a1b      	ldr	r3, [r3, #32]
 800d974:	7a5b      	ldrb	r3, [r3, #9]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d005      	beq.n	800d986 <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800d97a:	68fb      	ldr	r3, [r7, #12]
 800d97c:	6a1b      	ldr	r3, [r3, #32]
 800d97e:	7a5a      	ldrb	r2, [r3, #9]
 800d980:	3a01      	subs	r2, #1
 800d982:	b2d2      	uxtb	r2, r2
 800d984:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800d986:	2101      	movs	r1, #1
 800d988:	68f8      	ldr	r0, [r7, #12]
 800d98a:	f000 fc21 	bl	800e1d0 <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	7f1b      	ldrb	r3, [r3, #28]
 800d992:	f003 0310 	and.w	r3, r3, #16
 800d996:	2b00      	cmp	r3, #0
 800d998:	d021      	beq.n	800d9de <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	685b      	ldr	r3, [r3, #4]
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d01d      	beq.n	800d9de <poll_tcp+0xb2>
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	685b      	ldr	r3, [r3, #4]
 800d9a6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800d9aa:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800d9ae:	d316      	bcc.n	800d9de <poll_tcp+0xb2>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	685b      	ldr	r3, [r3, #4]
 800d9b4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d9b8:	2b04      	cmp	r3, #4
 800d9ba:	d810      	bhi.n	800d9de <poll_tcp+0xb2>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	7f1b      	ldrb	r3, [r3, #28]
 800d9c0:	f023 0310 	bic.w	r3, r3, #16
 800d9c4:	b2da      	uxtb	r2, r3
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d005      	beq.n	800d9de <poll_tcp+0xb2>
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	2102      	movs	r1, #2
 800d9da:	68f8      	ldr	r0, [r7, #12]
 800d9dc:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800d9de:	2300      	movs	r3, #0
}
 800d9e0:	4618      	mov	r0, r3
 800d9e2:	3710      	adds	r7, #16
 800d9e4:	46bd      	mov	sp, r7
 800d9e6:	bd80      	pop	{r7, pc}
 800d9e8:	080215f8 	.word	0x080215f8
 800d9ec:	08021750 	.word	0x08021750
 800d9f0:	0802163c 	.word	0x0802163c

0800d9f4 <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b086      	sub	sp, #24
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	60f8      	str	r0, [r7, #12]
 800d9fc:	60b9      	str	r1, [r7, #8]
 800d9fe:	4613      	mov	r3, r2
 800da00:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800da06:	697b      	ldr	r3, [r7, #20]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d106      	bne.n	800da1a <sent_tcp+0x26>
 800da0c:	4b20      	ldr	r3, [pc, #128]	@ (800da90 <sent_tcp+0x9c>)
 800da0e:	f240 1293 	movw	r2, #403	@ 0x193
 800da12:	4920      	ldr	r1, [pc, #128]	@ (800da94 <sent_tcp+0xa0>)
 800da14:	4820      	ldr	r0, [pc, #128]	@ (800da98 <sent_tcp+0xa4>)
 800da16:	f010 fcdd 	bl	801e3d4 <iprintf>

  if (conn) {
 800da1a:	697b      	ldr	r3, [r7, #20]
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d032      	beq.n	800da86 <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 800da20:	697b      	ldr	r3, [r7, #20]
 800da22:	785b      	ldrb	r3, [r3, #1]
 800da24:	2b01      	cmp	r3, #1
 800da26:	d104      	bne.n	800da32 <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800da28:	2101      	movs	r1, #1
 800da2a:	6978      	ldr	r0, [r7, #20]
 800da2c:	f000 ffba 	bl	800e9a4 <lwip_netconn_do_writemore>
 800da30:	e007      	b.n	800da42 <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800da32:	697b      	ldr	r3, [r7, #20]
 800da34:	785b      	ldrb	r3, [r3, #1]
 800da36:	2b04      	cmp	r3, #4
 800da38:	d103      	bne.n	800da42 <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800da3a:	2101      	movs	r1, #1
 800da3c:	6978      	ldr	r0, [r7, #20]
 800da3e:	f000 fbc7 	bl	800e1d0 <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800da42:	697b      	ldr	r3, [r7, #20]
 800da44:	685b      	ldr	r3, [r3, #4]
 800da46:	2b00      	cmp	r3, #0
 800da48:	d01d      	beq.n	800da86 <sent_tcp+0x92>
 800da4a:	697b      	ldr	r3, [r7, #20]
 800da4c:	685b      	ldr	r3, [r3, #4]
 800da4e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800da52:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800da56:	d316      	bcc.n	800da86 <sent_tcp+0x92>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800da58:	697b      	ldr	r3, [r7, #20]
 800da5a:	685b      	ldr	r3, [r3, #4]
 800da5c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800da60:	2b04      	cmp	r3, #4
 800da62:	d810      	bhi.n	800da86 <sent_tcp+0x92>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800da64:	697b      	ldr	r3, [r7, #20]
 800da66:	7f1b      	ldrb	r3, [r3, #28]
 800da68:	f023 0310 	bic.w	r3, r3, #16
 800da6c:	b2da      	uxtb	r2, r3
 800da6e:	697b      	ldr	r3, [r7, #20]
 800da70:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800da72:	697b      	ldr	r3, [r7, #20]
 800da74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da76:	2b00      	cmp	r3, #0
 800da78:	d005      	beq.n	800da86 <sent_tcp+0x92>
 800da7a:	697b      	ldr	r3, [r7, #20]
 800da7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da7e:	88fa      	ldrh	r2, [r7, #6]
 800da80:	2102      	movs	r1, #2
 800da82:	6978      	ldr	r0, [r7, #20]
 800da84:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800da86:	2300      	movs	r3, #0
}
 800da88:	4618      	mov	r0, r3
 800da8a:	3718      	adds	r7, #24
 800da8c:	46bd      	mov	sp, r7
 800da8e:	bd80      	pop	{r7, pc}
 800da90:	080215f8 	.word	0x080215f8
 800da94:	08021750 	.word	0x08021750
 800da98:	0802163c 	.word	0x0802163c

0800da9c <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800da9c:	b580      	push	{r7, lr}
 800da9e:	b088      	sub	sp, #32
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	6078      	str	r0, [r7, #4]
 800daa4:	460b      	mov	r3, r1
 800daa6:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800daac:	69fb      	ldr	r3, [r7, #28]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d106      	bne.n	800dac0 <err_tcp+0x24>
 800dab2:	4b5f      	ldr	r3, [pc, #380]	@ (800dc30 <err_tcp+0x194>)
 800dab4:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 800dab8:	495e      	ldr	r1, [pc, #376]	@ (800dc34 <err_tcp+0x198>)
 800daba:	485f      	ldr	r0, [pc, #380]	@ (800dc38 <err_tcp+0x19c>)
 800dabc:	f010 fc8a 	bl	801e3d4 <iprintf>

  SYS_ARCH_PROTECT(lev);
 800dac0:	f00e fe46 	bl	801c750 <sys_arch_protect>
 800dac4:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 800dac6:	69fb      	ldr	r3, [r7, #28]
 800dac8:	2200      	movs	r2, #0
 800daca:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 800dacc:	69fb      	ldr	r3, [r7, #28]
 800dace:	78fa      	ldrb	r2, [r7, #3]
 800dad0:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 800dad2:	69fb      	ldr	r3, [r7, #28]
 800dad4:	7f1b      	ldrb	r3, [r3, #28]
 800dad6:	f043 0301 	orr.w	r3, r3, #1
 800dada:	b2da      	uxtb	r2, r3
 800dadc:	69fb      	ldr	r3, [r7, #28]
 800dade:	771a      	strb	r2, [r3, #28]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800dae0:	69fb      	ldr	r3, [r7, #28]
 800dae2:	785b      	ldrb	r3, [r3, #1]
 800dae4:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 800dae6:	69fb      	ldr	r3, [r7, #28]
 800dae8:	2200      	movs	r2, #0
 800daea:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 800daec:	69b8      	ldr	r0, [r7, #24]
 800daee:	f00e fe3d 	bl	801c76c <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800daf2:	69fb      	ldr	r3, [r7, #28]
 800daf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d005      	beq.n	800db06 <err_tcp+0x6a>
 800dafa:	69fb      	ldr	r3, [r7, #28]
 800dafc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dafe:	2200      	movs	r2, #0
 800db00:	2104      	movs	r1, #4
 800db02:	69f8      	ldr	r0, [r7, #28]
 800db04:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800db06:	69fb      	ldr	r3, [r7, #28]
 800db08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d005      	beq.n	800db1a <err_tcp+0x7e>
 800db0e:	69fb      	ldr	r3, [r7, #28]
 800db10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db12:	2200      	movs	r2, #0
 800db14:	2100      	movs	r1, #0
 800db16:	69f8      	ldr	r0, [r7, #28]
 800db18:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800db1a:	69fb      	ldr	r3, [r7, #28]
 800db1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d005      	beq.n	800db2e <err_tcp+0x92>
 800db22:	69fb      	ldr	r3, [r7, #28]
 800db24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db26:	2200      	movs	r2, #0
 800db28:	2102      	movs	r1, #2
 800db2a:	69f8      	ldr	r0, [r7, #28]
 800db2c:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 800db2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800db32:	4618      	mov	r0, r3
 800db34:	f7ff fd2a 	bl	800d58c <lwip_netconn_err_to_msg>
 800db38:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800db3a:	69fb      	ldr	r3, [r7, #28]
 800db3c:	3310      	adds	r3, #16
 800db3e:	4618      	mov	r0, r3
 800db40:	f00e fceb 	bl	801c51a <sys_mbox_valid>
 800db44:	4603      	mov	r3, r0
 800db46:	2b00      	cmp	r3, #0
 800db48:	d005      	beq.n	800db56 <err_tcp+0xba>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800db4a:	69fb      	ldr	r3, [r7, #28]
 800db4c:	3310      	adds	r3, #16
 800db4e:	6939      	ldr	r1, [r7, #16]
 800db50:	4618      	mov	r0, r3
 800db52:	f00e fc6d 	bl	801c430 <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800db56:	69fb      	ldr	r3, [r7, #28]
 800db58:	3314      	adds	r3, #20
 800db5a:	4618      	mov	r0, r3
 800db5c:	f00e fcdd 	bl	801c51a <sys_mbox_valid>
 800db60:	4603      	mov	r3, r0
 800db62:	2b00      	cmp	r3, #0
 800db64:	d005      	beq.n	800db72 <err_tcp+0xd6>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800db66:	69fb      	ldr	r3, [r7, #28]
 800db68:	3314      	adds	r3, #20
 800db6a:	6939      	ldr	r1, [r7, #16]
 800db6c:	4618      	mov	r0, r3
 800db6e:	f00e fc5f 	bl	801c430 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800db72:	7dfb      	ldrb	r3, [r7, #23]
 800db74:	2b01      	cmp	r3, #1
 800db76:	d005      	beq.n	800db84 <err_tcp+0xe8>
 800db78:	7dfb      	ldrb	r3, [r7, #23]
 800db7a:	2b04      	cmp	r3, #4
 800db7c:	d002      	beq.n	800db84 <err_tcp+0xe8>
 800db7e:	7dfb      	ldrb	r3, [r7, #23]
 800db80:	2b03      	cmp	r3, #3
 800db82:	d143      	bne.n	800dc0c <err_tcp+0x170>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800db84:	69fb      	ldr	r3, [r7, #28]
 800db86:	7f1b      	ldrb	r3, [r3, #28]
 800db88:	f003 0304 	and.w	r3, r3, #4
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	bf14      	ite	ne
 800db90:	2301      	movne	r3, #1
 800db92:	2300      	moveq	r3, #0
 800db94:	b2db      	uxtb	r3, r3
 800db96:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800db98:	69fb      	ldr	r3, [r7, #28]
 800db9a:	7f1b      	ldrb	r3, [r3, #28]
 800db9c:	f023 0304 	bic.w	r3, r3, #4
 800dba0:	b2da      	uxtb	r2, r3
 800dba2:	69fb      	ldr	r3, [r7, #28]
 800dba4:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	d13b      	bne.n	800dc24 <err_tcp+0x188>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800dbac:	69fb      	ldr	r3, [r7, #28]
 800dbae:	6a1b      	ldr	r3, [r3, #32]
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d106      	bne.n	800dbc2 <err_tcp+0x126>
 800dbb4:	4b1e      	ldr	r3, [pc, #120]	@ (800dc30 <err_tcp+0x194>)
 800dbb6:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800dbba:	4920      	ldr	r1, [pc, #128]	@ (800dc3c <err_tcp+0x1a0>)
 800dbbc:	481e      	ldr	r0, [pc, #120]	@ (800dc38 <err_tcp+0x19c>)
 800dbbe:	f010 fc09 	bl	801e3d4 <iprintf>
      if (old_state == NETCONN_CLOSE) {
 800dbc2:	7dfb      	ldrb	r3, [r7, #23]
 800dbc4:	2b04      	cmp	r3, #4
 800dbc6:	d104      	bne.n	800dbd2 <err_tcp+0x136>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 800dbc8:	69fb      	ldr	r3, [r7, #28]
 800dbca:	6a1b      	ldr	r3, [r3, #32]
 800dbcc:	2200      	movs	r2, #0
 800dbce:	711a      	strb	r2, [r3, #4]
 800dbd0:	e003      	b.n	800dbda <err_tcp+0x13e>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 800dbd2:	69fb      	ldr	r3, [r7, #28]
 800dbd4:	6a1b      	ldr	r3, [r3, #32]
 800dbd6:	78fa      	ldrb	r2, [r7, #3]
 800dbd8:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800dbda:	69fb      	ldr	r3, [r7, #28]
 800dbdc:	6a1b      	ldr	r3, [r3, #32]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	330c      	adds	r3, #12
 800dbe2:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800dbe4:	68b8      	ldr	r0, [r7, #8]
 800dbe6:	f00e fd29 	bl	801c63c <sys_sem_valid>
 800dbea:	4603      	mov	r3, r0
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d106      	bne.n	800dbfe <err_tcp+0x162>
 800dbf0:	4b0f      	ldr	r3, [pc, #60]	@ (800dc30 <err_tcp+0x194>)
 800dbf2:	f240 12ef 	movw	r2, #495	@ 0x1ef
 800dbf6:	4912      	ldr	r1, [pc, #72]	@ (800dc40 <err_tcp+0x1a4>)
 800dbf8:	480f      	ldr	r0, [pc, #60]	@ (800dc38 <err_tcp+0x19c>)
 800dbfa:	f010 fbeb 	bl	801e3d4 <iprintf>
      conn->current_msg = NULL;
 800dbfe:	69fb      	ldr	r3, [r7, #28]
 800dc00:	2200      	movs	r2, #0
 800dc02:	621a      	str	r2, [r3, #32]
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 800dc04:	68b8      	ldr	r0, [r7, #8]
 800dc06:	f00e fcff 	bl	801c608 <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800dc0a:	e00b      	b.n	800dc24 <err_tcp+0x188>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800dc0c:	69fb      	ldr	r3, [r7, #28]
 800dc0e:	6a1b      	ldr	r3, [r3, #32]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d008      	beq.n	800dc26 <err_tcp+0x18a>
 800dc14:	4b06      	ldr	r3, [pc, #24]	@ (800dc30 <err_tcp+0x194>)
 800dc16:	f240 12f7 	movw	r2, #503	@ 0x1f7
 800dc1a:	490a      	ldr	r1, [pc, #40]	@ (800dc44 <err_tcp+0x1a8>)
 800dc1c:	4806      	ldr	r0, [pc, #24]	@ (800dc38 <err_tcp+0x19c>)
 800dc1e:	f010 fbd9 	bl	801e3d4 <iprintf>
  }
}
 800dc22:	e000      	b.n	800dc26 <err_tcp+0x18a>
      (old_state == NETCONN_CONNECT)) {
 800dc24:	bf00      	nop
}
 800dc26:	bf00      	nop
 800dc28:	3720      	adds	r7, #32
 800dc2a:	46bd      	mov	sp, r7
 800dc2c:	bd80      	pop	{r7, pc}
 800dc2e:	bf00      	nop
 800dc30:	080215f8 	.word	0x080215f8
 800dc34:	08021750 	.word	0x08021750
 800dc38:	0802163c 	.word	0x0802163c
 800dc3c:	08021760 	.word	0x08021760
 800dc40:	0802177c 	.word	0x0802177c
 800dc44:	08021798 	.word	0x08021798

0800dc48 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800dc48:	b580      	push	{r7, lr}
 800dc4a:	b084      	sub	sp, #16
 800dc4c:	af00      	add	r7, sp, #0
 800dc4e:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	685b      	ldr	r3, [r3, #4]
 800dc54:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800dc56:	6879      	ldr	r1, [r7, #4]
 800dc58:	68f8      	ldr	r0, [r7, #12]
 800dc5a:	f006 fdc9 	bl	80147f0 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800dc5e:	490a      	ldr	r1, [pc, #40]	@ (800dc88 <setup_tcp+0x40>)
 800dc60:	68f8      	ldr	r0, [r7, #12]
 800dc62:	f006 fdd7 	bl	8014814 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800dc66:	4909      	ldr	r1, [pc, #36]	@ (800dc8c <setup_tcp+0x44>)
 800dc68:	68f8      	ldr	r0, [r7, #12]
 800dc6a:	f006 fdf5 	bl	8014858 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800dc6e:	2202      	movs	r2, #2
 800dc70:	4907      	ldr	r1, [pc, #28]	@ (800dc90 <setup_tcp+0x48>)
 800dc72:	68f8      	ldr	r0, [r7, #12]
 800dc74:	f006 fe4c 	bl	8014910 <tcp_poll>
  tcp_err(pcb, err_tcp);
 800dc78:	4906      	ldr	r1, [pc, #24]	@ (800dc94 <setup_tcp+0x4c>)
 800dc7a:	68f8      	ldr	r0, [r7, #12]
 800dc7c:	f006 fe0e 	bl	801489c <tcp_err>
}
 800dc80:	bf00      	nop
 800dc82:	3710      	adds	r7, #16
 800dc84:	46bd      	mov	sp, r7
 800dc86:	bd80      	pop	{r7, pc}
 800dc88:	0800d821 	.word	0x0800d821
 800dc8c:	0800d9f5 	.word	0x0800d9f5
 800dc90:	0800d92d 	.word	0x0800d92d
 800dc94:	0800da9d 	.word	0x0800da9d

0800dc98 <accept_function>:
 *
 * @see tcp.h (struct tcp_pcb_listen.accept) for parameters and return value
 */
static err_t
accept_function(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 800dc98:	b590      	push	{r4, r7, lr}
 800dc9a:	b089      	sub	sp, #36	@ 0x24
 800dc9c:	af00      	add	r7, sp, #0
 800dc9e:	60f8      	str	r0, [r7, #12]
 800dca0:	60b9      	str	r1, [r7, #8]
 800dca2:	4613      	mov	r3, r2
 800dca4:	71fb      	strb	r3, [r7, #7]
  struct netconn *newconn;
  struct netconn *conn = (struct netconn *)arg;
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800dcaa:	69fb      	ldr	r3, [r7, #28]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d102      	bne.n	800dcb6 <accept_function+0x1e>
    return ERR_VAL;
 800dcb0:	f06f 0305 	mvn.w	r3, #5
 800dcb4:	e0a1      	b.n	800ddfa <accept_function+0x162>
  }
  if (!NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800dcb6:	69fb      	ldr	r3, [r7, #28]
 800dcb8:	3314      	adds	r3, #20
 800dcba:	4618      	mov	r0, r3
 800dcbc:	f00e fc2d 	bl	801c51a <sys_mbox_valid>
 800dcc0:	4603      	mov	r3, r0
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d102      	bne.n	800dccc <accept_function+0x34>
    LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: acceptmbox already deleted\n"));
    return ERR_VAL;
 800dcc6:	f06f 0305 	mvn.w	r3, #5
 800dcca:	e096      	b.n	800ddfa <accept_function+0x162>
  }

  if (newpcb == NULL) {
 800dccc:	68bb      	ldr	r3, [r7, #8]
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d11b      	bne.n	800dd0a <accept_function+0x72>
    /* out-of-pcbs during connect: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800dcd2:	69fb      	ldr	r3, [r7, #28]
 800dcd4:	f103 0414 	add.w	r4, r3, #20
 800dcd8:	f06f 000c 	mvn.w	r0, #12
 800dcdc:	f7ff fc56 	bl	800d58c <lwip_netconn_err_to_msg>
 800dce0:	4603      	mov	r3, r0
 800dce2:	4619      	mov	r1, r3
 800dce4:	4620      	mov	r0, r4
 800dce6:	f00e fba3 	bl	801c430 <sys_mbox_trypost>
 800dcea:	4603      	mov	r3, r0
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d109      	bne.n	800dd04 <accept_function+0x6c>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800dcf0:	69fb      	ldr	r3, [r7, #28]
 800dcf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d005      	beq.n	800dd04 <accept_function+0x6c>
 800dcf8:	69fb      	ldr	r3, [r7, #28]
 800dcfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcfc:	2200      	movs	r2, #0
 800dcfe:	2100      	movs	r1, #0
 800dd00:	69f8      	ldr	r0, [r7, #28]
 800dd02:	4798      	blx	r3
    }
    return ERR_VAL;
 800dd04:	f06f 0305 	mvn.w	r3, #5
 800dd08:	e077      	b.n	800ddfa <accept_function+0x162>
  }
  LWIP_ASSERT("expect newpcb == NULL or err == ERR_OK", err == ERR_OK);
 800dd0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d006      	beq.n	800dd20 <accept_function+0x88>
 800dd12:	4b3c      	ldr	r3, [pc, #240]	@ (800de04 <accept_function+0x16c>)
 800dd14:	f240 222a 	movw	r2, #554	@ 0x22a
 800dd18:	493b      	ldr	r1, [pc, #236]	@ (800de08 <accept_function+0x170>)
 800dd1a:	483c      	ldr	r0, [pc, #240]	@ (800de0c <accept_function+0x174>)
 800dd1c:	f010 fb5a 	bl	801e3d4 <iprintf>

  LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: newpcb->state: %s\n", tcp_debug_state_str(newpcb->state)));

  /* We have to set the callback here even though
   * the new socket is unknown. newconn->socket is marked as -1. */
  newconn = netconn_alloc(conn->type, conn->callback);
 800dd20:	69fb      	ldr	r3, [r7, #28]
 800dd22:	781a      	ldrb	r2, [r3, #0]
 800dd24:	69fb      	ldr	r3, [r7, #28]
 800dd26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd28:	4619      	mov	r1, r3
 800dd2a:	4610      	mov	r0, r2
 800dd2c:	f000 f912 	bl	800df54 <netconn_alloc>
 800dd30:	61b8      	str	r0, [r7, #24]
  if (newconn == NULL) {
 800dd32:	69bb      	ldr	r3, [r7, #24]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d11b      	bne.n	800dd70 <accept_function+0xd8>
    /* outof netconns: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800dd38:	69fb      	ldr	r3, [r7, #28]
 800dd3a:	f103 0414 	add.w	r4, r3, #20
 800dd3e:	f06f 000c 	mvn.w	r0, #12
 800dd42:	f7ff fc23 	bl	800d58c <lwip_netconn_err_to_msg>
 800dd46:	4603      	mov	r3, r0
 800dd48:	4619      	mov	r1, r3
 800dd4a:	4620      	mov	r0, r4
 800dd4c:	f00e fb70 	bl	801c430 <sys_mbox_trypost>
 800dd50:	4603      	mov	r3, r0
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d109      	bne.n	800dd6a <accept_function+0xd2>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800dd56:	69fb      	ldr	r3, [r7, #28]
 800dd58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d005      	beq.n	800dd6a <accept_function+0xd2>
 800dd5e:	69fb      	ldr	r3, [r7, #28]
 800dd60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd62:	2200      	movs	r2, #0
 800dd64:	2100      	movs	r1, #0
 800dd66:	69f8      	ldr	r0, [r7, #28]
 800dd68:	4798      	blx	r3
    }
    return ERR_MEM;
 800dd6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800dd6e:	e044      	b.n	800ddfa <accept_function+0x162>
  }
  newconn->pcb.tcp = newpcb;
 800dd70:	69bb      	ldr	r3, [r7, #24]
 800dd72:	68ba      	ldr	r2, [r7, #8]
 800dd74:	605a      	str	r2, [r3, #4]
  setup_tcp(newconn);
 800dd76:	69b8      	ldr	r0, [r7, #24]
 800dd78:	f7ff ff66 	bl	800dc48 <setup_tcp>

  /* handle backlog counter */
  tcp_backlog_delayed(newpcb);

  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 800dd7c:	69fb      	ldr	r3, [r7, #28]
 800dd7e:	3314      	adds	r3, #20
 800dd80:	69b9      	ldr	r1, [r7, #24]
 800dd82:	4618      	mov	r0, r3
 800dd84:	f00e fb54 	bl	801c430 <sys_mbox_trypost>
 800dd88:	4603      	mov	r3, r0
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d02a      	beq.n	800dde4 <accept_function+0x14c>
    /* When returning != ERR_OK, the pcb is aborted in tcp_process(),
       so do nothing here! */
    /* remove all references to this netconn from the pcb */
    struct tcp_pcb *pcb = newconn->pcb.tcp;
 800dd8e:	69bb      	ldr	r3, [r7, #24]
 800dd90:	685b      	ldr	r3, [r3, #4]
 800dd92:	617b      	str	r3, [r7, #20]
    tcp_arg(pcb, NULL);
 800dd94:	2100      	movs	r1, #0
 800dd96:	6978      	ldr	r0, [r7, #20]
 800dd98:	f006 fd2a 	bl	80147f0 <tcp_arg>
    tcp_recv(pcb, NULL);
 800dd9c:	2100      	movs	r1, #0
 800dd9e:	6978      	ldr	r0, [r7, #20]
 800dda0:	f006 fd38 	bl	8014814 <tcp_recv>
    tcp_sent(pcb, NULL);
 800dda4:	2100      	movs	r1, #0
 800dda6:	6978      	ldr	r0, [r7, #20]
 800dda8:	f006 fd56 	bl	8014858 <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 800ddac:	2200      	movs	r2, #0
 800ddae:	2100      	movs	r1, #0
 800ddb0:	6978      	ldr	r0, [r7, #20]
 800ddb2:	f006 fdad 	bl	8014910 <tcp_poll>
    tcp_err(pcb, NULL);
 800ddb6:	2100      	movs	r1, #0
 800ddb8:	6978      	ldr	r0, [r7, #20]
 800ddba:	f006 fd6f 	bl	801489c <tcp_err>
    /* remove reference from to the pcb from this netconn */
    newconn->pcb.tcp = NULL;
 800ddbe:	69bb      	ldr	r3, [r7, #24]
 800ddc0:	2200      	movs	r2, #0
 800ddc2:	605a      	str	r2, [r3, #4]
    /* no need to drain since we know the recvmbox is empty. */
    sys_mbox_free(&newconn->recvmbox);
 800ddc4:	69bb      	ldr	r3, [r7, #24]
 800ddc6:	3310      	adds	r3, #16
 800ddc8:	4618      	mov	r0, r3
 800ddca:	f00e fb1f 	bl	801c40c <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 800ddce:	69bb      	ldr	r3, [r7, #24]
 800ddd0:	3310      	adds	r3, #16
 800ddd2:	4618      	mov	r0, r3
 800ddd4:	f00e fbb2 	bl	801c53c <sys_mbox_set_invalid>
    netconn_free(newconn);
 800ddd8:	69b8      	ldr	r0, [r7, #24]
 800ddda:	f000 f931 	bl	800e040 <netconn_free>
    return ERR_MEM;
 800ddde:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800dde2:	e00a      	b.n	800ddfa <accept_function+0x162>
  } else {
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800dde4:	69fb      	ldr	r3, [r7, #28]
 800dde6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d005      	beq.n	800ddf8 <accept_function+0x160>
 800ddec:	69fb      	ldr	r3, [r7, #28]
 800ddee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddf0:	2200      	movs	r2, #0
 800ddf2:	2100      	movs	r1, #0
 800ddf4:	69f8      	ldr	r0, [r7, #28]
 800ddf6:	4798      	blx	r3
  }

  return ERR_OK;
 800ddf8:	2300      	movs	r3, #0
}
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	3724      	adds	r7, #36	@ 0x24
 800ddfe:	46bd      	mov	sp, r7
 800de00:	bd90      	pop	{r4, r7, pc}
 800de02:	bf00      	nop
 800de04:	080215f8 	.word	0x080215f8
 800de08:	080217b4 	.word	0x080217b4
 800de0c:	0802163c 	.word	0x0802163c

0800de10 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800de10:	b590      	push	{r4, r7, lr}
 800de12:	b085      	sub	sp, #20
 800de14:	af00      	add	r7, sp, #0
 800de16:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800de18:	2300      	movs	r3, #0
 800de1a:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	685b      	ldr	r3, [r3, #4]
 800de22:	2b00      	cmp	r3, #0
 800de24:	d006      	beq.n	800de34 <pcb_new+0x24>
 800de26:	4b3b      	ldr	r3, [pc, #236]	@ (800df14 <pcb_new+0x104>)
 800de28:	f240 2265 	movw	r2, #613	@ 0x265
 800de2c:	493a      	ldr	r1, [pc, #232]	@ (800df18 <pcb_new+0x108>)
 800de2e:	483b      	ldr	r0, [pc, #236]	@ (800df1c <pcb_new+0x10c>)
 800de30:	f010 fad0 	bl	801e3d4 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	781b      	ldrb	r3, [r3, #0]
 800de3a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800de3e:	2b40      	cmp	r3, #64	@ 0x40
 800de40:	d006      	beq.n	800de50 <pcb_new+0x40>
 800de42:	2b40      	cmp	r3, #64	@ 0x40
 800de44:	dc52      	bgt.n	800deec <pcb_new+0xdc>
 800de46:	2b10      	cmp	r3, #16
 800de48:	d03d      	beq.n	800dec6 <pcb_new+0xb6>
 800de4a:	2b20      	cmp	r3, #32
 800de4c:	d01a      	beq.n	800de84 <pcb_new+0x74>
 800de4e:	e04d      	b.n	800deec <pcb_new+0xdc>
#if LWIP_RAW
    case NETCONN_RAW:
      msg->conn->pcb.raw = raw_new_ip_type(iptype, msg->msg.n.proto);
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	7a1a      	ldrb	r2, [r3, #8]
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	681c      	ldr	r4, [r3, #0]
 800de58:	7bfb      	ldrb	r3, [r7, #15]
 800de5a:	4611      	mov	r1, r2
 800de5c:	4618      	mov	r0, r3
 800de5e:	f005 f885 	bl	8012f6c <raw_new_ip_type>
 800de62:	4603      	mov	r3, r0
 800de64:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.raw != NULL) {
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	685b      	ldr	r3, [r3, #4]
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d041      	beq.n	800def4 <pcb_new+0xe4>
        if (NETCONNTYPE_ISIPV6(msg->conn->type) && msg->conn->pcb.raw->protocol == IP6_NEXTH_ICMP6) {
          msg->conn->pcb.raw->chksum_reqd = 1;
          msg->conn->pcb.raw->chksum_offset = 2;
        }
#endif /* LWIP_IPV6 */
        raw_recv(msg->conn->pcb.raw, recv_raw, msg->conn);
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	6858      	ldr	r0, [r3, #4]
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	461a      	mov	r2, r3
 800de7c:	4928      	ldr	r1, [pc, #160]	@ (800df20 <pcb_new+0x110>)
 800de7e:	f004 ff14 	bl	8012caa <raw_recv>
      }
      break;
 800de82:	e037      	b.n	800def4 <pcb_new+0xe4>
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	681c      	ldr	r4, [r3, #0]
 800de88:	7bfb      	ldrb	r3, [r7, #15]
 800de8a:	4618      	mov	r0, r3
 800de8c:	f00b ff8d 	bl	8019daa <udp_new_ip_type>
 800de90:	4603      	mov	r3, r0
 800de92:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	685b      	ldr	r3, [r3, #4]
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d02c      	beq.n	800def8 <pcb_new+0xe8>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	781b      	ldrb	r3, [r3, #0]
 800dea4:	2b22      	cmp	r3, #34	@ 0x22
 800dea6:	d104      	bne.n	800deb2 <pcb_new+0xa2>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	685b      	ldr	r3, [r3, #4]
 800deae:	2201      	movs	r2, #1
 800deb0:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	6858      	ldr	r0, [r3, #4]
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	461a      	mov	r2, r3
 800debe:	4919      	ldr	r1, [pc, #100]	@ (800df24 <pcb_new+0x114>)
 800dec0:	f00b fefa 	bl	8019cb8 <udp_recv>
      }
      break;
 800dec4:	e018      	b.n	800def8 <pcb_new+0xe8>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	681c      	ldr	r4, [r3, #0]
 800deca:	7bfb      	ldrb	r3, [r7, #15]
 800decc:	4618      	mov	r0, r3
 800dece:	f006 fc81 	bl	80147d4 <tcp_new_ip_type>
 800ded2:	4603      	mov	r3, r0
 800ded4:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	685b      	ldr	r3, [r3, #4]
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d00d      	beq.n	800defc <pcb_new+0xec>
        setup_tcp(msg->conn);
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	4618      	mov	r0, r3
 800dee6:	f7ff feaf 	bl	800dc48 <setup_tcp>
      }
      break;
 800deea:	e007      	b.n	800defc <pcb_new+0xec>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	22fa      	movs	r2, #250	@ 0xfa
 800def0:	711a      	strb	r2, [r3, #4]
      return;
 800def2:	e00c      	b.n	800df0e <pcb_new+0xfe>
      break;
 800def4:	bf00      	nop
 800def6:	e002      	b.n	800defe <pcb_new+0xee>
      break;
 800def8:	bf00      	nop
 800defa:	e000      	b.n	800defe <pcb_new+0xee>
      break;
 800defc:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	685b      	ldr	r3, [r3, #4]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d102      	bne.n	800df0e <pcb_new+0xfe>
    msg->err = ERR_MEM;
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	22ff      	movs	r2, #255	@ 0xff
 800df0c:	711a      	strb	r2, [r3, #4]
  }
}
 800df0e:	3714      	adds	r7, #20
 800df10:	46bd      	mov	sp, r7
 800df12:	bd90      	pop	{r4, r7, pc}
 800df14:	080215f8 	.word	0x080215f8
 800df18:	080217dc 	.word	0x080217dc
 800df1c:	0802163c 	.word	0x0802163c
 800df20:	0800d66d 	.word	0x0800d66d
 800df24:	0800d725 	.word	0x0800d725

0800df28 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800df28:	b580      	push	{r7, lr}
 800df2a:	b084      	sub	sp, #16
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	2200      	movs	r2, #0
 800df38:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	685b      	ldr	r3, [r3, #4]
 800df40:	2b00      	cmp	r3, #0
 800df42:	d102      	bne.n	800df4a <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800df44:	68f8      	ldr	r0, [r7, #12]
 800df46:	f7ff ff63 	bl	800de10 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800df4a:	bf00      	nop
 800df4c:	3710      	adds	r7, #16
 800df4e:	46bd      	mov	sp, r7
 800df50:	bd80      	pop	{r7, pc}
	...

0800df54 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800df54:	b580      	push	{r7, lr}
 800df56:	b086      	sub	sp, #24
 800df58:	af00      	add	r7, sp, #0
 800df5a:	4603      	mov	r3, r0
 800df5c:	6039      	str	r1, [r7, #0]
 800df5e:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 800df60:	2300      	movs	r3, #0
 800df62:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800df64:	2008      	movs	r0, #8
 800df66:	f003 fb7b 	bl	8011660 <memp_malloc>
 800df6a:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d101      	bne.n	800df76 <netconn_alloc+0x22>
    return NULL;
 800df72:	2300      	movs	r3, #0
 800df74:	e05a      	b.n	800e02c <netconn_alloc+0xd8>
  }

  conn->pending_err = ERR_OK;
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	2200      	movs	r2, #0
 800df7a:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	79fa      	ldrb	r2, [r7, #7]
 800df80:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	2200      	movs	r2, #0
 800df86:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 800df88:	79fb      	ldrb	r3, [r7, #7]
 800df8a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800df8e:	2b40      	cmp	r3, #64	@ 0x40
 800df90:	d006      	beq.n	800dfa0 <netconn_alloc+0x4c>
 800df92:	2b40      	cmp	r3, #64	@ 0x40
 800df94:	dc0d      	bgt.n	800dfb2 <netconn_alloc+0x5e>
 800df96:	2b10      	cmp	r3, #16
 800df98:	d008      	beq.n	800dfac <netconn_alloc+0x58>
 800df9a:	2b20      	cmp	r3, #32
 800df9c:	d003      	beq.n	800dfa6 <netconn_alloc+0x52>
 800df9e:	e008      	b.n	800dfb2 <netconn_alloc+0x5e>
#if LWIP_RAW
    case NETCONN_RAW:
      size = DEFAULT_RAW_RECVMBOX_SIZE;
 800dfa0:	2300      	movs	r3, #0
 800dfa2:	617b      	str	r3, [r7, #20]
      break;
 800dfa4:	e00d      	b.n	800dfc2 <netconn_alloc+0x6e>
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 800dfa6:	2306      	movs	r3, #6
 800dfa8:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800dfaa:	e00a      	b.n	800dfc2 <netconn_alloc+0x6e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 800dfac:	2306      	movs	r3, #6
 800dfae:	617b      	str	r3, [r7, #20]
      break;
 800dfb0:	e007      	b.n	800dfc2 <netconn_alloc+0x6e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800dfb2:	4b20      	ldr	r3, [pc, #128]	@ (800e034 <netconn_alloc+0xe0>)
 800dfb4:	f240 22e5 	movw	r2, #741	@ 0x2e5
 800dfb8:	491f      	ldr	r1, [pc, #124]	@ (800e038 <netconn_alloc+0xe4>)
 800dfba:	4820      	ldr	r0, [pc, #128]	@ (800e03c <netconn_alloc+0xe8>)
 800dfbc:	f010 fa0a 	bl	801e3d4 <iprintf>
      goto free_and_return;
 800dfc0:	e02f      	b.n	800e022 <netconn_alloc+0xce>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	3310      	adds	r3, #16
 800dfc6:	6979      	ldr	r1, [r7, #20]
 800dfc8:	4618      	mov	r0, r3
 800dfca:	f00e f9fd 	bl	801c3c8 <sys_mbox_new>
 800dfce:	4603      	mov	r3, r0
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d125      	bne.n	800e020 <netconn_alloc+0xcc>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	330c      	adds	r3, #12
 800dfd8:	2100      	movs	r1, #0
 800dfda:	4618      	mov	r0, r3
 800dfdc:	f00e fabb 	bl	801c556 <sys_sem_new>
 800dfe0:	4603      	mov	r3, r0
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d005      	beq.n	800dff2 <netconn_alloc+0x9e>
    sys_mbox_free(&conn->recvmbox);
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	3310      	adds	r3, #16
 800dfea:	4618      	mov	r0, r3
 800dfec:	f00e fa0e 	bl	801c40c <sys_mbox_free>
    goto free_and_return;
 800dff0:	e017      	b.n	800e022 <netconn_alloc+0xce>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	3314      	adds	r3, #20
 800dff6:	4618      	mov	r0, r3
 800dff8:	f00e faa0 	bl	801c53c <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	2200      	movs	r2, #0
 800e000:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e008:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	683a      	ldr	r2, [r7, #0]
 800e00e:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCP
  conn->current_msg  = NULL;
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	2200      	movs	r2, #0
 800e014:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	7cfa      	ldrb	r2, [r7, #19]
 800e01a:	771a      	strb	r2, [r3, #28]
  return conn;
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	e005      	b.n	800e02c <netconn_alloc+0xd8>
    goto free_and_return;
 800e020:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800e022:	68f9      	ldr	r1, [r7, #12]
 800e024:	2008      	movs	r0, #8
 800e026:	f003 fb91 	bl	801174c <memp_free>
  return NULL;
 800e02a:	2300      	movs	r3, #0
}
 800e02c:	4618      	mov	r0, r3
 800e02e:	3718      	adds	r7, #24
 800e030:	46bd      	mov	sp, r7
 800e032:	bd80      	pop	{r7, pc}
 800e034:	080215f8 	.word	0x080215f8
 800e038:	080217fc 	.word	0x080217fc
 800e03c:	0802163c 	.word	0x0802163c

0800e040 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800e040:	b580      	push	{r7, lr}
 800e042:	b082      	sub	sp, #8
 800e044:	af00      	add	r7, sp, #0
 800e046:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	685b      	ldr	r3, [r3, #4]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d006      	beq.n	800e05e <netconn_free+0x1e>
 800e050:	4b1b      	ldr	r3, [pc, #108]	@ (800e0c0 <netconn_free+0x80>)
 800e052:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800e056:	491b      	ldr	r1, [pc, #108]	@ (800e0c4 <netconn_free+0x84>)
 800e058:	481b      	ldr	r0, [pc, #108]	@ (800e0c8 <netconn_free+0x88>)
 800e05a:	f010 f9bb 	bl	801e3d4 <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	3310      	adds	r3, #16
 800e062:	4618      	mov	r0, r3
 800e064:	f00e fa59 	bl	801c51a <sys_mbox_valid>
 800e068:	4603      	mov	r3, r0
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d006      	beq.n	800e07c <netconn_free+0x3c>
 800e06e:	4b14      	ldr	r3, [pc, #80]	@ (800e0c0 <netconn_free+0x80>)
 800e070:	f240 3223 	movw	r2, #803	@ 0x323
 800e074:	4915      	ldr	r1, [pc, #84]	@ (800e0cc <netconn_free+0x8c>)
 800e076:	4814      	ldr	r0, [pc, #80]	@ (800e0c8 <netconn_free+0x88>)
 800e078:	f010 f9ac 	bl	801e3d4 <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	3314      	adds	r3, #20
 800e080:	4618      	mov	r0, r3
 800e082:	f00e fa4a 	bl	801c51a <sys_mbox_valid>
 800e086:	4603      	mov	r3, r0
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d006      	beq.n	800e09a <netconn_free+0x5a>
 800e08c:	4b0c      	ldr	r3, [pc, #48]	@ (800e0c0 <netconn_free+0x80>)
 800e08e:	f240 3226 	movw	r2, #806	@ 0x326
 800e092:	490f      	ldr	r1, [pc, #60]	@ (800e0d0 <netconn_free+0x90>)
 800e094:	480c      	ldr	r0, [pc, #48]	@ (800e0c8 <netconn_free+0x88>)
 800e096:	f010 f99d 	bl	801e3d4 <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	330c      	adds	r3, #12
 800e09e:	4618      	mov	r0, r3
 800e0a0:	f00e fabf 	bl	801c622 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	330c      	adds	r3, #12
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	f00e fad8 	bl	801c65e <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800e0ae:	6879      	ldr	r1, [r7, #4]
 800e0b0:	2008      	movs	r0, #8
 800e0b2:	f003 fb4b 	bl	801174c <memp_free>
}
 800e0b6:	bf00      	nop
 800e0b8:	3708      	adds	r7, #8
 800e0ba:	46bd      	mov	sp, r7
 800e0bc:	bd80      	pop	{r7, pc}
 800e0be:	bf00      	nop
 800e0c0:	080215f8 	.word	0x080215f8
 800e0c4:	08021824 	.word	0x08021824
 800e0c8:	0802163c 	.word	0x0802163c
 800e0cc:	08021854 	.word	0x08021854
 800e0d0:	08021890 	.word	0x08021890

0800e0d4 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800e0d4:	b580      	push	{r7, lr}
 800e0d6:	b086      	sub	sp, #24
 800e0d8:	af00      	add	r7, sp, #0
 800e0da:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	3310      	adds	r3, #16
 800e0e0:	4618      	mov	r0, r3
 800e0e2:	f00e fa1a 	bl	801c51a <sys_mbox_valid>
 800e0e6:	4603      	mov	r3, r0
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d02f      	beq.n	800e14c <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800e0ec:	e018      	b.n	800e120 <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	781b      	ldrb	r3, [r3, #0]
 800e0f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e0f6:	2b10      	cmp	r3, #16
 800e0f8:	d10e      	bne.n	800e118 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800e0fa:	693b      	ldr	r3, [r7, #16]
 800e0fc:	f107 020f 	add.w	r2, r7, #15
 800e100:	4611      	mov	r1, r2
 800e102:	4618      	mov	r0, r3
 800e104:	f7ff fa78 	bl	800d5f8 <lwip_netconn_is_err_msg>
 800e108:	4603      	mov	r3, r0
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d108      	bne.n	800e120 <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 800e10e:	693b      	ldr	r3, [r7, #16]
 800e110:	4618      	mov	r0, r3
 800e112:	f004 fa2d 	bl	8012570 <pbuf_free>
 800e116:	e003      	b.n	800e120 <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 800e118:	693b      	ldr	r3, [r7, #16]
 800e11a:	4618      	mov	r0, r3
 800e11c:	f000 ffe0 	bl	800f0e0 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	3310      	adds	r3, #16
 800e124:	f107 0210 	add.w	r2, r7, #16
 800e128:	4611      	mov	r1, r2
 800e12a:	4618      	mov	r0, r3
 800e12c:	f00e f9d9 	bl	801c4e2 <sys_arch_mbox_tryfetch>
 800e130:	4603      	mov	r3, r0
 800e132:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e136:	d1da      	bne.n	800e0ee <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	3310      	adds	r3, #16
 800e13c:	4618      	mov	r0, r3
 800e13e:	f00e f965 	bl	801c40c <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	3310      	adds	r3, #16
 800e146:	4618      	mov	r0, r3
 800e148:	f00e f9f8 	bl	801c53c <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	3314      	adds	r3, #20
 800e150:	4618      	mov	r0, r3
 800e152:	f00e f9e2 	bl	801c51a <sys_mbox_valid>
 800e156:	4603      	mov	r3, r0
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d034      	beq.n	800e1c6 <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800e15c:	e01d      	b.n	800e19a <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800e15e:	693b      	ldr	r3, [r7, #16]
 800e160:	f107 020e 	add.w	r2, r7, #14
 800e164:	4611      	mov	r1, r2
 800e166:	4618      	mov	r0, r3
 800e168:	f7ff fa46 	bl	800d5f8 <lwip_netconn_is_err_msg>
 800e16c:	4603      	mov	r3, r0
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d113      	bne.n	800e19a <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 800e172:	693b      	ldr	r3, [r7, #16]
 800e174:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 800e176:	6978      	ldr	r0, [r7, #20]
 800e178:	f7ff ffac 	bl	800e0d4 <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800e17c:	697b      	ldr	r3, [r7, #20]
 800e17e:	685b      	ldr	r3, [r3, #4]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d007      	beq.n	800e194 <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 800e184:	697b      	ldr	r3, [r7, #20]
 800e186:	685b      	ldr	r3, [r3, #4]
 800e188:	4618      	mov	r0, r3
 800e18a:	f005 fa87 	bl	801369c <tcp_abort>
            newconn->pcb.tcp = NULL;
 800e18e:	697b      	ldr	r3, [r7, #20]
 800e190:	2200      	movs	r2, #0
 800e192:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 800e194:	6978      	ldr	r0, [r7, #20]
 800e196:	f7ff ff53 	bl	800e040 <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	3314      	adds	r3, #20
 800e19e:	f107 0210 	add.w	r2, r7, #16
 800e1a2:	4611      	mov	r1, r2
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	f00e f99c 	bl	801c4e2 <sys_arch_mbox_tryfetch>
 800e1aa:	4603      	mov	r3, r0
 800e1ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e1b0:	d1d5      	bne.n	800e15e <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	3314      	adds	r3, #20
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	f00e f928 	bl	801c40c <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	3314      	adds	r3, #20
 800e1c0:	4618      	mov	r0, r3
 800e1c2:	f00e f9bb 	bl	801c53c <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800e1c6:	bf00      	nop
 800e1c8:	3718      	adds	r7, #24
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	bd80      	pop	{r7, pc}
	...

0800e1d0 <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800e1d0:	b580      	push	{r7, lr}
 800e1d2:	b086      	sub	sp, #24
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	6078      	str	r0, [r7, #4]
 800e1d8:	460b      	mov	r3, r1
 800e1da:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 800e1dc:	2300      	movs	r3, #0
 800e1de:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d106      	bne.n	800e1f4 <lwip_netconn_do_close_internal+0x24>
 800e1e6:	4b87      	ldr	r3, [pc, #540]	@ (800e404 <lwip_netconn_do_close_internal+0x234>)
 800e1e8:	f240 32a2 	movw	r2, #930	@ 0x3a2
 800e1ec:	4986      	ldr	r1, [pc, #536]	@ (800e408 <lwip_netconn_do_close_internal+0x238>)
 800e1ee:	4887      	ldr	r0, [pc, #540]	@ (800e40c <lwip_netconn_do_close_internal+0x23c>)
 800e1f0:	f010 f8f0 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	781b      	ldrb	r3, [r3, #0]
 800e1f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e1fc:	2b10      	cmp	r3, #16
 800e1fe:	d006      	beq.n	800e20e <lwip_netconn_do_close_internal+0x3e>
 800e200:	4b80      	ldr	r3, [pc, #512]	@ (800e404 <lwip_netconn_do_close_internal+0x234>)
 800e202:	f240 32a3 	movw	r2, #931	@ 0x3a3
 800e206:	4982      	ldr	r1, [pc, #520]	@ (800e410 <lwip_netconn_do_close_internal+0x240>)
 800e208:	4880      	ldr	r0, [pc, #512]	@ (800e40c <lwip_netconn_do_close_internal+0x23c>)
 800e20a:	f010 f8e3 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	785b      	ldrb	r3, [r3, #1]
 800e212:	2b04      	cmp	r3, #4
 800e214:	d006      	beq.n	800e224 <lwip_netconn_do_close_internal+0x54>
 800e216:	4b7b      	ldr	r3, [pc, #492]	@ (800e404 <lwip_netconn_do_close_internal+0x234>)
 800e218:	f44f 7269 	mov.w	r2, #932	@ 0x3a4
 800e21c:	497d      	ldr	r1, [pc, #500]	@ (800e414 <lwip_netconn_do_close_internal+0x244>)
 800e21e:	487b      	ldr	r0, [pc, #492]	@ (800e40c <lwip_netconn_do_close_internal+0x23c>)
 800e220:	f010 f8d8 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	685b      	ldr	r3, [r3, #4]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d106      	bne.n	800e23a <lwip_netconn_do_close_internal+0x6a>
 800e22c:	4b75      	ldr	r3, [pc, #468]	@ (800e404 <lwip_netconn_do_close_internal+0x234>)
 800e22e:	f240 32a5 	movw	r2, #933	@ 0x3a5
 800e232:	4979      	ldr	r1, [pc, #484]	@ (800e418 <lwip_netconn_do_close_internal+0x248>)
 800e234:	4875      	ldr	r0, [pc, #468]	@ (800e40c <lwip_netconn_do_close_internal+0x23c>)
 800e236:	f010 f8cd 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	6a1b      	ldr	r3, [r3, #32]
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d106      	bne.n	800e250 <lwip_netconn_do_close_internal+0x80>
 800e242:	4b70      	ldr	r3, [pc, #448]	@ (800e404 <lwip_netconn_do_close_internal+0x234>)
 800e244:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800e248:	4974      	ldr	r1, [pc, #464]	@ (800e41c <lwip_netconn_do_close_internal+0x24c>)
 800e24a:	4870      	ldr	r0, [pc, #448]	@ (800e40c <lwip_netconn_do_close_internal+0x23c>)
 800e24c:	f010 f8c2 	bl	801e3d4 <iprintf>

  tpcb = conn->pcb.tcp;
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	685b      	ldr	r3, [r3, #4]
 800e254:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	6a1b      	ldr	r3, [r3, #32]
 800e25a:	7a1b      	ldrb	r3, [r3, #8]
 800e25c:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 800e25e:	7bfb      	ldrb	r3, [r7, #15]
 800e260:	f003 0301 	and.w	r3, r3, #1
 800e264:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 800e266:	7bfb      	ldrb	r3, [r7, #15]
 800e268:	f003 0302 	and.w	r3, r3, #2
 800e26c:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800e26e:	7bfb      	ldrb	r3, [r7, #15]
 800e270:	2b03      	cmp	r3, #3
 800e272:	d102      	bne.n	800e27a <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 800e274:	2301      	movs	r3, #1
 800e276:	75bb      	strb	r3, [r7, #22]
 800e278:	e01f      	b.n	800e2ba <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800e27a:	7bbb      	ldrb	r3, [r7, #14]
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d00e      	beq.n	800e29e <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800e280:	693b      	ldr	r3, [r7, #16]
 800e282:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800e284:	2b05      	cmp	r3, #5
 800e286:	d007      	beq.n	800e298 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800e288:	693b      	ldr	r3, [r7, #16]
 800e28a:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800e28c:	2b06      	cmp	r3, #6
 800e28e:	d003      	beq.n	800e298 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800e290:	693b      	ldr	r3, [r7, #16]
 800e292:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800e294:	2b08      	cmp	r3, #8
 800e296:	d102      	bne.n	800e29e <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 800e298:	2301      	movs	r3, #1
 800e29a:	75bb      	strb	r3, [r7, #22]
 800e29c:	e00d      	b.n	800e2ba <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800e29e:	7b7b      	ldrb	r3, [r7, #13]
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d008      	beq.n	800e2b6 <lwip_netconn_do_close_internal+0xe6>
 800e2a4:	693b      	ldr	r3, [r7, #16]
 800e2a6:	8b5b      	ldrh	r3, [r3, #26]
 800e2a8:	f003 0310 	and.w	r3, r3, #16
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d002      	beq.n	800e2b6 <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 800e2b0:	2301      	movs	r3, #1
 800e2b2:	75bb      	strb	r3, [r7, #22]
 800e2b4:	e001      	b.n	800e2ba <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 800e2ba:	7dbb      	ldrb	r3, [r7, #22]
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d003      	beq.n	800e2c8 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800e2c0:	2100      	movs	r1, #0
 800e2c2:	6938      	ldr	r0, [r7, #16]
 800e2c4:	f006 fa94 	bl	80147f0 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800e2c8:	693b      	ldr	r3, [r7, #16]
 800e2ca:	7d1b      	ldrb	r3, [r3, #20]
 800e2cc:	2b01      	cmp	r3, #1
 800e2ce:	d104      	bne.n	800e2da <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800e2d0:	2100      	movs	r1, #0
 800e2d2:	6938      	ldr	r0, [r7, #16]
 800e2d4:	f006 fb04 	bl	80148e0 <tcp_accept>
 800e2d8:	e01d      	b.n	800e316 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800e2da:	7bbb      	ldrb	r3, [r7, #14]
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d007      	beq.n	800e2f0 <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800e2e0:	2100      	movs	r1, #0
 800e2e2:	6938      	ldr	r0, [r7, #16]
 800e2e4:	f006 fa96 	bl	8014814 <tcp_recv>
      tcp_accept(tpcb, NULL);
 800e2e8:	2100      	movs	r1, #0
 800e2ea:	6938      	ldr	r0, [r7, #16]
 800e2ec:	f006 faf8 	bl	80148e0 <tcp_accept>
    }
    if (shut_tx) {
 800e2f0:	7b7b      	ldrb	r3, [r7, #13]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d003      	beq.n	800e2fe <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800e2f6:	2100      	movs	r1, #0
 800e2f8:	6938      	ldr	r0, [r7, #16]
 800e2fa:	f006 faad 	bl	8014858 <tcp_sent>
    }
    if (shut_close) {
 800e2fe:	7dbb      	ldrb	r3, [r7, #22]
 800e300:	2b00      	cmp	r3, #0
 800e302:	d008      	beq.n	800e316 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800e304:	2200      	movs	r2, #0
 800e306:	2100      	movs	r1, #0
 800e308:	6938      	ldr	r0, [r7, #16]
 800e30a:	f006 fb01 	bl	8014910 <tcp_poll>
      tcp_err(tpcb, NULL);
 800e30e:	2100      	movs	r1, #0
 800e310:	6938      	ldr	r0, [r7, #16]
 800e312:	f006 fac3 	bl	801489c <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 800e316:	7dbb      	ldrb	r3, [r7, #22]
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d005      	beq.n	800e328 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800e31c:	6938      	ldr	r0, [r7, #16]
 800e31e:	f005 f877 	bl	8013410 <tcp_close>
 800e322:	4603      	mov	r3, r0
 800e324:	75fb      	strb	r3, [r7, #23]
 800e326:	e007      	b.n	800e338 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800e328:	7bbb      	ldrb	r3, [r7, #14]
 800e32a:	7b7a      	ldrb	r2, [r7, #13]
 800e32c:	4619      	mov	r1, r3
 800e32e:	6938      	ldr	r0, [r7, #16]
 800e330:	f005 f89a 	bl	8013468 <tcp_shutdown>
 800e334:	4603      	mov	r3, r0
 800e336:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 800e338:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d102      	bne.n	800e346 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 800e340:	2301      	movs	r3, #1
 800e342:	757b      	strb	r3, [r7, #21]
 800e344:	e016      	b.n	800e374 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 800e346:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e34a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e34e:	d10f      	bne.n	800e370 <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	6a1b      	ldr	r3, [r3, #32]
 800e354:	7a5b      	ldrb	r3, [r3, #9]
 800e356:	2b00      	cmp	r3, #0
 800e358:	d10c      	bne.n	800e374 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 800e35a:	2301      	movs	r3, #1
 800e35c:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 800e35e:	7dbb      	ldrb	r3, [r7, #22]
 800e360:	2b00      	cmp	r3, #0
 800e362:	d007      	beq.n	800e374 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 800e364:	6938      	ldr	r0, [r7, #16]
 800e366:	f005 f999 	bl	801369c <tcp_abort>
          err = ERR_OK;
 800e36a:	2300      	movs	r3, #0
 800e36c:	75fb      	strb	r3, [r7, #23]
 800e36e:	e001      	b.n	800e374 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 800e370:	2301      	movs	r3, #1
 800e372:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 800e374:	7d7b      	ldrb	r3, [r7, #21]
 800e376:	2b00      	cmp	r3, #0
 800e378:	d052      	beq.n	800e420 <lwip_netconn_do_close_internal+0x250>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	6a1b      	ldr	r3, [r3, #32]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	330c      	adds	r3, #12
 800e382:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	6a1b      	ldr	r3, [r3, #32]
 800e388:	7dfa      	ldrb	r2, [r7, #23]
 800e38a:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	2200      	movs	r2, #0
 800e390:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	2200      	movs	r2, #0
 800e396:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 800e398:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d129      	bne.n	800e3f4 <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 800e3a0:	7dbb      	ldrb	r3, [r7, #22]
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d00c      	beq.n	800e3c0 <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	2200      	movs	r2, #0
 800e3aa:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d005      	beq.n	800e3c0 <lwip_netconn_do_close_internal+0x1f0>
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3b8:	2200      	movs	r2, #0
 800e3ba:	2104      	movs	r1, #4
 800e3bc:	6878      	ldr	r0, [r7, #4]
 800e3be:	4798      	blx	r3
      }
      if (shut_rx) {
 800e3c0:	7bbb      	ldrb	r3, [r7, #14]
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d009      	beq.n	800e3da <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d005      	beq.n	800e3da <lwip_netconn_do_close_internal+0x20a>
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3d2:	2200      	movs	r2, #0
 800e3d4:	2100      	movs	r1, #0
 800e3d6:	6878      	ldr	r0, [r7, #4]
 800e3d8:	4798      	blx	r3
      }
      if (shut_tx) {
 800e3da:	7b7b      	ldrb	r3, [r7, #13]
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d009      	beq.n	800e3f4 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d005      	beq.n	800e3f4 <lwip_netconn_do_close_internal+0x224>
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3ec:	2200      	movs	r2, #0
 800e3ee:	2102      	movs	r1, #2
 800e3f0:	6878      	ldr	r0, [r7, #4]
 800e3f2:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800e3f4:	78fb      	ldrb	r3, [r7, #3]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d002      	beq.n	800e400 <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 800e3fa:	68b8      	ldr	r0, [r7, #8]
 800e3fc:	f00e f904 	bl	801c608 <sys_sem_signal>
    }
    return ERR_OK;
 800e400:	2300      	movs	r3, #0
 800e402:	e03c      	b.n	800e47e <lwip_netconn_do_close_internal+0x2ae>
 800e404:	080215f8 	.word	0x080215f8
 800e408:	080218cc 	.word	0x080218cc
 800e40c:	0802163c 	.word	0x0802163c
 800e410:	080218dc 	.word	0x080218dc
 800e414:	080218fc 	.word	0x080218fc
 800e418:	08021920 	.word	0x08021920
 800e41c:	08021760 	.word	0x08021760
  }
  if (!close_finished) {
 800e420:	7d7b      	ldrb	r3, [r7, #21]
 800e422:	2b00      	cmp	r3, #0
 800e424:	d11e      	bne.n	800e464 <lwip_netconn_do_close_internal+0x294>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800e426:	693b      	ldr	r3, [r7, #16]
 800e428:	7d1b      	ldrb	r3, [r3, #20]
 800e42a:	2b01      	cmp	r3, #1
 800e42c:	d106      	bne.n	800e43c <lwip_netconn_do_close_internal+0x26c>
 800e42e:	4b16      	ldr	r3, [pc, #88]	@ (800e488 <lwip_netconn_do_close_internal+0x2b8>)
 800e430:	f240 4241 	movw	r2, #1089	@ 0x441
 800e434:	4915      	ldr	r1, [pc, #84]	@ (800e48c <lwip_netconn_do_close_internal+0x2bc>)
 800e436:	4816      	ldr	r0, [pc, #88]	@ (800e490 <lwip_netconn_do_close_internal+0x2c0>)
 800e438:	f00f ffcc 	bl	801e3d4 <iprintf>
    if (shut_tx) {
 800e43c:	7b7b      	ldrb	r3, [r7, #13]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d003      	beq.n	800e44a <lwip_netconn_do_close_internal+0x27a>
      tcp_sent(tpcb, sent_tcp);
 800e442:	4914      	ldr	r1, [pc, #80]	@ (800e494 <lwip_netconn_do_close_internal+0x2c4>)
 800e444:	6938      	ldr	r0, [r7, #16]
 800e446:	f006 fa07 	bl	8014858 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 800e44a:	2201      	movs	r2, #1
 800e44c:	4912      	ldr	r1, [pc, #72]	@ (800e498 <lwip_netconn_do_close_internal+0x2c8>)
 800e44e:	6938      	ldr	r0, [r7, #16]
 800e450:	f006 fa5e 	bl	8014910 <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800e454:	4911      	ldr	r1, [pc, #68]	@ (800e49c <lwip_netconn_do_close_internal+0x2cc>)
 800e456:	6938      	ldr	r0, [r7, #16]
 800e458:	f006 fa20 	bl	801489c <tcp_err>
    tcp_arg(tpcb, conn);
 800e45c:	6879      	ldr	r1, [r7, #4]
 800e45e:	6938      	ldr	r0, [r7, #16]
 800e460:	f006 f9c6 	bl	80147f0 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 800e464:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d106      	bne.n	800e47a <lwip_netconn_do_close_internal+0x2aa>
 800e46c:	4b06      	ldr	r3, [pc, #24]	@ (800e488 <lwip_netconn_do_close_internal+0x2b8>)
 800e46e:	f240 424d 	movw	r2, #1101	@ 0x44d
 800e472:	490b      	ldr	r1, [pc, #44]	@ (800e4a0 <lwip_netconn_do_close_internal+0x2d0>)
 800e474:	4806      	ldr	r0, [pc, #24]	@ (800e490 <lwip_netconn_do_close_internal+0x2c0>)
 800e476:	f00f ffad 	bl	801e3d4 <iprintf>
  return err;
 800e47a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e47e:	4618      	mov	r0, r3
 800e480:	3718      	adds	r7, #24
 800e482:	46bd      	mov	sp, r7
 800e484:	bd80      	pop	{r7, pc}
 800e486:	bf00      	nop
 800e488:	080215f8 	.word	0x080215f8
 800e48c:	08021934 	.word	0x08021934
 800e490:	0802163c 	.word	0x0802163c
 800e494:	0800d9f5 	.word	0x0800d9f5
 800e498:	0800d92d 	.word	0x0800d92d
 800e49c:	0800da9d 	.word	0x0800da9d
 800e4a0:	08021958 	.word	0x08021958

0800e4a4 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 800e4a4:	b580      	push	{r7, lr}
 800e4a6:	b084      	sub	sp, #16
 800e4a8:	af00      	add	r7, sp, #0
 800e4aa:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	785b      	ldrb	r3, [r3, #1]
 800e4b6:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800e4b8:	7afb      	ldrb	r3, [r7, #11]
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d00d      	beq.n	800e4da <lwip_netconn_do_delconn+0x36>
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	781b      	ldrb	r3, [r3, #0]
 800e4c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e4c8:	2b10      	cmp	r3, #16
 800e4ca:	d006      	beq.n	800e4da <lwip_netconn_do_delconn+0x36>
 800e4cc:	4b66      	ldr	r3, [pc, #408]	@ (800e668 <lwip_netconn_do_delconn+0x1c4>)
 800e4ce:	f240 425e 	movw	r2, #1118	@ 0x45e
 800e4d2:	4966      	ldr	r1, [pc, #408]	@ (800e66c <lwip_netconn_do_delconn+0x1c8>)
 800e4d4:	4866      	ldr	r0, [pc, #408]	@ (800e670 <lwip_netconn_do_delconn+0x1cc>)
 800e4d6:	f00f ff7d 	bl	801e3d4 <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 800e4da:	7afb      	ldrb	r3, [r7, #11]
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d005      	beq.n	800e4ec <lwip_netconn_do_delconn+0x48>
 800e4e0:	7afb      	ldrb	r3, [r7, #11]
 800e4e2:	2b02      	cmp	r3, #2
 800e4e4:	d002      	beq.n	800e4ec <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 800e4e6:	7afb      	ldrb	r3, [r7, #11]
 800e4e8:	2b03      	cmp	r3, #3
 800e4ea:	d109      	bne.n	800e500 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 800e4ec:	7afb      	ldrb	r3, [r7, #11]
 800e4ee:	2b03      	cmp	r3, #3
 800e4f0:	d10a      	bne.n	800e508 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	7f1b      	ldrb	r3, [r3, #28]
 800e4f8:	f003 0304 	and.w	r3, r3, #4
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d103      	bne.n	800e508 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	22fb      	movs	r2, #251	@ 0xfb
 800e504:	711a      	strb	r2, [r3, #4]
 800e506:	e0a3      	b.n	800e650 <lwip_netconn_do_delconn+0x1ac>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 800e508:	7afb      	ldrb	r3, [r7, #11]
 800e50a:	2b03      	cmp	r3, #3
 800e50c:	d10d      	bne.n	800e52a <lwip_netconn_do_delconn+0x86>
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	7f1b      	ldrb	r3, [r3, #28]
 800e514:	f003 0304 	and.w	r3, r3, #4
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d106      	bne.n	800e52a <lwip_netconn_do_delconn+0x86>
 800e51c:	4b52      	ldr	r3, [pc, #328]	@ (800e668 <lwip_netconn_do_delconn+0x1c4>)
 800e51e:	f240 427a 	movw	r2, #1146	@ 0x47a
 800e522:	4954      	ldr	r1, [pc, #336]	@ (800e674 <lwip_netconn_do_delconn+0x1d0>)
 800e524:	4852      	ldr	r0, [pc, #328]	@ (800e670 <lwip_netconn_do_delconn+0x1cc>)
 800e526:	f00f ff55 	bl	801e3d4 <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	2200      	movs	r2, #0
 800e52e:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	4618      	mov	r0, r3
 800e536:	f7ff fdcd 	bl	800e0d4 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	685b      	ldr	r3, [r3, #4]
 800e540:	2b00      	cmp	r3, #0
 800e542:	d06b      	beq.n	800e61c <lwip_netconn_do_delconn+0x178>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	781b      	ldrb	r3, [r3, #0]
 800e54a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e54e:	2b40      	cmp	r3, #64	@ 0x40
 800e550:	d006      	beq.n	800e560 <lwip_netconn_do_delconn+0xbc>
 800e552:	2b40      	cmp	r3, #64	@ 0x40
 800e554:	dc5d      	bgt.n	800e612 <lwip_netconn_do_delconn+0x16e>
 800e556:	2b10      	cmp	r3, #16
 800e558:	d015      	beq.n	800e586 <lwip_netconn_do_delconn+0xe2>
 800e55a:	2b20      	cmp	r3, #32
 800e55c:	d007      	beq.n	800e56e <lwip_netconn_do_delconn+0xca>
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
#endif /* LWIP_TCP */
        default:
          break;
 800e55e:	e058      	b.n	800e612 <lwip_netconn_do_delconn+0x16e>
          raw_remove(msg->conn->pcb.raw);
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	685b      	ldr	r3, [r3, #4]
 800e566:	4618      	mov	r0, r3
 800e568:	f004 fca8 	bl	8012ebc <raw_remove>
          break;
 800e56c:	e052      	b.n	800e614 <lwip_netconn_do_delconn+0x170>
          msg->conn->pcb.udp->recv_arg = NULL;
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	685b      	ldr	r3, [r3, #4]
 800e574:	2200      	movs	r2, #0
 800e576:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	685b      	ldr	r3, [r3, #4]
 800e57e:	4618      	mov	r0, r3
 800e580:	f00b fbba 	bl	8019cf8 <udp_remove>
          break;
 800e584:	e046      	b.n	800e614 <lwip_netconn_do_delconn+0x170>
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	6a1b      	ldr	r3, [r3, #32]
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d006      	beq.n	800e59e <lwip_netconn_do_delconn+0xfa>
 800e590:	4b35      	ldr	r3, [pc, #212]	@ (800e668 <lwip_netconn_do_delconn+0x1c4>)
 800e592:	f240 4294 	movw	r2, #1172	@ 0x494
 800e596:	4938      	ldr	r1, [pc, #224]	@ (800e678 <lwip_netconn_do_delconn+0x1d4>)
 800e598:	4835      	ldr	r0, [pc, #212]	@ (800e670 <lwip_netconn_do_delconn+0x1cc>)
 800e59a:	f00f ff1b 	bl	801e3d4 <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	2204      	movs	r2, #4
 800e5a4:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	2203      	movs	r2, #3
 800e5aa:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	68fa      	ldr	r2, [r7, #12]
 800e5b2:	621a      	str	r2, [r3, #32]
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	2100      	movs	r1, #0
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	f7ff fe08 	bl	800e1d0 <lwip_netconn_do_close_internal>
 800e5c0:	4603      	mov	r3, r0
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	d04b      	beq.n	800e65e <lwip_netconn_do_delconn+0x1ba>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	785b      	ldrb	r3, [r3, #1]
 800e5cc:	2b04      	cmp	r3, #4
 800e5ce:	d006      	beq.n	800e5de <lwip_netconn_do_delconn+0x13a>
 800e5d0:	4b25      	ldr	r3, [pc, #148]	@ (800e668 <lwip_netconn_do_delconn+0x1c4>)
 800e5d2:	f240 429a 	movw	r2, #1178	@ 0x49a
 800e5d6:	4929      	ldr	r1, [pc, #164]	@ (800e67c <lwip_netconn_do_delconn+0x1d8>)
 800e5d8:	4825      	ldr	r0, [pc, #148]	@ (800e670 <lwip_netconn_do_delconn+0x1cc>)
 800e5da:	f00f fefb 	bl	801e3d4 <iprintf>
            UNLOCK_TCPIP_CORE();
 800e5de:	4828      	ldr	r0, [pc, #160]	@ (800e680 <lwip_netconn_do_delconn+0x1dc>)
 800e5e0:	f00e f883 	bl	801c6ea <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	330c      	adds	r3, #12
 800e5ea:	2100      	movs	r1, #0
 800e5ec:	4618      	mov	r0, r3
 800e5ee:	f00d ffda 	bl	801c5a6 <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 800e5f2:	4823      	ldr	r0, [pc, #140]	@ (800e680 <lwip_netconn_do_delconn+0x1dc>)
 800e5f4:	f00e f86a 	bl	801c6cc <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	785b      	ldrb	r3, [r3, #1]
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d02d      	beq.n	800e65e <lwip_netconn_do_delconn+0x1ba>
 800e602:	4b19      	ldr	r3, [pc, #100]	@ (800e668 <lwip_netconn_do_delconn+0x1c4>)
 800e604:	f240 429e 	movw	r2, #1182	@ 0x49e
 800e608:	491c      	ldr	r1, [pc, #112]	@ (800e67c <lwip_netconn_do_delconn+0x1d8>)
 800e60a:	4819      	ldr	r0, [pc, #100]	@ (800e670 <lwip_netconn_do_delconn+0x1cc>)
 800e60c:	f00f fee2 	bl	801e3d4 <iprintf>
          return;
 800e610:	e025      	b.n	800e65e <lwip_netconn_do_delconn+0x1ba>
          break;
 800e612:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	2200      	movs	r2, #0
 800e61a:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e622:	2b00      	cmp	r3, #0
 800e624:	d007      	beq.n	800e636 <lwip_netconn_do_delconn+0x192>
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e62c:	68fa      	ldr	r2, [r7, #12]
 800e62e:	6810      	ldr	r0, [r2, #0]
 800e630:	2200      	movs	r2, #0
 800e632:	2100      	movs	r1, #0
 800e634:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d007      	beq.n	800e650 <lwip_netconn_do_delconn+0x1ac>
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e646:	68fa      	ldr	r2, [r7, #12]
 800e648:	6810      	ldr	r0, [r2, #0]
 800e64a:	2200      	movs	r2, #0
 800e64c:	2102      	movs	r1, #2
 800e64e:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	330c      	adds	r3, #12
 800e656:	4618      	mov	r0, r3
 800e658:	f00d fff0 	bl	801c63c <sys_sem_valid>
 800e65c:	e000      	b.n	800e660 <lwip_netconn_do_delconn+0x1bc>
          return;
 800e65e:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 800e660:	3710      	adds	r7, #16
 800e662:	46bd      	mov	sp, r7
 800e664:	bd80      	pop	{r7, pc}
 800e666:	bf00      	nop
 800e668:	080215f8 	.word	0x080215f8
 800e66c:	08021968 	.word	0x08021968
 800e670:	0802163c 	.word	0x0802163c
 800e674:	0802197c 	.word	0x0802197c
 800e678:	0802199c 	.word	0x0802199c
 800e67c:	080219b8 	.word	0x080219b8
 800e680:	2000c1bc 	.word	0x2000c1bc

0800e684 <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 800e684:	b580      	push	{r7, lr}
 800e686:	b084      	sub	sp, #16
 800e688:	af00      	add	r7, sp, #0
 800e68a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 800e690:	68bb      	ldr	r3, [r7, #8]
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	685b      	ldr	r3, [r3, #4]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d036      	beq.n	800e708 <lwip_netconn_do_bind+0x84>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800e69a:	68bb      	ldr	r3, [r7, #8]
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	781b      	ldrb	r3, [r3, #0]
 800e6a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e6a4:	2b40      	cmp	r3, #64	@ 0x40
 800e6a6:	d006      	beq.n	800e6b6 <lwip_netconn_do_bind+0x32>
 800e6a8:	2b40      	cmp	r3, #64	@ 0x40
 800e6aa:	dc2a      	bgt.n	800e702 <lwip_netconn_do_bind+0x7e>
 800e6ac:	2b10      	cmp	r3, #16
 800e6ae:	d01b      	beq.n	800e6e8 <lwip_netconn_do_bind+0x64>
 800e6b0:	2b20      	cmp	r3, #32
 800e6b2:	d00c      	beq.n	800e6ce <lwip_netconn_do_bind+0x4a>
 800e6b4:	e025      	b.n	800e702 <lwip_netconn_do_bind+0x7e>
#if LWIP_RAW
      case NETCONN_RAW:
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
 800e6b6:	68bb      	ldr	r3, [r7, #8]
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	685a      	ldr	r2, [r3, #4]
 800e6bc:	68bb      	ldr	r3, [r7, #8]
 800e6be:	689b      	ldr	r3, [r3, #8]
 800e6c0:	4619      	mov	r1, r3
 800e6c2:	4610      	mov	r0, r2
 800e6c4:	f004 faba 	bl	8012c3c <raw_bind>
 800e6c8:	4603      	mov	r3, r0
 800e6ca:	73fb      	strb	r3, [r7, #15]
        break;
 800e6cc:	e01e      	b.n	800e70c <lwip_netconn_do_bind+0x88>
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800e6ce:	68bb      	ldr	r3, [r7, #8]
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	6858      	ldr	r0, [r3, #4]
 800e6d4:	68bb      	ldr	r3, [r7, #8]
 800e6d6:	6899      	ldr	r1, [r3, #8]
 800e6d8:	68bb      	ldr	r3, [r7, #8]
 800e6da:	899b      	ldrh	r3, [r3, #12]
 800e6dc:	461a      	mov	r2, r3
 800e6de:	f00b fa49 	bl	8019b74 <udp_bind>
 800e6e2:	4603      	mov	r3, r0
 800e6e4:	73fb      	strb	r3, [r7, #15]
        break;
 800e6e6:	e011      	b.n	800e70c <lwip_netconn_do_bind+0x88>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800e6e8:	68bb      	ldr	r3, [r7, #8]
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	6858      	ldr	r0, [r3, #4]
 800e6ee:	68bb      	ldr	r3, [r7, #8]
 800e6f0:	6899      	ldr	r1, [r3, #8]
 800e6f2:	68bb      	ldr	r3, [r7, #8]
 800e6f4:	899b      	ldrh	r3, [r3, #12]
 800e6f6:	461a      	mov	r2, r3
 800e6f8:	f004 ffdc 	bl	80136b4 <tcp_bind>
 800e6fc:	4603      	mov	r3, r0
 800e6fe:	73fb      	strb	r3, [r7, #15]
        break;
 800e700:	e004      	b.n	800e70c <lwip_netconn_do_bind+0x88>
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 800e702:	23fa      	movs	r3, #250	@ 0xfa
 800e704:	73fb      	strb	r3, [r7, #15]
        break;
 800e706:	e001      	b.n	800e70c <lwip_netconn_do_bind+0x88>
    }
  } else {
    err = ERR_VAL;
 800e708:	23fa      	movs	r3, #250	@ 0xfa
 800e70a:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 800e70c:	68bb      	ldr	r3, [r7, #8]
 800e70e:	7bfa      	ldrb	r2, [r7, #15]
 800e710:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800e712:	bf00      	nop
 800e714:	3710      	adds	r7, #16
 800e716:	46bd      	mov	sp, r7
 800e718:	bd80      	pop	{r7, pc}
	...

0800e71c <lwip_netconn_do_listen>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_listen(void *m)
{
 800e71c:	b580      	push	{r7, lr}
 800e71e:	b086      	sub	sp, #24
 800e720:	af00      	add	r7, sp, #0
 800e722:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	617b      	str	r3, [r7, #20]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 800e728:	697b      	ldr	r3, [r7, #20]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	685b      	ldr	r3, [r3, #4]
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d07f      	beq.n	800e832 <lwip_netconn_do_listen+0x116>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800e732:	697b      	ldr	r3, [r7, #20]
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	781b      	ldrb	r3, [r3, #0]
 800e738:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e73c:	2b10      	cmp	r3, #16
 800e73e:	d175      	bne.n	800e82c <lwip_netconn_do_listen+0x110>
      if (msg->conn->state == NETCONN_NONE) {
 800e740:	697b      	ldr	r3, [r7, #20]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	785b      	ldrb	r3, [r3, #1]
 800e746:	2b00      	cmp	r3, #0
 800e748:	d165      	bne.n	800e816 <lwip_netconn_do_listen+0xfa>
        struct tcp_pcb *lpcb;
        if (msg->conn->pcb.tcp->state != CLOSED) {
 800e74a:	697b      	ldr	r3, [r7, #20]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	685b      	ldr	r3, [r3, #4]
 800e750:	7d1b      	ldrb	r3, [r3, #20]
 800e752:	2b00      	cmp	r3, #0
 800e754:	d002      	beq.n	800e75c <lwip_netconn_do_listen+0x40>
          /* connection is not closed, cannot listen */
          err = ERR_VAL;
 800e756:	23fa      	movs	r3, #250	@ 0xfa
 800e758:	72fb      	strb	r3, [r7, #11]
 800e75a:	e06c      	b.n	800e836 <lwip_netconn_do_listen+0x11a>
        } else {
          u8_t backlog;
#if TCP_LISTEN_BACKLOG
          backlog = msg->msg.lb.backlog;
#else  /* TCP_LISTEN_BACKLOG */
          backlog = TCP_DEFAULT_LISTEN_BACKLOG;
 800e75c:	23ff      	movs	r3, #255	@ 0xff
 800e75e:	74fb      	strb	r3, [r7, #19]
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->local_ip,  IPADDR_TYPE_ANY);
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->remote_ip, IPADDR_TYPE_ANY);
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

          lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 800e760:	697b      	ldr	r3, [r7, #20]
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	685b      	ldr	r3, [r3, #4]
 800e766:	f107 020b 	add.w	r2, r7, #11
 800e76a:	7cf9      	ldrb	r1, [r7, #19]
 800e76c:	4618      	mov	r0, r3
 800e76e:	f005 f873 	bl	8013858 <tcp_listen_with_backlog_and_err>
 800e772:	60f8      	str	r0, [r7, #12]

          if (lpcb == NULL) {
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	2b00      	cmp	r3, #0
 800e778:	d05d      	beq.n	800e836 <lwip_netconn_do_listen+0x11a>
            /* in this case, the old pcb is still allocated */
          } else {
            /* delete the recvmbox and allocate the acceptmbox */
            if (sys_mbox_valid(&msg->conn->recvmbox)) {
 800e77a:	697b      	ldr	r3, [r7, #20]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	3310      	adds	r3, #16
 800e780:	4618      	mov	r0, r3
 800e782:	f00d feca 	bl	801c51a <sys_mbox_valid>
 800e786:	4603      	mov	r3, r0
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d00b      	beq.n	800e7a4 <lwip_netconn_do_listen+0x88>
              /** @todo: should we drain the recvmbox here? */
              sys_mbox_free(&msg->conn->recvmbox);
 800e78c:	697b      	ldr	r3, [r7, #20]
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	3310      	adds	r3, #16
 800e792:	4618      	mov	r0, r3
 800e794:	f00d fe3a 	bl	801c40c <sys_mbox_free>
              sys_mbox_set_invalid(&msg->conn->recvmbox);
 800e798:	697b      	ldr	r3, [r7, #20]
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	3310      	adds	r3, #16
 800e79e:	4618      	mov	r0, r3
 800e7a0:	f00d fecc 	bl	801c53c <sys_mbox_set_invalid>
            }
            err = ERR_OK;
 800e7a4:	2300      	movs	r3, #0
 800e7a6:	72fb      	strb	r3, [r7, #11]
            if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 800e7a8:	697b      	ldr	r3, [r7, #20]
 800e7aa:	681b      	ldr	r3, [r3, #0]
 800e7ac:	3314      	adds	r3, #20
 800e7ae:	4618      	mov	r0, r3
 800e7b0:	f00d feb3 	bl	801c51a <sys_mbox_valid>
 800e7b4:	4603      	mov	r3, r0
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d108      	bne.n	800e7cc <lwip_netconn_do_listen+0xb0>
              err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 800e7ba:	697b      	ldr	r3, [r7, #20]
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	3314      	adds	r3, #20
 800e7c0:	2106      	movs	r1, #6
 800e7c2:	4618      	mov	r0, r3
 800e7c4:	f00d fe00 	bl	801c3c8 <sys_mbox_new>
 800e7c8:	4603      	mov	r3, r0
 800e7ca:	72fb      	strb	r3, [r7, #11]
            }
            if (err == ERR_OK) {
 800e7cc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d118      	bne.n	800e806 <lwip_netconn_do_listen+0xea>
              msg->conn->state = NETCONN_LISTEN;
 800e7d4:	697b      	ldr	r3, [r7, #20]
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	2202      	movs	r2, #2
 800e7da:	705a      	strb	r2, [r3, #1]
              msg->conn->pcb.tcp = lpcb;
 800e7dc:	697b      	ldr	r3, [r7, #20]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	68fa      	ldr	r2, [r7, #12]
 800e7e2:	605a      	str	r2, [r3, #4]
              tcp_arg(msg->conn->pcb.tcp, msg->conn);
 800e7e4:	697b      	ldr	r3, [r7, #20]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	685a      	ldr	r2, [r3, #4]
 800e7ea:	697b      	ldr	r3, [r7, #20]
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	4619      	mov	r1, r3
 800e7f0:	4610      	mov	r0, r2
 800e7f2:	f005 fffd 	bl	80147f0 <tcp_arg>
              tcp_accept(msg->conn->pcb.tcp, accept_function);
 800e7f6:	697b      	ldr	r3, [r7, #20]
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	685b      	ldr	r3, [r3, #4]
 800e7fc:	4912      	ldr	r1, [pc, #72]	@ (800e848 <lwip_netconn_do_listen+0x12c>)
 800e7fe:	4618      	mov	r0, r3
 800e800:	f006 f86e 	bl	80148e0 <tcp_accept>
 800e804:	e017      	b.n	800e836 <lwip_netconn_do_listen+0x11a>
            } else {
              /* since the old pcb is already deallocated, free lpcb now */
              tcp_close(lpcb);
 800e806:	68f8      	ldr	r0, [r7, #12]
 800e808:	f004 fe02 	bl	8013410 <tcp_close>
              msg->conn->pcb.tcp = NULL;
 800e80c:	697b      	ldr	r3, [r7, #20]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	2200      	movs	r2, #0
 800e812:	605a      	str	r2, [r3, #4]
 800e814:	e00f      	b.n	800e836 <lwip_netconn_do_listen+0x11a>
            }
          }
        }
      } else if (msg->conn->state == NETCONN_LISTEN) {
 800e816:	697b      	ldr	r3, [r7, #20]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	785b      	ldrb	r3, [r3, #1]
 800e81c:	2b02      	cmp	r3, #2
 800e81e:	d102      	bne.n	800e826 <lwip_netconn_do_listen+0x10a>
        /* already listening, allow updating of the backlog */
        err = ERR_OK;
 800e820:	2300      	movs	r3, #0
 800e822:	72fb      	strb	r3, [r7, #11]
 800e824:	e007      	b.n	800e836 <lwip_netconn_do_listen+0x11a>
        tcp_backlog_set(msg->conn->pcb.tcp, msg->msg.lb.backlog);
      } else {
        err = ERR_CONN;
 800e826:	23f5      	movs	r3, #245	@ 0xf5
 800e828:	72fb      	strb	r3, [r7, #11]
 800e82a:	e004      	b.n	800e836 <lwip_netconn_do_listen+0x11a>
      }
    } else {
      err = ERR_ARG;
 800e82c:	23f0      	movs	r3, #240	@ 0xf0
 800e82e:	72fb      	strb	r3, [r7, #11]
 800e830:	e001      	b.n	800e836 <lwip_netconn_do_listen+0x11a>
    }
  } else {
    err = ERR_CONN;
 800e832:	23f5      	movs	r3, #245	@ 0xf5
 800e834:	72fb      	strb	r3, [r7, #11]
  }
  msg->err = err;
 800e836:	f997 200b 	ldrsb.w	r2, [r7, #11]
 800e83a:	697b      	ldr	r3, [r7, #20]
 800e83c:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800e83e:	bf00      	nop
 800e840:	3718      	adds	r7, #24
 800e842:	46bd      	mov	sp, r7
 800e844:	bd80      	pop	{r7, pc}
 800e846:	bf00      	nop
 800e848:	0800dc99 	.word	0x0800dc99

0800e84c <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 800e84c:	b580      	push	{r7, lr}
 800e84e:	b084      	sub	sp, #16
 800e850:	af00      	add	r7, sp, #0
 800e852:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800e858:	68bb      	ldr	r3, [r7, #8]
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	4618      	mov	r0, r3
 800e85e:	f7fe fe79 	bl	800d554 <netconn_err>
 800e862:	4603      	mov	r3, r0
 800e864:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800e866:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d15d      	bne.n	800e92a <lwip_netconn_do_send+0xde>
    if (msg->conn->pcb.tcp != NULL) {
 800e86e:	68bb      	ldr	r3, [r7, #8]
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	685b      	ldr	r3, [r3, #4]
 800e874:	2b00      	cmp	r3, #0
 800e876:	d056      	beq.n	800e926 <lwip_netconn_do_send+0xda>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800e878:	68bb      	ldr	r3, [r7, #8]
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	781b      	ldrb	r3, [r3, #0]
 800e87e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e882:	2b20      	cmp	r3, #32
 800e884:	d028      	beq.n	800e8d8 <lwip_netconn_do_send+0x8c>
 800e886:	2b40      	cmp	r3, #64	@ 0x40
 800e888:	d14a      	bne.n	800e920 <lwip_netconn_do_send+0xd4>
#if LWIP_RAW
        case NETCONN_RAW:
          if (ip_addr_isany(&msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 800e88a:	68bb      	ldr	r3, [r7, #8]
 800e88c:	689b      	ldr	r3, [r3, #8]
 800e88e:	3308      	adds	r3, #8
 800e890:	2b00      	cmp	r3, #0
 800e892:	d004      	beq.n	800e89e <lwip_netconn_do_send+0x52>
 800e894:	68bb      	ldr	r3, [r7, #8]
 800e896:	689b      	ldr	r3, [r3, #8]
 800e898:	689b      	ldr	r3, [r3, #8]
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d10d      	bne.n	800e8ba <lwip_netconn_do_send+0x6e>
            err = raw_send(msg->conn->pcb.raw, msg->msg.b->p);
 800e89e:	68bb      	ldr	r3, [r7, #8]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	685a      	ldr	r2, [r3, #4]
 800e8a4:	68bb      	ldr	r3, [r7, #8]
 800e8a6:	689b      	ldr	r3, [r3, #8]
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	4619      	mov	r1, r3
 800e8ac:	4610      	mov	r0, r2
 800e8ae:	f004 faf3 	bl	8012e98 <raw_send>
 800e8b2:	4603      	mov	r3, r0
 800e8b4:	73fb      	strb	r3, [r7, #15]
 800e8b6:	bf00      	nop
          } else {
            err = raw_sendto(msg->conn->pcb.raw, msg->msg.b->p, &msg->msg.b->addr);
          }
          break;
 800e8b8:	e037      	b.n	800e92a <lwip_netconn_do_send+0xde>
            err = raw_sendto(msg->conn->pcb.raw, msg->msg.b->p, &msg->msg.b->addr);
 800e8ba:	68bb      	ldr	r3, [r7, #8]
 800e8bc:	681b      	ldr	r3, [r3, #0]
 800e8be:	6858      	ldr	r0, [r3, #4]
 800e8c0:	68bb      	ldr	r3, [r7, #8]
 800e8c2:	689b      	ldr	r3, [r3, #8]
 800e8c4:	6819      	ldr	r1, [r3, #0]
 800e8c6:	68bb      	ldr	r3, [r7, #8]
 800e8c8:	689b      	ldr	r3, [r3, #8]
 800e8ca:	3308      	adds	r3, #8
 800e8cc:	461a      	mov	r2, r3
 800e8ce:	f004 f9fe 	bl	8012cce <raw_sendto>
 800e8d2:	4603      	mov	r3, r0
 800e8d4:	73fb      	strb	r3, [r7, #15]
          break;
 800e8d6:	e028      	b.n	800e92a <lwip_netconn_do_send+0xde>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 800e8d8:	68bb      	ldr	r3, [r7, #8]
 800e8da:	689b      	ldr	r3, [r3, #8]
 800e8dc:	689b      	ldr	r3, [r3, #8]
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d10c      	bne.n	800e8fc <lwip_netconn_do_send+0xb0>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 800e8e2:	68bb      	ldr	r3, [r7, #8]
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	685a      	ldr	r2, [r3, #4]
 800e8e8:	68bb      	ldr	r3, [r7, #8]
 800e8ea:	689b      	ldr	r3, [r3, #8]
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	4619      	mov	r1, r3
 800e8f0:	4610      	mov	r0, r2
 800e8f2:	f00a ff55 	bl	80197a0 <udp_send>
 800e8f6:	4603      	mov	r3, r0
 800e8f8:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 800e8fa:	e016      	b.n	800e92a <lwip_netconn_do_send+0xde>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 800e8fc:	68bb      	ldr	r3, [r7, #8]
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	6858      	ldr	r0, [r3, #4]
 800e902:	68bb      	ldr	r3, [r7, #8]
 800e904:	689b      	ldr	r3, [r3, #8]
 800e906:	6819      	ldr	r1, [r3, #0]
 800e908:	68bb      	ldr	r3, [r7, #8]
 800e90a:	689b      	ldr	r3, [r3, #8]
 800e90c:	f103 0208 	add.w	r2, r3, #8
 800e910:	68bb      	ldr	r3, [r7, #8]
 800e912:	689b      	ldr	r3, [r3, #8]
 800e914:	899b      	ldrh	r3, [r3, #12]
 800e916:	f00a ff77 	bl	8019808 <udp_sendto>
 800e91a:	4603      	mov	r3, r0
 800e91c:	73fb      	strb	r3, [r7, #15]
          break;
 800e91e:	e004      	b.n	800e92a <lwip_netconn_do_send+0xde>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 800e920:	23f5      	movs	r3, #245	@ 0xf5
 800e922:	73fb      	strb	r3, [r7, #15]
          break;
 800e924:	e001      	b.n	800e92a <lwip_netconn_do_send+0xde>
      }
    } else {
      err = ERR_CONN;
 800e926:	23f5      	movs	r3, #245	@ 0xf5
 800e928:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 800e92a:	68bb      	ldr	r3, [r7, #8]
 800e92c:	7bfa      	ldrb	r2, [r7, #15]
 800e92e:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800e930:	bf00      	nop
 800e932:	3710      	adds	r7, #16
 800e934:	46bd      	mov	sp, r7
 800e936:	bd80      	pop	{r7, pc}

0800e938 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 800e938:	b580      	push	{r7, lr}
 800e93a:	b086      	sub	sp, #24
 800e93c:	af00      	add	r7, sp, #0
 800e93e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 800e944:	693b      	ldr	r3, [r7, #16]
 800e946:	2200      	movs	r2, #0
 800e948:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800e94a:	693b      	ldr	r3, [r7, #16]
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	685b      	ldr	r3, [r3, #4]
 800e950:	2b00      	cmp	r3, #0
 800e952:	d022      	beq.n	800e99a <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800e954:	693b      	ldr	r3, [r7, #16]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	781b      	ldrb	r3, [r3, #0]
 800e95a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e95e:	2b10      	cmp	r3, #16
 800e960:	d11b      	bne.n	800e99a <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 800e962:	693b      	ldr	r3, [r7, #16]
 800e964:	689b      	ldr	r3, [r3, #8]
 800e966:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 800e968:	697b      	ldr	r3, [r7, #20]
 800e96a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e96e:	d202      	bcs.n	800e976 <lwip_netconn_do_recv+0x3e>
 800e970:	697b      	ldr	r3, [r7, #20]
 800e972:	b29b      	uxth	r3, r3
 800e974:	e001      	b.n	800e97a <lwip_netconn_do_recv+0x42>
 800e976:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e97a:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 800e97c:	693b      	ldr	r3, [r7, #16]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	685b      	ldr	r3, [r3, #4]
 800e982:	89fa      	ldrh	r2, [r7, #14]
 800e984:	4611      	mov	r1, r2
 800e986:	4618      	mov	r0, r3
 800e988:	f005 f86a 	bl	8013a60 <tcp_recved>
        remaining -= recved;
 800e98c:	89fb      	ldrh	r3, [r7, #14]
 800e98e:	697a      	ldr	r2, [r7, #20]
 800e990:	1ad3      	subs	r3, r2, r3
 800e992:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 800e994:	697b      	ldr	r3, [r7, #20]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d1e6      	bne.n	800e968 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 800e99a:	bf00      	nop
 800e99c:	3718      	adds	r7, #24
 800e99e:	46bd      	mov	sp, r7
 800e9a0:	bd80      	pop	{r7, pc}
	...

0800e9a4 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800e9a4:	b580      	push	{r7, lr}
 800e9a6:	b088      	sub	sp, #32
 800e9a8:	af00      	add	r7, sp, #0
 800e9aa:	6078      	str	r0, [r7, #4]
 800e9ac:	460b      	mov	r3, r1
 800e9ae:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 800e9b0:	2300      	movs	r3, #0
 800e9b2:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d106      	bne.n	800e9c8 <lwip_netconn_do_writemore+0x24>
 800e9ba:	4b96      	ldr	r3, [pc, #600]	@ (800ec14 <lwip_netconn_do_writemore+0x270>)
 800e9bc:	f240 6273 	movw	r2, #1651	@ 0x673
 800e9c0:	4995      	ldr	r1, [pc, #596]	@ (800ec18 <lwip_netconn_do_writemore+0x274>)
 800e9c2:	4896      	ldr	r0, [pc, #600]	@ (800ec1c <lwip_netconn_do_writemore+0x278>)
 800e9c4:	f00f fd06 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	785b      	ldrb	r3, [r3, #1]
 800e9cc:	2b01      	cmp	r3, #1
 800e9ce:	d006      	beq.n	800e9de <lwip_netconn_do_writemore+0x3a>
 800e9d0:	4b90      	ldr	r3, [pc, #576]	@ (800ec14 <lwip_netconn_do_writemore+0x270>)
 800e9d2:	f240 6274 	movw	r2, #1652	@ 0x674
 800e9d6:	4992      	ldr	r1, [pc, #584]	@ (800ec20 <lwip_netconn_do_writemore+0x27c>)
 800e9d8:	4890      	ldr	r0, [pc, #576]	@ (800ec1c <lwip_netconn_do_writemore+0x278>)
 800e9da:	f00f fcfb 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	6a1b      	ldr	r3, [r3, #32]
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d106      	bne.n	800e9f4 <lwip_netconn_do_writemore+0x50>
 800e9e6:	4b8b      	ldr	r3, [pc, #556]	@ (800ec14 <lwip_netconn_do_writemore+0x270>)
 800e9e8:	f240 6275 	movw	r2, #1653	@ 0x675
 800e9ec:	498d      	ldr	r1, [pc, #564]	@ (800ec24 <lwip_netconn_do_writemore+0x280>)
 800e9ee:	488b      	ldr	r0, [pc, #556]	@ (800ec1c <lwip_netconn_do_writemore+0x278>)
 800e9f0:	f00f fcf0 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	685b      	ldr	r3, [r3, #4]
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d106      	bne.n	800ea0a <lwip_netconn_do_writemore+0x66>
 800e9fc:	4b85      	ldr	r3, [pc, #532]	@ (800ec14 <lwip_netconn_do_writemore+0x270>)
 800e9fe:	f240 6276 	movw	r2, #1654	@ 0x676
 800ea02:	4989      	ldr	r1, [pc, #548]	@ (800ec28 <lwip_netconn_do_writemore+0x284>)
 800ea04:	4885      	ldr	r0, [pc, #532]	@ (800ec1c <lwip_netconn_do_writemore+0x278>)
 800ea06:	f00f fce5 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	6a1b      	ldr	r3, [r3, #32]
 800ea0e:	699a      	ldr	r2, [r3, #24]
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	6a1b      	ldr	r3, [r3, #32]
 800ea14:	695b      	ldr	r3, [r3, #20]
 800ea16:	429a      	cmp	r2, r3
 800ea18:	d306      	bcc.n	800ea28 <lwip_netconn_do_writemore+0x84>
 800ea1a:	4b7e      	ldr	r3, [pc, #504]	@ (800ec14 <lwip_netconn_do_writemore+0x270>)
 800ea1c:	f240 6277 	movw	r2, #1655	@ 0x677
 800ea20:	4982      	ldr	r1, [pc, #520]	@ (800ec2c <lwip_netconn_do_writemore+0x288>)
 800ea22:	487e      	ldr	r0, [pc, #504]	@ (800ec1c <lwip_netconn_do_writemore+0x278>)
 800ea24:	f00f fcd6 	bl	801e3d4 <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	6a1b      	ldr	r3, [r3, #32]
 800ea2c:	899b      	ldrh	r3, [r3, #12]
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d106      	bne.n	800ea40 <lwip_netconn_do_writemore+0x9c>
 800ea32:	4b78      	ldr	r3, [pc, #480]	@ (800ec14 <lwip_netconn_do_writemore+0x270>)
 800ea34:	f240 6279 	movw	r2, #1657	@ 0x679
 800ea38:	497d      	ldr	r1, [pc, #500]	@ (800ec30 <lwip_netconn_do_writemore+0x28c>)
 800ea3a:	4878      	ldr	r0, [pc, #480]	@ (800ec1c <lwip_netconn_do_writemore+0x278>)
 800ea3c:	f00f fcca 	bl	801e3d4 <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	6a1b      	ldr	r3, [r3, #32]
 800ea44:	7f1b      	ldrb	r3, [r3, #28]
 800ea46:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	7f1b      	ldrb	r3, [r3, #28]
 800ea4c:	f003 0302 	and.w	r3, r3, #2
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	d104      	bne.n	800ea5e <lwip_netconn_do_writemore+0xba>
 800ea54:	7ebb      	ldrb	r3, [r7, #26]
 800ea56:	f003 0304 	and.w	r3, r3, #4
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d001      	beq.n	800ea62 <lwip_netconn_do_writemore+0xbe>
 800ea5e:	2301      	movs	r3, #1
 800ea60:	e000      	b.n	800ea64 <lwip_netconn_do_writemore+0xc0>
 800ea62:	2300      	movs	r3, #0
 800ea64:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	6a1b      	ldr	r3, [r3, #32]
 800ea6a:	689b      	ldr	r3, [r3, #8]
 800ea6c:	681a      	ldr	r2, [r3, #0]
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	6a1b      	ldr	r3, [r3, #32]
 800ea72:	691b      	ldr	r3, [r3, #16]
 800ea74:	4413      	add	r3, r2
 800ea76:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	6a1b      	ldr	r3, [r3, #32]
 800ea7c:	689b      	ldr	r3, [r3, #8]
 800ea7e:	685a      	ldr	r2, [r3, #4]
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	6a1b      	ldr	r3, [r3, #32]
 800ea84:	691b      	ldr	r3, [r3, #16]
 800ea86:	1ad3      	subs	r3, r2, r3
 800ea88:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 800ea8a:	693b      	ldr	r3, [r7, #16]
 800ea8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ea90:	d307      	bcc.n	800eaa2 <lwip_netconn_do_writemore+0xfe>
        len = 0xffff;
 800ea92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ea96:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800ea98:	7ebb      	ldrb	r3, [r7, #26]
 800ea9a:	f043 0302 	orr.w	r3, r3, #2
 800ea9e:	76bb      	strb	r3, [r7, #26]
 800eaa0:	e001      	b.n	800eaa6 <lwip_netconn_do_writemore+0x102>
      } else {
        len = (u16_t)diff;
 800eaa2:	693b      	ldr	r3, [r7, #16]
 800eaa4:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	685b      	ldr	r3, [r3, #4]
 800eaaa:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800eaae:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 800eab0:	89fa      	ldrh	r2, [r7, #14]
 800eab2:	8bbb      	ldrh	r3, [r7, #28]
 800eab4:	429a      	cmp	r2, r3
 800eab6:	d216      	bcs.n	800eae6 <lwip_netconn_do_writemore+0x142>
        /* don't try to write more than sendbuf */
        len = available;
 800eab8:	89fb      	ldrh	r3, [r7, #14]
 800eaba:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 800eabc:	7e3b      	ldrb	r3, [r7, #24]
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d00d      	beq.n	800eade <lwip_netconn_do_writemore+0x13a>
          if (!len) {
 800eac2:	8bbb      	ldrh	r3, [r7, #28]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d10e      	bne.n	800eae6 <lwip_netconn_do_writemore+0x142>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	6a1b      	ldr	r3, [r3, #32]
 800eacc:	699b      	ldr	r3, [r3, #24]
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d102      	bne.n	800ead8 <lwip_netconn_do_writemore+0x134>
 800ead2:	f06f 0306 	mvn.w	r3, #6
 800ead6:	e000      	b.n	800eada <lwip_netconn_do_writemore+0x136>
 800ead8:	2300      	movs	r3, #0
 800eada:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 800eadc:	e07d      	b.n	800ebda <lwip_netconn_do_writemore+0x236>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 800eade:	7ebb      	ldrb	r3, [r7, #26]
 800eae0:	f043 0302 	orr.w	r3, r3, #2
 800eae4:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	6a1b      	ldr	r3, [r3, #32]
 800eaea:	691a      	ldr	r2, [r3, #16]
 800eaec:	8bbb      	ldrh	r3, [r7, #28]
 800eaee:	441a      	add	r2, r3
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	6a1b      	ldr	r3, [r3, #32]
 800eaf4:	689b      	ldr	r3, [r3, #8]
 800eaf6:	685b      	ldr	r3, [r3, #4]
 800eaf8:	429a      	cmp	r2, r3
 800eafa:	d906      	bls.n	800eb0a <lwip_netconn_do_writemore+0x166>
 800eafc:	4b45      	ldr	r3, [pc, #276]	@ (800ec14 <lwip_netconn_do_writemore+0x270>)
 800eafe:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 800eb02:	494c      	ldr	r1, [pc, #304]	@ (800ec34 <lwip_netconn_do_writemore+0x290>)
 800eb04:	4845      	ldr	r0, [pc, #276]	@ (800ec1c <lwip_netconn_do_writemore+0x278>)
 800eb06:	f00f fc65 	bl	801e3d4 <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 800eb0a:	8bbb      	ldrh	r3, [r7, #28]
 800eb0c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800eb10:	4293      	cmp	r3, r2
 800eb12:	d103      	bne.n	800eb1c <lwip_netconn_do_writemore+0x178>
 800eb14:	693b      	ldr	r3, [r7, #16]
 800eb16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eb1a:	d209      	bcs.n	800eb30 <lwip_netconn_do_writemore+0x18c>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800eb1c:	693b      	ldr	r3, [r7, #16]
 800eb1e:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 800eb20:	8bba      	ldrh	r2, [r7, #28]
 800eb22:	429a      	cmp	r2, r3
 800eb24:	d10b      	bne.n	800eb3e <lwip_netconn_do_writemore+0x19a>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	6a1b      	ldr	r3, [r3, #32]
 800eb2a:	899b      	ldrh	r3, [r3, #12]
 800eb2c:	2b01      	cmp	r3, #1
 800eb2e:	d906      	bls.n	800eb3e <lwip_netconn_do_writemore+0x19a>
        write_more = 1;
 800eb30:	2301      	movs	r3, #1
 800eb32:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800eb34:	7ebb      	ldrb	r3, [r7, #26]
 800eb36:	f043 0302 	orr.w	r3, r3, #2
 800eb3a:	76bb      	strb	r3, [r7, #26]
 800eb3c:	e001      	b.n	800eb42 <lwip_netconn_do_writemore+0x19e>
      } else {
        write_more = 0;
 800eb3e:	2300      	movs	r3, #0
 800eb40:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	6858      	ldr	r0, [r3, #4]
 800eb46:	7ebb      	ldrb	r3, [r7, #26]
 800eb48:	8bba      	ldrh	r2, [r7, #28]
 800eb4a:	6979      	ldr	r1, [r7, #20]
 800eb4c:	f008 fd8c 	bl	8017668 <tcp_write>
 800eb50:	4603      	mov	r3, r0
 800eb52:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 800eb54:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d12c      	bne.n	800ebb6 <lwip_netconn_do_writemore+0x212>
        conn->current_msg->msg.w.offset += len;
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	6a1b      	ldr	r3, [r3, #32]
 800eb60:	6999      	ldr	r1, [r3, #24]
 800eb62:	8bba      	ldrh	r2, [r7, #28]
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	6a1b      	ldr	r3, [r3, #32]
 800eb68:	440a      	add	r2, r1
 800eb6a:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	6a1b      	ldr	r3, [r3, #32]
 800eb70:	6919      	ldr	r1, [r3, #16]
 800eb72:	8bba      	ldrh	r2, [r7, #28]
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	6a1b      	ldr	r3, [r3, #32]
 800eb78:	440a      	add	r2, r1
 800eb7a:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	6a1b      	ldr	r3, [r3, #32]
 800eb80:	691a      	ldr	r2, [r3, #16]
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	6a1b      	ldr	r3, [r3, #32]
 800eb86:	689b      	ldr	r3, [r3, #8]
 800eb88:	685b      	ldr	r3, [r3, #4]
 800eb8a:	429a      	cmp	r2, r3
 800eb8c:	d113      	bne.n	800ebb6 <lwip_netconn_do_writemore+0x212>
          conn->current_msg->msg.w.vector_cnt--;
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	6a1b      	ldr	r3, [r3, #32]
 800eb92:	899a      	ldrh	r2, [r3, #12]
 800eb94:	3a01      	subs	r2, #1
 800eb96:	b292      	uxth	r2, r2
 800eb98:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	6a1b      	ldr	r3, [r3, #32]
 800eb9e:	899b      	ldrh	r3, [r3, #12]
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d008      	beq.n	800ebb6 <lwip_netconn_do_writemore+0x212>
            conn->current_msg->msg.w.vector++;
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	6a1b      	ldr	r3, [r3, #32]
 800eba8:	689a      	ldr	r2, [r3, #8]
 800ebaa:	3208      	adds	r2, #8
 800ebac:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	6a1b      	ldr	r3, [r3, #32]
 800ebb2:	2200      	movs	r2, #0
 800ebb4:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 800ebb6:	7e7b      	ldrb	r3, [r7, #25]
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d004      	beq.n	800ebc6 <lwip_netconn_do_writemore+0x222>
 800ebbc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	f43f af50 	beq.w	800ea66 <lwip_netconn_do_writemore+0xc2>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 800ebc6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d004      	beq.n	800ebd8 <lwip_netconn_do_writemore+0x234>
 800ebce:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ebd2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ebd6:	d146      	bne.n	800ec66 <lwip_netconn_do_writemore+0x2c2>
err_mem:
 800ebd8:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 800ebda:	7e3b      	ldrb	r3, [r7, #24]
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d02b      	beq.n	800ec38 <lwip_netconn_do_writemore+0x294>
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	6a1b      	ldr	r3, [r3, #32]
 800ebe4:	699a      	ldr	r2, [r3, #24]
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	6a1b      	ldr	r3, [r3, #32]
 800ebea:	695b      	ldr	r3, [r3, #20]
 800ebec:	429a      	cmp	r2, r3
 800ebee:	d223      	bcs.n	800ec38 <lwip_netconn_do_writemore+0x294>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d005      	beq.n	800ec04 <lwip_netconn_do_writemore+0x260>
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ebfc:	2200      	movs	r2, #0
 800ebfe:	2103      	movs	r1, #3
 800ec00:	6878      	ldr	r0, [r7, #4]
 800ec02:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	7f1b      	ldrb	r3, [r3, #28]
 800ec08:	f043 0310 	orr.w	r3, r3, #16
 800ec0c:	b2da      	uxtb	r2, r3
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	771a      	strb	r2, [r3, #28]
 800ec12:	e028      	b.n	800ec66 <lwip_netconn_do_writemore+0x2c2>
 800ec14:	080215f8 	.word	0x080215f8
 800ec18:	08021750 	.word	0x08021750
 800ec1c:	0802163c 	.word	0x0802163c
 800ec20:	08021a58 	.word	0x08021a58
 800ec24:	08021760 	.word	0x08021760
 800ec28:	08021a78 	.word	0x08021a78
 800ec2c:	08021a90 	.word	0x08021a90
 800ec30:	08021ad0 	.word	0x08021ad0
 800ec34:	08021af8 	.word	0x08021af8
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	685b      	ldr	r3, [r3, #4]
 800ec3c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800ec40:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800ec44:	d305      	bcc.n	800ec52 <lwip_netconn_do_writemore+0x2ae>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	685b      	ldr	r3, [r3, #4]
 800ec4a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800ec4e:	2b04      	cmp	r3, #4
 800ec50:	d909      	bls.n	800ec66 <lwip_netconn_do_writemore+0x2c2>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d005      	beq.n	800ec66 <lwip_netconn_do_writemore+0x2c2>
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec5e:	2200      	movs	r2, #0
 800ec60:	2103      	movs	r1, #3
 800ec62:	6878      	ldr	r0, [r7, #4]
 800ec64:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 800ec66:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d11d      	bne.n	800ecaa <lwip_netconn_do_writemore+0x306>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	6a1b      	ldr	r3, [r3, #32]
 800ec72:	699a      	ldr	r2, [r3, #24]
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	6a1b      	ldr	r3, [r3, #32]
 800ec78:	695b      	ldr	r3, [r3, #20]
 800ec7a:	429a      	cmp	r2, r3
 800ec7c:	d002      	beq.n	800ec84 <lwip_netconn_do_writemore+0x2e0>
 800ec7e:	7e3b      	ldrb	r3, [r7, #24]
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d001      	beq.n	800ec88 <lwip_netconn_do_writemore+0x2e4>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 800ec84:	2301      	movs	r3, #1
 800ec86:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	685b      	ldr	r3, [r3, #4]
 800ec8c:	4618      	mov	r0, r3
 800ec8e:	f009 fad5 	bl	801823c <tcp_output>
 800ec92:	4603      	mov	r3, r0
 800ec94:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 800ec96:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800ec9a:	f113 0f04 	cmn.w	r3, #4
 800ec9e:	d12c      	bne.n	800ecfa <lwip_netconn_do_writemore+0x356>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800eca0:	7b3b      	ldrb	r3, [r7, #12]
 800eca2:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800eca4:	2301      	movs	r3, #1
 800eca6:	76fb      	strb	r3, [r7, #27]
 800eca8:	e027      	b.n	800ecfa <lwip_netconn_do_writemore+0x356>
      }
    } else if (err == ERR_MEM) {
 800ecaa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ecae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ecb2:	d120      	bne.n	800ecf6 <lwip_netconn_do_writemore+0x352>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	685b      	ldr	r3, [r3, #4]
 800ecb8:	4618      	mov	r0, r3
 800ecba:	f009 fabf 	bl	801823c <tcp_output>
 800ecbe:	4603      	mov	r3, r0
 800ecc0:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 800ecc2:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800ecc6:	f113 0f04 	cmn.w	r3, #4
 800ecca:	d104      	bne.n	800ecd6 <lwip_netconn_do_writemore+0x332>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800eccc:	7b7b      	ldrb	r3, [r7, #13]
 800ecce:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800ecd0:	2301      	movs	r3, #1
 800ecd2:	76fb      	strb	r3, [r7, #27]
 800ecd4:	e011      	b.n	800ecfa <lwip_netconn_do_writemore+0x356>
      } else if (dontblock) {
 800ecd6:	7e3b      	ldrb	r3, [r7, #24]
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d00e      	beq.n	800ecfa <lwip_netconn_do_writemore+0x356>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	6a1b      	ldr	r3, [r3, #32]
 800ece0:	699b      	ldr	r3, [r3, #24]
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d102      	bne.n	800ecec <lwip_netconn_do_writemore+0x348>
 800ece6:	f06f 0306 	mvn.w	r3, #6
 800ecea:	e000      	b.n	800ecee <lwip_netconn_do_writemore+0x34a>
 800ecec:	2300      	movs	r3, #0
 800ecee:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800ecf0:	2301      	movs	r3, #1
 800ecf2:	76fb      	strb	r3, [r7, #27]
 800ecf4:	e001      	b.n	800ecfa <lwip_netconn_do_writemore+0x356>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 800ecf6:	2301      	movs	r3, #1
 800ecf8:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 800ecfa:	7efb      	ldrb	r3, [r7, #27]
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d015      	beq.n	800ed2c <lwip_netconn_do_writemore+0x388>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	6a1b      	ldr	r3, [r3, #32]
 800ed04:	681b      	ldr	r3, [r3, #0]
 800ed06:	330c      	adds	r3, #12
 800ed08:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	6a1b      	ldr	r3, [r3, #32]
 800ed0e:	7ffa      	ldrb	r2, [r7, #31]
 800ed10:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	2200      	movs	r2, #0
 800ed16:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	2200      	movs	r2, #0
 800ed1c:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800ed1e:	78fb      	ldrb	r3, [r7, #3]
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d006      	beq.n	800ed32 <lwip_netconn_do_writemore+0x38e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 800ed24:	68b8      	ldr	r0, [r7, #8]
 800ed26:	f00d fc6f 	bl	801c608 <sys_sem_signal>
 800ed2a:	e002      	b.n	800ed32 <lwip_netconn_do_writemore+0x38e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 800ed2c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ed30:	e000      	b.n	800ed34 <lwip_netconn_do_writemore+0x390>
  }
#endif
  return ERR_OK;
 800ed32:	2300      	movs	r3, #0
}
 800ed34:	4618      	mov	r0, r3
 800ed36:	3720      	adds	r7, #32
 800ed38:	46bd      	mov	sp, r7
 800ed3a:	bd80      	pop	{r7, pc}

0800ed3c <lwip_netconn_do_write>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 800ed3c:	b580      	push	{r7, lr}
 800ed3e:	b084      	sub	sp, #16
 800ed40:	af00      	add	r7, sp, #0
 800ed42:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800ed48:	68bb      	ldr	r3, [r7, #8]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	f7fe fc01 	bl	800d554 <netconn_err>
 800ed52:	4603      	mov	r3, r0
 800ed54:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800ed56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d166      	bne.n	800ee2c <lwip_netconn_do_write+0xf0>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800ed5e:	68bb      	ldr	r3, [r7, #8]
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	781b      	ldrb	r3, [r3, #0]
 800ed64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ed68:	2b10      	cmp	r3, #16
 800ed6a:	d15d      	bne.n	800ee28 <lwip_netconn_do_write+0xec>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 800ed6c:	68bb      	ldr	r3, [r7, #8]
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	785b      	ldrb	r3, [r3, #1]
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d002      	beq.n	800ed7c <lwip_netconn_do_write+0x40>
        /* netconn is connecting, closing or in blocking write */
        err = ERR_INPROGRESS;
 800ed76:	23fb      	movs	r3, #251	@ 0xfb
 800ed78:	73fb      	strb	r3, [r7, #15]
 800ed7a:	e057      	b.n	800ee2c <lwip_netconn_do_write+0xf0>
      } else if (msg->conn->pcb.tcp != NULL) {
 800ed7c:	68bb      	ldr	r3, [r7, #8]
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	685b      	ldr	r3, [r3, #4]
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d04d      	beq.n	800ee22 <lwip_netconn_do_write+0xe6>
        msg->conn->state = NETCONN_WRITE;
 800ed86:	68bb      	ldr	r3, [r7, #8]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	2201      	movs	r2, #1
 800ed8c:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800ed8e:	68bb      	ldr	r3, [r7, #8]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	6a1b      	ldr	r3, [r3, #32]
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d006      	beq.n	800eda6 <lwip_netconn_do_write+0x6a>
 800ed98:	4b28      	ldr	r3, [pc, #160]	@ (800ee3c <lwip_netconn_do_write+0x100>)
 800ed9a:	f240 7223 	movw	r2, #1827	@ 0x723
 800ed9e:	4928      	ldr	r1, [pc, #160]	@ (800ee40 <lwip_netconn_do_write+0x104>)
 800eda0:	4828      	ldr	r0, [pc, #160]	@ (800ee44 <lwip_netconn_do_write+0x108>)
 800eda2:	f00f fb17 	bl	801e3d4 <iprintf>
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 800eda6:	68bb      	ldr	r3, [r7, #8]
 800eda8:	695b      	ldr	r3, [r3, #20]
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d106      	bne.n	800edbc <lwip_netconn_do_write+0x80>
 800edae:	4b23      	ldr	r3, [pc, #140]	@ (800ee3c <lwip_netconn_do_write+0x100>)
 800edb0:	f240 7224 	movw	r2, #1828	@ 0x724
 800edb4:	4924      	ldr	r1, [pc, #144]	@ (800ee48 <lwip_netconn_do_write+0x10c>)
 800edb6:	4823      	ldr	r0, [pc, #140]	@ (800ee44 <lwip_netconn_do_write+0x108>)
 800edb8:	f00f fb0c 	bl	801e3d4 <iprintf>
        msg->conn->current_msg = msg;
 800edbc:	68bb      	ldr	r3, [r7, #8]
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	68ba      	ldr	r2, [r7, #8]
 800edc2:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 800edc4:	68bb      	ldr	r3, [r7, #8]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	2100      	movs	r1, #0
 800edca:	4618      	mov	r0, r3
 800edcc:	f7ff fdea 	bl	800e9a4 <lwip_netconn_do_writemore>
 800edd0:	4603      	mov	r3, r0
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d02e      	beq.n	800ee34 <lwip_netconn_do_write+0xf8>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 800edd6:	68bb      	ldr	r3, [r7, #8]
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	785b      	ldrb	r3, [r3, #1]
 800eddc:	2b01      	cmp	r3, #1
 800edde:	d006      	beq.n	800edee <lwip_netconn_do_write+0xb2>
 800ede0:	4b16      	ldr	r3, [pc, #88]	@ (800ee3c <lwip_netconn_do_write+0x100>)
 800ede2:	f44f 62e5 	mov.w	r2, #1832	@ 0x728
 800ede6:	4919      	ldr	r1, [pc, #100]	@ (800ee4c <lwip_netconn_do_write+0x110>)
 800ede8:	4816      	ldr	r0, [pc, #88]	@ (800ee44 <lwip_netconn_do_write+0x108>)
 800edea:	f00f faf3 	bl	801e3d4 <iprintf>
          UNLOCK_TCPIP_CORE();
 800edee:	4818      	ldr	r0, [pc, #96]	@ (800ee50 <lwip_netconn_do_write+0x114>)
 800edf0:	f00d fc7b 	bl	801c6ea <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800edf4:	68bb      	ldr	r3, [r7, #8]
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	330c      	adds	r3, #12
 800edfa:	2100      	movs	r1, #0
 800edfc:	4618      	mov	r0, r3
 800edfe:	f00d fbd2 	bl	801c5a6 <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 800ee02:	4813      	ldr	r0, [pc, #76]	@ (800ee50 <lwip_netconn_do_write+0x114>)
 800ee04:	f00d fc62 	bl	801c6cc <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 800ee08:	68bb      	ldr	r3, [r7, #8]
 800ee0a:	681b      	ldr	r3, [r3, #0]
 800ee0c:	785b      	ldrb	r3, [r3, #1]
 800ee0e:	2b01      	cmp	r3, #1
 800ee10:	d110      	bne.n	800ee34 <lwip_netconn_do_write+0xf8>
 800ee12:	4b0a      	ldr	r3, [pc, #40]	@ (800ee3c <lwip_netconn_do_write+0x100>)
 800ee14:	f240 722c 	movw	r2, #1836	@ 0x72c
 800ee18:	490c      	ldr	r1, [pc, #48]	@ (800ee4c <lwip_netconn_do_write+0x110>)
 800ee1a:	480a      	ldr	r0, [pc, #40]	@ (800ee44 <lwip_netconn_do_write+0x108>)
 800ee1c:	f00f fada 	bl	801e3d4 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 800ee20:	e008      	b.n	800ee34 <lwip_netconn_do_write+0xf8>
      } else {
        err = ERR_CONN;
 800ee22:	23f5      	movs	r3, #245	@ 0xf5
 800ee24:	73fb      	strb	r3, [r7, #15]
 800ee26:	e001      	b.n	800ee2c <lwip_netconn_do_write+0xf0>
#else /* LWIP_TCP */
      err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      err = ERR_VAL;
 800ee28:	23fa      	movs	r3, #250	@ 0xfa
 800ee2a:	73fb      	strb	r3, [r7, #15]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  msg->err = err;
 800ee2c:	68bb      	ldr	r3, [r7, #8]
 800ee2e:	7bfa      	ldrb	r2, [r7, #15]
 800ee30:	711a      	strb	r2, [r3, #4]
 800ee32:	e000      	b.n	800ee36 <lwip_netconn_do_write+0xfa>
        return;
 800ee34:	bf00      	nop
  TCPIP_APIMSG_ACK(msg);
}
 800ee36:	3710      	adds	r7, #16
 800ee38:	46bd      	mov	sp, r7
 800ee3a:	bd80      	pop	{r7, pc}
 800ee3c:	080215f8 	.word	0x080215f8
 800ee40:	0802199c 	.word	0x0802199c
 800ee44:	0802163c 	.word	0x0802163c
 800ee48:	08021b24 	.word	0x08021b24
 800ee4c:	080219b8 	.word	0x080219b8
 800ee50:	2000c1bc 	.word	0x2000c1bc

0800ee54 <lwip_netconn_do_getaddr>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_getaddr(void *m)
{
 800ee54:	b580      	push	{r7, lr}
 800ee56:	b084      	sub	sp, #16
 800ee58:	af00      	add	r7, sp, #0
 800ee5a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	60fb      	str	r3, [r7, #12]

  if (msg->conn->pcb.ip != NULL) {
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	685b      	ldr	r3, [r3, #4]
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	f000 8081 	beq.w	800ef6e <lwip_netconn_do_getaddr+0x11a>
    if (msg->msg.ad.local) {
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	7c1b      	ldrb	r3, [r3, #16]
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d007      	beq.n	800ee84 <lwip_netconn_do_getaddr+0x30>
      ip_addr_copy(API_EXPR_DEREF(msg->msg.ad.ipaddr),
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	685a      	ldr	r2, [r3, #4]
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	689b      	ldr	r3, [r3, #8]
 800ee7e:	6812      	ldr	r2, [r2, #0]
 800ee80:	601a      	str	r2, [r3, #0]
 800ee82:	e006      	b.n	800ee92 <lwip_netconn_do_getaddr+0x3e>
                   msg->conn->pcb.ip->local_ip);
    } else {
      ip_addr_copy(API_EXPR_DEREF(msg->msg.ad.ipaddr),
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	685a      	ldr	r2, [r3, #4]
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	689b      	ldr	r3, [r3, #8]
 800ee8e:	6852      	ldr	r2, [r2, #4]
 800ee90:	601a      	str	r2, [r3, #0]
                   msg->conn->pcb.ip->remote_ip);
    }

    msg->err = ERR_OK;
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	2200      	movs	r2, #0
 800ee96:	711a      	strb	r2, [r3, #4]
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	781b      	ldrb	r3, [r3, #0]
 800ee9e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800eea2:	2b40      	cmp	r3, #64	@ 0x40
 800eea4:	d006      	beq.n	800eeb4 <lwip_netconn_do_getaddr+0x60>
 800eea6:	2b40      	cmp	r3, #64	@ 0x40
 800eea8:	dc59      	bgt.n	800ef5e <lwip_netconn_do_getaddr+0x10a>
 800eeaa:	2b10      	cmp	r3, #16
 800eeac:	d032      	beq.n	800ef14 <lwip_netconn_do_getaddr+0xc0>
 800eeae:	2b20      	cmp	r3, #32
 800eeb0:	d010      	beq.n	800eed4 <lwip_netconn_do_getaddr+0x80>
 800eeb2:	e054      	b.n	800ef5e <lwip_netconn_do_getaddr+0x10a>
#if LWIP_RAW
      case NETCONN_RAW:
        if (msg->msg.ad.local) {
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	7c1b      	ldrb	r3, [r3, #16]
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d007      	beq.n	800eecc <lwip_netconn_do_getaddr+0x78>
          API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.raw->protocol;
 800eebc:	68fb      	ldr	r3, [r7, #12]
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	685b      	ldr	r3, [r3, #4]
 800eec2:	7c1a      	ldrb	r2, [r3, #16]
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	68db      	ldr	r3, [r3, #12]
 800eec8:	801a      	strh	r2, [r3, #0]
        } else {
          /* return an error as connecting is only a helper for upper layers */
          msg->err = ERR_CONN;
        }
        break;
 800eeca:	e054      	b.n	800ef76 <lwip_netconn_do_getaddr+0x122>
          msg->err = ERR_CONN;
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	22f5      	movs	r2, #245	@ 0xf5
 800eed0:	711a      	strb	r2, [r3, #4]
        break;
 800eed2:	e050      	b.n	800ef76 <lwip_netconn_do_getaddr+0x122>
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        if (msg->msg.ad.local) {
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	7c1b      	ldrb	r3, [r3, #16]
 800eed8:	2b00      	cmp	r3, #0
 800eeda:	d007      	beq.n	800eeec <lwip_netconn_do_getaddr+0x98>
          API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->local_port;
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	685a      	ldr	r2, [r3, #4]
 800eee2:	68fb      	ldr	r3, [r7, #12]
 800eee4:	68db      	ldr	r3, [r3, #12]
 800eee6:	8a52      	ldrh	r2, [r2, #18]
 800eee8:	801a      	strh	r2, [r3, #0]
            msg->err = ERR_CONN;
          } else {
            API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->remote_port;
          }
        }
        break;
 800eeea:	e044      	b.n	800ef76 <lwip_netconn_do_getaddr+0x122>
          if ((msg->conn->pcb.udp->flags & UDP_FLAGS_CONNECTED) == 0) {
 800eeec:	68fb      	ldr	r3, [r7, #12]
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	685b      	ldr	r3, [r3, #4]
 800eef2:	7c1b      	ldrb	r3, [r3, #16]
 800eef4:	f003 0304 	and.w	r3, r3, #4
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d103      	bne.n	800ef04 <lwip_netconn_do_getaddr+0xb0>
            msg->err = ERR_CONN;
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	22f5      	movs	r2, #245	@ 0xf5
 800ef00:	711a      	strb	r2, [r3, #4]
        break;
 800ef02:	e038      	b.n	800ef76 <lwip_netconn_do_getaddr+0x122>
            API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->remote_port;
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	685a      	ldr	r2, [r3, #4]
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	68db      	ldr	r3, [r3, #12]
 800ef0e:	8a92      	ldrh	r2, [r2, #20]
 800ef10:	801a      	strh	r2, [r3, #0]
        break;
 800ef12:	e030      	b.n	800ef76 <lwip_netconn_do_getaddr+0x122>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        if ((msg->msg.ad.local == 0) &&
 800ef14:	68fb      	ldr	r3, [r7, #12]
 800ef16:	7c1b      	ldrb	r3, [r3, #16]
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d10f      	bne.n	800ef3c <lwip_netconn_do_getaddr+0xe8>
            ((msg->conn->pcb.tcp->state == CLOSED) || (msg->conn->pcb.tcp->state == LISTEN))) {
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	685b      	ldr	r3, [r3, #4]
 800ef22:	7d1b      	ldrb	r3, [r3, #20]
        if ((msg->msg.ad.local == 0) &&
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d005      	beq.n	800ef34 <lwip_netconn_do_getaddr+0xe0>
            ((msg->conn->pcb.tcp->state == CLOSED) || (msg->conn->pcb.tcp->state == LISTEN))) {
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	681b      	ldr	r3, [r3, #0]
 800ef2c:	685b      	ldr	r3, [r3, #4]
 800ef2e:	7d1b      	ldrb	r3, [r3, #20]
 800ef30:	2b01      	cmp	r3, #1
 800ef32:	d103      	bne.n	800ef3c <lwip_netconn_do_getaddr+0xe8>
          /* pcb is not connected and remote name is requested */
          msg->err = ERR_CONN;
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	22f5      	movs	r2, #245	@ 0xf5
 800ef38:	711a      	strb	r2, [r3, #4]
        } else {
          API_EXPR_DEREF(msg->msg.ad.port) = (msg->msg.ad.local ? msg->conn->pcb.tcp->local_port : msg->conn->pcb.tcp->remote_port);
        }
        break;
 800ef3a:	e01c      	b.n	800ef76 <lwip_netconn_do_getaddr+0x122>
          API_EXPR_DEREF(msg->msg.ad.port) = (msg->msg.ad.local ? msg->conn->pcb.tcp->local_port : msg->conn->pcb.tcp->remote_port);
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	7c1b      	ldrb	r3, [r3, #16]
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d004      	beq.n	800ef4e <lwip_netconn_do_getaddr+0xfa>
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	681b      	ldr	r3, [r3, #0]
 800ef48:	685b      	ldr	r3, [r3, #4]
 800ef4a:	8adb      	ldrh	r3, [r3, #22]
 800ef4c:	e003      	b.n	800ef56 <lwip_netconn_do_getaddr+0x102>
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	681b      	ldr	r3, [r3, #0]
 800ef52:	685b      	ldr	r3, [r3, #4]
 800ef54:	8b1b      	ldrh	r3, [r3, #24]
 800ef56:	68fa      	ldr	r2, [r7, #12]
 800ef58:	68d2      	ldr	r2, [r2, #12]
 800ef5a:	8013      	strh	r3, [r2, #0]
        break;
 800ef5c:	e00b      	b.n	800ef76 <lwip_netconn_do_getaddr+0x122>
#endif /* LWIP_TCP */
      default:
        LWIP_ASSERT("invalid netconn_type", 0);
 800ef5e:	4b08      	ldr	r3, [pc, #32]	@ (800ef80 <lwip_netconn_do_getaddr+0x12c>)
 800ef60:	f240 727d 	movw	r2, #1917	@ 0x77d
 800ef64:	4907      	ldr	r1, [pc, #28]	@ (800ef84 <lwip_netconn_do_getaddr+0x130>)
 800ef66:	4808      	ldr	r0, [pc, #32]	@ (800ef88 <lwip_netconn_do_getaddr+0x134>)
 800ef68:	f00f fa34 	bl	801e3d4 <iprintf>
        break;
 800ef6c:	e003      	b.n	800ef76 <lwip_netconn_do_getaddr+0x122>
    }
  } else {
    msg->err = ERR_CONN;
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	22f5      	movs	r2, #245	@ 0xf5
 800ef72:	711a      	strb	r2, [r3, #4]
  }
  TCPIP_APIMSG_ACK(msg);
}
 800ef74:	bf00      	nop
 800ef76:	bf00      	nop
 800ef78:	3710      	adds	r7, #16
 800ef7a:	46bd      	mov	sp, r7
 800ef7c:	bd80      	pop	{r7, pc}
 800ef7e:	bf00      	nop
 800ef80:	080215f8 	.word	0x080215f8
 800ef84:	08021b38 	.word	0x08021b38
 800ef88:	0802163c 	.word	0x0802163c

0800ef8c <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 800ef8c:	b580      	push	{r7, lr}
 800ef8e:	b084      	sub	sp, #16
 800ef90:	af00      	add	r7, sp, #0
 800ef92:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	785b      	ldrb	r3, [r3, #1]
 800ef9e:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	685b      	ldr	r3, [r3, #4]
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	d069      	beq.n	800f07e <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	781b      	ldrb	r3, [r3, #0]
 800efb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 800efb4:	2b10      	cmp	r3, #16
 800efb6:	d162      	bne.n	800f07e <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800efbc:	2b03      	cmp	r3, #3
 800efbe:	d002      	beq.n	800efc6 <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800efc0:	7afb      	ldrb	r3, [r7, #11]
 800efc2:	2b02      	cmp	r3, #2
 800efc4:	d05b      	beq.n	800f07e <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 800efc6:	7afb      	ldrb	r3, [r7, #11]
 800efc8:	2b03      	cmp	r3, #3
 800efca:	d103      	bne.n	800efd4 <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	22f5      	movs	r2, #245	@ 0xf5
 800efd0:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800efd2:	e059      	b.n	800f088 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 800efd4:	7afb      	ldrb	r3, [r7, #11]
 800efd6:	2b01      	cmp	r3, #1
 800efd8:	d103      	bne.n	800efe2 <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	22fb      	movs	r2, #251	@ 0xfb
 800efde:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800efe0:	e052      	b.n	800f088 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 800efe2:	68fb      	ldr	r3, [r7, #12]
 800efe4:	7a1b      	ldrb	r3, [r3, #8]
 800efe6:	f003 0301 	and.w	r3, r3, #1
 800efea:	2b00      	cmp	r3, #0
 800efec:	d004      	beq.n	800eff8 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	4618      	mov	r0, r3
 800eff4:	f7ff f86e 	bl	800e0d4 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	6a1b      	ldr	r3, [r3, #32]
 800effe:	2b00      	cmp	r3, #0
 800f000:	d006      	beq.n	800f010 <lwip_netconn_do_close+0x84>
 800f002:	4b23      	ldr	r3, [pc, #140]	@ (800f090 <lwip_netconn_do_close+0x104>)
 800f004:	f240 72bd 	movw	r2, #1981	@ 0x7bd
 800f008:	4922      	ldr	r1, [pc, #136]	@ (800f094 <lwip_netconn_do_close+0x108>)
 800f00a:	4823      	ldr	r0, [pc, #140]	@ (800f098 <lwip_netconn_do_close+0x10c>)
 800f00c:	f00f f9e2 	bl	801e3d4 <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	2204      	movs	r2, #4
 800f016:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	68fa      	ldr	r2, [r7, #12]
 800f01e:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800f020:	68fb      	ldr	r3, [r7, #12]
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	2100      	movs	r1, #0
 800f026:	4618      	mov	r0, r3
 800f028:	f7ff f8d2 	bl	800e1d0 <lwip_netconn_do_close_internal>
 800f02c:	4603      	mov	r3, r0
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d029      	beq.n	800f086 <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	785b      	ldrb	r3, [r3, #1]
 800f038:	2b04      	cmp	r3, #4
 800f03a:	d006      	beq.n	800f04a <lwip_netconn_do_close+0xbe>
 800f03c:	4b14      	ldr	r3, [pc, #80]	@ (800f090 <lwip_netconn_do_close+0x104>)
 800f03e:	f240 72c2 	movw	r2, #1986	@ 0x7c2
 800f042:	4916      	ldr	r1, [pc, #88]	@ (800f09c <lwip_netconn_do_close+0x110>)
 800f044:	4814      	ldr	r0, [pc, #80]	@ (800f098 <lwip_netconn_do_close+0x10c>)
 800f046:	f00f f9c5 	bl	801e3d4 <iprintf>
        UNLOCK_TCPIP_CORE();
 800f04a:	4815      	ldr	r0, [pc, #84]	@ (800f0a0 <lwip_netconn_do_close+0x114>)
 800f04c:	f00d fb4d 	bl	801c6ea <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	330c      	adds	r3, #12
 800f056:	2100      	movs	r1, #0
 800f058:	4618      	mov	r0, r3
 800f05a:	f00d faa4 	bl	801c5a6 <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 800f05e:	4810      	ldr	r0, [pc, #64]	@ (800f0a0 <lwip_netconn_do_close+0x114>)
 800f060:	f00d fb34 	bl	801c6cc <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800f064:	68fb      	ldr	r3, [r7, #12]
 800f066:	681b      	ldr	r3, [r3, #0]
 800f068:	785b      	ldrb	r3, [r3, #1]
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d00b      	beq.n	800f086 <lwip_netconn_do_close+0xfa>
 800f06e:	4b08      	ldr	r3, [pc, #32]	@ (800f090 <lwip_netconn_do_close+0x104>)
 800f070:	f240 72c6 	movw	r2, #1990	@ 0x7c6
 800f074:	4909      	ldr	r1, [pc, #36]	@ (800f09c <lwip_netconn_do_close+0x110>)
 800f076:	4808      	ldr	r0, [pc, #32]	@ (800f098 <lwip_netconn_do_close+0x10c>)
 800f078:	f00f f9ac 	bl	801e3d4 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 800f07c:	e003      	b.n	800f086 <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 800f07e:	68fb      	ldr	r3, [r7, #12]
 800f080:	22f5      	movs	r2, #245	@ 0xf5
 800f082:	711a      	strb	r2, [r3, #4]
 800f084:	e000      	b.n	800f088 <lwip_netconn_do_close+0xfc>
      return;
 800f086:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 800f088:	3710      	adds	r7, #16
 800f08a:	46bd      	mov	sp, r7
 800f08c:	bd80      	pop	{r7, pc}
 800f08e:	bf00      	nop
 800f090:	080215f8 	.word	0x080215f8
 800f094:	0802199c 	.word	0x0802199c
 800f098:	0802163c 	.word	0x0802163c
 800f09c:	080219b8 	.word	0x080219b8
 800f0a0:	2000c1bc 	.word	0x2000c1bc

0800f0a4 <err_to_errno>:
  EIO            /* ERR_ARG        -16     Illegal argument.        */
};

int
err_to_errno(err_t err)
{
 800f0a4:	b480      	push	{r7}
 800f0a6:	b083      	sub	sp, #12
 800f0a8:	af00      	add	r7, sp, #0
 800f0aa:	4603      	mov	r3, r0
 800f0ac:	71fb      	strb	r3, [r7, #7]
  if ((err > 0) || (-err >= (err_t)LWIP_ARRAYSIZE(err_to_errno_table))) {
 800f0ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	dc04      	bgt.n	800f0c0 <err_to_errno+0x1c>
 800f0b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f0ba:	f113 0f10 	cmn.w	r3, #16
 800f0be:	da01      	bge.n	800f0c4 <err_to_errno+0x20>
    return EIO;
 800f0c0:	2305      	movs	r3, #5
 800f0c2:	e005      	b.n	800f0d0 <err_to_errno+0x2c>
  }
  return err_to_errno_table[-err];
 800f0c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f0c8:	425b      	negs	r3, r3
 800f0ca:	4a04      	ldr	r2, [pc, #16]	@ (800f0dc <err_to_errno+0x38>)
 800f0cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800f0d0:	4618      	mov	r0, r3
 800f0d2:	370c      	adds	r7, #12
 800f0d4:	46bd      	mov	sp, r7
 800f0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0da:	4770      	bx	lr
 800f0dc:	08024c3c 	.word	0x08024c3c

0800f0e0 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 800f0e0:	b580      	push	{r7, lr}
 800f0e2:	b082      	sub	sp, #8
 800f0e4:	af00      	add	r7, sp, #0
 800f0e6:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d013      	beq.n	800f116 <netbuf_delete+0x36>
    if (buf->p != NULL) {
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	d00b      	beq.n	800f10e <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	681b      	ldr	r3, [r3, #0]
 800f0fa:	4618      	mov	r0, r3
 800f0fc:	f003 fa38 	bl	8012570 <pbuf_free>
      buf->p = buf->ptr = NULL;
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	2200      	movs	r2, #0
 800f104:	605a      	str	r2, [r3, #4]
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	685a      	ldr	r2, [r3, #4]
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 800f10e:	6879      	ldr	r1, [r7, #4]
 800f110:	2007      	movs	r0, #7
 800f112:	f002 fb1b 	bl	801174c <memp_free>
  }
}
 800f116:	bf00      	nop
 800f118:	3708      	adds	r7, #8
 800f11a:	46bd      	mov	sp, r7
 800f11c:	bd80      	pop	{r7, pc}
	...

0800f120 <netbuf_free>:
 *
 * @param buf pointer to the netbuf which contains the packet buffer to free
 */
void
netbuf_free(struct netbuf *buf)
{
 800f120:	b580      	push	{r7, lr}
 800f122:	b082      	sub	sp, #8
 800f124:	af00      	add	r7, sp, #0
 800f126:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_free: invalid buf", (buf != NULL), return;);
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d106      	bne.n	800f13c <netbuf_free+0x1c>
 800f12e:	4b0d      	ldr	r3, [pc, #52]	@ (800f164 <netbuf_free+0x44>)
 800f130:	2281      	movs	r2, #129	@ 0x81
 800f132:	490d      	ldr	r1, [pc, #52]	@ (800f168 <netbuf_free+0x48>)
 800f134:	480d      	ldr	r0, [pc, #52]	@ (800f16c <netbuf_free+0x4c>)
 800f136:	f00f f94d 	bl	801e3d4 <iprintf>
 800f13a:	e00f      	b.n	800f15c <netbuf_free+0x3c>
  if (buf->p != NULL) {
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	2b00      	cmp	r3, #0
 800f142:	d004      	beq.n	800f14e <netbuf_free+0x2e>
    pbuf_free(buf->p);
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	4618      	mov	r0, r3
 800f14a:	f003 fa11 	bl	8012570 <pbuf_free>
  }
  buf->p = buf->ptr = NULL;
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	2200      	movs	r2, #0
 800f152:	605a      	str	r2, [r3, #4]
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	685a      	ldr	r2, [r3, #4]
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	601a      	str	r2, [r3, #0]
#if LWIP_CHECKSUM_ON_COPY
  buf->flags = 0;
  buf->toport_chksum = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
}
 800f15c:	3708      	adds	r7, #8
 800f15e:	46bd      	mov	sp, r7
 800f160:	bd80      	pop	{r7, pc}
 800f162:	bf00      	nop
 800f164:	08021b50 	.word	0x08021b50
 800f168:	08021bec 	.word	0x08021bec
 800f16c:	08021ba0 	.word	0x08021ba0

0800f170 <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 800f170:	b580      	push	{r7, lr}
 800f172:	b084      	sub	sp, #16
 800f174:	af00      	add	r7, sp, #0
 800f176:	60f8      	str	r0, [r7, #12]
 800f178:	60b9      	str	r1, [r7, #8]
 800f17a:	4613      	mov	r3, r2
 800f17c:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	2b00      	cmp	r3, #0
 800f182:	d108      	bne.n	800f196 <netbuf_ref+0x26>
 800f184:	4b1c      	ldr	r3, [pc, #112]	@ (800f1f8 <netbuf_ref+0x88>)
 800f186:	2299      	movs	r2, #153	@ 0x99
 800f188:	491c      	ldr	r1, [pc, #112]	@ (800f1fc <netbuf_ref+0x8c>)
 800f18a:	481d      	ldr	r0, [pc, #116]	@ (800f200 <netbuf_ref+0x90>)
 800f18c:	f00f f922 	bl	801e3d4 <iprintf>
 800f190:	f06f 030f 	mvn.w	r3, #15
 800f194:	e02b      	b.n	800f1ee <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d004      	beq.n	800f1a8 <netbuf_ref+0x38>
    pbuf_free(buf->p);
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	4618      	mov	r0, r3
 800f1a4:	f003 f9e4 	bl	8012570 <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 800f1a8:	2241      	movs	r2, #65	@ 0x41
 800f1aa:	2100      	movs	r1, #0
 800f1ac:	2036      	movs	r0, #54	@ 0x36
 800f1ae:	f002 fec9 	bl	8011f44 <pbuf_alloc>
 800f1b2:	4602      	mov	r2, r0
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d105      	bne.n	800f1cc <netbuf_ref+0x5c>
    buf->ptr = NULL;
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	2200      	movs	r2, #0
 800f1c4:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 800f1c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f1ca:	e010      	b.n	800f1ee <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	68ba      	ldr	r2, [r7, #8]
 800f1d2:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	88fa      	ldrh	r2, [r7, #6]
 800f1da:	811a      	strh	r2, [r3, #8]
 800f1dc:	68fa      	ldr	r2, [r7, #12]
 800f1de:	6812      	ldr	r2, [r2, #0]
 800f1e0:	891b      	ldrh	r3, [r3, #8]
 800f1e2:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	681a      	ldr	r2, [r3, #0]
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 800f1ec:	2300      	movs	r3, #0
}
 800f1ee:	4618      	mov	r0, r3
 800f1f0:	3710      	adds	r7, #16
 800f1f2:	46bd      	mov	sp, r7
 800f1f4:	bd80      	pop	{r7, pc}
 800f1f6:	bf00      	nop
 800f1f8:	08021b50 	.word	0x08021b50
 800f1fc:	08021c08 	.word	0x08021c08
 800f200:	08021ba0 	.word	0x08021ba0

0800f204 <tryget_socket_unconn_nouse>:
#endif /* LWIP_NETCONN_FULLDUPLEX */

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn_nouse(int fd)
{
 800f204:	b480      	push	{r7}
 800f206:	b085      	sub	sp, #20
 800f208:	af00      	add	r7, sp, #0
 800f20a:	6078      	str	r0, [r7, #4]
  int s = fd - LWIP_SOCKET_OFFSET;
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	60fb      	str	r3, [r7, #12]
  if ((s < 0) || (s >= NUM_SOCKETS)) {
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	2b00      	cmp	r3, #0
 800f214:	db02      	blt.n	800f21c <tryget_socket_unconn_nouse+0x18>
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	2b03      	cmp	r3, #3
 800f21a:	dd01      	ble.n	800f220 <tryget_socket_unconn_nouse+0x1c>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("tryget_socket_unconn(%d): invalid\n", fd));
    return NULL;
 800f21c:	2300      	movs	r3, #0
 800f21e:	e003      	b.n	800f228 <tryget_socket_unconn_nouse+0x24>
  }
  return &sockets[s];
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	011b      	lsls	r3, r3, #4
 800f224:	4a03      	ldr	r2, [pc, #12]	@ (800f234 <tryget_socket_unconn_nouse+0x30>)
 800f226:	4413      	add	r3, r2
}
 800f228:	4618      	mov	r0, r3
 800f22a:	3714      	adds	r7, #20
 800f22c:	46bd      	mov	sp, r7
 800f22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f232:	4770      	bx	lr
 800f234:	2000c16c 	.word	0x2000c16c

0800f238 <tryget_socket_unconn>:
}

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn(int fd)
{
 800f238:	b580      	push	{r7, lr}
 800f23a:	b084      	sub	sp, #16
 800f23c:	af00      	add	r7, sp, #0
 800f23e:	6078      	str	r0, [r7, #4]
  struct lwip_sock *ret = tryget_socket_unconn_nouse(fd);
 800f240:	6878      	ldr	r0, [r7, #4]
 800f242:	f7ff ffdf 	bl	800f204 <tryget_socket_unconn_nouse>
 800f246:	60f8      	str	r0, [r7, #12]
  if (ret != NULL) {
    if (!sock_inc_used(ret)) {
      return NULL;
    }
  }
  return ret;
 800f248:	68fb      	ldr	r3, [r7, #12]
}
 800f24a:	4618      	mov	r0, r3
 800f24c:	3710      	adds	r7, #16
 800f24e:	46bd      	mov	sp, r7
 800f250:	bd80      	pop	{r7, pc}

0800f252 <tryget_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
tryget_socket(int fd)
{
 800f252:	b580      	push	{r7, lr}
 800f254:	b084      	sub	sp, #16
 800f256:	af00      	add	r7, sp, #0
 800f258:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket_unconn(fd);
 800f25a:	6878      	ldr	r0, [r7, #4]
 800f25c:	f7ff ffec 	bl	800f238 <tryget_socket_unconn>
 800f260:	60f8      	str	r0, [r7, #12]
  if (sock != NULL) {
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	2b00      	cmp	r3, #0
 800f266:	d005      	beq.n	800f274 <tryget_socket+0x22>
    if (sock->conn) {
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	d001      	beq.n	800f274 <tryget_socket+0x22>
      return sock;
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	e000      	b.n	800f276 <tryget_socket+0x24>
    }
    done_socket(sock);
  }
  return NULL;
 800f274:	2300      	movs	r3, #0
}
 800f276:	4618      	mov	r0, r3
 800f278:	3710      	adds	r7, #16
 800f27a:	46bd      	mov	sp, r7
 800f27c:	bd80      	pop	{r7, pc}
	...

0800f280 <get_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
get_socket(int fd)
{
 800f280:	b580      	push	{r7, lr}
 800f282:	b084      	sub	sp, #16
 800f284:	af00      	add	r7, sp, #0
 800f286:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket(fd);
 800f288:	6878      	ldr	r0, [r7, #4]
 800f28a:	f7ff ffe2 	bl	800f252 <tryget_socket>
 800f28e:	60f8      	str	r0, [r7, #12]
  if (!sock) {
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	2b00      	cmp	r3, #0
 800f294:	d104      	bne.n	800f2a0 <get_socket+0x20>
    if ((fd < LWIP_SOCKET_OFFSET) || (fd >= (LWIP_SOCKET_OFFSET + NUM_SOCKETS))) {
      LWIP_DEBUGF(SOCKETS_DEBUG, ("get_socket(%d): invalid\n", fd));
    }
    set_errno(EBADF);
 800f296:	4b05      	ldr	r3, [pc, #20]	@ (800f2ac <get_socket+0x2c>)
 800f298:	2209      	movs	r2, #9
 800f29a:	601a      	str	r2, [r3, #0]
    return NULL;
 800f29c:	2300      	movs	r3, #0
 800f29e:	e000      	b.n	800f2a2 <get_socket+0x22>
  }
  return sock;
 800f2a0:	68fb      	ldr	r3, [r7, #12]
}
 800f2a2:	4618      	mov	r0, r3
 800f2a4:	3710      	adds	r7, #16
 800f2a6:	46bd      	mov	sp, r7
 800f2a8:	bd80      	pop	{r7, pc}
 800f2aa:	bf00      	nop
 800f2ac:	2000f5dc 	.word	0x2000f5dc

0800f2b0 <alloc_socket>:
 *                 0 if socket has been created by socket()
 * @return the index of the new socket; -1 on error
 */
static int
alloc_socket(struct netconn *newconn, int accepted)
{
 800f2b0:	b580      	push	{r7, lr}
 800f2b2:	b084      	sub	sp, #16
 800f2b4:	af00      	add	r7, sp, #0
 800f2b6:	6078      	str	r0, [r7, #4]
 800f2b8:	6039      	str	r1, [r7, #0]
  int i;
  SYS_ARCH_DECL_PROTECT(lev);
  LWIP_UNUSED_ARG(accepted);

  /* allocate a new socket identifier */
  for (i = 0; i < NUM_SOCKETS; ++i) {
 800f2ba:	2300      	movs	r3, #0
 800f2bc:	60fb      	str	r3, [r7, #12]
 800f2be:	e052      	b.n	800f366 <alloc_socket+0xb6>
    /* Protect socket array */
    SYS_ARCH_PROTECT(lev);
 800f2c0:	f00d fa46 	bl	801c750 <sys_arch_protect>
 800f2c4:	60b8      	str	r0, [r7, #8]
    if (!sockets[i].conn) {
 800f2c6:	4a2c      	ldr	r2, [pc, #176]	@ (800f378 <alloc_socket+0xc8>)
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	011b      	lsls	r3, r3, #4
 800f2cc:	4413      	add	r3, r2
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d142      	bne.n	800f35a <alloc_socket+0xaa>
        continue;
      }
      sockets[i].fd_used    = 1;
      sockets[i].fd_free_pending = 0;
#endif
      sockets[i].conn       = newconn;
 800f2d4:	4a28      	ldr	r2, [pc, #160]	@ (800f378 <alloc_socket+0xc8>)
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	011b      	lsls	r3, r3, #4
 800f2da:	4413      	add	r3, r2
 800f2dc:	687a      	ldr	r2, [r7, #4]
 800f2de:	601a      	str	r2, [r3, #0]
      /* The socket is not yet known to anyone, so no need to protect
         after having marked it as used. */
      SYS_ARCH_UNPROTECT(lev);
 800f2e0:	68b8      	ldr	r0, [r7, #8]
 800f2e2:	f00d fa43 	bl	801c76c <sys_arch_unprotect>
      sockets[i].lastdata.pbuf = NULL;
 800f2e6:	4a24      	ldr	r2, [pc, #144]	@ (800f378 <alloc_socket+0xc8>)
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	011b      	lsls	r3, r3, #4
 800f2ec:	4413      	add	r3, r2
 800f2ee:	3304      	adds	r3, #4
 800f2f0:	2200      	movs	r2, #0
 800f2f2:	601a      	str	r2, [r3, #0]
#if LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL
      LWIP_ASSERT("sockets[i].select_waiting == 0", sockets[i].select_waiting == 0);
 800f2f4:	4a20      	ldr	r2, [pc, #128]	@ (800f378 <alloc_socket+0xc8>)
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	011b      	lsls	r3, r3, #4
 800f2fa:	4413      	add	r3, r2
 800f2fc:	330e      	adds	r3, #14
 800f2fe:	781b      	ldrb	r3, [r3, #0]
 800f300:	2b00      	cmp	r3, #0
 800f302:	d006      	beq.n	800f312 <alloc_socket+0x62>
 800f304:	4b1d      	ldr	r3, [pc, #116]	@ (800f37c <alloc_socket+0xcc>)
 800f306:	f240 220e 	movw	r2, #526	@ 0x20e
 800f30a:	491d      	ldr	r1, [pc, #116]	@ (800f380 <alloc_socket+0xd0>)
 800f30c:	481d      	ldr	r0, [pc, #116]	@ (800f384 <alloc_socket+0xd4>)
 800f30e:	f00f f861 	bl	801e3d4 <iprintf>
      sockets[i].rcvevent   = 0;
 800f312:	4a19      	ldr	r2, [pc, #100]	@ (800f378 <alloc_socket+0xc8>)
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	011b      	lsls	r3, r3, #4
 800f318:	4413      	add	r3, r2
 800f31a:	3308      	adds	r3, #8
 800f31c:	2200      	movs	r2, #0
 800f31e:	801a      	strh	r2, [r3, #0]
      /* TCP sendbuf is empty, but the socket is not yet writable until connected
       * (unless it has been created by accept()). */
      sockets[i].sendevent  = (NETCONNTYPE_GROUP(newconn->type) == NETCONN_TCP ? (accepted != 0) : 1);
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	781b      	ldrb	r3, [r3, #0]
 800f324:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f328:	2b10      	cmp	r3, #16
 800f32a:	d102      	bne.n	800f332 <alloc_socket+0x82>
 800f32c:	683b      	ldr	r3, [r7, #0]
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d001      	beq.n	800f336 <alloc_socket+0x86>
 800f332:	2301      	movs	r3, #1
 800f334:	e000      	b.n	800f338 <alloc_socket+0x88>
 800f336:	2300      	movs	r3, #0
 800f338:	b299      	uxth	r1, r3
 800f33a:	4a0f      	ldr	r2, [pc, #60]	@ (800f378 <alloc_socket+0xc8>)
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	011b      	lsls	r3, r3, #4
 800f340:	4413      	add	r3, r2
 800f342:	330a      	adds	r3, #10
 800f344:	460a      	mov	r2, r1
 800f346:	801a      	strh	r2, [r3, #0]
      sockets[i].errevent   = 0;
 800f348:	4a0b      	ldr	r2, [pc, #44]	@ (800f378 <alloc_socket+0xc8>)
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	011b      	lsls	r3, r3, #4
 800f34e:	4413      	add	r3, r2
 800f350:	330c      	adds	r3, #12
 800f352:	2200      	movs	r2, #0
 800f354:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL */
      return i + LWIP_SOCKET_OFFSET;
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	e00a      	b.n	800f370 <alloc_socket+0xc0>
    }
    SYS_ARCH_UNPROTECT(lev);
 800f35a:	68b8      	ldr	r0, [r7, #8]
 800f35c:	f00d fa06 	bl	801c76c <sys_arch_unprotect>
  for (i = 0; i < NUM_SOCKETS; ++i) {
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	3301      	adds	r3, #1
 800f364:	60fb      	str	r3, [r7, #12]
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	2b03      	cmp	r3, #3
 800f36a:	dda9      	ble.n	800f2c0 <alloc_socket+0x10>
  }
  return -1;
 800f36c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800f370:	4618      	mov	r0, r3
 800f372:	3710      	adds	r7, #16
 800f374:	46bd      	mov	sp, r7
 800f376:	bd80      	pop	{r7, pc}
 800f378:	2000c16c 	.word	0x2000c16c
 800f37c:	08021ce8 	.word	0x08021ce8
 800f380:	08021d1c 	.word	0x08021d1c
 800f384:	08021d3c 	.word	0x08021d3c

0800f388 <free_socket_locked>:
 * @param lastdata lastdata is stored here, must be freed externally
 */
static int
free_socket_locked(struct lwip_sock *sock, int is_tcp, struct netconn **conn,
                   union lwip_sock_lastdata *lastdata)
{
 800f388:	b480      	push	{r7}
 800f38a:	b085      	sub	sp, #20
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	60f8      	str	r0, [r7, #12]
 800f390:	60b9      	str	r1, [r7, #8]
 800f392:	607a      	str	r2, [r7, #4]
 800f394:	603b      	str	r3, [r7, #0]
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  LWIP_UNUSED_ARG(is_tcp);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  *lastdata = sock->lastdata;
 800f396:	683b      	ldr	r3, [r7, #0]
 800f398:	68fa      	ldr	r2, [r7, #12]
 800f39a:	6852      	ldr	r2, [r2, #4]
 800f39c:	601a      	str	r2, [r3, #0]
  sock->lastdata.pbuf = NULL;
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	2200      	movs	r2, #0
 800f3a2:	605a      	str	r2, [r3, #4]
  *conn = sock->conn;
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	681a      	ldr	r2, [r3, #0]
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	601a      	str	r2, [r3, #0]
  sock->conn = NULL;
 800f3ac:	68fb      	ldr	r3, [r7, #12]
 800f3ae:	2200      	movs	r2, #0
 800f3b0:	601a      	str	r2, [r3, #0]
  return 1;
 800f3b2:	2301      	movs	r3, #1
}
 800f3b4:	4618      	mov	r0, r3
 800f3b6:	3714      	adds	r7, #20
 800f3b8:	46bd      	mov	sp, r7
 800f3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3be:	4770      	bx	lr

0800f3c0 <free_socket_free_elements>:

/** Free a socket's leftover members.
 */
static void
free_socket_free_elements(int is_tcp, struct netconn *conn, union lwip_sock_lastdata *lastdata)
{
 800f3c0:	b580      	push	{r7, lr}
 800f3c2:	b084      	sub	sp, #16
 800f3c4:	af00      	add	r7, sp, #0
 800f3c6:	60f8      	str	r0, [r7, #12]
 800f3c8:	60b9      	str	r1, [r7, #8]
 800f3ca:	607a      	str	r2, [r7, #4]
  if (lastdata->pbuf != NULL) {
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d00d      	beq.n	800f3f0 <free_socket_free_elements+0x30>
    if (is_tcp) {
 800f3d4:	68fb      	ldr	r3, [r7, #12]
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d005      	beq.n	800f3e6 <free_socket_free_elements+0x26>
      pbuf_free(lastdata->pbuf);
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	4618      	mov	r0, r3
 800f3e0:	f003 f8c6 	bl	8012570 <pbuf_free>
 800f3e4:	e004      	b.n	800f3f0 <free_socket_free_elements+0x30>
    } else {
      netbuf_delete(lastdata->netbuf);
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	681b      	ldr	r3, [r3, #0]
 800f3ea:	4618      	mov	r0, r3
 800f3ec:	f7ff fe78 	bl	800f0e0 <netbuf_delete>
    }
  }
  if (conn != NULL) {
 800f3f0:	68bb      	ldr	r3, [r7, #8]
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d002      	beq.n	800f3fc <free_socket_free_elements+0x3c>
    /* netconn_prepare_delete() has already been called, here we only free the conn */
    netconn_delete(conn);
 800f3f6:	68b8      	ldr	r0, [r7, #8]
 800f3f8:	f7fd fc1c 	bl	800cc34 <netconn_delete>
  }
}
 800f3fc:	bf00      	nop
 800f3fe:	3710      	adds	r7, #16
 800f400:	46bd      	mov	sp, r7
 800f402:	bd80      	pop	{r7, pc}

0800f404 <free_socket>:
 * @param sock the socket to free
 * @param is_tcp != 0 for TCP sockets, used to free lastdata
 */
static void
free_socket(struct lwip_sock *sock, int is_tcp)
{
 800f404:	b580      	push	{r7, lr}
 800f406:	b086      	sub	sp, #24
 800f408:	af00      	add	r7, sp, #0
 800f40a:	6078      	str	r0, [r7, #4]
 800f40c:	6039      	str	r1, [r7, #0]
  struct netconn *conn;
  union lwip_sock_lastdata lastdata;
  SYS_ARCH_DECL_PROTECT(lev);

  /* Protect socket array */
  SYS_ARCH_PROTECT(lev);
 800f40e:	f00d f99f 	bl	801c750 <sys_arch_protect>
 800f412:	6178      	str	r0, [r7, #20]

  freed = free_socket_locked(sock, is_tcp, &conn, &lastdata);
 800f414:	f107 0308 	add.w	r3, r7, #8
 800f418:	f107 020c 	add.w	r2, r7, #12
 800f41c:	6839      	ldr	r1, [r7, #0]
 800f41e:	6878      	ldr	r0, [r7, #4]
 800f420:	f7ff ffb2 	bl	800f388 <free_socket_locked>
 800f424:	6138      	str	r0, [r7, #16]
  SYS_ARCH_UNPROTECT(lev);
 800f426:	6978      	ldr	r0, [r7, #20]
 800f428:	f00d f9a0 	bl	801c76c <sys_arch_unprotect>
  /* don't use 'sock' after this line, as another task might have allocated it */

  if (freed) {
 800f42c:	693b      	ldr	r3, [r7, #16]
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d006      	beq.n	800f440 <free_socket+0x3c>
    free_socket_free_elements(is_tcp, conn, &lastdata);
 800f432:	68fb      	ldr	r3, [r7, #12]
 800f434:	f107 0208 	add.w	r2, r7, #8
 800f438:	4619      	mov	r1, r3
 800f43a:	6838      	ldr	r0, [r7, #0]
 800f43c:	f7ff ffc0 	bl	800f3c0 <free_socket_free_elements>
  }
}
 800f440:	bf00      	nop
 800f442:	3718      	adds	r7, #24
 800f444:	46bd      	mov	sp, r7
 800f446:	bd80      	pop	{r7, pc}

0800f448 <lwip_accept>:
 * Exceptions are documented!
 */

int
lwip_accept(int s, struct sockaddr *addr, socklen_t *addrlen)
{
 800f448:	b590      	push	{r4, r7, lr}
 800f44a:	b099      	sub	sp, #100	@ 0x64
 800f44c:	af00      	add	r7, sp, #0
 800f44e:	60f8      	str	r0, [r7, #12]
 800f450:	60b9      	str	r1, [r7, #8]
 800f452:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock, *nsock;
  struct netconn *newconn;
  ip_addr_t naddr;
  u16_t port = 0;
 800f454:	2300      	movs	r3, #0
 800f456:	84fb      	strh	r3, [r7, #38]	@ 0x26
  err_t err;
  int recvevent;
  SYS_ARCH_DECL_PROTECT(lev);

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_accept(%d)...\n", s));
  sock = get_socket(s);
 800f458:	68f8      	ldr	r0, [r7, #12]
 800f45a:	f7ff ff11 	bl	800f280 <get_socket>
 800f45e:	65b8      	str	r0, [r7, #88]	@ 0x58
  if (!sock) {
 800f460:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f462:	2b00      	cmp	r3, #0
 800f464:	d102      	bne.n	800f46c <lwip_accept+0x24>
    return -1;
 800f466:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f46a:	e0f8      	b.n	800f65e <lwip_accept+0x216>
  }

  /* wait for a new connection */
  err = netconn_accept(sock->conn, &newconn);
 800f46c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800f474:	4611      	mov	r1, r2
 800f476:	4618      	mov	r0, r3
 800f478:	f7fd fcae 	bl	800cdd8 <netconn_accept>
 800f47c:	4603      	mov	r3, r0
 800f47e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  if (err != ERR_OK) {
 800f482:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800f486:	2b00      	cmp	r3, #0
 800f488:	d02c      	beq.n	800f4e4 <lwip_accept+0x9c>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_accept(%d): netconn_acept failed, err=%d\n", s, err));
    if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) != NETCONN_TCP) {
 800f48a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	781b      	ldrb	r3, [r3, #0]
 800f490:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f494:	2b10      	cmp	r3, #16
 800f496:	d008      	beq.n	800f4aa <lwip_accept+0x62>
      sock_set_errno(sock, EOPNOTSUPP);
 800f498:	235f      	movs	r3, #95	@ 0x5f
 800f49a:	633b      	str	r3, [r7, #48]	@ 0x30
 800f49c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d01d      	beq.n	800f4de <lwip_accept+0x96>
 800f4a2:	4a71      	ldr	r2, [pc, #452]	@ (800f668 <lwip_accept+0x220>)
 800f4a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4a6:	6013      	str	r3, [r2, #0]
 800f4a8:	e019      	b.n	800f4de <lwip_accept+0x96>
    } else if (err == ERR_CLSD) {
 800f4aa:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800f4ae:	f113 0f0f 	cmn.w	r3, #15
 800f4b2:	d108      	bne.n	800f4c6 <lwip_accept+0x7e>
      sock_set_errno(sock, EINVAL);
 800f4b4:	2316      	movs	r3, #22
 800f4b6:	637b      	str	r3, [r7, #52]	@ 0x34
 800f4b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d00f      	beq.n	800f4de <lwip_accept+0x96>
 800f4be:	4a6a      	ldr	r2, [pc, #424]	@ (800f668 <lwip_accept+0x220>)
 800f4c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4c2:	6013      	str	r3, [r2, #0]
 800f4c4:	e00b      	b.n	800f4de <lwip_accept+0x96>
    } else {
      sock_set_errno(sock, err_to_errno(err));
 800f4c6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800f4ca:	4618      	mov	r0, r3
 800f4cc:	f7ff fdea 	bl	800f0a4 <err_to_errno>
 800f4d0:	63b8      	str	r0, [r7, #56]	@ 0x38
 800f4d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d002      	beq.n	800f4de <lwip_accept+0x96>
 800f4d8:	4a63      	ldr	r2, [pc, #396]	@ (800f668 <lwip_accept+0x220>)
 800f4da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4dc:	6013      	str	r3, [r2, #0]
    }
    done_socket(sock);
    return -1;
 800f4de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f4e2:	e0bc      	b.n	800f65e <lwip_accept+0x216>
  }
  LWIP_ASSERT("newconn != NULL", newconn != NULL);
 800f4e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	d106      	bne.n	800f4f8 <lwip_accept+0xb0>
 800f4ea:	4b60      	ldr	r3, [pc, #384]	@ (800f66c <lwip_accept+0x224>)
 800f4ec:	f240 228b 	movw	r2, #651	@ 0x28b
 800f4f0:	495f      	ldr	r1, [pc, #380]	@ (800f670 <lwip_accept+0x228>)
 800f4f2:	4860      	ldr	r0, [pc, #384]	@ (800f674 <lwip_accept+0x22c>)
 800f4f4:	f00e ff6e 	bl	801e3d4 <iprintf>

  newsock = alloc_socket(newconn, 1);
 800f4f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4fa:	2101      	movs	r1, #1
 800f4fc:	4618      	mov	r0, r3
 800f4fe:	f7ff fed7 	bl	800f2b0 <alloc_socket>
 800f502:	6538      	str	r0, [r7, #80]	@ 0x50
  if (newsock == -1) {
 800f504:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f506:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f50a:	d10e      	bne.n	800f52a <lwip_accept+0xe2>
    netconn_delete(newconn);
 800f50c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f50e:	4618      	mov	r0, r3
 800f510:	f7fd fb90 	bl	800cc34 <netconn_delete>
    sock_set_errno(sock, ENFILE);
 800f514:	2317      	movs	r3, #23
 800f516:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f518:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d002      	beq.n	800f524 <lwip_accept+0xdc>
 800f51e:	4a52      	ldr	r2, [pc, #328]	@ (800f668 <lwip_accept+0x220>)
 800f520:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f522:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 800f524:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f528:	e099      	b.n	800f65e <lwip_accept+0x216>
  }
  LWIP_ASSERT("invalid socket index", (newsock >= LWIP_SOCKET_OFFSET) && (newsock < NUM_SOCKETS + LWIP_SOCKET_OFFSET));
 800f52a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	db02      	blt.n	800f536 <lwip_accept+0xee>
 800f530:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f532:	2b03      	cmp	r3, #3
 800f534:	dd06      	ble.n	800f544 <lwip_accept+0xfc>
 800f536:	4b4d      	ldr	r3, [pc, #308]	@ (800f66c <lwip_accept+0x224>)
 800f538:	f44f 7225 	mov.w	r2, #660	@ 0x294
 800f53c:	494e      	ldr	r1, [pc, #312]	@ (800f678 <lwip_accept+0x230>)
 800f53e:	484d      	ldr	r0, [pc, #308]	@ (800f674 <lwip_accept+0x22c>)
 800f540:	f00e ff48 	bl	801e3d4 <iprintf>
  nsock = &sockets[newsock - LWIP_SOCKET_OFFSET];
 800f544:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f546:	011b      	lsls	r3, r3, #4
 800f548:	4a4c      	ldr	r2, [pc, #304]	@ (800f67c <lwip_accept+0x234>)
 800f54a:	4413      	add	r3, r2
 800f54c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  /* See event_callback: If data comes in right away after an accept, even
   * though the server task might not have created a new socket yet.
   * In that case, newconn->socket is counted down (newconn->socket--),
   * so nsock->rcvevent is >= 1 here!
   */
  SYS_ARCH_PROTECT(lev);
 800f54e:	f00d f8ff 	bl	801c750 <sys_arch_protect>
 800f552:	64b8      	str	r0, [r7, #72]	@ 0x48
  recvevent = (s16_t)(-1 - newconn->socket);
 800f554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f556:	699b      	ldr	r3, [r3, #24]
 800f558:	b21b      	sxth	r3, r3
 800f55a:	43db      	mvns	r3, r3
 800f55c:	b21b      	sxth	r3, r3
 800f55e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  newconn->socket = newsock;
 800f560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f562:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f564:	619a      	str	r2, [r3, #24]
  SYS_ARCH_UNPROTECT(lev);
 800f566:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800f568:	f00d f900 	bl	801c76c <sys_arch_unprotect>

  if (newconn->callback) {
 800f56c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f56e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f570:	2b00      	cmp	r3, #0
 800f572:	d012      	beq.n	800f59a <lwip_accept+0x152>
    LOCK_TCPIP_CORE();
 800f574:	4842      	ldr	r0, [pc, #264]	@ (800f680 <lwip_accept+0x238>)
 800f576:	f00d f8a9 	bl	801c6cc <sys_mutex_lock>
    while (recvevent > 0) {
 800f57a:	e008      	b.n	800f58e <lwip_accept+0x146>
      recvevent--;
 800f57c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f57e:	3b01      	subs	r3, #1
 800f580:	65fb      	str	r3, [r7, #92]	@ 0x5c
      newconn->callback(newconn, NETCONN_EVT_RCVPLUS, 0);
 800f582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f586:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f588:	2200      	movs	r2, #0
 800f58a:	2100      	movs	r1, #0
 800f58c:	4798      	blx	r3
    while (recvevent > 0) {
 800f58e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f590:	2b00      	cmp	r3, #0
 800f592:	dcf3      	bgt.n	800f57c <lwip_accept+0x134>
    }
    UNLOCK_TCPIP_CORE();
 800f594:	483a      	ldr	r0, [pc, #232]	@ (800f680 <lwip_accept+0x238>)
 800f596:	f00d f8a8 	bl	801c6ea <sys_mutex_unlock>
  }

  /* Note that POSIX only requires us to check addr is non-NULL. addrlen must
   * not be NULL if addr is valid.
   */
  if ((addr != NULL) && (addrlen != NULL)) {
 800f59a:	68bb      	ldr	r3, [r7, #8]
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	d055      	beq.n	800f64c <lwip_accept+0x204>
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d052      	beq.n	800f64c <lwip_accept+0x204>
    union sockaddr_aligned tempaddr;
    /* get the IP address and port of the remote host */
    err = netconn_peer(newconn, &naddr, &port);
 800f5a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f5a8:	f107 0226 	add.w	r2, r7, #38	@ 0x26
 800f5ac:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800f5b0:	2300      	movs	r3, #0
 800f5b2:	f7fd fb5b 	bl	800cc6c <netconn_getaddr>
 800f5b6:	4603      	mov	r3, r0
 800f5b8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    if (err != ERR_OK) {
 800f5bc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d016      	beq.n	800f5f2 <lwip_accept+0x1aa>
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_accept(%d): netconn_peer failed, err=%d\n", s, err));
      netconn_delete(newconn);
 800f5c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5c6:	4618      	mov	r0, r3
 800f5c8:	f7fd fb34 	bl	800cc34 <netconn_delete>
      free_socket(nsock, 1);
 800f5cc:	2101      	movs	r1, #1
 800f5ce:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800f5d0:	f7ff ff18 	bl	800f404 <free_socket>
      sock_set_errno(sock, err_to_errno(err));
 800f5d4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800f5d8:	4618      	mov	r0, r3
 800f5da:	f7ff fd63 	bl	800f0a4 <err_to_errno>
 800f5de:	6478      	str	r0, [r7, #68]	@ 0x44
 800f5e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d002      	beq.n	800f5ec <lwip_accept+0x1a4>
 800f5e6:	4a20      	ldr	r2, [pc, #128]	@ (800f668 <lwip_accept+0x220>)
 800f5e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f5ea:	6013      	str	r3, [r2, #0]
      done_socket(sock);
      return -1;
 800f5ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f5f0:	e035      	b.n	800f65e <lwip_accept+0x216>
    }

    IPADDR_PORT_TO_SOCKADDR(&tempaddr, &naddr, port);
 800f5f2:	f107 0314 	add.w	r3, r7, #20
 800f5f6:	2210      	movs	r2, #16
 800f5f8:	701a      	strb	r2, [r3, #0]
 800f5fa:	f107 0314 	add.w	r3, r7, #20
 800f5fe:	2202      	movs	r2, #2
 800f600:	705a      	strb	r2, [r3, #1]
 800f602:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f604:	f107 0414 	add.w	r4, r7, #20
 800f608:	4618      	mov	r0, r3
 800f60a:	f001 fb55 	bl	8010cb8 <lwip_htons>
 800f60e:	4603      	mov	r3, r0
 800f610:	8063      	strh	r3, [r4, #2]
 800f612:	f107 0314 	add.w	r3, r7, #20
 800f616:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f618:	605a      	str	r2, [r3, #4]
 800f61a:	f107 0314 	add.w	r3, r7, #20
 800f61e:	3308      	adds	r3, #8
 800f620:	2208      	movs	r2, #8
 800f622:	2100      	movs	r1, #0
 800f624:	4618      	mov	r0, r3
 800f626:	f00e ff11 	bl	801e44c <memset>
    if (*addrlen > tempaddr.sa.sa_len) {
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	681b      	ldr	r3, [r3, #0]
 800f62e:	7d3a      	ldrb	r2, [r7, #20]
 800f630:	4293      	cmp	r3, r2
 800f632:	d903      	bls.n	800f63c <lwip_accept+0x1f4>
      *addrlen = tempaddr.sa.sa_len;
 800f634:	7d3b      	ldrb	r3, [r7, #20]
 800f636:	461a      	mov	r2, r3
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	601a      	str	r2, [r3, #0]
    }
    MEMCPY(addr, &tempaddr, *addrlen);
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	681a      	ldr	r2, [r3, #0]
 800f640:	f107 0314 	add.w	r3, r7, #20
 800f644:	4619      	mov	r1, r3
 800f646:	68b8      	ldr	r0, [r7, #8]
 800f648:	f00e ffc0 	bl	801e5cc <memcpy>
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F"\n", port));
  } else {
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_accept(%d) returning new sock=%d", s, newsock));
  }

  sock_set_errno(sock, 0);
 800f64c:	2300      	movs	r3, #0
 800f64e:	643b      	str	r3, [r7, #64]	@ 0x40
 800f650:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f652:	2b00      	cmp	r3, #0
 800f654:	d002      	beq.n	800f65c <lwip_accept+0x214>
 800f656:	4a04      	ldr	r2, [pc, #16]	@ (800f668 <lwip_accept+0x220>)
 800f658:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f65a:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  done_socket(nsock);
  return newsock;
 800f65c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800f65e:	4618      	mov	r0, r3
 800f660:	3764      	adds	r7, #100	@ 0x64
 800f662:	46bd      	mov	sp, r7
 800f664:	bd90      	pop	{r4, r7, pc}
 800f666:	bf00      	nop
 800f668:	2000f5dc 	.word	0x2000f5dc
 800f66c:	08021ce8 	.word	0x08021ce8
 800f670:	08021d64 	.word	0x08021d64
 800f674:	08021d3c 	.word	0x08021d3c
 800f678:	08021d74 	.word	0x08021d74
 800f67c:	2000c16c 	.word	0x2000c16c
 800f680:	2000c1bc 	.word	0x2000c1bc

0800f684 <lwip_bind>:

int
lwip_bind(int s, const struct sockaddr *name, socklen_t namelen)
{
 800f684:	b580      	push	{r7, lr}
 800f686:	b08a      	sub	sp, #40	@ 0x28
 800f688:	af00      	add	r7, sp, #0
 800f68a:	60f8      	str	r0, [r7, #12]
 800f68c:	60b9      	str	r1, [r7, #8]
 800f68e:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock;
  ip_addr_t local_addr;
  u16_t local_port;
  err_t err;

  sock = get_socket(s);
 800f690:	68f8      	ldr	r0, [r7, #12]
 800f692:	f7ff fdf5 	bl	800f280 <get_socket>
 800f696:	6278      	str	r0, [r7, #36]	@ 0x24
  if (!sock) {
 800f698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d102      	bne.n	800f6a4 <lwip_bind+0x20>
    return -1;
 800f69e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f6a2:	e051      	b.n	800f748 <lwip_bind+0xc4>
    done_socket(sock);
    return -1;
  }

  /* check size, family and alignment of 'name' */
  LWIP_ERROR("lwip_bind: invalid address", (IS_SOCK_ADDR_LEN_VALID(namelen) &&
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	2b10      	cmp	r3, #16
 800f6a8:	d108      	bne.n	800f6bc <lwip_bind+0x38>
 800f6aa:	68bb      	ldr	r3, [r7, #8]
 800f6ac:	785b      	ldrb	r3, [r3, #1]
 800f6ae:	2b02      	cmp	r3, #2
 800f6b0:	d104      	bne.n	800f6bc <lwip_bind+0x38>
 800f6b2:	68bb      	ldr	r3, [r7, #8]
 800f6b4:	f003 0303 	and.w	r3, r3, #3
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d014      	beq.n	800f6e6 <lwip_bind+0x62>
 800f6bc:	4b24      	ldr	r3, [pc, #144]	@ (800f750 <lwip_bind+0xcc>)
 800f6be:	f240 22e2 	movw	r2, #738	@ 0x2e2
 800f6c2:	4924      	ldr	r1, [pc, #144]	@ (800f754 <lwip_bind+0xd0>)
 800f6c4:	4824      	ldr	r0, [pc, #144]	@ (800f758 <lwip_bind+0xd4>)
 800f6c6:	f00e fe85 	bl	801e3d4 <iprintf>
 800f6ca:	f06f 000f 	mvn.w	r0, #15
 800f6ce:	f7ff fce9 	bl	800f0a4 <err_to_errno>
 800f6d2:	6178      	str	r0, [r7, #20]
 800f6d4:	697b      	ldr	r3, [r7, #20]
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d002      	beq.n	800f6e0 <lwip_bind+0x5c>
 800f6da:	4a20      	ldr	r2, [pc, #128]	@ (800f75c <lwip_bind+0xd8>)
 800f6dc:	697b      	ldr	r3, [r7, #20]
 800f6de:	6013      	str	r3, [r2, #0]
 800f6e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f6e4:	e030      	b.n	800f748 <lwip_bind+0xc4>
             IS_SOCK_ADDR_TYPE_VALID(name) && IS_SOCK_ADDR_ALIGNED(name)),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(namelen);

  SOCKADDR_TO_IPADDR_PORT(name, &local_addr, local_port);
 800f6e6:	68bb      	ldr	r3, [r7, #8]
 800f6e8:	685b      	ldr	r3, [r3, #4]
 800f6ea:	613b      	str	r3, [r7, #16]
 800f6ec:	68bb      	ldr	r3, [r7, #8]
 800f6ee:	885b      	ldrh	r3, [r3, #2]
 800f6f0:	4618      	mov	r0, r3
 800f6f2:	f001 fae1 	bl	8010cb8 <lwip_htons>
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	847b      	strh	r3, [r7, #34]	@ 0x22
    unmap_ipv4_mapped_ipv6(ip_2_ip4(&local_addr), ip_2_ip6(&local_addr));
    IP_SET_TYPE_VAL(local_addr, IPADDR_TYPE_V4);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  err = netconn_bind(sock->conn, &local_addr, local_port);
 800f6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800f700:	f107 0110 	add.w	r1, r7, #16
 800f704:	4618      	mov	r0, r3
 800f706:	f7fd fb03 	bl	800cd10 <netconn_bind>
 800f70a:	4603      	mov	r3, r0
 800f70c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

  if (err != ERR_OK) {
 800f710:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800f714:	2b00      	cmp	r3, #0
 800f716:	d00e      	beq.n	800f736 <lwip_bind+0xb2>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) failed, err=%d\n", s, err));
    sock_set_errno(sock, err_to_errno(err));
 800f718:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800f71c:	4618      	mov	r0, r3
 800f71e:	f7ff fcc1 	bl	800f0a4 <err_to_errno>
 800f722:	61b8      	str	r0, [r7, #24]
 800f724:	69bb      	ldr	r3, [r7, #24]
 800f726:	2b00      	cmp	r3, #0
 800f728:	d002      	beq.n	800f730 <lwip_bind+0xac>
 800f72a:	4a0c      	ldr	r2, [pc, #48]	@ (800f75c <lwip_bind+0xd8>)
 800f72c:	69bb      	ldr	r3, [r7, #24]
 800f72e:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 800f730:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f734:	e008      	b.n	800f748 <lwip_bind+0xc4>
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) succeeded\n", s));
  sock_set_errno(sock, 0);
 800f736:	2300      	movs	r3, #0
 800f738:	61fb      	str	r3, [r7, #28]
 800f73a:	69fb      	ldr	r3, [r7, #28]
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d002      	beq.n	800f746 <lwip_bind+0xc2>
 800f740:	4a06      	ldr	r2, [pc, #24]	@ (800f75c <lwip_bind+0xd8>)
 800f742:	69fb      	ldr	r3, [r7, #28]
 800f744:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return 0;
 800f746:	2300      	movs	r3, #0
}
 800f748:	4618      	mov	r0, r3
 800f74a:	3728      	adds	r7, #40	@ 0x28
 800f74c:	46bd      	mov	sp, r7
 800f74e:	bd80      	pop	{r7, pc}
 800f750:	08021ce8 	.word	0x08021ce8
 800f754:	08021d8c 	.word	0x08021d8c
 800f758:	08021d3c 	.word	0x08021d3c
 800f75c:	2000f5dc 	.word	0x2000f5dc

0800f760 <lwip_close>:

int
lwip_close(int s)
{
 800f760:	b580      	push	{r7, lr}
 800f762:	b086      	sub	sp, #24
 800f764:	af00      	add	r7, sp, #0
 800f766:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock;
  int is_tcp = 0;
 800f768:	2300      	movs	r3, #0
 800f76a:	617b      	str	r3, [r7, #20]
  err_t err;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_close(%d)\n", s));

  sock = get_socket(s);
 800f76c:	6878      	ldr	r0, [r7, #4]
 800f76e:	f7ff fd87 	bl	800f280 <get_socket>
 800f772:	6138      	str	r0, [r7, #16]
  if (!sock) {
 800f774:	693b      	ldr	r3, [r7, #16]
 800f776:	2b00      	cmp	r3, #0
 800f778:	d102      	bne.n	800f780 <lwip_close+0x20>
    return -1;
 800f77a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f77e:	e039      	b.n	800f7f4 <lwip_close+0x94>
  }

  if (sock->conn != NULL) {
 800f780:	693b      	ldr	r3, [r7, #16]
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	2b00      	cmp	r3, #0
 800f786:	d00b      	beq.n	800f7a0 <lwip_close+0x40>
    is_tcp = NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP;
 800f788:	693b      	ldr	r3, [r7, #16]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	781b      	ldrb	r3, [r3, #0]
 800f78e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f792:	2b10      	cmp	r3, #16
 800f794:	bf0c      	ite	eq
 800f796:	2301      	moveq	r3, #1
 800f798:	2300      	movne	r3, #0
 800f79a:	b2db      	uxtb	r3, r3
 800f79c:	617b      	str	r3, [r7, #20]
 800f79e:	e00a      	b.n	800f7b6 <lwip_close+0x56>
  } else {
    LWIP_ASSERT("sock->lastdata == NULL", sock->lastdata.pbuf == NULL);
 800f7a0:	693b      	ldr	r3, [r7, #16]
 800f7a2:	685b      	ldr	r3, [r3, #4]
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d006      	beq.n	800f7b6 <lwip_close+0x56>
 800f7a8:	4b14      	ldr	r3, [pc, #80]	@ (800f7fc <lwip_close+0x9c>)
 800f7aa:	f44f 7245 	mov.w	r2, #788	@ 0x314
 800f7ae:	4914      	ldr	r1, [pc, #80]	@ (800f800 <lwip_close+0xa0>)
 800f7b0:	4814      	ldr	r0, [pc, #80]	@ (800f804 <lwip_close+0xa4>)
 800f7b2:	f00e fe0f 	bl	801e3d4 <iprintf>
#if LWIP_IPV6_MLD
  /* drop all possibly joined MLD6 memberships */
  lwip_socket_drop_registered_mld6_memberships(s);
#endif /* LWIP_IPV6_MLD */

  err = netconn_prepare_delete(sock->conn);
 800f7b6:	693b      	ldr	r3, [r7, #16]
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	4618      	mov	r0, r3
 800f7bc:	f7fd fa16 	bl	800cbec <netconn_prepare_delete>
 800f7c0:	4603      	mov	r3, r0
 800f7c2:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 800f7c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d00e      	beq.n	800f7ea <lwip_close+0x8a>
    sock_set_errno(sock, err_to_errno(err));
 800f7cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f7d0:	4618      	mov	r0, r3
 800f7d2:	f7ff fc67 	bl	800f0a4 <err_to_errno>
 800f7d6:	60b8      	str	r0, [r7, #8]
 800f7d8:	68bb      	ldr	r3, [r7, #8]
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d002      	beq.n	800f7e4 <lwip_close+0x84>
 800f7de:	4a0a      	ldr	r2, [pc, #40]	@ (800f808 <lwip_close+0xa8>)
 800f7e0:	68bb      	ldr	r3, [r7, #8]
 800f7e2:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 800f7e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f7e8:	e004      	b.n	800f7f4 <lwip_close+0x94>
  }

  free_socket(sock, is_tcp);
 800f7ea:	6979      	ldr	r1, [r7, #20]
 800f7ec:	6938      	ldr	r0, [r7, #16]
 800f7ee:	f7ff fe09 	bl	800f404 <free_socket>
  set_errno(0);
  return 0;
 800f7f2:	2300      	movs	r3, #0
}
 800f7f4:	4618      	mov	r0, r3
 800f7f6:	3718      	adds	r7, #24
 800f7f8:	46bd      	mov	sp, r7
 800f7fa:	bd80      	pop	{r7, pc}
 800f7fc:	08021ce8 	.word	0x08021ce8
 800f800:	08021da8 	.word	0x08021da8
 800f804:	08021d3c 	.word	0x08021d3c
 800f808:	2000f5dc 	.word	0x2000f5dc

0800f80c <lwip_listen>:
 * @param backlog (ATTENTION: needs TCP_LISTEN_BACKLOG=1)
 * @return 0 on success, non-zero on failure
 */
int
lwip_listen(int s, int backlog)
{
 800f80c:	b580      	push	{r7, lr}
 800f80e:	b088      	sub	sp, #32
 800f810:	af00      	add	r7, sp, #0
 800f812:	6078      	str	r0, [r7, #4]
 800f814:	6039      	str	r1, [r7, #0]
  struct lwip_sock *sock;
  err_t err;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_listen(%d, backlog=%d)\n", s, backlog));

  sock = get_socket(s);
 800f816:	6878      	ldr	r0, [r7, #4]
 800f818:	f7ff fd32 	bl	800f280 <get_socket>
 800f81c:	61f8      	str	r0, [r7, #28]
  if (!sock) {
 800f81e:	69fb      	ldr	r3, [r7, #28]
 800f820:	2b00      	cmp	r3, #0
 800f822:	d102      	bne.n	800f82a <lwip_listen+0x1e>
    return -1;
 800f824:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f828:	e03e      	b.n	800f8a8 <lwip_listen+0x9c>
  }

  /* limit the "backlog" parameter to fit in an u8_t */
  backlog = LWIP_MIN(LWIP_MAX(backlog, 0), 0xff);
 800f82a:	683b      	ldr	r3, [r7, #0]
 800f82c:	2bfe      	cmp	r3, #254	@ 0xfe
 800f82e:	dc03      	bgt.n	800f838 <lwip_listen+0x2c>
 800f830:	683b      	ldr	r3, [r7, #0]
 800f832:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f836:	e000      	b.n	800f83a <lwip_listen+0x2e>
 800f838:	23ff      	movs	r3, #255	@ 0xff
 800f83a:	603b      	str	r3, [r7, #0]

  err = netconn_listen_with_backlog(sock->conn, (u8_t)backlog);
 800f83c:	69fb      	ldr	r3, [r7, #28]
 800f83e:	681b      	ldr	r3, [r3, #0]
 800f840:	683a      	ldr	r2, [r7, #0]
 800f842:	b2d2      	uxtb	r2, r2
 800f844:	4611      	mov	r1, r2
 800f846:	4618      	mov	r0, r3
 800f848:	f7fd fa9a 	bl	800cd80 <netconn_listen_with_backlog>
 800f84c:	4603      	mov	r3, r0
 800f84e:	76fb      	strb	r3, [r7, #27]

  if (err != ERR_OK) {
 800f850:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800f854:	2b00      	cmp	r3, #0
 800f856:	d01e      	beq.n	800f896 <lwip_listen+0x8a>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_listen(%d) failed, err=%d\n", s, err));
    if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) != NETCONN_TCP) {
 800f858:	69fb      	ldr	r3, [r7, #28]
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	781b      	ldrb	r3, [r3, #0]
 800f85e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f862:	2b10      	cmp	r3, #16
 800f864:	d008      	beq.n	800f878 <lwip_listen+0x6c>
      sock_set_errno(sock, EOPNOTSUPP);
 800f866:	235f      	movs	r3, #95	@ 0x5f
 800f868:	60fb      	str	r3, [r7, #12]
 800f86a:	68fb      	ldr	r3, [r7, #12]
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	d00f      	beq.n	800f890 <lwip_listen+0x84>
 800f870:	4a0f      	ldr	r2, [pc, #60]	@ (800f8b0 <lwip_listen+0xa4>)
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	6013      	str	r3, [r2, #0]
 800f876:	e00b      	b.n	800f890 <lwip_listen+0x84>
    } else {
      sock_set_errno(sock, err_to_errno(err));
 800f878:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800f87c:	4618      	mov	r0, r3
 800f87e:	f7ff fc11 	bl	800f0a4 <err_to_errno>
 800f882:	6138      	str	r0, [r7, #16]
 800f884:	693b      	ldr	r3, [r7, #16]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d002      	beq.n	800f890 <lwip_listen+0x84>
 800f88a:	4a09      	ldr	r2, [pc, #36]	@ (800f8b0 <lwip_listen+0xa4>)
 800f88c:	693b      	ldr	r3, [r7, #16]
 800f88e:	6013      	str	r3, [r2, #0]
    }
    done_socket(sock);
    return -1;
 800f890:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f894:	e008      	b.n	800f8a8 <lwip_listen+0x9c>
  }

  sock_set_errno(sock, 0);
 800f896:	2300      	movs	r3, #0
 800f898:	617b      	str	r3, [r7, #20]
 800f89a:	697b      	ldr	r3, [r7, #20]
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d002      	beq.n	800f8a6 <lwip_listen+0x9a>
 800f8a0:	4a03      	ldr	r2, [pc, #12]	@ (800f8b0 <lwip_listen+0xa4>)
 800f8a2:	697b      	ldr	r3, [r7, #20]
 800f8a4:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return 0;
 800f8a6:	2300      	movs	r3, #0
}
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	3720      	adds	r7, #32
 800f8ac:	46bd      	mov	sp, r7
 800f8ae:	bd80      	pop	{r7, pc}
 800f8b0:	2000f5dc 	.word	0x2000f5dc

0800f8b4 <lwip_recv_tcp>:
 * until "len" bytes are received or we're otherwise done.
 * Keeps sock->lastdata for peeking or partly copying.
 */
static ssize_t
lwip_recv_tcp(struct lwip_sock *sock, void *mem, size_t len, int flags)
{
 800f8b4:	b580      	push	{r7, lr}
 800f8b6:	b08c      	sub	sp, #48	@ 0x30
 800f8b8:	af00      	add	r7, sp, #0
 800f8ba:	60f8      	str	r0, [r7, #12]
 800f8bc:	60b9      	str	r1, [r7, #8]
 800f8be:	607a      	str	r2, [r7, #4]
 800f8c0:	603b      	str	r3, [r7, #0]
  u8_t apiflags = NETCONN_NOAUTORCVD;
 800f8c2:	2308      	movs	r3, #8
 800f8c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  ssize_t recvd = 0;
 800f8c8:	2300      	movs	r3, #0
 800f8ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  ssize_t recv_left = (len <= SSIZE_MAX) ? (ssize_t)len : SSIZE_MAX;
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	db01      	blt.n	800f8d6 <lwip_recv_tcp+0x22>
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	e001      	b.n	800f8da <lwip_recv_tcp+0x26>
 800f8d6:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800f8da:	627b      	str	r3, [r7, #36]	@ 0x24

  LWIP_ASSERT("no socket given", sock != NULL);
 800f8dc:	68fb      	ldr	r3, [r7, #12]
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d106      	bne.n	800f8f0 <lwip_recv_tcp+0x3c>
 800f8e2:	4b74      	ldr	r3, [pc, #464]	@ (800fab4 <lwip_recv_tcp+0x200>)
 800f8e4:	f240 329e 	movw	r2, #926	@ 0x39e
 800f8e8:	4973      	ldr	r1, [pc, #460]	@ (800fab8 <lwip_recv_tcp+0x204>)
 800f8ea:	4874      	ldr	r0, [pc, #464]	@ (800fabc <lwip_recv_tcp+0x208>)
 800f8ec:	f00e fd72 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("this should be checked internally", NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP);
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	781b      	ldrb	r3, [r3, #0]
 800f8f6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f8fa:	2b10      	cmp	r3, #16
 800f8fc:	d006      	beq.n	800f90c <lwip_recv_tcp+0x58>
 800f8fe:	4b6d      	ldr	r3, [pc, #436]	@ (800fab4 <lwip_recv_tcp+0x200>)
 800f900:	f240 329f 	movw	r2, #927	@ 0x39f
 800f904:	496e      	ldr	r1, [pc, #440]	@ (800fac0 <lwip_recv_tcp+0x20c>)
 800f906:	486d      	ldr	r0, [pc, #436]	@ (800fabc <lwip_recv_tcp+0x208>)
 800f908:	f00e fd64 	bl	801e3d4 <iprintf>

  if (flags & MSG_DONTWAIT) {
 800f90c:	683b      	ldr	r3, [r7, #0]
 800f90e:	f003 0308 	and.w	r3, r3, #8
 800f912:	2b00      	cmp	r3, #0
 800f914:	d005      	beq.n	800f922 <lwip_recv_tcp+0x6e>
    apiflags |= NETCONN_DONTBLOCK;
 800f916:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f91a:	f043 0304 	orr.w	r3, r3, #4
 800f91e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    err_t err;
    u16_t copylen;

    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: top while sock->lastdata=%p\n", (void *)sock->lastdata.pbuf));
    /* Check if there is data left from the last recv operation. */
    if (sock->lastdata.pbuf) {
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	685b      	ldr	r3, [r3, #4]
 800f926:	2b00      	cmp	r3, #0
 800f928:	d003      	beq.n	800f932 <lwip_recv_tcp+0x7e>
      p = sock->lastdata.pbuf;
 800f92a:	68fb      	ldr	r3, [r7, #12]
 800f92c:	685b      	ldr	r3, [r3, #4]
 800f92e:	617b      	str	r3, [r7, #20]
 800f930:	e036      	b.n	800f9a0 <lwip_recv_tcp+0xec>
    } else {
      /* No data was left from the previous operation, so we try to get
         some from the network. */
      err = netconn_recv_tcp_pbuf_flags(sock->conn, &p, apiflags);
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800f93a:	f107 0114 	add.w	r1, r7, #20
 800f93e:	4618      	mov	r0, r3
 800f940:	f7fd fc80 	bl	800d244 <netconn_recv_tcp_pbuf_flags>
 800f944:	4603      	mov	r3, r0
 800f946:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: netconn_recv err=%d, pbuf=%p\n",
                                  err, (void *)p));

      if (err != ERR_OK) {
 800f94a:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d019      	beq.n	800f986 <lwip_recv_tcp+0xd2>
        if (recvd > 0) {
 800f952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f954:	2b00      	cmp	r3, #0
 800f956:	f300 808d 	bgt.w	800fa74 <lwip_recv_tcp+0x1c0>
          goto lwip_recv_tcp_done;
        }
        /* We should really do some error checking here. */
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: p == NULL, error is \"%s\"!\n",
                                    lwip_strerr(err)));
        sock_set_errno(sock, err_to_errno(err));
 800f95a:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800f95e:	4618      	mov	r0, r3
 800f960:	f7ff fba0 	bl	800f0a4 <err_to_errno>
 800f964:	61f8      	str	r0, [r7, #28]
 800f966:	69fb      	ldr	r3, [r7, #28]
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d002      	beq.n	800f972 <lwip_recv_tcp+0xbe>
 800f96c:	4a55      	ldr	r2, [pc, #340]	@ (800fac4 <lwip_recv_tcp+0x210>)
 800f96e:	69fb      	ldr	r3, [r7, #28]
 800f970:	6013      	str	r3, [r2, #0]
        if (err == ERR_CLSD) {
 800f972:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800f976:	f113 0f0f 	cmn.w	r3, #15
 800f97a:	d101      	bne.n	800f980 <lwip_recv_tcp+0xcc>
          return 0;
 800f97c:	2300      	movs	r3, #0
 800f97e:	e094      	b.n	800faaa <lwip_recv_tcp+0x1f6>
        } else {
          return -1;
 800f980:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f984:	e091      	b.n	800faaa <lwip_recv_tcp+0x1f6>
        }
      }
      LWIP_ASSERT("p != NULL", p != NULL);
 800f986:	697b      	ldr	r3, [r7, #20]
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d106      	bne.n	800f99a <lwip_recv_tcp+0xe6>
 800f98c:	4b49      	ldr	r3, [pc, #292]	@ (800fab4 <lwip_recv_tcp+0x200>)
 800f98e:	f240 32c5 	movw	r2, #965	@ 0x3c5
 800f992:	494d      	ldr	r1, [pc, #308]	@ (800fac8 <lwip_recv_tcp+0x214>)
 800f994:	4849      	ldr	r0, [pc, #292]	@ (800fabc <lwip_recv_tcp+0x208>)
 800f996:	f00e fd1d 	bl	801e3d4 <iprintf>
      sock->lastdata.pbuf = p;
 800f99a:	697a      	ldr	r2, [r7, #20]
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	605a      	str	r2, [r3, #4]
    }

    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: buflen=%"U16_F" recv_left=%d off=%d\n",
                                p->tot_len, (int)recv_left, (int)recvd));

    if (recv_left > p->tot_len) {
 800f9a0:	697b      	ldr	r3, [r7, #20]
 800f9a2:	891b      	ldrh	r3, [r3, #8]
 800f9a4:	461a      	mov	r2, r3
 800f9a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9a8:	4293      	cmp	r3, r2
 800f9aa:	dd03      	ble.n	800f9b4 <lwip_recv_tcp+0x100>
      copylen = p->tot_len;
 800f9ac:	697b      	ldr	r3, [r7, #20]
 800f9ae:	891b      	ldrh	r3, [r3, #8]
 800f9b0:	847b      	strh	r3, [r7, #34]	@ 0x22
 800f9b2:	e001      	b.n	800f9b8 <lwip_recv_tcp+0x104>
    } else {
      copylen = (u16_t)recv_left;
 800f9b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9b6:	847b      	strh	r3, [r7, #34]	@ 0x22
    }
    if (recvd + copylen < recvd) {
 800f9b8:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800f9ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9bc:	4413      	add	r3, r2
 800f9be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f9c0:	429a      	cmp	r2, r3
 800f9c2:	dd03      	ble.n	800f9cc <lwip_recv_tcp+0x118>
      /* overflow */
      copylen = (u16_t)(SSIZE_MAX - recvd);
 800f9c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9c6:	b29b      	uxth	r3, r3
 800f9c8:	43db      	mvns	r3, r3
 800f9ca:	847b      	strh	r3, [r7, #34]	@ 0x22
    }

    /* copy the contents of the received buffer into
    the supplied memory pointer mem */
    pbuf_copy_partial(p, (u8_t *)mem + recvd, copylen, 0);
 800f9cc:	6978      	ldr	r0, [r7, #20]
 800f9ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9d0:	68ba      	ldr	r2, [r7, #8]
 800f9d2:	18d1      	adds	r1, r2, r3
 800f9d4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800f9d6:	2300      	movs	r3, #0
 800f9d8:	f002 ffd0 	bl	801297c <pbuf_copy_partial>

    recvd += copylen;
 800f9dc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f9de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f9e0:	4413      	add	r3, r2
 800f9e2:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* TCP combines multiple pbufs for one recv */
    LWIP_ASSERT("invalid copylen, len would underflow", recv_left >= copylen);
 800f9e4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f9e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f9e8:	429a      	cmp	r2, r3
 800f9ea:	da06      	bge.n	800f9fa <lwip_recv_tcp+0x146>
 800f9ec:	4b31      	ldr	r3, [pc, #196]	@ (800fab4 <lwip_recv_tcp+0x200>)
 800f9ee:	f240 32dd 	movw	r2, #989	@ 0x3dd
 800f9f2:	4936      	ldr	r1, [pc, #216]	@ (800facc <lwip_recv_tcp+0x218>)
 800f9f4:	4831      	ldr	r0, [pc, #196]	@ (800fabc <lwip_recv_tcp+0x208>)
 800f9f6:	f00e fced 	bl	801e3d4 <iprintf>
    recv_left -= copylen;
 800f9fa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f9fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f9fe:	1ad3      	subs	r3, r2, r3
 800fa00:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Unless we peek the incoming message... */
    if ((flags & MSG_PEEK) == 0) {
 800fa02:	683b      	ldr	r3, [r7, #0]
 800fa04:	f003 0301 	and.w	r3, r3, #1
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	d123      	bne.n	800fa54 <lwip_recv_tcp+0x1a0>
      /* ... check if there is data left in the pbuf */
      LWIP_ASSERT("invalid copylen", p->tot_len >= copylen);
 800fa0c:	697b      	ldr	r3, [r7, #20]
 800fa0e:	891b      	ldrh	r3, [r3, #8]
 800fa10:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800fa12:	429a      	cmp	r2, r3
 800fa14:	d906      	bls.n	800fa24 <lwip_recv_tcp+0x170>
 800fa16:	4b27      	ldr	r3, [pc, #156]	@ (800fab4 <lwip_recv_tcp+0x200>)
 800fa18:	f240 32e3 	movw	r2, #995	@ 0x3e3
 800fa1c:	492c      	ldr	r1, [pc, #176]	@ (800fad0 <lwip_recv_tcp+0x21c>)
 800fa1e:	4827      	ldr	r0, [pc, #156]	@ (800fabc <lwip_recv_tcp+0x208>)
 800fa20:	f00e fcd8 	bl	801e3d4 <iprintf>
      if (p->tot_len - copylen > 0) {
 800fa24:	697b      	ldr	r3, [r7, #20]
 800fa26:	891b      	ldrh	r3, [r3, #8]
 800fa28:	461a      	mov	r2, r3
 800fa2a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fa2c:	1ad3      	subs	r3, r2, r3
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	dd09      	ble.n	800fa46 <lwip_recv_tcp+0x192>
        /* If so, it should be saved in the sock structure for the next recv call.
           We store the pbuf but hide/free the consumed data: */
        sock->lastdata.pbuf = pbuf_free_header(p, copylen);
 800fa32:	697b      	ldr	r3, [r7, #20]
 800fa34:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800fa36:	4611      	mov	r1, r2
 800fa38:	4618      	mov	r0, r3
 800fa3a:	f002 fd66 	bl	801250a <pbuf_free_header>
 800fa3e:	4602      	mov	r2, r0
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	605a      	str	r2, [r3, #4]
 800fa44:	e006      	b.n	800fa54 <lwip_recv_tcp+0x1a0>
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: lastdata now pbuf=%p\n", (void *)sock->lastdata.pbuf));
      } else {
        sock->lastdata.pbuf = NULL;
 800fa46:	68fb      	ldr	r3, [r7, #12]
 800fa48:	2200      	movs	r2, #0
 800fa4a:	605a      	str	r2, [r3, #4]
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: deleting pbuf=%p\n", (void *)p));
        pbuf_free(p);
 800fa4c:	697b      	ldr	r3, [r7, #20]
 800fa4e:	4618      	mov	r0, r3
 800fa50:	f002 fd8e 	bl	8012570 <pbuf_free>
      }
    }
    /* once we have some data to return, only add more if we don't need to wait */
    apiflags |= NETCONN_DONTBLOCK | NETCONN_NOFIN;
 800fa54:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fa58:	f043 0314 	orr.w	r3, r3, #20
 800fa5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    /* @todo: do we need to support peeking more than one pbuf? */
  } while ((recv_left > 0) && !(flags & MSG_PEEK));
 800fa60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	dd08      	ble.n	800fa78 <lwip_recv_tcp+0x1c4>
 800fa66:	683b      	ldr	r3, [r7, #0]
 800fa68:	f003 0301 	and.w	r3, r3, #1
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	f43f af58 	beq.w	800f922 <lwip_recv_tcp+0x6e>
lwip_recv_tcp_done:
 800fa72:	e001      	b.n	800fa78 <lwip_recv_tcp+0x1c4>
          goto lwip_recv_tcp_done;
 800fa74:	bf00      	nop
 800fa76:	e000      	b.n	800fa7a <lwip_recv_tcp+0x1c6>
lwip_recv_tcp_done:
 800fa78:	bf00      	nop
  if ((recvd > 0) && !(flags & MSG_PEEK)) {
 800fa7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	dd0b      	ble.n	800fa98 <lwip_recv_tcp+0x1e4>
 800fa80:	683b      	ldr	r3, [r7, #0]
 800fa82:	f003 0301 	and.w	r3, r3, #1
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d106      	bne.n	800fa98 <lwip_recv_tcp+0x1e4>
    /* ensure window update after copying all data */
    netconn_tcp_recvd(sock->conn, (size_t)recvd);
 800fa8a:	68fb      	ldr	r3, [r7, #12]
 800fa8c:	681b      	ldr	r3, [r3, #0]
 800fa8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fa90:	4611      	mov	r1, r2
 800fa92:	4618      	mov	r0, r3
 800fa94:	f7fd fb24 	bl	800d0e0 <netconn_tcp_recvd>
  }
  sock_set_errno(sock, 0);
 800fa98:	2300      	movs	r3, #0
 800fa9a:	61bb      	str	r3, [r7, #24]
 800fa9c:	69bb      	ldr	r3, [r7, #24]
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d002      	beq.n	800faa8 <lwip_recv_tcp+0x1f4>
 800faa2:	4a08      	ldr	r2, [pc, #32]	@ (800fac4 <lwip_recv_tcp+0x210>)
 800faa4:	69bb      	ldr	r3, [r7, #24]
 800faa6:	6013      	str	r3, [r2, #0]
  return recvd;
 800faa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800faaa:	4618      	mov	r0, r3
 800faac:	3730      	adds	r7, #48	@ 0x30
 800faae:	46bd      	mov	sp, r7
 800fab0:	bd80      	pop	{r7, pc}
 800fab2:	bf00      	nop
 800fab4:	08021ce8 	.word	0x08021ce8
 800fab8:	08021de0 	.word	0x08021de0
 800fabc:	08021d3c 	.word	0x08021d3c
 800fac0:	08021df0 	.word	0x08021df0
 800fac4:	2000f5dc 	.word	0x2000f5dc
 800fac8:	08021e14 	.word	0x08021e14
 800facc:	08021e20 	.word	0x08021e20
 800fad0:	08021e48 	.word	0x08021e48

0800fad4 <lwip_sock_make_addr>:

/* Convert a netbuf's address data to struct sockaddr */
static int
lwip_sock_make_addr(struct netconn *conn, ip_addr_t *fromaddr, u16_t port,
                    struct sockaddr *from, socklen_t *fromlen)
{
 800fad4:	b590      	push	{r4, r7, lr}
 800fad6:	b08b      	sub	sp, #44	@ 0x2c
 800fad8:	af00      	add	r7, sp, #0
 800fada:	60f8      	str	r0, [r7, #12]
 800fadc:	60b9      	str	r1, [r7, #8]
 800fade:	603b      	str	r3, [r7, #0]
 800fae0:	4613      	mov	r3, r2
 800fae2:	80fb      	strh	r3, [r7, #6]
  int truncated = 0;
 800fae4:	2300      	movs	r3, #0
 800fae6:	627b      	str	r3, [r7, #36]	@ 0x24
  union sockaddr_aligned saddr;

  LWIP_UNUSED_ARG(conn);

  LWIP_ASSERT("fromaddr != NULL", fromaddr != NULL);
 800fae8:	68bb      	ldr	r3, [r7, #8]
 800faea:	2b00      	cmp	r3, #0
 800faec:	d106      	bne.n	800fafc <lwip_sock_make_addr+0x28>
 800faee:	4b2b      	ldr	r3, [pc, #172]	@ (800fb9c <lwip_sock_make_addr+0xc8>)
 800faf0:	f240 4207 	movw	r2, #1031	@ 0x407
 800faf4:	492a      	ldr	r1, [pc, #168]	@ (800fba0 <lwip_sock_make_addr+0xcc>)
 800faf6:	482b      	ldr	r0, [pc, #172]	@ (800fba4 <lwip_sock_make_addr+0xd0>)
 800faf8:	f00e fc6c 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("from != NULL", from != NULL);
 800fafc:	683b      	ldr	r3, [r7, #0]
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d106      	bne.n	800fb10 <lwip_sock_make_addr+0x3c>
 800fb02:	4b26      	ldr	r3, [pc, #152]	@ (800fb9c <lwip_sock_make_addr+0xc8>)
 800fb04:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 800fb08:	4927      	ldr	r1, [pc, #156]	@ (800fba8 <lwip_sock_make_addr+0xd4>)
 800fb0a:	4826      	ldr	r0, [pc, #152]	@ (800fba4 <lwip_sock_make_addr+0xd0>)
 800fb0c:	f00e fc62 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("fromlen != NULL", fromlen != NULL);
 800fb10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d106      	bne.n	800fb24 <lwip_sock_make_addr+0x50>
 800fb16:	4b21      	ldr	r3, [pc, #132]	@ (800fb9c <lwip_sock_make_addr+0xc8>)
 800fb18:	f240 4209 	movw	r2, #1033	@ 0x409
 800fb1c:	4923      	ldr	r1, [pc, #140]	@ (800fbac <lwip_sock_make_addr+0xd8>)
 800fb1e:	4821      	ldr	r0, [pc, #132]	@ (800fba4 <lwip_sock_make_addr+0xd0>)
 800fb20:	f00e fc58 	bl	801e3d4 <iprintf>
    ip4_2_ipv4_mapped_ipv6(ip_2_ip6(fromaddr), ip_2_ip4(fromaddr));
    IP_SET_TYPE(fromaddr, IPADDR_TYPE_V6);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  IPADDR_PORT_TO_SOCKADDR(&saddr, fromaddr, port);
 800fb24:	f107 0314 	add.w	r3, r7, #20
 800fb28:	2210      	movs	r2, #16
 800fb2a:	701a      	strb	r2, [r3, #0]
 800fb2c:	f107 0314 	add.w	r3, r7, #20
 800fb30:	2202      	movs	r2, #2
 800fb32:	705a      	strb	r2, [r3, #1]
 800fb34:	f107 0414 	add.w	r4, r7, #20
 800fb38:	88fb      	ldrh	r3, [r7, #6]
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	f001 f8bc 	bl	8010cb8 <lwip_htons>
 800fb40:	4603      	mov	r3, r0
 800fb42:	8063      	strh	r3, [r4, #2]
 800fb44:	f107 0314 	add.w	r3, r7, #20
 800fb48:	68ba      	ldr	r2, [r7, #8]
 800fb4a:	6812      	ldr	r2, [r2, #0]
 800fb4c:	605a      	str	r2, [r3, #4]
 800fb4e:	f107 0314 	add.w	r3, r7, #20
 800fb52:	3308      	adds	r3, #8
 800fb54:	2208      	movs	r2, #8
 800fb56:	2100      	movs	r1, #0
 800fb58:	4618      	mov	r0, r3
 800fb5a:	f00e fc77 	bl	801e44c <memset>
  if (*fromlen < saddr.sa.sa_len) {
 800fb5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	7d3a      	ldrb	r2, [r7, #20]
 800fb64:	4293      	cmp	r3, r2
 800fb66:	d202      	bcs.n	800fb6e <lwip_sock_make_addr+0x9a>
    truncated = 1;
 800fb68:	2301      	movs	r3, #1
 800fb6a:	627b      	str	r3, [r7, #36]	@ 0x24
 800fb6c:	e008      	b.n	800fb80 <lwip_sock_make_addr+0xac>
  } else if (*fromlen > saddr.sa.sa_len) {
 800fb6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	7d3a      	ldrb	r2, [r7, #20]
 800fb74:	4293      	cmp	r3, r2
 800fb76:	d903      	bls.n	800fb80 <lwip_sock_make_addr+0xac>
    *fromlen = saddr.sa.sa_len;
 800fb78:	7d3b      	ldrb	r3, [r7, #20]
 800fb7a:	461a      	mov	r2, r3
 800fb7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb7e:	601a      	str	r2, [r3, #0]
  }
  MEMCPY(from, &saddr, *fromlen);
 800fb80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb82:	681a      	ldr	r2, [r3, #0]
 800fb84:	f107 0314 	add.w	r3, r7, #20
 800fb88:	4619      	mov	r1, r3
 800fb8a:	6838      	ldr	r0, [r7, #0]
 800fb8c:	f00e fd1e 	bl	801e5cc <memcpy>
  return truncated;
 800fb90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800fb92:	4618      	mov	r0, r3
 800fb94:	372c      	adds	r7, #44	@ 0x2c
 800fb96:	46bd      	mov	sp, r7
 800fb98:	bd90      	pop	{r4, r7, pc}
 800fb9a:	bf00      	nop
 800fb9c:	08021ce8 	.word	0x08021ce8
 800fba0:	08021e58 	.word	0x08021e58
 800fba4:	08021d3c 	.word	0x08021d3c
 800fba8:	08021e6c 	.word	0x08021e6c
 800fbac:	08021e7c 	.word	0x08021e7c

0800fbb0 <lwip_recv_tcp_from>:

#if LWIP_TCP
/* Helper function to get a tcp socket's remote address info */
static int
lwip_recv_tcp_from(struct lwip_sock *sock, struct sockaddr *from, socklen_t *fromlen, const char *dbg_fn, int dbg_s, ssize_t dbg_ret)
{
 800fbb0:	b580      	push	{r7, lr}
 800fbb2:	b088      	sub	sp, #32
 800fbb4:	af02      	add	r7, sp, #8
 800fbb6:	60f8      	str	r0, [r7, #12]
 800fbb8:	60b9      	str	r1, [r7, #8]
 800fbba:	607a      	str	r2, [r7, #4]
 800fbbc:	603b      	str	r3, [r7, #0]
  if (sock == NULL) {
 800fbbe:	68fb      	ldr	r3, [r7, #12]
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d101      	bne.n	800fbc8 <lwip_recv_tcp_from+0x18>
    return 0;
 800fbc4:	2300      	movs	r3, #0
 800fbc6:	e021      	b.n	800fc0c <lwip_recv_tcp_from+0x5c>
  LWIP_UNUSED_ARG(dbg_fn);
  LWIP_UNUSED_ARG(dbg_s);
  LWIP_UNUSED_ARG(dbg_ret);

#if !SOCKETS_DEBUG
  if (from && fromlen)
 800fbc8:	68bb      	ldr	r3, [r7, #8]
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d01d      	beq.n	800fc0a <lwip_recv_tcp_from+0x5a>
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	d01a      	beq.n	800fc0a <lwip_recv_tcp_from+0x5a>
#endif /* !SOCKETS_DEBUG */
  {
    /* get remote addr/port from tcp_pcb */
    u16_t port;
    ip_addr_t tmpaddr;
    netconn_getaddr(sock->conn, &tmpaddr, &port, 0);
 800fbd4:	68fb      	ldr	r3, [r7, #12]
 800fbd6:	6818      	ldr	r0, [r3, #0]
 800fbd8:	f107 0216 	add.w	r2, r7, #22
 800fbdc:	f107 0110 	add.w	r1, r7, #16
 800fbe0:	2300      	movs	r3, #0
 800fbe2:	f7fd f843 	bl	800cc6c <netconn_getaddr>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("%s(%d):  addr=", dbg_fn, dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, tmpaddr);
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", port, (int)dbg_ret));
    if (from && fromlen) {
 800fbe6:	68bb      	ldr	r3, [r7, #8]
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d00e      	beq.n	800fc0a <lwip_recv_tcp_from+0x5a>
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d00b      	beq.n	800fc0a <lwip_recv_tcp_from+0x5a>
      return lwip_sock_make_addr(sock->conn, &tmpaddr, port, from, fromlen);
 800fbf2:	68fb      	ldr	r3, [r7, #12]
 800fbf4:	6818      	ldr	r0, [r3, #0]
 800fbf6:	8afa      	ldrh	r2, [r7, #22]
 800fbf8:	f107 0110 	add.w	r1, r7, #16
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	9300      	str	r3, [sp, #0]
 800fc00:	68bb      	ldr	r3, [r7, #8]
 800fc02:	f7ff ff67 	bl	800fad4 <lwip_sock_make_addr>
 800fc06:	4603      	mov	r3, r0
 800fc08:	e000      	b.n	800fc0c <lwip_recv_tcp_from+0x5c>
    }
  }
  return 0;
 800fc0a:	2300      	movs	r3, #0
}
 800fc0c:	4618      	mov	r0, r3
 800fc0e:	3718      	adds	r7, #24
 800fc10:	46bd      	mov	sp, r7
 800fc12:	bd80      	pop	{r7, pc}

0800fc14 <lwip_recvfrom_udp_raw>:
/* Helper function to receive a netbuf from a udp or raw netconn.
 * Keeps sock->lastdata for peeking.
 */
static err_t
lwip_recvfrom_udp_raw(struct lwip_sock *sock, int flags, struct msghdr *msg, u16_t *datagram_len, int dbg_s)
{
 800fc14:	b590      	push	{r4, r7, lr}
 800fc16:	b08d      	sub	sp, #52	@ 0x34
 800fc18:	af02      	add	r7, sp, #8
 800fc1a:	60f8      	str	r0, [r7, #12]
 800fc1c:	60b9      	str	r1, [r7, #8]
 800fc1e:	607a      	str	r2, [r7, #4]
 800fc20:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t buflen, copylen, copied;
  int i;

  LWIP_UNUSED_ARG(dbg_s);
  LWIP_ERROR("lwip_recvfrom_udp_raw: invalid arguments", (msg->msg_iov != NULL) || (msg->msg_iovlen <= 0), return ERR_ARG;);
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	689b      	ldr	r3, [r3, #8]
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d10d      	bne.n	800fc46 <lwip_recvfrom_udp_raw+0x32>
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	68db      	ldr	r3, [r3, #12]
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	dd09      	ble.n	800fc46 <lwip_recvfrom_udp_raw+0x32>
 800fc32:	4b5e      	ldr	r3, [pc, #376]	@ (800fdac <lwip_recvfrom_udp_raw+0x198>)
 800fc34:	f240 4249 	movw	r2, #1097	@ 0x449
 800fc38:	495d      	ldr	r1, [pc, #372]	@ (800fdb0 <lwip_recvfrom_udp_raw+0x19c>)
 800fc3a:	485e      	ldr	r0, [pc, #376]	@ (800fdb4 <lwip_recvfrom_udp_raw+0x1a0>)
 800fc3c:	f00e fbca 	bl	801e3d4 <iprintf>
 800fc40:	f06f 030f 	mvn.w	r3, #15
 800fc44:	e0ad      	b.n	800fda2 <lwip_recvfrom_udp_raw+0x18e>

  if (flags & MSG_DONTWAIT) {
 800fc46:	68bb      	ldr	r3, [r7, #8]
 800fc48:	f003 0308 	and.w	r3, r3, #8
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d003      	beq.n	800fc58 <lwip_recvfrom_udp_raw+0x44>
    apiflags = NETCONN_DONTBLOCK;
 800fc50:	2304      	movs	r3, #4
 800fc52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800fc56:	e002      	b.n	800fc5e <lwip_recvfrom_udp_raw+0x4a>
  } else {
    apiflags = 0;
 800fc58:	2300      	movs	r3, #0
 800fc5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: top sock->lastdata=%p\n", (void *)sock->lastdata.netbuf));
  /* Check if there is data left from the last recv operation. */
  buf = sock->lastdata.netbuf;
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	685b      	ldr	r3, [r3, #4]
 800fc62:	613b      	str	r3, [r7, #16]
  if (buf == NULL) {
 800fc64:	693b      	ldr	r3, [r7, #16]
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d11e      	bne.n	800fca8 <lwip_recvfrom_udp_raw+0x94>
    /* No data was left from the previous operation, so we try to get
        some from the network. */
    err = netconn_recv_udp_raw_netbuf_flags(sock->conn, &buf, apiflags);
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800fc72:	f107 0110 	add.w	r1, r7, #16
 800fc76:	4618      	mov	r0, r3
 800fc78:	f7fd fb10 	bl	800d29c <netconn_recv_udp_raw_netbuf_flags>
 800fc7c:	4603      	mov	r3, r0
 800fc7e:	76fb      	strb	r3, [r7, #27]
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: netconn_recv err=%d, netbuf=%p\n",
                                err, (void *)buf));

    if (err != ERR_OK) {
 800fc80:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d002      	beq.n	800fc8e <lwip_recvfrom_udp_raw+0x7a>
      return err;
 800fc88:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800fc8c:	e089      	b.n	800fda2 <lwip_recvfrom_udp_raw+0x18e>
    }
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800fc8e:	693b      	ldr	r3, [r7, #16]
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d106      	bne.n	800fca2 <lwip_recvfrom_udp_raw+0x8e>
 800fc94:	4b45      	ldr	r3, [pc, #276]	@ (800fdac <lwip_recvfrom_udp_raw+0x198>)
 800fc96:	f240 425e 	movw	r2, #1118	@ 0x45e
 800fc9a:	4947      	ldr	r1, [pc, #284]	@ (800fdb8 <lwip_recvfrom_udp_raw+0x1a4>)
 800fc9c:	4845      	ldr	r0, [pc, #276]	@ (800fdb4 <lwip_recvfrom_udp_raw+0x1a0>)
 800fc9e:	f00e fb99 	bl	801e3d4 <iprintf>
    sock->lastdata.netbuf = buf;
 800fca2:	693a      	ldr	r2, [r7, #16]
 800fca4:	68fb      	ldr	r3, [r7, #12]
 800fca6:	605a      	str	r2, [r3, #4]
  }
  buflen = buf->p->tot_len;
 800fca8:	693b      	ldr	r3, [r7, #16]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	891b      	ldrh	r3, [r3, #8]
 800fcae:	833b      	strh	r3, [r7, #24]
  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw: buflen=%"U16_F"\n", buflen));

  copied = 0;
 800fcb0:	2300      	movs	r3, #0
 800fcb2:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* copy the pbuf payload into the iovs */
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 800fcb4:	2300      	movs	r3, #0
 800fcb6:	61fb      	str	r3, [r7, #28]
 800fcb8:	e029      	b.n	800fd0e <lwip_recvfrom_udp_raw+0xfa>
    u16_t len_left = (u16_t)(buflen - copied);
 800fcba:	8b3a      	ldrh	r2, [r7, #24]
 800fcbc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fcbe:	1ad3      	subs	r3, r2, r3
 800fcc0:	82fb      	strh	r3, [r7, #22]
    if (msg->msg_iov[i].iov_len > len_left) {
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	689a      	ldr	r2, [r3, #8]
 800fcc6:	69fb      	ldr	r3, [r7, #28]
 800fcc8:	00db      	lsls	r3, r3, #3
 800fcca:	4413      	add	r3, r2
 800fccc:	685a      	ldr	r2, [r3, #4]
 800fcce:	8afb      	ldrh	r3, [r7, #22]
 800fcd0:	429a      	cmp	r2, r3
 800fcd2:	d902      	bls.n	800fcda <lwip_recvfrom_udp_raw+0xc6>
      copylen = len_left;
 800fcd4:	8afb      	ldrh	r3, [r7, #22]
 800fcd6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800fcd8:	e006      	b.n	800fce8 <lwip_recvfrom_udp_raw+0xd4>
    } else {
      copylen = (u16_t)msg->msg_iov[i].iov_len;
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	689a      	ldr	r2, [r3, #8]
 800fcde:	69fb      	ldr	r3, [r7, #28]
 800fce0:	00db      	lsls	r3, r3, #3
 800fce2:	4413      	add	r3, r2
 800fce4:	685b      	ldr	r3, [r3, #4]
 800fce6:	84bb      	strh	r3, [r7, #36]	@ 0x24
    }

    /* copy the contents of the received buffer into
        the supplied memory buffer */
    pbuf_copy_partial(buf->p, (u8_t *)msg->msg_iov[i].iov_base, copylen, copied);
 800fce8:	693b      	ldr	r3, [r7, #16]
 800fcea:	6818      	ldr	r0, [r3, #0]
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	689a      	ldr	r2, [r3, #8]
 800fcf0:	69fb      	ldr	r3, [r7, #28]
 800fcf2:	00db      	lsls	r3, r3, #3
 800fcf4:	4413      	add	r3, r2
 800fcf6:	6819      	ldr	r1, [r3, #0]
 800fcf8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fcfa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800fcfc:	f002 fe3e 	bl	801297c <pbuf_copy_partial>
    copied = (u16_t)(copied + copylen);
 800fd00:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800fd02:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fd04:	4413      	add	r3, r2
 800fd06:	847b      	strh	r3, [r7, #34]	@ 0x22
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 800fd08:	69fb      	ldr	r3, [r7, #28]
 800fd0a:	3301      	adds	r3, #1
 800fd0c:	61fb      	str	r3, [r7, #28]
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	68db      	ldr	r3, [r3, #12]
 800fd12:	69fa      	ldr	r2, [r7, #28]
 800fd14:	429a      	cmp	r2, r3
 800fd16:	da03      	bge.n	800fd20 <lwip_recvfrom_udp_raw+0x10c>
 800fd18:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800fd1a:	8b3b      	ldrh	r3, [r7, #24]
 800fd1c:	429a      	cmp	r2, r3
 800fd1e:	d3cc      	bcc.n	800fcba <lwip_recvfrom_udp_raw+0xa6>
  }

  /* Check to see from where the data was.*/
#if !SOCKETS_DEBUG
  if (msg->msg_name && msg->msg_namelen)
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	681b      	ldr	r3, [r3, #0]
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	d01a      	beq.n	800fd5e <lwip_recvfrom_udp_raw+0x14a>
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	685b      	ldr	r3, [r3, #4]
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d016      	beq.n	800fd5e <lwip_recvfrom_udp_raw+0x14a>
#endif /* !SOCKETS_DEBUG */
  {
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw(%d):  addr=", dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, *netbuf_fromaddr(buf));
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", netbuf_fromport(buf), copied));
    if (msg->msg_name && msg->msg_namelen) {
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d012      	beq.n	800fd5e <lwip_recvfrom_udp_raw+0x14a>
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	685b      	ldr	r3, [r3, #4]
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	d00e      	beq.n	800fd5e <lwip_recvfrom_udp_raw+0x14a>
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	6818      	ldr	r0, [r3, #0]
 800fd44:	693b      	ldr	r3, [r7, #16]
 800fd46:	f103 0108 	add.w	r1, r3, #8
 800fd4a:	693b      	ldr	r3, [r7, #16]
 800fd4c:	899a      	ldrh	r2, [r3, #12]
                          (struct sockaddr *)msg->msg_name, &msg->msg_namelen);
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	681c      	ldr	r4, [r3, #0]
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	3304      	adds	r3, #4
 800fd56:	9300      	str	r3, [sp, #0]
 800fd58:	4623      	mov	r3, r4
 800fd5a:	f7ff febb 	bl	800fad4 <lwip_sock_make_addr>
    }
  }

  /* Initialize flag output */
  msg->msg_flags = 0;
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	2200      	movs	r2, #0
 800fd62:	619a      	str	r2, [r3, #24]

  if (msg->msg_control) {
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	691b      	ldr	r3, [r3, #16]
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d007      	beq.n	800fd7c <lwip_recvfrom_udp_raw+0x168>
    u8_t wrote_msg = 0;
 800fd6c:	2300      	movs	r3, #0
 800fd6e:	757b      	strb	r3, [r7, #21]
#endif /* LWIP_IPV4 */
      }
    }
#endif /* LWIP_NETBUF_RECVINFO */

    if (!wrote_msg) {
 800fd70:	7d7b      	ldrb	r3, [r7, #21]
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d102      	bne.n	800fd7c <lwip_recvfrom_udp_raw+0x168>
      msg->msg_controllen = 0;
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	2200      	movs	r2, #0
 800fd7a:	615a      	str	r2, [r3, #20]
    }
  }

  /* If we don't peek the incoming message: zero lastdata pointer and free the netbuf */
  if ((flags & MSG_PEEK) == 0) {
 800fd7c:	68bb      	ldr	r3, [r7, #8]
 800fd7e:	f003 0301 	and.w	r3, r3, #1
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d106      	bne.n	800fd94 <lwip_recvfrom_udp_raw+0x180>
    sock->lastdata.netbuf = NULL;
 800fd86:	68fb      	ldr	r3, [r7, #12]
 800fd88:	2200      	movs	r2, #0
 800fd8a:	605a      	str	r2, [r3, #4]
    netbuf_delete(buf);
 800fd8c:	693b      	ldr	r3, [r7, #16]
 800fd8e:	4618      	mov	r0, r3
 800fd90:	f7ff f9a6 	bl	800f0e0 <netbuf_delete>
  }
  if (datagram_len) {
 800fd94:	683b      	ldr	r3, [r7, #0]
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d002      	beq.n	800fda0 <lwip_recvfrom_udp_raw+0x18c>
    *datagram_len = buflen;
 800fd9a:	683b      	ldr	r3, [r7, #0]
 800fd9c:	8b3a      	ldrh	r2, [r7, #24]
 800fd9e:	801a      	strh	r2, [r3, #0]
  }
  return ERR_OK;
 800fda0:	2300      	movs	r3, #0
}
 800fda2:	4618      	mov	r0, r3
 800fda4:	372c      	adds	r7, #44	@ 0x2c
 800fda6:	46bd      	mov	sp, r7
 800fda8:	bd90      	pop	{r4, r7, pc}
 800fdaa:	bf00      	nop
 800fdac:	08021ce8 	.word	0x08021ce8
 800fdb0:	08021e8c 	.word	0x08021e8c
 800fdb4:	08021d3c 	.word	0x08021d3c
 800fdb8:	08021eb8 	.word	0x08021eb8

0800fdbc <lwip_recvfrom>:

ssize_t
lwip_recvfrom(int s, void *mem, size_t len, int flags,
              struct sockaddr *from, socklen_t *fromlen)
{
 800fdbc:	b580      	push	{r7, lr}
 800fdbe:	b096      	sub	sp, #88	@ 0x58
 800fdc0:	af02      	add	r7, sp, #8
 800fdc2:	60f8      	str	r0, [r7, #12]
 800fdc4:	60b9      	str	r1, [r7, #8]
 800fdc6:	607a      	str	r2, [r7, #4]
 800fdc8:	603b      	str	r3, [r7, #0]
  struct lwip_sock *sock;
  ssize_t ret;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom(%d, %p, %"SZT_F", 0x%x, ..)\n", s, mem, len, flags));
  sock = get_socket(s);
 800fdca:	68f8      	ldr	r0, [r7, #12]
 800fdcc:	f7ff fa58 	bl	800f280 <get_socket>
 800fdd0:	64f8      	str	r0, [r7, #76]	@ 0x4c
  if (!sock) {
 800fdd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d102      	bne.n	800fdde <lwip_recvfrom+0x22>
    return -1;
 800fdd8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800fddc:	e078      	b.n	800fed0 <lwip_recvfrom+0x114>
  }
#if LWIP_TCP
  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 800fdde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	781b      	ldrb	r3, [r3, #0]
 800fde4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fde8:	2b10      	cmp	r3, #16
 800fdea:	d112      	bne.n	800fe12 <lwip_recvfrom+0x56>
    ret = lwip_recv_tcp(sock, mem, len, flags);
 800fdec:	683b      	ldr	r3, [r7, #0]
 800fdee:	687a      	ldr	r2, [r7, #4]
 800fdf0:	68b9      	ldr	r1, [r7, #8]
 800fdf2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800fdf4:	f7ff fd5e 	bl	800f8b4 <lwip_recv_tcp>
 800fdf8:	6478      	str	r0, [r7, #68]	@ 0x44
    lwip_recv_tcp_from(sock, from, fromlen, "lwip_recvfrom", s, ret);
 800fdfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fdfc:	9301      	str	r3, [sp, #4]
 800fdfe:	68fb      	ldr	r3, [r7, #12]
 800fe00:	9300      	str	r3, [sp, #0]
 800fe02:	4b35      	ldr	r3, [pc, #212]	@ (800fed8 <lwip_recvfrom+0x11c>)
 800fe04:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800fe06:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800fe08:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800fe0a:	f7ff fed1 	bl	800fbb0 <lwip_recv_tcp_from>
    done_socket(sock);
    return ret;
 800fe0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fe10:	e05e      	b.n	800fed0 <lwip_recvfrom+0x114>
  } else
#endif
  {
    u16_t datagram_len = 0;
 800fe12:	2300      	movs	r3, #0
 800fe14:	877b      	strh	r3, [r7, #58]	@ 0x3a
    struct iovec vec;
    struct msghdr msg;
    err_t err;
    vec.iov_base = mem;
 800fe16:	68bb      	ldr	r3, [r7, #8]
 800fe18:	633b      	str	r3, [r7, #48]	@ 0x30
    vec.iov_len = len;
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	637b      	str	r3, [r7, #52]	@ 0x34
    msg.msg_control = NULL;
 800fe1e:	2300      	movs	r3, #0
 800fe20:	627b      	str	r3, [r7, #36]	@ 0x24
    msg.msg_controllen = 0;
 800fe22:	2300      	movs	r3, #0
 800fe24:	62bb      	str	r3, [r7, #40]	@ 0x28
    msg.msg_flags = 0;
 800fe26:	2300      	movs	r3, #0
 800fe28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    msg.msg_iov = &vec;
 800fe2a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800fe2e:	61fb      	str	r3, [r7, #28]
    msg.msg_iovlen = 1;
 800fe30:	2301      	movs	r3, #1
 800fe32:	623b      	str	r3, [r7, #32]
    msg.msg_name = from;
 800fe34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fe36:	617b      	str	r3, [r7, #20]
    msg.msg_namelen = (fromlen ? *fromlen : 0);
 800fe38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d002      	beq.n	800fe44 <lwip_recvfrom+0x88>
 800fe3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	e000      	b.n	800fe46 <lwip_recvfrom+0x8a>
 800fe44:	2300      	movs	r3, #0
 800fe46:	61bb      	str	r3, [r7, #24]
    err = lwip_recvfrom_udp_raw(sock, flags, &msg, &datagram_len, s);
 800fe48:	f107 013a 	add.w	r1, r7, #58	@ 0x3a
 800fe4c:	f107 0214 	add.w	r2, r7, #20
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	9300      	str	r3, [sp, #0]
 800fe54:	460b      	mov	r3, r1
 800fe56:	6839      	ldr	r1, [r7, #0]
 800fe58:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800fe5a:	f7ff fedb 	bl	800fc14 <lwip_recvfrom_udp_raw>
 800fe5e:	4603      	mov	r3, r0
 800fe60:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (err != ERR_OK) {
 800fe64:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	d00e      	beq.n	800fe8a <lwip_recvfrom+0xce>
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom[UDP/RAW](%d): buf == NULL, error is \"%s\"!\n",
                                  s, lwip_strerr(err)));
      sock_set_errno(sock, err_to_errno(err));
 800fe6c:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 800fe70:	4618      	mov	r0, r3
 800fe72:	f7ff f917 	bl	800f0a4 <err_to_errno>
 800fe76:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800fe78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe7a:	2b00      	cmp	r3, #0
 800fe7c:	d002      	beq.n	800fe84 <lwip_recvfrom+0xc8>
 800fe7e:	4a17      	ldr	r2, [pc, #92]	@ (800fedc <lwip_recvfrom+0x120>)
 800fe80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe82:	6013      	str	r3, [r2, #0]
      done_socket(sock);
      return -1;
 800fe84:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800fe88:	e022      	b.n	800fed0 <lwip_recvfrom+0x114>
    }
    ret = (ssize_t)LWIP_MIN(LWIP_MIN(len, datagram_len), SSIZE_MAX);
 800fe8a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800fe8c:	461a      	mov	r2, r3
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	4293      	cmp	r3, r2
 800fe92:	bf28      	it	cs
 800fe94:	4613      	movcs	r3, r2
 800fe96:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800fe9a:	4293      	cmp	r3, r2
 800fe9c:	d206      	bcs.n	800feac <lwip_recvfrom+0xf0>
 800fe9e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800fea0:	461a      	mov	r2, r3
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	4293      	cmp	r3, r2
 800fea6:	bf28      	it	cs
 800fea8:	4613      	movcs	r3, r2
 800feaa:	e001      	b.n	800feb0 <lwip_recvfrom+0xf4>
 800feac:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800feb0:	647b      	str	r3, [r7, #68]	@ 0x44
    if (fromlen) {
 800feb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d002      	beq.n	800febe <lwip_recvfrom+0x102>
      *fromlen = msg.msg_namelen;
 800feb8:	69ba      	ldr	r2, [r7, #24]
 800feba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800febc:	601a      	str	r2, [r3, #0]
    }
  }

  sock_set_errno(sock, 0);
 800febe:	2300      	movs	r3, #0
 800fec0:	643b      	str	r3, [r7, #64]	@ 0x40
 800fec2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fec4:	2b00      	cmp	r3, #0
 800fec6:	d002      	beq.n	800fece <lwip_recvfrom+0x112>
 800fec8:	4a04      	ldr	r2, [pc, #16]	@ (800fedc <lwip_recvfrom+0x120>)
 800feca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fecc:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return ret;
 800fece:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800fed0:	4618      	mov	r0, r3
 800fed2:	3750      	adds	r7, #80	@ 0x50
 800fed4:	46bd      	mov	sp, r7
 800fed6:	bd80      	pop	{r7, pc}
 800fed8:	08021ec4 	.word	0x08021ec4
 800fedc:	2000f5dc 	.word	0x2000f5dc

0800fee0 <lwip_recv>:
  return lwip_recvmsg(s, &msg, 0);
}

ssize_t
lwip_recv(int s, void *mem, size_t len, int flags)
{
 800fee0:	b580      	push	{r7, lr}
 800fee2:	b086      	sub	sp, #24
 800fee4:	af02      	add	r7, sp, #8
 800fee6:	60f8      	str	r0, [r7, #12]
 800fee8:	60b9      	str	r1, [r7, #8]
 800feea:	607a      	str	r2, [r7, #4]
 800feec:	603b      	str	r3, [r7, #0]
  return lwip_recvfrom(s, mem, len, flags, NULL, NULL);
 800feee:	2300      	movs	r3, #0
 800fef0:	9301      	str	r3, [sp, #4]
 800fef2:	2300      	movs	r3, #0
 800fef4:	9300      	str	r3, [sp, #0]
 800fef6:	683b      	ldr	r3, [r7, #0]
 800fef8:	687a      	ldr	r2, [r7, #4]
 800fefa:	68b9      	ldr	r1, [r7, #8]
 800fefc:	68f8      	ldr	r0, [r7, #12]
 800fefe:	f7ff ff5d 	bl	800fdbc <lwip_recvfrom>
 800ff02:	4603      	mov	r3, r0
}
 800ff04:	4618      	mov	r0, r3
 800ff06:	3710      	adds	r7, #16
 800ff08:	46bd      	mov	sp, r7
 800ff0a:	bd80      	pop	{r7, pc}

0800ff0c <lwip_send>:
#endif /* LWIP_UDP || LWIP_RAW */
}

ssize_t
lwip_send(int s, const void *data, size_t size, int flags)
{
 800ff0c:	b580      	push	{r7, lr}
 800ff0e:	b08a      	sub	sp, #40	@ 0x28
 800ff10:	af02      	add	r7, sp, #8
 800ff12:	60f8      	str	r0, [r7, #12]
 800ff14:	60b9      	str	r1, [r7, #8]
 800ff16:	607a      	str	r2, [r7, #4]
 800ff18:	603b      	str	r3, [r7, #0]
  size_t written;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_send(%d, data=%p, size=%"SZT_F", flags=0x%x)\n",
                              s, data, size, flags));

  sock = get_socket(s);
 800ff1a:	68f8      	ldr	r0, [r7, #12]
 800ff1c:	f7ff f9b0 	bl	800f280 <get_socket>
 800ff20:	61f8      	str	r0, [r7, #28]
  if (!sock) {
 800ff22:	69fb      	ldr	r3, [r7, #28]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d102      	bne.n	800ff2e <lwip_send+0x22>
    return -1;
 800ff28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ff2c:	e046      	b.n	800ffbc <lwip_send+0xb0>
  }

  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) != NETCONN_TCP) {
 800ff2e:	69fb      	ldr	r3, [r7, #28]
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	781b      	ldrb	r3, [r3, #0]
 800ff34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ff38:	2b10      	cmp	r3, #16
 800ff3a:	d00b      	beq.n	800ff54 <lwip_send+0x48>
#if (LWIP_UDP || LWIP_RAW)
    done_socket(sock);
    return lwip_sendto(s, data, size, flags, NULL, 0);
 800ff3c:	2300      	movs	r3, #0
 800ff3e:	9301      	str	r3, [sp, #4]
 800ff40:	2300      	movs	r3, #0
 800ff42:	9300      	str	r3, [sp, #0]
 800ff44:	683b      	ldr	r3, [r7, #0]
 800ff46:	687a      	ldr	r2, [r7, #4]
 800ff48:	68b9      	ldr	r1, [r7, #8]
 800ff4a:	68f8      	ldr	r0, [r7, #12]
 800ff4c:	f000 f83c 	bl	800ffc8 <lwip_sendto>
 800ff50:	4603      	mov	r3, r0
 800ff52:	e033      	b.n	800ffbc <lwip_send+0xb0>
    return -1;
#endif /* (LWIP_UDP || LWIP_RAW) */
  }

  write_flags = (u8_t)(NETCONN_COPY |
                       ((flags & MSG_MORE)     ? NETCONN_MORE      : 0) |
 800ff54:	683b      	ldr	r3, [r7, #0]
 800ff56:	f003 0310 	and.w	r3, r3, #16
  write_flags = (u8_t)(NETCONN_COPY |
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d001      	beq.n	800ff62 <lwip_send+0x56>
 800ff5e:	2203      	movs	r2, #3
 800ff60:	e000      	b.n	800ff64 <lwip_send+0x58>
 800ff62:	2201      	movs	r2, #1
                       ((flags & MSG_MORE)     ? NETCONN_MORE      : 0) |
 800ff64:	683b      	ldr	r3, [r7, #0]
 800ff66:	105b      	asrs	r3, r3, #1
 800ff68:	b25b      	sxtb	r3, r3
 800ff6a:	f003 0304 	and.w	r3, r3, #4
 800ff6e:	b25b      	sxtb	r3, r3
 800ff70:	4313      	orrs	r3, r2
 800ff72:	b25b      	sxtb	r3, r3
  write_flags = (u8_t)(NETCONN_COPY |
 800ff74:	76fb      	strb	r3, [r7, #27]
                       ((flags & MSG_DONTWAIT) ? NETCONN_DONTBLOCK : 0));
  written = 0;
 800ff76:	2300      	movs	r3, #0
 800ff78:	613b      	str	r3, [r7, #16]
  err = netconn_write_partly(sock->conn, data, size, write_flags, &written);
 800ff7a:	69fb      	ldr	r3, [r7, #28]
 800ff7c:	6818      	ldr	r0, [r3, #0]
 800ff7e:	7efa      	ldrb	r2, [r7, #27]
 800ff80:	f107 0310 	add.w	r3, r7, #16
 800ff84:	9300      	str	r3, [sp, #0]
 800ff86:	4613      	mov	r3, r2
 800ff88:	687a      	ldr	r2, [r7, #4]
 800ff8a:	68b9      	ldr	r1, [r7, #8]
 800ff8c:	f7fd f9e0 	bl	800d350 <netconn_write_partly>
 800ff90:	4603      	mov	r3, r0
 800ff92:	76bb      	strb	r3, [r7, #26]

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_send(%d) err=%d written=%"SZT_F"\n", s, err, written));
  sock_set_errno(sock, err_to_errno(err));
 800ff94:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800ff98:	4618      	mov	r0, r3
 800ff9a:	f7ff f883 	bl	800f0a4 <err_to_errno>
 800ff9e:	6178      	str	r0, [r7, #20]
 800ffa0:	697b      	ldr	r3, [r7, #20]
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d002      	beq.n	800ffac <lwip_send+0xa0>
 800ffa6:	4a07      	ldr	r2, [pc, #28]	@ (800ffc4 <lwip_send+0xb8>)
 800ffa8:	697b      	ldr	r3, [r7, #20]
 800ffaa:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  /* casting 'written' to ssize_t is OK here since the netconn API limits it to SSIZE_MAX */
  return (err == ERR_OK ? (ssize_t)written : -1);
 800ffac:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d101      	bne.n	800ffb8 <lwip_send+0xac>
 800ffb4:	693b      	ldr	r3, [r7, #16]
 800ffb6:	e001      	b.n	800ffbc <lwip_send+0xb0>
 800ffb8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800ffbc:	4618      	mov	r0, r3
 800ffbe:	3720      	adds	r7, #32
 800ffc0:	46bd      	mov	sp, r7
 800ffc2:	bd80      	pop	{r7, pc}
 800ffc4:	2000f5dc 	.word	0x2000f5dc

0800ffc8 <lwip_sendto>:
}

ssize_t
lwip_sendto(int s, const void *data, size_t size, int flags,
            const struct sockaddr *to, socklen_t tolen)
{
 800ffc8:	b580      	push	{r7, lr}
 800ffca:	b08e      	sub	sp, #56	@ 0x38
 800ffcc:	af00      	add	r7, sp, #0
 800ffce:	60f8      	str	r0, [r7, #12]
 800ffd0:	60b9      	str	r1, [r7, #8]
 800ffd2:	607a      	str	r2, [r7, #4]
 800ffd4:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t short_size;
  u16_t remote_port;
  struct netbuf buf;

  sock = get_socket(s);
 800ffd6:	68f8      	ldr	r0, [r7, #12]
 800ffd8:	f7ff f952 	bl	800f280 <get_socket>
 800ffdc:	6338      	str	r0, [r7, #48]	@ 0x30
  if (!sock) {
 800ffde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d102      	bne.n	800ffea <lwip_sendto+0x22>
    return -1;
 800ffe4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ffe8:	e093      	b.n	8010112 <lwip_sendto+0x14a>
  }

  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 800ffea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffec:	681b      	ldr	r3, [r3, #0]
 800ffee:	781b      	ldrb	r3, [r3, #0]
 800fff0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fff4:	2b10      	cmp	r3, #16
 800fff6:	d107      	bne.n	8010008 <lwip_sendto+0x40>
#if LWIP_TCP
    done_socket(sock);
    return lwip_send(s, data, size, flags);
 800fff8:	683b      	ldr	r3, [r7, #0]
 800fffa:	687a      	ldr	r2, [r7, #4]
 800fffc:	68b9      	ldr	r1, [r7, #8]
 800fffe:	68f8      	ldr	r0, [r7, #12]
 8010000:	f7ff ff84 	bl	800ff0c <lwip_send>
 8010004:	4603      	mov	r3, r0
 8010006:	e084      	b.n	8010112 <lwip_sendto+0x14a>
    done_socket(sock);
    return -1;
#endif /* LWIP_TCP */
  }

  if (size > LWIP_MIN(0xFFFF, SSIZE_MAX)) {
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801000e:	d30a      	bcc.n	8010026 <lwip_sendto+0x5e>
    /* cannot fit into one datagram (at least for us) */
    sock_set_errno(sock, EMSGSIZE);
 8010010:	235a      	movs	r3, #90	@ 0x5a
 8010012:	623b      	str	r3, [r7, #32]
 8010014:	6a3b      	ldr	r3, [r7, #32]
 8010016:	2b00      	cmp	r3, #0
 8010018:	d002      	beq.n	8010020 <lwip_sendto+0x58>
 801001a:	4a40      	ldr	r2, [pc, #256]	@ (801011c <lwip_sendto+0x154>)
 801001c:	6a3b      	ldr	r3, [r7, #32]
 801001e:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8010020:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010024:	e075      	b.n	8010112 <lwip_sendto+0x14a>
  }
  short_size = (u16_t)size;
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  LWIP_ERROR("lwip_sendto: invalid address", (((to == NULL) && (tolen == 0)) ||
 801002a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801002c:	2b00      	cmp	r3, #0
 801002e:	d102      	bne.n	8010036 <lwip_sendto+0x6e>
 8010030:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010032:	2b00      	cmp	r3, #0
 8010034:	d023      	beq.n	801007e <lwip_sendto+0xb6>
 8010036:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010038:	2b10      	cmp	r3, #16
 801003a:	d10b      	bne.n	8010054 <lwip_sendto+0x8c>
 801003c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801003e:	2b00      	cmp	r3, #0
 8010040:	d008      	beq.n	8010054 <lwip_sendto+0x8c>
 8010042:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010044:	785b      	ldrb	r3, [r3, #1]
 8010046:	2b02      	cmp	r3, #2
 8010048:	d104      	bne.n	8010054 <lwip_sendto+0x8c>
 801004a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801004c:	f003 0303 	and.w	r3, r3, #3
 8010050:	2b00      	cmp	r3, #0
 8010052:	d014      	beq.n	801007e <lwip_sendto+0xb6>
 8010054:	4b32      	ldr	r3, [pc, #200]	@ (8010120 <lwip_sendto+0x158>)
 8010056:	f240 6252 	movw	r2, #1618	@ 0x652
 801005a:	4932      	ldr	r1, [pc, #200]	@ (8010124 <lwip_sendto+0x15c>)
 801005c:	4832      	ldr	r0, [pc, #200]	@ (8010128 <lwip_sendto+0x160>)
 801005e:	f00e f9b9 	bl	801e3d4 <iprintf>
 8010062:	f06f 000f 	mvn.w	r0, #15
 8010066:	f7ff f81d 	bl	800f0a4 <err_to_errno>
 801006a:	62b8      	str	r0, [r7, #40]	@ 0x28
 801006c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801006e:	2b00      	cmp	r3, #0
 8010070:	d002      	beq.n	8010078 <lwip_sendto+0xb0>
 8010072:	4a2a      	ldr	r2, [pc, #168]	@ (801011c <lwip_sendto+0x154>)
 8010074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010076:	6013      	str	r3, [r2, #0]
 8010078:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801007c:	e049      	b.n	8010112 <lwip_sendto+0x14a>
              ((to != NULL) && (IS_SOCK_ADDR_TYPE_VALID(to) && IS_SOCK_ADDR_ALIGNED(to))))),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(tolen);

  /* initialize a buffer */
  buf.p = buf.ptr = NULL;
 801007e:	2300      	movs	r3, #0
 8010080:	617b      	str	r3, [r7, #20]
 8010082:	697b      	ldr	r3, [r7, #20]
 8010084:	613b      	str	r3, [r7, #16]
#if LWIP_CHECKSUM_ON_COPY
  buf.flags = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
  if (to) {
 8010086:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010088:	2b00      	cmp	r3, #0
 801008a:	d00a      	beq.n	80100a2 <lwip_sendto+0xda>
    SOCKADDR_TO_IPADDR_PORT(to, &buf.addr, remote_port);
 801008c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801008e:	685b      	ldr	r3, [r3, #4]
 8010090:	61bb      	str	r3, [r7, #24]
 8010092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010094:	885b      	ldrh	r3, [r3, #2]
 8010096:	4618      	mov	r0, r3
 8010098:	f000 fe0e 	bl	8010cb8 <lwip_htons>
 801009c:	4603      	mov	r3, r0
 801009e:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80100a0:	e003      	b.n	80100aa <lwip_sendto+0xe2>
  } else {
    remote_port = 0;
 80100a2:	2300      	movs	r3, #0
 80100a4:	86bb      	strh	r3, [r7, #52]	@ 0x34
    ip_addr_set_any(NETCONNTYPE_ISIPV6(netconn_type(sock->conn)), &buf.addr);
 80100a6:	2300      	movs	r3, #0
 80100a8:	61bb      	str	r3, [r7, #24]
  }
  netbuf_fromport(&buf) = remote_port;
 80100aa:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80100ac:	83bb      	strh	r3, [r7, #28]
      MEMCPY(buf.p->payload, data, short_size);
    }
    err = ERR_OK;
  }
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  err = netbuf_ref(&buf, data, short_size);
 80100ae:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80100b0:	f107 0310 	add.w	r3, r7, #16
 80100b4:	68b9      	ldr	r1, [r7, #8]
 80100b6:	4618      	mov	r0, r3
 80100b8:	f7ff f85a 	bl	800f170 <netbuf_ref>
 80100bc:	4603      	mov	r3, r0
 80100be:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (err == ERR_OK) {
 80100c2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d10a      	bne.n	80100e0 <lwip_sendto+0x118>
      IP_SET_TYPE_VAL(buf.addr, IPADDR_TYPE_V4);
    }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

    /* send the data */
    err = netconn_send(sock->conn, &buf);
 80100ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100cc:	681b      	ldr	r3, [r3, #0]
 80100ce:	f107 0210 	add.w	r2, r7, #16
 80100d2:	4611      	mov	r1, r2
 80100d4:	4618      	mov	r0, r3
 80100d6:	f7fd f90d 	bl	800d2f4 <netconn_send>
 80100da:	4603      	mov	r3, r0
 80100dc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  }

  /* deallocated the buffer */
  netbuf_free(&buf);
 80100e0:	f107 0310 	add.w	r3, r7, #16
 80100e4:	4618      	mov	r0, r3
 80100e6:	f7ff f81b 	bl	800f120 <netbuf_free>

  sock_set_errno(sock, err_to_errno(err));
 80100ea:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80100ee:	4618      	mov	r0, r3
 80100f0:	f7fe ffd8 	bl	800f0a4 <err_to_errno>
 80100f4:	6278      	str	r0, [r7, #36]	@ 0x24
 80100f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d002      	beq.n	8010102 <lwip_sendto+0x13a>
 80100fc:	4a07      	ldr	r2, [pc, #28]	@ (801011c <lwip_sendto+0x154>)
 80100fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010100:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return (err == ERR_OK ? short_size : -1);
 8010102:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8010106:	2b00      	cmp	r3, #0
 8010108:	d101      	bne.n	801010e <lwip_sendto+0x146>
 801010a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801010c:	e001      	b.n	8010112 <lwip_sendto+0x14a>
 801010e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8010112:	4618      	mov	r0, r3
 8010114:	3738      	adds	r7, #56	@ 0x38
 8010116:	46bd      	mov	sp, r7
 8010118:	bd80      	pop	{r7, pc}
 801011a:	bf00      	nop
 801011c:	2000f5dc 	.word	0x2000f5dc
 8010120:	08021ce8 	.word	0x08021ce8
 8010124:	08021fc8 	.word	0x08021fc8
 8010128:	08021d3c 	.word	0x08021d3c

0801012c <lwip_socket>:

int
lwip_socket(int domain, int type, int protocol)
{
 801012c:	b580      	push	{r7, lr}
 801012e:	b086      	sub	sp, #24
 8010130:	af00      	add	r7, sp, #0
 8010132:	60f8      	str	r0, [r7, #12]
 8010134:	60b9      	str	r1, [r7, #8]
 8010136:	607a      	str	r2, [r7, #4]
  int i;

  LWIP_UNUSED_ARG(domain); /* @todo: check this */

  /* create a netconn */
  switch (type) {
 8010138:	68bb      	ldr	r3, [r7, #8]
 801013a:	2b03      	cmp	r3, #3
 801013c:	d009      	beq.n	8010152 <lwip_socket+0x26>
 801013e:	68bb      	ldr	r3, [r7, #8]
 8010140:	2b03      	cmp	r3, #3
 8010142:	dc23      	bgt.n	801018c <lwip_socket+0x60>
 8010144:	68bb      	ldr	r3, [r7, #8]
 8010146:	2b01      	cmp	r3, #1
 8010148:	d019      	beq.n	801017e <lwip_socket+0x52>
 801014a:	68bb      	ldr	r3, [r7, #8]
 801014c:	2b02      	cmp	r3, #2
 801014e:	d009      	beq.n	8010164 <lwip_socket+0x38>
 8010150:	e01c      	b.n	801018c <lwip_socket+0x60>
    case SOCK_RAW:
      conn = netconn_new_with_proto_and_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_RAW),
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	b2db      	uxtb	r3, r3
 8010156:	4a22      	ldr	r2, [pc, #136]	@ (80101e0 <lwip_socket+0xb4>)
 8010158:	4619      	mov	r1, r3
 801015a:	2040      	movs	r0, #64	@ 0x40
 801015c:	f7fc fccc 	bl	800caf8 <netconn_new_with_proto_and_callback>
 8010160:	6178      	str	r0, [r7, #20]
             (u8_t)protocol, DEFAULT_SOCKET_EVENTCB);
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_RAW, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 8010162:	e019      	b.n	8010198 <lwip_socket+0x6c>
    case SOCK_DGRAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain,
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	2b88      	cmp	r3, #136	@ 0x88
 8010168:	d101      	bne.n	801016e <lwip_socket+0x42>
 801016a:	2321      	movs	r3, #33	@ 0x21
 801016c:	e000      	b.n	8010170 <lwip_socket+0x44>
 801016e:	2320      	movs	r3, #32
 8010170:	4a1b      	ldr	r2, [pc, #108]	@ (80101e0 <lwip_socket+0xb4>)
 8010172:	2100      	movs	r1, #0
 8010174:	4618      	mov	r0, r3
 8010176:	f7fc fcbf 	bl	800caf8 <netconn_new_with_proto_and_callback>
 801017a:	6178      	str	r0, [r7, #20]
      if (conn) {
        /* netconn layer enables pktinfo by default, sockets default to off */
        conn->flags &= ~NETCONN_FLAG_PKTINFO;
      }
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 801017c:	e00c      	b.n	8010198 <lwip_socket+0x6c>
    case SOCK_STREAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_TCP), DEFAULT_SOCKET_EVENTCB);
 801017e:	4a18      	ldr	r2, [pc, #96]	@ (80101e0 <lwip_socket+0xb4>)
 8010180:	2100      	movs	r1, #0
 8010182:	2010      	movs	r0, #16
 8010184:	f7fc fcb8 	bl	800caf8 <netconn_new_with_proto_and_callback>
 8010188:	6178      	str	r0, [r7, #20]
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_STREAM, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 801018a:	e005      	b.n	8010198 <lwip_socket+0x6c>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%d, %d/UNKNOWN, %d) = -1\n",
                                  domain, type, protocol));
      set_errno(EINVAL);
 801018c:	4b15      	ldr	r3, [pc, #84]	@ (80101e4 <lwip_socket+0xb8>)
 801018e:	2216      	movs	r2, #22
 8010190:	601a      	str	r2, [r3, #0]
      return -1;
 8010192:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010196:	e01e      	b.n	80101d6 <lwip_socket+0xaa>
  }

  if (!conn) {
 8010198:	697b      	ldr	r3, [r7, #20]
 801019a:	2b00      	cmp	r3, #0
 801019c:	d105      	bne.n	80101aa <lwip_socket+0x7e>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("-1 / ENOBUFS (could not create netconn)\n"));
    set_errno(ENOBUFS);
 801019e:	4b11      	ldr	r3, [pc, #68]	@ (80101e4 <lwip_socket+0xb8>)
 80101a0:	2269      	movs	r2, #105	@ 0x69
 80101a2:	601a      	str	r2, [r3, #0]
    return -1;
 80101a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80101a8:	e015      	b.n	80101d6 <lwip_socket+0xaa>
  }

  i = alloc_socket(conn, 0);
 80101aa:	2100      	movs	r1, #0
 80101ac:	6978      	ldr	r0, [r7, #20]
 80101ae:	f7ff f87f 	bl	800f2b0 <alloc_socket>
 80101b2:	6138      	str	r0, [r7, #16]

  if (i == -1) {
 80101b4:	693b      	ldr	r3, [r7, #16]
 80101b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80101ba:	d108      	bne.n	80101ce <lwip_socket+0xa2>
    netconn_delete(conn);
 80101bc:	6978      	ldr	r0, [r7, #20]
 80101be:	f7fc fd39 	bl	800cc34 <netconn_delete>
    set_errno(ENFILE);
 80101c2:	4b08      	ldr	r3, [pc, #32]	@ (80101e4 <lwip_socket+0xb8>)
 80101c4:	2217      	movs	r2, #23
 80101c6:	601a      	str	r2, [r3, #0]
    return -1;
 80101c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80101cc:	e003      	b.n	80101d6 <lwip_socket+0xaa>
  }
  conn->socket = i;
 80101ce:	697b      	ldr	r3, [r7, #20]
 80101d0:	693a      	ldr	r2, [r7, #16]
 80101d2:	619a      	str	r2, [r3, #24]
  done_socket(&sockets[i - LWIP_SOCKET_OFFSET]);
  LWIP_DEBUGF(SOCKETS_DEBUG, ("%d\n", i));
  set_errno(0);
  return i;
 80101d4:	693b      	ldr	r3, [r7, #16]
}
 80101d6:	4618      	mov	r0, r3
 80101d8:	3718      	adds	r7, #24
 80101da:	46bd      	mov	sp, r7
 80101dc:	bd80      	pop	{r7, pc}
 80101de:	bf00      	nop
 80101e0:	08010271 	.word	0x08010271
 80101e4:	2000f5dc 	.word	0x2000f5dc

080101e8 <lwip_poll_should_wake>:
 * Check whether event_callback should wake up a thread waiting in
 * lwip_poll.
 */
static int
lwip_poll_should_wake(const struct lwip_select_cb *scb, int fd, int has_recvevent, int has_sendevent, int has_errevent)
{
 80101e8:	b480      	push	{r7}
 80101ea:	b087      	sub	sp, #28
 80101ec:	af00      	add	r7, sp, #0
 80101ee:	60f8      	str	r0, [r7, #12]
 80101f0:	60b9      	str	r1, [r7, #8]
 80101f2:	607a      	str	r2, [r7, #4]
 80101f4:	603b      	str	r3, [r7, #0]
  nfds_t fdi;
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 80101f6:	2300      	movs	r3, #0
 80101f8:	617b      	str	r3, [r7, #20]
 80101fa:	e02c      	b.n	8010256 <lwip_poll_should_wake+0x6e>
    const struct pollfd *pollfd = &scb->poll_fds[fdi];
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	695a      	ldr	r2, [r3, #20]
 8010200:	697b      	ldr	r3, [r7, #20]
 8010202:	00db      	lsls	r3, r3, #3
 8010204:	4413      	add	r3, r2
 8010206:	613b      	str	r3, [r7, #16]
    if (pollfd->fd == fd) {
 8010208:	693b      	ldr	r3, [r7, #16]
 801020a:	681b      	ldr	r3, [r3, #0]
 801020c:	68ba      	ldr	r2, [r7, #8]
 801020e:	429a      	cmp	r2, r3
 8010210:	d11e      	bne.n	8010250 <lwip_poll_should_wake+0x68>
      /* Do not update pollfd->revents right here;
         that would be a data race because lwip_pollscan
         accesses revents without protecting. */
      if (has_recvevent && (pollfd->events & POLLIN) != 0) {
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	2b00      	cmp	r3, #0
 8010216:	d009      	beq.n	801022c <lwip_poll_should_wake+0x44>
 8010218:	693b      	ldr	r3, [r7, #16]
 801021a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801021e:	b29b      	uxth	r3, r3
 8010220:	f003 0301 	and.w	r3, r3, #1
 8010224:	2b00      	cmp	r3, #0
 8010226:	d001      	beq.n	801022c <lwip_poll_should_wake+0x44>
        return 1;
 8010228:	2301      	movs	r3, #1
 801022a:	e01a      	b.n	8010262 <lwip_poll_should_wake+0x7a>
      }
      if (has_sendevent && (pollfd->events & POLLOUT) != 0) {
 801022c:	683b      	ldr	r3, [r7, #0]
 801022e:	2b00      	cmp	r3, #0
 8010230:	d009      	beq.n	8010246 <lwip_poll_should_wake+0x5e>
 8010232:	693b      	ldr	r3, [r7, #16]
 8010234:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8010238:	b29b      	uxth	r3, r3
 801023a:	f003 0302 	and.w	r3, r3, #2
 801023e:	2b00      	cmp	r3, #0
 8010240:	d001      	beq.n	8010246 <lwip_poll_should_wake+0x5e>
        return 1;
 8010242:	2301      	movs	r3, #1
 8010244:	e00d      	b.n	8010262 <lwip_poll_should_wake+0x7a>
      }
      if (has_errevent) {
 8010246:	6a3b      	ldr	r3, [r7, #32]
 8010248:	2b00      	cmp	r3, #0
 801024a:	d001      	beq.n	8010250 <lwip_poll_should_wake+0x68>
        /* POLLERR is output only. */
        return 1;
 801024c:	2301      	movs	r3, #1
 801024e:	e008      	b.n	8010262 <lwip_poll_should_wake+0x7a>
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 8010250:	697b      	ldr	r3, [r7, #20]
 8010252:	3301      	adds	r3, #1
 8010254:	617b      	str	r3, [r7, #20]
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	699b      	ldr	r3, [r3, #24]
 801025a:	697a      	ldr	r2, [r7, #20]
 801025c:	429a      	cmp	r2, r3
 801025e:	d3cd      	bcc.n	80101fc <lwip_poll_should_wake+0x14>
      }
    }
  }
  return 0;
 8010260:	2300      	movs	r3, #0
}
 8010262:	4618      	mov	r0, r3
 8010264:	371c      	adds	r7, #28
 8010266:	46bd      	mov	sp, r7
 8010268:	f85d 7b04 	ldr.w	r7, [sp], #4
 801026c:	4770      	bx	lr
	...

08010270 <event_callback>:
 *   NETCONN_EVT_ERROR
 * This requirement will be asserted in select_check_waiters()
 */
static void
event_callback(struct netconn *conn, enum netconn_evt evt, u16_t len)
{
 8010270:	b580      	push	{r7, lr}
 8010272:	b08a      	sub	sp, #40	@ 0x28
 8010274:	af00      	add	r7, sp, #0
 8010276:	6078      	str	r0, [r7, #4]
 8010278:	460b      	mov	r3, r1
 801027a:	70fb      	strb	r3, [r7, #3]
 801027c:	4613      	mov	r3, r2
 801027e:	803b      	strh	r3, [r7, #0]
  SYS_ARCH_DECL_PROTECT(lev);

  LWIP_UNUSED_ARG(len);

  /* Get socket */
  if (conn) {
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	2b00      	cmp	r3, #0
 8010284:	f000 80a4 	beq.w	80103d0 <event_callback+0x160>
    s = conn->socket;
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	699b      	ldr	r3, [r3, #24]
 801028c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (s < 0) {
 801028e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010290:	2b00      	cmp	r3, #0
 8010292:	da18      	bge.n	80102c6 <event_callback+0x56>
      /* Data comes in right away after an accept, even though
       * the server task might not have created a new socket yet.
       * Just count down (or up) if that's the case and we
       * will use the data later. Note that only receive events
       * can happen before the new socket is set up. */
      SYS_ARCH_PROTECT(lev);
 8010294:	f00c fa5c 	bl	801c750 <sys_arch_protect>
 8010298:	61f8      	str	r0, [r7, #28]
      if (conn->socket < 0) {
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	699b      	ldr	r3, [r3, #24]
 801029e:	2b00      	cmp	r3, #0
 80102a0:	da0b      	bge.n	80102ba <event_callback+0x4a>
        if (evt == NETCONN_EVT_RCVPLUS) {
 80102a2:	78fb      	ldrb	r3, [r7, #3]
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d104      	bne.n	80102b2 <event_callback+0x42>
          /* conn->socket is -1 on initialization
             lwip_accept adjusts sock->recvevent if conn->socket < -1 */
          conn->socket--;
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	699b      	ldr	r3, [r3, #24]
 80102ac:	1e5a      	subs	r2, r3, #1
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	619a      	str	r2, [r3, #24]
        }
        SYS_ARCH_UNPROTECT(lev);
 80102b2:	69f8      	ldr	r0, [r7, #28]
 80102b4:	f00c fa5a 	bl	801c76c <sys_arch_unprotect>
        return;
 80102b8:	e08d      	b.n	80103d6 <event_callback+0x166>
      }
      s = conn->socket;
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	699b      	ldr	r3, [r3, #24]
 80102be:	627b      	str	r3, [r7, #36]	@ 0x24
      SYS_ARCH_UNPROTECT(lev);
 80102c0:	69f8      	ldr	r0, [r7, #28]
 80102c2:	f00c fa53 	bl	801c76c <sys_arch_unprotect>
    }

    sock = get_socket(s);
 80102c6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80102c8:	f7fe ffda 	bl	800f280 <get_socket>
 80102cc:	61b8      	str	r0, [r7, #24]
    if (!sock) {
 80102ce:	69bb      	ldr	r3, [r7, #24]
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d07f      	beq.n	80103d4 <event_callback+0x164>
    }
  } else {
    return;
  }

  check_waiters = 1;
 80102d4:	2301      	movs	r3, #1
 80102d6:	623b      	str	r3, [r7, #32]
  SYS_ARCH_PROTECT(lev);
 80102d8:	f00c fa3a 	bl	801c750 <sys_arch_protect>
 80102dc:	61f8      	str	r0, [r7, #28]
  /* Set event as required */
  switch (evt) {
 80102de:	78fb      	ldrb	r3, [r7, #3]
 80102e0:	2b04      	cmp	r3, #4
 80102e2:	d83e      	bhi.n	8010362 <event_callback+0xf2>
 80102e4:	a201      	add	r2, pc, #4	@ (adr r2, 80102ec <event_callback+0x7c>)
 80102e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80102ea:	bf00      	nop
 80102ec:	08010301 	.word	0x08010301
 80102f0:	08010323 	.word	0x08010323
 80102f4:	0801033b 	.word	0x0801033b
 80102f8:	0801034f 	.word	0x0801034f
 80102fc:	0801035b 	.word	0x0801035b
    case NETCONN_EVT_RCVPLUS:
      sock->rcvevent++;
 8010300:	69bb      	ldr	r3, [r7, #24]
 8010302:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8010306:	b29b      	uxth	r3, r3
 8010308:	3301      	adds	r3, #1
 801030a:	b29b      	uxth	r3, r3
 801030c:	b21a      	sxth	r2, r3
 801030e:	69bb      	ldr	r3, [r7, #24]
 8010310:	811a      	strh	r2, [r3, #8]
      if (sock->rcvevent > 1) {
 8010312:	69bb      	ldr	r3, [r7, #24]
 8010314:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8010318:	2b01      	cmp	r3, #1
 801031a:	dd2a      	ble.n	8010372 <event_callback+0x102>
        check_waiters = 0;
 801031c:	2300      	movs	r3, #0
 801031e:	623b      	str	r3, [r7, #32]
      }
      break;
 8010320:	e027      	b.n	8010372 <event_callback+0x102>
    case NETCONN_EVT_RCVMINUS:
      sock->rcvevent--;
 8010322:	69bb      	ldr	r3, [r7, #24]
 8010324:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8010328:	b29b      	uxth	r3, r3
 801032a:	3b01      	subs	r3, #1
 801032c:	b29b      	uxth	r3, r3
 801032e:	b21a      	sxth	r2, r3
 8010330:	69bb      	ldr	r3, [r7, #24]
 8010332:	811a      	strh	r2, [r3, #8]
      check_waiters = 0;
 8010334:	2300      	movs	r3, #0
 8010336:	623b      	str	r3, [r7, #32]
      break;
 8010338:	e01c      	b.n	8010374 <event_callback+0x104>
    case NETCONN_EVT_SENDPLUS:
      if (sock->sendevent) {
 801033a:	69bb      	ldr	r3, [r7, #24]
 801033c:	895b      	ldrh	r3, [r3, #10]
 801033e:	2b00      	cmp	r3, #0
 8010340:	d001      	beq.n	8010346 <event_callback+0xd6>
        check_waiters = 0;
 8010342:	2300      	movs	r3, #0
 8010344:	623b      	str	r3, [r7, #32]
      }
      sock->sendevent = 1;
 8010346:	69bb      	ldr	r3, [r7, #24]
 8010348:	2201      	movs	r2, #1
 801034a:	815a      	strh	r2, [r3, #10]
      break;
 801034c:	e012      	b.n	8010374 <event_callback+0x104>
    case NETCONN_EVT_SENDMINUS:
      sock->sendevent = 0;
 801034e:	69bb      	ldr	r3, [r7, #24]
 8010350:	2200      	movs	r2, #0
 8010352:	815a      	strh	r2, [r3, #10]
      check_waiters = 0;
 8010354:	2300      	movs	r3, #0
 8010356:	623b      	str	r3, [r7, #32]
      break;
 8010358:	e00c      	b.n	8010374 <event_callback+0x104>
    case NETCONN_EVT_ERROR:
      sock->errevent = 1;
 801035a:	69bb      	ldr	r3, [r7, #24]
 801035c:	2201      	movs	r2, #1
 801035e:	819a      	strh	r2, [r3, #12]
      break;
 8010360:	e008      	b.n	8010374 <event_callback+0x104>
    default:
      LWIP_ASSERT("unknown event", 0);
 8010362:	4b1e      	ldr	r3, [pc, #120]	@ (80103dc <event_callback+0x16c>)
 8010364:	f44f 621f 	mov.w	r2, #2544	@ 0x9f0
 8010368:	491d      	ldr	r1, [pc, #116]	@ (80103e0 <event_callback+0x170>)
 801036a:	481e      	ldr	r0, [pc, #120]	@ (80103e4 <event_callback+0x174>)
 801036c:	f00e f832 	bl	801e3d4 <iprintf>
      break;
 8010370:	e000      	b.n	8010374 <event_callback+0x104>
      break;
 8010372:	bf00      	nop
  }

  if (sock->select_waiting && check_waiters) {
 8010374:	69bb      	ldr	r3, [r7, #24]
 8010376:	7b9b      	ldrb	r3, [r3, #14]
 8010378:	2b00      	cmp	r3, #0
 801037a:	d025      	beq.n	80103c8 <event_callback+0x158>
 801037c:	6a3b      	ldr	r3, [r7, #32]
 801037e:	2b00      	cmp	r3, #0
 8010380:	d022      	beq.n	80103c8 <event_callback+0x158>
    /* Save which events are active */
    int has_recvevent, has_sendevent, has_errevent;
    has_recvevent = sock->rcvevent > 0;
 8010382:	69bb      	ldr	r3, [r7, #24]
 8010384:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8010388:	2b00      	cmp	r3, #0
 801038a:	bfcc      	ite	gt
 801038c:	2301      	movgt	r3, #1
 801038e:	2300      	movle	r3, #0
 8010390:	b2db      	uxtb	r3, r3
 8010392:	617b      	str	r3, [r7, #20]
    has_sendevent = sock->sendevent != 0;
 8010394:	69bb      	ldr	r3, [r7, #24]
 8010396:	895b      	ldrh	r3, [r3, #10]
 8010398:	2b00      	cmp	r3, #0
 801039a:	bf14      	ite	ne
 801039c:	2301      	movne	r3, #1
 801039e:	2300      	moveq	r3, #0
 80103a0:	b2db      	uxtb	r3, r3
 80103a2:	613b      	str	r3, [r7, #16]
    has_errevent = sock->errevent != 0;
 80103a4:	69bb      	ldr	r3, [r7, #24]
 80103a6:	899b      	ldrh	r3, [r3, #12]
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	bf14      	ite	ne
 80103ac:	2301      	movne	r3, #1
 80103ae:	2300      	moveq	r3, #0
 80103b0:	b2db      	uxtb	r3, r3
 80103b2:	60fb      	str	r3, [r7, #12]
    SYS_ARCH_UNPROTECT(lev);
 80103b4:	69f8      	ldr	r0, [r7, #28]
 80103b6:	f00c f9d9 	bl	801c76c <sys_arch_unprotect>
    /* Check any select calls waiting on this socket */
    select_check_waiters(s, has_recvevent, has_sendevent, has_errevent);
 80103ba:	68fb      	ldr	r3, [r7, #12]
 80103bc:	693a      	ldr	r2, [r7, #16]
 80103be:	6979      	ldr	r1, [r7, #20]
 80103c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80103c2:	f000 f811 	bl	80103e8 <select_check_waiters>
  if (sock->select_waiting && check_waiters) {
 80103c6:	e006      	b.n	80103d6 <event_callback+0x166>
  } else {
    SYS_ARCH_UNPROTECT(lev);
 80103c8:	69f8      	ldr	r0, [r7, #28]
 80103ca:	f00c f9cf 	bl	801c76c <sys_arch_unprotect>
 80103ce:	e002      	b.n	80103d6 <event_callback+0x166>
    return;
 80103d0:	bf00      	nop
 80103d2:	e000      	b.n	80103d6 <event_callback+0x166>
      return;
 80103d4:	bf00      	nop
  }
  done_socket(sock);
}
 80103d6:	3728      	adds	r7, #40	@ 0x28
 80103d8:	46bd      	mov	sp, r7
 80103da:	bd80      	pop	{r7, pc}
 80103dc:	08021ce8 	.word	0x08021ce8
 80103e0:	08022064 	.word	0x08022064
 80103e4:	08021d3c 	.word	0x08021d3c

080103e8 <select_check_waiters>:
 * of the loop, thus creating a possibility where a thread could modify the
 * select_cb_list during our UNPROTECT/PROTECT. We use a generational counter to
 * detect this change and restart the list walk. The list is expected to be small
 */
static void select_check_waiters(int s, int has_recvevent, int has_sendevent, int has_errevent)
{
 80103e8:	b580      	push	{r7, lr}
 80103ea:	b088      	sub	sp, #32
 80103ec:	af02      	add	r7, sp, #8
 80103ee:	60f8      	str	r0, [r7, #12]
 80103f0:	60b9      	str	r1, [r7, #8]
 80103f2:	607a      	str	r2, [r7, #4]
 80103f4:	603b      	str	r3, [r7, #0]
  SYS_ARCH_PROTECT(lev);
again:
  /* remember the state of select_cb_list to detect changes */
  last_select_cb_ctr = select_cb_ctr;
#endif /* !LWIP_TCPIP_CORE_LOCKING */
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 80103f6:	4b42      	ldr	r3, [pc, #264]	@ (8010500 <select_check_waiters+0x118>)
 80103f8:	681b      	ldr	r3, [r3, #0]
 80103fa:	617b      	str	r3, [r7, #20]
 80103fc:	e078      	b.n	80104f0 <select_check_waiters+0x108>
    if (scb->sem_signalled == 0) {
 80103fe:	697b      	ldr	r3, [r7, #20]
 8010400:	69db      	ldr	r3, [r3, #28]
 8010402:	2b00      	cmp	r3, #0
 8010404:	d171      	bne.n	80104ea <select_check_waiters+0x102>
      /* semaphore not signalled yet */
      int do_signal = 0;
 8010406:	2300      	movs	r3, #0
 8010408:	613b      	str	r3, [r7, #16]
#if LWIP_SOCKET_POLL
      if (scb->poll_fds != NULL) {
 801040a:	697b      	ldr	r3, [r7, #20]
 801040c:	695b      	ldr	r3, [r3, #20]
 801040e:	2b00      	cmp	r3, #0
 8010410:	d009      	beq.n	8010426 <select_check_waiters+0x3e>
        do_signal = lwip_poll_should_wake(scb, s, has_recvevent, has_sendevent, has_errevent);
 8010412:	683b      	ldr	r3, [r7, #0]
 8010414:	9300      	str	r3, [sp, #0]
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	68ba      	ldr	r2, [r7, #8]
 801041a:	68f9      	ldr	r1, [r7, #12]
 801041c:	6978      	ldr	r0, [r7, #20]
 801041e:	f7ff fee3 	bl	80101e8 <lwip_poll_should_wake>
 8010422:	6138      	str	r0, [r7, #16]
 8010424:	e056      	b.n	80104d4 <select_check_waiters+0xec>
      else
#endif /* LWIP_SOCKET_SELECT && LWIP_SOCKET_POLL */
#if LWIP_SOCKET_SELECT
      {
        /* Test this select call for our socket */
        if (has_recvevent) {
 8010426:	68bb      	ldr	r3, [r7, #8]
 8010428:	2b00      	cmp	r3, #0
 801042a:	d017      	beq.n	801045c <select_check_waiters+0x74>
          if (scb->readset && FD_ISSET(s, scb->readset)) {
 801042c:	697b      	ldr	r3, [r7, #20]
 801042e:	689b      	ldr	r3, [r3, #8]
 8010430:	2b00      	cmp	r3, #0
 8010432:	d013      	beq.n	801045c <select_check_waiters+0x74>
 8010434:	697b      	ldr	r3, [r7, #20]
 8010436:	689a      	ldr	r2, [r3, #8]
 8010438:	68fb      	ldr	r3, [r7, #12]
 801043a:	2b00      	cmp	r3, #0
 801043c:	da00      	bge.n	8010440 <select_check_waiters+0x58>
 801043e:	331f      	adds	r3, #31
 8010440:	115b      	asrs	r3, r3, #5
 8010442:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	f003 031f 	and.w	r3, r3, #31
 801044c:	fa22 f303 	lsr.w	r3, r2, r3
 8010450:	f003 0301 	and.w	r3, r3, #1
 8010454:	2b00      	cmp	r3, #0
 8010456:	d001      	beq.n	801045c <select_check_waiters+0x74>
            do_signal = 1;
 8010458:	2301      	movs	r3, #1
 801045a:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_sendevent) {
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	2b00      	cmp	r3, #0
 8010460:	d01a      	beq.n	8010498 <select_check_waiters+0xb0>
          if (!do_signal && scb->writeset && FD_ISSET(s, scb->writeset)) {
 8010462:	693b      	ldr	r3, [r7, #16]
 8010464:	2b00      	cmp	r3, #0
 8010466:	d117      	bne.n	8010498 <select_check_waiters+0xb0>
 8010468:	697b      	ldr	r3, [r7, #20]
 801046a:	68db      	ldr	r3, [r3, #12]
 801046c:	2b00      	cmp	r3, #0
 801046e:	d013      	beq.n	8010498 <select_check_waiters+0xb0>
 8010470:	697b      	ldr	r3, [r7, #20]
 8010472:	68da      	ldr	r2, [r3, #12]
 8010474:	68fb      	ldr	r3, [r7, #12]
 8010476:	2b00      	cmp	r3, #0
 8010478:	da00      	bge.n	801047c <select_check_waiters+0x94>
 801047a:	331f      	adds	r3, #31
 801047c:	115b      	asrs	r3, r3, #5
 801047e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8010482:	68fb      	ldr	r3, [r7, #12]
 8010484:	f003 031f 	and.w	r3, r3, #31
 8010488:	fa22 f303 	lsr.w	r3, r2, r3
 801048c:	f003 0301 	and.w	r3, r3, #1
 8010490:	2b00      	cmp	r3, #0
 8010492:	d001      	beq.n	8010498 <select_check_waiters+0xb0>
            do_signal = 1;
 8010494:	2301      	movs	r3, #1
 8010496:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_errevent) {
 8010498:	683b      	ldr	r3, [r7, #0]
 801049a:	2b00      	cmp	r3, #0
 801049c:	d01a      	beq.n	80104d4 <select_check_waiters+0xec>
          if (!do_signal && scb->exceptset && FD_ISSET(s, scb->exceptset)) {
 801049e:	693b      	ldr	r3, [r7, #16]
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d117      	bne.n	80104d4 <select_check_waiters+0xec>
 80104a4:	697b      	ldr	r3, [r7, #20]
 80104a6:	691b      	ldr	r3, [r3, #16]
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d013      	beq.n	80104d4 <select_check_waiters+0xec>
 80104ac:	697b      	ldr	r3, [r7, #20]
 80104ae:	691a      	ldr	r2, [r3, #16]
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	da00      	bge.n	80104b8 <select_check_waiters+0xd0>
 80104b6:	331f      	adds	r3, #31
 80104b8:	115b      	asrs	r3, r3, #5
 80104ba:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80104be:	68fb      	ldr	r3, [r7, #12]
 80104c0:	f003 031f 	and.w	r3, r3, #31
 80104c4:	fa22 f303 	lsr.w	r3, r2, r3
 80104c8:	f003 0301 	and.w	r3, r3, #1
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	d001      	beq.n	80104d4 <select_check_waiters+0xec>
            do_signal = 1;
 80104d0:	2301      	movs	r3, #1
 80104d2:	613b      	str	r3, [r7, #16]
          }
        }
      }
#endif /* LWIP_SOCKET_SELECT */
      if (do_signal) {
 80104d4:	693b      	ldr	r3, [r7, #16]
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	d007      	beq.n	80104ea <select_check_waiters+0x102>
        scb->sem_signalled = 1;
 80104da:	697b      	ldr	r3, [r7, #20]
 80104dc:	2201      	movs	r2, #1
 80104de:	61da      	str	r2, [r3, #28]
        /* For !LWIP_TCPIP_CORE_LOCKING, we don't call SYS_ARCH_UNPROTECT() before signaling
           the semaphore, as this might lead to the select thread taking itself off the list,
           invalidating the semaphore. */
        sys_sem_signal(SELECT_SEM_PTR(scb->sem));
 80104e0:	697b      	ldr	r3, [r7, #20]
 80104e2:	3320      	adds	r3, #32
 80104e4:	4618      	mov	r0, r3
 80104e6:	f00c f88f 	bl	801c608 <sys_sem_signal>
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 80104ea:	697b      	ldr	r3, [r7, #20]
 80104ec:	681b      	ldr	r3, [r3, #0]
 80104ee:	617b      	str	r3, [r7, #20]
 80104f0:	697b      	ldr	r3, [r7, #20]
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d183      	bne.n	80103fe <select_check_waiters+0x16>
    /* remember the state of select_cb_list to detect changes */
    last_select_cb_ctr = select_cb_ctr;
  }
  SYS_ARCH_UNPROTECT(lev);
#endif
}
 80104f6:	bf00      	nop
 80104f8:	bf00      	nop
 80104fa:	3718      	adds	r7, #24
 80104fc:	46bd      	mov	sp, r7
 80104fe:	bd80      	pop	{r7, pc}
 8010500:	2000c1ac 	.word	0x2000c1ac

08010504 <lwip_sockopt_to_ipopt>:
}
#endif  /* LWIP_TCPIP_CORE_LOCKING */

static int
lwip_sockopt_to_ipopt(int optname)
{
 8010504:	b580      	push	{r7, lr}
 8010506:	b082      	sub	sp, #8
 8010508:	af00      	add	r7, sp, #0
 801050a:	6078      	str	r0, [r7, #4]
  /* Map SO_* values to our internal SOF_* values
   * We should not rely on #defines in socket.h
   * being in sync with ip.h.
   */
  switch (optname) {
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	2b20      	cmp	r3, #32
 8010510:	d009      	beq.n	8010526 <lwip_sockopt_to_ipopt+0x22>
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	2b20      	cmp	r3, #32
 8010516:	dc0c      	bgt.n	8010532 <lwip_sockopt_to_ipopt+0x2e>
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	2b04      	cmp	r3, #4
 801051c:	d007      	beq.n	801052e <lwip_sockopt_to_ipopt+0x2a>
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	2b08      	cmp	r3, #8
 8010522:	d002      	beq.n	801052a <lwip_sockopt_to_ipopt+0x26>
 8010524:	e005      	b.n	8010532 <lwip_sockopt_to_ipopt+0x2e>
  case SO_BROADCAST:
    return SOF_BROADCAST;
 8010526:	2320      	movs	r3, #32
 8010528:	e00b      	b.n	8010542 <lwip_sockopt_to_ipopt+0x3e>
  case SO_KEEPALIVE:
    return SOF_KEEPALIVE;
 801052a:	2308      	movs	r3, #8
 801052c:	e009      	b.n	8010542 <lwip_sockopt_to_ipopt+0x3e>
  case SO_REUSEADDR:
    return SOF_REUSEADDR;
 801052e:	2304      	movs	r3, #4
 8010530:	e007      	b.n	8010542 <lwip_sockopt_to_ipopt+0x3e>
  default:
    LWIP_ASSERT("Unknown socket option", 0);
 8010532:	4b06      	ldr	r3, [pc, #24]	@ (801054c <lwip_sockopt_to_ipopt+0x48>)
 8010534:	f640 3239 	movw	r2, #2873	@ 0xb39
 8010538:	4905      	ldr	r1, [pc, #20]	@ (8010550 <lwip_sockopt_to_ipopt+0x4c>)
 801053a:	4806      	ldr	r0, [pc, #24]	@ (8010554 <lwip_sockopt_to_ipopt+0x50>)
 801053c:	f00d ff4a 	bl	801e3d4 <iprintf>
    return 0;
 8010540:	2300      	movs	r3, #0
  }
}
 8010542:	4618      	mov	r0, r3
 8010544:	3708      	adds	r7, #8
 8010546:	46bd      	mov	sp, r7
 8010548:	bd80      	pop	{r7, pc}
 801054a:	bf00      	nop
 801054c:	08021ce8 	.word	0x08021ce8
 8010550:	08022074 	.word	0x08022074
 8010554:	08021d3c 	.word	0x08021d3c

08010558 <lwip_setsockopt>:
  return err;
}

int
lwip_setsockopt(int s, int level, int optname, const void *optval, socklen_t optlen)
{
 8010558:	b580      	push	{r7, lr}
 801055a:	b08a      	sub	sp, #40	@ 0x28
 801055c:	af02      	add	r7, sp, #8
 801055e:	60f8      	str	r0, [r7, #12]
 8010560:	60b9      	str	r1, [r7, #8]
 8010562:	607a      	str	r2, [r7, #4]
 8010564:	603b      	str	r3, [r7, #0]
  int err = 0;
 8010566:	2300      	movs	r3, #0
 8010568:	61fb      	str	r3, [r7, #28]
  struct lwip_sock *sock = get_socket(s);
 801056a:	68f8      	ldr	r0, [r7, #12]
 801056c:	f7fe fe88 	bl	800f280 <get_socket>
 8010570:	61b8      	str	r0, [r7, #24]
#if !LWIP_TCPIP_CORE_LOCKING
  err_t cberr;
  LWIP_SETGETSOCKOPT_DATA_VAR_DECLARE(data);
#endif /* !LWIP_TCPIP_CORE_LOCKING */

  if (!sock) {
 8010572:	69bb      	ldr	r3, [r7, #24]
 8010574:	2b00      	cmp	r3, #0
 8010576:	d102      	bne.n	801057e <lwip_setsockopt+0x26>
    return -1;
 8010578:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801057c:	e02b      	b.n	80105d6 <lwip_setsockopt+0x7e>
  }

  if (NULL == optval) {
 801057e:	683b      	ldr	r3, [r7, #0]
 8010580:	2b00      	cmp	r3, #0
 8010582:	d10a      	bne.n	801059a <lwip_setsockopt+0x42>
    sock_set_errno(sock, EFAULT);
 8010584:	230e      	movs	r3, #14
 8010586:	613b      	str	r3, [r7, #16]
 8010588:	693b      	ldr	r3, [r7, #16]
 801058a:	2b00      	cmp	r3, #0
 801058c:	d002      	beq.n	8010594 <lwip_setsockopt+0x3c>
 801058e:	4a14      	ldr	r2, [pc, #80]	@ (80105e0 <lwip_setsockopt+0x88>)
 8010590:	693b      	ldr	r3, [r7, #16]
 8010592:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8010594:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010598:	e01d      	b.n	80105d6 <lwip_setsockopt+0x7e>
  }

#if LWIP_TCPIP_CORE_LOCKING
  /* core-locking can just call the -impl function */
  LOCK_TCPIP_CORE();
 801059a:	4812      	ldr	r0, [pc, #72]	@ (80105e4 <lwip_setsockopt+0x8c>)
 801059c:	f00c f896 	bl	801c6cc <sys_mutex_lock>
  err = lwip_setsockopt_impl(s, level, optname, optval, optlen);
 80105a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105a2:	9300      	str	r3, [sp, #0]
 80105a4:	683b      	ldr	r3, [r7, #0]
 80105a6:	687a      	ldr	r2, [r7, #4]
 80105a8:	68b9      	ldr	r1, [r7, #8]
 80105aa:	68f8      	ldr	r0, [r7, #12]
 80105ac:	f000 f81c 	bl	80105e8 <lwip_setsockopt_impl>
 80105b0:	61f8      	str	r0, [r7, #28]
  UNLOCK_TCPIP_CORE();
 80105b2:	480c      	ldr	r0, [pc, #48]	@ (80105e4 <lwip_setsockopt+0x8c>)
 80105b4:	f00c f899 	bl	801c6ea <sys_mutex_unlock>
  /* maybe lwip_getsockopt_internal has changed err */
  err = LWIP_SETGETSOCKOPT_DATA_VAR_REF(data).err;
  LWIP_SETGETSOCKOPT_DATA_VAR_FREE(data);
#endif  /* LWIP_TCPIP_CORE_LOCKING */

  sock_set_errno(sock, err);
 80105b8:	69fb      	ldr	r3, [r7, #28]
 80105ba:	617b      	str	r3, [r7, #20]
 80105bc:	697b      	ldr	r3, [r7, #20]
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d002      	beq.n	80105c8 <lwip_setsockopt+0x70>
 80105c2:	4a07      	ldr	r2, [pc, #28]	@ (80105e0 <lwip_setsockopt+0x88>)
 80105c4:	697b      	ldr	r3, [r7, #20]
 80105c6:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return err ? -1 : 0;
 80105c8:	69fb      	ldr	r3, [r7, #28]
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d002      	beq.n	80105d4 <lwip_setsockopt+0x7c>
 80105ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80105d2:	e000      	b.n	80105d6 <lwip_setsockopt+0x7e>
 80105d4:	2300      	movs	r3, #0
}
 80105d6:	4618      	mov	r0, r3
 80105d8:	3720      	adds	r7, #32
 80105da:	46bd      	mov	sp, r7
 80105dc:	bd80      	pop	{r7, pc}
 80105de:	bf00      	nop
 80105e0:	2000f5dc 	.word	0x2000f5dc
 80105e4:	2000c1bc 	.word	0x2000c1bc

080105e8 <lwip_setsockopt_impl>:
/** lwip_setsockopt_impl: the actual implementation of setsockopt:
 * same argument as lwip_setsockopt, either called directly or through callback
 */
static int
lwip_setsockopt_impl(int s, int level, int optname, const void *optval, socklen_t optlen)
{
 80105e8:	b580      	push	{r7, lr}
 80105ea:	b088      	sub	sp, #32
 80105ec:	af00      	add	r7, sp, #0
 80105ee:	60f8      	str	r0, [r7, #12]
 80105f0:	60b9      	str	r1, [r7, #8]
 80105f2:	607a      	str	r2, [r7, #4]
 80105f4:	603b      	str	r3, [r7, #0]
  int err = 0;
 80105f6:	2300      	movs	r3, #0
 80105f8:	61fb      	str	r3, [r7, #28]
  struct lwip_sock *sock = tryget_socket(s);
 80105fa:	68f8      	ldr	r0, [r7, #12]
 80105fc:	f7fe fe29 	bl	800f252 <tryget_socket>
 8010600:	6178      	str	r0, [r7, #20]
  if (!sock) {
 8010602:	697b      	ldr	r3, [r7, #20]
 8010604:	2b00      	cmp	r3, #0
 8010606:	d101      	bne.n	801060c <lwip_setsockopt_impl+0x24>
    return EBADF;
 8010608:	2309      	movs	r3, #9
 801060a:	e193      	b.n	8010934 <lwip_setsockopt_impl+0x34c>
  if (LWIP_HOOK_SOCKETS_SETSOCKOPT(s, sock, level, optname, optval, optlen, &err)) {
    return err;
  }
#endif

  switch (level) {
 801060c:	68bb      	ldr	r3, [r7, #8]
 801060e:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8010612:	4293      	cmp	r3, r2
 8010614:	d015      	beq.n	8010642 <lwip_setsockopt_impl+0x5a>
 8010616:	68bb      	ldr	r3, [r7, #8]
 8010618:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801061c:	f280 8186 	bge.w	801092c <lwip_setsockopt_impl+0x344>
 8010620:	68bb      	ldr	r3, [r7, #8]
 8010622:	2bff      	cmp	r3, #255	@ 0xff
 8010624:	f000 817e 	beq.w	8010924 <lwip_setsockopt_impl+0x33c>
 8010628:	68bb      	ldr	r3, [r7, #8]
 801062a:	2bff      	cmp	r3, #255	@ 0xff
 801062c:	f300 817e 	bgt.w	801092c <lwip_setsockopt_impl+0x344>
 8010630:	68bb      	ldr	r3, [r7, #8]
 8010632:	2b00      	cmp	r3, #0
 8010634:	f000 80ec 	beq.w	8010810 <lwip_setsockopt_impl+0x228>
 8010638:	68bb      	ldr	r3, [r7, #8]
 801063a:	2b06      	cmp	r3, #6
 801063c:	f000 8122 	beq.w	8010884 <lwip_setsockopt_impl+0x29c>
 8010640:	e174      	b.n	801092c <lwip_setsockopt_impl+0x344>

    /* Level: SOL_SOCKET */
    case SOL_SOCKET:
      switch (optname) {
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	f241 020b 	movw	r2, #4107	@ 0x100b
 8010648:	4293      	cmp	r3, r2
 801064a:	f000 8091 	beq.w	8010770 <lwip_setsockopt_impl+0x188>
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	f241 020b 	movw	r2, #4107	@ 0x100b
 8010654:	4293      	cmp	r3, r2
 8010656:	f300 80d7 	bgt.w	8010808 <lwip_setsockopt_impl+0x220>
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	f241 020a 	movw	r2, #4106	@ 0x100a
 8010660:	4293      	cmp	r3, r2
 8010662:	d050      	beq.n	8010706 <lwip_setsockopt_impl+0x11e>
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	f241 020a 	movw	r2, #4106	@ 0x100a
 801066a:	4293      	cmp	r3, r2
 801066c:	f300 80cc 	bgt.w	8010808 <lwip_setsockopt_impl+0x220>
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	2b08      	cmp	r3, #8
 8010674:	d003      	beq.n	801067e <lwip_setsockopt_impl+0x96>
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	2b20      	cmp	r3, #32
 801067a:	f040 80c5 	bne.w	8010808 <lwip_setsockopt_impl+0x220>
        case SO_BROADCAST:
        case SO_KEEPALIVE:
#if SO_REUSE
        case SO_REUSEADDR:
#endif /* SO_REUSE */
          if ((optname == SO_BROADCAST) &&
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	2b20      	cmp	r3, #32
 8010682:	d108      	bne.n	8010696 <lwip_setsockopt_impl+0xae>
              (NETCONNTYPE_GROUP(sock->conn->type) != NETCONN_UDP)) {
 8010684:	697b      	ldr	r3, [r7, #20]
 8010686:	681b      	ldr	r3, [r3, #0]
 8010688:	781b      	ldrb	r3, [r3, #0]
 801068a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if ((optname == SO_BROADCAST) &&
 801068e:	2b20      	cmp	r3, #32
 8010690:	d001      	beq.n	8010696 <lwip_setsockopt_impl+0xae>
            done_socket(sock);
            return ENOPROTOOPT;
 8010692:	235c      	movs	r3, #92	@ 0x5c
 8010694:	e14e      	b.n	8010934 <lwip_setsockopt_impl+0x34c>
          }

          optname = lwip_sockopt_to_ipopt(optname);
 8010696:	6878      	ldr	r0, [r7, #4]
 8010698:	f7ff ff34 	bl	8010504 <lwip_sockopt_to_ipopt>
 801069c:	6078      	str	r0, [r7, #4]

          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 801069e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106a0:	2b03      	cmp	r3, #3
 80106a2:	d801      	bhi.n	80106a8 <lwip_setsockopt_impl+0xc0>
 80106a4:	2316      	movs	r3, #22
 80106a6:	e145      	b.n	8010934 <lwip_setsockopt_impl+0x34c>
 80106a8:	697b      	ldr	r3, [r7, #20]
 80106aa:	681b      	ldr	r3, [r3, #0]
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d004      	beq.n	80106ba <lwip_setsockopt_impl+0xd2>
 80106b0:	697b      	ldr	r3, [r7, #20]
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	685b      	ldr	r3, [r3, #4]
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d101      	bne.n	80106be <lwip_setsockopt_impl+0xd6>
 80106ba:	2316      	movs	r3, #22
 80106bc:	e13a      	b.n	8010934 <lwip_setsockopt_impl+0x34c>
          if (*(const int *)optval) {
 80106be:	683b      	ldr	r3, [r7, #0]
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d00e      	beq.n	80106e4 <lwip_setsockopt_impl+0xfc>
            ip_set_option(sock->conn->pcb.ip, optname);
 80106c6:	697b      	ldr	r3, [r7, #20]
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	685b      	ldr	r3, [r3, #4]
 80106cc:	7a5b      	ldrb	r3, [r3, #9]
 80106ce:	b25a      	sxtb	r2, r3
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	b25b      	sxtb	r3, r3
 80106d4:	4313      	orrs	r3, r2
 80106d6:	b25a      	sxtb	r2, r3
 80106d8:	697b      	ldr	r3, [r7, #20]
 80106da:	681b      	ldr	r3, [r3, #0]
 80106dc:	685b      	ldr	r3, [r3, #4]
 80106de:	b2d2      	uxtb	r2, r2
 80106e0:	725a      	strb	r2, [r3, #9]
          } else {
            ip_reset_option(sock->conn->pcb.ip, optname);
          }
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, SOL_SOCKET, optname=0x%x, ..) -> %s\n",
                                      s, optname, (*(const int *)optval ? "on" : "off")));
          break;
 80106e2:	e094      	b.n	801080e <lwip_setsockopt_impl+0x226>
            ip_reset_option(sock->conn->pcb.ip, optname);
 80106e4:	697b      	ldr	r3, [r7, #20]
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	685b      	ldr	r3, [r3, #4]
 80106ea:	7a5b      	ldrb	r3, [r3, #9]
 80106ec:	b25a      	sxtb	r2, r3
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	b25b      	sxtb	r3, r3
 80106f2:	43db      	mvns	r3, r3
 80106f4:	b25b      	sxtb	r3, r3
 80106f6:	4013      	ands	r3, r2
 80106f8:	b25a      	sxtb	r2, r3
 80106fa:	697b      	ldr	r3, [r7, #20]
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	685b      	ldr	r3, [r3, #4]
 8010700:	b2d2      	uxtb	r2, r2
 8010702:	725a      	strb	r2, [r3, #9]
          break;
 8010704:	e083      	b.n	801080e <lwip_setsockopt_impl+0x226>
        }
        break;
#endif /* LWIP_SO_LINGER */
#if LWIP_UDP
        case SO_NO_CHECK:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB_TYPE(sock, optlen, int, NETCONN_UDP);
 8010706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010708:	2b03      	cmp	r3, #3
 801070a:	d801      	bhi.n	8010710 <lwip_setsockopt_impl+0x128>
 801070c:	2316      	movs	r3, #22
 801070e:	e111      	b.n	8010934 <lwip_setsockopt_impl+0x34c>
 8010710:	697b      	ldr	r3, [r7, #20]
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	2b00      	cmp	r3, #0
 8010716:	d004      	beq.n	8010722 <lwip_setsockopt_impl+0x13a>
 8010718:	697b      	ldr	r3, [r7, #20]
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	685b      	ldr	r3, [r3, #4]
 801071e:	2b00      	cmp	r3, #0
 8010720:	d101      	bne.n	8010726 <lwip_setsockopt_impl+0x13e>
 8010722:	2316      	movs	r3, #22
 8010724:	e106      	b.n	8010934 <lwip_setsockopt_impl+0x34c>
 8010726:	697b      	ldr	r3, [r7, #20]
 8010728:	681b      	ldr	r3, [r3, #0]
 801072a:	781b      	ldrb	r3, [r3, #0]
 801072c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010730:	2b20      	cmp	r3, #32
 8010732:	d001      	beq.n	8010738 <lwip_setsockopt_impl+0x150>
 8010734:	235c      	movs	r3, #92	@ 0x5c
 8010736:	e0fd      	b.n	8010934 <lwip_setsockopt_impl+0x34c>
            /* this flag is only available for UDP, not for UDP lite */
            done_socket(sock);
            return EAFNOSUPPORT;
          }
#endif /* LWIP_UDPLITE */
          if (*(const int *)optval) {
 8010738:	683b      	ldr	r3, [r7, #0]
 801073a:	681b      	ldr	r3, [r3, #0]
 801073c:	2b00      	cmp	r3, #0
 801073e:	d00b      	beq.n	8010758 <lwip_setsockopt_impl+0x170>
            udp_set_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 8010740:	697b      	ldr	r3, [r7, #20]
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	685b      	ldr	r3, [r3, #4]
 8010746:	7c1a      	ldrb	r2, [r3, #16]
 8010748:	697b      	ldr	r3, [r7, #20]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	685b      	ldr	r3, [r3, #4]
 801074e:	f042 0201 	orr.w	r2, r2, #1
 8010752:	b2d2      	uxtb	r2, r2
 8010754:	741a      	strb	r2, [r3, #16]
          } else {
            udp_clear_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
          }
          break;
 8010756:	e05a      	b.n	801080e <lwip_setsockopt_impl+0x226>
            udp_clear_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 8010758:	697b      	ldr	r3, [r7, #20]
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	685b      	ldr	r3, [r3, #4]
 801075e:	7c1a      	ldrb	r2, [r3, #16]
 8010760:	697b      	ldr	r3, [r7, #20]
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	685b      	ldr	r3, [r3, #4]
 8010766:	f022 0201 	bic.w	r2, r2, #1
 801076a:	b2d2      	uxtb	r2, r2
 801076c:	741a      	strb	r2, [r3, #16]
          break;
 801076e:	e04e      	b.n	801080e <lwip_setsockopt_impl+0x226>
#endif /* LWIP_UDP */
        case SO_BINDTODEVICE: {
          const struct ifreq *iface;
          struct netif *n = NULL;
 8010770:	2300      	movs	r3, #0
 8010772:	61bb      	str	r3, [r7, #24]

          LWIP_SOCKOPT_CHECK_OPTLEN_CONN(sock, optlen, struct ifreq);
 8010774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010776:	2b05      	cmp	r3, #5
 8010778:	d801      	bhi.n	801077e <lwip_setsockopt_impl+0x196>
 801077a:	2316      	movs	r3, #22
 801077c:	e0da      	b.n	8010934 <lwip_setsockopt_impl+0x34c>
 801077e:	697b      	ldr	r3, [r7, #20]
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	2b00      	cmp	r3, #0
 8010784:	d101      	bne.n	801078a <lwip_setsockopt_impl+0x1a2>
 8010786:	2316      	movs	r3, #22
 8010788:	e0d4      	b.n	8010934 <lwip_setsockopt_impl+0x34c>

          iface = (const struct ifreq *)optval;
 801078a:	683b      	ldr	r3, [r7, #0]
 801078c:	613b      	str	r3, [r7, #16]
          if (iface->ifr_name[0] != 0) {
 801078e:	693b      	ldr	r3, [r7, #16]
 8010790:	781b      	ldrb	r3, [r3, #0]
 8010792:	2b00      	cmp	r3, #0
 8010794:	d009      	beq.n	80107aa <lwip_setsockopt_impl+0x1c2>
            n = netif_find(iface->ifr_name);
 8010796:	693b      	ldr	r3, [r7, #16]
 8010798:	4618      	mov	r0, r3
 801079a:	f001 fb17 	bl	8011dcc <netif_find>
 801079e:	61b8      	str	r0, [r7, #24]
            if (n == NULL) {
 80107a0:	69bb      	ldr	r3, [r7, #24]
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d101      	bne.n	80107aa <lwip_setsockopt_impl+0x1c2>
              done_socket(sock);
              return ENODEV;
 80107a6:	2313      	movs	r3, #19
 80107a8:	e0c4      	b.n	8010934 <lwip_setsockopt_impl+0x34c>
            }
          }

          switch (NETCONNTYPE_GROUP(netconn_type(sock->conn))) {
 80107aa:	697b      	ldr	r3, [r7, #20]
 80107ac:	681b      	ldr	r3, [r3, #0]
 80107ae:	781b      	ldrb	r3, [r3, #0]
 80107b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80107b4:	2b40      	cmp	r3, #64	@ 0x40
 80107b6:	d016      	beq.n	80107e6 <lwip_setsockopt_impl+0x1fe>
 80107b8:	2b40      	cmp	r3, #64	@ 0x40
 80107ba:	dc1c      	bgt.n	80107f6 <lwip_setsockopt_impl+0x20e>
 80107bc:	2b10      	cmp	r3, #16
 80107be:	d002      	beq.n	80107c6 <lwip_setsockopt_impl+0x1de>
 80107c0:	2b20      	cmp	r3, #32
 80107c2:	d008      	beq.n	80107d6 <lwip_setsockopt_impl+0x1ee>
 80107c4:	e017      	b.n	80107f6 <lwip_setsockopt_impl+0x20e>
#if LWIP_TCP
            case NETCONN_TCP:
              tcp_bind_netif(sock->conn->pcb.tcp, n);
 80107c6:	697b      	ldr	r3, [r7, #20]
 80107c8:	681b      	ldr	r3, [r3, #0]
 80107ca:	685b      	ldr	r3, [r3, #4]
 80107cc:	69b9      	ldr	r1, [r7, #24]
 80107ce:	4618      	mov	r0, r3
 80107d0:	f003 f808 	bl	80137e4 <tcp_bind_netif>
              break;
 80107d4:	e017      	b.n	8010806 <lwip_setsockopt_impl+0x21e>
#endif
#if LWIP_UDP
            case NETCONN_UDP:
              udp_bind_netif(sock->conn->pcb.udp, n);
 80107d6:	697b      	ldr	r3, [r7, #20]
 80107d8:	681b      	ldr	r3, [r3, #0]
 80107da:	685b      	ldr	r3, [r3, #4]
 80107dc:	69b9      	ldr	r1, [r7, #24]
 80107de:	4618      	mov	r0, r3
 80107e0:	f009 fa50 	bl	8019c84 <udp_bind_netif>
              break;
 80107e4:	e00f      	b.n	8010806 <lwip_setsockopt_impl+0x21e>
#endif
#if LWIP_RAW
            case NETCONN_RAW:
              raw_bind_netif(sock->conn->pcb.raw, n);
 80107e6:	697b      	ldr	r3, [r7, #20]
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	685b      	ldr	r3, [r3, #4]
 80107ec:	69b9      	ldr	r1, [r7, #24]
 80107ee:	4618      	mov	r0, r3
 80107f0:	f002 fa42 	bl	8012c78 <raw_bind_netif>
              break;
 80107f4:	e007      	b.n	8010806 <lwip_setsockopt_impl+0x21e>
#endif
            default:
              LWIP_ASSERT("Unhandled netconn type in SO_BINDTODEVICE", 0);
 80107f6:	4b51      	ldr	r3, [pc, #324]	@ (801093c <lwip_setsockopt_impl+0x354>)
 80107f8:	f640 527d 	movw	r2, #3453	@ 0xd7d
 80107fc:	4950      	ldr	r1, [pc, #320]	@ (8010940 <lwip_setsockopt_impl+0x358>)
 80107fe:	4851      	ldr	r0, [pc, #324]	@ (8010944 <lwip_setsockopt_impl+0x35c>)
 8010800:	f00d fde8 	bl	801e3d4 <iprintf>
              break;
 8010804:	bf00      	nop
          }
        }
        break;
 8010806:	e002      	b.n	801080e <lwip_setsockopt_impl+0x226>
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, SOL_SOCKET, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 8010808:	235c      	movs	r3, #92	@ 0x5c
 801080a:	61fb      	str	r3, [r7, #28]
          break;
 801080c:	bf00      	nop
      }  /* switch (optname) */
      break;
 801080e:	e090      	b.n	8010932 <lwip_setsockopt_impl+0x34a>

    /* Level: IPPROTO_IP */
    case IPPROTO_IP:
      switch (optname) {
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	2b01      	cmp	r3, #1
 8010814:	d01a      	beq.n	801084c <lwip_setsockopt_impl+0x264>
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	2b02      	cmp	r3, #2
 801081a:	d12f      	bne.n	801087c <lwip_setsockopt_impl+0x294>
        case IP_TTL:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 801081c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801081e:	2b03      	cmp	r3, #3
 8010820:	d801      	bhi.n	8010826 <lwip_setsockopt_impl+0x23e>
 8010822:	2316      	movs	r3, #22
 8010824:	e086      	b.n	8010934 <lwip_setsockopt_impl+0x34c>
 8010826:	697b      	ldr	r3, [r7, #20]
 8010828:	681b      	ldr	r3, [r3, #0]
 801082a:	2b00      	cmp	r3, #0
 801082c:	d004      	beq.n	8010838 <lwip_setsockopt_impl+0x250>
 801082e:	697b      	ldr	r3, [r7, #20]
 8010830:	681b      	ldr	r3, [r3, #0]
 8010832:	685b      	ldr	r3, [r3, #4]
 8010834:	2b00      	cmp	r3, #0
 8010836:	d101      	bne.n	801083c <lwip_setsockopt_impl+0x254>
 8010838:	2316      	movs	r3, #22
 801083a:	e07b      	b.n	8010934 <lwip_setsockopt_impl+0x34c>
          sock->conn->pcb.ip->ttl = (u8_t)(*(const int *)optval);
 801083c:	683b      	ldr	r3, [r7, #0]
 801083e:	681a      	ldr	r2, [r3, #0]
 8010840:	697b      	ldr	r3, [r7, #20]
 8010842:	681b      	ldr	r3, [r3, #0]
 8010844:	685b      	ldr	r3, [r3, #4]
 8010846:	b2d2      	uxtb	r2, r2
 8010848:	72da      	strb	r2, [r3, #11]
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, IP_TTL, ..) -> %d\n",
                                      s, sock->conn->pcb.ip->ttl));
          break;
 801084a:	e01a      	b.n	8010882 <lwip_setsockopt_impl+0x29a>
        case IP_TOS:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 801084c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801084e:	2b03      	cmp	r3, #3
 8010850:	d801      	bhi.n	8010856 <lwip_setsockopt_impl+0x26e>
 8010852:	2316      	movs	r3, #22
 8010854:	e06e      	b.n	8010934 <lwip_setsockopt_impl+0x34c>
 8010856:	697b      	ldr	r3, [r7, #20]
 8010858:	681b      	ldr	r3, [r3, #0]
 801085a:	2b00      	cmp	r3, #0
 801085c:	d004      	beq.n	8010868 <lwip_setsockopt_impl+0x280>
 801085e:	697b      	ldr	r3, [r7, #20]
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	685b      	ldr	r3, [r3, #4]
 8010864:	2b00      	cmp	r3, #0
 8010866:	d101      	bne.n	801086c <lwip_setsockopt_impl+0x284>
 8010868:	2316      	movs	r3, #22
 801086a:	e063      	b.n	8010934 <lwip_setsockopt_impl+0x34c>
          sock->conn->pcb.ip->tos = (u8_t)(*(const int *)optval);
 801086c:	683b      	ldr	r3, [r7, #0]
 801086e:	681a      	ldr	r2, [r3, #0]
 8010870:	697b      	ldr	r3, [r7, #20]
 8010872:	681b      	ldr	r3, [r3, #0]
 8010874:	685b      	ldr	r3, [r3, #4]
 8010876:	b2d2      	uxtb	r2, r2
 8010878:	729a      	strb	r2, [r3, #10]
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, IP_TOS, ..)-> %d\n",
                                      s, sock->conn->pcb.ip->tos));
          break;
 801087a:	e002      	b.n	8010882 <lwip_setsockopt_impl+0x29a>
        break;
#endif /* LWIP_IGMP */
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 801087c:	235c      	movs	r3, #92	@ 0x5c
 801087e:	61fb      	str	r3, [r7, #28]
          break;
 8010880:	bf00      	nop
      }  /* switch (optname) */
      break;
 8010882:	e056      	b.n	8010932 <lwip_setsockopt_impl+0x34a>

#if LWIP_TCP
    /* Level: IPPROTO_TCP */
    case IPPROTO_TCP:
      /* Special case: all IPPROTO_TCP option take an int */
      LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB_TYPE(sock, optlen, int, NETCONN_TCP);
 8010884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010886:	2b03      	cmp	r3, #3
 8010888:	d801      	bhi.n	801088e <lwip_setsockopt_impl+0x2a6>
 801088a:	2316      	movs	r3, #22
 801088c:	e052      	b.n	8010934 <lwip_setsockopt_impl+0x34c>
 801088e:	697b      	ldr	r3, [r7, #20]
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	2b00      	cmp	r3, #0
 8010894:	d004      	beq.n	80108a0 <lwip_setsockopt_impl+0x2b8>
 8010896:	697b      	ldr	r3, [r7, #20]
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	685b      	ldr	r3, [r3, #4]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d101      	bne.n	80108a4 <lwip_setsockopt_impl+0x2bc>
 80108a0:	2316      	movs	r3, #22
 80108a2:	e047      	b.n	8010934 <lwip_setsockopt_impl+0x34c>
 80108a4:	697b      	ldr	r3, [r7, #20]
 80108a6:	681b      	ldr	r3, [r3, #0]
 80108a8:	781b      	ldrb	r3, [r3, #0]
 80108aa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80108ae:	2b10      	cmp	r3, #16
 80108b0:	d001      	beq.n	80108b6 <lwip_setsockopt_impl+0x2ce>
 80108b2:	235c      	movs	r3, #92	@ 0x5c
 80108b4:	e03e      	b.n	8010934 <lwip_setsockopt_impl+0x34c>
      if (sock->conn->pcb.tcp->state == LISTEN) {
 80108b6:	697b      	ldr	r3, [r7, #20]
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	685b      	ldr	r3, [r3, #4]
 80108bc:	7d1b      	ldrb	r3, [r3, #20]
 80108be:	2b01      	cmp	r3, #1
 80108c0:	d101      	bne.n	80108c6 <lwip_setsockopt_impl+0x2de>
        done_socket(sock);
        return EINVAL;
 80108c2:	2316      	movs	r3, #22
 80108c4:	e036      	b.n	8010934 <lwip_setsockopt_impl+0x34c>
      }
      switch (optname) {
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	2b01      	cmp	r3, #1
 80108ca:	d003      	beq.n	80108d4 <lwip_setsockopt_impl+0x2ec>
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	2b02      	cmp	r3, #2
 80108d0:	d01c      	beq.n	801090c <lwip_setsockopt_impl+0x324>
 80108d2:	e023      	b.n	801091c <lwip_setsockopt_impl+0x334>
        case TCP_NODELAY:
          if (*(const int *)optval) {
 80108d4:	683b      	ldr	r3, [r7, #0]
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d00b      	beq.n	80108f4 <lwip_setsockopt_impl+0x30c>
            tcp_nagle_disable(sock->conn->pcb.tcp);
 80108dc:	697b      	ldr	r3, [r7, #20]
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	685b      	ldr	r3, [r3, #4]
 80108e2:	8b5a      	ldrh	r2, [r3, #26]
 80108e4:	697b      	ldr	r3, [r7, #20]
 80108e6:	681b      	ldr	r3, [r3, #0]
 80108e8:	685b      	ldr	r3, [r3, #4]
 80108ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80108ee:	b292      	uxth	r2, r2
 80108f0:	835a      	strh	r2, [r3, #26]
          } else {
            tcp_nagle_enable(sock->conn->pcb.tcp);
          }
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_TCP, TCP_NODELAY) -> %s\n",
                                      s, (*(const int *)optval) ? "on" : "off") );
          break;
 80108f2:	e016      	b.n	8010922 <lwip_setsockopt_impl+0x33a>
            tcp_nagle_enable(sock->conn->pcb.tcp);
 80108f4:	697b      	ldr	r3, [r7, #20]
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	685b      	ldr	r3, [r3, #4]
 80108fa:	8b5a      	ldrh	r2, [r3, #26]
 80108fc:	697b      	ldr	r3, [r7, #20]
 80108fe:	681b      	ldr	r3, [r3, #0]
 8010900:	685b      	ldr	r3, [r3, #4]
 8010902:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8010906:	b292      	uxth	r2, r2
 8010908:	835a      	strh	r2, [r3, #26]
          break;
 801090a:	e00a      	b.n	8010922 <lwip_setsockopt_impl+0x33a>
        case TCP_KEEPALIVE:
          sock->conn->pcb.tcp->keep_idle = (u32_t)(*(const int *)optval);
 801090c:	683b      	ldr	r3, [r7, #0]
 801090e:	681a      	ldr	r2, [r3, #0]
 8010910:	697b      	ldr	r3, [r7, #20]
 8010912:	681b      	ldr	r3, [r3, #0]
 8010914:	685b      	ldr	r3, [r3, #4]
 8010916:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_TCP, TCP_KEEPALIVE) -> %"U32_F"\n",
                                      s, sock->conn->pcb.tcp->keep_idle));
          break;
 801091a:	e002      	b.n	8010922 <lwip_setsockopt_impl+0x33a>
          break;
#endif /* LWIP_TCP_KEEPALIVE */
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_TCP, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 801091c:	235c      	movs	r3, #92	@ 0x5c
 801091e:	61fb      	str	r3, [r7, #28]
          break;
 8010920:	bf00      	nop
      }  /* switch (optname) */
      break;
 8010922:	e006      	b.n	8010932 <lwip_setsockopt_impl+0x34a>
          break;
#endif /* LWIP_IPV6 && LWIP_RAW */
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_RAW, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 8010924:	235c      	movs	r3, #92	@ 0x5c
 8010926:	61fb      	str	r3, [r7, #28]
          break;
 8010928:	bf00      	nop
      }  /* switch (optname) */
      break;
 801092a:	e002      	b.n	8010932 <lwip_setsockopt_impl+0x34a>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, level=0x%x, UNIMPL: optname=0x%x, ..)\n",
                                  s, level, optname));
      err = ENOPROTOOPT;
 801092c:	235c      	movs	r3, #92	@ 0x5c
 801092e:	61fb      	str	r3, [r7, #28]
      break;
 8010930:	bf00      	nop
  }  /* switch (level) */

  done_socket(sock);
  return err;
 8010932:	69fb      	ldr	r3, [r7, #28]
}
 8010934:	4618      	mov	r0, r3
 8010936:	3720      	adds	r7, #32
 8010938:	46bd      	mov	sp, r7
 801093a:	bd80      	pop	{r7, pc}
 801093c:	08021ce8 	.word	0x08021ce8
 8010940:	0802208c 	.word	0x0802208c
 8010944:	08021d3c 	.word	0x08021d3c

08010948 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8010948:	b580      	push	{r7, lr}
 801094a:	b084      	sub	sp, #16
 801094c:	af00      	add	r7, sp, #0
 801094e:	6078      	str	r0, [r7, #4]
 8010950:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8010952:	f008 fd2b 	bl	80193ac <sys_timeouts_sleeptime>
 8010956:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8010958:	68fb      	ldr	r3, [r7, #12]
 801095a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801095e:	d10b      	bne.n	8010978 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8010960:	4813      	ldr	r0, [pc, #76]	@ (80109b0 <tcpip_timeouts_mbox_fetch+0x68>)
 8010962:	f00b fec2 	bl	801c6ea <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8010966:	2200      	movs	r2, #0
 8010968:	6839      	ldr	r1, [r7, #0]
 801096a:	6878      	ldr	r0, [r7, #4]
 801096c:	f00b fd7a 	bl	801c464 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8010970:	480f      	ldr	r0, [pc, #60]	@ (80109b0 <tcpip_timeouts_mbox_fetch+0x68>)
 8010972:	f00b feab 	bl	801c6cc <sys_mutex_lock>
    return;
 8010976:	e018      	b.n	80109aa <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	2b00      	cmp	r3, #0
 801097c:	d102      	bne.n	8010984 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 801097e:	f008 fcdb 	bl	8019338 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8010982:	e7e6      	b.n	8010952 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8010984:	480a      	ldr	r0, [pc, #40]	@ (80109b0 <tcpip_timeouts_mbox_fetch+0x68>)
 8010986:	f00b feb0 	bl	801c6ea <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 801098a:	68fa      	ldr	r2, [r7, #12]
 801098c:	6839      	ldr	r1, [r7, #0]
 801098e:	6878      	ldr	r0, [r7, #4]
 8010990:	f00b fd68 	bl	801c464 <sys_arch_mbox_fetch>
 8010994:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8010996:	4806      	ldr	r0, [pc, #24]	@ (80109b0 <tcpip_timeouts_mbox_fetch+0x68>)
 8010998:	f00b fe98 	bl	801c6cc <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 801099c:	68bb      	ldr	r3, [r7, #8]
 801099e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80109a2:	d102      	bne.n	80109aa <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 80109a4:	f008 fcc8 	bl	8019338 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80109a8:	e7d3      	b.n	8010952 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 80109aa:	3710      	adds	r7, #16
 80109ac:	46bd      	mov	sp, r7
 80109ae:	bd80      	pop	{r7, pc}
 80109b0:	2000c1bc 	.word	0x2000c1bc

080109b4 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 80109b4:	b580      	push	{r7, lr}
 80109b6:	b084      	sub	sp, #16
 80109b8:	af00      	add	r7, sp, #0
 80109ba:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 80109bc:	4810      	ldr	r0, [pc, #64]	@ (8010a00 <tcpip_thread+0x4c>)
 80109be:	f00b fe85 	bl	801c6cc <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 80109c2:	4b10      	ldr	r3, [pc, #64]	@ (8010a04 <tcpip_thread+0x50>)
 80109c4:	681b      	ldr	r3, [r3, #0]
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	d005      	beq.n	80109d6 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 80109ca:	4b0e      	ldr	r3, [pc, #56]	@ (8010a04 <tcpip_thread+0x50>)
 80109cc:	681b      	ldr	r3, [r3, #0]
 80109ce:	4a0e      	ldr	r2, [pc, #56]	@ (8010a08 <tcpip_thread+0x54>)
 80109d0:	6812      	ldr	r2, [r2, #0]
 80109d2:	4610      	mov	r0, r2
 80109d4:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 80109d6:	f107 030c 	add.w	r3, r7, #12
 80109da:	4619      	mov	r1, r3
 80109dc:	480b      	ldr	r0, [pc, #44]	@ (8010a0c <tcpip_thread+0x58>)
 80109de:	f7ff ffb3 	bl	8010948 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 80109e2:	68fb      	ldr	r3, [r7, #12]
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	d106      	bne.n	80109f6 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80109e8:	4b09      	ldr	r3, [pc, #36]	@ (8010a10 <tcpip_thread+0x5c>)
 80109ea:	2291      	movs	r2, #145	@ 0x91
 80109ec:	4909      	ldr	r1, [pc, #36]	@ (8010a14 <tcpip_thread+0x60>)
 80109ee:	480a      	ldr	r0, [pc, #40]	@ (8010a18 <tcpip_thread+0x64>)
 80109f0:	f00d fcf0 	bl	801e3d4 <iprintf>
      continue;
 80109f4:	e003      	b.n	80109fe <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 80109f6:	68fb      	ldr	r3, [r7, #12]
 80109f8:	4618      	mov	r0, r3
 80109fa:	f000 f80f 	bl	8010a1c <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 80109fe:	e7ea      	b.n	80109d6 <tcpip_thread+0x22>
 8010a00:	2000c1bc 	.word	0x2000c1bc
 8010a04:	2000c1b0 	.word	0x2000c1b0
 8010a08:	2000c1b4 	.word	0x2000c1b4
 8010a0c:	2000c1b8 	.word	0x2000c1b8
 8010a10:	080220b8 	.word	0x080220b8
 8010a14:	080220e8 	.word	0x080220e8
 8010a18:	08022108 	.word	0x08022108

08010a1c <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8010a1c:	b580      	push	{r7, lr}
 8010a1e:	b082      	sub	sp, #8
 8010a20:	af00      	add	r7, sp, #0
 8010a22:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	781b      	ldrb	r3, [r3, #0]
 8010a28:	2b02      	cmp	r3, #2
 8010a2a:	d026      	beq.n	8010a7a <tcpip_thread_handle_msg+0x5e>
 8010a2c:	2b02      	cmp	r3, #2
 8010a2e:	dc2b      	bgt.n	8010a88 <tcpip_thread_handle_msg+0x6c>
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d002      	beq.n	8010a3a <tcpip_thread_handle_msg+0x1e>
 8010a34:	2b01      	cmp	r3, #1
 8010a36:	d015      	beq.n	8010a64 <tcpip_thread_handle_msg+0x48>
 8010a38:	e026      	b.n	8010a88 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8010a3a:	687b      	ldr	r3, [r7, #4]
 8010a3c:	68db      	ldr	r3, [r3, #12]
 8010a3e:	687a      	ldr	r2, [r7, #4]
 8010a40:	6850      	ldr	r0, [r2, #4]
 8010a42:	687a      	ldr	r2, [r7, #4]
 8010a44:	6892      	ldr	r2, [r2, #8]
 8010a46:	4611      	mov	r1, r2
 8010a48:	4798      	blx	r3
 8010a4a:	4603      	mov	r3, r0
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d004      	beq.n	8010a5a <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	685b      	ldr	r3, [r3, #4]
 8010a54:	4618      	mov	r0, r3
 8010a56:	f001 fd8b 	bl	8012570 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8010a5a:	6879      	ldr	r1, [r7, #4]
 8010a5c:	200a      	movs	r0, #10
 8010a5e:	f000 fe75 	bl	801174c <memp_free>
      break;
 8010a62:	e018      	b.n	8010a96 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	685b      	ldr	r3, [r3, #4]
 8010a68:	687a      	ldr	r2, [r7, #4]
 8010a6a:	6892      	ldr	r2, [r2, #8]
 8010a6c:	4610      	mov	r0, r2
 8010a6e:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8010a70:	6879      	ldr	r1, [r7, #4]
 8010a72:	2009      	movs	r0, #9
 8010a74:	f000 fe6a 	bl	801174c <memp_free>
      break;
 8010a78:	e00d      	b.n	8010a96 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	685b      	ldr	r3, [r3, #4]
 8010a7e:	687a      	ldr	r2, [r7, #4]
 8010a80:	6892      	ldr	r2, [r2, #8]
 8010a82:	4610      	mov	r0, r2
 8010a84:	4798      	blx	r3
      break;
 8010a86:	e006      	b.n	8010a96 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8010a88:	4b05      	ldr	r3, [pc, #20]	@ (8010aa0 <tcpip_thread_handle_msg+0x84>)
 8010a8a:	22cf      	movs	r2, #207	@ 0xcf
 8010a8c:	4905      	ldr	r1, [pc, #20]	@ (8010aa4 <tcpip_thread_handle_msg+0x88>)
 8010a8e:	4806      	ldr	r0, [pc, #24]	@ (8010aa8 <tcpip_thread_handle_msg+0x8c>)
 8010a90:	f00d fca0 	bl	801e3d4 <iprintf>
      break;
 8010a94:	bf00      	nop
  }
}
 8010a96:	bf00      	nop
 8010a98:	3708      	adds	r7, #8
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	bd80      	pop	{r7, pc}
 8010a9e:	bf00      	nop
 8010aa0:	080220b8 	.word	0x080220b8
 8010aa4:	080220e8 	.word	0x080220e8
 8010aa8:	08022108 	.word	0x08022108

08010aac <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8010aac:	b580      	push	{r7, lr}
 8010aae:	b086      	sub	sp, #24
 8010ab0:	af00      	add	r7, sp, #0
 8010ab2:	60f8      	str	r0, [r7, #12]
 8010ab4:	60b9      	str	r1, [r7, #8]
 8010ab6:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8010ab8:	481a      	ldr	r0, [pc, #104]	@ (8010b24 <tcpip_inpkt+0x78>)
 8010aba:	f00b fd2e 	bl	801c51a <sys_mbox_valid>
 8010abe:	4603      	mov	r3, r0
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d105      	bne.n	8010ad0 <tcpip_inpkt+0x24>
 8010ac4:	4b18      	ldr	r3, [pc, #96]	@ (8010b28 <tcpip_inpkt+0x7c>)
 8010ac6:	22fc      	movs	r2, #252	@ 0xfc
 8010ac8:	4918      	ldr	r1, [pc, #96]	@ (8010b2c <tcpip_inpkt+0x80>)
 8010aca:	4819      	ldr	r0, [pc, #100]	@ (8010b30 <tcpip_inpkt+0x84>)
 8010acc:	f00d fc82 	bl	801e3d4 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8010ad0:	200a      	movs	r0, #10
 8010ad2:	f000 fdc5 	bl	8011660 <memp_malloc>
 8010ad6:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8010ad8:	697b      	ldr	r3, [r7, #20]
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	d102      	bne.n	8010ae4 <tcpip_inpkt+0x38>
    return ERR_MEM;
 8010ade:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010ae2:	e01a      	b.n	8010b1a <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8010ae4:	697b      	ldr	r3, [r7, #20]
 8010ae6:	2200      	movs	r2, #0
 8010ae8:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8010aea:	697b      	ldr	r3, [r7, #20]
 8010aec:	68fa      	ldr	r2, [r7, #12]
 8010aee:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8010af0:	697b      	ldr	r3, [r7, #20]
 8010af2:	68ba      	ldr	r2, [r7, #8]
 8010af4:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8010af6:	697b      	ldr	r3, [r7, #20]
 8010af8:	687a      	ldr	r2, [r7, #4]
 8010afa:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8010afc:	6979      	ldr	r1, [r7, #20]
 8010afe:	4809      	ldr	r0, [pc, #36]	@ (8010b24 <tcpip_inpkt+0x78>)
 8010b00:	f00b fc96 	bl	801c430 <sys_mbox_trypost>
 8010b04:	4603      	mov	r3, r0
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d006      	beq.n	8010b18 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8010b0a:	6979      	ldr	r1, [r7, #20]
 8010b0c:	200a      	movs	r0, #10
 8010b0e:	f000 fe1d 	bl	801174c <memp_free>
    return ERR_MEM;
 8010b12:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010b16:	e000      	b.n	8010b1a <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8010b18:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8010b1a:	4618      	mov	r0, r3
 8010b1c:	3718      	adds	r7, #24
 8010b1e:	46bd      	mov	sp, r7
 8010b20:	bd80      	pop	{r7, pc}
 8010b22:	bf00      	nop
 8010b24:	2000c1b8 	.word	0x2000c1b8
 8010b28:	080220b8 	.word	0x080220b8
 8010b2c:	08022130 	.word	0x08022130
 8010b30:	08022108 	.word	0x08022108

08010b34 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8010b34:	b580      	push	{r7, lr}
 8010b36:	b082      	sub	sp, #8
 8010b38:	af00      	add	r7, sp, #0
 8010b3a:	6078      	str	r0, [r7, #4]
 8010b3c:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8010b3e:	683b      	ldr	r3, [r7, #0]
 8010b40:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010b44:	f003 0318 	and.w	r3, r3, #24
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	d006      	beq.n	8010b5a <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8010b4c:	4a08      	ldr	r2, [pc, #32]	@ (8010b70 <tcpip_input+0x3c>)
 8010b4e:	6839      	ldr	r1, [r7, #0]
 8010b50:	6878      	ldr	r0, [r7, #4]
 8010b52:	f7ff ffab 	bl	8010aac <tcpip_inpkt>
 8010b56:	4603      	mov	r3, r0
 8010b58:	e005      	b.n	8010b66 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8010b5a:	4a06      	ldr	r2, [pc, #24]	@ (8010b74 <tcpip_input+0x40>)
 8010b5c:	6839      	ldr	r1, [r7, #0]
 8010b5e:	6878      	ldr	r0, [r7, #4]
 8010b60:	f7ff ffa4 	bl	8010aac <tcpip_inpkt>
 8010b64:	4603      	mov	r3, r0
}
 8010b66:	4618      	mov	r0, r3
 8010b68:	3708      	adds	r7, #8
 8010b6a:	46bd      	mov	sp, r7
 8010b6c:	bd80      	pop	{r7, pc}
 8010b6e:	bf00      	nop
 8010b70:	0801c21d 	.word	0x0801c21d
 8010b74:	0801b10d 	.word	0x0801b10d

08010b78 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8010b78:	b580      	push	{r7, lr}
 8010b7a:	b084      	sub	sp, #16
 8010b7c:	af00      	add	r7, sp, #0
 8010b7e:	6078      	str	r0, [r7, #4]
 8010b80:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8010b82:	4819      	ldr	r0, [pc, #100]	@ (8010be8 <tcpip_try_callback+0x70>)
 8010b84:	f00b fcc9 	bl	801c51a <sys_mbox_valid>
 8010b88:	4603      	mov	r3, r0
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d106      	bne.n	8010b9c <tcpip_try_callback+0x24>
 8010b8e:	4b17      	ldr	r3, [pc, #92]	@ (8010bec <tcpip_try_callback+0x74>)
 8010b90:	f240 125d 	movw	r2, #349	@ 0x15d
 8010b94:	4916      	ldr	r1, [pc, #88]	@ (8010bf0 <tcpip_try_callback+0x78>)
 8010b96:	4817      	ldr	r0, [pc, #92]	@ (8010bf4 <tcpip_try_callback+0x7c>)
 8010b98:	f00d fc1c 	bl	801e3d4 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8010b9c:	2009      	movs	r0, #9
 8010b9e:	f000 fd5f 	bl	8011660 <memp_malloc>
 8010ba2:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d102      	bne.n	8010bb0 <tcpip_try_callback+0x38>
    return ERR_MEM;
 8010baa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010bae:	e017      	b.n	8010be0 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8010bb0:	68fb      	ldr	r3, [r7, #12]
 8010bb2:	2201      	movs	r2, #1
 8010bb4:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 8010bb6:	68fb      	ldr	r3, [r7, #12]
 8010bb8:	687a      	ldr	r2, [r7, #4]
 8010bba:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8010bbc:	68fb      	ldr	r3, [r7, #12]
 8010bbe:	683a      	ldr	r2, [r7, #0]
 8010bc0:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8010bc2:	68f9      	ldr	r1, [r7, #12]
 8010bc4:	4808      	ldr	r0, [pc, #32]	@ (8010be8 <tcpip_try_callback+0x70>)
 8010bc6:	f00b fc33 	bl	801c430 <sys_mbox_trypost>
 8010bca:	4603      	mov	r3, r0
 8010bcc:	2b00      	cmp	r3, #0
 8010bce:	d006      	beq.n	8010bde <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8010bd0:	68f9      	ldr	r1, [r7, #12]
 8010bd2:	2009      	movs	r0, #9
 8010bd4:	f000 fdba 	bl	801174c <memp_free>
    return ERR_MEM;
 8010bd8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010bdc:	e000      	b.n	8010be0 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 8010bde:	2300      	movs	r3, #0
}
 8010be0:	4618      	mov	r0, r3
 8010be2:	3710      	adds	r7, #16
 8010be4:	46bd      	mov	sp, r7
 8010be6:	bd80      	pop	{r7, pc}
 8010be8:	2000c1b8 	.word	0x2000c1b8
 8010bec:	080220b8 	.word	0x080220b8
 8010bf0:	08022130 	.word	0x08022130
 8010bf4:	08022108 	.word	0x08022108

08010bf8 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 8010bf8:	b580      	push	{r7, lr}
 8010bfa:	b084      	sub	sp, #16
 8010bfc:	af00      	add	r7, sp, #0
 8010bfe:	60f8      	str	r0, [r7, #12]
 8010c00:	60b9      	str	r1, [r7, #8]
 8010c02:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 8010c04:	4806      	ldr	r0, [pc, #24]	@ (8010c20 <tcpip_send_msg_wait_sem+0x28>)
 8010c06:	f00b fd61 	bl	801c6cc <sys_mutex_lock>
  fn(apimsg);
 8010c0a:	68fb      	ldr	r3, [r7, #12]
 8010c0c:	68b8      	ldr	r0, [r7, #8]
 8010c0e:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 8010c10:	4803      	ldr	r0, [pc, #12]	@ (8010c20 <tcpip_send_msg_wait_sem+0x28>)
 8010c12:	f00b fd6a 	bl	801c6ea <sys_mutex_unlock>
  return ERR_OK;
 8010c16:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 8010c18:	4618      	mov	r0, r3
 8010c1a:	3710      	adds	r7, #16
 8010c1c:	46bd      	mov	sp, r7
 8010c1e:	bd80      	pop	{r7, pc}
 8010c20:	2000c1bc 	.word	0x2000c1bc

08010c24 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b084      	sub	sp, #16
 8010c28:	af02      	add	r7, sp, #8
 8010c2a:	6078      	str	r0, [r7, #4]
 8010c2c:	6039      	str	r1, [r7, #0]
  lwip_init();
 8010c2e:	f000 f872 	bl	8010d16 <lwip_init>

  tcpip_init_done = initfunc;
 8010c32:	4a17      	ldr	r2, [pc, #92]	@ (8010c90 <tcpip_init+0x6c>)
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8010c38:	4a16      	ldr	r2, [pc, #88]	@ (8010c94 <tcpip_init+0x70>)
 8010c3a:	683b      	ldr	r3, [r7, #0]
 8010c3c:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8010c3e:	2106      	movs	r1, #6
 8010c40:	4815      	ldr	r0, [pc, #84]	@ (8010c98 <tcpip_init+0x74>)
 8010c42:	f00b fbc1 	bl	801c3c8 <sys_mbox_new>
 8010c46:	4603      	mov	r3, r0
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d006      	beq.n	8010c5a <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8010c4c:	4b13      	ldr	r3, [pc, #76]	@ (8010c9c <tcpip_init+0x78>)
 8010c4e:	f240 2261 	movw	r2, #609	@ 0x261
 8010c52:	4913      	ldr	r1, [pc, #76]	@ (8010ca0 <tcpip_init+0x7c>)
 8010c54:	4813      	ldr	r0, [pc, #76]	@ (8010ca4 <tcpip_init+0x80>)
 8010c56:	f00d fbbd 	bl	801e3d4 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8010c5a:	4813      	ldr	r0, [pc, #76]	@ (8010ca8 <tcpip_init+0x84>)
 8010c5c:	f00b fd1a 	bl	801c694 <sys_mutex_new>
 8010c60:	4603      	mov	r3, r0
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	d006      	beq.n	8010c74 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8010c66:	4b0d      	ldr	r3, [pc, #52]	@ (8010c9c <tcpip_init+0x78>)
 8010c68:	f240 2265 	movw	r2, #613	@ 0x265
 8010c6c:	490f      	ldr	r1, [pc, #60]	@ (8010cac <tcpip_init+0x88>)
 8010c6e:	480d      	ldr	r0, [pc, #52]	@ (8010ca4 <tcpip_init+0x80>)
 8010c70:	f00d fbb0 	bl	801e3d4 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8010c74:	2300      	movs	r3, #0
 8010c76:	9300      	str	r3, [sp, #0]
 8010c78:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c7c:	2200      	movs	r2, #0
 8010c7e:	490c      	ldr	r1, [pc, #48]	@ (8010cb0 <tcpip_init+0x8c>)
 8010c80:	480c      	ldr	r0, [pc, #48]	@ (8010cb4 <tcpip_init+0x90>)
 8010c82:	f00b fd3f 	bl	801c704 <sys_thread_new>
}
 8010c86:	bf00      	nop
 8010c88:	3708      	adds	r7, #8
 8010c8a:	46bd      	mov	sp, r7
 8010c8c:	bd80      	pop	{r7, pc}
 8010c8e:	bf00      	nop
 8010c90:	2000c1b0 	.word	0x2000c1b0
 8010c94:	2000c1b4 	.word	0x2000c1b4
 8010c98:	2000c1b8 	.word	0x2000c1b8
 8010c9c:	080220b8 	.word	0x080220b8
 8010ca0:	08022140 	.word	0x08022140
 8010ca4:	08022108 	.word	0x08022108
 8010ca8:	2000c1bc 	.word	0x2000c1bc
 8010cac:	08022164 	.word	0x08022164
 8010cb0:	080109b5 	.word	0x080109b5
 8010cb4:	08022188 	.word	0x08022188

08010cb8 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8010cb8:	b480      	push	{r7}
 8010cba:	b083      	sub	sp, #12
 8010cbc:	af00      	add	r7, sp, #0
 8010cbe:	4603      	mov	r3, r0
 8010cc0:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8010cc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010cc6:	021b      	lsls	r3, r3, #8
 8010cc8:	b21a      	sxth	r2, r3
 8010cca:	88fb      	ldrh	r3, [r7, #6]
 8010ccc:	0a1b      	lsrs	r3, r3, #8
 8010cce:	b29b      	uxth	r3, r3
 8010cd0:	b21b      	sxth	r3, r3
 8010cd2:	4313      	orrs	r3, r2
 8010cd4:	b21b      	sxth	r3, r3
 8010cd6:	b29b      	uxth	r3, r3
}
 8010cd8:	4618      	mov	r0, r3
 8010cda:	370c      	adds	r7, #12
 8010cdc:	46bd      	mov	sp, r7
 8010cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce2:	4770      	bx	lr

08010ce4 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8010ce4:	b480      	push	{r7}
 8010ce6:	b083      	sub	sp, #12
 8010ce8:	af00      	add	r7, sp, #0
 8010cea:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	061a      	lsls	r2, r3, #24
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	021b      	lsls	r3, r3, #8
 8010cf4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8010cf8:	431a      	orrs	r2, r3
 8010cfa:	687b      	ldr	r3, [r7, #4]
 8010cfc:	0a1b      	lsrs	r3, r3, #8
 8010cfe:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010d02:	431a      	orrs	r2, r3
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	0e1b      	lsrs	r3, r3, #24
 8010d08:	4313      	orrs	r3, r2
}
 8010d0a:	4618      	mov	r0, r3
 8010d0c:	370c      	adds	r7, #12
 8010d0e:	46bd      	mov	sp, r7
 8010d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d14:	4770      	bx	lr

08010d16 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8010d16:	b580      	push	{r7, lr}
 8010d18:	b082      	sub	sp, #8
 8010d1a:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8010d1c:	2300      	movs	r3, #0
 8010d1e:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8010d20:	f00b fcaa 	bl	801c678 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8010d24:	f000 f8d4 	bl	8010ed0 <mem_init>
  memp_init();
 8010d28:	f000 fc2c 	bl	8011584 <memp_init>
  pbuf_init();
  netif_init();
 8010d2c:	f000 fd38 	bl	80117a0 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8010d30:	f008 fb74 	bl	801941c <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8010d34:	f002 f95c 	bl	8012ff0 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8010d38:	f008 fab6 	bl	80192a8 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8010d3c:	bf00      	nop
 8010d3e:	3708      	adds	r7, #8
 8010d40:	46bd      	mov	sp, r7
 8010d42:	bd80      	pop	{r7, pc}

08010d44 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8010d44:	b480      	push	{r7}
 8010d46:	b083      	sub	sp, #12
 8010d48:	af00      	add	r7, sp, #0
 8010d4a:	4603      	mov	r3, r0
 8010d4c:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8010d4e:	4b05      	ldr	r3, [pc, #20]	@ (8010d64 <ptr_to_mem+0x20>)
 8010d50:	681a      	ldr	r2, [r3, #0]
 8010d52:	88fb      	ldrh	r3, [r7, #6]
 8010d54:	4413      	add	r3, r2
}
 8010d56:	4618      	mov	r0, r3
 8010d58:	370c      	adds	r7, #12
 8010d5a:	46bd      	mov	sp, r7
 8010d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d60:	4770      	bx	lr
 8010d62:	bf00      	nop
 8010d64:	2000c1d8 	.word	0x2000c1d8

08010d68 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8010d68:	b480      	push	{r7}
 8010d6a:	b083      	sub	sp, #12
 8010d6c:	af00      	add	r7, sp, #0
 8010d6e:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8010d70:	4b05      	ldr	r3, [pc, #20]	@ (8010d88 <mem_to_ptr+0x20>)
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	687a      	ldr	r2, [r7, #4]
 8010d76:	1ad3      	subs	r3, r2, r3
 8010d78:	b29b      	uxth	r3, r3
}
 8010d7a:	4618      	mov	r0, r3
 8010d7c:	370c      	adds	r7, #12
 8010d7e:	46bd      	mov	sp, r7
 8010d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d84:	4770      	bx	lr
 8010d86:	bf00      	nop
 8010d88:	2000c1d8 	.word	0x2000c1d8

08010d8c <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8010d8c:	b590      	push	{r4, r7, lr}
 8010d8e:	b085      	sub	sp, #20
 8010d90:	af00      	add	r7, sp, #0
 8010d92:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8010d94:	4b45      	ldr	r3, [pc, #276]	@ (8010eac <plug_holes+0x120>)
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	687a      	ldr	r2, [r7, #4]
 8010d9a:	429a      	cmp	r2, r3
 8010d9c:	d206      	bcs.n	8010dac <plug_holes+0x20>
 8010d9e:	4b44      	ldr	r3, [pc, #272]	@ (8010eb0 <plug_holes+0x124>)
 8010da0:	f240 12df 	movw	r2, #479	@ 0x1df
 8010da4:	4943      	ldr	r1, [pc, #268]	@ (8010eb4 <plug_holes+0x128>)
 8010da6:	4844      	ldr	r0, [pc, #272]	@ (8010eb8 <plug_holes+0x12c>)
 8010da8:	f00d fb14 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8010dac:	4b43      	ldr	r3, [pc, #268]	@ (8010ebc <plug_holes+0x130>)
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	687a      	ldr	r2, [r7, #4]
 8010db2:	429a      	cmp	r2, r3
 8010db4:	d306      	bcc.n	8010dc4 <plug_holes+0x38>
 8010db6:	4b3e      	ldr	r3, [pc, #248]	@ (8010eb0 <plug_holes+0x124>)
 8010db8:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8010dbc:	4940      	ldr	r1, [pc, #256]	@ (8010ec0 <plug_holes+0x134>)
 8010dbe:	483e      	ldr	r0, [pc, #248]	@ (8010eb8 <plug_holes+0x12c>)
 8010dc0:	f00d fb08 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	791b      	ldrb	r3, [r3, #4]
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d006      	beq.n	8010dda <plug_holes+0x4e>
 8010dcc:	4b38      	ldr	r3, [pc, #224]	@ (8010eb0 <plug_holes+0x124>)
 8010dce:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8010dd2:	493c      	ldr	r1, [pc, #240]	@ (8010ec4 <plug_holes+0x138>)
 8010dd4:	4838      	ldr	r0, [pc, #224]	@ (8010eb8 <plug_holes+0x12c>)
 8010dd6:	f00d fafd 	bl	801e3d4 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	881b      	ldrh	r3, [r3, #0]
 8010dde:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8010de2:	d906      	bls.n	8010df2 <plug_holes+0x66>
 8010de4:	4b32      	ldr	r3, [pc, #200]	@ (8010eb0 <plug_holes+0x124>)
 8010de6:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 8010dea:	4937      	ldr	r1, [pc, #220]	@ (8010ec8 <plug_holes+0x13c>)
 8010dec:	4832      	ldr	r0, [pc, #200]	@ (8010eb8 <plug_holes+0x12c>)
 8010dee:	f00d faf1 	bl	801e3d4 <iprintf>

  nmem = ptr_to_mem(mem->next);
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	881b      	ldrh	r3, [r3, #0]
 8010df6:	4618      	mov	r0, r3
 8010df8:	f7ff ffa4 	bl	8010d44 <ptr_to_mem>
 8010dfc:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8010dfe:	687a      	ldr	r2, [r7, #4]
 8010e00:	68fb      	ldr	r3, [r7, #12]
 8010e02:	429a      	cmp	r2, r3
 8010e04:	d024      	beq.n	8010e50 <plug_holes+0xc4>
 8010e06:	68fb      	ldr	r3, [r7, #12]
 8010e08:	791b      	ldrb	r3, [r3, #4]
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	d120      	bne.n	8010e50 <plug_holes+0xc4>
 8010e0e:	4b2b      	ldr	r3, [pc, #172]	@ (8010ebc <plug_holes+0x130>)
 8010e10:	681b      	ldr	r3, [r3, #0]
 8010e12:	68fa      	ldr	r2, [r7, #12]
 8010e14:	429a      	cmp	r2, r3
 8010e16:	d01b      	beq.n	8010e50 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8010e18:	4b2c      	ldr	r3, [pc, #176]	@ (8010ecc <plug_holes+0x140>)
 8010e1a:	681b      	ldr	r3, [r3, #0]
 8010e1c:	68fa      	ldr	r2, [r7, #12]
 8010e1e:	429a      	cmp	r2, r3
 8010e20:	d102      	bne.n	8010e28 <plug_holes+0x9c>
      lfree = mem;
 8010e22:	4a2a      	ldr	r2, [pc, #168]	@ (8010ecc <plug_holes+0x140>)
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8010e28:	68fb      	ldr	r3, [r7, #12]
 8010e2a:	881a      	ldrh	r2, [r3, #0]
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8010e30:	68fb      	ldr	r3, [r7, #12]
 8010e32:	881b      	ldrh	r3, [r3, #0]
 8010e34:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8010e38:	d00a      	beq.n	8010e50 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8010e3a:	68fb      	ldr	r3, [r7, #12]
 8010e3c:	881b      	ldrh	r3, [r3, #0]
 8010e3e:	4618      	mov	r0, r3
 8010e40:	f7ff ff80 	bl	8010d44 <ptr_to_mem>
 8010e44:	4604      	mov	r4, r0
 8010e46:	6878      	ldr	r0, [r7, #4]
 8010e48:	f7ff ff8e 	bl	8010d68 <mem_to_ptr>
 8010e4c:	4603      	mov	r3, r0
 8010e4e:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	885b      	ldrh	r3, [r3, #2]
 8010e54:	4618      	mov	r0, r3
 8010e56:	f7ff ff75 	bl	8010d44 <ptr_to_mem>
 8010e5a:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8010e5c:	68ba      	ldr	r2, [r7, #8]
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	429a      	cmp	r2, r3
 8010e62:	d01f      	beq.n	8010ea4 <plug_holes+0x118>
 8010e64:	68bb      	ldr	r3, [r7, #8]
 8010e66:	791b      	ldrb	r3, [r3, #4]
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d11b      	bne.n	8010ea4 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8010e6c:	4b17      	ldr	r3, [pc, #92]	@ (8010ecc <plug_holes+0x140>)
 8010e6e:	681b      	ldr	r3, [r3, #0]
 8010e70:	687a      	ldr	r2, [r7, #4]
 8010e72:	429a      	cmp	r2, r3
 8010e74:	d102      	bne.n	8010e7c <plug_holes+0xf0>
      lfree = pmem;
 8010e76:	4a15      	ldr	r2, [pc, #84]	@ (8010ecc <plug_holes+0x140>)
 8010e78:	68bb      	ldr	r3, [r7, #8]
 8010e7a:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	881a      	ldrh	r2, [r3, #0]
 8010e80:	68bb      	ldr	r3, [r7, #8]
 8010e82:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	881b      	ldrh	r3, [r3, #0]
 8010e88:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8010e8c:	d00a      	beq.n	8010ea4 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	881b      	ldrh	r3, [r3, #0]
 8010e92:	4618      	mov	r0, r3
 8010e94:	f7ff ff56 	bl	8010d44 <ptr_to_mem>
 8010e98:	4604      	mov	r4, r0
 8010e9a:	68b8      	ldr	r0, [r7, #8]
 8010e9c:	f7ff ff64 	bl	8010d68 <mem_to_ptr>
 8010ea0:	4603      	mov	r3, r0
 8010ea2:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8010ea4:	bf00      	nop
 8010ea6:	3714      	adds	r7, #20
 8010ea8:	46bd      	mov	sp, r7
 8010eaa:	bd90      	pop	{r4, r7, pc}
 8010eac:	2000c1d8 	.word	0x2000c1d8
 8010eb0:	08022198 	.word	0x08022198
 8010eb4:	080221c8 	.word	0x080221c8
 8010eb8:	080221e0 	.word	0x080221e0
 8010ebc:	2000c1dc 	.word	0x2000c1dc
 8010ec0:	08022208 	.word	0x08022208
 8010ec4:	08022224 	.word	0x08022224
 8010ec8:	08022240 	.word	0x08022240
 8010ecc:	2000c1e4 	.word	0x2000c1e4

08010ed0 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8010ed0:	b580      	push	{r7, lr}
 8010ed2:	b082      	sub	sp, #8
 8010ed4:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8010ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8010f4c <mem_init+0x7c>)
 8010ed8:	4a1d      	ldr	r2, [pc, #116]	@ (8010f50 <mem_init+0x80>)
 8010eda:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8010edc:	4b1b      	ldr	r3, [pc, #108]	@ (8010f4c <mem_init+0x7c>)
 8010ede:	681b      	ldr	r3, [r3, #0]
 8010ee0:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8010ee8:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	2200      	movs	r2, #0
 8010eee:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	2200      	movs	r2, #0
 8010ef4:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8010ef6:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 8010efa:	f7ff ff23 	bl	8010d44 <ptr_to_mem>
 8010efe:	4603      	mov	r3, r0
 8010f00:	4a14      	ldr	r2, [pc, #80]	@ (8010f54 <mem_init+0x84>)
 8010f02:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8010f04:	4b13      	ldr	r3, [pc, #76]	@ (8010f54 <mem_init+0x84>)
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	2201      	movs	r2, #1
 8010f0a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8010f0c:	4b11      	ldr	r3, [pc, #68]	@ (8010f54 <mem_init+0x84>)
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8010f14:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8010f16:	4b0f      	ldr	r3, [pc, #60]	@ (8010f54 <mem_init+0x84>)
 8010f18:	681b      	ldr	r3, [r3, #0]
 8010f1a:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8010f1e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8010f20:	4b0a      	ldr	r3, [pc, #40]	@ (8010f4c <mem_init+0x7c>)
 8010f22:	681b      	ldr	r3, [r3, #0]
 8010f24:	4a0c      	ldr	r2, [pc, #48]	@ (8010f58 <mem_init+0x88>)
 8010f26:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8010f28:	480c      	ldr	r0, [pc, #48]	@ (8010f5c <mem_init+0x8c>)
 8010f2a:	f00b fbb3 	bl	801c694 <sys_mutex_new>
 8010f2e:	4603      	mov	r3, r0
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d006      	beq.n	8010f42 <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8010f34:	4b0a      	ldr	r3, [pc, #40]	@ (8010f60 <mem_init+0x90>)
 8010f36:	f240 221f 	movw	r2, #543	@ 0x21f
 8010f3a:	490a      	ldr	r1, [pc, #40]	@ (8010f64 <mem_init+0x94>)
 8010f3c:	480a      	ldr	r0, [pc, #40]	@ (8010f68 <mem_init+0x98>)
 8010f3e:	f00d fa49 	bl	801e3d4 <iprintf>
  }
}
 8010f42:	bf00      	nop
 8010f44:	3708      	adds	r7, #8
 8010f46:	46bd      	mov	sp, r7
 8010f48:	bd80      	pop	{r7, pc}
 8010f4a:	bf00      	nop
 8010f4c:	2000c1d8 	.word	0x2000c1d8
 8010f50:	20048000 	.word	0x20048000
 8010f54:	2000c1dc 	.word	0x2000c1dc
 8010f58:	2000c1e4 	.word	0x2000c1e4
 8010f5c:	2000c1e0 	.word	0x2000c1e0
 8010f60:	08022198 	.word	0x08022198
 8010f64:	0802226c 	.word	0x0802226c
 8010f68:	080221e0 	.word	0x080221e0

08010f6c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8010f6c:	b580      	push	{r7, lr}
 8010f6e:	b086      	sub	sp, #24
 8010f70:	af00      	add	r7, sp, #0
 8010f72:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8010f74:	6878      	ldr	r0, [r7, #4]
 8010f76:	f7ff fef7 	bl	8010d68 <mem_to_ptr>
 8010f7a:	4603      	mov	r3, r0
 8010f7c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	881b      	ldrh	r3, [r3, #0]
 8010f82:	4618      	mov	r0, r3
 8010f84:	f7ff fede 	bl	8010d44 <ptr_to_mem>
 8010f88:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	885b      	ldrh	r3, [r3, #2]
 8010f8e:	4618      	mov	r0, r3
 8010f90:	f7ff fed8 	bl	8010d44 <ptr_to_mem>
 8010f94:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	881b      	ldrh	r3, [r3, #0]
 8010f9a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8010f9e:	d818      	bhi.n	8010fd2 <mem_link_valid+0x66>
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	885b      	ldrh	r3, [r3, #2]
 8010fa4:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8010fa8:	d813      	bhi.n	8010fd2 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8010fae:	8afa      	ldrh	r2, [r7, #22]
 8010fb0:	429a      	cmp	r2, r3
 8010fb2:	d004      	beq.n	8010fbe <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8010fb4:	68fb      	ldr	r3, [r7, #12]
 8010fb6:	881b      	ldrh	r3, [r3, #0]
 8010fb8:	8afa      	ldrh	r2, [r7, #22]
 8010fba:	429a      	cmp	r2, r3
 8010fbc:	d109      	bne.n	8010fd2 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8010fbe:	4b08      	ldr	r3, [pc, #32]	@ (8010fe0 <mem_link_valid+0x74>)
 8010fc0:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8010fc2:	693a      	ldr	r2, [r7, #16]
 8010fc4:	429a      	cmp	r2, r3
 8010fc6:	d006      	beq.n	8010fd6 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8010fc8:	693b      	ldr	r3, [r7, #16]
 8010fca:	885b      	ldrh	r3, [r3, #2]
 8010fcc:	8afa      	ldrh	r2, [r7, #22]
 8010fce:	429a      	cmp	r2, r3
 8010fd0:	d001      	beq.n	8010fd6 <mem_link_valid+0x6a>
    return 0;
 8010fd2:	2300      	movs	r3, #0
 8010fd4:	e000      	b.n	8010fd8 <mem_link_valid+0x6c>
  }
  return 1;
 8010fd6:	2301      	movs	r3, #1
}
 8010fd8:	4618      	mov	r0, r3
 8010fda:	3718      	adds	r7, #24
 8010fdc:	46bd      	mov	sp, r7
 8010fde:	bd80      	pop	{r7, pc}
 8010fe0:	2000c1dc 	.word	0x2000c1dc

08010fe4 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8010fe4:	b580      	push	{r7, lr}
 8010fe6:	b088      	sub	sp, #32
 8010fe8:	af00      	add	r7, sp, #0
 8010fea:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d070      	beq.n	80110d4 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	f003 0303 	and.w	r3, r3, #3
 8010ff8:	2b00      	cmp	r3, #0
 8010ffa:	d00d      	beq.n	8011018 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8010ffc:	4b37      	ldr	r3, [pc, #220]	@ (80110dc <mem_free+0xf8>)
 8010ffe:	f240 2273 	movw	r2, #627	@ 0x273
 8011002:	4937      	ldr	r1, [pc, #220]	@ (80110e0 <mem_free+0xfc>)
 8011004:	4837      	ldr	r0, [pc, #220]	@ (80110e4 <mem_free+0x100>)
 8011006:	f00d f9e5 	bl	801e3d4 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801100a:	f00b fba1 	bl	801c750 <sys_arch_protect>
 801100e:	60f8      	str	r0, [r7, #12]
 8011010:	68f8      	ldr	r0, [r7, #12]
 8011012:	f00b fbab 	bl	801c76c <sys_arch_unprotect>
    return;
 8011016:	e05e      	b.n	80110d6 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	3b08      	subs	r3, #8
 801101c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 801101e:	4b32      	ldr	r3, [pc, #200]	@ (80110e8 <mem_free+0x104>)
 8011020:	681b      	ldr	r3, [r3, #0]
 8011022:	69fa      	ldr	r2, [r7, #28]
 8011024:	429a      	cmp	r2, r3
 8011026:	d306      	bcc.n	8011036 <mem_free+0x52>
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	f103 020c 	add.w	r2, r3, #12
 801102e:	4b2f      	ldr	r3, [pc, #188]	@ (80110ec <mem_free+0x108>)
 8011030:	681b      	ldr	r3, [r3, #0]
 8011032:	429a      	cmp	r2, r3
 8011034:	d90d      	bls.n	8011052 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8011036:	4b29      	ldr	r3, [pc, #164]	@ (80110dc <mem_free+0xf8>)
 8011038:	f240 227f 	movw	r2, #639	@ 0x27f
 801103c:	492c      	ldr	r1, [pc, #176]	@ (80110f0 <mem_free+0x10c>)
 801103e:	4829      	ldr	r0, [pc, #164]	@ (80110e4 <mem_free+0x100>)
 8011040:	f00d f9c8 	bl	801e3d4 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011044:	f00b fb84 	bl	801c750 <sys_arch_protect>
 8011048:	6138      	str	r0, [r7, #16]
 801104a:	6938      	ldr	r0, [r7, #16]
 801104c:	f00b fb8e 	bl	801c76c <sys_arch_unprotect>
    return;
 8011050:	e041      	b.n	80110d6 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8011052:	4828      	ldr	r0, [pc, #160]	@ (80110f4 <mem_free+0x110>)
 8011054:	f00b fb3a 	bl	801c6cc <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8011058:	69fb      	ldr	r3, [r7, #28]
 801105a:	791b      	ldrb	r3, [r3, #4]
 801105c:	2b00      	cmp	r3, #0
 801105e:	d110      	bne.n	8011082 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8011060:	4b1e      	ldr	r3, [pc, #120]	@ (80110dc <mem_free+0xf8>)
 8011062:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 8011066:	4924      	ldr	r1, [pc, #144]	@ (80110f8 <mem_free+0x114>)
 8011068:	481e      	ldr	r0, [pc, #120]	@ (80110e4 <mem_free+0x100>)
 801106a:	f00d f9b3 	bl	801e3d4 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 801106e:	4821      	ldr	r0, [pc, #132]	@ (80110f4 <mem_free+0x110>)
 8011070:	f00b fb3b 	bl	801c6ea <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011074:	f00b fb6c 	bl	801c750 <sys_arch_protect>
 8011078:	6178      	str	r0, [r7, #20]
 801107a:	6978      	ldr	r0, [r7, #20]
 801107c:	f00b fb76 	bl	801c76c <sys_arch_unprotect>
    return;
 8011080:	e029      	b.n	80110d6 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8011082:	69f8      	ldr	r0, [r7, #28]
 8011084:	f7ff ff72 	bl	8010f6c <mem_link_valid>
 8011088:	4603      	mov	r3, r0
 801108a:	2b00      	cmp	r3, #0
 801108c:	d110      	bne.n	80110b0 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 801108e:	4b13      	ldr	r3, [pc, #76]	@ (80110dc <mem_free+0xf8>)
 8011090:	f240 2295 	movw	r2, #661	@ 0x295
 8011094:	4919      	ldr	r1, [pc, #100]	@ (80110fc <mem_free+0x118>)
 8011096:	4813      	ldr	r0, [pc, #76]	@ (80110e4 <mem_free+0x100>)
 8011098:	f00d f99c 	bl	801e3d4 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 801109c:	4815      	ldr	r0, [pc, #84]	@ (80110f4 <mem_free+0x110>)
 801109e:	f00b fb24 	bl	801c6ea <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80110a2:	f00b fb55 	bl	801c750 <sys_arch_protect>
 80110a6:	61b8      	str	r0, [r7, #24]
 80110a8:	69b8      	ldr	r0, [r7, #24]
 80110aa:	f00b fb5f 	bl	801c76c <sys_arch_unprotect>
    return;
 80110ae:	e012      	b.n	80110d6 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 80110b0:	69fb      	ldr	r3, [r7, #28]
 80110b2:	2200      	movs	r2, #0
 80110b4:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 80110b6:	4b12      	ldr	r3, [pc, #72]	@ (8011100 <mem_free+0x11c>)
 80110b8:	681b      	ldr	r3, [r3, #0]
 80110ba:	69fa      	ldr	r2, [r7, #28]
 80110bc:	429a      	cmp	r2, r3
 80110be:	d202      	bcs.n	80110c6 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 80110c0:	4a0f      	ldr	r2, [pc, #60]	@ (8011100 <mem_free+0x11c>)
 80110c2:	69fb      	ldr	r3, [r7, #28]
 80110c4:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 80110c6:	69f8      	ldr	r0, [r7, #28]
 80110c8:	f7ff fe60 	bl	8010d8c <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 80110cc:	4809      	ldr	r0, [pc, #36]	@ (80110f4 <mem_free+0x110>)
 80110ce:	f00b fb0c 	bl	801c6ea <sys_mutex_unlock>
 80110d2:	e000      	b.n	80110d6 <mem_free+0xf2>
    return;
 80110d4:	bf00      	nop
}
 80110d6:	3720      	adds	r7, #32
 80110d8:	46bd      	mov	sp, r7
 80110da:	bd80      	pop	{r7, pc}
 80110dc:	08022198 	.word	0x08022198
 80110e0:	08022288 	.word	0x08022288
 80110e4:	080221e0 	.word	0x080221e0
 80110e8:	2000c1d8 	.word	0x2000c1d8
 80110ec:	2000c1dc 	.word	0x2000c1dc
 80110f0:	080222ac 	.word	0x080222ac
 80110f4:	2000c1e0 	.word	0x2000c1e0
 80110f8:	080222c8 	.word	0x080222c8
 80110fc:	080222f0 	.word	0x080222f0
 8011100:	2000c1e4 	.word	0x2000c1e4

08011104 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8011104:	b580      	push	{r7, lr}
 8011106:	b088      	sub	sp, #32
 8011108:	af00      	add	r7, sp, #0
 801110a:	6078      	str	r0, [r7, #4]
 801110c:	460b      	mov	r3, r1
 801110e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8011110:	887b      	ldrh	r3, [r7, #2]
 8011112:	3303      	adds	r3, #3
 8011114:	b29b      	uxth	r3, r3
 8011116:	f023 0303 	bic.w	r3, r3, #3
 801111a:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 801111c:	8bfb      	ldrh	r3, [r7, #30]
 801111e:	2b0b      	cmp	r3, #11
 8011120:	d801      	bhi.n	8011126 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8011122:	230c      	movs	r3, #12
 8011124:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8011126:	8bfb      	ldrh	r3, [r7, #30]
 8011128:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801112c:	d803      	bhi.n	8011136 <mem_trim+0x32>
 801112e:	8bfa      	ldrh	r2, [r7, #30]
 8011130:	887b      	ldrh	r3, [r7, #2]
 8011132:	429a      	cmp	r2, r3
 8011134:	d201      	bcs.n	801113a <mem_trim+0x36>
    return NULL;
 8011136:	2300      	movs	r3, #0
 8011138:	e0d8      	b.n	80112ec <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801113a:	4b6e      	ldr	r3, [pc, #440]	@ (80112f4 <mem_trim+0x1f0>)
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	687a      	ldr	r2, [r7, #4]
 8011140:	429a      	cmp	r2, r3
 8011142:	d304      	bcc.n	801114e <mem_trim+0x4a>
 8011144:	4b6c      	ldr	r3, [pc, #432]	@ (80112f8 <mem_trim+0x1f4>)
 8011146:	681b      	ldr	r3, [r3, #0]
 8011148:	687a      	ldr	r2, [r7, #4]
 801114a:	429a      	cmp	r2, r3
 801114c:	d306      	bcc.n	801115c <mem_trim+0x58>
 801114e:	4b6b      	ldr	r3, [pc, #428]	@ (80112fc <mem_trim+0x1f8>)
 8011150:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8011154:	496a      	ldr	r1, [pc, #424]	@ (8011300 <mem_trim+0x1fc>)
 8011156:	486b      	ldr	r0, [pc, #428]	@ (8011304 <mem_trim+0x200>)
 8011158:	f00d f93c 	bl	801e3d4 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801115c:	4b65      	ldr	r3, [pc, #404]	@ (80112f4 <mem_trim+0x1f0>)
 801115e:	681b      	ldr	r3, [r3, #0]
 8011160:	687a      	ldr	r2, [r7, #4]
 8011162:	429a      	cmp	r2, r3
 8011164:	d304      	bcc.n	8011170 <mem_trim+0x6c>
 8011166:	4b64      	ldr	r3, [pc, #400]	@ (80112f8 <mem_trim+0x1f4>)
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	687a      	ldr	r2, [r7, #4]
 801116c:	429a      	cmp	r2, r3
 801116e:	d307      	bcc.n	8011180 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011170:	f00b faee 	bl	801c750 <sys_arch_protect>
 8011174:	60b8      	str	r0, [r7, #8]
 8011176:	68b8      	ldr	r0, [r7, #8]
 8011178:	f00b faf8 	bl	801c76c <sys_arch_unprotect>
    return rmem;
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	e0b5      	b.n	80112ec <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	3b08      	subs	r3, #8
 8011184:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8011186:	69b8      	ldr	r0, [r7, #24]
 8011188:	f7ff fdee 	bl	8010d68 <mem_to_ptr>
 801118c:	4603      	mov	r3, r0
 801118e:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8011190:	69bb      	ldr	r3, [r7, #24]
 8011192:	881a      	ldrh	r2, [r3, #0]
 8011194:	8afb      	ldrh	r3, [r7, #22]
 8011196:	1ad3      	subs	r3, r2, r3
 8011198:	b29b      	uxth	r3, r3
 801119a:	3b08      	subs	r3, #8
 801119c:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801119e:	8bfa      	ldrh	r2, [r7, #30]
 80111a0:	8abb      	ldrh	r3, [r7, #20]
 80111a2:	429a      	cmp	r2, r3
 80111a4:	d906      	bls.n	80111b4 <mem_trim+0xb0>
 80111a6:	4b55      	ldr	r3, [pc, #340]	@ (80112fc <mem_trim+0x1f8>)
 80111a8:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 80111ac:	4956      	ldr	r1, [pc, #344]	@ (8011308 <mem_trim+0x204>)
 80111ae:	4855      	ldr	r0, [pc, #340]	@ (8011304 <mem_trim+0x200>)
 80111b0:	f00d f910 	bl	801e3d4 <iprintf>
  if (newsize > size) {
 80111b4:	8bfa      	ldrh	r2, [r7, #30]
 80111b6:	8abb      	ldrh	r3, [r7, #20]
 80111b8:	429a      	cmp	r2, r3
 80111ba:	d901      	bls.n	80111c0 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 80111bc:	2300      	movs	r3, #0
 80111be:	e095      	b.n	80112ec <mem_trim+0x1e8>
  }
  if (newsize == size) {
 80111c0:	8bfa      	ldrh	r2, [r7, #30]
 80111c2:	8abb      	ldrh	r3, [r7, #20]
 80111c4:	429a      	cmp	r2, r3
 80111c6:	d101      	bne.n	80111cc <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	e08f      	b.n	80112ec <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80111cc:	484f      	ldr	r0, [pc, #316]	@ (801130c <mem_trim+0x208>)
 80111ce:	f00b fa7d 	bl	801c6cc <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 80111d2:	69bb      	ldr	r3, [r7, #24]
 80111d4:	881b      	ldrh	r3, [r3, #0]
 80111d6:	4618      	mov	r0, r3
 80111d8:	f7ff fdb4 	bl	8010d44 <ptr_to_mem>
 80111dc:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 80111de:	693b      	ldr	r3, [r7, #16]
 80111e0:	791b      	ldrb	r3, [r3, #4]
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d13f      	bne.n	8011266 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80111e6:	69bb      	ldr	r3, [r7, #24]
 80111e8:	881b      	ldrh	r3, [r3, #0]
 80111ea:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80111ee:	d106      	bne.n	80111fe <mem_trim+0xfa>
 80111f0:	4b42      	ldr	r3, [pc, #264]	@ (80112fc <mem_trim+0x1f8>)
 80111f2:	f240 22f5 	movw	r2, #757	@ 0x2f5
 80111f6:	4946      	ldr	r1, [pc, #280]	@ (8011310 <mem_trim+0x20c>)
 80111f8:	4842      	ldr	r0, [pc, #264]	@ (8011304 <mem_trim+0x200>)
 80111fa:	f00d f8eb 	bl	801e3d4 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 80111fe:	693b      	ldr	r3, [r7, #16]
 8011200:	881b      	ldrh	r3, [r3, #0]
 8011202:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8011204:	8afa      	ldrh	r2, [r7, #22]
 8011206:	8bfb      	ldrh	r3, [r7, #30]
 8011208:	4413      	add	r3, r2
 801120a:	b29b      	uxth	r3, r3
 801120c:	3308      	adds	r3, #8
 801120e:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8011210:	4b40      	ldr	r3, [pc, #256]	@ (8011314 <mem_trim+0x210>)
 8011212:	681b      	ldr	r3, [r3, #0]
 8011214:	693a      	ldr	r2, [r7, #16]
 8011216:	429a      	cmp	r2, r3
 8011218:	d106      	bne.n	8011228 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 801121a:	89fb      	ldrh	r3, [r7, #14]
 801121c:	4618      	mov	r0, r3
 801121e:	f7ff fd91 	bl	8010d44 <ptr_to_mem>
 8011222:	4603      	mov	r3, r0
 8011224:	4a3b      	ldr	r2, [pc, #236]	@ (8011314 <mem_trim+0x210>)
 8011226:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8011228:	89fb      	ldrh	r3, [r7, #14]
 801122a:	4618      	mov	r0, r3
 801122c:	f7ff fd8a 	bl	8010d44 <ptr_to_mem>
 8011230:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8011232:	693b      	ldr	r3, [r7, #16]
 8011234:	2200      	movs	r2, #0
 8011236:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8011238:	693b      	ldr	r3, [r7, #16]
 801123a:	89ba      	ldrh	r2, [r7, #12]
 801123c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 801123e:	693b      	ldr	r3, [r7, #16]
 8011240:	8afa      	ldrh	r2, [r7, #22]
 8011242:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8011244:	69bb      	ldr	r3, [r7, #24]
 8011246:	89fa      	ldrh	r2, [r7, #14]
 8011248:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801124a:	693b      	ldr	r3, [r7, #16]
 801124c:	881b      	ldrh	r3, [r3, #0]
 801124e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011252:	d047      	beq.n	80112e4 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8011254:	693b      	ldr	r3, [r7, #16]
 8011256:	881b      	ldrh	r3, [r3, #0]
 8011258:	4618      	mov	r0, r3
 801125a:	f7ff fd73 	bl	8010d44 <ptr_to_mem>
 801125e:	4602      	mov	r2, r0
 8011260:	89fb      	ldrh	r3, [r7, #14]
 8011262:	8053      	strh	r3, [r2, #2]
 8011264:	e03e      	b.n	80112e4 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8011266:	8bfb      	ldrh	r3, [r7, #30]
 8011268:	f103 0214 	add.w	r2, r3, #20
 801126c:	8abb      	ldrh	r3, [r7, #20]
 801126e:	429a      	cmp	r2, r3
 8011270:	d838      	bhi.n	80112e4 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8011272:	8afa      	ldrh	r2, [r7, #22]
 8011274:	8bfb      	ldrh	r3, [r7, #30]
 8011276:	4413      	add	r3, r2
 8011278:	b29b      	uxth	r3, r3
 801127a:	3308      	adds	r3, #8
 801127c:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801127e:	69bb      	ldr	r3, [r7, #24]
 8011280:	881b      	ldrh	r3, [r3, #0]
 8011282:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011286:	d106      	bne.n	8011296 <mem_trim+0x192>
 8011288:	4b1c      	ldr	r3, [pc, #112]	@ (80112fc <mem_trim+0x1f8>)
 801128a:	f240 3216 	movw	r2, #790	@ 0x316
 801128e:	4920      	ldr	r1, [pc, #128]	@ (8011310 <mem_trim+0x20c>)
 8011290:	481c      	ldr	r0, [pc, #112]	@ (8011304 <mem_trim+0x200>)
 8011292:	f00d f89f 	bl	801e3d4 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8011296:	89fb      	ldrh	r3, [r7, #14]
 8011298:	4618      	mov	r0, r3
 801129a:	f7ff fd53 	bl	8010d44 <ptr_to_mem>
 801129e:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 80112a0:	4b1c      	ldr	r3, [pc, #112]	@ (8011314 <mem_trim+0x210>)
 80112a2:	681b      	ldr	r3, [r3, #0]
 80112a4:	693a      	ldr	r2, [r7, #16]
 80112a6:	429a      	cmp	r2, r3
 80112a8:	d202      	bcs.n	80112b0 <mem_trim+0x1ac>
      lfree = mem2;
 80112aa:	4a1a      	ldr	r2, [pc, #104]	@ (8011314 <mem_trim+0x210>)
 80112ac:	693b      	ldr	r3, [r7, #16]
 80112ae:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 80112b0:	693b      	ldr	r3, [r7, #16]
 80112b2:	2200      	movs	r2, #0
 80112b4:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 80112b6:	69bb      	ldr	r3, [r7, #24]
 80112b8:	881a      	ldrh	r2, [r3, #0]
 80112ba:	693b      	ldr	r3, [r7, #16]
 80112bc:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 80112be:	693b      	ldr	r3, [r7, #16]
 80112c0:	8afa      	ldrh	r2, [r7, #22]
 80112c2:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 80112c4:	69bb      	ldr	r3, [r7, #24]
 80112c6:	89fa      	ldrh	r2, [r7, #14]
 80112c8:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80112ca:	693b      	ldr	r3, [r7, #16]
 80112cc:	881b      	ldrh	r3, [r3, #0]
 80112ce:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80112d2:	d007      	beq.n	80112e4 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80112d4:	693b      	ldr	r3, [r7, #16]
 80112d6:	881b      	ldrh	r3, [r3, #0]
 80112d8:	4618      	mov	r0, r3
 80112da:	f7ff fd33 	bl	8010d44 <ptr_to_mem>
 80112de:	4602      	mov	r2, r0
 80112e0:	89fb      	ldrh	r3, [r7, #14]
 80112e2:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 80112e4:	4809      	ldr	r0, [pc, #36]	@ (801130c <mem_trim+0x208>)
 80112e6:	f00b fa00 	bl	801c6ea <sys_mutex_unlock>
  return rmem;
 80112ea:	687b      	ldr	r3, [r7, #4]
}
 80112ec:	4618      	mov	r0, r3
 80112ee:	3720      	adds	r7, #32
 80112f0:	46bd      	mov	sp, r7
 80112f2:	bd80      	pop	{r7, pc}
 80112f4:	2000c1d8 	.word	0x2000c1d8
 80112f8:	2000c1dc 	.word	0x2000c1dc
 80112fc:	08022198 	.word	0x08022198
 8011300:	08022324 	.word	0x08022324
 8011304:	080221e0 	.word	0x080221e0
 8011308:	0802233c 	.word	0x0802233c
 801130c:	2000c1e0 	.word	0x2000c1e0
 8011310:	0802235c 	.word	0x0802235c
 8011314:	2000c1e4 	.word	0x2000c1e4

08011318 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8011318:	b580      	push	{r7, lr}
 801131a:	b088      	sub	sp, #32
 801131c:	af00      	add	r7, sp, #0
 801131e:	4603      	mov	r3, r0
 8011320:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8011322:	88fb      	ldrh	r3, [r7, #6]
 8011324:	2b00      	cmp	r3, #0
 8011326:	d101      	bne.n	801132c <mem_malloc+0x14>
    return NULL;
 8011328:	2300      	movs	r3, #0
 801132a:	e0e2      	b.n	80114f2 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 801132c:	88fb      	ldrh	r3, [r7, #6]
 801132e:	3303      	adds	r3, #3
 8011330:	b29b      	uxth	r3, r3
 8011332:	f023 0303 	bic.w	r3, r3, #3
 8011336:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8011338:	8bbb      	ldrh	r3, [r7, #28]
 801133a:	2b0b      	cmp	r3, #11
 801133c:	d801      	bhi.n	8011342 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801133e:	230c      	movs	r3, #12
 8011340:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8011342:	8bbb      	ldrh	r3, [r7, #28]
 8011344:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011348:	d803      	bhi.n	8011352 <mem_malloc+0x3a>
 801134a:	8bba      	ldrh	r2, [r7, #28]
 801134c:	88fb      	ldrh	r3, [r7, #6]
 801134e:	429a      	cmp	r2, r3
 8011350:	d201      	bcs.n	8011356 <mem_malloc+0x3e>
    return NULL;
 8011352:	2300      	movs	r3, #0
 8011354:	e0cd      	b.n	80114f2 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8011356:	4869      	ldr	r0, [pc, #420]	@ (80114fc <mem_malloc+0x1e4>)
 8011358:	f00b f9b8 	bl	801c6cc <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801135c:	4b68      	ldr	r3, [pc, #416]	@ (8011500 <mem_malloc+0x1e8>)
 801135e:	681b      	ldr	r3, [r3, #0]
 8011360:	4618      	mov	r0, r3
 8011362:	f7ff fd01 	bl	8010d68 <mem_to_ptr>
 8011366:	4603      	mov	r3, r0
 8011368:	83fb      	strh	r3, [r7, #30]
 801136a:	e0b7      	b.n	80114dc <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 801136c:	8bfb      	ldrh	r3, [r7, #30]
 801136e:	4618      	mov	r0, r3
 8011370:	f7ff fce8 	bl	8010d44 <ptr_to_mem>
 8011374:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8011376:	697b      	ldr	r3, [r7, #20]
 8011378:	791b      	ldrb	r3, [r3, #4]
 801137a:	2b00      	cmp	r3, #0
 801137c:	f040 80a7 	bne.w	80114ce <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8011380:	697b      	ldr	r3, [r7, #20]
 8011382:	881b      	ldrh	r3, [r3, #0]
 8011384:	461a      	mov	r2, r3
 8011386:	8bfb      	ldrh	r3, [r7, #30]
 8011388:	1ad3      	subs	r3, r2, r3
 801138a:	f1a3 0208 	sub.w	r2, r3, #8
 801138e:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8011390:	429a      	cmp	r2, r3
 8011392:	f0c0 809c 	bcc.w	80114ce <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8011396:	697b      	ldr	r3, [r7, #20]
 8011398:	881b      	ldrh	r3, [r3, #0]
 801139a:	461a      	mov	r2, r3
 801139c:	8bfb      	ldrh	r3, [r7, #30]
 801139e:	1ad3      	subs	r3, r2, r3
 80113a0:	f1a3 0208 	sub.w	r2, r3, #8
 80113a4:	8bbb      	ldrh	r3, [r7, #28]
 80113a6:	3314      	adds	r3, #20
 80113a8:	429a      	cmp	r2, r3
 80113aa:	d333      	bcc.n	8011414 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80113ac:	8bfa      	ldrh	r2, [r7, #30]
 80113ae:	8bbb      	ldrh	r3, [r7, #28]
 80113b0:	4413      	add	r3, r2
 80113b2:	b29b      	uxth	r3, r3
 80113b4:	3308      	adds	r3, #8
 80113b6:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80113b8:	8a7b      	ldrh	r3, [r7, #18]
 80113ba:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80113be:	d106      	bne.n	80113ce <mem_malloc+0xb6>
 80113c0:	4b50      	ldr	r3, [pc, #320]	@ (8011504 <mem_malloc+0x1ec>)
 80113c2:	f240 3287 	movw	r2, #903	@ 0x387
 80113c6:	4950      	ldr	r1, [pc, #320]	@ (8011508 <mem_malloc+0x1f0>)
 80113c8:	4850      	ldr	r0, [pc, #320]	@ (801150c <mem_malloc+0x1f4>)
 80113ca:	f00d f803 	bl	801e3d4 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 80113ce:	8a7b      	ldrh	r3, [r7, #18]
 80113d0:	4618      	mov	r0, r3
 80113d2:	f7ff fcb7 	bl	8010d44 <ptr_to_mem>
 80113d6:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	2200      	movs	r2, #0
 80113dc:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 80113de:	697b      	ldr	r3, [r7, #20]
 80113e0:	881a      	ldrh	r2, [r3, #0]
 80113e2:	68fb      	ldr	r3, [r7, #12]
 80113e4:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 80113e6:	68fb      	ldr	r3, [r7, #12]
 80113e8:	8bfa      	ldrh	r2, [r7, #30]
 80113ea:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 80113ec:	697b      	ldr	r3, [r7, #20]
 80113ee:	8a7a      	ldrh	r2, [r7, #18]
 80113f0:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 80113f2:	697b      	ldr	r3, [r7, #20]
 80113f4:	2201      	movs	r2, #1
 80113f6:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	881b      	ldrh	r3, [r3, #0]
 80113fc:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011400:	d00b      	beq.n	801141a <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8011402:	68fb      	ldr	r3, [r7, #12]
 8011404:	881b      	ldrh	r3, [r3, #0]
 8011406:	4618      	mov	r0, r3
 8011408:	f7ff fc9c 	bl	8010d44 <ptr_to_mem>
 801140c:	4602      	mov	r2, r0
 801140e:	8a7b      	ldrh	r3, [r7, #18]
 8011410:	8053      	strh	r3, [r2, #2]
 8011412:	e002      	b.n	801141a <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8011414:	697b      	ldr	r3, [r7, #20]
 8011416:	2201      	movs	r2, #1
 8011418:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 801141a:	4b39      	ldr	r3, [pc, #228]	@ (8011500 <mem_malloc+0x1e8>)
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	697a      	ldr	r2, [r7, #20]
 8011420:	429a      	cmp	r2, r3
 8011422:	d127      	bne.n	8011474 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8011424:	4b36      	ldr	r3, [pc, #216]	@ (8011500 <mem_malloc+0x1e8>)
 8011426:	681b      	ldr	r3, [r3, #0]
 8011428:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 801142a:	e005      	b.n	8011438 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 801142c:	69bb      	ldr	r3, [r7, #24]
 801142e:	881b      	ldrh	r3, [r3, #0]
 8011430:	4618      	mov	r0, r3
 8011432:	f7ff fc87 	bl	8010d44 <ptr_to_mem>
 8011436:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8011438:	69bb      	ldr	r3, [r7, #24]
 801143a:	791b      	ldrb	r3, [r3, #4]
 801143c:	2b00      	cmp	r3, #0
 801143e:	d004      	beq.n	801144a <mem_malloc+0x132>
 8011440:	4b33      	ldr	r3, [pc, #204]	@ (8011510 <mem_malloc+0x1f8>)
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	69ba      	ldr	r2, [r7, #24]
 8011446:	429a      	cmp	r2, r3
 8011448:	d1f0      	bne.n	801142c <mem_malloc+0x114>
          }
          lfree = cur;
 801144a:	4a2d      	ldr	r2, [pc, #180]	@ (8011500 <mem_malloc+0x1e8>)
 801144c:	69bb      	ldr	r3, [r7, #24]
 801144e:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8011450:	4b2b      	ldr	r3, [pc, #172]	@ (8011500 <mem_malloc+0x1e8>)
 8011452:	681a      	ldr	r2, [r3, #0]
 8011454:	4b2e      	ldr	r3, [pc, #184]	@ (8011510 <mem_malloc+0x1f8>)
 8011456:	681b      	ldr	r3, [r3, #0]
 8011458:	429a      	cmp	r2, r3
 801145a:	d00b      	beq.n	8011474 <mem_malloc+0x15c>
 801145c:	4b28      	ldr	r3, [pc, #160]	@ (8011500 <mem_malloc+0x1e8>)
 801145e:	681b      	ldr	r3, [r3, #0]
 8011460:	791b      	ldrb	r3, [r3, #4]
 8011462:	2b00      	cmp	r3, #0
 8011464:	d006      	beq.n	8011474 <mem_malloc+0x15c>
 8011466:	4b27      	ldr	r3, [pc, #156]	@ (8011504 <mem_malloc+0x1ec>)
 8011468:	f240 32b5 	movw	r2, #949	@ 0x3b5
 801146c:	4929      	ldr	r1, [pc, #164]	@ (8011514 <mem_malloc+0x1fc>)
 801146e:	4827      	ldr	r0, [pc, #156]	@ (801150c <mem_malloc+0x1f4>)
 8011470:	f00c ffb0 	bl	801e3d4 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8011474:	4821      	ldr	r0, [pc, #132]	@ (80114fc <mem_malloc+0x1e4>)
 8011476:	f00b f938 	bl	801c6ea <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801147a:	8bba      	ldrh	r2, [r7, #28]
 801147c:	697b      	ldr	r3, [r7, #20]
 801147e:	4413      	add	r3, r2
 8011480:	3308      	adds	r3, #8
 8011482:	4a23      	ldr	r2, [pc, #140]	@ (8011510 <mem_malloc+0x1f8>)
 8011484:	6812      	ldr	r2, [r2, #0]
 8011486:	4293      	cmp	r3, r2
 8011488:	d906      	bls.n	8011498 <mem_malloc+0x180>
 801148a:	4b1e      	ldr	r3, [pc, #120]	@ (8011504 <mem_malloc+0x1ec>)
 801148c:	f240 32b9 	movw	r2, #953	@ 0x3b9
 8011490:	4921      	ldr	r1, [pc, #132]	@ (8011518 <mem_malloc+0x200>)
 8011492:	481e      	ldr	r0, [pc, #120]	@ (801150c <mem_malloc+0x1f4>)
 8011494:	f00c ff9e 	bl	801e3d4 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8011498:	697b      	ldr	r3, [r7, #20]
 801149a:	f003 0303 	and.w	r3, r3, #3
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d006      	beq.n	80114b0 <mem_malloc+0x198>
 80114a2:	4b18      	ldr	r3, [pc, #96]	@ (8011504 <mem_malloc+0x1ec>)
 80114a4:	f240 32bb 	movw	r2, #955	@ 0x3bb
 80114a8:	491c      	ldr	r1, [pc, #112]	@ (801151c <mem_malloc+0x204>)
 80114aa:	4818      	ldr	r0, [pc, #96]	@ (801150c <mem_malloc+0x1f4>)
 80114ac:	f00c ff92 	bl	801e3d4 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80114b0:	697b      	ldr	r3, [r7, #20]
 80114b2:	f003 0303 	and.w	r3, r3, #3
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	d006      	beq.n	80114c8 <mem_malloc+0x1b0>
 80114ba:	4b12      	ldr	r3, [pc, #72]	@ (8011504 <mem_malloc+0x1ec>)
 80114bc:	f240 32bd 	movw	r2, #957	@ 0x3bd
 80114c0:	4917      	ldr	r1, [pc, #92]	@ (8011520 <mem_malloc+0x208>)
 80114c2:	4812      	ldr	r0, [pc, #72]	@ (801150c <mem_malloc+0x1f4>)
 80114c4:	f00c ff86 	bl	801e3d4 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 80114c8:	697b      	ldr	r3, [r7, #20]
 80114ca:	3308      	adds	r3, #8
 80114cc:	e011      	b.n	80114f2 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 80114ce:	8bfb      	ldrh	r3, [r7, #30]
 80114d0:	4618      	mov	r0, r3
 80114d2:	f7ff fc37 	bl	8010d44 <ptr_to_mem>
 80114d6:	4603      	mov	r3, r0
 80114d8:	881b      	ldrh	r3, [r3, #0]
 80114da:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80114dc:	8bfa      	ldrh	r2, [r7, #30]
 80114de:	8bbb      	ldrh	r3, [r7, #28]
 80114e0:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 80114e4:	429a      	cmp	r2, r3
 80114e6:	f4ff af41 	bcc.w	801136c <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 80114ea:	4804      	ldr	r0, [pc, #16]	@ (80114fc <mem_malloc+0x1e4>)
 80114ec:	f00b f8fd 	bl	801c6ea <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 80114f0:	2300      	movs	r3, #0
}
 80114f2:	4618      	mov	r0, r3
 80114f4:	3720      	adds	r7, #32
 80114f6:	46bd      	mov	sp, r7
 80114f8:	bd80      	pop	{r7, pc}
 80114fa:	bf00      	nop
 80114fc:	2000c1e0 	.word	0x2000c1e0
 8011500:	2000c1e4 	.word	0x2000c1e4
 8011504:	08022198 	.word	0x08022198
 8011508:	0802235c 	.word	0x0802235c
 801150c:	080221e0 	.word	0x080221e0
 8011510:	2000c1dc 	.word	0x2000c1dc
 8011514:	08022370 	.word	0x08022370
 8011518:	0802238c 	.word	0x0802238c
 801151c:	080223bc 	.word	0x080223bc
 8011520:	080223ec 	.word	0x080223ec

08011524 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8011524:	b480      	push	{r7}
 8011526:	b085      	sub	sp, #20
 8011528:	af00      	add	r7, sp, #0
 801152a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	689b      	ldr	r3, [r3, #8]
 8011530:	2200      	movs	r2, #0
 8011532:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	685b      	ldr	r3, [r3, #4]
 8011538:	3303      	adds	r3, #3
 801153a:	f023 0303 	bic.w	r3, r3, #3
 801153e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8011540:	2300      	movs	r3, #0
 8011542:	60fb      	str	r3, [r7, #12]
 8011544:	e011      	b.n	801156a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	689b      	ldr	r3, [r3, #8]
 801154a:	681a      	ldr	r2, [r3, #0]
 801154c:	68bb      	ldr	r3, [r7, #8]
 801154e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	689b      	ldr	r3, [r3, #8]
 8011554:	68ba      	ldr	r2, [r7, #8]
 8011556:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	881b      	ldrh	r3, [r3, #0]
 801155c:	461a      	mov	r2, r3
 801155e:	68bb      	ldr	r3, [r7, #8]
 8011560:	4413      	add	r3, r2
 8011562:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8011564:	68fb      	ldr	r3, [r7, #12]
 8011566:	3301      	adds	r3, #1
 8011568:	60fb      	str	r3, [r7, #12]
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	885b      	ldrh	r3, [r3, #2]
 801156e:	461a      	mov	r2, r3
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	4293      	cmp	r3, r2
 8011574:	dbe7      	blt.n	8011546 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8011576:	bf00      	nop
 8011578:	bf00      	nop
 801157a:	3714      	adds	r7, #20
 801157c:	46bd      	mov	sp, r7
 801157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011582:	4770      	bx	lr

08011584 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8011584:	b580      	push	{r7, lr}
 8011586:	b082      	sub	sp, #8
 8011588:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801158a:	2300      	movs	r3, #0
 801158c:	80fb      	strh	r3, [r7, #6]
 801158e:	e009      	b.n	80115a4 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8011590:	88fb      	ldrh	r3, [r7, #6]
 8011592:	4a08      	ldr	r2, [pc, #32]	@ (80115b4 <memp_init+0x30>)
 8011594:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011598:	4618      	mov	r0, r3
 801159a:	f7ff ffc3 	bl	8011524 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801159e:	88fb      	ldrh	r3, [r7, #6]
 80115a0:	3301      	adds	r3, #1
 80115a2:	80fb      	strh	r3, [r7, #6]
 80115a4:	88fb      	ldrh	r3, [r7, #6]
 80115a6:	2b0d      	cmp	r3, #13
 80115a8:	d9f2      	bls.n	8011590 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 80115aa:	bf00      	nop
 80115ac:	bf00      	nop
 80115ae:	3708      	adds	r7, #8
 80115b0:	46bd      	mov	sp, r7
 80115b2:	bd80      	pop	{r7, pc}
 80115b4:	08024d28 	.word	0x08024d28

080115b8 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80115b8:	b580      	push	{r7, lr}
 80115ba:	b084      	sub	sp, #16
 80115bc:	af00      	add	r7, sp, #0
 80115be:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 80115c0:	f00b f8c6 	bl	801c750 <sys_arch_protect>
 80115c4:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	689b      	ldr	r3, [r3, #8]
 80115ca:	681b      	ldr	r3, [r3, #0]
 80115cc:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80115ce:	68bb      	ldr	r3, [r7, #8]
 80115d0:	2b00      	cmp	r3, #0
 80115d2:	d015      	beq.n	8011600 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	689b      	ldr	r3, [r3, #8]
 80115d8:	68ba      	ldr	r2, [r7, #8]
 80115da:	6812      	ldr	r2, [r2, #0]
 80115dc:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 80115de:	68bb      	ldr	r3, [r7, #8]
 80115e0:	f003 0303 	and.w	r3, r3, #3
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d006      	beq.n	80115f6 <do_memp_malloc_pool+0x3e>
 80115e8:	4b09      	ldr	r3, [pc, #36]	@ (8011610 <do_memp_malloc_pool+0x58>)
 80115ea:	f44f 728c 	mov.w	r2, #280	@ 0x118
 80115ee:	4909      	ldr	r1, [pc, #36]	@ (8011614 <do_memp_malloc_pool+0x5c>)
 80115f0:	4809      	ldr	r0, [pc, #36]	@ (8011618 <do_memp_malloc_pool+0x60>)
 80115f2:	f00c feef 	bl	801e3d4 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 80115f6:	68f8      	ldr	r0, [r7, #12]
 80115f8:	f00b f8b8 	bl	801c76c <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 80115fc:	68bb      	ldr	r3, [r7, #8]
 80115fe:	e003      	b.n	8011608 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8011600:	68f8      	ldr	r0, [r7, #12]
 8011602:	f00b f8b3 	bl	801c76c <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8011606:	2300      	movs	r3, #0
}
 8011608:	4618      	mov	r0, r3
 801160a:	3710      	adds	r7, #16
 801160c:	46bd      	mov	sp, r7
 801160e:	bd80      	pop	{r7, pc}
 8011610:	08022410 	.word	0x08022410
 8011614:	08022440 	.word	0x08022440
 8011618:	08022464 	.word	0x08022464

0801161c <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 801161c:	b580      	push	{r7, lr}
 801161e:	b082      	sub	sp, #8
 8011620:	af00      	add	r7, sp, #0
 8011622:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	2b00      	cmp	r3, #0
 8011628:	d106      	bne.n	8011638 <memp_malloc_pool+0x1c>
 801162a:	4b0a      	ldr	r3, [pc, #40]	@ (8011654 <memp_malloc_pool+0x38>)
 801162c:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8011630:	4909      	ldr	r1, [pc, #36]	@ (8011658 <memp_malloc_pool+0x3c>)
 8011632:	480a      	ldr	r0, [pc, #40]	@ (801165c <memp_malloc_pool+0x40>)
 8011634:	f00c fece 	bl	801e3d4 <iprintf>
  if (desc == NULL) {
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	2b00      	cmp	r3, #0
 801163c:	d101      	bne.n	8011642 <memp_malloc_pool+0x26>
    return NULL;
 801163e:	2300      	movs	r3, #0
 8011640:	e003      	b.n	801164a <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8011642:	6878      	ldr	r0, [r7, #4]
 8011644:	f7ff ffb8 	bl	80115b8 <do_memp_malloc_pool>
 8011648:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 801164a:	4618      	mov	r0, r3
 801164c:	3708      	adds	r7, #8
 801164e:	46bd      	mov	sp, r7
 8011650:	bd80      	pop	{r7, pc}
 8011652:	bf00      	nop
 8011654:	08022410 	.word	0x08022410
 8011658:	0802248c 	.word	0x0802248c
 801165c:	08022464 	.word	0x08022464

08011660 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8011660:	b580      	push	{r7, lr}
 8011662:	b084      	sub	sp, #16
 8011664:	af00      	add	r7, sp, #0
 8011666:	4603      	mov	r3, r0
 8011668:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801166a:	79fb      	ldrb	r3, [r7, #7]
 801166c:	2b0d      	cmp	r3, #13
 801166e:	d908      	bls.n	8011682 <memp_malloc+0x22>
 8011670:	4b0a      	ldr	r3, [pc, #40]	@ (801169c <memp_malloc+0x3c>)
 8011672:	f240 1257 	movw	r2, #343	@ 0x157
 8011676:	490a      	ldr	r1, [pc, #40]	@ (80116a0 <memp_malloc+0x40>)
 8011678:	480a      	ldr	r0, [pc, #40]	@ (80116a4 <memp_malloc+0x44>)
 801167a:	f00c feab 	bl	801e3d4 <iprintf>
 801167e:	2300      	movs	r3, #0
 8011680:	e008      	b.n	8011694 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8011682:	79fb      	ldrb	r3, [r7, #7]
 8011684:	4a08      	ldr	r2, [pc, #32]	@ (80116a8 <memp_malloc+0x48>)
 8011686:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801168a:	4618      	mov	r0, r3
 801168c:	f7ff ff94 	bl	80115b8 <do_memp_malloc_pool>
 8011690:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8011692:	68fb      	ldr	r3, [r7, #12]
}
 8011694:	4618      	mov	r0, r3
 8011696:	3710      	adds	r7, #16
 8011698:	46bd      	mov	sp, r7
 801169a:	bd80      	pop	{r7, pc}
 801169c:	08022410 	.word	0x08022410
 80116a0:	080224a0 	.word	0x080224a0
 80116a4:	08022464 	.word	0x08022464
 80116a8:	08024d28 	.word	0x08024d28

080116ac <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80116ac:	b580      	push	{r7, lr}
 80116ae:	b084      	sub	sp, #16
 80116b0:	af00      	add	r7, sp, #0
 80116b2:	6078      	str	r0, [r7, #4]
 80116b4:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80116b6:	683b      	ldr	r3, [r7, #0]
 80116b8:	f003 0303 	and.w	r3, r3, #3
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d006      	beq.n	80116ce <do_memp_free_pool+0x22>
 80116c0:	4b0d      	ldr	r3, [pc, #52]	@ (80116f8 <do_memp_free_pool+0x4c>)
 80116c2:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 80116c6:	490d      	ldr	r1, [pc, #52]	@ (80116fc <do_memp_free_pool+0x50>)
 80116c8:	480d      	ldr	r0, [pc, #52]	@ (8011700 <do_memp_free_pool+0x54>)
 80116ca:	f00c fe83 	bl	801e3d4 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 80116ce:	683b      	ldr	r3, [r7, #0]
 80116d0:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 80116d2:	f00b f83d 	bl	801c750 <sys_arch_protect>
 80116d6:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	689b      	ldr	r3, [r3, #8]
 80116dc:	681a      	ldr	r2, [r3, #0]
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	689b      	ldr	r3, [r3, #8]
 80116e6:	68fa      	ldr	r2, [r7, #12]
 80116e8:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 80116ea:	68b8      	ldr	r0, [r7, #8]
 80116ec:	f00b f83e 	bl	801c76c <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 80116f0:	bf00      	nop
 80116f2:	3710      	adds	r7, #16
 80116f4:	46bd      	mov	sp, r7
 80116f6:	bd80      	pop	{r7, pc}
 80116f8:	08022410 	.word	0x08022410
 80116fc:	080224c0 	.word	0x080224c0
 8011700:	08022464 	.word	0x08022464

08011704 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8011704:	b580      	push	{r7, lr}
 8011706:	b082      	sub	sp, #8
 8011708:	af00      	add	r7, sp, #0
 801170a:	6078      	str	r0, [r7, #4]
 801170c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 801170e:	687b      	ldr	r3, [r7, #4]
 8011710:	2b00      	cmp	r3, #0
 8011712:	d106      	bne.n	8011722 <memp_free_pool+0x1e>
 8011714:	4b0a      	ldr	r3, [pc, #40]	@ (8011740 <memp_free_pool+0x3c>)
 8011716:	f240 1295 	movw	r2, #405	@ 0x195
 801171a:	490a      	ldr	r1, [pc, #40]	@ (8011744 <memp_free_pool+0x40>)
 801171c:	480a      	ldr	r0, [pc, #40]	@ (8011748 <memp_free_pool+0x44>)
 801171e:	f00c fe59 	bl	801e3d4 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	2b00      	cmp	r3, #0
 8011726:	d007      	beq.n	8011738 <memp_free_pool+0x34>
 8011728:	683b      	ldr	r3, [r7, #0]
 801172a:	2b00      	cmp	r3, #0
 801172c:	d004      	beq.n	8011738 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 801172e:	6839      	ldr	r1, [r7, #0]
 8011730:	6878      	ldr	r0, [r7, #4]
 8011732:	f7ff ffbb 	bl	80116ac <do_memp_free_pool>
 8011736:	e000      	b.n	801173a <memp_free_pool+0x36>
    return;
 8011738:	bf00      	nop
}
 801173a:	3708      	adds	r7, #8
 801173c:	46bd      	mov	sp, r7
 801173e:	bd80      	pop	{r7, pc}
 8011740:	08022410 	.word	0x08022410
 8011744:	0802248c 	.word	0x0802248c
 8011748:	08022464 	.word	0x08022464

0801174c <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 801174c:	b580      	push	{r7, lr}
 801174e:	b082      	sub	sp, #8
 8011750:	af00      	add	r7, sp, #0
 8011752:	4603      	mov	r3, r0
 8011754:	6039      	str	r1, [r7, #0]
 8011756:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8011758:	79fb      	ldrb	r3, [r7, #7]
 801175a:	2b0d      	cmp	r3, #13
 801175c:	d907      	bls.n	801176e <memp_free+0x22>
 801175e:	4b0c      	ldr	r3, [pc, #48]	@ (8011790 <memp_free+0x44>)
 8011760:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8011764:	490b      	ldr	r1, [pc, #44]	@ (8011794 <memp_free+0x48>)
 8011766:	480c      	ldr	r0, [pc, #48]	@ (8011798 <memp_free+0x4c>)
 8011768:	f00c fe34 	bl	801e3d4 <iprintf>
 801176c:	e00c      	b.n	8011788 <memp_free+0x3c>

  if (mem == NULL) {
 801176e:	683b      	ldr	r3, [r7, #0]
 8011770:	2b00      	cmp	r3, #0
 8011772:	d008      	beq.n	8011786 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8011774:	79fb      	ldrb	r3, [r7, #7]
 8011776:	4a09      	ldr	r2, [pc, #36]	@ (801179c <memp_free+0x50>)
 8011778:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801177c:	6839      	ldr	r1, [r7, #0]
 801177e:	4618      	mov	r0, r3
 8011780:	f7ff ff94 	bl	80116ac <do_memp_free_pool>
 8011784:	e000      	b.n	8011788 <memp_free+0x3c>
    return;
 8011786:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8011788:	3708      	adds	r7, #8
 801178a:	46bd      	mov	sp, r7
 801178c:	bd80      	pop	{r7, pc}
 801178e:	bf00      	nop
 8011790:	08022410 	.word	0x08022410
 8011794:	080224e0 	.word	0x080224e0
 8011798:	08022464 	.word	0x08022464
 801179c:	08024d28 	.word	0x08024d28

080117a0 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80117a0:	b480      	push	{r7}
 80117a2:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80117a4:	bf00      	nop
 80117a6:	46bd      	mov	sp, r7
 80117a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117ac:	4770      	bx	lr
	...

080117b0 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80117b0:	b580      	push	{r7, lr}
 80117b2:	b086      	sub	sp, #24
 80117b4:	af00      	add	r7, sp, #0
 80117b6:	60f8      	str	r0, [r7, #12]
 80117b8:	60b9      	str	r1, [r7, #8]
 80117ba:	607a      	str	r2, [r7, #4]
 80117bc:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80117be:	68fb      	ldr	r3, [r7, #12]
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d108      	bne.n	80117d6 <netif_add+0x26>
 80117c4:	4b57      	ldr	r3, [pc, #348]	@ (8011924 <netif_add+0x174>)
 80117c6:	f240 1227 	movw	r2, #295	@ 0x127
 80117ca:	4957      	ldr	r1, [pc, #348]	@ (8011928 <netif_add+0x178>)
 80117cc:	4857      	ldr	r0, [pc, #348]	@ (801192c <netif_add+0x17c>)
 80117ce:	f00c fe01 	bl	801e3d4 <iprintf>
 80117d2:	2300      	movs	r3, #0
 80117d4:	e0a2      	b.n	801191c <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 80117d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117d8:	2b00      	cmp	r3, #0
 80117da:	d108      	bne.n	80117ee <netif_add+0x3e>
 80117dc:	4b51      	ldr	r3, [pc, #324]	@ (8011924 <netif_add+0x174>)
 80117de:	f44f 7294 	mov.w	r2, #296	@ 0x128
 80117e2:	4953      	ldr	r1, [pc, #332]	@ (8011930 <netif_add+0x180>)
 80117e4:	4851      	ldr	r0, [pc, #324]	@ (801192c <netif_add+0x17c>)
 80117e6:	f00c fdf5 	bl	801e3d4 <iprintf>
 80117ea:	2300      	movs	r3, #0
 80117ec:	e096      	b.n	801191c <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 80117ee:	68bb      	ldr	r3, [r7, #8]
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d101      	bne.n	80117f8 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 80117f4:	4b4f      	ldr	r3, [pc, #316]	@ (8011934 <netif_add+0x184>)
 80117f6:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	d101      	bne.n	8011802 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 80117fe:	4b4d      	ldr	r3, [pc, #308]	@ (8011934 <netif_add+0x184>)
 8011800:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8011802:	683b      	ldr	r3, [r7, #0]
 8011804:	2b00      	cmp	r3, #0
 8011806:	d101      	bne.n	801180c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8011808:	4b4a      	ldr	r3, [pc, #296]	@ (8011934 <netif_add+0x184>)
 801180a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 801180c:	68fb      	ldr	r3, [r7, #12]
 801180e:	2200      	movs	r2, #0
 8011810:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8011812:	68fb      	ldr	r3, [r7, #12]
 8011814:	2200      	movs	r2, #0
 8011816:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8011818:	68fb      	ldr	r3, [r7, #12]
 801181a:	2200      	movs	r2, #0
 801181c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 801181e:	68fb      	ldr	r3, [r7, #12]
 8011820:	4a45      	ldr	r2, [pc, #276]	@ (8011938 <netif_add+0x188>)
 8011822:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	2200      	movs	r2, #0
 8011828:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 801182a:	68fb      	ldr	r3, [r7, #12]
 801182c:	2200      	movs	r2, #0
 801182e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8011832:	68fb      	ldr	r3, [r7, #12]
 8011834:	2200      	movs	r2, #0
 8011836:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8011838:	68fb      	ldr	r3, [r7, #12]
 801183a:	6a3a      	ldr	r2, [r7, #32]
 801183c:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 801183e:	4b3f      	ldr	r3, [pc, #252]	@ (801193c <netif_add+0x18c>)
 8011840:	781a      	ldrb	r2, [r3, #0]
 8011842:	68fb      	ldr	r3, [r7, #12]
 8011844:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8011848:	68fb      	ldr	r3, [r7, #12]
 801184a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801184c:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801184e:	683b      	ldr	r3, [r7, #0]
 8011850:	687a      	ldr	r2, [r7, #4]
 8011852:	68b9      	ldr	r1, [r7, #8]
 8011854:	68f8      	ldr	r0, [r7, #12]
 8011856:	f000 f917 	bl	8011a88 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 801185a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801185c:	68f8      	ldr	r0, [r7, #12]
 801185e:	4798      	blx	r3
 8011860:	4603      	mov	r3, r0
 8011862:	2b00      	cmp	r3, #0
 8011864:	d001      	beq.n	801186a <netif_add+0xba>
    return NULL;
 8011866:	2300      	movs	r3, #0
 8011868:	e058      	b.n	801191c <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 801186a:	68fb      	ldr	r3, [r7, #12]
 801186c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011870:	2bff      	cmp	r3, #255	@ 0xff
 8011872:	d103      	bne.n	801187c <netif_add+0xcc>
        netif->num = 0;
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	2200      	movs	r2, #0
 8011878:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 801187c:	2300      	movs	r3, #0
 801187e:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8011880:	4b2f      	ldr	r3, [pc, #188]	@ (8011940 <netif_add+0x190>)
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	617b      	str	r3, [r7, #20]
 8011886:	e02b      	b.n	80118e0 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8011888:	697a      	ldr	r2, [r7, #20]
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	429a      	cmp	r2, r3
 801188e:	d106      	bne.n	801189e <netif_add+0xee>
 8011890:	4b24      	ldr	r3, [pc, #144]	@ (8011924 <netif_add+0x174>)
 8011892:	f240 128b 	movw	r2, #395	@ 0x18b
 8011896:	492b      	ldr	r1, [pc, #172]	@ (8011944 <netif_add+0x194>)
 8011898:	4824      	ldr	r0, [pc, #144]	@ (801192c <netif_add+0x17c>)
 801189a:	f00c fd9b 	bl	801e3d4 <iprintf>
        num_netifs++;
 801189e:	693b      	ldr	r3, [r7, #16]
 80118a0:	3301      	adds	r3, #1
 80118a2:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80118a4:	693b      	ldr	r3, [r7, #16]
 80118a6:	2bff      	cmp	r3, #255	@ 0xff
 80118a8:	dd06      	ble.n	80118b8 <netif_add+0x108>
 80118aa:	4b1e      	ldr	r3, [pc, #120]	@ (8011924 <netif_add+0x174>)
 80118ac:	f240 128d 	movw	r2, #397	@ 0x18d
 80118b0:	4925      	ldr	r1, [pc, #148]	@ (8011948 <netif_add+0x198>)
 80118b2:	481e      	ldr	r0, [pc, #120]	@ (801192c <netif_add+0x17c>)
 80118b4:	f00c fd8e 	bl	801e3d4 <iprintf>
        if (netif2->num == netif->num) {
 80118b8:	697b      	ldr	r3, [r7, #20]
 80118ba:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80118c4:	429a      	cmp	r2, r3
 80118c6:	d108      	bne.n	80118da <netif_add+0x12a>
          netif->num++;
 80118c8:	68fb      	ldr	r3, [r7, #12]
 80118ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80118ce:	3301      	adds	r3, #1
 80118d0:	b2da      	uxtb	r2, r3
 80118d2:	68fb      	ldr	r3, [r7, #12]
 80118d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 80118d8:	e005      	b.n	80118e6 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80118da:	697b      	ldr	r3, [r7, #20]
 80118dc:	681b      	ldr	r3, [r3, #0]
 80118de:	617b      	str	r3, [r7, #20]
 80118e0:	697b      	ldr	r3, [r7, #20]
 80118e2:	2b00      	cmp	r3, #0
 80118e4:	d1d0      	bne.n	8011888 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 80118e6:	697b      	ldr	r3, [r7, #20]
 80118e8:	2b00      	cmp	r3, #0
 80118ea:	d1be      	bne.n	801186a <netif_add+0xba>
  }
  if (netif->num == 254) {
 80118ec:	68fb      	ldr	r3, [r7, #12]
 80118ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80118f2:	2bfe      	cmp	r3, #254	@ 0xfe
 80118f4:	d103      	bne.n	80118fe <netif_add+0x14e>
    netif_num = 0;
 80118f6:	4b11      	ldr	r3, [pc, #68]	@ (801193c <netif_add+0x18c>)
 80118f8:	2200      	movs	r2, #0
 80118fa:	701a      	strb	r2, [r3, #0]
 80118fc:	e006      	b.n	801190c <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 80118fe:	68fb      	ldr	r3, [r7, #12]
 8011900:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011904:	3301      	adds	r3, #1
 8011906:	b2da      	uxtb	r2, r3
 8011908:	4b0c      	ldr	r3, [pc, #48]	@ (801193c <netif_add+0x18c>)
 801190a:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 801190c:	4b0c      	ldr	r3, [pc, #48]	@ (8011940 <netif_add+0x190>)
 801190e:	681a      	ldr	r2, [r3, #0]
 8011910:	68fb      	ldr	r3, [r7, #12]
 8011912:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8011914:	4a0a      	ldr	r2, [pc, #40]	@ (8011940 <netif_add+0x190>)
 8011916:	68fb      	ldr	r3, [r7, #12]
 8011918:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 801191a:	68fb      	ldr	r3, [r7, #12]
}
 801191c:	4618      	mov	r0, r3
 801191e:	3718      	adds	r7, #24
 8011920:	46bd      	mov	sp, r7
 8011922:	bd80      	pop	{r7, pc}
 8011924:	080224fc 	.word	0x080224fc
 8011928:	08022590 	.word	0x08022590
 801192c:	0802254c 	.word	0x0802254c
 8011930:	080225ac 	.word	0x080225ac
 8011934:	08024da0 	.word	0x08024da0
 8011938:	08011d63 	.word	0x08011d63
 801193c:	2000f334 	.word	0x2000f334
 8011940:	2000f32c 	.word	0x2000f32c
 8011944:	080225d0 	.word	0x080225d0
 8011948:	080225e4 	.word	0x080225e4

0801194c <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801194c:	b580      	push	{r7, lr}
 801194e:	b082      	sub	sp, #8
 8011950:	af00      	add	r7, sp, #0
 8011952:	6078      	str	r0, [r7, #4]
 8011954:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8011956:	6839      	ldr	r1, [r7, #0]
 8011958:	6878      	ldr	r0, [r7, #4]
 801195a:	f003 f97f 	bl	8014c5c <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 801195e:	6839      	ldr	r1, [r7, #0]
 8011960:	6878      	ldr	r0, [r7, #4]
 8011962:	f008 fa2f 	bl	8019dc4 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
 8011966:	6839      	ldr	r1, [r7, #0]
 8011968:	6878      	ldr	r0, [r7, #4]
 801196a:	f001 fb11 	bl	8012f90 <raw_netif_ip_addr_changed>
#endif /* LWIP_RAW */
}
 801196e:	bf00      	nop
 8011970:	3708      	adds	r7, #8
 8011972:	46bd      	mov	sp, r7
 8011974:	bd80      	pop	{r7, pc}
	...

08011978 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8011978:	b580      	push	{r7, lr}
 801197a:	b086      	sub	sp, #24
 801197c:	af00      	add	r7, sp, #0
 801197e:	60f8      	str	r0, [r7, #12]
 8011980:	60b9      	str	r1, [r7, #8]
 8011982:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8011984:	68bb      	ldr	r3, [r7, #8]
 8011986:	2b00      	cmp	r3, #0
 8011988:	d106      	bne.n	8011998 <netif_do_set_ipaddr+0x20>
 801198a:	4b1d      	ldr	r3, [pc, #116]	@ (8011a00 <netif_do_set_ipaddr+0x88>)
 801198c:	f240 12cb 	movw	r2, #459	@ 0x1cb
 8011990:	491c      	ldr	r1, [pc, #112]	@ (8011a04 <netif_do_set_ipaddr+0x8c>)
 8011992:	481d      	ldr	r0, [pc, #116]	@ (8011a08 <netif_do_set_ipaddr+0x90>)
 8011994:	f00c fd1e 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	2b00      	cmp	r3, #0
 801199c:	d106      	bne.n	80119ac <netif_do_set_ipaddr+0x34>
 801199e:	4b18      	ldr	r3, [pc, #96]	@ (8011a00 <netif_do_set_ipaddr+0x88>)
 80119a0:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 80119a4:	4917      	ldr	r1, [pc, #92]	@ (8011a04 <netif_do_set_ipaddr+0x8c>)
 80119a6:	4818      	ldr	r0, [pc, #96]	@ (8011a08 <netif_do_set_ipaddr+0x90>)
 80119a8:	f00c fd14 	bl	801e3d4 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80119ac:	68bb      	ldr	r3, [r7, #8]
 80119ae:	681a      	ldr	r2, [r3, #0]
 80119b0:	68fb      	ldr	r3, [r7, #12]
 80119b2:	3304      	adds	r3, #4
 80119b4:	681b      	ldr	r3, [r3, #0]
 80119b6:	429a      	cmp	r2, r3
 80119b8:	d01c      	beq.n	80119f4 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 80119ba:	68bb      	ldr	r3, [r7, #8]
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 80119c0:	68fb      	ldr	r3, [r7, #12]
 80119c2:	3304      	adds	r3, #4
 80119c4:	681a      	ldr	r2, [r3, #0]
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 80119ca:	f107 0314 	add.w	r3, r7, #20
 80119ce:	4619      	mov	r1, r3
 80119d0:	6878      	ldr	r0, [r7, #4]
 80119d2:	f7ff ffbb 	bl	801194c <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80119d6:	68bb      	ldr	r3, [r7, #8]
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d002      	beq.n	80119e2 <netif_do_set_ipaddr+0x6a>
 80119dc:	68bb      	ldr	r3, [r7, #8]
 80119de:	681b      	ldr	r3, [r3, #0]
 80119e0:	e000      	b.n	80119e4 <netif_do_set_ipaddr+0x6c>
 80119e2:	2300      	movs	r3, #0
 80119e4:	68fa      	ldr	r2, [r7, #12]
 80119e6:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 80119e8:	2101      	movs	r1, #1
 80119ea:	68f8      	ldr	r0, [r7, #12]
 80119ec:	f000 f8d2 	bl	8011b94 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 80119f0:	2301      	movs	r3, #1
 80119f2:	e000      	b.n	80119f6 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 80119f4:	2300      	movs	r3, #0
}
 80119f6:	4618      	mov	r0, r3
 80119f8:	3718      	adds	r7, #24
 80119fa:	46bd      	mov	sp, r7
 80119fc:	bd80      	pop	{r7, pc}
 80119fe:	bf00      	nop
 8011a00:	080224fc 	.word	0x080224fc
 8011a04:	08022614 	.word	0x08022614
 8011a08:	0802254c 	.word	0x0802254c

08011a0c <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8011a0c:	b480      	push	{r7}
 8011a0e:	b085      	sub	sp, #20
 8011a10:	af00      	add	r7, sp, #0
 8011a12:	60f8      	str	r0, [r7, #12]
 8011a14:	60b9      	str	r1, [r7, #8]
 8011a16:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8011a18:	68bb      	ldr	r3, [r7, #8]
 8011a1a:	681a      	ldr	r2, [r3, #0]
 8011a1c:	68fb      	ldr	r3, [r7, #12]
 8011a1e:	3308      	adds	r3, #8
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	429a      	cmp	r2, r3
 8011a24:	d00a      	beq.n	8011a3c <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8011a26:	68bb      	ldr	r3, [r7, #8]
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d002      	beq.n	8011a32 <netif_do_set_netmask+0x26>
 8011a2c:	68bb      	ldr	r3, [r7, #8]
 8011a2e:	681b      	ldr	r3, [r3, #0]
 8011a30:	e000      	b.n	8011a34 <netif_do_set_netmask+0x28>
 8011a32:	2300      	movs	r3, #0
 8011a34:	68fa      	ldr	r2, [r7, #12]
 8011a36:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8011a38:	2301      	movs	r3, #1
 8011a3a:	e000      	b.n	8011a3e <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8011a3c:	2300      	movs	r3, #0
}
 8011a3e:	4618      	mov	r0, r3
 8011a40:	3714      	adds	r7, #20
 8011a42:	46bd      	mov	sp, r7
 8011a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a48:	4770      	bx	lr

08011a4a <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8011a4a:	b480      	push	{r7}
 8011a4c:	b085      	sub	sp, #20
 8011a4e:	af00      	add	r7, sp, #0
 8011a50:	60f8      	str	r0, [r7, #12]
 8011a52:	60b9      	str	r1, [r7, #8]
 8011a54:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8011a56:	68bb      	ldr	r3, [r7, #8]
 8011a58:	681a      	ldr	r2, [r3, #0]
 8011a5a:	68fb      	ldr	r3, [r7, #12]
 8011a5c:	330c      	adds	r3, #12
 8011a5e:	681b      	ldr	r3, [r3, #0]
 8011a60:	429a      	cmp	r2, r3
 8011a62:	d00a      	beq.n	8011a7a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8011a64:	68bb      	ldr	r3, [r7, #8]
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	d002      	beq.n	8011a70 <netif_do_set_gw+0x26>
 8011a6a:	68bb      	ldr	r3, [r7, #8]
 8011a6c:	681b      	ldr	r3, [r3, #0]
 8011a6e:	e000      	b.n	8011a72 <netif_do_set_gw+0x28>
 8011a70:	2300      	movs	r3, #0
 8011a72:	68fa      	ldr	r2, [r7, #12]
 8011a74:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8011a76:	2301      	movs	r3, #1
 8011a78:	e000      	b.n	8011a7c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8011a7a:	2300      	movs	r3, #0
}
 8011a7c:	4618      	mov	r0, r3
 8011a7e:	3714      	adds	r7, #20
 8011a80:	46bd      	mov	sp, r7
 8011a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a86:	4770      	bx	lr

08011a88 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8011a88:	b580      	push	{r7, lr}
 8011a8a:	b088      	sub	sp, #32
 8011a8c:	af00      	add	r7, sp, #0
 8011a8e:	60f8      	str	r0, [r7, #12]
 8011a90:	60b9      	str	r1, [r7, #8]
 8011a92:	607a      	str	r2, [r7, #4]
 8011a94:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8011a96:	2300      	movs	r3, #0
 8011a98:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8011a9a:	2300      	movs	r3, #0
 8011a9c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8011a9e:	68bb      	ldr	r3, [r7, #8]
 8011aa0:	2b00      	cmp	r3, #0
 8011aa2:	d101      	bne.n	8011aa8 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8011aa4:	4b1c      	ldr	r3, [pc, #112]	@ (8011b18 <netif_set_addr+0x90>)
 8011aa6:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	2b00      	cmp	r3, #0
 8011aac:	d101      	bne.n	8011ab2 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8011aae:	4b1a      	ldr	r3, [pc, #104]	@ (8011b18 <netif_set_addr+0x90>)
 8011ab0:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8011ab2:	683b      	ldr	r3, [r7, #0]
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	d101      	bne.n	8011abc <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8011ab8:	4b17      	ldr	r3, [pc, #92]	@ (8011b18 <netif_set_addr+0x90>)
 8011aba:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8011abc:	68bb      	ldr	r3, [r7, #8]
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d003      	beq.n	8011aca <netif_set_addr+0x42>
 8011ac2:	68bb      	ldr	r3, [r7, #8]
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	d101      	bne.n	8011ace <netif_set_addr+0x46>
 8011aca:	2301      	movs	r3, #1
 8011acc:	e000      	b.n	8011ad0 <netif_set_addr+0x48>
 8011ace:	2300      	movs	r3, #0
 8011ad0:	617b      	str	r3, [r7, #20]
  if (remove) {
 8011ad2:	697b      	ldr	r3, [r7, #20]
 8011ad4:	2b00      	cmp	r3, #0
 8011ad6:	d006      	beq.n	8011ae6 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8011ad8:	f107 0310 	add.w	r3, r7, #16
 8011adc:	461a      	mov	r2, r3
 8011ade:	68b9      	ldr	r1, [r7, #8]
 8011ae0:	68f8      	ldr	r0, [r7, #12]
 8011ae2:	f7ff ff49 	bl	8011978 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8011ae6:	69fa      	ldr	r2, [r7, #28]
 8011ae8:	6879      	ldr	r1, [r7, #4]
 8011aea:	68f8      	ldr	r0, [r7, #12]
 8011aec:	f7ff ff8e 	bl	8011a0c <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8011af0:	69ba      	ldr	r2, [r7, #24]
 8011af2:	6839      	ldr	r1, [r7, #0]
 8011af4:	68f8      	ldr	r0, [r7, #12]
 8011af6:	f7ff ffa8 	bl	8011a4a <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8011afa:	697b      	ldr	r3, [r7, #20]
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d106      	bne.n	8011b0e <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8011b00:	f107 0310 	add.w	r3, r7, #16
 8011b04:	461a      	mov	r2, r3
 8011b06:	68b9      	ldr	r1, [r7, #8]
 8011b08:	68f8      	ldr	r0, [r7, #12]
 8011b0a:	f7ff ff35 	bl	8011978 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8011b0e:	bf00      	nop
 8011b10:	3720      	adds	r7, #32
 8011b12:	46bd      	mov	sp, r7
 8011b14:	bd80      	pop	{r7, pc}
 8011b16:	bf00      	nop
 8011b18:	08024da0 	.word	0x08024da0

08011b1c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8011b1c:	b480      	push	{r7}
 8011b1e:	b083      	sub	sp, #12
 8011b20:	af00      	add	r7, sp, #0
 8011b22:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8011b24:	4a04      	ldr	r2, [pc, #16]	@ (8011b38 <netif_set_default+0x1c>)
 8011b26:	687b      	ldr	r3, [r7, #4]
 8011b28:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8011b2a:	bf00      	nop
 8011b2c:	370c      	adds	r7, #12
 8011b2e:	46bd      	mov	sp, r7
 8011b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b34:	4770      	bx	lr
 8011b36:	bf00      	nop
 8011b38:	2000f330 	.word	0x2000f330

08011b3c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8011b3c:	b580      	push	{r7, lr}
 8011b3e:	b082      	sub	sp, #8
 8011b40:	af00      	add	r7, sp, #0
 8011b42:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d107      	bne.n	8011b5a <netif_set_up+0x1e>
 8011b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8011b88 <netif_set_up+0x4c>)
 8011b4c:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8011b50:	490e      	ldr	r1, [pc, #56]	@ (8011b8c <netif_set_up+0x50>)
 8011b52:	480f      	ldr	r0, [pc, #60]	@ (8011b90 <netif_set_up+0x54>)
 8011b54:	f00c fc3e 	bl	801e3d4 <iprintf>
 8011b58:	e013      	b.n	8011b82 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011b60:	f003 0301 	and.w	r3, r3, #1
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d10c      	bne.n	8011b82 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011b6e:	f043 0301 	orr.w	r3, r3, #1
 8011b72:	b2da      	uxtb	r2, r3
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8011b7a:	2103      	movs	r1, #3
 8011b7c:	6878      	ldr	r0, [r7, #4]
 8011b7e:	f000 f809 	bl	8011b94 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8011b82:	3708      	adds	r7, #8
 8011b84:	46bd      	mov	sp, r7
 8011b86:	bd80      	pop	{r7, pc}
 8011b88:	080224fc 	.word	0x080224fc
 8011b8c:	08022684 	.word	0x08022684
 8011b90:	0802254c 	.word	0x0802254c

08011b94 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8011b94:	b580      	push	{r7, lr}
 8011b96:	b082      	sub	sp, #8
 8011b98:	af00      	add	r7, sp, #0
 8011b9a:	6078      	str	r0, [r7, #4]
 8011b9c:	460b      	mov	r3, r1
 8011b9e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	2b00      	cmp	r3, #0
 8011ba4:	d106      	bne.n	8011bb4 <netif_issue_reports+0x20>
 8011ba6:	4b18      	ldr	r3, [pc, #96]	@ (8011c08 <netif_issue_reports+0x74>)
 8011ba8:	f240 326d 	movw	r2, #877	@ 0x36d
 8011bac:	4917      	ldr	r1, [pc, #92]	@ (8011c0c <netif_issue_reports+0x78>)
 8011bae:	4818      	ldr	r0, [pc, #96]	@ (8011c10 <netif_issue_reports+0x7c>)
 8011bb0:	f00c fc10 	bl	801e3d4 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011bba:	f003 0304 	and.w	r3, r3, #4
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d01e      	beq.n	8011c00 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011bc8:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d017      	beq.n	8011c00 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8011bd0:	78fb      	ldrb	r3, [r7, #3]
 8011bd2:	f003 0301 	and.w	r3, r3, #1
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	d013      	beq.n	8011c02 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	3304      	adds	r3, #4
 8011bde:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8011be0:	2b00      	cmp	r3, #0
 8011be2:	d00e      	beq.n	8011c02 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011bea:	f003 0308 	and.w	r3, r3, #8
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d007      	beq.n	8011c02 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	3304      	adds	r3, #4
 8011bf6:	4619      	mov	r1, r3
 8011bf8:	6878      	ldr	r0, [r7, #4]
 8011bfa:	f009 f84d 	bl	801ac98 <etharp_request>
 8011bfe:	e000      	b.n	8011c02 <netif_issue_reports+0x6e>
    return;
 8011c00:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8011c02:	3708      	adds	r7, #8
 8011c04:	46bd      	mov	sp, r7
 8011c06:	bd80      	pop	{r7, pc}
 8011c08:	080224fc 	.word	0x080224fc
 8011c0c:	080226a0 	.word	0x080226a0
 8011c10:	0802254c 	.word	0x0802254c

08011c14 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8011c14:	b580      	push	{r7, lr}
 8011c16:	b082      	sub	sp, #8
 8011c18:	af00      	add	r7, sp, #0
 8011c1a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	d107      	bne.n	8011c32 <netif_set_down+0x1e>
 8011c22:	4b12      	ldr	r3, [pc, #72]	@ (8011c6c <netif_set_down+0x58>)
 8011c24:	f240 329b 	movw	r2, #923	@ 0x39b
 8011c28:	4911      	ldr	r1, [pc, #68]	@ (8011c70 <netif_set_down+0x5c>)
 8011c2a:	4812      	ldr	r0, [pc, #72]	@ (8011c74 <netif_set_down+0x60>)
 8011c2c:	f00c fbd2 	bl	801e3d4 <iprintf>
 8011c30:	e019      	b.n	8011c66 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8011c32:	687b      	ldr	r3, [r7, #4]
 8011c34:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011c38:	f003 0301 	and.w	r3, r3, #1
 8011c3c:	2b00      	cmp	r3, #0
 8011c3e:	d012      	beq.n	8011c66 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011c46:	f023 0301 	bic.w	r3, r3, #1
 8011c4a:	b2da      	uxtb	r2, r3
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011c58:	f003 0308 	and.w	r3, r3, #8
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	d002      	beq.n	8011c66 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8011c60:	6878      	ldr	r0, [r7, #4]
 8011c62:	f008 fbd7 	bl	801a414 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8011c66:	3708      	adds	r7, #8
 8011c68:	46bd      	mov	sp, r7
 8011c6a:	bd80      	pop	{r7, pc}
 8011c6c:	080224fc 	.word	0x080224fc
 8011c70:	080226c4 	.word	0x080226c4
 8011c74:	0802254c 	.word	0x0802254c

08011c78 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8011c78:	b580      	push	{r7, lr}
 8011c7a:	b082      	sub	sp, #8
 8011c7c:	af00      	add	r7, sp, #0
 8011c7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	2b00      	cmp	r3, #0
 8011c84:	d107      	bne.n	8011c96 <netif_set_link_up+0x1e>
 8011c86:	4b13      	ldr	r3, [pc, #76]	@ (8011cd4 <netif_set_link_up+0x5c>)
 8011c88:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8011c8c:	4912      	ldr	r1, [pc, #72]	@ (8011cd8 <netif_set_link_up+0x60>)
 8011c8e:	4813      	ldr	r0, [pc, #76]	@ (8011cdc <netif_set_link_up+0x64>)
 8011c90:	f00c fba0 	bl	801e3d4 <iprintf>
 8011c94:	e01b      	b.n	8011cce <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011c9c:	f003 0304 	and.w	r3, r3, #4
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d114      	bne.n	8011cce <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8011ca4:	687b      	ldr	r3, [r7, #4]
 8011ca6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011caa:	f043 0304 	orr.w	r3, r3, #4
 8011cae:	b2da      	uxtb	r2, r3
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8011cb6:	2103      	movs	r1, #3
 8011cb8:	6878      	ldr	r0, [r7, #4]
 8011cba:	f7ff ff6b 	bl	8011b94 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	69db      	ldr	r3, [r3, #28]
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d003      	beq.n	8011cce <netif_set_link_up+0x56>
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	69db      	ldr	r3, [r3, #28]
 8011cca:	6878      	ldr	r0, [r7, #4]
 8011ccc:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8011cce:	3708      	adds	r7, #8
 8011cd0:	46bd      	mov	sp, r7
 8011cd2:	bd80      	pop	{r7, pc}
 8011cd4:	080224fc 	.word	0x080224fc
 8011cd8:	080226e4 	.word	0x080226e4
 8011cdc:	0802254c 	.word	0x0802254c

08011ce0 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8011ce0:	b580      	push	{r7, lr}
 8011ce2:	b082      	sub	sp, #8
 8011ce4:	af00      	add	r7, sp, #0
 8011ce6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	d107      	bne.n	8011cfe <netif_set_link_down+0x1e>
 8011cee:	4b11      	ldr	r3, [pc, #68]	@ (8011d34 <netif_set_link_down+0x54>)
 8011cf0:	f240 4206 	movw	r2, #1030	@ 0x406
 8011cf4:	4910      	ldr	r1, [pc, #64]	@ (8011d38 <netif_set_link_down+0x58>)
 8011cf6:	4811      	ldr	r0, [pc, #68]	@ (8011d3c <netif_set_link_down+0x5c>)
 8011cf8:	f00c fb6c 	bl	801e3d4 <iprintf>
 8011cfc:	e017      	b.n	8011d2e <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011d04:	f003 0304 	and.w	r3, r3, #4
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d010      	beq.n	8011d2e <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011d12:	f023 0304 	bic.w	r3, r3, #4
 8011d16:	b2da      	uxtb	r2, r3
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	69db      	ldr	r3, [r3, #28]
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d003      	beq.n	8011d2e <netif_set_link_down+0x4e>
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	69db      	ldr	r3, [r3, #28]
 8011d2a:	6878      	ldr	r0, [r7, #4]
 8011d2c:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8011d2e:	3708      	adds	r7, #8
 8011d30:	46bd      	mov	sp, r7
 8011d32:	bd80      	pop	{r7, pc}
 8011d34:	080224fc 	.word	0x080224fc
 8011d38:	08022708 	.word	0x08022708
 8011d3c:	0802254c 	.word	0x0802254c

08011d40 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8011d40:	b480      	push	{r7}
 8011d42:	b083      	sub	sp, #12
 8011d44:	af00      	add	r7, sp, #0
 8011d46:	6078      	str	r0, [r7, #4]
 8011d48:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d002      	beq.n	8011d56 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	683a      	ldr	r2, [r7, #0]
 8011d54:	61da      	str	r2, [r3, #28]
  }
}
 8011d56:	bf00      	nop
 8011d58:	370c      	adds	r7, #12
 8011d5a:	46bd      	mov	sp, r7
 8011d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d60:	4770      	bx	lr

08011d62 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8011d62:	b480      	push	{r7}
 8011d64:	b085      	sub	sp, #20
 8011d66:	af00      	add	r7, sp, #0
 8011d68:	60f8      	str	r0, [r7, #12]
 8011d6a:	60b9      	str	r1, [r7, #8]
 8011d6c:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8011d6e:	f06f 030b 	mvn.w	r3, #11
}
 8011d72:	4618      	mov	r0, r3
 8011d74:	3714      	adds	r7, #20
 8011d76:	46bd      	mov	sp, r7
 8011d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d7c:	4770      	bx	lr
	...

08011d80 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8011d80:	b480      	push	{r7}
 8011d82:	b085      	sub	sp, #20
 8011d84:	af00      	add	r7, sp, #0
 8011d86:	4603      	mov	r3, r0
 8011d88:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8011d8a:	79fb      	ldrb	r3, [r7, #7]
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	d013      	beq.n	8011db8 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8011d90:	4b0d      	ldr	r3, [pc, #52]	@ (8011dc8 <netif_get_by_index+0x48>)
 8011d92:	681b      	ldr	r3, [r3, #0]
 8011d94:	60fb      	str	r3, [r7, #12]
 8011d96:	e00c      	b.n	8011db2 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8011d98:	68fb      	ldr	r3, [r7, #12]
 8011d9a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011d9e:	3301      	adds	r3, #1
 8011da0:	b2db      	uxtb	r3, r3
 8011da2:	79fa      	ldrb	r2, [r7, #7]
 8011da4:	429a      	cmp	r2, r3
 8011da6:	d101      	bne.n	8011dac <netif_get_by_index+0x2c>
        return netif; /* found! */
 8011da8:	68fb      	ldr	r3, [r7, #12]
 8011daa:	e006      	b.n	8011dba <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8011dac:	68fb      	ldr	r3, [r7, #12]
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	60fb      	str	r3, [r7, #12]
 8011db2:	68fb      	ldr	r3, [r7, #12]
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	d1ef      	bne.n	8011d98 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8011db8:	2300      	movs	r3, #0
}
 8011dba:	4618      	mov	r0, r3
 8011dbc:	3714      	adds	r7, #20
 8011dbe:	46bd      	mov	sp, r7
 8011dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dc4:	4770      	bx	lr
 8011dc6:	bf00      	nop
 8011dc8:	2000f32c 	.word	0x2000f32c

08011dcc <netif_find>:
 * @param name the name of the netif (like netif->name) plus concatenated number
 * in ascii representation (e.g. 'en0')
 */
struct netif *
netif_find(const char *name)
{
 8011dcc:	b580      	push	{r7, lr}
 8011dce:	b084      	sub	sp, #16
 8011dd0:	af00      	add	r7, sp, #0
 8011dd2:	6078      	str	r0, [r7, #4]
  struct netif *netif;
  u8_t num;

  LWIP_ASSERT_CORE_LOCKED();

  if (name == NULL) {
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d101      	bne.n	8011dde <netif_find+0x12>
    return NULL;
 8011dda:	2300      	movs	r3, #0
 8011ddc:	e028      	b.n	8011e30 <netif_find+0x64>
  }

  num = (u8_t)atoi(&name[2]);
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	3302      	adds	r3, #2
 8011de2:	4618      	mov	r0, r3
 8011de4:	f00a fcd2 	bl	801c78c <atoi>
 8011de8:	4603      	mov	r3, r0
 8011dea:	72fb      	strb	r3, [r7, #11]

  NETIF_FOREACH(netif) {
 8011dec:	4b12      	ldr	r3, [pc, #72]	@ (8011e38 <netif_find+0x6c>)
 8011dee:	681b      	ldr	r3, [r3, #0]
 8011df0:	60fb      	str	r3, [r7, #12]
 8011df2:	e019      	b.n	8011e28 <netif_find+0x5c>
    if (num == netif->num &&
 8011df4:	68fb      	ldr	r3, [r7, #12]
 8011df6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011dfa:	7afa      	ldrb	r2, [r7, #11]
 8011dfc:	429a      	cmp	r2, r3
 8011dfe:	d110      	bne.n	8011e22 <netif_find+0x56>
        name[0] == netif->name[0] &&
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	781a      	ldrb	r2, [r3, #0]
 8011e04:	68fb      	ldr	r3, [r7, #12]
 8011e06:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
    if (num == netif->num &&
 8011e0a:	429a      	cmp	r2, r3
 8011e0c:	d109      	bne.n	8011e22 <netif_find+0x56>
        name[1] == netif->name[1]) {
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	3301      	adds	r3, #1
 8011e12:	781a      	ldrb	r2, [r3, #0]
 8011e14:	68fb      	ldr	r3, [r7, #12]
 8011e16:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
        name[0] == netif->name[0] &&
 8011e1a:	429a      	cmp	r2, r3
 8011e1c:	d101      	bne.n	8011e22 <netif_find+0x56>
      LWIP_DEBUGF(NETIF_DEBUG, ("netif_find: found %c%c\n", name[0], name[1]));
      return netif;
 8011e1e:	68fb      	ldr	r3, [r7, #12]
 8011e20:	e006      	b.n	8011e30 <netif_find+0x64>
  NETIF_FOREACH(netif) {
 8011e22:	68fb      	ldr	r3, [r7, #12]
 8011e24:	681b      	ldr	r3, [r3, #0]
 8011e26:	60fb      	str	r3, [r7, #12]
 8011e28:	68fb      	ldr	r3, [r7, #12]
 8011e2a:	2b00      	cmp	r3, #0
 8011e2c:	d1e2      	bne.n	8011df4 <netif_find+0x28>
    }
  }
  LWIP_DEBUGF(NETIF_DEBUG, ("netif_find: didn't find %c%c\n", name[0], name[1]));
  return NULL;
 8011e2e:	2300      	movs	r3, #0
}
 8011e30:	4618      	mov	r0, r3
 8011e32:	3710      	adds	r7, #16
 8011e34:	46bd      	mov	sp, r7
 8011e36:	bd80      	pop	{r7, pc}
 8011e38:	2000f32c 	.word	0x2000f32c

08011e3c <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8011e3c:	b580      	push	{r7, lr}
 8011e3e:	b082      	sub	sp, #8
 8011e40:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8011e42:	f00a fc85 	bl	801c750 <sys_arch_protect>
 8011e46:	6038      	str	r0, [r7, #0]
 8011e48:	4b0d      	ldr	r3, [pc, #52]	@ (8011e80 <pbuf_free_ooseq+0x44>)
 8011e4a:	2200      	movs	r2, #0
 8011e4c:	701a      	strb	r2, [r3, #0]
 8011e4e:	6838      	ldr	r0, [r7, #0]
 8011e50:	f00a fc8c 	bl	801c76c <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8011e54:	4b0b      	ldr	r3, [pc, #44]	@ (8011e84 <pbuf_free_ooseq+0x48>)
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	607b      	str	r3, [r7, #4]
 8011e5a:	e00a      	b.n	8011e72 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011e60:	2b00      	cmp	r3, #0
 8011e62:	d003      	beq.n	8011e6c <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8011e64:	6878      	ldr	r0, [r7, #4]
 8011e66:	f002 ff37 	bl	8014cd8 <tcp_free_ooseq>
      return;
 8011e6a:	e005      	b.n	8011e78 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	68db      	ldr	r3, [r3, #12]
 8011e70:	607b      	str	r3, [r7, #4]
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	d1f1      	bne.n	8011e5c <pbuf_free_ooseq+0x20>
    }
  }
}
 8011e78:	3708      	adds	r7, #8
 8011e7a:	46bd      	mov	sp, r7
 8011e7c:	bd80      	pop	{r7, pc}
 8011e7e:	bf00      	nop
 8011e80:	2000f335 	.word	0x2000f335
 8011e84:	2000f348 	.word	0x2000f348

08011e88 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8011e88:	b580      	push	{r7, lr}
 8011e8a:	b082      	sub	sp, #8
 8011e8c:	af00      	add	r7, sp, #0
 8011e8e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8011e90:	f7ff ffd4 	bl	8011e3c <pbuf_free_ooseq>
}
 8011e94:	bf00      	nop
 8011e96:	3708      	adds	r7, #8
 8011e98:	46bd      	mov	sp, r7
 8011e9a:	bd80      	pop	{r7, pc}

08011e9c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8011e9c:	b580      	push	{r7, lr}
 8011e9e:	b082      	sub	sp, #8
 8011ea0:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8011ea2:	f00a fc55 	bl	801c750 <sys_arch_protect>
 8011ea6:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8011ea8:	4b0f      	ldr	r3, [pc, #60]	@ (8011ee8 <pbuf_pool_is_empty+0x4c>)
 8011eaa:	781b      	ldrb	r3, [r3, #0]
 8011eac:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8011eae:	4b0e      	ldr	r3, [pc, #56]	@ (8011ee8 <pbuf_pool_is_empty+0x4c>)
 8011eb0:	2201      	movs	r2, #1
 8011eb2:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8011eb4:	6878      	ldr	r0, [r7, #4]
 8011eb6:	f00a fc59 	bl	801c76c <sys_arch_unprotect>

  if (!queued) {
 8011eba:	78fb      	ldrb	r3, [r7, #3]
 8011ebc:	2b00      	cmp	r3, #0
 8011ebe:	d10f      	bne.n	8011ee0 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8011ec0:	2100      	movs	r1, #0
 8011ec2:	480a      	ldr	r0, [pc, #40]	@ (8011eec <pbuf_pool_is_empty+0x50>)
 8011ec4:	f7fe fe58 	bl	8010b78 <tcpip_try_callback>
 8011ec8:	4603      	mov	r3, r0
 8011eca:	2b00      	cmp	r3, #0
 8011ecc:	d008      	beq.n	8011ee0 <pbuf_pool_is_empty+0x44>
 8011ece:	f00a fc3f 	bl	801c750 <sys_arch_protect>
 8011ed2:	6078      	str	r0, [r7, #4]
 8011ed4:	4b04      	ldr	r3, [pc, #16]	@ (8011ee8 <pbuf_pool_is_empty+0x4c>)
 8011ed6:	2200      	movs	r2, #0
 8011ed8:	701a      	strb	r2, [r3, #0]
 8011eda:	6878      	ldr	r0, [r7, #4]
 8011edc:	f00a fc46 	bl	801c76c <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8011ee0:	bf00      	nop
 8011ee2:	3708      	adds	r7, #8
 8011ee4:	46bd      	mov	sp, r7
 8011ee6:	bd80      	pop	{r7, pc}
 8011ee8:	2000f335 	.word	0x2000f335
 8011eec:	08011e89 	.word	0x08011e89

08011ef0 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8011ef0:	b480      	push	{r7}
 8011ef2:	b085      	sub	sp, #20
 8011ef4:	af00      	add	r7, sp, #0
 8011ef6:	60f8      	str	r0, [r7, #12]
 8011ef8:	60b9      	str	r1, [r7, #8]
 8011efa:	4611      	mov	r1, r2
 8011efc:	461a      	mov	r2, r3
 8011efe:	460b      	mov	r3, r1
 8011f00:	80fb      	strh	r3, [r7, #6]
 8011f02:	4613      	mov	r3, r2
 8011f04:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8011f06:	68fb      	ldr	r3, [r7, #12]
 8011f08:	2200      	movs	r2, #0
 8011f0a:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8011f0c:	68fb      	ldr	r3, [r7, #12]
 8011f0e:	68ba      	ldr	r2, [r7, #8]
 8011f10:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8011f12:	68fb      	ldr	r3, [r7, #12]
 8011f14:	88fa      	ldrh	r2, [r7, #6]
 8011f16:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8011f18:	68fb      	ldr	r3, [r7, #12]
 8011f1a:	88ba      	ldrh	r2, [r7, #4]
 8011f1c:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8011f1e:	8b3b      	ldrh	r3, [r7, #24]
 8011f20:	b2da      	uxtb	r2, r3
 8011f22:	68fb      	ldr	r3, [r7, #12]
 8011f24:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8011f26:	68fb      	ldr	r3, [r7, #12]
 8011f28:	7f3a      	ldrb	r2, [r7, #28]
 8011f2a:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8011f2c:	68fb      	ldr	r3, [r7, #12]
 8011f2e:	2201      	movs	r2, #1
 8011f30:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8011f32:	68fb      	ldr	r3, [r7, #12]
 8011f34:	2200      	movs	r2, #0
 8011f36:	73da      	strb	r2, [r3, #15]
}
 8011f38:	bf00      	nop
 8011f3a:	3714      	adds	r7, #20
 8011f3c:	46bd      	mov	sp, r7
 8011f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f42:	4770      	bx	lr

08011f44 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8011f44:	b580      	push	{r7, lr}
 8011f46:	b08c      	sub	sp, #48	@ 0x30
 8011f48:	af02      	add	r7, sp, #8
 8011f4a:	4603      	mov	r3, r0
 8011f4c:	71fb      	strb	r3, [r7, #7]
 8011f4e:	460b      	mov	r3, r1
 8011f50:	80bb      	strh	r3, [r7, #4]
 8011f52:	4613      	mov	r3, r2
 8011f54:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8011f56:	79fb      	ldrb	r3, [r7, #7]
 8011f58:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8011f5a:	887b      	ldrh	r3, [r7, #2]
 8011f5c:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8011f60:	d07f      	beq.n	8012062 <pbuf_alloc+0x11e>
 8011f62:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8011f66:	f300 80c8 	bgt.w	80120fa <pbuf_alloc+0x1b6>
 8011f6a:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8011f6e:	d010      	beq.n	8011f92 <pbuf_alloc+0x4e>
 8011f70:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8011f74:	f300 80c1 	bgt.w	80120fa <pbuf_alloc+0x1b6>
 8011f78:	2b01      	cmp	r3, #1
 8011f7a:	d002      	beq.n	8011f82 <pbuf_alloc+0x3e>
 8011f7c:	2b41      	cmp	r3, #65	@ 0x41
 8011f7e:	f040 80bc 	bne.w	80120fa <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8011f82:	887a      	ldrh	r2, [r7, #2]
 8011f84:	88bb      	ldrh	r3, [r7, #4]
 8011f86:	4619      	mov	r1, r3
 8011f88:	2000      	movs	r0, #0
 8011f8a:	f000 f8d1 	bl	8012130 <pbuf_alloc_reference>
 8011f8e:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8011f90:	e0bd      	b.n	801210e <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8011f92:	2300      	movs	r3, #0
 8011f94:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8011f96:	2300      	movs	r3, #0
 8011f98:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8011f9a:	88bb      	ldrh	r3, [r7, #4]
 8011f9c:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8011f9e:	200d      	movs	r0, #13
 8011fa0:	f7ff fb5e 	bl	8011660 <memp_malloc>
 8011fa4:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8011fa6:	693b      	ldr	r3, [r7, #16]
 8011fa8:	2b00      	cmp	r3, #0
 8011faa:	d109      	bne.n	8011fc0 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8011fac:	f7ff ff76 	bl	8011e9c <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8011fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fb2:	2b00      	cmp	r3, #0
 8011fb4:	d002      	beq.n	8011fbc <pbuf_alloc+0x78>
            pbuf_free(p);
 8011fb6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011fb8:	f000 fada 	bl	8012570 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8011fbc:	2300      	movs	r3, #0
 8011fbe:	e0a7      	b.n	8012110 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8011fc0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011fc2:	3303      	adds	r3, #3
 8011fc4:	b29b      	uxth	r3, r3
 8011fc6:	f023 0303 	bic.w	r3, r3, #3
 8011fca:	b29b      	uxth	r3, r3
 8011fcc:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 8011fd0:	b29b      	uxth	r3, r3
 8011fd2:	8b7a      	ldrh	r2, [r7, #26]
 8011fd4:	4293      	cmp	r3, r2
 8011fd6:	bf28      	it	cs
 8011fd8:	4613      	movcs	r3, r2
 8011fda:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8011fdc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011fde:	3310      	adds	r3, #16
 8011fe0:	693a      	ldr	r2, [r7, #16]
 8011fe2:	4413      	add	r3, r2
 8011fe4:	3303      	adds	r3, #3
 8011fe6:	f023 0303 	bic.w	r3, r3, #3
 8011fea:	4618      	mov	r0, r3
 8011fec:	89f9      	ldrh	r1, [r7, #14]
 8011fee:	8b7a      	ldrh	r2, [r7, #26]
 8011ff0:	2300      	movs	r3, #0
 8011ff2:	9301      	str	r3, [sp, #4]
 8011ff4:	887b      	ldrh	r3, [r7, #2]
 8011ff6:	9300      	str	r3, [sp, #0]
 8011ff8:	460b      	mov	r3, r1
 8011ffa:	4601      	mov	r1, r0
 8011ffc:	6938      	ldr	r0, [r7, #16]
 8011ffe:	f7ff ff77 	bl	8011ef0 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8012002:	693b      	ldr	r3, [r7, #16]
 8012004:	685b      	ldr	r3, [r3, #4]
 8012006:	f003 0303 	and.w	r3, r3, #3
 801200a:	2b00      	cmp	r3, #0
 801200c:	d006      	beq.n	801201c <pbuf_alloc+0xd8>
 801200e:	4b42      	ldr	r3, [pc, #264]	@ (8012118 <pbuf_alloc+0x1d4>)
 8012010:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012014:	4941      	ldr	r1, [pc, #260]	@ (801211c <pbuf_alloc+0x1d8>)
 8012016:	4842      	ldr	r0, [pc, #264]	@ (8012120 <pbuf_alloc+0x1dc>)
 8012018:	f00c f9dc 	bl	801e3d4 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 801201c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801201e:	3303      	adds	r3, #3
 8012020:	f023 0303 	bic.w	r3, r3, #3
 8012024:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8012028:	d106      	bne.n	8012038 <pbuf_alloc+0xf4>
 801202a:	4b3b      	ldr	r3, [pc, #236]	@ (8012118 <pbuf_alloc+0x1d4>)
 801202c:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8012030:	493c      	ldr	r1, [pc, #240]	@ (8012124 <pbuf_alloc+0x1e0>)
 8012032:	483b      	ldr	r0, [pc, #236]	@ (8012120 <pbuf_alloc+0x1dc>)
 8012034:	f00c f9ce 	bl	801e3d4 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8012038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801203a:	2b00      	cmp	r3, #0
 801203c:	d102      	bne.n	8012044 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 801203e:	693b      	ldr	r3, [r7, #16]
 8012040:	627b      	str	r3, [r7, #36]	@ 0x24
 8012042:	e002      	b.n	801204a <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8012044:	69fb      	ldr	r3, [r7, #28]
 8012046:	693a      	ldr	r2, [r7, #16]
 8012048:	601a      	str	r2, [r3, #0]
        }
        last = q;
 801204a:	693b      	ldr	r3, [r7, #16]
 801204c:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 801204e:	8b7a      	ldrh	r2, [r7, #26]
 8012050:	89fb      	ldrh	r3, [r7, #14]
 8012052:	1ad3      	subs	r3, r2, r3
 8012054:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8012056:	2300      	movs	r3, #0
 8012058:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 801205a:	8b7b      	ldrh	r3, [r7, #26]
 801205c:	2b00      	cmp	r3, #0
 801205e:	d19e      	bne.n	8011f9e <pbuf_alloc+0x5a>
      break;
 8012060:	e055      	b.n	801210e <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8012062:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012064:	3303      	adds	r3, #3
 8012066:	b29b      	uxth	r3, r3
 8012068:	f023 0303 	bic.w	r3, r3, #3
 801206c:	b29a      	uxth	r2, r3
 801206e:	88bb      	ldrh	r3, [r7, #4]
 8012070:	3303      	adds	r3, #3
 8012072:	b29b      	uxth	r3, r3
 8012074:	f023 0303 	bic.w	r3, r3, #3
 8012078:	b29b      	uxth	r3, r3
 801207a:	4413      	add	r3, r2
 801207c:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801207e:	8b3b      	ldrh	r3, [r7, #24]
 8012080:	3310      	adds	r3, #16
 8012082:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8012084:	8b3a      	ldrh	r2, [r7, #24]
 8012086:	88bb      	ldrh	r3, [r7, #4]
 8012088:	3303      	adds	r3, #3
 801208a:	f023 0303 	bic.w	r3, r3, #3
 801208e:	429a      	cmp	r2, r3
 8012090:	d306      	bcc.n	80120a0 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8012092:	8afa      	ldrh	r2, [r7, #22]
 8012094:	88bb      	ldrh	r3, [r7, #4]
 8012096:	3303      	adds	r3, #3
 8012098:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801209c:	429a      	cmp	r2, r3
 801209e:	d201      	bcs.n	80120a4 <pbuf_alloc+0x160>
        return NULL;
 80120a0:	2300      	movs	r3, #0
 80120a2:	e035      	b.n	8012110 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 80120a4:	8afb      	ldrh	r3, [r7, #22]
 80120a6:	4618      	mov	r0, r3
 80120a8:	f7ff f936 	bl	8011318 <mem_malloc>
 80120ac:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 80120ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	d101      	bne.n	80120b8 <pbuf_alloc+0x174>
        return NULL;
 80120b4:	2300      	movs	r3, #0
 80120b6:	e02b      	b.n	8012110 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 80120b8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80120ba:	3310      	adds	r3, #16
 80120bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80120be:	4413      	add	r3, r2
 80120c0:	3303      	adds	r3, #3
 80120c2:	f023 0303 	bic.w	r3, r3, #3
 80120c6:	4618      	mov	r0, r3
 80120c8:	88b9      	ldrh	r1, [r7, #4]
 80120ca:	88ba      	ldrh	r2, [r7, #4]
 80120cc:	2300      	movs	r3, #0
 80120ce:	9301      	str	r3, [sp, #4]
 80120d0:	887b      	ldrh	r3, [r7, #2]
 80120d2:	9300      	str	r3, [sp, #0]
 80120d4:	460b      	mov	r3, r1
 80120d6:	4601      	mov	r1, r0
 80120d8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80120da:	f7ff ff09 	bl	8011ef0 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80120de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120e0:	685b      	ldr	r3, [r3, #4]
 80120e2:	f003 0303 	and.w	r3, r3, #3
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	d010      	beq.n	801210c <pbuf_alloc+0x1c8>
 80120ea:	4b0b      	ldr	r3, [pc, #44]	@ (8012118 <pbuf_alloc+0x1d4>)
 80120ec:	f44f 7291 	mov.w	r2, #290	@ 0x122
 80120f0:	490d      	ldr	r1, [pc, #52]	@ (8012128 <pbuf_alloc+0x1e4>)
 80120f2:	480b      	ldr	r0, [pc, #44]	@ (8012120 <pbuf_alloc+0x1dc>)
 80120f4:	f00c f96e 	bl	801e3d4 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80120f8:	e008      	b.n	801210c <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80120fa:	4b07      	ldr	r3, [pc, #28]	@ (8012118 <pbuf_alloc+0x1d4>)
 80120fc:	f240 1227 	movw	r2, #295	@ 0x127
 8012100:	490a      	ldr	r1, [pc, #40]	@ (801212c <pbuf_alloc+0x1e8>)
 8012102:	4807      	ldr	r0, [pc, #28]	@ (8012120 <pbuf_alloc+0x1dc>)
 8012104:	f00c f966 	bl	801e3d4 <iprintf>
      return NULL;
 8012108:	2300      	movs	r3, #0
 801210a:	e001      	b.n	8012110 <pbuf_alloc+0x1cc>
      break;
 801210c:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 801210e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012110:	4618      	mov	r0, r3
 8012112:	3728      	adds	r7, #40	@ 0x28
 8012114:	46bd      	mov	sp, r7
 8012116:	bd80      	pop	{r7, pc}
 8012118:	0802272c 	.word	0x0802272c
 801211c:	0802275c 	.word	0x0802275c
 8012120:	0802278c 	.word	0x0802278c
 8012124:	080227b4 	.word	0x080227b4
 8012128:	080227e8 	.word	0x080227e8
 801212c:	08022814 	.word	0x08022814

08012130 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8012130:	b580      	push	{r7, lr}
 8012132:	b086      	sub	sp, #24
 8012134:	af02      	add	r7, sp, #8
 8012136:	6078      	str	r0, [r7, #4]
 8012138:	460b      	mov	r3, r1
 801213a:	807b      	strh	r3, [r7, #2]
 801213c:	4613      	mov	r3, r2
 801213e:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8012140:	883b      	ldrh	r3, [r7, #0]
 8012142:	2b41      	cmp	r3, #65	@ 0x41
 8012144:	d009      	beq.n	801215a <pbuf_alloc_reference+0x2a>
 8012146:	883b      	ldrh	r3, [r7, #0]
 8012148:	2b01      	cmp	r3, #1
 801214a:	d006      	beq.n	801215a <pbuf_alloc_reference+0x2a>
 801214c:	4b0f      	ldr	r3, [pc, #60]	@ (801218c <pbuf_alloc_reference+0x5c>)
 801214e:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8012152:	490f      	ldr	r1, [pc, #60]	@ (8012190 <pbuf_alloc_reference+0x60>)
 8012154:	480f      	ldr	r0, [pc, #60]	@ (8012194 <pbuf_alloc_reference+0x64>)
 8012156:	f00c f93d 	bl	801e3d4 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801215a:	200c      	movs	r0, #12
 801215c:	f7ff fa80 	bl	8011660 <memp_malloc>
 8012160:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8012162:	68fb      	ldr	r3, [r7, #12]
 8012164:	2b00      	cmp	r3, #0
 8012166:	d101      	bne.n	801216c <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8012168:	2300      	movs	r3, #0
 801216a:	e00b      	b.n	8012184 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 801216c:	8879      	ldrh	r1, [r7, #2]
 801216e:	887a      	ldrh	r2, [r7, #2]
 8012170:	2300      	movs	r3, #0
 8012172:	9301      	str	r3, [sp, #4]
 8012174:	883b      	ldrh	r3, [r7, #0]
 8012176:	9300      	str	r3, [sp, #0]
 8012178:	460b      	mov	r3, r1
 801217a:	6879      	ldr	r1, [r7, #4]
 801217c:	68f8      	ldr	r0, [r7, #12]
 801217e:	f7ff feb7 	bl	8011ef0 <pbuf_init_alloced_pbuf>
  return p;
 8012182:	68fb      	ldr	r3, [r7, #12]
}
 8012184:	4618      	mov	r0, r3
 8012186:	3710      	adds	r7, #16
 8012188:	46bd      	mov	sp, r7
 801218a:	bd80      	pop	{r7, pc}
 801218c:	0802272c 	.word	0x0802272c
 8012190:	08022830 	.word	0x08022830
 8012194:	0802278c 	.word	0x0802278c

08012198 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8012198:	b580      	push	{r7, lr}
 801219a:	b088      	sub	sp, #32
 801219c:	af02      	add	r7, sp, #8
 801219e:	607b      	str	r3, [r7, #4]
 80121a0:	4603      	mov	r3, r0
 80121a2:	73fb      	strb	r3, [r7, #15]
 80121a4:	460b      	mov	r3, r1
 80121a6:	81bb      	strh	r3, [r7, #12]
 80121a8:	4613      	mov	r3, r2
 80121aa:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 80121ac:	7bfb      	ldrb	r3, [r7, #15]
 80121ae:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80121b0:	8a7b      	ldrh	r3, [r7, #18]
 80121b2:	3303      	adds	r3, #3
 80121b4:	f023 0203 	bic.w	r2, r3, #3
 80121b8:	89bb      	ldrh	r3, [r7, #12]
 80121ba:	441a      	add	r2, r3
 80121bc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80121be:	429a      	cmp	r2, r3
 80121c0:	d901      	bls.n	80121c6 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80121c2:	2300      	movs	r3, #0
 80121c4:	e018      	b.n	80121f8 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 80121c6:	6a3b      	ldr	r3, [r7, #32]
 80121c8:	2b00      	cmp	r3, #0
 80121ca:	d007      	beq.n	80121dc <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80121cc:	8a7b      	ldrh	r3, [r7, #18]
 80121ce:	3303      	adds	r3, #3
 80121d0:	f023 0303 	bic.w	r3, r3, #3
 80121d4:	6a3a      	ldr	r2, [r7, #32]
 80121d6:	4413      	add	r3, r2
 80121d8:	617b      	str	r3, [r7, #20]
 80121da:	e001      	b.n	80121e0 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 80121dc:	2300      	movs	r3, #0
 80121de:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80121e0:	6878      	ldr	r0, [r7, #4]
 80121e2:	89b9      	ldrh	r1, [r7, #12]
 80121e4:	89ba      	ldrh	r2, [r7, #12]
 80121e6:	2302      	movs	r3, #2
 80121e8:	9301      	str	r3, [sp, #4]
 80121ea:	897b      	ldrh	r3, [r7, #10]
 80121ec:	9300      	str	r3, [sp, #0]
 80121ee:	460b      	mov	r3, r1
 80121f0:	6979      	ldr	r1, [r7, #20]
 80121f2:	f7ff fe7d 	bl	8011ef0 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80121f6:	687b      	ldr	r3, [r7, #4]
}
 80121f8:	4618      	mov	r0, r3
 80121fa:	3718      	adds	r7, #24
 80121fc:	46bd      	mov	sp, r7
 80121fe:	bd80      	pop	{r7, pc}

08012200 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8012200:	b580      	push	{r7, lr}
 8012202:	b084      	sub	sp, #16
 8012204:	af00      	add	r7, sp, #0
 8012206:	6078      	str	r0, [r7, #4]
 8012208:	460b      	mov	r3, r1
 801220a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	2b00      	cmp	r3, #0
 8012210:	d106      	bne.n	8012220 <pbuf_realloc+0x20>
 8012212:	4b3a      	ldr	r3, [pc, #232]	@ (80122fc <pbuf_realloc+0xfc>)
 8012214:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8012218:	4939      	ldr	r1, [pc, #228]	@ (8012300 <pbuf_realloc+0x100>)
 801221a:	483a      	ldr	r0, [pc, #232]	@ (8012304 <pbuf_realloc+0x104>)
 801221c:	f00c f8da 	bl	801e3d4 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	891b      	ldrh	r3, [r3, #8]
 8012224:	887a      	ldrh	r2, [r7, #2]
 8012226:	429a      	cmp	r2, r3
 8012228:	d263      	bcs.n	80122f2 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	891a      	ldrh	r2, [r3, #8]
 801222e:	887b      	ldrh	r3, [r7, #2]
 8012230:	1ad3      	subs	r3, r2, r3
 8012232:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8012234:	887b      	ldrh	r3, [r7, #2]
 8012236:	817b      	strh	r3, [r7, #10]
  q = p;
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 801223c:	e018      	b.n	8012270 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 801223e:	68fb      	ldr	r3, [r7, #12]
 8012240:	895b      	ldrh	r3, [r3, #10]
 8012242:	897a      	ldrh	r2, [r7, #10]
 8012244:	1ad3      	subs	r3, r2, r3
 8012246:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8012248:	68fb      	ldr	r3, [r7, #12]
 801224a:	891a      	ldrh	r2, [r3, #8]
 801224c:	893b      	ldrh	r3, [r7, #8]
 801224e:	1ad3      	subs	r3, r2, r3
 8012250:	b29a      	uxth	r2, r3
 8012252:	68fb      	ldr	r3, [r7, #12]
 8012254:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8012256:	68fb      	ldr	r3, [r7, #12]
 8012258:	681b      	ldr	r3, [r3, #0]
 801225a:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 801225c:	68fb      	ldr	r3, [r7, #12]
 801225e:	2b00      	cmp	r3, #0
 8012260:	d106      	bne.n	8012270 <pbuf_realloc+0x70>
 8012262:	4b26      	ldr	r3, [pc, #152]	@ (80122fc <pbuf_realloc+0xfc>)
 8012264:	f240 12af 	movw	r2, #431	@ 0x1af
 8012268:	4927      	ldr	r1, [pc, #156]	@ (8012308 <pbuf_realloc+0x108>)
 801226a:	4826      	ldr	r0, [pc, #152]	@ (8012304 <pbuf_realloc+0x104>)
 801226c:	f00c f8b2 	bl	801e3d4 <iprintf>
  while (rem_len > q->len) {
 8012270:	68fb      	ldr	r3, [r7, #12]
 8012272:	895b      	ldrh	r3, [r3, #10]
 8012274:	897a      	ldrh	r2, [r7, #10]
 8012276:	429a      	cmp	r2, r3
 8012278:	d8e1      	bhi.n	801223e <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801227a:	68fb      	ldr	r3, [r7, #12]
 801227c:	7b1b      	ldrb	r3, [r3, #12]
 801227e:	f003 030f 	and.w	r3, r3, #15
 8012282:	2b00      	cmp	r3, #0
 8012284:	d121      	bne.n	80122ca <pbuf_realloc+0xca>
 8012286:	68fb      	ldr	r3, [r7, #12]
 8012288:	895b      	ldrh	r3, [r3, #10]
 801228a:	897a      	ldrh	r2, [r7, #10]
 801228c:	429a      	cmp	r2, r3
 801228e:	d01c      	beq.n	80122ca <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8012290:	68fb      	ldr	r3, [r7, #12]
 8012292:	7b5b      	ldrb	r3, [r3, #13]
 8012294:	f003 0302 	and.w	r3, r3, #2
 8012298:	2b00      	cmp	r3, #0
 801229a:	d116      	bne.n	80122ca <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 801229c:	68fb      	ldr	r3, [r7, #12]
 801229e:	685a      	ldr	r2, [r3, #4]
 80122a0:	68fb      	ldr	r3, [r7, #12]
 80122a2:	1ad3      	subs	r3, r2, r3
 80122a4:	b29a      	uxth	r2, r3
 80122a6:	897b      	ldrh	r3, [r7, #10]
 80122a8:	4413      	add	r3, r2
 80122aa:	b29b      	uxth	r3, r3
 80122ac:	4619      	mov	r1, r3
 80122ae:	68f8      	ldr	r0, [r7, #12]
 80122b0:	f7fe ff28 	bl	8011104 <mem_trim>
 80122b4:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 80122b6:	68fb      	ldr	r3, [r7, #12]
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d106      	bne.n	80122ca <pbuf_realloc+0xca>
 80122bc:	4b0f      	ldr	r3, [pc, #60]	@ (80122fc <pbuf_realloc+0xfc>)
 80122be:	f240 12bd 	movw	r2, #445	@ 0x1bd
 80122c2:	4912      	ldr	r1, [pc, #72]	@ (801230c <pbuf_realloc+0x10c>)
 80122c4:	480f      	ldr	r0, [pc, #60]	@ (8012304 <pbuf_realloc+0x104>)
 80122c6:	f00c f885 	bl	801e3d4 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 80122ca:	68fb      	ldr	r3, [r7, #12]
 80122cc:	897a      	ldrh	r2, [r7, #10]
 80122ce:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80122d0:	68fb      	ldr	r3, [r7, #12]
 80122d2:	895a      	ldrh	r2, [r3, #10]
 80122d4:	68fb      	ldr	r3, [r7, #12]
 80122d6:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 80122d8:	68fb      	ldr	r3, [r7, #12]
 80122da:	681b      	ldr	r3, [r3, #0]
 80122dc:	2b00      	cmp	r3, #0
 80122de:	d004      	beq.n	80122ea <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80122e0:	68fb      	ldr	r3, [r7, #12]
 80122e2:	681b      	ldr	r3, [r3, #0]
 80122e4:	4618      	mov	r0, r3
 80122e6:	f000 f943 	bl	8012570 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80122ea:	68fb      	ldr	r3, [r7, #12]
 80122ec:	2200      	movs	r2, #0
 80122ee:	601a      	str	r2, [r3, #0]
 80122f0:	e000      	b.n	80122f4 <pbuf_realloc+0xf4>
    return;
 80122f2:	bf00      	nop

}
 80122f4:	3710      	adds	r7, #16
 80122f6:	46bd      	mov	sp, r7
 80122f8:	bd80      	pop	{r7, pc}
 80122fa:	bf00      	nop
 80122fc:	0802272c 	.word	0x0802272c
 8012300:	08022844 	.word	0x08022844
 8012304:	0802278c 	.word	0x0802278c
 8012308:	0802285c 	.word	0x0802285c
 801230c:	08022874 	.word	0x08022874

08012310 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8012310:	b580      	push	{r7, lr}
 8012312:	b086      	sub	sp, #24
 8012314:	af00      	add	r7, sp, #0
 8012316:	60f8      	str	r0, [r7, #12]
 8012318:	60b9      	str	r1, [r7, #8]
 801231a:	4613      	mov	r3, r2
 801231c:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801231e:	68fb      	ldr	r3, [r7, #12]
 8012320:	2b00      	cmp	r3, #0
 8012322:	d106      	bne.n	8012332 <pbuf_add_header_impl+0x22>
 8012324:	4b2b      	ldr	r3, [pc, #172]	@ (80123d4 <pbuf_add_header_impl+0xc4>)
 8012326:	f240 12df 	movw	r2, #479	@ 0x1df
 801232a:	492b      	ldr	r1, [pc, #172]	@ (80123d8 <pbuf_add_header_impl+0xc8>)
 801232c:	482b      	ldr	r0, [pc, #172]	@ (80123dc <pbuf_add_header_impl+0xcc>)
 801232e:	f00c f851 	bl	801e3d4 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8012332:	68fb      	ldr	r3, [r7, #12]
 8012334:	2b00      	cmp	r3, #0
 8012336:	d003      	beq.n	8012340 <pbuf_add_header_impl+0x30>
 8012338:	68bb      	ldr	r3, [r7, #8]
 801233a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801233e:	d301      	bcc.n	8012344 <pbuf_add_header_impl+0x34>
    return 1;
 8012340:	2301      	movs	r3, #1
 8012342:	e043      	b.n	80123cc <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8012344:	68bb      	ldr	r3, [r7, #8]
 8012346:	2b00      	cmp	r3, #0
 8012348:	d101      	bne.n	801234e <pbuf_add_header_impl+0x3e>
    return 0;
 801234a:	2300      	movs	r3, #0
 801234c:	e03e      	b.n	80123cc <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 801234e:	68bb      	ldr	r3, [r7, #8]
 8012350:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8012352:	68fb      	ldr	r3, [r7, #12]
 8012354:	891a      	ldrh	r2, [r3, #8]
 8012356:	8a7b      	ldrh	r3, [r7, #18]
 8012358:	4413      	add	r3, r2
 801235a:	b29b      	uxth	r3, r3
 801235c:	8a7a      	ldrh	r2, [r7, #18]
 801235e:	429a      	cmp	r2, r3
 8012360:	d901      	bls.n	8012366 <pbuf_add_header_impl+0x56>
    return 1;
 8012362:	2301      	movs	r3, #1
 8012364:	e032      	b.n	80123cc <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8012366:	68fb      	ldr	r3, [r7, #12]
 8012368:	7b1b      	ldrb	r3, [r3, #12]
 801236a:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 801236c:	8a3b      	ldrh	r3, [r7, #16]
 801236e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012372:	2b00      	cmp	r3, #0
 8012374:	d00c      	beq.n	8012390 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8012376:	68fb      	ldr	r3, [r7, #12]
 8012378:	685a      	ldr	r2, [r3, #4]
 801237a:	68bb      	ldr	r3, [r7, #8]
 801237c:	425b      	negs	r3, r3
 801237e:	4413      	add	r3, r2
 8012380:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8012382:	68fb      	ldr	r3, [r7, #12]
 8012384:	3310      	adds	r3, #16
 8012386:	697a      	ldr	r2, [r7, #20]
 8012388:	429a      	cmp	r2, r3
 801238a:	d20d      	bcs.n	80123a8 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 801238c:	2301      	movs	r3, #1
 801238e:	e01d      	b.n	80123cc <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8012390:	79fb      	ldrb	r3, [r7, #7]
 8012392:	2b00      	cmp	r3, #0
 8012394:	d006      	beq.n	80123a4 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8012396:	68fb      	ldr	r3, [r7, #12]
 8012398:	685a      	ldr	r2, [r3, #4]
 801239a:	68bb      	ldr	r3, [r7, #8]
 801239c:	425b      	negs	r3, r3
 801239e:	4413      	add	r3, r2
 80123a0:	617b      	str	r3, [r7, #20]
 80123a2:	e001      	b.n	80123a8 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 80123a4:	2301      	movs	r3, #1
 80123a6:	e011      	b.n	80123cc <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	697a      	ldr	r2, [r7, #20]
 80123ac:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 80123ae:	68fb      	ldr	r3, [r7, #12]
 80123b0:	895a      	ldrh	r2, [r3, #10]
 80123b2:	8a7b      	ldrh	r3, [r7, #18]
 80123b4:	4413      	add	r3, r2
 80123b6:	b29a      	uxth	r2, r3
 80123b8:	68fb      	ldr	r3, [r7, #12]
 80123ba:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 80123bc:	68fb      	ldr	r3, [r7, #12]
 80123be:	891a      	ldrh	r2, [r3, #8]
 80123c0:	8a7b      	ldrh	r3, [r7, #18]
 80123c2:	4413      	add	r3, r2
 80123c4:	b29a      	uxth	r2, r3
 80123c6:	68fb      	ldr	r3, [r7, #12]
 80123c8:	811a      	strh	r2, [r3, #8]


  return 0;
 80123ca:	2300      	movs	r3, #0
}
 80123cc:	4618      	mov	r0, r3
 80123ce:	3718      	adds	r7, #24
 80123d0:	46bd      	mov	sp, r7
 80123d2:	bd80      	pop	{r7, pc}
 80123d4:	0802272c 	.word	0x0802272c
 80123d8:	08022890 	.word	0x08022890
 80123dc:	0802278c 	.word	0x0802278c

080123e0 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80123e0:	b580      	push	{r7, lr}
 80123e2:	b082      	sub	sp, #8
 80123e4:	af00      	add	r7, sp, #0
 80123e6:	6078      	str	r0, [r7, #4]
 80123e8:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80123ea:	2200      	movs	r2, #0
 80123ec:	6839      	ldr	r1, [r7, #0]
 80123ee:	6878      	ldr	r0, [r7, #4]
 80123f0:	f7ff ff8e 	bl	8012310 <pbuf_add_header_impl>
 80123f4:	4603      	mov	r3, r0
}
 80123f6:	4618      	mov	r0, r3
 80123f8:	3708      	adds	r7, #8
 80123fa:	46bd      	mov	sp, r7
 80123fc:	bd80      	pop	{r7, pc}
	...

08012400 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8012400:	b580      	push	{r7, lr}
 8012402:	b084      	sub	sp, #16
 8012404:	af00      	add	r7, sp, #0
 8012406:	6078      	str	r0, [r7, #4]
 8012408:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	2b00      	cmp	r3, #0
 801240e:	d106      	bne.n	801241e <pbuf_remove_header+0x1e>
 8012410:	4b20      	ldr	r3, [pc, #128]	@ (8012494 <pbuf_remove_header+0x94>)
 8012412:	f240 224b 	movw	r2, #587	@ 0x24b
 8012416:	4920      	ldr	r1, [pc, #128]	@ (8012498 <pbuf_remove_header+0x98>)
 8012418:	4820      	ldr	r0, [pc, #128]	@ (801249c <pbuf_remove_header+0x9c>)
 801241a:	f00b ffdb 	bl	801e3d4 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	2b00      	cmp	r3, #0
 8012422:	d003      	beq.n	801242c <pbuf_remove_header+0x2c>
 8012424:	683b      	ldr	r3, [r7, #0]
 8012426:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801242a:	d301      	bcc.n	8012430 <pbuf_remove_header+0x30>
    return 1;
 801242c:	2301      	movs	r3, #1
 801242e:	e02c      	b.n	801248a <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8012430:	683b      	ldr	r3, [r7, #0]
 8012432:	2b00      	cmp	r3, #0
 8012434:	d101      	bne.n	801243a <pbuf_remove_header+0x3a>
    return 0;
 8012436:	2300      	movs	r3, #0
 8012438:	e027      	b.n	801248a <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 801243a:	683b      	ldr	r3, [r7, #0]
 801243c:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	895b      	ldrh	r3, [r3, #10]
 8012442:	89fa      	ldrh	r2, [r7, #14]
 8012444:	429a      	cmp	r2, r3
 8012446:	d908      	bls.n	801245a <pbuf_remove_header+0x5a>
 8012448:	4b12      	ldr	r3, [pc, #72]	@ (8012494 <pbuf_remove_header+0x94>)
 801244a:	f240 2255 	movw	r2, #597	@ 0x255
 801244e:	4914      	ldr	r1, [pc, #80]	@ (80124a0 <pbuf_remove_header+0xa0>)
 8012450:	4812      	ldr	r0, [pc, #72]	@ (801249c <pbuf_remove_header+0x9c>)
 8012452:	f00b ffbf 	bl	801e3d4 <iprintf>
 8012456:	2301      	movs	r3, #1
 8012458:	e017      	b.n	801248a <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	685b      	ldr	r3, [r3, #4]
 801245e:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8012460:	687b      	ldr	r3, [r7, #4]
 8012462:	685a      	ldr	r2, [r3, #4]
 8012464:	683b      	ldr	r3, [r7, #0]
 8012466:	441a      	add	r2, r3
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	895a      	ldrh	r2, [r3, #10]
 8012470:	89fb      	ldrh	r3, [r7, #14]
 8012472:	1ad3      	subs	r3, r2, r3
 8012474:	b29a      	uxth	r2, r3
 8012476:	687b      	ldr	r3, [r7, #4]
 8012478:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	891a      	ldrh	r2, [r3, #8]
 801247e:	89fb      	ldrh	r3, [r7, #14]
 8012480:	1ad3      	subs	r3, r2, r3
 8012482:	b29a      	uxth	r2, r3
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8012488:	2300      	movs	r3, #0
}
 801248a:	4618      	mov	r0, r3
 801248c:	3710      	adds	r7, #16
 801248e:	46bd      	mov	sp, r7
 8012490:	bd80      	pop	{r7, pc}
 8012492:	bf00      	nop
 8012494:	0802272c 	.word	0x0802272c
 8012498:	08022890 	.word	0x08022890
 801249c:	0802278c 	.word	0x0802278c
 80124a0:	0802289c 	.word	0x0802289c

080124a4 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80124a4:	b580      	push	{r7, lr}
 80124a6:	b082      	sub	sp, #8
 80124a8:	af00      	add	r7, sp, #0
 80124aa:	6078      	str	r0, [r7, #4]
 80124ac:	460b      	mov	r3, r1
 80124ae:	807b      	strh	r3, [r7, #2]
 80124b0:	4613      	mov	r3, r2
 80124b2:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 80124b4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	da08      	bge.n	80124ce <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 80124bc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80124c0:	425b      	negs	r3, r3
 80124c2:	4619      	mov	r1, r3
 80124c4:	6878      	ldr	r0, [r7, #4]
 80124c6:	f7ff ff9b 	bl	8012400 <pbuf_remove_header>
 80124ca:	4603      	mov	r3, r0
 80124cc:	e007      	b.n	80124de <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80124ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80124d2:	787a      	ldrb	r2, [r7, #1]
 80124d4:	4619      	mov	r1, r3
 80124d6:	6878      	ldr	r0, [r7, #4]
 80124d8:	f7ff ff1a 	bl	8012310 <pbuf_add_header_impl>
 80124dc:	4603      	mov	r3, r0
  }
}
 80124de:	4618      	mov	r0, r3
 80124e0:	3708      	adds	r7, #8
 80124e2:	46bd      	mov	sp, r7
 80124e4:	bd80      	pop	{r7, pc}

080124e6 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80124e6:	b580      	push	{r7, lr}
 80124e8:	b082      	sub	sp, #8
 80124ea:	af00      	add	r7, sp, #0
 80124ec:	6078      	str	r0, [r7, #4]
 80124ee:	460b      	mov	r3, r1
 80124f0:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80124f2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80124f6:	2201      	movs	r2, #1
 80124f8:	4619      	mov	r1, r3
 80124fa:	6878      	ldr	r0, [r7, #4]
 80124fc:	f7ff ffd2 	bl	80124a4 <pbuf_header_impl>
 8012500:	4603      	mov	r3, r0
}
 8012502:	4618      	mov	r0, r3
 8012504:	3708      	adds	r7, #8
 8012506:	46bd      	mov	sp, r7
 8012508:	bd80      	pop	{r7, pc}

0801250a <pbuf_free_header>:
 *                   takes an u16_t not s16_t!
 * @return the new head pbuf
 */
struct pbuf *
pbuf_free_header(struct pbuf *q, u16_t size)
{
 801250a:	b580      	push	{r7, lr}
 801250c:	b086      	sub	sp, #24
 801250e:	af00      	add	r7, sp, #0
 8012510:	6078      	str	r0, [r7, #4]
 8012512:	460b      	mov	r3, r1
 8012514:	807b      	strh	r3, [r7, #2]
  struct pbuf *p = q;
 8012516:	687b      	ldr	r3, [r7, #4]
 8012518:	617b      	str	r3, [r7, #20]
  u16_t free_left = size;
 801251a:	887b      	ldrh	r3, [r7, #2]
 801251c:	827b      	strh	r3, [r7, #18]
  while (free_left && p) {
 801251e:	e01c      	b.n	801255a <pbuf_free_header+0x50>
    if (free_left >= p->len) {
 8012520:	697b      	ldr	r3, [r7, #20]
 8012522:	895b      	ldrh	r3, [r3, #10]
 8012524:	8a7a      	ldrh	r2, [r7, #18]
 8012526:	429a      	cmp	r2, r3
 8012528:	d310      	bcc.n	801254c <pbuf_free_header+0x42>
      struct pbuf *f = p;
 801252a:	697b      	ldr	r3, [r7, #20]
 801252c:	60fb      	str	r3, [r7, #12]
      free_left = (u16_t)(free_left - p->len);
 801252e:	697b      	ldr	r3, [r7, #20]
 8012530:	895b      	ldrh	r3, [r3, #10]
 8012532:	8a7a      	ldrh	r2, [r7, #18]
 8012534:	1ad3      	subs	r3, r2, r3
 8012536:	827b      	strh	r3, [r7, #18]
      p = p->next;
 8012538:	697b      	ldr	r3, [r7, #20]
 801253a:	681b      	ldr	r3, [r3, #0]
 801253c:	617b      	str	r3, [r7, #20]
      f->next = 0;
 801253e:	68fb      	ldr	r3, [r7, #12]
 8012540:	2200      	movs	r2, #0
 8012542:	601a      	str	r2, [r3, #0]
      pbuf_free(f);
 8012544:	68f8      	ldr	r0, [r7, #12]
 8012546:	f000 f813 	bl	8012570 <pbuf_free>
 801254a:	e006      	b.n	801255a <pbuf_free_header+0x50>
    } else {
      pbuf_remove_header(p, free_left);
 801254c:	8a7b      	ldrh	r3, [r7, #18]
 801254e:	4619      	mov	r1, r3
 8012550:	6978      	ldr	r0, [r7, #20]
 8012552:	f7ff ff55 	bl	8012400 <pbuf_remove_header>
      free_left = 0;
 8012556:	2300      	movs	r3, #0
 8012558:	827b      	strh	r3, [r7, #18]
  while (free_left && p) {
 801255a:	8a7b      	ldrh	r3, [r7, #18]
 801255c:	2b00      	cmp	r3, #0
 801255e:	d002      	beq.n	8012566 <pbuf_free_header+0x5c>
 8012560:	697b      	ldr	r3, [r7, #20]
 8012562:	2b00      	cmp	r3, #0
 8012564:	d1dc      	bne.n	8012520 <pbuf_free_header+0x16>
    }
  }
  return p;
 8012566:	697b      	ldr	r3, [r7, #20]
}
 8012568:	4618      	mov	r0, r3
 801256a:	3718      	adds	r7, #24
 801256c:	46bd      	mov	sp, r7
 801256e:	bd80      	pop	{r7, pc}

08012570 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8012570:	b580      	push	{r7, lr}
 8012572:	b088      	sub	sp, #32
 8012574:	af00      	add	r7, sp, #0
 8012576:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8012578:	687b      	ldr	r3, [r7, #4]
 801257a:	2b00      	cmp	r3, #0
 801257c:	d10b      	bne.n	8012596 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	2b00      	cmp	r3, #0
 8012582:	d106      	bne.n	8012592 <pbuf_free+0x22>
 8012584:	4b3b      	ldr	r3, [pc, #236]	@ (8012674 <pbuf_free+0x104>)
 8012586:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 801258a:	493b      	ldr	r1, [pc, #236]	@ (8012678 <pbuf_free+0x108>)
 801258c:	483b      	ldr	r0, [pc, #236]	@ (801267c <pbuf_free+0x10c>)
 801258e:	f00b ff21 	bl	801e3d4 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8012592:	2300      	movs	r3, #0
 8012594:	e069      	b.n	801266a <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8012596:	2300      	movs	r3, #0
 8012598:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 801259a:	e062      	b.n	8012662 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 801259c:	f00a f8d8 	bl	801c750 <sys_arch_protect>
 80125a0:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	7b9b      	ldrb	r3, [r3, #14]
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	d106      	bne.n	80125b8 <pbuf_free+0x48>
 80125aa:	4b32      	ldr	r3, [pc, #200]	@ (8012674 <pbuf_free+0x104>)
 80125ac:	f240 22f1 	movw	r2, #753	@ 0x2f1
 80125b0:	4933      	ldr	r1, [pc, #204]	@ (8012680 <pbuf_free+0x110>)
 80125b2:	4832      	ldr	r0, [pc, #200]	@ (801267c <pbuf_free+0x10c>)
 80125b4:	f00b ff0e 	bl	801e3d4 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	7b9b      	ldrb	r3, [r3, #14]
 80125bc:	3b01      	subs	r3, #1
 80125be:	b2da      	uxtb	r2, r3
 80125c0:	687b      	ldr	r3, [r7, #4]
 80125c2:	739a      	strb	r2, [r3, #14]
 80125c4:	687b      	ldr	r3, [r7, #4]
 80125c6:	7b9b      	ldrb	r3, [r3, #14]
 80125c8:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 80125ca:	69b8      	ldr	r0, [r7, #24]
 80125cc:	f00a f8ce 	bl	801c76c <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 80125d0:	7dfb      	ldrb	r3, [r7, #23]
 80125d2:	2b00      	cmp	r3, #0
 80125d4:	d143      	bne.n	801265e <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 80125d6:	687b      	ldr	r3, [r7, #4]
 80125d8:	681b      	ldr	r3, [r3, #0]
 80125da:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	7b1b      	ldrb	r3, [r3, #12]
 80125e0:	f003 030f 	and.w	r3, r3, #15
 80125e4:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	7b5b      	ldrb	r3, [r3, #13]
 80125ea:	f003 0302 	and.w	r3, r3, #2
 80125ee:	2b00      	cmp	r3, #0
 80125f0:	d011      	beq.n	8012616 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80125f6:	68bb      	ldr	r3, [r7, #8]
 80125f8:	691b      	ldr	r3, [r3, #16]
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d106      	bne.n	801260c <pbuf_free+0x9c>
 80125fe:	4b1d      	ldr	r3, [pc, #116]	@ (8012674 <pbuf_free+0x104>)
 8012600:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8012604:	491f      	ldr	r1, [pc, #124]	@ (8012684 <pbuf_free+0x114>)
 8012606:	481d      	ldr	r0, [pc, #116]	@ (801267c <pbuf_free+0x10c>)
 8012608:	f00b fee4 	bl	801e3d4 <iprintf>
        pc->custom_free_function(p);
 801260c:	68bb      	ldr	r3, [r7, #8]
 801260e:	691b      	ldr	r3, [r3, #16]
 8012610:	6878      	ldr	r0, [r7, #4]
 8012612:	4798      	blx	r3
 8012614:	e01d      	b.n	8012652 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8012616:	7bfb      	ldrb	r3, [r7, #15]
 8012618:	2b02      	cmp	r3, #2
 801261a:	d104      	bne.n	8012626 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 801261c:	6879      	ldr	r1, [r7, #4]
 801261e:	200d      	movs	r0, #13
 8012620:	f7ff f894 	bl	801174c <memp_free>
 8012624:	e015      	b.n	8012652 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8012626:	7bfb      	ldrb	r3, [r7, #15]
 8012628:	2b01      	cmp	r3, #1
 801262a:	d104      	bne.n	8012636 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 801262c:	6879      	ldr	r1, [r7, #4]
 801262e:	200c      	movs	r0, #12
 8012630:	f7ff f88c 	bl	801174c <memp_free>
 8012634:	e00d      	b.n	8012652 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8012636:	7bfb      	ldrb	r3, [r7, #15]
 8012638:	2b00      	cmp	r3, #0
 801263a:	d103      	bne.n	8012644 <pbuf_free+0xd4>
          mem_free(p);
 801263c:	6878      	ldr	r0, [r7, #4]
 801263e:	f7fe fcd1 	bl	8010fe4 <mem_free>
 8012642:	e006      	b.n	8012652 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8012644:	4b0b      	ldr	r3, [pc, #44]	@ (8012674 <pbuf_free+0x104>)
 8012646:	f240 320f 	movw	r2, #783	@ 0x30f
 801264a:	490f      	ldr	r1, [pc, #60]	@ (8012688 <pbuf_free+0x118>)
 801264c:	480b      	ldr	r0, [pc, #44]	@ (801267c <pbuf_free+0x10c>)
 801264e:	f00b fec1 	bl	801e3d4 <iprintf>
        }
      }
      count++;
 8012652:	7ffb      	ldrb	r3, [r7, #31]
 8012654:	3301      	adds	r3, #1
 8012656:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8012658:	693b      	ldr	r3, [r7, #16]
 801265a:	607b      	str	r3, [r7, #4]
 801265c:	e001      	b.n	8012662 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 801265e:	2300      	movs	r3, #0
 8012660:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	2b00      	cmp	r3, #0
 8012666:	d199      	bne.n	801259c <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8012668:	7ffb      	ldrb	r3, [r7, #31]
}
 801266a:	4618      	mov	r0, r3
 801266c:	3720      	adds	r7, #32
 801266e:	46bd      	mov	sp, r7
 8012670:	bd80      	pop	{r7, pc}
 8012672:	bf00      	nop
 8012674:	0802272c 	.word	0x0802272c
 8012678:	08022890 	.word	0x08022890
 801267c:	0802278c 	.word	0x0802278c
 8012680:	080228bc 	.word	0x080228bc
 8012684:	080228d4 	.word	0x080228d4
 8012688:	080228f8 	.word	0x080228f8

0801268c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 801268c:	b480      	push	{r7}
 801268e:	b085      	sub	sp, #20
 8012690:	af00      	add	r7, sp, #0
 8012692:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8012694:	2300      	movs	r3, #0
 8012696:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8012698:	e005      	b.n	80126a6 <pbuf_clen+0x1a>
    ++len;
 801269a:	89fb      	ldrh	r3, [r7, #14]
 801269c:	3301      	adds	r3, #1
 801269e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	681b      	ldr	r3, [r3, #0]
 80126a4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	d1f6      	bne.n	801269a <pbuf_clen+0xe>
  }
  return len;
 80126ac:	89fb      	ldrh	r3, [r7, #14]
}
 80126ae:	4618      	mov	r0, r3
 80126b0:	3714      	adds	r7, #20
 80126b2:	46bd      	mov	sp, r7
 80126b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126b8:	4770      	bx	lr
	...

080126bc <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 80126bc:	b580      	push	{r7, lr}
 80126be:	b084      	sub	sp, #16
 80126c0:	af00      	add	r7, sp, #0
 80126c2:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d016      	beq.n	80126f8 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 80126ca:	f00a f841 	bl	801c750 <sys_arch_protect>
 80126ce:	60f8      	str	r0, [r7, #12]
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	7b9b      	ldrb	r3, [r3, #14]
 80126d4:	3301      	adds	r3, #1
 80126d6:	b2da      	uxtb	r2, r3
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	739a      	strb	r2, [r3, #14]
 80126dc:	68f8      	ldr	r0, [r7, #12]
 80126de:	f00a f845 	bl	801c76c <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	7b9b      	ldrb	r3, [r3, #14]
 80126e6:	2b00      	cmp	r3, #0
 80126e8:	d106      	bne.n	80126f8 <pbuf_ref+0x3c>
 80126ea:	4b05      	ldr	r3, [pc, #20]	@ (8012700 <pbuf_ref+0x44>)
 80126ec:	f240 3242 	movw	r2, #834	@ 0x342
 80126f0:	4904      	ldr	r1, [pc, #16]	@ (8012704 <pbuf_ref+0x48>)
 80126f2:	4805      	ldr	r0, [pc, #20]	@ (8012708 <pbuf_ref+0x4c>)
 80126f4:	f00b fe6e 	bl	801e3d4 <iprintf>
  }
}
 80126f8:	bf00      	nop
 80126fa:	3710      	adds	r7, #16
 80126fc:	46bd      	mov	sp, r7
 80126fe:	bd80      	pop	{r7, pc}
 8012700:	0802272c 	.word	0x0802272c
 8012704:	0802290c 	.word	0x0802290c
 8012708:	0802278c 	.word	0x0802278c

0801270c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 801270c:	b580      	push	{r7, lr}
 801270e:	b084      	sub	sp, #16
 8012710:	af00      	add	r7, sp, #0
 8012712:	6078      	str	r0, [r7, #4]
 8012714:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8012716:	687b      	ldr	r3, [r7, #4]
 8012718:	2b00      	cmp	r3, #0
 801271a:	d002      	beq.n	8012722 <pbuf_cat+0x16>
 801271c:	683b      	ldr	r3, [r7, #0]
 801271e:	2b00      	cmp	r3, #0
 8012720:	d107      	bne.n	8012732 <pbuf_cat+0x26>
 8012722:	4b20      	ldr	r3, [pc, #128]	@ (80127a4 <pbuf_cat+0x98>)
 8012724:	f240 3259 	movw	r2, #857	@ 0x359
 8012728:	491f      	ldr	r1, [pc, #124]	@ (80127a8 <pbuf_cat+0x9c>)
 801272a:	4820      	ldr	r0, [pc, #128]	@ (80127ac <pbuf_cat+0xa0>)
 801272c:	f00b fe52 	bl	801e3d4 <iprintf>
 8012730:	e034      	b.n	801279c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	60fb      	str	r3, [r7, #12]
 8012736:	e00a      	b.n	801274e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8012738:	68fb      	ldr	r3, [r7, #12]
 801273a:	891a      	ldrh	r2, [r3, #8]
 801273c:	683b      	ldr	r3, [r7, #0]
 801273e:	891b      	ldrh	r3, [r3, #8]
 8012740:	4413      	add	r3, r2
 8012742:	b29a      	uxth	r2, r3
 8012744:	68fb      	ldr	r3, [r7, #12]
 8012746:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8012748:	68fb      	ldr	r3, [r7, #12]
 801274a:	681b      	ldr	r3, [r3, #0]
 801274c:	60fb      	str	r3, [r7, #12]
 801274e:	68fb      	ldr	r3, [r7, #12]
 8012750:	681b      	ldr	r3, [r3, #0]
 8012752:	2b00      	cmp	r3, #0
 8012754:	d1f0      	bne.n	8012738 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8012756:	68fb      	ldr	r3, [r7, #12]
 8012758:	891a      	ldrh	r2, [r3, #8]
 801275a:	68fb      	ldr	r3, [r7, #12]
 801275c:	895b      	ldrh	r3, [r3, #10]
 801275e:	429a      	cmp	r2, r3
 8012760:	d006      	beq.n	8012770 <pbuf_cat+0x64>
 8012762:	4b10      	ldr	r3, [pc, #64]	@ (80127a4 <pbuf_cat+0x98>)
 8012764:	f240 3262 	movw	r2, #866	@ 0x362
 8012768:	4911      	ldr	r1, [pc, #68]	@ (80127b0 <pbuf_cat+0xa4>)
 801276a:	4810      	ldr	r0, [pc, #64]	@ (80127ac <pbuf_cat+0xa0>)
 801276c:	f00b fe32 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8012770:	68fb      	ldr	r3, [r7, #12]
 8012772:	681b      	ldr	r3, [r3, #0]
 8012774:	2b00      	cmp	r3, #0
 8012776:	d006      	beq.n	8012786 <pbuf_cat+0x7a>
 8012778:	4b0a      	ldr	r3, [pc, #40]	@ (80127a4 <pbuf_cat+0x98>)
 801277a:	f240 3263 	movw	r2, #867	@ 0x363
 801277e:	490d      	ldr	r1, [pc, #52]	@ (80127b4 <pbuf_cat+0xa8>)
 8012780:	480a      	ldr	r0, [pc, #40]	@ (80127ac <pbuf_cat+0xa0>)
 8012782:	f00b fe27 	bl	801e3d4 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8012786:	68fb      	ldr	r3, [r7, #12]
 8012788:	891a      	ldrh	r2, [r3, #8]
 801278a:	683b      	ldr	r3, [r7, #0]
 801278c:	891b      	ldrh	r3, [r3, #8]
 801278e:	4413      	add	r3, r2
 8012790:	b29a      	uxth	r2, r3
 8012792:	68fb      	ldr	r3, [r7, #12]
 8012794:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8012796:	68fb      	ldr	r3, [r7, #12]
 8012798:	683a      	ldr	r2, [r7, #0]
 801279a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 801279c:	3710      	adds	r7, #16
 801279e:	46bd      	mov	sp, r7
 80127a0:	bd80      	pop	{r7, pc}
 80127a2:	bf00      	nop
 80127a4:	0802272c 	.word	0x0802272c
 80127a8:	08022920 	.word	0x08022920
 80127ac:	0802278c 	.word	0x0802278c
 80127b0:	08022958 	.word	0x08022958
 80127b4:	08022988 	.word	0x08022988

080127b8 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 80127b8:	b580      	push	{r7, lr}
 80127ba:	b082      	sub	sp, #8
 80127bc:	af00      	add	r7, sp, #0
 80127be:	6078      	str	r0, [r7, #4]
 80127c0:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 80127c2:	6839      	ldr	r1, [r7, #0]
 80127c4:	6878      	ldr	r0, [r7, #4]
 80127c6:	f7ff ffa1 	bl	801270c <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 80127ca:	6838      	ldr	r0, [r7, #0]
 80127cc:	f7ff ff76 	bl	80126bc <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 80127d0:	bf00      	nop
 80127d2:	3708      	adds	r7, #8
 80127d4:	46bd      	mov	sp, r7
 80127d6:	bd80      	pop	{r7, pc}

080127d8 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80127d8:	b580      	push	{r7, lr}
 80127da:	b086      	sub	sp, #24
 80127dc:	af00      	add	r7, sp, #0
 80127de:	6078      	str	r0, [r7, #4]
 80127e0:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 80127e2:	2300      	movs	r3, #0
 80127e4:	617b      	str	r3, [r7, #20]
 80127e6:	2300      	movs	r3, #0
 80127e8:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80127ea:	687b      	ldr	r3, [r7, #4]
 80127ec:	2b00      	cmp	r3, #0
 80127ee:	d008      	beq.n	8012802 <pbuf_copy+0x2a>
 80127f0:	683b      	ldr	r3, [r7, #0]
 80127f2:	2b00      	cmp	r3, #0
 80127f4:	d005      	beq.n	8012802 <pbuf_copy+0x2a>
 80127f6:	687b      	ldr	r3, [r7, #4]
 80127f8:	891a      	ldrh	r2, [r3, #8]
 80127fa:	683b      	ldr	r3, [r7, #0]
 80127fc:	891b      	ldrh	r3, [r3, #8]
 80127fe:	429a      	cmp	r2, r3
 8012800:	d209      	bcs.n	8012816 <pbuf_copy+0x3e>
 8012802:	4b57      	ldr	r3, [pc, #348]	@ (8012960 <pbuf_copy+0x188>)
 8012804:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8012808:	4956      	ldr	r1, [pc, #344]	@ (8012964 <pbuf_copy+0x18c>)
 801280a:	4857      	ldr	r0, [pc, #348]	@ (8012968 <pbuf_copy+0x190>)
 801280c:	f00b fde2 	bl	801e3d4 <iprintf>
 8012810:	f06f 030f 	mvn.w	r3, #15
 8012814:	e09f      	b.n	8012956 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8012816:	687b      	ldr	r3, [r7, #4]
 8012818:	895b      	ldrh	r3, [r3, #10]
 801281a:	461a      	mov	r2, r3
 801281c:	697b      	ldr	r3, [r7, #20]
 801281e:	1ad2      	subs	r2, r2, r3
 8012820:	683b      	ldr	r3, [r7, #0]
 8012822:	895b      	ldrh	r3, [r3, #10]
 8012824:	4619      	mov	r1, r3
 8012826:	693b      	ldr	r3, [r7, #16]
 8012828:	1acb      	subs	r3, r1, r3
 801282a:	429a      	cmp	r2, r3
 801282c:	d306      	bcc.n	801283c <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801282e:	683b      	ldr	r3, [r7, #0]
 8012830:	895b      	ldrh	r3, [r3, #10]
 8012832:	461a      	mov	r2, r3
 8012834:	693b      	ldr	r3, [r7, #16]
 8012836:	1ad3      	subs	r3, r2, r3
 8012838:	60fb      	str	r3, [r7, #12]
 801283a:	e005      	b.n	8012848 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	895b      	ldrh	r3, [r3, #10]
 8012840:	461a      	mov	r2, r3
 8012842:	697b      	ldr	r3, [r7, #20]
 8012844:	1ad3      	subs	r3, r2, r3
 8012846:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	685a      	ldr	r2, [r3, #4]
 801284c:	697b      	ldr	r3, [r7, #20]
 801284e:	18d0      	adds	r0, r2, r3
 8012850:	683b      	ldr	r3, [r7, #0]
 8012852:	685a      	ldr	r2, [r3, #4]
 8012854:	693b      	ldr	r3, [r7, #16]
 8012856:	4413      	add	r3, r2
 8012858:	68fa      	ldr	r2, [r7, #12]
 801285a:	4619      	mov	r1, r3
 801285c:	f00b feb6 	bl	801e5cc <memcpy>
    offset_to += len;
 8012860:	697a      	ldr	r2, [r7, #20]
 8012862:	68fb      	ldr	r3, [r7, #12]
 8012864:	4413      	add	r3, r2
 8012866:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8012868:	693a      	ldr	r2, [r7, #16]
 801286a:	68fb      	ldr	r3, [r7, #12]
 801286c:	4413      	add	r3, r2
 801286e:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	895b      	ldrh	r3, [r3, #10]
 8012874:	461a      	mov	r2, r3
 8012876:	697b      	ldr	r3, [r7, #20]
 8012878:	4293      	cmp	r3, r2
 801287a:	d906      	bls.n	801288a <pbuf_copy+0xb2>
 801287c:	4b38      	ldr	r3, [pc, #224]	@ (8012960 <pbuf_copy+0x188>)
 801287e:	f240 32d9 	movw	r2, #985	@ 0x3d9
 8012882:	493a      	ldr	r1, [pc, #232]	@ (801296c <pbuf_copy+0x194>)
 8012884:	4838      	ldr	r0, [pc, #224]	@ (8012968 <pbuf_copy+0x190>)
 8012886:	f00b fda5 	bl	801e3d4 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 801288a:	683b      	ldr	r3, [r7, #0]
 801288c:	895b      	ldrh	r3, [r3, #10]
 801288e:	461a      	mov	r2, r3
 8012890:	693b      	ldr	r3, [r7, #16]
 8012892:	4293      	cmp	r3, r2
 8012894:	d906      	bls.n	80128a4 <pbuf_copy+0xcc>
 8012896:	4b32      	ldr	r3, [pc, #200]	@ (8012960 <pbuf_copy+0x188>)
 8012898:	f240 32da 	movw	r2, #986	@ 0x3da
 801289c:	4934      	ldr	r1, [pc, #208]	@ (8012970 <pbuf_copy+0x198>)
 801289e:	4832      	ldr	r0, [pc, #200]	@ (8012968 <pbuf_copy+0x190>)
 80128a0:	f00b fd98 	bl	801e3d4 <iprintf>
    if (offset_from >= p_from->len) {
 80128a4:	683b      	ldr	r3, [r7, #0]
 80128a6:	895b      	ldrh	r3, [r3, #10]
 80128a8:	461a      	mov	r2, r3
 80128aa:	693b      	ldr	r3, [r7, #16]
 80128ac:	4293      	cmp	r3, r2
 80128ae:	d304      	bcc.n	80128ba <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 80128b0:	2300      	movs	r3, #0
 80128b2:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 80128b4:	683b      	ldr	r3, [r7, #0]
 80128b6:	681b      	ldr	r3, [r3, #0]
 80128b8:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	895b      	ldrh	r3, [r3, #10]
 80128be:	461a      	mov	r2, r3
 80128c0:	697b      	ldr	r3, [r7, #20]
 80128c2:	4293      	cmp	r3, r2
 80128c4:	d114      	bne.n	80128f0 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 80128c6:	2300      	movs	r3, #0
 80128c8:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	681b      	ldr	r3, [r3, #0]
 80128ce:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	2b00      	cmp	r3, #0
 80128d4:	d10c      	bne.n	80128f0 <pbuf_copy+0x118>
 80128d6:	683b      	ldr	r3, [r7, #0]
 80128d8:	2b00      	cmp	r3, #0
 80128da:	d009      	beq.n	80128f0 <pbuf_copy+0x118>
 80128dc:	4b20      	ldr	r3, [pc, #128]	@ (8012960 <pbuf_copy+0x188>)
 80128de:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 80128e2:	4924      	ldr	r1, [pc, #144]	@ (8012974 <pbuf_copy+0x19c>)
 80128e4:	4820      	ldr	r0, [pc, #128]	@ (8012968 <pbuf_copy+0x190>)
 80128e6:	f00b fd75 	bl	801e3d4 <iprintf>
 80128ea:	f06f 030f 	mvn.w	r3, #15
 80128ee:	e032      	b.n	8012956 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 80128f0:	683b      	ldr	r3, [r7, #0]
 80128f2:	2b00      	cmp	r3, #0
 80128f4:	d013      	beq.n	801291e <pbuf_copy+0x146>
 80128f6:	683b      	ldr	r3, [r7, #0]
 80128f8:	895a      	ldrh	r2, [r3, #10]
 80128fa:	683b      	ldr	r3, [r7, #0]
 80128fc:	891b      	ldrh	r3, [r3, #8]
 80128fe:	429a      	cmp	r2, r3
 8012900:	d10d      	bne.n	801291e <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8012902:	683b      	ldr	r3, [r7, #0]
 8012904:	681b      	ldr	r3, [r3, #0]
 8012906:	2b00      	cmp	r3, #0
 8012908:	d009      	beq.n	801291e <pbuf_copy+0x146>
 801290a:	4b15      	ldr	r3, [pc, #84]	@ (8012960 <pbuf_copy+0x188>)
 801290c:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8012910:	4919      	ldr	r1, [pc, #100]	@ (8012978 <pbuf_copy+0x1a0>)
 8012912:	4815      	ldr	r0, [pc, #84]	@ (8012968 <pbuf_copy+0x190>)
 8012914:	f00b fd5e 	bl	801e3d4 <iprintf>
 8012918:	f06f 0305 	mvn.w	r3, #5
 801291c:	e01b      	b.n	8012956 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	2b00      	cmp	r3, #0
 8012922:	d013      	beq.n	801294c <pbuf_copy+0x174>
 8012924:	687b      	ldr	r3, [r7, #4]
 8012926:	895a      	ldrh	r2, [r3, #10]
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	891b      	ldrh	r3, [r3, #8]
 801292c:	429a      	cmp	r2, r3
 801292e:	d10d      	bne.n	801294c <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	681b      	ldr	r3, [r3, #0]
 8012934:	2b00      	cmp	r3, #0
 8012936:	d009      	beq.n	801294c <pbuf_copy+0x174>
 8012938:	4b09      	ldr	r3, [pc, #36]	@ (8012960 <pbuf_copy+0x188>)
 801293a:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 801293e:	490e      	ldr	r1, [pc, #56]	@ (8012978 <pbuf_copy+0x1a0>)
 8012940:	4809      	ldr	r0, [pc, #36]	@ (8012968 <pbuf_copy+0x190>)
 8012942:	f00b fd47 	bl	801e3d4 <iprintf>
 8012946:	f06f 0305 	mvn.w	r3, #5
 801294a:	e004      	b.n	8012956 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 801294c:	683b      	ldr	r3, [r7, #0]
 801294e:	2b00      	cmp	r3, #0
 8012950:	f47f af61 	bne.w	8012816 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8012954:	2300      	movs	r3, #0
}
 8012956:	4618      	mov	r0, r3
 8012958:	3718      	adds	r7, #24
 801295a:	46bd      	mov	sp, r7
 801295c:	bd80      	pop	{r7, pc}
 801295e:	bf00      	nop
 8012960:	0802272c 	.word	0x0802272c
 8012964:	080229d4 	.word	0x080229d4
 8012968:	0802278c 	.word	0x0802278c
 801296c:	08022a04 	.word	0x08022a04
 8012970:	08022a1c 	.word	0x08022a1c
 8012974:	08022a38 	.word	0x08022a38
 8012978:	08022a48 	.word	0x08022a48

0801297c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 801297c:	b580      	push	{r7, lr}
 801297e:	b088      	sub	sp, #32
 8012980:	af00      	add	r7, sp, #0
 8012982:	60f8      	str	r0, [r7, #12]
 8012984:	60b9      	str	r1, [r7, #8]
 8012986:	4611      	mov	r1, r2
 8012988:	461a      	mov	r2, r3
 801298a:	460b      	mov	r3, r1
 801298c:	80fb      	strh	r3, [r7, #6]
 801298e:	4613      	mov	r3, r2
 8012990:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8012992:	2300      	movs	r3, #0
 8012994:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8012996:	2300      	movs	r3, #0
 8012998:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 801299a:	68fb      	ldr	r3, [r7, #12]
 801299c:	2b00      	cmp	r3, #0
 801299e:	d108      	bne.n	80129b2 <pbuf_copy_partial+0x36>
 80129a0:	4b2b      	ldr	r3, [pc, #172]	@ (8012a50 <pbuf_copy_partial+0xd4>)
 80129a2:	f240 420a 	movw	r2, #1034	@ 0x40a
 80129a6:	492b      	ldr	r1, [pc, #172]	@ (8012a54 <pbuf_copy_partial+0xd8>)
 80129a8:	482b      	ldr	r0, [pc, #172]	@ (8012a58 <pbuf_copy_partial+0xdc>)
 80129aa:	f00b fd13 	bl	801e3d4 <iprintf>
 80129ae:	2300      	movs	r3, #0
 80129b0:	e04a      	b.n	8012a48 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80129b2:	68bb      	ldr	r3, [r7, #8]
 80129b4:	2b00      	cmp	r3, #0
 80129b6:	d108      	bne.n	80129ca <pbuf_copy_partial+0x4e>
 80129b8:	4b25      	ldr	r3, [pc, #148]	@ (8012a50 <pbuf_copy_partial+0xd4>)
 80129ba:	f240 420b 	movw	r2, #1035	@ 0x40b
 80129be:	4927      	ldr	r1, [pc, #156]	@ (8012a5c <pbuf_copy_partial+0xe0>)
 80129c0:	4825      	ldr	r0, [pc, #148]	@ (8012a58 <pbuf_copy_partial+0xdc>)
 80129c2:	f00b fd07 	bl	801e3d4 <iprintf>
 80129c6:	2300      	movs	r3, #0
 80129c8:	e03e      	b.n	8012a48 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80129ca:	68fb      	ldr	r3, [r7, #12]
 80129cc:	61fb      	str	r3, [r7, #28]
 80129ce:	e034      	b.n	8012a3a <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 80129d0:	88bb      	ldrh	r3, [r7, #4]
 80129d2:	2b00      	cmp	r3, #0
 80129d4:	d00a      	beq.n	80129ec <pbuf_copy_partial+0x70>
 80129d6:	69fb      	ldr	r3, [r7, #28]
 80129d8:	895b      	ldrh	r3, [r3, #10]
 80129da:	88ba      	ldrh	r2, [r7, #4]
 80129dc:	429a      	cmp	r2, r3
 80129de:	d305      	bcc.n	80129ec <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 80129e0:	69fb      	ldr	r3, [r7, #28]
 80129e2:	895b      	ldrh	r3, [r3, #10]
 80129e4:	88ba      	ldrh	r2, [r7, #4]
 80129e6:	1ad3      	subs	r3, r2, r3
 80129e8:	80bb      	strh	r3, [r7, #4]
 80129ea:	e023      	b.n	8012a34 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 80129ec:	69fb      	ldr	r3, [r7, #28]
 80129ee:	895a      	ldrh	r2, [r3, #10]
 80129f0:	88bb      	ldrh	r3, [r7, #4]
 80129f2:	1ad3      	subs	r3, r2, r3
 80129f4:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 80129f6:	8b3a      	ldrh	r2, [r7, #24]
 80129f8:	88fb      	ldrh	r3, [r7, #6]
 80129fa:	429a      	cmp	r2, r3
 80129fc:	d901      	bls.n	8012a02 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 80129fe:	88fb      	ldrh	r3, [r7, #6]
 8012a00:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8012a02:	8b7b      	ldrh	r3, [r7, #26]
 8012a04:	68ba      	ldr	r2, [r7, #8]
 8012a06:	18d0      	adds	r0, r2, r3
 8012a08:	69fb      	ldr	r3, [r7, #28]
 8012a0a:	685a      	ldr	r2, [r3, #4]
 8012a0c:	88bb      	ldrh	r3, [r7, #4]
 8012a0e:	4413      	add	r3, r2
 8012a10:	8b3a      	ldrh	r2, [r7, #24]
 8012a12:	4619      	mov	r1, r3
 8012a14:	f00b fdda 	bl	801e5cc <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8012a18:	8afa      	ldrh	r2, [r7, #22]
 8012a1a:	8b3b      	ldrh	r3, [r7, #24]
 8012a1c:	4413      	add	r3, r2
 8012a1e:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8012a20:	8b7a      	ldrh	r2, [r7, #26]
 8012a22:	8b3b      	ldrh	r3, [r7, #24]
 8012a24:	4413      	add	r3, r2
 8012a26:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8012a28:	88fa      	ldrh	r2, [r7, #6]
 8012a2a:	8b3b      	ldrh	r3, [r7, #24]
 8012a2c:	1ad3      	subs	r3, r2, r3
 8012a2e:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8012a30:	2300      	movs	r3, #0
 8012a32:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8012a34:	69fb      	ldr	r3, [r7, #28]
 8012a36:	681b      	ldr	r3, [r3, #0]
 8012a38:	61fb      	str	r3, [r7, #28]
 8012a3a:	88fb      	ldrh	r3, [r7, #6]
 8012a3c:	2b00      	cmp	r3, #0
 8012a3e:	d002      	beq.n	8012a46 <pbuf_copy_partial+0xca>
 8012a40:	69fb      	ldr	r3, [r7, #28]
 8012a42:	2b00      	cmp	r3, #0
 8012a44:	d1c4      	bne.n	80129d0 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8012a46:	8afb      	ldrh	r3, [r7, #22]
}
 8012a48:	4618      	mov	r0, r3
 8012a4a:	3720      	adds	r7, #32
 8012a4c:	46bd      	mov	sp, r7
 8012a4e:	bd80      	pop	{r7, pc}
 8012a50:	0802272c 	.word	0x0802272c
 8012a54:	08022a74 	.word	0x08022a74
 8012a58:	0802278c 	.word	0x0802278c
 8012a5c:	08022a94 	.word	0x08022a94

08012a60 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8012a60:	b580      	push	{r7, lr}
 8012a62:	b084      	sub	sp, #16
 8012a64:	af00      	add	r7, sp, #0
 8012a66:	4603      	mov	r3, r0
 8012a68:	603a      	str	r2, [r7, #0]
 8012a6a:	71fb      	strb	r3, [r7, #7]
 8012a6c:	460b      	mov	r3, r1
 8012a6e:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8012a70:	683b      	ldr	r3, [r7, #0]
 8012a72:	8919      	ldrh	r1, [r3, #8]
 8012a74:	88ba      	ldrh	r2, [r7, #4]
 8012a76:	79fb      	ldrb	r3, [r7, #7]
 8012a78:	4618      	mov	r0, r3
 8012a7a:	f7ff fa63 	bl	8011f44 <pbuf_alloc>
 8012a7e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8012a80:	68fb      	ldr	r3, [r7, #12]
 8012a82:	2b00      	cmp	r3, #0
 8012a84:	d101      	bne.n	8012a8a <pbuf_clone+0x2a>
    return NULL;
 8012a86:	2300      	movs	r3, #0
 8012a88:	e011      	b.n	8012aae <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8012a8a:	6839      	ldr	r1, [r7, #0]
 8012a8c:	68f8      	ldr	r0, [r7, #12]
 8012a8e:	f7ff fea3 	bl	80127d8 <pbuf_copy>
 8012a92:	4603      	mov	r3, r0
 8012a94:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8012a96:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8012a9a:	2b00      	cmp	r3, #0
 8012a9c:	d006      	beq.n	8012aac <pbuf_clone+0x4c>
 8012a9e:	4b06      	ldr	r3, [pc, #24]	@ (8012ab8 <pbuf_clone+0x58>)
 8012aa0:	f240 5224 	movw	r2, #1316	@ 0x524
 8012aa4:	4905      	ldr	r1, [pc, #20]	@ (8012abc <pbuf_clone+0x5c>)
 8012aa6:	4806      	ldr	r0, [pc, #24]	@ (8012ac0 <pbuf_clone+0x60>)
 8012aa8:	f00b fc94 	bl	801e3d4 <iprintf>
  return q;
 8012aac:	68fb      	ldr	r3, [r7, #12]
}
 8012aae:	4618      	mov	r0, r3
 8012ab0:	3710      	adds	r7, #16
 8012ab2:	46bd      	mov	sp, r7
 8012ab4:	bd80      	pop	{r7, pc}
 8012ab6:	bf00      	nop
 8012ab8:	0802272c 	.word	0x0802272c
 8012abc:	08022ba0 	.word	0x08022ba0
 8012ac0:	0802278c 	.word	0x0802278c

08012ac4 <raw_input_local_match>:
/** The list of RAW PCBs */
static struct raw_pcb *raw_pcbs;

static u8_t
raw_input_local_match(struct raw_pcb *pcb, u8_t broadcast)
{
 8012ac4:	b480      	push	{r7}
 8012ac6:	b083      	sub	sp, #12
 8012ac8:	af00      	add	r7, sp, #0
 8012aca:	6078      	str	r0, [r7, #4]
 8012acc:	460b      	mov	r3, r1
 8012ace:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	7a1b      	ldrb	r3, [r3, #8]
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	d00b      	beq.n	8012af0 <raw_input_local_match+0x2c>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012ad8:	687b      	ldr	r3, [r7, #4]
 8012ada:	7a1a      	ldrb	r2, [r3, #8]
 8012adc:	4b15      	ldr	r3, [pc, #84]	@ (8012b34 <raw_input_local_match+0x70>)
 8012ade:	685b      	ldr	r3, [r3, #4]
 8012ae0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012ae4:	3301      	adds	r3, #1
 8012ae6:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012ae8:	429a      	cmp	r2, r3
 8012aea:	d001      	beq.n	8012af0 <raw_input_local_match+0x2c>
    return 0;
 8012aec:	2300      	movs	r3, #0
 8012aee:	e01b      	b.n	8012b28 <raw_input_local_match+0x64>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: receive all broadcasts
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8012af0:	78fb      	ldrb	r3, [r7, #3]
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	d008      	beq.n	8012b08 <raw_input_local_match+0x44>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip))) {
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	2b00      	cmp	r3, #0
 8012afa:	d003      	beq.n	8012b04 <raw_input_local_match+0x40>
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	681b      	ldr	r3, [r3, #0]
 8012b00:	2b00      	cmp	r3, #0
 8012b02:	d110      	bne.n	8012b26 <raw_input_local_match+0x62>
          return 1;
 8012b04:	2301      	movs	r3, #1
 8012b06:	e00f      	b.n	8012b28 <raw_input_local_match+0x64>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: catch all or exact match */
      if (ip_addr_isany(&pcb->local_ip) ||
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	2b00      	cmp	r3, #0
 8012b0c:	d009      	beq.n	8012b22 <raw_input_local_match+0x5e>
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	681b      	ldr	r3, [r3, #0]
 8012b12:	2b00      	cmp	r3, #0
 8012b14:	d005      	beq.n	8012b22 <raw_input_local_match+0x5e>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	681a      	ldr	r2, [r3, #0]
 8012b1a:	4b06      	ldr	r3, [pc, #24]	@ (8012b34 <raw_input_local_match+0x70>)
 8012b1c:	695b      	ldr	r3, [r3, #20]
      if (ip_addr_isany(&pcb->local_ip) ||
 8012b1e:	429a      	cmp	r2, r3
 8012b20:	d101      	bne.n	8012b26 <raw_input_local_match+0x62>
        return 1;
 8012b22:	2301      	movs	r3, #1
 8012b24:	e000      	b.n	8012b28 <raw_input_local_match+0x64>
      }
  }

  return 0;
 8012b26:	2300      	movs	r3, #0
}
 8012b28:	4618      	mov	r0, r3
 8012b2a:	370c      	adds	r7, #12
 8012b2c:	46bd      	mov	sp, r7
 8012b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b32:	4770      	bx	lr
 8012b34:	2000c1c0 	.word	0x2000c1c0

08012b38 <raw_input>:
 *           caller).
 *
 */
raw_input_state_t
raw_input(struct pbuf *p, struct netif *inp)
{
 8012b38:	b590      	push	{r4, r7, lr}
 8012b3a:	b089      	sub	sp, #36	@ 0x24
 8012b3c:	af00      	add	r7, sp, #0
 8012b3e:	6078      	str	r0, [r7, #4]
 8012b40:	6039      	str	r1, [r7, #0]
  struct raw_pcb *pcb, *prev;
  s16_t proto;
  raw_input_state_t ret = RAW_INPUT_NONE;
 8012b42:	2300      	movs	r3, #0
 8012b44:	75fb      	strb	r3, [r7, #23]
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8012b46:	4b37      	ldr	r3, [pc, #220]	@ (8012c24 <raw_input+0xec>)
 8012b48:	695b      	ldr	r3, [r3, #20]
 8012b4a:	4a36      	ldr	r2, [pc, #216]	@ (8012c24 <raw_input+0xec>)
 8012b4c:	6812      	ldr	r2, [r2, #0]
 8012b4e:	4611      	mov	r1, r2
 8012b50:	4618      	mov	r0, r3
 8012b52:	f008 fce3 	bl	801b51c <ip4_addr_isbroadcast_u32>
 8012b56:	4603      	mov	r3, r0
 8012b58:	75bb      	strb	r3, [r7, #22]
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	685b      	ldr	r3, [r3, #4]
 8012b5e:	7a5b      	ldrb	r3, [r3, #9]
 8012b60:	82bb      	strh	r3, [r7, #20]
  }
#endif /* LWIP_IPV4 */

  prev = NULL;
 8012b62:	2300      	movs	r3, #0
 8012b64:	61bb      	str	r3, [r7, #24]
  pcb = raw_pcbs;
 8012b66:	4b30      	ldr	r3, [pc, #192]	@ (8012c28 <raw_input+0xf0>)
 8012b68:	681b      	ldr	r3, [r3, #0]
 8012b6a:	61fb      	str	r3, [r7, #28]
  /* loop through all raw pcbs until the packet is eaten by one */
  /* this allows multiple pcbs to match against the packet by design */
  while (pcb != NULL) {
 8012b6c:	e052      	b.n	8012c14 <raw_input+0xdc>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8012b6e:	69fb      	ldr	r3, [r7, #28]
 8012b70:	7c1b      	ldrb	r3, [r3, #16]
 8012b72:	461a      	mov	r2, r3
 8012b74:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8012b78:	429a      	cmp	r2, r3
 8012b7a:	d146      	bne.n	8012c0a <raw_input+0xd2>
 8012b7c:	7dbb      	ldrb	r3, [r7, #22]
 8012b7e:	4619      	mov	r1, r3
 8012b80:	69f8      	ldr	r0, [r7, #28]
 8012b82:	f7ff ff9f 	bl	8012ac4 <raw_input_local_match>
 8012b86:	4603      	mov	r3, r0
 8012b88:	2b00      	cmp	r3, #0
 8012b8a:	d03e      	beq.n	8012c0a <raw_input+0xd2>
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 8012b8c:	69fb      	ldr	r3, [r7, #28]
 8012b8e:	7c5b      	ldrb	r3, [r3, #17]
 8012b90:	f003 0301 	and.w	r3, r3, #1
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	d005      	beq.n	8012ba4 <raw_input+0x6c>
         ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8012b98:	69fb      	ldr	r3, [r7, #28]
 8012b9a:	685a      	ldr	r2, [r3, #4]
 8012b9c:	4b21      	ldr	r3, [pc, #132]	@ (8012c24 <raw_input+0xec>)
 8012b9e:	691b      	ldr	r3, [r3, #16]
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 8012ba0:	429a      	cmp	r2, r3
 8012ba2:	d132      	bne.n	8012c0a <raw_input+0xd2>
      /* receive callback function available? */
      if (pcb->recv != NULL) {
 8012ba4:	69fb      	ldr	r3, [r7, #28]
 8012ba6:	695b      	ldr	r3, [r3, #20]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d02e      	beq.n	8012c0a <raw_input+0xd2>
        u8_t eaten;
#ifndef LWIP_NOASSERT
        void *old_payload = p->payload;
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	685b      	ldr	r3, [r3, #4]
 8012bb0:	613b      	str	r3, [r7, #16]
#endif
        ret = RAW_INPUT_DELIVERED;
 8012bb2:	2302      	movs	r3, #2
 8012bb4:	75fb      	strb	r3, [r7, #23]
        /* the receive callback function did not eat the packet? */
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 8012bb6:	69fb      	ldr	r3, [r7, #28]
 8012bb8:	695c      	ldr	r4, [r3, #20]
 8012bba:	69fb      	ldr	r3, [r7, #28]
 8012bbc:	6998      	ldr	r0, [r3, #24]
 8012bbe:	4b1b      	ldr	r3, [pc, #108]	@ (8012c2c <raw_input+0xf4>)
 8012bc0:	687a      	ldr	r2, [r7, #4]
 8012bc2:	69f9      	ldr	r1, [r7, #28]
 8012bc4:	47a0      	blx	r4
 8012bc6:	4603      	mov	r3, r0
 8012bc8:	73fb      	strb	r3, [r7, #15]
        if (eaten != 0) {
 8012bca:	7bfb      	ldrb	r3, [r7, #15]
 8012bcc:	2b00      	cmp	r3, #0
 8012bce:	d011      	beq.n	8012bf4 <raw_input+0xbc>
          /* receive function ate the packet */
          p = NULL;
 8012bd0:	2300      	movs	r3, #0
 8012bd2:	607b      	str	r3, [r7, #4]
          if (prev != NULL) {
 8012bd4:	69bb      	ldr	r3, [r7, #24]
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d00a      	beq.n	8012bf0 <raw_input+0xb8>
            /* move the pcb to the front of raw_pcbs so that is
               found faster next time */
            prev->next = pcb->next;
 8012bda:	69fb      	ldr	r3, [r7, #28]
 8012bdc:	68da      	ldr	r2, [r3, #12]
 8012bde:	69bb      	ldr	r3, [r7, #24]
 8012be0:	60da      	str	r2, [r3, #12]
            pcb->next = raw_pcbs;
 8012be2:	4b11      	ldr	r3, [pc, #68]	@ (8012c28 <raw_input+0xf0>)
 8012be4:	681a      	ldr	r2, [r3, #0]
 8012be6:	69fb      	ldr	r3, [r7, #28]
 8012be8:	60da      	str	r2, [r3, #12]
            raw_pcbs = pcb;
 8012bea:	4a0f      	ldr	r2, [pc, #60]	@ (8012c28 <raw_input+0xf0>)
 8012bec:	69fb      	ldr	r3, [r7, #28]
 8012bee:	6013      	str	r3, [r2, #0]
          }
          return RAW_INPUT_EATEN;
 8012bf0:	2301      	movs	r3, #1
 8012bf2:	e013      	b.n	8012c1c <raw_input+0xe4>
        } else {
          /* sanity-check that the receive callback did not alter the pbuf */
          LWIP_ASSERT("raw pcb recv callback altered pbuf payload pointer without eating packet",
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	685b      	ldr	r3, [r3, #4]
 8012bf8:	693a      	ldr	r2, [r7, #16]
 8012bfa:	429a      	cmp	r2, r3
 8012bfc:	d005      	beq.n	8012c0a <raw_input+0xd2>
 8012bfe:	4b0c      	ldr	r3, [pc, #48]	@ (8012c30 <raw_input+0xf8>)
 8012c00:	22c0      	movs	r2, #192	@ 0xc0
 8012c02:	490c      	ldr	r1, [pc, #48]	@ (8012c34 <raw_input+0xfc>)
 8012c04:	480c      	ldr	r0, [pc, #48]	@ (8012c38 <raw_input+0x100>)
 8012c06:	f00b fbe5 	bl	801e3d4 <iprintf>
        }
      }
      /* no receive callback function was set for this raw PCB */
    }
    /* drop the packet */
    prev = pcb;
 8012c0a:	69fb      	ldr	r3, [r7, #28]
 8012c0c:	61bb      	str	r3, [r7, #24]
    pcb = pcb->next;
 8012c0e:	69fb      	ldr	r3, [r7, #28]
 8012c10:	68db      	ldr	r3, [r3, #12]
 8012c12:	61fb      	str	r3, [r7, #28]
  while (pcb != NULL) {
 8012c14:	69fb      	ldr	r3, [r7, #28]
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d1a9      	bne.n	8012b6e <raw_input+0x36>
  }
  return ret;
 8012c1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8012c1c:	4618      	mov	r0, r3
 8012c1e:	3724      	adds	r7, #36	@ 0x24
 8012c20:	46bd      	mov	sp, r7
 8012c22:	bd90      	pop	{r4, r7, pc}
 8012c24:	2000c1c0 	.word	0x2000c1c0
 8012c28:	2000f338 	.word	0x2000f338
 8012c2c:	2000c1d0 	.word	0x2000c1d0
 8012c30:	08022bb4 	.word	0x08022bb4
 8012c34:	08022be4 	.word	0x08022be4
 8012c38:	08022c30 	.word	0x08022c30

08012c3c <raw_bind>:
 *
 * @see raw_disconnect()
 */
err_t
raw_bind(struct raw_pcb *pcb, const ip_addr_t *ipaddr)
{
 8012c3c:	b480      	push	{r7}
 8012c3e:	b083      	sub	sp, #12
 8012c40:	af00      	add	r7, sp, #0
 8012c42:	6078      	str	r0, [r7, #4]
 8012c44:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb == NULL) || (ipaddr == NULL)) {
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	d002      	beq.n	8012c52 <raw_bind+0x16>
 8012c4c:	683b      	ldr	r3, [r7, #0]
 8012c4e:	2b00      	cmp	r3, #0
 8012c50:	d102      	bne.n	8012c58 <raw_bind+0x1c>
    return ERR_VAL;
 8012c52:	f06f 0305 	mvn.w	r3, #5
 8012c56:	e009      	b.n	8012c6c <raw_bind+0x30>
  }
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8012c58:	683b      	ldr	r3, [r7, #0]
 8012c5a:	2b00      	cmp	r3, #0
 8012c5c:	d002      	beq.n	8012c64 <raw_bind+0x28>
 8012c5e:	683b      	ldr	r3, [r7, #0]
 8012c60:	681b      	ldr	r3, [r3, #0]
 8012c62:	e000      	b.n	8012c66 <raw_bind+0x2a>
 8012c64:	2300      	movs	r3, #0
 8012c66:	687a      	ldr	r2, [r7, #4]
 8012c68:	6013      	str	r3, [r2, #0]
  if (IP_IS_V6(&pcb->local_ip) &&
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->local_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->local_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */
  return ERR_OK;
 8012c6a:	2300      	movs	r3, #0
}
 8012c6c:	4618      	mov	r0, r3
 8012c6e:	370c      	adds	r7, #12
 8012c70:	46bd      	mov	sp, r7
 8012c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c76:	4770      	bx	lr

08012c78 <raw_bind_netif>:
 *
 * @see raw_disconnect()
 */
void
raw_bind_netif(struct raw_pcb *pcb, const struct netif *netif)
{
 8012c78:	b480      	push	{r7}
 8012c7a:	b083      	sub	sp, #12
 8012c7c:	af00      	add	r7, sp, #0
 8012c7e:	6078      	str	r0, [r7, #4]
 8012c80:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (netif != NULL) {
 8012c82:	683b      	ldr	r3, [r7, #0]
 8012c84:	2b00      	cmp	r3, #0
 8012c86:	d007      	beq.n	8012c98 <raw_bind_netif+0x20>
    pcb->netif_idx = netif_get_index(netif);
 8012c88:	683b      	ldr	r3, [r7, #0]
 8012c8a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012c8e:	3301      	adds	r3, #1
 8012c90:	b2da      	uxtb	r2, r3
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	721a      	strb	r2, [r3, #8]
  } else {
    pcb->netif_idx = NETIF_NO_INDEX;
  }
}
 8012c96:	e002      	b.n	8012c9e <raw_bind_netif+0x26>
    pcb->netif_idx = NETIF_NO_INDEX;
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	2200      	movs	r2, #0
 8012c9c:	721a      	strb	r2, [r3, #8]
}
 8012c9e:	bf00      	nop
 8012ca0:	370c      	adds	r7, #12
 8012ca2:	46bd      	mov	sp, r7
 8012ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ca8:	4770      	bx	lr

08012caa <raw_recv>:
 * - not free the packet, and return zero. The packet will be matched
 *   against further PCBs and/or forwarded to another protocol layers.
 */
void
raw_recv(struct raw_pcb *pcb, raw_recv_fn recv, void *recv_arg)
{
 8012caa:	b480      	push	{r7}
 8012cac:	b085      	sub	sp, #20
 8012cae:	af00      	add	r7, sp, #0
 8012cb0:	60f8      	str	r0, [r7, #12]
 8012cb2:	60b9      	str	r1, [r7, #8]
 8012cb4:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();
  /* remember recv() callback and user data */
  pcb->recv = recv;
 8012cb6:	68fb      	ldr	r3, [r7, #12]
 8012cb8:	68ba      	ldr	r2, [r7, #8]
 8012cba:	615a      	str	r2, [r3, #20]
  pcb->recv_arg = recv_arg;
 8012cbc:	68fb      	ldr	r3, [r7, #12]
 8012cbe:	687a      	ldr	r2, [r7, #4]
 8012cc0:	619a      	str	r2, [r3, #24]
}
 8012cc2:	bf00      	nop
 8012cc4:	3714      	adds	r7, #20
 8012cc6:	46bd      	mov	sp, r7
 8012cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ccc:	4770      	bx	lr

08012cce <raw_sendto>:
 * @param ipaddr the destination address of the IP packet
 *
 */
err_t
raw_sendto(struct raw_pcb *pcb, struct pbuf *p, const ip_addr_t *ipaddr)
{
 8012cce:	b580      	push	{r7, lr}
 8012cd0:	b088      	sub	sp, #32
 8012cd2:	af02      	add	r7, sp, #8
 8012cd4:	60f8      	str	r0, [r7, #12]
 8012cd6:	60b9      	str	r1, [r7, #8]
 8012cd8:	607a      	str	r2, [r7, #4]
  struct netif *netif;
  const ip_addr_t *src_ip;

  if ((pcb == NULL) || (ipaddr == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, ipaddr)) {
 8012cda:	68fb      	ldr	r3, [r7, #12]
 8012cdc:	2b00      	cmp	r3, #0
 8012cde:	d002      	beq.n	8012ce6 <raw_sendto+0x18>
 8012ce0:	687b      	ldr	r3, [r7, #4]
 8012ce2:	2b00      	cmp	r3, #0
 8012ce4:	d102      	bne.n	8012cec <raw_sendto+0x1e>
    return ERR_VAL;
 8012ce6:	f06f 0305 	mvn.w	r3, #5
 8012cea:	e035      	b.n	8012d58 <raw_sendto+0x8a>
  }

  LWIP_DEBUGF(RAW_DEBUG | LWIP_DBG_TRACE, ("raw_sendto\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8012cec:	68fb      	ldr	r3, [r7, #12]
 8012cee:	7a1b      	ldrb	r3, [r3, #8]
 8012cf0:	2b00      	cmp	r3, #0
 8012cf2:	d006      	beq.n	8012d02 <raw_sendto+0x34>
    netif = netif_get_by_index(pcb->netif_idx);
 8012cf4:	68fb      	ldr	r3, [r7, #12]
 8012cf6:	7a1b      	ldrb	r3, [r3, #8]
 8012cf8:	4618      	mov	r0, r3
 8012cfa:	f7ff f841 	bl	8011d80 <netif_get_by_index>
 8012cfe:	6178      	str	r0, [r7, #20]
 8012d00:	e003      	b.n	8012d0a <raw_sendto+0x3c>
    }

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      netif = ip_route(&pcb->local_ip, ipaddr);
 8012d02:	6878      	ldr	r0, [r7, #4]
 8012d04:	f008 f968 	bl	801afd8 <ip4_route>
 8012d08:	6178      	str	r0, [r7, #20]
    }
  }

  if (netif == NULL) {
 8012d0a:	697b      	ldr	r3, [r7, #20]
 8012d0c:	2b00      	cmp	r3, #0
 8012d0e:	d102      	bne.n	8012d16 <raw_sendto+0x48>
    LWIP_DEBUGF(RAW_DEBUG | LWIP_DBG_LEVEL_WARNING, ("raw_sendto: No route to "));
    ip_addr_debug_print(RAW_DEBUG | LWIP_DBG_LEVEL_WARNING, ipaddr);
    return ERR_RTE;
 8012d10:	f06f 0303 	mvn.w	r3, #3
 8012d14:	e020      	b.n	8012d58 <raw_sendto+0x8a>
  }

  if (ip_addr_isany(&pcb->local_ip) || ip_addr_ismulticast(&pcb->local_ip)) {
 8012d16:	68fb      	ldr	r3, [r7, #12]
 8012d18:	2b00      	cmp	r3, #0
 8012d1a:	d009      	beq.n	8012d30 <raw_sendto+0x62>
 8012d1c:	68fb      	ldr	r3, [r7, #12]
 8012d1e:	681b      	ldr	r3, [r3, #0]
 8012d20:	2b00      	cmp	r3, #0
 8012d22:	d005      	beq.n	8012d30 <raw_sendto+0x62>
 8012d24:	68fb      	ldr	r3, [r7, #12]
 8012d26:	681b      	ldr	r3, [r3, #0]
 8012d28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012d2c:	2be0      	cmp	r3, #224	@ 0xe0
 8012d2e:	d108      	bne.n	8012d42 <raw_sendto+0x74>
    /* use outgoing network interface IP address as source address */
    src_ip = ip_netif_get_local_ip(netif, ipaddr);
 8012d30:	697b      	ldr	r3, [r7, #20]
 8012d32:	2b00      	cmp	r3, #0
 8012d34:	d002      	beq.n	8012d3c <raw_sendto+0x6e>
 8012d36:	697b      	ldr	r3, [r7, #20]
 8012d38:	3304      	adds	r3, #4
 8012d3a:	e000      	b.n	8012d3e <raw_sendto+0x70>
 8012d3c:	2300      	movs	r3, #0
 8012d3e:	613b      	str	r3, [r7, #16]
 8012d40:	e001      	b.n	8012d46 <raw_sendto+0x78>
      return ERR_RTE;
    }
#endif /* LWIP_IPV6 */
  } else {
    /* use RAW PCB local IP address as source address */
    src_ip = &pcb->local_ip;
 8012d42:	68fb      	ldr	r3, [r7, #12]
 8012d44:	613b      	str	r3, [r7, #16]
  }

  return raw_sendto_if_src(pcb, p, ipaddr, netif, src_ip);
 8012d46:	693b      	ldr	r3, [r7, #16]
 8012d48:	9300      	str	r3, [sp, #0]
 8012d4a:	697b      	ldr	r3, [r7, #20]
 8012d4c:	687a      	ldr	r2, [r7, #4]
 8012d4e:	68b9      	ldr	r1, [r7, #8]
 8012d50:	68f8      	ldr	r0, [r7, #12]
 8012d52:	f000 f805 	bl	8012d60 <raw_sendto_if_src>
 8012d56:	4603      	mov	r3, r0
}
 8012d58:	4618      	mov	r0, r3
 8012d5a:	3718      	adds	r7, #24
 8012d5c:	46bd      	mov	sp, r7
 8012d5e:	bd80      	pop	{r7, pc}

08012d60 <raw_sendto_if_src>:
 * @param src_ip source IP address
 */
err_t
raw_sendto_if_src(struct raw_pcb *pcb, struct pbuf *p, const ip_addr_t *dst_ip,
                  struct netif *netif, const ip_addr_t *src_ip)
{
 8012d60:	b580      	push	{r7, lr}
 8012d62:	b08a      	sub	sp, #40	@ 0x28
 8012d64:	af04      	add	r7, sp, #16
 8012d66:	60f8      	str	r0, [r7, #12]
 8012d68:	60b9      	str	r1, [r7, #8]
 8012d6a:	607a      	str	r2, [r7, #4]
 8012d6c:	603b      	str	r3, [r7, #0]
  u16_t header_size;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  if ((pcb == NULL) || (dst_ip == NULL) || (netif == NULL) || (src_ip == NULL) ||
 8012d6e:	68fb      	ldr	r3, [r7, #12]
 8012d70:	2b00      	cmp	r3, #0
 8012d72:	d008      	beq.n	8012d86 <raw_sendto_if_src+0x26>
 8012d74:	687b      	ldr	r3, [r7, #4]
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	d005      	beq.n	8012d86 <raw_sendto_if_src+0x26>
 8012d7a:	683b      	ldr	r3, [r7, #0]
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d002      	beq.n	8012d86 <raw_sendto_if_src+0x26>
      !IP_ADDR_PCB_VERSION_MATCH(pcb, src_ip) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 8012d80:	6a3b      	ldr	r3, [r7, #32]
 8012d82:	2b00      	cmp	r3, #0
 8012d84:	d102      	bne.n	8012d8c <raw_sendto_if_src+0x2c>
    return ERR_VAL;
 8012d86:	f06f 0305 	mvn.w	r3, #5
 8012d8a:	e07b      	b.n	8012e84 <raw_sendto_if_src+0x124>
  }

  header_size = (
 8012d8c:	2314      	movs	r3, #20
 8012d8e:	827b      	strh	r3, [r7, #18]
                  IP6_HLEN);
#endif

  /* Handle the HDRINCL option as an exception: none of the code below applies
   * to this case, and sending the packet needs to be done differently too. */
  if (pcb->flags & RAW_FLAGS_HDRINCL) {
 8012d90:	68fb      	ldr	r3, [r7, #12]
 8012d92:	7c5b      	ldrb	r3, [r3, #17]
 8012d94:	f003 0302 	and.w	r3, r3, #2
 8012d98:	2b00      	cmp	r3, #0
 8012d9a:	d018      	beq.n	8012dce <raw_sendto_if_src+0x6e>
    /* A full header *must* be present in the first pbuf of the chain, as the
     * output routines may access its fields directly. */
    if (p->len < header_size) {
 8012d9c:	68bb      	ldr	r3, [r7, #8]
 8012d9e:	895b      	ldrh	r3, [r3, #10]
 8012da0:	8a7a      	ldrh	r2, [r7, #18]
 8012da2:	429a      	cmp	r2, r3
 8012da4:	d902      	bls.n	8012dac <raw_sendto_if_src+0x4c>
      return ERR_VAL;
 8012da6:	f06f 0305 	mvn.w	r3, #5
 8012daa:	e06b      	b.n	8012e84 <raw_sendto_if_src+0x124>
    }
    /* @todo multicast loop support, if at all desired for this scenario.. */
    NETIF_SET_HINTS(netif, &pcb->netif_hints);
    err = ip_output_if_hdrincl(p, src_ip, dst_ip, netif);
 8012dac:	683b      	ldr	r3, [r7, #0]
 8012dae:	9302      	str	r3, [sp, #8]
 8012db0:	2300      	movs	r3, #0
 8012db2:	9301      	str	r3, [sp, #4]
 8012db4:	2300      	movs	r3, #0
 8012db6:	9300      	str	r3, [sp, #0]
 8012db8:	2300      	movs	r3, #0
 8012dba:	2200      	movs	r2, #0
 8012dbc:	6a39      	ldr	r1, [r7, #32]
 8012dbe:	68b8      	ldr	r0, [r7, #8]
 8012dc0:	f008 fad4 	bl	801b36c <ip4_output_if>
 8012dc4:	4603      	mov	r3, r0
 8012dc6:	743b      	strb	r3, [r7, #16]
    NETIF_RESET_HINTS(netif);
    return err;
 8012dc8:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8012dcc:	e05a      	b.n	8012e84 <raw_sendto_if_src+0x124>
  }

  /* packet too large to add an IP header without causing an overflow? */
  if ((u16_t)(p->tot_len + header_size) < p->tot_len) {
 8012dce:	68bb      	ldr	r3, [r7, #8]
 8012dd0:	891a      	ldrh	r2, [r3, #8]
 8012dd2:	8a7b      	ldrh	r3, [r7, #18]
 8012dd4:	4413      	add	r3, r2
 8012dd6:	b29a      	uxth	r2, r3
 8012dd8:	68bb      	ldr	r3, [r7, #8]
 8012dda:	891b      	ldrh	r3, [r3, #8]
 8012ddc:	429a      	cmp	r2, r3
 8012dde:	d202      	bcs.n	8012de6 <raw_sendto_if_src+0x86>
    return ERR_MEM;
 8012de0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012de4:	e04e      	b.n	8012e84 <raw_sendto_if_src+0x124>
  }
  /* not enough space to add an IP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, header_size)) {
 8012de6:	8a7b      	ldrh	r3, [r7, #18]
 8012de8:	4619      	mov	r1, r3
 8012dea:	68b8      	ldr	r0, [r7, #8]
 8012dec:	f7ff faf8 	bl	80123e0 <pbuf_add_header>
 8012df0:	4603      	mov	r3, r0
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	d015      	beq.n	8012e22 <raw_sendto_if_src+0xc2>
    /* allocate header in new pbuf */
    q = pbuf_alloc(PBUF_IP, 0, PBUF_RAM);
 8012df6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8012dfa:	2100      	movs	r1, #0
 8012dfc:	2022      	movs	r0, #34	@ 0x22
 8012dfe:	f7ff f8a1 	bl	8011f44 <pbuf_alloc>
 8012e02:	6178      	str	r0, [r7, #20]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8012e04:	697b      	ldr	r3, [r7, #20]
 8012e06:	2b00      	cmp	r3, #0
 8012e08:	d102      	bne.n	8012e10 <raw_sendto_if_src+0xb0>
      LWIP_DEBUGF(RAW_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("raw_sendto: could not allocate header\n"));
      return ERR_MEM;
 8012e0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012e0e:	e039      	b.n	8012e84 <raw_sendto_if_src+0x124>
    }
    if (p->tot_len != 0) {
 8012e10:	68bb      	ldr	r3, [r7, #8]
 8012e12:	891b      	ldrh	r3, [r3, #8]
 8012e14:	2b00      	cmp	r3, #0
 8012e16:	d018      	beq.n	8012e4a <raw_sendto_if_src+0xea>
      /* chain header q in front of given pbuf p */
      pbuf_chain(q, p);
 8012e18:	68b9      	ldr	r1, [r7, #8]
 8012e1a:	6978      	ldr	r0, [r7, #20]
 8012e1c:	f7ff fccc 	bl	80127b8 <pbuf_chain>
 8012e20:	e013      	b.n	8012e4a <raw_sendto_if_src+0xea>
    }
    /* { first pbuf q points to header pbuf } */
    LWIP_DEBUGF(RAW_DEBUG, ("raw_sendto: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* first pbuf q equals given pbuf */
    q = p;
 8012e22:	68bb      	ldr	r3, [r7, #8]
 8012e24:	617b      	str	r3, [r7, #20]
    if (pbuf_remove_header(q, header_size)) {
 8012e26:	8a7b      	ldrh	r3, [r7, #18]
 8012e28:	4619      	mov	r1, r3
 8012e2a:	6978      	ldr	r0, [r7, #20]
 8012e2c:	f7ff fae8 	bl	8012400 <pbuf_remove_header>
 8012e30:	4603      	mov	r3, r0
 8012e32:	2b00      	cmp	r3, #0
 8012e34:	d009      	beq.n	8012e4a <raw_sendto_if_src+0xea>
      LWIP_ASSERT("Can't restore header we just removed!", 0);
 8012e36:	4b15      	ldr	r3, [pc, #84]	@ (8012e8c <raw_sendto_if_src+0x12c>)
 8012e38:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8012e3c:	4914      	ldr	r1, [pc, #80]	@ (8012e90 <raw_sendto_if_src+0x130>)
 8012e3e:	4815      	ldr	r0, [pc, #84]	@ (8012e94 <raw_sendto_if_src+0x134>)
 8012e40:	f00b fac8 	bl	801e3d4 <iprintf>
      return ERR_MEM;
 8012e44:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012e48:	e01c      	b.n	8012e84 <raw_sendto_if_src+0x124>

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? raw_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8012e4a:	68fb      	ldr	r3, [r7, #12]
 8012e4c:	7adb      	ldrb	r3, [r3, #11]
 8012e4e:	747b      	strb	r3, [r7, #17]
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  NETIF_SET_HINTS(netif, &pcb->netif_hints);
  err = ip_output_if(q, src_ip, dst_ip, ttl, pcb->tos, pcb->protocol, netif);
 8012e50:	68fb      	ldr	r3, [r7, #12]
 8012e52:	7a9b      	ldrb	r3, [r3, #10]
 8012e54:	68fa      	ldr	r2, [r7, #12]
 8012e56:	7c12      	ldrb	r2, [r2, #16]
 8012e58:	7c78      	ldrb	r0, [r7, #17]
 8012e5a:	6839      	ldr	r1, [r7, #0]
 8012e5c:	9102      	str	r1, [sp, #8]
 8012e5e:	9201      	str	r2, [sp, #4]
 8012e60:	9300      	str	r3, [sp, #0]
 8012e62:	4603      	mov	r3, r0
 8012e64:	687a      	ldr	r2, [r7, #4]
 8012e66:	6a39      	ldr	r1, [r7, #32]
 8012e68:	6978      	ldr	r0, [r7, #20]
 8012e6a:	f008 fa7f 	bl	801b36c <ip4_output_if>
 8012e6e:	4603      	mov	r3, r0
 8012e70:	743b      	strb	r3, [r7, #16]
  NETIF_RESET_HINTS(netif);

  /* did we chain a header earlier? */
  if (q != p) {
 8012e72:	697a      	ldr	r2, [r7, #20]
 8012e74:	68bb      	ldr	r3, [r7, #8]
 8012e76:	429a      	cmp	r2, r3
 8012e78:	d002      	beq.n	8012e80 <raw_sendto_if_src+0x120>
    /* free the header */
    pbuf_free(q);
 8012e7a:	6978      	ldr	r0, [r7, #20]
 8012e7c:	f7ff fb78 	bl	8012570 <pbuf_free>
  }
  return err;
 8012e80:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 8012e84:	4618      	mov	r0, r3
 8012e86:	3718      	adds	r7, #24
 8012e88:	46bd      	mov	sp, r7
 8012e8a:	bd80      	pop	{r7, pc}
 8012e8c:	08022bb4 	.word	0x08022bb4
 8012e90:	08022c58 	.word	0x08022c58
 8012e94:	08022c30 	.word	0x08022c30

08012e98 <raw_send>:
 * @param p the IP payload to send
 *
 */
err_t
raw_send(struct raw_pcb *pcb, struct pbuf *p)
{
 8012e98:	b580      	push	{r7, lr}
 8012e9a:	b082      	sub	sp, #8
 8012e9c:	af00      	add	r7, sp, #0
 8012e9e:	6078      	str	r0, [r7, #4]
 8012ea0:	6039      	str	r1, [r7, #0]
  return raw_sendto(pcb, p, &pcb->remote_ip);
 8012ea2:	687b      	ldr	r3, [r7, #4]
 8012ea4:	3304      	adds	r3, #4
 8012ea6:	461a      	mov	r2, r3
 8012ea8:	6839      	ldr	r1, [r7, #0]
 8012eaa:	6878      	ldr	r0, [r7, #4]
 8012eac:	f7ff ff0f 	bl	8012cce <raw_sendto>
 8012eb0:	4603      	mov	r3, r0
}
 8012eb2:	4618      	mov	r0, r3
 8012eb4:	3708      	adds	r7, #8
 8012eb6:	46bd      	mov	sp, r7
 8012eb8:	bd80      	pop	{r7, pc}
	...

08012ebc <raw_remove>:
 *
 * @see raw_new()
 */
void
raw_remove(struct raw_pcb *pcb)
{
 8012ebc:	b580      	push	{r7, lr}
 8012ebe:	b084      	sub	sp, #16
 8012ec0:	af00      	add	r7, sp, #0
 8012ec2:	6078      	str	r0, [r7, #4]
  struct raw_pcb *pcb2;
  LWIP_ASSERT_CORE_LOCKED();
  /* pcb to be removed is first in list? */
  if (raw_pcbs == pcb) {
 8012ec4:	4b15      	ldr	r3, [pc, #84]	@ (8012f1c <raw_remove+0x60>)
 8012ec6:	681b      	ldr	r3, [r3, #0]
 8012ec8:	687a      	ldr	r2, [r7, #4]
 8012eca:	429a      	cmp	r2, r3
 8012ecc:	d105      	bne.n	8012eda <raw_remove+0x1e>
    /* make list start at 2nd pcb */
    raw_pcbs = raw_pcbs->next;
 8012ece:	4b13      	ldr	r3, [pc, #76]	@ (8012f1c <raw_remove+0x60>)
 8012ed0:	681b      	ldr	r3, [r3, #0]
 8012ed2:	68db      	ldr	r3, [r3, #12]
 8012ed4:	4a11      	ldr	r2, [pc, #68]	@ (8012f1c <raw_remove+0x60>)
 8012ed6:	6013      	str	r3, [r2, #0]
 8012ed8:	e017      	b.n	8012f0a <raw_remove+0x4e>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = raw_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8012eda:	4b10      	ldr	r3, [pc, #64]	@ (8012f1c <raw_remove+0x60>)
 8012edc:	681b      	ldr	r3, [r3, #0]
 8012ede:	60fb      	str	r3, [r7, #12]
 8012ee0:	e010      	b.n	8012f04 <raw_remove+0x48>
      /* find pcb in raw_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8012ee2:	68fb      	ldr	r3, [r7, #12]
 8012ee4:	68db      	ldr	r3, [r3, #12]
 8012ee6:	2b00      	cmp	r3, #0
 8012ee8:	d009      	beq.n	8012efe <raw_remove+0x42>
 8012eea:	68fb      	ldr	r3, [r7, #12]
 8012eec:	68db      	ldr	r3, [r3, #12]
 8012eee:	687a      	ldr	r2, [r7, #4]
 8012ef0:	429a      	cmp	r2, r3
 8012ef2:	d104      	bne.n	8012efe <raw_remove+0x42>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	68da      	ldr	r2, [r3, #12]
 8012ef8:	68fb      	ldr	r3, [r7, #12]
 8012efa:	60da      	str	r2, [r3, #12]
        break;
 8012efc:	e005      	b.n	8012f0a <raw_remove+0x4e>
    for (pcb2 = raw_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8012efe:	68fb      	ldr	r3, [r7, #12]
 8012f00:	68db      	ldr	r3, [r3, #12]
 8012f02:	60fb      	str	r3, [r7, #12]
 8012f04:	68fb      	ldr	r3, [r7, #12]
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	d1eb      	bne.n	8012ee2 <raw_remove+0x26>
      }
    }
  }
  memp_free(MEMP_RAW_PCB, pcb);
 8012f0a:	6879      	ldr	r1, [r7, #4]
 8012f0c:	2000      	movs	r0, #0
 8012f0e:	f7fe fc1d 	bl	801174c <memp_free>
}
 8012f12:	bf00      	nop
 8012f14:	3710      	adds	r7, #16
 8012f16:	46bd      	mov	sp, r7
 8012f18:	bd80      	pop	{r7, pc}
 8012f1a:	bf00      	nop
 8012f1c:	2000f338 	.word	0x2000f338

08012f20 <raw_new>:
 *
 * @see raw_remove()
 */
struct raw_pcb *
raw_new(u8_t proto)
{
 8012f20:	b580      	push	{r7, lr}
 8012f22:	b084      	sub	sp, #16
 8012f24:	af00      	add	r7, sp, #0
 8012f26:	4603      	mov	r3, r0
 8012f28:	71fb      	strb	r3, [r7, #7]
  struct raw_pcb *pcb;

  LWIP_DEBUGF(RAW_DEBUG | LWIP_DBG_TRACE, ("raw_new\n"));
  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct raw_pcb *)memp_malloc(MEMP_RAW_PCB);
 8012f2a:	2000      	movs	r0, #0
 8012f2c:	f7fe fb98 	bl	8011660 <memp_malloc>
 8012f30:	60f8      	str	r0, [r7, #12]
  /* could allocate RAW PCB? */
  if (pcb != NULL) {
 8012f32:	68fb      	ldr	r3, [r7, #12]
 8012f34:	2b00      	cmp	r3, #0
 8012f36:	d011      	beq.n	8012f5c <raw_new+0x3c>
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct raw_pcb));
 8012f38:	221c      	movs	r2, #28
 8012f3a:	2100      	movs	r1, #0
 8012f3c:	68f8      	ldr	r0, [r7, #12]
 8012f3e:	f00b fa85 	bl	801e44c <memset>
    pcb->protocol = proto;
 8012f42:	68fb      	ldr	r3, [r7, #12]
 8012f44:	79fa      	ldrb	r2, [r7, #7]
 8012f46:	741a      	strb	r2, [r3, #16]
    pcb->ttl = RAW_TTL;
 8012f48:	68fb      	ldr	r3, [r7, #12]
 8012f4a:	22ff      	movs	r2, #255	@ 0xff
 8012f4c:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    raw_set_multicast_ttl(pcb, RAW_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    pcb->next = raw_pcbs;
 8012f4e:	4b06      	ldr	r3, [pc, #24]	@ (8012f68 <raw_new+0x48>)
 8012f50:	681a      	ldr	r2, [r3, #0]
 8012f52:	68fb      	ldr	r3, [r7, #12]
 8012f54:	60da      	str	r2, [r3, #12]
    raw_pcbs = pcb;
 8012f56:	4a04      	ldr	r2, [pc, #16]	@ (8012f68 <raw_new+0x48>)
 8012f58:	68fb      	ldr	r3, [r7, #12]
 8012f5a:	6013      	str	r3, [r2, #0]
  }
  return pcb;
 8012f5c:	68fb      	ldr	r3, [r7, #12]
}
 8012f5e:	4618      	mov	r0, r3
 8012f60:	3710      	adds	r7, #16
 8012f62:	46bd      	mov	sp, r7
 8012f64:	bd80      	pop	{r7, pc}
 8012f66:	bf00      	nop
 8012f68:	2000f338 	.word	0x2000f338

08012f6c <raw_new_ip_type>:
 *
 * @see raw_remove()
 */
struct raw_pcb *
raw_new_ip_type(u8_t type, u8_t proto)
{
 8012f6c:	b580      	push	{r7, lr}
 8012f6e:	b084      	sub	sp, #16
 8012f70:	af00      	add	r7, sp, #0
 8012f72:	4603      	mov	r3, r0
 8012f74:	460a      	mov	r2, r1
 8012f76:	71fb      	strb	r3, [r7, #7]
 8012f78:	4613      	mov	r3, r2
 8012f7a:	71bb      	strb	r3, [r7, #6]
  struct raw_pcb *pcb;
  LWIP_ASSERT_CORE_LOCKED();
  pcb = raw_new(proto);
 8012f7c:	79bb      	ldrb	r3, [r7, #6]
 8012f7e:	4618      	mov	r0, r3
 8012f80:	f7ff ffce 	bl	8012f20 <raw_new>
 8012f84:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else /* LWIP_IPV4 && LWIP_IPV6 */
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8012f86:	68fb      	ldr	r3, [r7, #12]
}
 8012f88:	4618      	mov	r0, r3
 8012f8a:	3710      	adds	r7, #16
 8012f8c:	46bd      	mov	sp, r7
 8012f8e:	bd80      	pop	{r7, pc}

08012f90 <raw_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void raw_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012f90:	b480      	push	{r7}
 8012f92:	b085      	sub	sp, #20
 8012f94:	af00      	add	r7, sp, #0
 8012f96:	6078      	str	r0, [r7, #4]
 8012f98:	6039      	str	r1, [r7, #0]
  struct raw_pcb *rpcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8012f9a:	687b      	ldr	r3, [r7, #4]
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d01e      	beq.n	8012fde <raw_netif_ip_addr_changed+0x4e>
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	681b      	ldr	r3, [r3, #0]
 8012fa4:	2b00      	cmp	r3, #0
 8012fa6:	d01a      	beq.n	8012fde <raw_netif_ip_addr_changed+0x4e>
 8012fa8:	683b      	ldr	r3, [r7, #0]
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	d017      	beq.n	8012fde <raw_netif_ip_addr_changed+0x4e>
 8012fae:	683b      	ldr	r3, [r7, #0]
 8012fb0:	681b      	ldr	r3, [r3, #0]
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	d013      	beq.n	8012fde <raw_netif_ip_addr_changed+0x4e>
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 8012fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8012fec <raw_netif_ip_addr_changed+0x5c>)
 8012fb8:	681b      	ldr	r3, [r3, #0]
 8012fba:	60fb      	str	r3, [r7, #12]
 8012fbc:	e00c      	b.n	8012fd8 <raw_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&rpcb->local_ip, old_addr)) {
 8012fbe:	68fb      	ldr	r3, [r7, #12]
 8012fc0:	681a      	ldr	r2, [r3, #0]
 8012fc2:	687b      	ldr	r3, [r7, #4]
 8012fc4:	681b      	ldr	r3, [r3, #0]
 8012fc6:	429a      	cmp	r2, r3
 8012fc8:	d103      	bne.n	8012fd2 <raw_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(rpcb->local_ip, *new_addr);
 8012fca:	683b      	ldr	r3, [r7, #0]
 8012fcc:	681a      	ldr	r2, [r3, #0]
 8012fce:	68fb      	ldr	r3, [r7, #12]
 8012fd0:	601a      	str	r2, [r3, #0]
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 8012fd2:	68fb      	ldr	r3, [r7, #12]
 8012fd4:	68db      	ldr	r3, [r3, #12]
 8012fd6:	60fb      	str	r3, [r7, #12]
 8012fd8:	68fb      	ldr	r3, [r7, #12]
 8012fda:	2b00      	cmp	r3, #0
 8012fdc:	d1ef      	bne.n	8012fbe <raw_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8012fde:	bf00      	nop
 8012fe0:	3714      	adds	r7, #20
 8012fe2:	46bd      	mov	sp, r7
 8012fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fe8:	4770      	bx	lr
 8012fea:	bf00      	nop
 8012fec:	2000f338 	.word	0x2000f338

08012ff0 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8012ff0:	b580      	push	{r7, lr}
 8012ff2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8012ff4:	f00a fa60 	bl	801d4b8 <rand>
 8012ff8:	4603      	mov	r3, r0
 8012ffa:	b29b      	uxth	r3, r3
 8012ffc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8013000:	b29b      	uxth	r3, r3
 8013002:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8013006:	b29a      	uxth	r2, r3
 8013008:	4b01      	ldr	r3, [pc, #4]	@ (8013010 <tcp_init+0x20>)
 801300a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801300c:	bf00      	nop
 801300e:	bd80      	pop	{r7, pc}
 8013010:	20000034 	.word	0x20000034

08013014 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8013014:	b580      	push	{r7, lr}
 8013016:	b082      	sub	sp, #8
 8013018:	af00      	add	r7, sp, #0
 801301a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801301c:	687b      	ldr	r3, [r7, #4]
 801301e:	7d1b      	ldrb	r3, [r3, #20]
 8013020:	2b01      	cmp	r3, #1
 8013022:	d105      	bne.n	8013030 <tcp_free+0x1c>
 8013024:	4b06      	ldr	r3, [pc, #24]	@ (8013040 <tcp_free+0x2c>)
 8013026:	22d4      	movs	r2, #212	@ 0xd4
 8013028:	4906      	ldr	r1, [pc, #24]	@ (8013044 <tcp_free+0x30>)
 801302a:	4807      	ldr	r0, [pc, #28]	@ (8013048 <tcp_free+0x34>)
 801302c:	f00b f9d2 	bl	801e3d4 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8013030:	6879      	ldr	r1, [r7, #4]
 8013032:	2002      	movs	r0, #2
 8013034:	f7fe fb8a 	bl	801174c <memp_free>
}
 8013038:	bf00      	nop
 801303a:	3708      	adds	r7, #8
 801303c:	46bd      	mov	sp, r7
 801303e:	bd80      	pop	{r7, pc}
 8013040:	08022cf8 	.word	0x08022cf8
 8013044:	08022d28 	.word	0x08022d28
 8013048:	08022d3c 	.word	0x08022d3c

0801304c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 801304c:	b580      	push	{r7, lr}
 801304e:	b082      	sub	sp, #8
 8013050:	af00      	add	r7, sp, #0
 8013052:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	7d1b      	ldrb	r3, [r3, #20]
 8013058:	2b01      	cmp	r3, #1
 801305a:	d105      	bne.n	8013068 <tcp_free_listen+0x1c>
 801305c:	4b06      	ldr	r3, [pc, #24]	@ (8013078 <tcp_free_listen+0x2c>)
 801305e:	22df      	movs	r2, #223	@ 0xdf
 8013060:	4906      	ldr	r1, [pc, #24]	@ (801307c <tcp_free_listen+0x30>)
 8013062:	4807      	ldr	r0, [pc, #28]	@ (8013080 <tcp_free_listen+0x34>)
 8013064:	f00b f9b6 	bl	801e3d4 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8013068:	6879      	ldr	r1, [r7, #4]
 801306a:	2003      	movs	r0, #3
 801306c:	f7fe fb6e 	bl	801174c <memp_free>
}
 8013070:	bf00      	nop
 8013072:	3708      	adds	r7, #8
 8013074:	46bd      	mov	sp, r7
 8013076:	bd80      	pop	{r7, pc}
 8013078:	08022cf8 	.word	0x08022cf8
 801307c:	08022d64 	.word	0x08022d64
 8013080:	08022d3c 	.word	0x08022d3c

08013084 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8013084:	b580      	push	{r7, lr}
 8013086:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8013088:	f001 f8c2 	bl	8014210 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 801308c:	4b07      	ldr	r3, [pc, #28]	@ (80130ac <tcp_tmr+0x28>)
 801308e:	781b      	ldrb	r3, [r3, #0]
 8013090:	3301      	adds	r3, #1
 8013092:	b2da      	uxtb	r2, r3
 8013094:	4b05      	ldr	r3, [pc, #20]	@ (80130ac <tcp_tmr+0x28>)
 8013096:	701a      	strb	r2, [r3, #0]
 8013098:	4b04      	ldr	r3, [pc, #16]	@ (80130ac <tcp_tmr+0x28>)
 801309a:	781b      	ldrb	r3, [r3, #0]
 801309c:	f003 0301 	and.w	r3, r3, #1
 80130a0:	2b00      	cmp	r3, #0
 80130a2:	d001      	beq.n	80130a8 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 80130a4:	f000 fd72 	bl	8013b8c <tcp_slowtmr>
  }
}
 80130a8:	bf00      	nop
 80130aa:	bd80      	pop	{r7, pc}
 80130ac:	2000f351 	.word	0x2000f351

080130b0 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 80130b0:	b580      	push	{r7, lr}
 80130b2:	b084      	sub	sp, #16
 80130b4:	af00      	add	r7, sp, #0
 80130b6:	6078      	str	r0, [r7, #4]
 80130b8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 80130ba:	683b      	ldr	r3, [r7, #0]
 80130bc:	2b00      	cmp	r3, #0
 80130be:	d105      	bne.n	80130cc <tcp_remove_listener+0x1c>
 80130c0:	4b0d      	ldr	r3, [pc, #52]	@ (80130f8 <tcp_remove_listener+0x48>)
 80130c2:	22ff      	movs	r2, #255	@ 0xff
 80130c4:	490d      	ldr	r1, [pc, #52]	@ (80130fc <tcp_remove_listener+0x4c>)
 80130c6:	480e      	ldr	r0, [pc, #56]	@ (8013100 <tcp_remove_listener+0x50>)
 80130c8:	f00b f984 	bl	801e3d4 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	60fb      	str	r3, [r7, #12]
 80130d0:	e00a      	b.n	80130e8 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 80130d2:	68fb      	ldr	r3, [r7, #12]
 80130d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80130d6:	683a      	ldr	r2, [r7, #0]
 80130d8:	429a      	cmp	r2, r3
 80130da:	d102      	bne.n	80130e2 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 80130dc:	68fb      	ldr	r3, [r7, #12]
 80130de:	2200      	movs	r2, #0
 80130e0:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80130e2:	68fb      	ldr	r3, [r7, #12]
 80130e4:	68db      	ldr	r3, [r3, #12]
 80130e6:	60fb      	str	r3, [r7, #12]
 80130e8:	68fb      	ldr	r3, [r7, #12]
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d1f1      	bne.n	80130d2 <tcp_remove_listener+0x22>
    }
  }
}
 80130ee:	bf00      	nop
 80130f0:	bf00      	nop
 80130f2:	3710      	adds	r7, #16
 80130f4:	46bd      	mov	sp, r7
 80130f6:	bd80      	pop	{r7, pc}
 80130f8:	08022cf8 	.word	0x08022cf8
 80130fc:	08022d80 	.word	0x08022d80
 8013100:	08022d3c 	.word	0x08022d3c

08013104 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8013104:	b580      	push	{r7, lr}
 8013106:	b084      	sub	sp, #16
 8013108:	af00      	add	r7, sp, #0
 801310a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801310c:	687b      	ldr	r3, [r7, #4]
 801310e:	2b00      	cmp	r3, #0
 8013110:	d106      	bne.n	8013120 <tcp_listen_closed+0x1c>
 8013112:	4b14      	ldr	r3, [pc, #80]	@ (8013164 <tcp_listen_closed+0x60>)
 8013114:	f240 1211 	movw	r2, #273	@ 0x111
 8013118:	4913      	ldr	r1, [pc, #76]	@ (8013168 <tcp_listen_closed+0x64>)
 801311a:	4814      	ldr	r0, [pc, #80]	@ (801316c <tcp_listen_closed+0x68>)
 801311c:	f00b f95a 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8013120:	687b      	ldr	r3, [r7, #4]
 8013122:	7d1b      	ldrb	r3, [r3, #20]
 8013124:	2b01      	cmp	r3, #1
 8013126:	d006      	beq.n	8013136 <tcp_listen_closed+0x32>
 8013128:	4b0e      	ldr	r3, [pc, #56]	@ (8013164 <tcp_listen_closed+0x60>)
 801312a:	f44f 7289 	mov.w	r2, #274	@ 0x112
 801312e:	4910      	ldr	r1, [pc, #64]	@ (8013170 <tcp_listen_closed+0x6c>)
 8013130:	480e      	ldr	r0, [pc, #56]	@ (801316c <tcp_listen_closed+0x68>)
 8013132:	f00b f94f 	bl	801e3d4 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8013136:	2301      	movs	r3, #1
 8013138:	60fb      	str	r3, [r7, #12]
 801313a:	e00b      	b.n	8013154 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 801313c:	4a0d      	ldr	r2, [pc, #52]	@ (8013174 <tcp_listen_closed+0x70>)
 801313e:	68fb      	ldr	r3, [r7, #12]
 8013140:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013144:	681b      	ldr	r3, [r3, #0]
 8013146:	6879      	ldr	r1, [r7, #4]
 8013148:	4618      	mov	r0, r3
 801314a:	f7ff ffb1 	bl	80130b0 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801314e:	68fb      	ldr	r3, [r7, #12]
 8013150:	3301      	adds	r3, #1
 8013152:	60fb      	str	r3, [r7, #12]
 8013154:	68fb      	ldr	r3, [r7, #12]
 8013156:	2b03      	cmp	r3, #3
 8013158:	d9f0      	bls.n	801313c <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 801315a:	bf00      	nop
 801315c:	bf00      	nop
 801315e:	3710      	adds	r7, #16
 8013160:	46bd      	mov	sp, r7
 8013162:	bd80      	pop	{r7, pc}
 8013164:	08022cf8 	.word	0x08022cf8
 8013168:	08022da8 	.word	0x08022da8
 801316c:	08022d3c 	.word	0x08022d3c
 8013170:	08022db4 	.word	0x08022db4
 8013174:	08024d78 	.word	0x08024d78

08013178 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8013178:	b5b0      	push	{r4, r5, r7, lr}
 801317a:	b088      	sub	sp, #32
 801317c:	af04      	add	r7, sp, #16
 801317e:	6078      	str	r0, [r7, #4]
 8013180:	460b      	mov	r3, r1
 8013182:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8013184:	687b      	ldr	r3, [r7, #4]
 8013186:	2b00      	cmp	r3, #0
 8013188:	d106      	bne.n	8013198 <tcp_close_shutdown+0x20>
 801318a:	4b63      	ldr	r3, [pc, #396]	@ (8013318 <tcp_close_shutdown+0x1a0>)
 801318c:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8013190:	4962      	ldr	r1, [pc, #392]	@ (801331c <tcp_close_shutdown+0x1a4>)
 8013192:	4863      	ldr	r0, [pc, #396]	@ (8013320 <tcp_close_shutdown+0x1a8>)
 8013194:	f00b f91e 	bl	801e3d4 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8013198:	78fb      	ldrb	r3, [r7, #3]
 801319a:	2b00      	cmp	r3, #0
 801319c:	d066      	beq.n	801326c <tcp_close_shutdown+0xf4>
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	7d1b      	ldrb	r3, [r3, #20]
 80131a2:	2b04      	cmp	r3, #4
 80131a4:	d003      	beq.n	80131ae <tcp_close_shutdown+0x36>
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	7d1b      	ldrb	r3, [r3, #20]
 80131aa:	2b07      	cmp	r3, #7
 80131ac:	d15e      	bne.n	801326c <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	d104      	bne.n	80131c0 <tcp_close_shutdown+0x48>
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80131ba:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80131be:	d055      	beq.n	801326c <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	8b5b      	ldrh	r3, [r3, #26]
 80131c4:	f003 0310 	and.w	r3, r3, #16
 80131c8:	2b00      	cmp	r3, #0
 80131ca:	d106      	bne.n	80131da <tcp_close_shutdown+0x62>
 80131cc:	4b52      	ldr	r3, [pc, #328]	@ (8013318 <tcp_close_shutdown+0x1a0>)
 80131ce:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 80131d2:	4954      	ldr	r1, [pc, #336]	@ (8013324 <tcp_close_shutdown+0x1ac>)
 80131d4:	4852      	ldr	r0, [pc, #328]	@ (8013320 <tcp_close_shutdown+0x1a8>)
 80131d6:	f00b f8fd 	bl	801e3d4 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80131e2:	687d      	ldr	r5, [r7, #4]
 80131e4:	687b      	ldr	r3, [r7, #4]
 80131e6:	3304      	adds	r3, #4
 80131e8:	687a      	ldr	r2, [r7, #4]
 80131ea:	8ad2      	ldrh	r2, [r2, #22]
 80131ec:	6879      	ldr	r1, [r7, #4]
 80131ee:	8b09      	ldrh	r1, [r1, #24]
 80131f0:	9102      	str	r1, [sp, #8]
 80131f2:	9201      	str	r2, [sp, #4]
 80131f4:	9300      	str	r3, [sp, #0]
 80131f6:	462b      	mov	r3, r5
 80131f8:	4622      	mov	r2, r4
 80131fa:	4601      	mov	r1, r0
 80131fc:	6878      	ldr	r0, [r7, #4]
 80131fe:	f005 fdd1 	bl	8018da4 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8013202:	6878      	ldr	r0, [r7, #4]
 8013204:	f001 fbb4 	bl	8014970 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8013208:	4b47      	ldr	r3, [pc, #284]	@ (8013328 <tcp_close_shutdown+0x1b0>)
 801320a:	681b      	ldr	r3, [r3, #0]
 801320c:	687a      	ldr	r2, [r7, #4]
 801320e:	429a      	cmp	r2, r3
 8013210:	d105      	bne.n	801321e <tcp_close_shutdown+0xa6>
 8013212:	4b45      	ldr	r3, [pc, #276]	@ (8013328 <tcp_close_shutdown+0x1b0>)
 8013214:	681b      	ldr	r3, [r3, #0]
 8013216:	68db      	ldr	r3, [r3, #12]
 8013218:	4a43      	ldr	r2, [pc, #268]	@ (8013328 <tcp_close_shutdown+0x1b0>)
 801321a:	6013      	str	r3, [r2, #0]
 801321c:	e013      	b.n	8013246 <tcp_close_shutdown+0xce>
 801321e:	4b42      	ldr	r3, [pc, #264]	@ (8013328 <tcp_close_shutdown+0x1b0>)
 8013220:	681b      	ldr	r3, [r3, #0]
 8013222:	60fb      	str	r3, [r7, #12]
 8013224:	e00c      	b.n	8013240 <tcp_close_shutdown+0xc8>
 8013226:	68fb      	ldr	r3, [r7, #12]
 8013228:	68db      	ldr	r3, [r3, #12]
 801322a:	687a      	ldr	r2, [r7, #4]
 801322c:	429a      	cmp	r2, r3
 801322e:	d104      	bne.n	801323a <tcp_close_shutdown+0xc2>
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	68da      	ldr	r2, [r3, #12]
 8013234:	68fb      	ldr	r3, [r7, #12]
 8013236:	60da      	str	r2, [r3, #12]
 8013238:	e005      	b.n	8013246 <tcp_close_shutdown+0xce>
 801323a:	68fb      	ldr	r3, [r7, #12]
 801323c:	68db      	ldr	r3, [r3, #12]
 801323e:	60fb      	str	r3, [r7, #12]
 8013240:	68fb      	ldr	r3, [r7, #12]
 8013242:	2b00      	cmp	r3, #0
 8013244:	d1ef      	bne.n	8013226 <tcp_close_shutdown+0xae>
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	2200      	movs	r2, #0
 801324a:	60da      	str	r2, [r3, #12]
 801324c:	4b37      	ldr	r3, [pc, #220]	@ (801332c <tcp_close_shutdown+0x1b4>)
 801324e:	2201      	movs	r2, #1
 8013250:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8013252:	4b37      	ldr	r3, [pc, #220]	@ (8013330 <tcp_close_shutdown+0x1b8>)
 8013254:	681b      	ldr	r3, [r3, #0]
 8013256:	687a      	ldr	r2, [r7, #4]
 8013258:	429a      	cmp	r2, r3
 801325a:	d102      	bne.n	8013262 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 801325c:	f004 f848 	bl	80172f0 <tcp_trigger_input_pcb_close>
 8013260:	e002      	b.n	8013268 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8013262:	6878      	ldr	r0, [r7, #4]
 8013264:	f7ff fed6 	bl	8013014 <tcp_free>
      }
      return ERR_OK;
 8013268:	2300      	movs	r3, #0
 801326a:	e050      	b.n	801330e <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 801326c:	687b      	ldr	r3, [r7, #4]
 801326e:	7d1b      	ldrb	r3, [r3, #20]
 8013270:	2b02      	cmp	r3, #2
 8013272:	d03b      	beq.n	80132ec <tcp_close_shutdown+0x174>
 8013274:	2b02      	cmp	r3, #2
 8013276:	dc44      	bgt.n	8013302 <tcp_close_shutdown+0x18a>
 8013278:	2b00      	cmp	r3, #0
 801327a:	d002      	beq.n	8013282 <tcp_close_shutdown+0x10a>
 801327c:	2b01      	cmp	r3, #1
 801327e:	d02a      	beq.n	80132d6 <tcp_close_shutdown+0x15e>
 8013280:	e03f      	b.n	8013302 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8013282:	687b      	ldr	r3, [r7, #4]
 8013284:	8adb      	ldrh	r3, [r3, #22]
 8013286:	2b00      	cmp	r3, #0
 8013288:	d021      	beq.n	80132ce <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801328a:	4b2a      	ldr	r3, [pc, #168]	@ (8013334 <tcp_close_shutdown+0x1bc>)
 801328c:	681b      	ldr	r3, [r3, #0]
 801328e:	687a      	ldr	r2, [r7, #4]
 8013290:	429a      	cmp	r2, r3
 8013292:	d105      	bne.n	80132a0 <tcp_close_shutdown+0x128>
 8013294:	4b27      	ldr	r3, [pc, #156]	@ (8013334 <tcp_close_shutdown+0x1bc>)
 8013296:	681b      	ldr	r3, [r3, #0]
 8013298:	68db      	ldr	r3, [r3, #12]
 801329a:	4a26      	ldr	r2, [pc, #152]	@ (8013334 <tcp_close_shutdown+0x1bc>)
 801329c:	6013      	str	r3, [r2, #0]
 801329e:	e013      	b.n	80132c8 <tcp_close_shutdown+0x150>
 80132a0:	4b24      	ldr	r3, [pc, #144]	@ (8013334 <tcp_close_shutdown+0x1bc>)
 80132a2:	681b      	ldr	r3, [r3, #0]
 80132a4:	60bb      	str	r3, [r7, #8]
 80132a6:	e00c      	b.n	80132c2 <tcp_close_shutdown+0x14a>
 80132a8:	68bb      	ldr	r3, [r7, #8]
 80132aa:	68db      	ldr	r3, [r3, #12]
 80132ac:	687a      	ldr	r2, [r7, #4]
 80132ae:	429a      	cmp	r2, r3
 80132b0:	d104      	bne.n	80132bc <tcp_close_shutdown+0x144>
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	68da      	ldr	r2, [r3, #12]
 80132b6:	68bb      	ldr	r3, [r7, #8]
 80132b8:	60da      	str	r2, [r3, #12]
 80132ba:	e005      	b.n	80132c8 <tcp_close_shutdown+0x150>
 80132bc:	68bb      	ldr	r3, [r7, #8]
 80132be:	68db      	ldr	r3, [r3, #12]
 80132c0:	60bb      	str	r3, [r7, #8]
 80132c2:	68bb      	ldr	r3, [r7, #8]
 80132c4:	2b00      	cmp	r3, #0
 80132c6:	d1ef      	bne.n	80132a8 <tcp_close_shutdown+0x130>
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	2200      	movs	r2, #0
 80132cc:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 80132ce:	6878      	ldr	r0, [r7, #4]
 80132d0:	f7ff fea0 	bl	8013014 <tcp_free>
      break;
 80132d4:	e01a      	b.n	801330c <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 80132d6:	6878      	ldr	r0, [r7, #4]
 80132d8:	f7ff ff14 	bl	8013104 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 80132dc:	6879      	ldr	r1, [r7, #4]
 80132de:	4816      	ldr	r0, [pc, #88]	@ (8013338 <tcp_close_shutdown+0x1c0>)
 80132e0:	f001 fb96 	bl	8014a10 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 80132e4:	6878      	ldr	r0, [r7, #4]
 80132e6:	f7ff feb1 	bl	801304c <tcp_free_listen>
      break;
 80132ea:	e00f      	b.n	801330c <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80132ec:	6879      	ldr	r1, [r7, #4]
 80132ee:	480e      	ldr	r0, [pc, #56]	@ (8013328 <tcp_close_shutdown+0x1b0>)
 80132f0:	f001 fb8e 	bl	8014a10 <tcp_pcb_remove>
 80132f4:	4b0d      	ldr	r3, [pc, #52]	@ (801332c <tcp_close_shutdown+0x1b4>)
 80132f6:	2201      	movs	r2, #1
 80132f8:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80132fa:	6878      	ldr	r0, [r7, #4]
 80132fc:	f7ff fe8a 	bl	8013014 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8013300:	e004      	b.n	801330c <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8013302:	6878      	ldr	r0, [r7, #4]
 8013304:	f000 f81a 	bl	801333c <tcp_close_shutdown_fin>
 8013308:	4603      	mov	r3, r0
 801330a:	e000      	b.n	801330e <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 801330c:	2300      	movs	r3, #0
}
 801330e:	4618      	mov	r0, r3
 8013310:	3710      	adds	r7, #16
 8013312:	46bd      	mov	sp, r7
 8013314:	bdb0      	pop	{r4, r5, r7, pc}
 8013316:	bf00      	nop
 8013318:	08022cf8 	.word	0x08022cf8
 801331c:	08022dcc 	.word	0x08022dcc
 8013320:	08022d3c 	.word	0x08022d3c
 8013324:	08022dec 	.word	0x08022dec
 8013328:	2000f348 	.word	0x2000f348
 801332c:	2000f350 	.word	0x2000f350
 8013330:	2000f388 	.word	0x2000f388
 8013334:	2000f340 	.word	0x2000f340
 8013338:	2000f344 	.word	0x2000f344

0801333c <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 801333c:	b580      	push	{r7, lr}
 801333e:	b084      	sub	sp, #16
 8013340:	af00      	add	r7, sp, #0
 8013342:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8013344:	687b      	ldr	r3, [r7, #4]
 8013346:	2b00      	cmp	r3, #0
 8013348:	d106      	bne.n	8013358 <tcp_close_shutdown_fin+0x1c>
 801334a:	4b2e      	ldr	r3, [pc, #184]	@ (8013404 <tcp_close_shutdown_fin+0xc8>)
 801334c:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 8013350:	492d      	ldr	r1, [pc, #180]	@ (8013408 <tcp_close_shutdown_fin+0xcc>)
 8013352:	482e      	ldr	r0, [pc, #184]	@ (801340c <tcp_close_shutdown_fin+0xd0>)
 8013354:	f00b f83e 	bl	801e3d4 <iprintf>

  switch (pcb->state) {
 8013358:	687b      	ldr	r3, [r7, #4]
 801335a:	7d1b      	ldrb	r3, [r3, #20]
 801335c:	2b07      	cmp	r3, #7
 801335e:	d020      	beq.n	80133a2 <tcp_close_shutdown_fin+0x66>
 8013360:	2b07      	cmp	r3, #7
 8013362:	dc2b      	bgt.n	80133bc <tcp_close_shutdown_fin+0x80>
 8013364:	2b03      	cmp	r3, #3
 8013366:	d002      	beq.n	801336e <tcp_close_shutdown_fin+0x32>
 8013368:	2b04      	cmp	r3, #4
 801336a:	d00d      	beq.n	8013388 <tcp_close_shutdown_fin+0x4c>
 801336c:	e026      	b.n	80133bc <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 801336e:	6878      	ldr	r0, [r7, #4]
 8013370:	f004 fe26 	bl	8017fc0 <tcp_send_fin>
 8013374:	4603      	mov	r3, r0
 8013376:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013378:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801337c:	2b00      	cmp	r3, #0
 801337e:	d11f      	bne.n	80133c0 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8013380:	687b      	ldr	r3, [r7, #4]
 8013382:	2205      	movs	r2, #5
 8013384:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013386:	e01b      	b.n	80133c0 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8013388:	6878      	ldr	r0, [r7, #4]
 801338a:	f004 fe19 	bl	8017fc0 <tcp_send_fin>
 801338e:	4603      	mov	r3, r0
 8013390:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013392:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013396:	2b00      	cmp	r3, #0
 8013398:	d114      	bne.n	80133c4 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	2205      	movs	r2, #5
 801339e:	751a      	strb	r2, [r3, #20]
      }
      break;
 80133a0:	e010      	b.n	80133c4 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 80133a2:	6878      	ldr	r0, [r7, #4]
 80133a4:	f004 fe0c 	bl	8017fc0 <tcp_send_fin>
 80133a8:	4603      	mov	r3, r0
 80133aa:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80133ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80133b0:	2b00      	cmp	r3, #0
 80133b2:	d109      	bne.n	80133c8 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	2209      	movs	r2, #9
 80133b8:	751a      	strb	r2, [r3, #20]
      }
      break;
 80133ba:	e005      	b.n	80133c8 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 80133bc:	2300      	movs	r3, #0
 80133be:	e01c      	b.n	80133fa <tcp_close_shutdown_fin+0xbe>
      break;
 80133c0:	bf00      	nop
 80133c2:	e002      	b.n	80133ca <tcp_close_shutdown_fin+0x8e>
      break;
 80133c4:	bf00      	nop
 80133c6:	e000      	b.n	80133ca <tcp_close_shutdown_fin+0x8e>
      break;
 80133c8:	bf00      	nop
  }

  if (err == ERR_OK) {
 80133ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	d103      	bne.n	80133da <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 80133d2:	6878      	ldr	r0, [r7, #4]
 80133d4:	f004 ff32 	bl	801823c <tcp_output>
 80133d8:	e00d      	b.n	80133f6 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 80133da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80133de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80133e2:	d108      	bne.n	80133f6 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	8b5b      	ldrh	r3, [r3, #26]
 80133e8:	f043 0308 	orr.w	r3, r3, #8
 80133ec:	b29a      	uxth	r2, r3
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 80133f2:	2300      	movs	r3, #0
 80133f4:	e001      	b.n	80133fa <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 80133f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80133fa:	4618      	mov	r0, r3
 80133fc:	3710      	adds	r7, #16
 80133fe:	46bd      	mov	sp, r7
 8013400:	bd80      	pop	{r7, pc}
 8013402:	bf00      	nop
 8013404:	08022cf8 	.word	0x08022cf8
 8013408:	08022da8 	.word	0x08022da8
 801340c:	08022d3c 	.word	0x08022d3c

08013410 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8013410:	b580      	push	{r7, lr}
 8013412:	b082      	sub	sp, #8
 8013414:	af00      	add	r7, sp, #0
 8013416:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	2b00      	cmp	r3, #0
 801341c:	d109      	bne.n	8013432 <tcp_close+0x22>
 801341e:	4b0f      	ldr	r3, [pc, #60]	@ (801345c <tcp_close+0x4c>)
 8013420:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8013424:	490e      	ldr	r1, [pc, #56]	@ (8013460 <tcp_close+0x50>)
 8013426:	480f      	ldr	r0, [pc, #60]	@ (8013464 <tcp_close+0x54>)
 8013428:	f00a ffd4 	bl	801e3d4 <iprintf>
 801342c:	f06f 030f 	mvn.w	r3, #15
 8013430:	e00f      	b.n	8013452 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	7d1b      	ldrb	r3, [r3, #20]
 8013436:	2b01      	cmp	r3, #1
 8013438:	d006      	beq.n	8013448 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 801343a:	687b      	ldr	r3, [r7, #4]
 801343c:	8b5b      	ldrh	r3, [r3, #26]
 801343e:	f043 0310 	orr.w	r3, r3, #16
 8013442:	b29a      	uxth	r2, r3
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8013448:	2101      	movs	r1, #1
 801344a:	6878      	ldr	r0, [r7, #4]
 801344c:	f7ff fe94 	bl	8013178 <tcp_close_shutdown>
 8013450:	4603      	mov	r3, r0
}
 8013452:	4618      	mov	r0, r3
 8013454:	3708      	adds	r7, #8
 8013456:	46bd      	mov	sp, r7
 8013458:	bd80      	pop	{r7, pc}
 801345a:	bf00      	nop
 801345c:	08022cf8 	.word	0x08022cf8
 8013460:	08022e08 	.word	0x08022e08
 8013464:	08022d3c 	.word	0x08022d3c

08013468 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 8013468:	b580      	push	{r7, lr}
 801346a:	b084      	sub	sp, #16
 801346c:	af00      	add	r7, sp, #0
 801346e:	60f8      	str	r0, [r7, #12]
 8013470:	60b9      	str	r1, [r7, #8]
 8013472:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 8013474:	68fb      	ldr	r3, [r7, #12]
 8013476:	2b00      	cmp	r3, #0
 8013478:	d109      	bne.n	801348e <tcp_shutdown+0x26>
 801347a:	4b26      	ldr	r3, [pc, #152]	@ (8013514 <tcp_shutdown+0xac>)
 801347c:	f240 2207 	movw	r2, #519	@ 0x207
 8013480:	4925      	ldr	r1, [pc, #148]	@ (8013518 <tcp_shutdown+0xb0>)
 8013482:	4826      	ldr	r0, [pc, #152]	@ (801351c <tcp_shutdown+0xb4>)
 8013484:	f00a ffa6 	bl	801e3d4 <iprintf>
 8013488:	f06f 030f 	mvn.w	r3, #15
 801348c:	e03d      	b.n	801350a <tcp_shutdown+0xa2>

  if (pcb->state == LISTEN) {
 801348e:	68fb      	ldr	r3, [r7, #12]
 8013490:	7d1b      	ldrb	r3, [r3, #20]
 8013492:	2b01      	cmp	r3, #1
 8013494:	d102      	bne.n	801349c <tcp_shutdown+0x34>
    return ERR_CONN;
 8013496:	f06f 030a 	mvn.w	r3, #10
 801349a:	e036      	b.n	801350a <tcp_shutdown+0xa2>
  }
  if (shut_rx) {
 801349c:	68bb      	ldr	r3, [r7, #8]
 801349e:	2b00      	cmp	r3, #0
 80134a0:	d01b      	beq.n	80134da <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80134a2:	68fb      	ldr	r3, [r7, #12]
 80134a4:	8b5b      	ldrh	r3, [r3, #26]
 80134a6:	f043 0310 	orr.w	r3, r3, #16
 80134aa:	b29a      	uxth	r2, r3
 80134ac:	68fb      	ldr	r3, [r7, #12]
 80134ae:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	2b00      	cmp	r3, #0
 80134b4:	d005      	beq.n	80134c2 <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 80134b6:	2101      	movs	r1, #1
 80134b8:	68f8      	ldr	r0, [r7, #12]
 80134ba:	f7ff fe5d 	bl	8013178 <tcp_close_shutdown>
 80134be:	4603      	mov	r3, r0
 80134c0:	e023      	b.n	801350a <tcp_shutdown+0xa2>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 80134c2:	68fb      	ldr	r3, [r7, #12]
 80134c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	d007      	beq.n	80134da <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 80134ca:	68fb      	ldr	r3, [r7, #12]
 80134cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80134ce:	4618      	mov	r0, r3
 80134d0:	f7ff f84e 	bl	8012570 <pbuf_free>
      pcb->refused_data = NULL;
 80134d4:	68fb      	ldr	r3, [r7, #12]
 80134d6:	2200      	movs	r2, #0
 80134d8:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }
  if (shut_tx) {
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	2b00      	cmp	r3, #0
 80134de:	d013      	beq.n	8013508 <tcp_shutdown+0xa0>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 80134e0:	68fb      	ldr	r3, [r7, #12]
 80134e2:	7d1b      	ldrb	r3, [r3, #20]
 80134e4:	2b04      	cmp	r3, #4
 80134e6:	dc02      	bgt.n	80134ee <tcp_shutdown+0x86>
 80134e8:	2b03      	cmp	r3, #3
 80134ea:	da02      	bge.n	80134f2 <tcp_shutdown+0x8a>
 80134ec:	e009      	b.n	8013502 <tcp_shutdown+0x9a>
 80134ee:	2b07      	cmp	r3, #7
 80134f0:	d107      	bne.n	8013502 <tcp_shutdown+0x9a>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 80134f2:	68bb      	ldr	r3, [r7, #8]
 80134f4:	b2db      	uxtb	r3, r3
 80134f6:	4619      	mov	r1, r3
 80134f8:	68f8      	ldr	r0, [r7, #12]
 80134fa:	f7ff fe3d 	bl	8013178 <tcp_close_shutdown>
 80134fe:	4603      	mov	r3, r0
 8013500:	e003      	b.n	801350a <tcp_shutdown+0xa2>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 8013502:	f06f 030a 	mvn.w	r3, #10
 8013506:	e000      	b.n	801350a <tcp_shutdown+0xa2>
    }
  }
  return ERR_OK;
 8013508:	2300      	movs	r3, #0
}
 801350a:	4618      	mov	r0, r3
 801350c:	3710      	adds	r7, #16
 801350e:	46bd      	mov	sp, r7
 8013510:	bd80      	pop	{r7, pc}
 8013512:	bf00      	nop
 8013514:	08022cf8 	.word	0x08022cf8
 8013518:	08022e20 	.word	0x08022e20
 801351c:	08022d3c 	.word	0x08022d3c

08013520 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8013520:	b580      	push	{r7, lr}
 8013522:	b08e      	sub	sp, #56	@ 0x38
 8013524:	af04      	add	r7, sp, #16
 8013526:	6078      	str	r0, [r7, #4]
 8013528:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801352a:	687b      	ldr	r3, [r7, #4]
 801352c:	2b00      	cmp	r3, #0
 801352e:	d107      	bne.n	8013540 <tcp_abandon+0x20>
 8013530:	4b52      	ldr	r3, [pc, #328]	@ (801367c <tcp_abandon+0x15c>)
 8013532:	f240 223d 	movw	r2, #573	@ 0x23d
 8013536:	4952      	ldr	r1, [pc, #328]	@ (8013680 <tcp_abandon+0x160>)
 8013538:	4852      	ldr	r0, [pc, #328]	@ (8013684 <tcp_abandon+0x164>)
 801353a:	f00a ff4b 	bl	801e3d4 <iprintf>
 801353e:	e099      	b.n	8013674 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	7d1b      	ldrb	r3, [r3, #20]
 8013544:	2b01      	cmp	r3, #1
 8013546:	d106      	bne.n	8013556 <tcp_abandon+0x36>
 8013548:	4b4c      	ldr	r3, [pc, #304]	@ (801367c <tcp_abandon+0x15c>)
 801354a:	f44f 7210 	mov.w	r2, #576	@ 0x240
 801354e:	494e      	ldr	r1, [pc, #312]	@ (8013688 <tcp_abandon+0x168>)
 8013550:	484c      	ldr	r0, [pc, #304]	@ (8013684 <tcp_abandon+0x164>)
 8013552:	f00a ff3f 	bl	801e3d4 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	7d1b      	ldrb	r3, [r3, #20]
 801355a:	2b0a      	cmp	r3, #10
 801355c:	d107      	bne.n	801356e <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801355e:	6879      	ldr	r1, [r7, #4]
 8013560:	484a      	ldr	r0, [pc, #296]	@ (801368c <tcp_abandon+0x16c>)
 8013562:	f001 fa55 	bl	8014a10 <tcp_pcb_remove>
    tcp_free(pcb);
 8013566:	6878      	ldr	r0, [r7, #4]
 8013568:	f7ff fd54 	bl	8013014 <tcp_free>
 801356c:	e082      	b.n	8013674 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 801356e:	2300      	movs	r3, #0
 8013570:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 8013572:	2300      	movs	r3, #0
 8013574:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8013576:	687b      	ldr	r3, [r7, #4]
 8013578:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801357a:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 801357c:	687b      	ldr	r3, [r7, #4]
 801357e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013580:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8013582:	687b      	ldr	r3, [r7, #4]
 8013584:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013588:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 801358a:	687b      	ldr	r3, [r7, #4]
 801358c:	691b      	ldr	r3, [r3, #16]
 801358e:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	7d1b      	ldrb	r3, [r3, #20]
 8013594:	2b00      	cmp	r3, #0
 8013596:	d126      	bne.n	80135e6 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	8adb      	ldrh	r3, [r3, #22]
 801359c:	2b00      	cmp	r3, #0
 801359e:	d02e      	beq.n	80135fe <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80135a0:	4b3b      	ldr	r3, [pc, #236]	@ (8013690 <tcp_abandon+0x170>)
 80135a2:	681b      	ldr	r3, [r3, #0]
 80135a4:	687a      	ldr	r2, [r7, #4]
 80135a6:	429a      	cmp	r2, r3
 80135a8:	d105      	bne.n	80135b6 <tcp_abandon+0x96>
 80135aa:	4b39      	ldr	r3, [pc, #228]	@ (8013690 <tcp_abandon+0x170>)
 80135ac:	681b      	ldr	r3, [r3, #0]
 80135ae:	68db      	ldr	r3, [r3, #12]
 80135b0:	4a37      	ldr	r2, [pc, #220]	@ (8013690 <tcp_abandon+0x170>)
 80135b2:	6013      	str	r3, [r2, #0]
 80135b4:	e013      	b.n	80135de <tcp_abandon+0xbe>
 80135b6:	4b36      	ldr	r3, [pc, #216]	@ (8013690 <tcp_abandon+0x170>)
 80135b8:	681b      	ldr	r3, [r3, #0]
 80135ba:	61fb      	str	r3, [r7, #28]
 80135bc:	e00c      	b.n	80135d8 <tcp_abandon+0xb8>
 80135be:	69fb      	ldr	r3, [r7, #28]
 80135c0:	68db      	ldr	r3, [r3, #12]
 80135c2:	687a      	ldr	r2, [r7, #4]
 80135c4:	429a      	cmp	r2, r3
 80135c6:	d104      	bne.n	80135d2 <tcp_abandon+0xb2>
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	68da      	ldr	r2, [r3, #12]
 80135cc:	69fb      	ldr	r3, [r7, #28]
 80135ce:	60da      	str	r2, [r3, #12]
 80135d0:	e005      	b.n	80135de <tcp_abandon+0xbe>
 80135d2:	69fb      	ldr	r3, [r7, #28]
 80135d4:	68db      	ldr	r3, [r3, #12]
 80135d6:	61fb      	str	r3, [r7, #28]
 80135d8:	69fb      	ldr	r3, [r7, #28]
 80135da:	2b00      	cmp	r3, #0
 80135dc:	d1ef      	bne.n	80135be <tcp_abandon+0x9e>
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	2200      	movs	r2, #0
 80135e2:	60da      	str	r2, [r3, #12]
 80135e4:	e00b      	b.n	80135fe <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 80135e6:	683b      	ldr	r3, [r7, #0]
 80135e8:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	8adb      	ldrh	r3, [r3, #22]
 80135ee:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80135f0:	6879      	ldr	r1, [r7, #4]
 80135f2:	4828      	ldr	r0, [pc, #160]	@ (8013694 <tcp_abandon+0x174>)
 80135f4:	f001 fa0c 	bl	8014a10 <tcp_pcb_remove>
 80135f8:	4b27      	ldr	r3, [pc, #156]	@ (8013698 <tcp_abandon+0x178>)
 80135fa:	2201      	movs	r2, #1
 80135fc:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013602:	2b00      	cmp	r3, #0
 8013604:	d004      	beq.n	8013610 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8013606:	687b      	ldr	r3, [r7, #4]
 8013608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801360a:	4618      	mov	r0, r3
 801360c:	f000 fee0 	bl	80143d0 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013614:	2b00      	cmp	r3, #0
 8013616:	d004      	beq.n	8013622 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801361c:	4618      	mov	r0, r3
 801361e:	f000 fed7 	bl	80143d0 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8013622:	687b      	ldr	r3, [r7, #4]
 8013624:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013626:	2b00      	cmp	r3, #0
 8013628:	d004      	beq.n	8013634 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801362e:	4618      	mov	r0, r3
 8013630:	f000 fece 	bl	80143d0 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8013634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013636:	2b00      	cmp	r3, #0
 8013638:	d00e      	beq.n	8013658 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 801363a:	6879      	ldr	r1, [r7, #4]
 801363c:	687b      	ldr	r3, [r7, #4]
 801363e:	3304      	adds	r3, #4
 8013640:	687a      	ldr	r2, [r7, #4]
 8013642:	8b12      	ldrh	r2, [r2, #24]
 8013644:	9202      	str	r2, [sp, #8]
 8013646:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8013648:	9201      	str	r2, [sp, #4]
 801364a:	9300      	str	r3, [sp, #0]
 801364c:	460b      	mov	r3, r1
 801364e:	697a      	ldr	r2, [r7, #20]
 8013650:	69b9      	ldr	r1, [r7, #24]
 8013652:	6878      	ldr	r0, [r7, #4]
 8013654:	f005 fba6 	bl	8018da4 <tcp_rst>
    }
    last_state = pcb->state;
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	7d1b      	ldrb	r3, [r3, #20]
 801365c:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801365e:	6878      	ldr	r0, [r7, #4]
 8013660:	f7ff fcd8 	bl	8013014 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8013664:	693b      	ldr	r3, [r7, #16]
 8013666:	2b00      	cmp	r3, #0
 8013668:	d004      	beq.n	8013674 <tcp_abandon+0x154>
 801366a:	693b      	ldr	r3, [r7, #16]
 801366c:	f06f 010c 	mvn.w	r1, #12
 8013670:	68f8      	ldr	r0, [r7, #12]
 8013672:	4798      	blx	r3
  }
}
 8013674:	3728      	adds	r7, #40	@ 0x28
 8013676:	46bd      	mov	sp, r7
 8013678:	bd80      	pop	{r7, pc}
 801367a:	bf00      	nop
 801367c:	08022cf8 	.word	0x08022cf8
 8013680:	08022e3c 	.word	0x08022e3c
 8013684:	08022d3c 	.word	0x08022d3c
 8013688:	08022e58 	.word	0x08022e58
 801368c:	2000f34c 	.word	0x2000f34c
 8013690:	2000f340 	.word	0x2000f340
 8013694:	2000f348 	.word	0x2000f348
 8013698:	2000f350 	.word	0x2000f350

0801369c <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 801369c:	b580      	push	{r7, lr}
 801369e:	b082      	sub	sp, #8
 80136a0:	af00      	add	r7, sp, #0
 80136a2:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80136a4:	2101      	movs	r1, #1
 80136a6:	6878      	ldr	r0, [r7, #4]
 80136a8:	f7ff ff3a 	bl	8013520 <tcp_abandon>
}
 80136ac:	bf00      	nop
 80136ae:	3708      	adds	r7, #8
 80136b0:	46bd      	mov	sp, r7
 80136b2:	bd80      	pop	{r7, pc}

080136b4 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80136b4:	b580      	push	{r7, lr}
 80136b6:	b088      	sub	sp, #32
 80136b8:	af00      	add	r7, sp, #0
 80136ba:	60f8      	str	r0, [r7, #12]
 80136bc:	60b9      	str	r1, [r7, #8]
 80136be:	4613      	mov	r3, r2
 80136c0:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 80136c2:	2304      	movs	r3, #4
 80136c4:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80136c6:	68bb      	ldr	r3, [r7, #8]
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	d101      	bne.n	80136d0 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 80136cc:	4b3e      	ldr	r3, [pc, #248]	@ (80137c8 <tcp_bind+0x114>)
 80136ce:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80136d0:	68fb      	ldr	r3, [r7, #12]
 80136d2:	2b00      	cmp	r3, #0
 80136d4:	d109      	bne.n	80136ea <tcp_bind+0x36>
 80136d6:	4b3d      	ldr	r3, [pc, #244]	@ (80137cc <tcp_bind+0x118>)
 80136d8:	f240 22a9 	movw	r2, #681	@ 0x2a9
 80136dc:	493c      	ldr	r1, [pc, #240]	@ (80137d0 <tcp_bind+0x11c>)
 80136de:	483d      	ldr	r0, [pc, #244]	@ (80137d4 <tcp_bind+0x120>)
 80136e0:	f00a fe78 	bl	801e3d4 <iprintf>
 80136e4:	f06f 030f 	mvn.w	r3, #15
 80136e8:	e06a      	b.n	80137c0 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 80136ea:	68fb      	ldr	r3, [r7, #12]
 80136ec:	7d1b      	ldrb	r3, [r3, #20]
 80136ee:	2b00      	cmp	r3, #0
 80136f0:	d009      	beq.n	8013706 <tcp_bind+0x52>
 80136f2:	4b36      	ldr	r3, [pc, #216]	@ (80137cc <tcp_bind+0x118>)
 80136f4:	f240 22ab 	movw	r2, #683	@ 0x2ab
 80136f8:	4937      	ldr	r1, [pc, #220]	@ (80137d8 <tcp_bind+0x124>)
 80136fa:	4836      	ldr	r0, [pc, #216]	@ (80137d4 <tcp_bind+0x120>)
 80136fc:	f00a fe6a 	bl	801e3d4 <iprintf>
 8013700:	f06f 0305 	mvn.w	r3, #5
 8013704:	e05c      	b.n	80137c0 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 8013706:	88fb      	ldrh	r3, [r7, #6]
 8013708:	2b00      	cmp	r3, #0
 801370a:	d109      	bne.n	8013720 <tcp_bind+0x6c>
    port = tcp_new_port();
 801370c:	f000 f9f8 	bl	8013b00 <tcp_new_port>
 8013710:	4603      	mov	r3, r0
 8013712:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8013714:	88fb      	ldrh	r3, [r7, #6]
 8013716:	2b00      	cmp	r3, #0
 8013718:	d135      	bne.n	8013786 <tcp_bind+0xd2>
      return ERR_BUF;
 801371a:	f06f 0301 	mvn.w	r3, #1
 801371e:	e04f      	b.n	80137c0 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 8013720:	2300      	movs	r3, #0
 8013722:	61fb      	str	r3, [r7, #28]
 8013724:	e02b      	b.n	801377e <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8013726:	4a2d      	ldr	r2, [pc, #180]	@ (80137dc <tcp_bind+0x128>)
 8013728:	69fb      	ldr	r3, [r7, #28]
 801372a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801372e:	681b      	ldr	r3, [r3, #0]
 8013730:	61bb      	str	r3, [r7, #24]
 8013732:	e01e      	b.n	8013772 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 8013734:	69bb      	ldr	r3, [r7, #24]
 8013736:	8adb      	ldrh	r3, [r3, #22]
 8013738:	88fa      	ldrh	r2, [r7, #6]
 801373a:	429a      	cmp	r2, r3
 801373c:	d116      	bne.n	801376c <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 801373e:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8013740:	2b00      	cmp	r3, #0
 8013742:	d010      	beq.n	8013766 <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 8013744:	69bb      	ldr	r3, [r7, #24]
 8013746:	681b      	ldr	r3, [r3, #0]
 8013748:	2b00      	cmp	r3, #0
 801374a:	d00c      	beq.n	8013766 <tcp_bind+0xb2>
 801374c:	68bb      	ldr	r3, [r7, #8]
 801374e:	2b00      	cmp	r3, #0
 8013750:	d009      	beq.n	8013766 <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 8013752:	68bb      	ldr	r3, [r7, #8]
 8013754:	681b      	ldr	r3, [r3, #0]
 8013756:	2b00      	cmp	r3, #0
 8013758:	d005      	beq.n	8013766 <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 801375a:	69bb      	ldr	r3, [r7, #24]
 801375c:	681a      	ldr	r2, [r3, #0]
 801375e:	68bb      	ldr	r3, [r7, #8]
 8013760:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8013762:	429a      	cmp	r2, r3
 8013764:	d102      	bne.n	801376c <tcp_bind+0xb8>
              return ERR_USE;
 8013766:	f06f 0307 	mvn.w	r3, #7
 801376a:	e029      	b.n	80137c0 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801376c:	69bb      	ldr	r3, [r7, #24]
 801376e:	68db      	ldr	r3, [r3, #12]
 8013770:	61bb      	str	r3, [r7, #24]
 8013772:	69bb      	ldr	r3, [r7, #24]
 8013774:	2b00      	cmp	r3, #0
 8013776:	d1dd      	bne.n	8013734 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 8013778:	69fb      	ldr	r3, [r7, #28]
 801377a:	3301      	adds	r3, #1
 801377c:	61fb      	str	r3, [r7, #28]
 801377e:	69fa      	ldr	r2, [r7, #28]
 8013780:	697b      	ldr	r3, [r7, #20]
 8013782:	429a      	cmp	r2, r3
 8013784:	dbcf      	blt.n	8013726 <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 8013786:	68bb      	ldr	r3, [r7, #8]
 8013788:	2b00      	cmp	r3, #0
 801378a:	d00c      	beq.n	80137a6 <tcp_bind+0xf2>
 801378c:	68bb      	ldr	r3, [r7, #8]
 801378e:	681b      	ldr	r3, [r3, #0]
 8013790:	2b00      	cmp	r3, #0
 8013792:	d008      	beq.n	80137a6 <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 8013794:	68bb      	ldr	r3, [r7, #8]
 8013796:	2b00      	cmp	r3, #0
 8013798:	d002      	beq.n	80137a0 <tcp_bind+0xec>
 801379a:	68bb      	ldr	r3, [r7, #8]
 801379c:	681b      	ldr	r3, [r3, #0]
 801379e:	e000      	b.n	80137a2 <tcp_bind+0xee>
 80137a0:	2300      	movs	r3, #0
 80137a2:	68fa      	ldr	r2, [r7, #12]
 80137a4:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 80137a6:	68fb      	ldr	r3, [r7, #12]
 80137a8:	88fa      	ldrh	r2, [r7, #6]
 80137aa:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 80137ac:	4b0c      	ldr	r3, [pc, #48]	@ (80137e0 <tcp_bind+0x12c>)
 80137ae:	681a      	ldr	r2, [r3, #0]
 80137b0:	68fb      	ldr	r3, [r7, #12]
 80137b2:	60da      	str	r2, [r3, #12]
 80137b4:	4a0a      	ldr	r2, [pc, #40]	@ (80137e0 <tcp_bind+0x12c>)
 80137b6:	68fb      	ldr	r3, [r7, #12]
 80137b8:	6013      	str	r3, [r2, #0]
 80137ba:	f005 fcb5 	bl	8019128 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 80137be:	2300      	movs	r3, #0
}
 80137c0:	4618      	mov	r0, r3
 80137c2:	3720      	adds	r7, #32
 80137c4:	46bd      	mov	sp, r7
 80137c6:	bd80      	pop	{r7, pc}
 80137c8:	08024da0 	.word	0x08024da0
 80137cc:	08022cf8 	.word	0x08022cf8
 80137d0:	08022e8c 	.word	0x08022e8c
 80137d4:	08022d3c 	.word	0x08022d3c
 80137d8:	08022ea4 	.word	0x08022ea4
 80137dc:	08024d78 	.word	0x08024d78
 80137e0:	2000f340 	.word	0x2000f340

080137e4 <tcp_bind_netif>:
 * @param pcb the tcp_pcb to bind.
 * @param netif the netif to bind to. Can be NULL.
 */
void
tcp_bind_netif(struct tcp_pcb *pcb, const struct netif *netif)
{
 80137e4:	b480      	push	{r7}
 80137e6:	b083      	sub	sp, #12
 80137e8:	af00      	add	r7, sp, #0
 80137ea:	6078      	str	r0, [r7, #4]
 80137ec:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (netif != NULL) {
 80137ee:	683b      	ldr	r3, [r7, #0]
 80137f0:	2b00      	cmp	r3, #0
 80137f2:	d007      	beq.n	8013804 <tcp_bind_netif+0x20>
    pcb->netif_idx = netif_get_index(netif);
 80137f4:	683b      	ldr	r3, [r7, #0]
 80137f6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80137fa:	3301      	adds	r3, #1
 80137fc:	b2da      	uxtb	r2, r3
 80137fe:	687b      	ldr	r3, [r7, #4]
 8013800:	721a      	strb	r2, [r3, #8]
  } else {
    pcb->netif_idx = NETIF_NO_INDEX;
  }
}
 8013802:	e002      	b.n	801380a <tcp_bind_netif+0x26>
    pcb->netif_idx = NETIF_NO_INDEX;
 8013804:	687b      	ldr	r3, [r7, #4]
 8013806:	2200      	movs	r2, #0
 8013808:	721a      	strb	r2, [r3, #8]
}
 801380a:	bf00      	nop
 801380c:	370c      	adds	r7, #12
 801380e:	46bd      	mov	sp, r7
 8013810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013814:	4770      	bx	lr
	...

08013818 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 8013818:	b580      	push	{r7, lr}
 801381a:	b084      	sub	sp, #16
 801381c:	af00      	add	r7, sp, #0
 801381e:	60f8      	str	r0, [r7, #12]
 8013820:	60b9      	str	r1, [r7, #8]
 8013822:	4613      	mov	r3, r2
 8013824:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8013826:	68bb      	ldr	r3, [r7, #8]
 8013828:	2b00      	cmp	r3, #0
 801382a:	d106      	bne.n	801383a <tcp_accept_null+0x22>
 801382c:	4b07      	ldr	r3, [pc, #28]	@ (801384c <tcp_accept_null+0x34>)
 801382e:	f240 320f 	movw	r2, #783	@ 0x30f
 8013832:	4907      	ldr	r1, [pc, #28]	@ (8013850 <tcp_accept_null+0x38>)
 8013834:	4807      	ldr	r0, [pc, #28]	@ (8013854 <tcp_accept_null+0x3c>)
 8013836:	f00a fdcd 	bl	801e3d4 <iprintf>

  tcp_abort(pcb);
 801383a:	68b8      	ldr	r0, [r7, #8]
 801383c:	f7ff ff2e 	bl	801369c <tcp_abort>

  return ERR_ABRT;
 8013840:	f06f 030c 	mvn.w	r3, #12
}
 8013844:	4618      	mov	r0, r3
 8013846:	3710      	adds	r7, #16
 8013848:	46bd      	mov	sp, r7
 801384a:	bd80      	pop	{r7, pc}
 801384c:	08022cf8 	.word	0x08022cf8
 8013850:	08022ecc 	.word	0x08022ecc
 8013854:	08022d3c 	.word	0x08022d3c

08013858 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 8013858:	b580      	push	{r7, lr}
 801385a:	b088      	sub	sp, #32
 801385c:	af00      	add	r7, sp, #0
 801385e:	60f8      	str	r0, [r7, #12]
 8013860:	460b      	mov	r3, r1
 8013862:	607a      	str	r2, [r7, #4]
 8013864:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 8013866:	2300      	movs	r3, #0
 8013868:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 801386a:	68fb      	ldr	r3, [r7, #12]
 801386c:	2b00      	cmp	r3, #0
 801386e:	d109      	bne.n	8013884 <tcp_listen_with_backlog_and_err+0x2c>
 8013870:	4b47      	ldr	r3, [pc, #284]	@ (8013990 <tcp_listen_with_backlog_and_err+0x138>)
 8013872:	f240 3259 	movw	r2, #857	@ 0x359
 8013876:	4947      	ldr	r1, [pc, #284]	@ (8013994 <tcp_listen_with_backlog_and_err+0x13c>)
 8013878:	4847      	ldr	r0, [pc, #284]	@ (8013998 <tcp_listen_with_backlog_and_err+0x140>)
 801387a:	f00a fdab 	bl	801e3d4 <iprintf>
 801387e:	23f0      	movs	r3, #240	@ 0xf0
 8013880:	76fb      	strb	r3, [r7, #27]
 8013882:	e079      	b.n	8013978 <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8013884:	68fb      	ldr	r3, [r7, #12]
 8013886:	7d1b      	ldrb	r3, [r3, #20]
 8013888:	2b00      	cmp	r3, #0
 801388a:	d009      	beq.n	80138a0 <tcp_listen_with_backlog_and_err+0x48>
 801388c:	4b40      	ldr	r3, [pc, #256]	@ (8013990 <tcp_listen_with_backlog_and_err+0x138>)
 801388e:	f240 325a 	movw	r2, #858	@ 0x35a
 8013892:	4942      	ldr	r1, [pc, #264]	@ (801399c <tcp_listen_with_backlog_and_err+0x144>)
 8013894:	4840      	ldr	r0, [pc, #256]	@ (8013998 <tcp_listen_with_backlog_and_err+0x140>)
 8013896:	f00a fd9d 	bl	801e3d4 <iprintf>
 801389a:	23f1      	movs	r3, #241	@ 0xf1
 801389c:	76fb      	strb	r3, [r7, #27]
 801389e:	e06b      	b.n	8013978 <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 80138a0:	68fb      	ldr	r3, [r7, #12]
 80138a2:	7d1b      	ldrb	r3, [r3, #20]
 80138a4:	2b01      	cmp	r3, #1
 80138a6:	d104      	bne.n	80138b2 <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 80138a8:	68fb      	ldr	r3, [r7, #12]
 80138aa:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 80138ac:	23f7      	movs	r3, #247	@ 0xf7
 80138ae:	76fb      	strb	r3, [r7, #27]
    goto done;
 80138b0:	e062      	b.n	8013978 <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 80138b2:	2003      	movs	r0, #3
 80138b4:	f7fd fed4 	bl	8011660 <memp_malloc>
 80138b8:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 80138ba:	69fb      	ldr	r3, [r7, #28]
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d102      	bne.n	80138c6 <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 80138c0:	23ff      	movs	r3, #255	@ 0xff
 80138c2:	76fb      	strb	r3, [r7, #27]
    goto done;
 80138c4:	e058      	b.n	8013978 <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 80138c6:	68fb      	ldr	r3, [r7, #12]
 80138c8:	691a      	ldr	r2, [r3, #16]
 80138ca:	69fb      	ldr	r3, [r7, #28]
 80138cc:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 80138ce:	68fb      	ldr	r3, [r7, #12]
 80138d0:	8ada      	ldrh	r2, [r3, #22]
 80138d2:	69fb      	ldr	r3, [r7, #28]
 80138d4:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 80138d6:	69fb      	ldr	r3, [r7, #28]
 80138d8:	2201      	movs	r2, #1
 80138da:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 80138dc:	68fb      	ldr	r3, [r7, #12]
 80138de:	7d5a      	ldrb	r2, [r3, #21]
 80138e0:	69fb      	ldr	r3, [r7, #28]
 80138e2:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 80138e4:	68fb      	ldr	r3, [r7, #12]
 80138e6:	7a5a      	ldrb	r2, [r3, #9]
 80138e8:	69fb      	ldr	r3, [r7, #28]
 80138ea:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 80138ec:	69fb      	ldr	r3, [r7, #28]
 80138ee:	2200      	movs	r2, #0
 80138f0:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 80138f2:	68fb      	ldr	r3, [r7, #12]
 80138f4:	7ada      	ldrb	r2, [r3, #11]
 80138f6:	69fb      	ldr	r3, [r7, #28]
 80138f8:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 80138fa:	68fb      	ldr	r3, [r7, #12]
 80138fc:	7a9a      	ldrb	r2, [r3, #10]
 80138fe:	69fb      	ldr	r3, [r7, #28]
 8013900:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 8013902:	68fb      	ldr	r3, [r7, #12]
 8013904:	681a      	ldr	r2, [r3, #0]
 8013906:	69fb      	ldr	r3, [r7, #28]
 8013908:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 801390a:	68fb      	ldr	r3, [r7, #12]
 801390c:	8adb      	ldrh	r3, [r3, #22]
 801390e:	2b00      	cmp	r3, #0
 8013910:	d021      	beq.n	8013956 <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8013912:	4b23      	ldr	r3, [pc, #140]	@ (80139a0 <tcp_listen_with_backlog_and_err+0x148>)
 8013914:	681b      	ldr	r3, [r3, #0]
 8013916:	68fa      	ldr	r2, [r7, #12]
 8013918:	429a      	cmp	r2, r3
 801391a:	d105      	bne.n	8013928 <tcp_listen_with_backlog_and_err+0xd0>
 801391c:	4b20      	ldr	r3, [pc, #128]	@ (80139a0 <tcp_listen_with_backlog_and_err+0x148>)
 801391e:	681b      	ldr	r3, [r3, #0]
 8013920:	68db      	ldr	r3, [r3, #12]
 8013922:	4a1f      	ldr	r2, [pc, #124]	@ (80139a0 <tcp_listen_with_backlog_and_err+0x148>)
 8013924:	6013      	str	r3, [r2, #0]
 8013926:	e013      	b.n	8013950 <tcp_listen_with_backlog_and_err+0xf8>
 8013928:	4b1d      	ldr	r3, [pc, #116]	@ (80139a0 <tcp_listen_with_backlog_and_err+0x148>)
 801392a:	681b      	ldr	r3, [r3, #0]
 801392c:	617b      	str	r3, [r7, #20]
 801392e:	e00c      	b.n	801394a <tcp_listen_with_backlog_and_err+0xf2>
 8013930:	697b      	ldr	r3, [r7, #20]
 8013932:	68db      	ldr	r3, [r3, #12]
 8013934:	68fa      	ldr	r2, [r7, #12]
 8013936:	429a      	cmp	r2, r3
 8013938:	d104      	bne.n	8013944 <tcp_listen_with_backlog_and_err+0xec>
 801393a:	68fb      	ldr	r3, [r7, #12]
 801393c:	68da      	ldr	r2, [r3, #12]
 801393e:	697b      	ldr	r3, [r7, #20]
 8013940:	60da      	str	r2, [r3, #12]
 8013942:	e005      	b.n	8013950 <tcp_listen_with_backlog_and_err+0xf8>
 8013944:	697b      	ldr	r3, [r7, #20]
 8013946:	68db      	ldr	r3, [r3, #12]
 8013948:	617b      	str	r3, [r7, #20]
 801394a:	697b      	ldr	r3, [r7, #20]
 801394c:	2b00      	cmp	r3, #0
 801394e:	d1ef      	bne.n	8013930 <tcp_listen_with_backlog_and_err+0xd8>
 8013950:	68fb      	ldr	r3, [r7, #12]
 8013952:	2200      	movs	r2, #0
 8013954:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 8013956:	68f8      	ldr	r0, [r7, #12]
 8013958:	f7ff fb5c 	bl	8013014 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 801395c:	69fb      	ldr	r3, [r7, #28]
 801395e:	4a11      	ldr	r2, [pc, #68]	@ (80139a4 <tcp_listen_with_backlog_and_err+0x14c>)
 8013960:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8013962:	4b11      	ldr	r3, [pc, #68]	@ (80139a8 <tcp_listen_with_backlog_and_err+0x150>)
 8013964:	681a      	ldr	r2, [r3, #0]
 8013966:	69fb      	ldr	r3, [r7, #28]
 8013968:	60da      	str	r2, [r3, #12]
 801396a:	4a0f      	ldr	r2, [pc, #60]	@ (80139a8 <tcp_listen_with_backlog_and_err+0x150>)
 801396c:	69fb      	ldr	r3, [r7, #28]
 801396e:	6013      	str	r3, [r2, #0]
 8013970:	f005 fbda 	bl	8019128 <tcp_timer_needed>
  res = ERR_OK;
 8013974:	2300      	movs	r3, #0
 8013976:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	2b00      	cmp	r3, #0
 801397c:	d002      	beq.n	8013984 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 801397e:	687b      	ldr	r3, [r7, #4]
 8013980:	7efa      	ldrb	r2, [r7, #27]
 8013982:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 8013984:	69fb      	ldr	r3, [r7, #28]
}
 8013986:	4618      	mov	r0, r3
 8013988:	3720      	adds	r7, #32
 801398a:	46bd      	mov	sp, r7
 801398c:	bd80      	pop	{r7, pc}
 801398e:	bf00      	nop
 8013990:	08022cf8 	.word	0x08022cf8
 8013994:	08022eec 	.word	0x08022eec
 8013998:	08022d3c 	.word	0x08022d3c
 801399c:	08022f1c 	.word	0x08022f1c
 80139a0:	2000f340 	.word	0x2000f340
 80139a4:	08013819 	.word	0x08013819
 80139a8:	2000f344 	.word	0x2000f344

080139ac <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80139ac:	b580      	push	{r7, lr}
 80139ae:	b084      	sub	sp, #16
 80139b0:	af00      	add	r7, sp, #0
 80139b2:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	2b00      	cmp	r3, #0
 80139b8:	d106      	bne.n	80139c8 <tcp_update_rcv_ann_wnd+0x1c>
 80139ba:	4b25      	ldr	r3, [pc, #148]	@ (8013a50 <tcp_update_rcv_ann_wnd+0xa4>)
 80139bc:	f240 32a6 	movw	r2, #934	@ 0x3a6
 80139c0:	4924      	ldr	r1, [pc, #144]	@ (8013a54 <tcp_update_rcv_ann_wnd+0xa8>)
 80139c2:	4825      	ldr	r0, [pc, #148]	@ (8013a58 <tcp_update_rcv_ann_wnd+0xac>)
 80139c4:	f00a fd06 	bl	801e3d4 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80139cc:	687a      	ldr	r2, [r7, #4]
 80139ce:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80139d0:	4413      	add	r3, r2
 80139d2:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80139d8:	687a      	ldr	r2, [r7, #4]
 80139da:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 80139dc:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 80139e0:	bf28      	it	cs
 80139e2:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 80139e6:	b292      	uxth	r2, r2
 80139e8:	4413      	add	r3, r2
 80139ea:	68fa      	ldr	r2, [r7, #12]
 80139ec:	1ad3      	subs	r3, r2, r3
 80139ee:	2b00      	cmp	r3, #0
 80139f0:	db08      	blt.n	8013a04 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80139f2:	687b      	ldr	r3, [r7, #4]
 80139f4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80139fe:	68fa      	ldr	r2, [r7, #12]
 8013a00:	1ad3      	subs	r3, r2, r3
 8013a02:	e020      	b.n	8013a46 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013a08:	687b      	ldr	r3, [r7, #4]
 8013a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013a0c:	1ad3      	subs	r3, r2, r3
 8013a0e:	2b00      	cmp	r3, #0
 8013a10:	dd03      	ble.n	8013a1a <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8013a12:	687b      	ldr	r3, [r7, #4]
 8013a14:	2200      	movs	r2, #0
 8013a16:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8013a18:	e014      	b.n	8013a44 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8013a1a:	687b      	ldr	r3, [r7, #4]
 8013a1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013a1e:	687b      	ldr	r3, [r7, #4]
 8013a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013a22:	1ad3      	subs	r3, r2, r3
 8013a24:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8013a26:	68bb      	ldr	r3, [r7, #8]
 8013a28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013a2c:	d306      	bcc.n	8013a3c <tcp_update_rcv_ann_wnd+0x90>
 8013a2e:	4b08      	ldr	r3, [pc, #32]	@ (8013a50 <tcp_update_rcv_ann_wnd+0xa4>)
 8013a30:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8013a34:	4909      	ldr	r1, [pc, #36]	@ (8013a5c <tcp_update_rcv_ann_wnd+0xb0>)
 8013a36:	4808      	ldr	r0, [pc, #32]	@ (8013a58 <tcp_update_rcv_ann_wnd+0xac>)
 8013a38:	f00a fccc 	bl	801e3d4 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8013a3c:	68bb      	ldr	r3, [r7, #8]
 8013a3e:	b29a      	uxth	r2, r3
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 8013a44:	2300      	movs	r3, #0
  }
}
 8013a46:	4618      	mov	r0, r3
 8013a48:	3710      	adds	r7, #16
 8013a4a:	46bd      	mov	sp, r7
 8013a4c:	bd80      	pop	{r7, pc}
 8013a4e:	bf00      	nop
 8013a50:	08022cf8 	.word	0x08022cf8
 8013a54:	08022f54 	.word	0x08022f54
 8013a58:	08022d3c 	.word	0x08022d3c
 8013a5c:	08022f78 	.word	0x08022f78

08013a60 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8013a60:	b580      	push	{r7, lr}
 8013a62:	b084      	sub	sp, #16
 8013a64:	af00      	add	r7, sp, #0
 8013a66:	6078      	str	r0, [r7, #4]
 8013a68:	460b      	mov	r3, r1
 8013a6a:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8013a6c:	687b      	ldr	r3, [r7, #4]
 8013a6e:	2b00      	cmp	r3, #0
 8013a70:	d107      	bne.n	8013a82 <tcp_recved+0x22>
 8013a72:	4b1f      	ldr	r3, [pc, #124]	@ (8013af0 <tcp_recved+0x90>)
 8013a74:	f240 32cf 	movw	r2, #975	@ 0x3cf
 8013a78:	491e      	ldr	r1, [pc, #120]	@ (8013af4 <tcp_recved+0x94>)
 8013a7a:	481f      	ldr	r0, [pc, #124]	@ (8013af8 <tcp_recved+0x98>)
 8013a7c:	f00a fcaa 	bl	801e3d4 <iprintf>
 8013a80:	e032      	b.n	8013ae8 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8013a82:	687b      	ldr	r3, [r7, #4]
 8013a84:	7d1b      	ldrb	r3, [r3, #20]
 8013a86:	2b01      	cmp	r3, #1
 8013a88:	d106      	bne.n	8013a98 <tcp_recved+0x38>
 8013a8a:	4b19      	ldr	r3, [pc, #100]	@ (8013af0 <tcp_recved+0x90>)
 8013a8c:	f240 32d2 	movw	r2, #978	@ 0x3d2
 8013a90:	491a      	ldr	r1, [pc, #104]	@ (8013afc <tcp_recved+0x9c>)
 8013a92:	4819      	ldr	r0, [pc, #100]	@ (8013af8 <tcp_recved+0x98>)
 8013a94:	f00a fc9e 	bl	801e3d4 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8013a9c:	887b      	ldrh	r3, [r7, #2]
 8013a9e:	4413      	add	r3, r2
 8013aa0:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8013aa2:	89fb      	ldrh	r3, [r7, #14]
 8013aa4:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8013aa8:	d804      	bhi.n	8013ab4 <tcp_recved+0x54>
 8013aaa:	687b      	ldr	r3, [r7, #4]
 8013aac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013aae:	89fa      	ldrh	r2, [r7, #14]
 8013ab0:	429a      	cmp	r2, r3
 8013ab2:	d204      	bcs.n	8013abe <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8013aba:	851a      	strh	r2, [r3, #40]	@ 0x28
 8013abc:	e002      	b.n	8013ac4 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8013abe:	687b      	ldr	r3, [r7, #4]
 8013ac0:	89fa      	ldrh	r2, [r7, #14]
 8013ac2:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8013ac4:	6878      	ldr	r0, [r7, #4]
 8013ac6:	f7ff ff71 	bl	80139ac <tcp_update_rcv_ann_wnd>
 8013aca:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8013acc:	68bb      	ldr	r3, [r7, #8]
 8013ace:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8013ad2:	d309      	bcc.n	8013ae8 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	8b5b      	ldrh	r3, [r3, #26]
 8013ad8:	f043 0302 	orr.w	r3, r3, #2
 8013adc:	b29a      	uxth	r2, r3
 8013ade:	687b      	ldr	r3, [r7, #4]
 8013ae0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8013ae2:	6878      	ldr	r0, [r7, #4]
 8013ae4:	f004 fbaa 	bl	801823c <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8013ae8:	3710      	adds	r7, #16
 8013aea:	46bd      	mov	sp, r7
 8013aec:	bd80      	pop	{r7, pc}
 8013aee:	bf00      	nop
 8013af0:	08022cf8 	.word	0x08022cf8
 8013af4:	08022f94 	.word	0x08022f94
 8013af8:	08022d3c 	.word	0x08022d3c
 8013afc:	08022fac 	.word	0x08022fac

08013b00 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8013b00:	b480      	push	{r7}
 8013b02:	b083      	sub	sp, #12
 8013b04:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8013b06:	2300      	movs	r3, #0
 8013b08:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8013b0a:	4b1e      	ldr	r3, [pc, #120]	@ (8013b84 <tcp_new_port+0x84>)
 8013b0c:	881b      	ldrh	r3, [r3, #0]
 8013b0e:	3301      	adds	r3, #1
 8013b10:	b29a      	uxth	r2, r3
 8013b12:	4b1c      	ldr	r3, [pc, #112]	@ (8013b84 <tcp_new_port+0x84>)
 8013b14:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8013b16:	4b1b      	ldr	r3, [pc, #108]	@ (8013b84 <tcp_new_port+0x84>)
 8013b18:	881b      	ldrh	r3, [r3, #0]
 8013b1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8013b1e:	4293      	cmp	r3, r2
 8013b20:	d103      	bne.n	8013b2a <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8013b22:	4b18      	ldr	r3, [pc, #96]	@ (8013b84 <tcp_new_port+0x84>)
 8013b24:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8013b28:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8013b2a:	2300      	movs	r3, #0
 8013b2c:	71fb      	strb	r3, [r7, #7]
 8013b2e:	e01e      	b.n	8013b6e <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8013b30:	79fb      	ldrb	r3, [r7, #7]
 8013b32:	4a15      	ldr	r2, [pc, #84]	@ (8013b88 <tcp_new_port+0x88>)
 8013b34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013b38:	681b      	ldr	r3, [r3, #0]
 8013b3a:	603b      	str	r3, [r7, #0]
 8013b3c:	e011      	b.n	8013b62 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8013b3e:	683b      	ldr	r3, [r7, #0]
 8013b40:	8ada      	ldrh	r2, [r3, #22]
 8013b42:	4b10      	ldr	r3, [pc, #64]	@ (8013b84 <tcp_new_port+0x84>)
 8013b44:	881b      	ldrh	r3, [r3, #0]
 8013b46:	429a      	cmp	r2, r3
 8013b48:	d108      	bne.n	8013b5c <tcp_new_port+0x5c>
        n++;
 8013b4a:	88bb      	ldrh	r3, [r7, #4]
 8013b4c:	3301      	adds	r3, #1
 8013b4e:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8013b50:	88bb      	ldrh	r3, [r7, #4]
 8013b52:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8013b56:	d3d8      	bcc.n	8013b0a <tcp_new_port+0xa>
          return 0;
 8013b58:	2300      	movs	r3, #0
 8013b5a:	e00d      	b.n	8013b78 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8013b5c:	683b      	ldr	r3, [r7, #0]
 8013b5e:	68db      	ldr	r3, [r3, #12]
 8013b60:	603b      	str	r3, [r7, #0]
 8013b62:	683b      	ldr	r3, [r7, #0]
 8013b64:	2b00      	cmp	r3, #0
 8013b66:	d1ea      	bne.n	8013b3e <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8013b68:	79fb      	ldrb	r3, [r7, #7]
 8013b6a:	3301      	adds	r3, #1
 8013b6c:	71fb      	strb	r3, [r7, #7]
 8013b6e:	79fb      	ldrb	r3, [r7, #7]
 8013b70:	2b03      	cmp	r3, #3
 8013b72:	d9dd      	bls.n	8013b30 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8013b74:	4b03      	ldr	r3, [pc, #12]	@ (8013b84 <tcp_new_port+0x84>)
 8013b76:	881b      	ldrh	r3, [r3, #0]
}
 8013b78:	4618      	mov	r0, r3
 8013b7a:	370c      	adds	r7, #12
 8013b7c:	46bd      	mov	sp, r7
 8013b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b82:	4770      	bx	lr
 8013b84:	20000034 	.word	0x20000034
 8013b88:	08024d78 	.word	0x08024d78

08013b8c <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8013b8c:	b5b0      	push	{r4, r5, r7, lr}
 8013b8e:	b090      	sub	sp, #64	@ 0x40
 8013b90:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8013b92:	2300      	movs	r3, #0
 8013b94:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 8013b98:	4b95      	ldr	r3, [pc, #596]	@ (8013df0 <tcp_slowtmr+0x264>)
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	3301      	adds	r3, #1
 8013b9e:	4a94      	ldr	r2, [pc, #592]	@ (8013df0 <tcp_slowtmr+0x264>)
 8013ba0:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8013ba2:	4b94      	ldr	r3, [pc, #592]	@ (8013df4 <tcp_slowtmr+0x268>)
 8013ba4:	781b      	ldrb	r3, [r3, #0]
 8013ba6:	3301      	adds	r3, #1
 8013ba8:	b2da      	uxtb	r2, r3
 8013baa:	4b92      	ldr	r3, [pc, #584]	@ (8013df4 <tcp_slowtmr+0x268>)
 8013bac:	701a      	strb	r2, [r3, #0]
 8013bae:	e000      	b.n	8013bb2 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 8013bb0:	bf00      	nop
  prev = NULL;
 8013bb2:	2300      	movs	r3, #0
 8013bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 8013bb6:	4b90      	ldr	r3, [pc, #576]	@ (8013df8 <tcp_slowtmr+0x26c>)
 8013bb8:	681b      	ldr	r3, [r3, #0]
 8013bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8013bbc:	e29d      	b.n	80140fa <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8013bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013bc0:	7d1b      	ldrb	r3, [r3, #20]
 8013bc2:	2b00      	cmp	r3, #0
 8013bc4:	d106      	bne.n	8013bd4 <tcp_slowtmr+0x48>
 8013bc6:	4b8d      	ldr	r3, [pc, #564]	@ (8013dfc <tcp_slowtmr+0x270>)
 8013bc8:	f240 42be 	movw	r2, #1214	@ 0x4be
 8013bcc:	498c      	ldr	r1, [pc, #560]	@ (8013e00 <tcp_slowtmr+0x274>)
 8013bce:	488d      	ldr	r0, [pc, #564]	@ (8013e04 <tcp_slowtmr+0x278>)
 8013bd0:	f00a fc00 	bl	801e3d4 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8013bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013bd6:	7d1b      	ldrb	r3, [r3, #20]
 8013bd8:	2b01      	cmp	r3, #1
 8013bda:	d106      	bne.n	8013bea <tcp_slowtmr+0x5e>
 8013bdc:	4b87      	ldr	r3, [pc, #540]	@ (8013dfc <tcp_slowtmr+0x270>)
 8013bde:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 8013be2:	4989      	ldr	r1, [pc, #548]	@ (8013e08 <tcp_slowtmr+0x27c>)
 8013be4:	4887      	ldr	r0, [pc, #540]	@ (8013e04 <tcp_slowtmr+0x278>)
 8013be6:	f00a fbf5 	bl	801e3d4 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8013bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013bec:	7d1b      	ldrb	r3, [r3, #20]
 8013bee:	2b0a      	cmp	r3, #10
 8013bf0:	d106      	bne.n	8013c00 <tcp_slowtmr+0x74>
 8013bf2:	4b82      	ldr	r3, [pc, #520]	@ (8013dfc <tcp_slowtmr+0x270>)
 8013bf4:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 8013bf8:	4984      	ldr	r1, [pc, #528]	@ (8013e0c <tcp_slowtmr+0x280>)
 8013bfa:	4882      	ldr	r0, [pc, #520]	@ (8013e04 <tcp_slowtmr+0x278>)
 8013bfc:	f00a fbea 	bl	801e3d4 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8013c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c02:	7f9a      	ldrb	r2, [r3, #30]
 8013c04:	4b7b      	ldr	r3, [pc, #492]	@ (8013df4 <tcp_slowtmr+0x268>)
 8013c06:	781b      	ldrb	r3, [r3, #0]
 8013c08:	429a      	cmp	r2, r3
 8013c0a:	d105      	bne.n	8013c18 <tcp_slowtmr+0x8c>
      prev = pcb;
 8013c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8013c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c12:	68db      	ldr	r3, [r3, #12]
 8013c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 8013c16:	e270      	b.n	80140fa <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 8013c18:	4b76      	ldr	r3, [pc, #472]	@ (8013df4 <tcp_slowtmr+0x268>)
 8013c1a:	781a      	ldrb	r2, [r3, #0]
 8013c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c1e:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 8013c20:	2300      	movs	r3, #0
 8013c22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 8013c26:	2300      	movs	r3, #0
 8013c28:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8013c2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c2e:	7d1b      	ldrb	r3, [r3, #20]
 8013c30:	2b02      	cmp	r3, #2
 8013c32:	d10a      	bne.n	8013c4a <tcp_slowtmr+0xbe>
 8013c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c36:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013c3a:	2b05      	cmp	r3, #5
 8013c3c:	d905      	bls.n	8013c4a <tcp_slowtmr+0xbe>
      ++pcb_remove;
 8013c3e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013c42:	3301      	adds	r3, #1
 8013c44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013c48:	e11e      	b.n	8013e88 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8013c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c4c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013c50:	2b0b      	cmp	r3, #11
 8013c52:	d905      	bls.n	8013c60 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8013c54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013c58:	3301      	adds	r3, #1
 8013c5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013c5e:	e113      	b.n	8013e88 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 8013c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c62:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	d075      	beq.n	8013d56 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8013c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013c6e:	2b00      	cmp	r3, #0
 8013c70:	d006      	beq.n	8013c80 <tcp_slowtmr+0xf4>
 8013c72:	4b62      	ldr	r3, [pc, #392]	@ (8013dfc <tcp_slowtmr+0x270>)
 8013c74:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 8013c78:	4965      	ldr	r1, [pc, #404]	@ (8013e10 <tcp_slowtmr+0x284>)
 8013c7a:	4862      	ldr	r0, [pc, #392]	@ (8013e04 <tcp_slowtmr+0x278>)
 8013c7c:	f00a fbaa 	bl	801e3d4 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8013c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013c84:	2b00      	cmp	r3, #0
 8013c86:	d106      	bne.n	8013c96 <tcp_slowtmr+0x10a>
 8013c88:	4b5c      	ldr	r3, [pc, #368]	@ (8013dfc <tcp_slowtmr+0x270>)
 8013c8a:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 8013c8e:	4961      	ldr	r1, [pc, #388]	@ (8013e14 <tcp_slowtmr+0x288>)
 8013c90:	485c      	ldr	r0, [pc, #368]	@ (8013e04 <tcp_slowtmr+0x278>)
 8013c92:	f00a fb9f 	bl	801e3d4 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8013c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c98:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8013c9c:	2b0b      	cmp	r3, #11
 8013c9e:	d905      	bls.n	8013cac <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 8013ca0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013ca4:	3301      	adds	r3, #1
 8013ca6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013caa:	e0ed      	b.n	8013e88 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8013cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013cae:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8013cb2:	3b01      	subs	r3, #1
 8013cb4:	4a58      	ldr	r2, [pc, #352]	@ (8013e18 <tcp_slowtmr+0x28c>)
 8013cb6:	5cd3      	ldrb	r3, [r2, r3]
 8013cb8:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8013cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013cbc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8013cc0:	7c7a      	ldrb	r2, [r7, #17]
 8013cc2:	429a      	cmp	r2, r3
 8013cc4:	d907      	bls.n	8013cd6 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 8013cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013cc8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8013ccc:	3301      	adds	r3, #1
 8013cce:	b2da      	uxtb	r2, r3
 8013cd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013cd2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 8013cd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013cd8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8013cdc:	7c7a      	ldrb	r2, [r7, #17]
 8013cde:	429a      	cmp	r2, r3
 8013ce0:	f200 80d2 	bhi.w	8013e88 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 8013ce4:	2301      	movs	r3, #1
 8013ce6:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 8013ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013cea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	d108      	bne.n	8013d04 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8013cf2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013cf4:	f005 f94a 	bl	8018f8c <tcp_zero_window_probe>
 8013cf8:	4603      	mov	r3, r0
 8013cfa:	2b00      	cmp	r3, #0
 8013cfc:	d014      	beq.n	8013d28 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 8013cfe:	2300      	movs	r3, #0
 8013d00:	623b      	str	r3, [r7, #32]
 8013d02:	e011      	b.n	8013d28 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8013d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d06:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013d0a:	4619      	mov	r1, r3
 8013d0c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013d0e:	f004 f80f 	bl	8017d30 <tcp_split_unsent_seg>
 8013d12:	4603      	mov	r3, r0
 8013d14:	2b00      	cmp	r3, #0
 8013d16:	d107      	bne.n	8013d28 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 8013d18:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013d1a:	f004 fa8f 	bl	801823c <tcp_output>
 8013d1e:	4603      	mov	r3, r0
 8013d20:	2b00      	cmp	r3, #0
 8013d22:	d101      	bne.n	8013d28 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 8013d24:	2300      	movs	r3, #0
 8013d26:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 8013d28:	6a3b      	ldr	r3, [r7, #32]
 8013d2a:	2b00      	cmp	r3, #0
 8013d2c:	f000 80ac 	beq.w	8013e88 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 8013d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d32:	2200      	movs	r2, #0
 8013d34:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8013d38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d3a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8013d3e:	2b06      	cmp	r3, #6
 8013d40:	f200 80a2 	bhi.w	8013e88 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8013d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d46:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8013d4a:	3301      	adds	r3, #1
 8013d4c:	b2da      	uxtb	r2, r3
 8013d4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d50:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8013d54:	e098      	b.n	8013e88 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8013d56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d58:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8013d5c:	2b00      	cmp	r3, #0
 8013d5e:	db0f      	blt.n	8013d80 <tcp_slowtmr+0x1f4>
 8013d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d62:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8013d66:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8013d6a:	4293      	cmp	r3, r2
 8013d6c:	d008      	beq.n	8013d80 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 8013d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d70:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8013d74:	b29b      	uxth	r3, r3
 8013d76:	3301      	adds	r3, #1
 8013d78:	b29b      	uxth	r3, r3
 8013d7a:	b21a      	sxth	r2, r3
 8013d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d7e:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 8013d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d82:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 8013d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d88:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8013d8c:	429a      	cmp	r2, r3
 8013d8e:	db7b      	blt.n	8013e88 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8013d90:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013d92:	f004 fd47 	bl	8018824 <tcp_rexmit_rto_prepare>
 8013d96:	4603      	mov	r3, r0
 8013d98:	2b00      	cmp	r3, #0
 8013d9a:	d007      	beq.n	8013dac <tcp_slowtmr+0x220>
 8013d9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013da0:	2b00      	cmp	r3, #0
 8013da2:	d171      	bne.n	8013e88 <tcp_slowtmr+0x2fc>
 8013da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013da6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013da8:	2b00      	cmp	r3, #0
 8013daa:	d06d      	beq.n	8013e88 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 8013dac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013dae:	7d1b      	ldrb	r3, [r3, #20]
 8013db0:	2b02      	cmp	r3, #2
 8013db2:	d03a      	beq.n	8013e2a <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8013db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013db6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013dba:	2b0c      	cmp	r3, #12
 8013dbc:	bf28      	it	cs
 8013dbe:	230c      	movcs	r3, #12
 8013dc0:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8013dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013dc4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8013dc8:	10db      	asrs	r3, r3, #3
 8013dca:	b21b      	sxth	r3, r3
 8013dcc:	461a      	mov	r2, r3
 8013dce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013dd0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8013dd4:	4413      	add	r3, r2
 8013dd6:	7efa      	ldrb	r2, [r7, #27]
 8013dd8:	4910      	ldr	r1, [pc, #64]	@ (8013e1c <tcp_slowtmr+0x290>)
 8013dda:	5c8a      	ldrb	r2, [r1, r2]
 8013ddc:	4093      	lsls	r3, r2
 8013dde:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8013de0:	697b      	ldr	r3, [r7, #20]
 8013de2:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 8013de6:	4293      	cmp	r3, r2
 8013de8:	dc1a      	bgt.n	8013e20 <tcp_slowtmr+0x294>
 8013dea:	697b      	ldr	r3, [r7, #20]
 8013dec:	b21a      	sxth	r2, r3
 8013dee:	e019      	b.n	8013e24 <tcp_slowtmr+0x298>
 8013df0:	2000f33c 	.word	0x2000f33c
 8013df4:	2000f352 	.word	0x2000f352
 8013df8:	2000f348 	.word	0x2000f348
 8013dfc:	08022cf8 	.word	0x08022cf8
 8013e00:	0802303c 	.word	0x0802303c
 8013e04:	08022d3c 	.word	0x08022d3c
 8013e08:	08023068 	.word	0x08023068
 8013e0c:	08023094 	.word	0x08023094
 8013e10:	080230c4 	.word	0x080230c4
 8013e14:	080230f8 	.word	0x080230f8
 8013e18:	08024d70 	.word	0x08024d70
 8013e1c:	08024d60 	.word	0x08024d60
 8013e20:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8013e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e26:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 8013e2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e2c:	2200      	movs	r2, #0
 8013e2e:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8013e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e32:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8013e36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e38:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8013e3c:	4293      	cmp	r3, r2
 8013e3e:	bf28      	it	cs
 8013e40:	4613      	movcs	r3, r2
 8013e42:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8013e44:	8a7b      	ldrh	r3, [r7, #18]
 8013e46:	085b      	lsrs	r3, r3, #1
 8013e48:	b29a      	uxth	r2, r3
 8013e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e4c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8013e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e52:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8013e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e58:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013e5a:	005b      	lsls	r3, r3, #1
 8013e5c:	b29b      	uxth	r3, r3
 8013e5e:	429a      	cmp	r2, r3
 8013e60:	d206      	bcs.n	8013e70 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8013e62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e64:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013e66:	005b      	lsls	r3, r3, #1
 8013e68:	b29a      	uxth	r2, r3
 8013e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e6c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 8013e70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e72:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8013e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e76:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 8013e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e7c:	2200      	movs	r2, #0
 8013e7e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 8013e82:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013e84:	f004 fd3e 	bl	8018904 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 8013e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e8a:	7d1b      	ldrb	r3, [r3, #20]
 8013e8c:	2b06      	cmp	r3, #6
 8013e8e:	d111      	bne.n	8013eb4 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 8013e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e92:	8b5b      	ldrh	r3, [r3, #26]
 8013e94:	f003 0310 	and.w	r3, r3, #16
 8013e98:	2b00      	cmp	r3, #0
 8013e9a:	d00b      	beq.n	8013eb4 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8013e9c:	4b9c      	ldr	r3, [pc, #624]	@ (8014110 <tcp_slowtmr+0x584>)
 8013e9e:	681a      	ldr	r2, [r3, #0]
 8013ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ea2:	6a1b      	ldr	r3, [r3, #32]
 8013ea4:	1ad3      	subs	r3, r2, r3
 8013ea6:	2b28      	cmp	r3, #40	@ 0x28
 8013ea8:	d904      	bls.n	8013eb4 <tcp_slowtmr+0x328>
          ++pcb_remove;
 8013eaa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013eae:	3301      	adds	r3, #1
 8013eb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8013eb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013eb6:	7a5b      	ldrb	r3, [r3, #9]
 8013eb8:	f003 0308 	and.w	r3, r3, #8
 8013ebc:	2b00      	cmp	r3, #0
 8013ebe:	d04a      	beq.n	8013f56 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8013ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ec2:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8013ec4:	2b04      	cmp	r3, #4
 8013ec6:	d003      	beq.n	8013ed0 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 8013ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013eca:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8013ecc:	2b07      	cmp	r3, #7
 8013ece:	d142      	bne.n	8013f56 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8013ed0:	4b8f      	ldr	r3, [pc, #572]	@ (8014110 <tcp_slowtmr+0x584>)
 8013ed2:	681a      	ldr	r2, [r3, #0]
 8013ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ed6:	6a1b      	ldr	r3, [r3, #32]
 8013ed8:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8013eda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013edc:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8013ee0:	4b8c      	ldr	r3, [pc, #560]	@ (8014114 <tcp_slowtmr+0x588>)
 8013ee2:	440b      	add	r3, r1
 8013ee4:	498c      	ldr	r1, [pc, #560]	@ (8014118 <tcp_slowtmr+0x58c>)
 8013ee6:	fba1 1303 	umull	r1, r3, r1, r3
 8013eea:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8013eec:	429a      	cmp	r2, r3
 8013eee:	d90a      	bls.n	8013f06 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 8013ef0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013ef4:	3301      	adds	r3, #1
 8013ef6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 8013efa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013efe:	3301      	adds	r3, #1
 8013f00:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8013f04:	e027      	b.n	8013f56 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8013f06:	4b82      	ldr	r3, [pc, #520]	@ (8014110 <tcp_slowtmr+0x584>)
 8013f08:	681a      	ldr	r2, [r3, #0]
 8013f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f0c:	6a1b      	ldr	r3, [r3, #32]
 8013f0e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8013f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f12:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8013f16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f18:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8013f1c:	4618      	mov	r0, r3
 8013f1e:	4b7f      	ldr	r3, [pc, #508]	@ (801411c <tcp_slowtmr+0x590>)
 8013f20:	fb00 f303 	mul.w	r3, r0, r3
 8013f24:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8013f26:	497c      	ldr	r1, [pc, #496]	@ (8014118 <tcp_slowtmr+0x58c>)
 8013f28:	fba1 1303 	umull	r1, r3, r1, r3
 8013f2c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8013f2e:	429a      	cmp	r2, r3
 8013f30:	d911      	bls.n	8013f56 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8013f32:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013f34:	f004 ffea 	bl	8018f0c <tcp_keepalive>
 8013f38:	4603      	mov	r3, r0
 8013f3a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 8013f3e:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	d107      	bne.n	8013f56 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8013f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f48:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8013f4c:	3301      	adds	r3, #1
 8013f4e:	b2da      	uxtb	r2, r3
 8013f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f52:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 8013f56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	d011      	beq.n	8013f82 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8013f5e:	4b6c      	ldr	r3, [pc, #432]	@ (8014110 <tcp_slowtmr+0x584>)
 8013f60:	681a      	ldr	r2, [r3, #0]
 8013f62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f64:	6a1b      	ldr	r3, [r3, #32]
 8013f66:	1ad2      	subs	r2, r2, r3
 8013f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f6a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8013f6e:	4619      	mov	r1, r3
 8013f70:	460b      	mov	r3, r1
 8013f72:	005b      	lsls	r3, r3, #1
 8013f74:	440b      	add	r3, r1
 8013f76:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8013f78:	429a      	cmp	r2, r3
 8013f7a:	d302      	bcc.n	8013f82 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 8013f7c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013f7e:	f000 feab 	bl	8014cd8 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 8013f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f84:	7d1b      	ldrb	r3, [r3, #20]
 8013f86:	2b03      	cmp	r3, #3
 8013f88:	d10b      	bne.n	8013fa2 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8013f8a:	4b61      	ldr	r3, [pc, #388]	@ (8014110 <tcp_slowtmr+0x584>)
 8013f8c:	681a      	ldr	r2, [r3, #0]
 8013f8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f90:	6a1b      	ldr	r3, [r3, #32]
 8013f92:	1ad3      	subs	r3, r2, r3
 8013f94:	2b28      	cmp	r3, #40	@ 0x28
 8013f96:	d904      	bls.n	8013fa2 <tcp_slowtmr+0x416>
        ++pcb_remove;
 8013f98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013f9c:	3301      	adds	r3, #1
 8013f9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 8013fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013fa4:	7d1b      	ldrb	r3, [r3, #20]
 8013fa6:	2b09      	cmp	r3, #9
 8013fa8:	d10b      	bne.n	8013fc2 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8013faa:	4b59      	ldr	r3, [pc, #356]	@ (8014110 <tcp_slowtmr+0x584>)
 8013fac:	681a      	ldr	r2, [r3, #0]
 8013fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013fb0:	6a1b      	ldr	r3, [r3, #32]
 8013fb2:	1ad3      	subs	r3, r2, r3
 8013fb4:	2bf0      	cmp	r3, #240	@ 0xf0
 8013fb6:	d904      	bls.n	8013fc2 <tcp_slowtmr+0x436>
        ++pcb_remove;
 8013fb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013fbc:	3301      	adds	r3, #1
 8013fbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 8013fc2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013fc6:	2b00      	cmp	r3, #0
 8013fc8:	d060      	beq.n	801408c <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 8013fca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013fd0:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 8013fd2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013fd4:	f000 fccc 	bl	8014970 <tcp_pcb_purge>
      if (prev != NULL) {
 8013fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013fda:	2b00      	cmp	r3, #0
 8013fdc:	d010      	beq.n	8014000 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8013fde:	4b50      	ldr	r3, [pc, #320]	@ (8014120 <tcp_slowtmr+0x594>)
 8013fe0:	681b      	ldr	r3, [r3, #0]
 8013fe2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013fe4:	429a      	cmp	r2, r3
 8013fe6:	d106      	bne.n	8013ff6 <tcp_slowtmr+0x46a>
 8013fe8:	4b4e      	ldr	r3, [pc, #312]	@ (8014124 <tcp_slowtmr+0x598>)
 8013fea:	f240 526d 	movw	r2, #1389	@ 0x56d
 8013fee:	494e      	ldr	r1, [pc, #312]	@ (8014128 <tcp_slowtmr+0x59c>)
 8013ff0:	484e      	ldr	r0, [pc, #312]	@ (801412c <tcp_slowtmr+0x5a0>)
 8013ff2:	f00a f9ef 	bl	801e3d4 <iprintf>
        prev->next = pcb->next;
 8013ff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ff8:	68da      	ldr	r2, [r3, #12]
 8013ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ffc:	60da      	str	r2, [r3, #12]
 8013ffe:	e00f      	b.n	8014020 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8014000:	4b47      	ldr	r3, [pc, #284]	@ (8014120 <tcp_slowtmr+0x594>)
 8014002:	681b      	ldr	r3, [r3, #0]
 8014004:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014006:	429a      	cmp	r2, r3
 8014008:	d006      	beq.n	8014018 <tcp_slowtmr+0x48c>
 801400a:	4b46      	ldr	r3, [pc, #280]	@ (8014124 <tcp_slowtmr+0x598>)
 801400c:	f240 5271 	movw	r2, #1393	@ 0x571
 8014010:	4947      	ldr	r1, [pc, #284]	@ (8014130 <tcp_slowtmr+0x5a4>)
 8014012:	4846      	ldr	r0, [pc, #280]	@ (801412c <tcp_slowtmr+0x5a0>)
 8014014:	f00a f9de 	bl	801e3d4 <iprintf>
        tcp_active_pcbs = pcb->next;
 8014018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801401a:	68db      	ldr	r3, [r3, #12]
 801401c:	4a40      	ldr	r2, [pc, #256]	@ (8014120 <tcp_slowtmr+0x594>)
 801401e:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8014020:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014024:	2b00      	cmp	r3, #0
 8014026:	d013      	beq.n	8014050 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8014028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801402a:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 801402c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801402e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8014030:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8014032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014034:	3304      	adds	r3, #4
 8014036:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014038:	8ad2      	ldrh	r2, [r2, #22]
 801403a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801403c:	8b09      	ldrh	r1, [r1, #24]
 801403e:	9102      	str	r1, [sp, #8]
 8014040:	9201      	str	r2, [sp, #4]
 8014042:	9300      	str	r3, [sp, #0]
 8014044:	462b      	mov	r3, r5
 8014046:	4622      	mov	r2, r4
 8014048:	4601      	mov	r1, r0
 801404a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801404c:	f004 feaa 	bl	8018da4 <tcp_rst>
      err_arg = pcb->callback_arg;
 8014050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014052:	691b      	ldr	r3, [r3, #16]
 8014054:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8014056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014058:	7d1b      	ldrb	r3, [r3, #20]
 801405a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 801405c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801405e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8014060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014062:	68db      	ldr	r3, [r3, #12]
 8014064:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8014066:	6838      	ldr	r0, [r7, #0]
 8014068:	f7fe ffd4 	bl	8013014 <tcp_free>
      tcp_active_pcbs_changed = 0;
 801406c:	4b31      	ldr	r3, [pc, #196]	@ (8014134 <tcp_slowtmr+0x5a8>)
 801406e:	2200      	movs	r2, #0
 8014070:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8014072:	68fb      	ldr	r3, [r7, #12]
 8014074:	2b00      	cmp	r3, #0
 8014076:	d004      	beq.n	8014082 <tcp_slowtmr+0x4f6>
 8014078:	68fb      	ldr	r3, [r7, #12]
 801407a:	f06f 010c 	mvn.w	r1, #12
 801407e:	68b8      	ldr	r0, [r7, #8]
 8014080:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8014082:	4b2c      	ldr	r3, [pc, #176]	@ (8014134 <tcp_slowtmr+0x5a8>)
 8014084:	781b      	ldrb	r3, [r3, #0]
 8014086:	2b00      	cmp	r3, #0
 8014088:	d037      	beq.n	80140fa <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 801408a:	e592      	b.n	8013bb2 <tcp_slowtmr+0x26>
      prev = pcb;
 801408c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801408e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8014090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014092:	68db      	ldr	r3, [r3, #12]
 8014094:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 8014096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014098:	7f1b      	ldrb	r3, [r3, #28]
 801409a:	3301      	adds	r3, #1
 801409c:	b2da      	uxtb	r2, r3
 801409e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140a0:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80140a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140a4:	7f1a      	ldrb	r2, [r3, #28]
 80140a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140a8:	7f5b      	ldrb	r3, [r3, #29]
 80140aa:	429a      	cmp	r2, r3
 80140ac:	d325      	bcc.n	80140fa <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 80140ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140b0:	2200      	movs	r2, #0
 80140b2:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 80140b4:	4b1f      	ldr	r3, [pc, #124]	@ (8014134 <tcp_slowtmr+0x5a8>)
 80140b6:	2200      	movs	r2, #0
 80140b8:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80140ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80140c0:	2b00      	cmp	r3, #0
 80140c2:	d00b      	beq.n	80140dc <tcp_slowtmr+0x550>
 80140c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80140ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80140cc:	6912      	ldr	r2, [r2, #16]
 80140ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80140d0:	4610      	mov	r0, r2
 80140d2:	4798      	blx	r3
 80140d4:	4603      	mov	r3, r0
 80140d6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80140da:	e002      	b.n	80140e2 <tcp_slowtmr+0x556>
 80140dc:	2300      	movs	r3, #0
 80140de:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 80140e2:	4b14      	ldr	r3, [pc, #80]	@ (8014134 <tcp_slowtmr+0x5a8>)
 80140e4:	781b      	ldrb	r3, [r3, #0]
 80140e6:	2b00      	cmp	r3, #0
 80140e8:	f47f ad62 	bne.w	8013bb0 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 80140ec:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80140f0:	2b00      	cmp	r3, #0
 80140f2:	d102      	bne.n	80140fa <tcp_slowtmr+0x56e>
          tcp_output(prev);
 80140f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80140f6:	f004 f8a1 	bl	801823c <tcp_output>
  while (pcb != NULL) {
 80140fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80140fc:	2b00      	cmp	r3, #0
 80140fe:	f47f ad5e 	bne.w	8013bbe <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8014102:	2300      	movs	r3, #0
 8014104:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8014106:	4b0c      	ldr	r3, [pc, #48]	@ (8014138 <tcp_slowtmr+0x5ac>)
 8014108:	681b      	ldr	r3, [r3, #0]
 801410a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 801410c:	e069      	b.n	80141e2 <tcp_slowtmr+0x656>
 801410e:	bf00      	nop
 8014110:	2000f33c 	.word	0x2000f33c
 8014114:	000a4cb8 	.word	0x000a4cb8
 8014118:	10624dd3 	.word	0x10624dd3
 801411c:	000124f8 	.word	0x000124f8
 8014120:	2000f348 	.word	0x2000f348
 8014124:	08022cf8 	.word	0x08022cf8
 8014128:	08023130 	.word	0x08023130
 801412c:	08022d3c 	.word	0x08022d3c
 8014130:	0802315c 	.word	0x0802315c
 8014134:	2000f350 	.word	0x2000f350
 8014138:	2000f34c 	.word	0x2000f34c
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801413c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801413e:	7d1b      	ldrb	r3, [r3, #20]
 8014140:	2b0a      	cmp	r3, #10
 8014142:	d006      	beq.n	8014152 <tcp_slowtmr+0x5c6>
 8014144:	4b2b      	ldr	r3, [pc, #172]	@ (80141f4 <tcp_slowtmr+0x668>)
 8014146:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 801414a:	492b      	ldr	r1, [pc, #172]	@ (80141f8 <tcp_slowtmr+0x66c>)
 801414c:	482b      	ldr	r0, [pc, #172]	@ (80141fc <tcp_slowtmr+0x670>)
 801414e:	f00a f941 	bl	801e3d4 <iprintf>
    pcb_remove = 0;
 8014152:	2300      	movs	r3, #0
 8014154:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8014158:	4b29      	ldr	r3, [pc, #164]	@ (8014200 <tcp_slowtmr+0x674>)
 801415a:	681a      	ldr	r2, [r3, #0]
 801415c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801415e:	6a1b      	ldr	r3, [r3, #32]
 8014160:	1ad3      	subs	r3, r2, r3
 8014162:	2bf0      	cmp	r3, #240	@ 0xf0
 8014164:	d904      	bls.n	8014170 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8014166:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801416a:	3301      	adds	r3, #1
 801416c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8014170:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014174:	2b00      	cmp	r3, #0
 8014176:	d02f      	beq.n	80141d8 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8014178:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801417a:	f000 fbf9 	bl	8014970 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801417e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014180:	2b00      	cmp	r3, #0
 8014182:	d010      	beq.n	80141a6 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8014184:	4b1f      	ldr	r3, [pc, #124]	@ (8014204 <tcp_slowtmr+0x678>)
 8014186:	681b      	ldr	r3, [r3, #0]
 8014188:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801418a:	429a      	cmp	r2, r3
 801418c:	d106      	bne.n	801419c <tcp_slowtmr+0x610>
 801418e:	4b19      	ldr	r3, [pc, #100]	@ (80141f4 <tcp_slowtmr+0x668>)
 8014190:	f240 52af 	movw	r2, #1455	@ 0x5af
 8014194:	491c      	ldr	r1, [pc, #112]	@ (8014208 <tcp_slowtmr+0x67c>)
 8014196:	4819      	ldr	r0, [pc, #100]	@ (80141fc <tcp_slowtmr+0x670>)
 8014198:	f00a f91c 	bl	801e3d4 <iprintf>
        prev->next = pcb->next;
 801419c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801419e:	68da      	ldr	r2, [r3, #12]
 80141a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141a2:	60da      	str	r2, [r3, #12]
 80141a4:	e00f      	b.n	80141c6 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80141a6:	4b17      	ldr	r3, [pc, #92]	@ (8014204 <tcp_slowtmr+0x678>)
 80141a8:	681b      	ldr	r3, [r3, #0]
 80141aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80141ac:	429a      	cmp	r2, r3
 80141ae:	d006      	beq.n	80141be <tcp_slowtmr+0x632>
 80141b0:	4b10      	ldr	r3, [pc, #64]	@ (80141f4 <tcp_slowtmr+0x668>)
 80141b2:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 80141b6:	4915      	ldr	r1, [pc, #84]	@ (801420c <tcp_slowtmr+0x680>)
 80141b8:	4810      	ldr	r0, [pc, #64]	@ (80141fc <tcp_slowtmr+0x670>)
 80141ba:	f00a f90b 	bl	801e3d4 <iprintf>
        tcp_tw_pcbs = pcb->next;
 80141be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141c0:	68db      	ldr	r3, [r3, #12]
 80141c2:	4a10      	ldr	r2, [pc, #64]	@ (8014204 <tcp_slowtmr+0x678>)
 80141c4:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80141c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141c8:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80141ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141cc:	68db      	ldr	r3, [r3, #12]
 80141ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 80141d0:	69f8      	ldr	r0, [r7, #28]
 80141d2:	f7fe ff1f 	bl	8013014 <tcp_free>
 80141d6:	e004      	b.n	80141e2 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 80141d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141da:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80141dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141de:	68db      	ldr	r3, [r3, #12]
 80141e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80141e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141e4:	2b00      	cmp	r3, #0
 80141e6:	d1a9      	bne.n	801413c <tcp_slowtmr+0x5b0>
    }
  }
}
 80141e8:	bf00      	nop
 80141ea:	bf00      	nop
 80141ec:	3730      	adds	r7, #48	@ 0x30
 80141ee:	46bd      	mov	sp, r7
 80141f0:	bdb0      	pop	{r4, r5, r7, pc}
 80141f2:	bf00      	nop
 80141f4:	08022cf8 	.word	0x08022cf8
 80141f8:	08023188 	.word	0x08023188
 80141fc:	08022d3c 	.word	0x08022d3c
 8014200:	2000f33c 	.word	0x2000f33c
 8014204:	2000f34c 	.word	0x2000f34c
 8014208:	080231b8 	.word	0x080231b8
 801420c:	080231e0 	.word	0x080231e0

08014210 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8014210:	b580      	push	{r7, lr}
 8014212:	b082      	sub	sp, #8
 8014214:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8014216:	4b2d      	ldr	r3, [pc, #180]	@ (80142cc <tcp_fasttmr+0xbc>)
 8014218:	781b      	ldrb	r3, [r3, #0]
 801421a:	3301      	adds	r3, #1
 801421c:	b2da      	uxtb	r2, r3
 801421e:	4b2b      	ldr	r3, [pc, #172]	@ (80142cc <tcp_fasttmr+0xbc>)
 8014220:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8014222:	4b2b      	ldr	r3, [pc, #172]	@ (80142d0 <tcp_fasttmr+0xc0>)
 8014224:	681b      	ldr	r3, [r3, #0]
 8014226:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8014228:	e048      	b.n	80142bc <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 801422a:	687b      	ldr	r3, [r7, #4]
 801422c:	7f9a      	ldrb	r2, [r3, #30]
 801422e:	4b27      	ldr	r3, [pc, #156]	@ (80142cc <tcp_fasttmr+0xbc>)
 8014230:	781b      	ldrb	r3, [r3, #0]
 8014232:	429a      	cmp	r2, r3
 8014234:	d03f      	beq.n	80142b6 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8014236:	4b25      	ldr	r3, [pc, #148]	@ (80142cc <tcp_fasttmr+0xbc>)
 8014238:	781a      	ldrb	r2, [r3, #0]
 801423a:	687b      	ldr	r3, [r7, #4]
 801423c:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801423e:	687b      	ldr	r3, [r7, #4]
 8014240:	8b5b      	ldrh	r3, [r3, #26]
 8014242:	f003 0301 	and.w	r3, r3, #1
 8014246:	2b00      	cmp	r3, #0
 8014248:	d010      	beq.n	801426c <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 801424a:	687b      	ldr	r3, [r7, #4]
 801424c:	8b5b      	ldrh	r3, [r3, #26]
 801424e:	f043 0302 	orr.w	r3, r3, #2
 8014252:	b29a      	uxth	r2, r3
 8014254:	687b      	ldr	r3, [r7, #4]
 8014256:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8014258:	6878      	ldr	r0, [r7, #4]
 801425a:	f003 ffef 	bl	801823c <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801425e:	687b      	ldr	r3, [r7, #4]
 8014260:	8b5b      	ldrh	r3, [r3, #26]
 8014262:	f023 0303 	bic.w	r3, r3, #3
 8014266:	b29a      	uxth	r2, r3
 8014268:	687b      	ldr	r3, [r7, #4]
 801426a:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 801426c:	687b      	ldr	r3, [r7, #4]
 801426e:	8b5b      	ldrh	r3, [r3, #26]
 8014270:	f003 0308 	and.w	r3, r3, #8
 8014274:	2b00      	cmp	r3, #0
 8014276:	d009      	beq.n	801428c <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	8b5b      	ldrh	r3, [r3, #26]
 801427c:	f023 0308 	bic.w	r3, r3, #8
 8014280:	b29a      	uxth	r2, r3
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8014286:	6878      	ldr	r0, [r7, #4]
 8014288:	f7ff f858 	bl	801333c <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 801428c:	687b      	ldr	r3, [r7, #4]
 801428e:	68db      	ldr	r3, [r3, #12]
 8014290:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014296:	2b00      	cmp	r3, #0
 8014298:	d00a      	beq.n	80142b0 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 801429a:	4b0e      	ldr	r3, [pc, #56]	@ (80142d4 <tcp_fasttmr+0xc4>)
 801429c:	2200      	movs	r2, #0
 801429e:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 80142a0:	6878      	ldr	r0, [r7, #4]
 80142a2:	f000 f819 	bl	80142d8 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80142a6:	4b0b      	ldr	r3, [pc, #44]	@ (80142d4 <tcp_fasttmr+0xc4>)
 80142a8:	781b      	ldrb	r3, [r3, #0]
 80142aa:	2b00      	cmp	r3, #0
 80142ac:	d000      	beq.n	80142b0 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80142ae:	e7b8      	b.n	8014222 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80142b0:	683b      	ldr	r3, [r7, #0]
 80142b2:	607b      	str	r3, [r7, #4]
 80142b4:	e002      	b.n	80142bc <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80142b6:	687b      	ldr	r3, [r7, #4]
 80142b8:	68db      	ldr	r3, [r3, #12]
 80142ba:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	2b00      	cmp	r3, #0
 80142c0:	d1b3      	bne.n	801422a <tcp_fasttmr+0x1a>
    }
  }
}
 80142c2:	bf00      	nop
 80142c4:	bf00      	nop
 80142c6:	3708      	adds	r7, #8
 80142c8:	46bd      	mov	sp, r7
 80142ca:	bd80      	pop	{r7, pc}
 80142cc:	2000f352 	.word	0x2000f352
 80142d0:	2000f348 	.word	0x2000f348
 80142d4:	2000f350 	.word	0x2000f350

080142d8 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80142d8:	b590      	push	{r4, r7, lr}
 80142da:	b085      	sub	sp, #20
 80142dc:	af00      	add	r7, sp, #0
 80142de:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80142e0:	687b      	ldr	r3, [r7, #4]
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	d109      	bne.n	80142fa <tcp_process_refused_data+0x22>
 80142e6:	4b37      	ldr	r3, [pc, #220]	@ (80143c4 <tcp_process_refused_data+0xec>)
 80142e8:	f240 6209 	movw	r2, #1545	@ 0x609
 80142ec:	4936      	ldr	r1, [pc, #216]	@ (80143c8 <tcp_process_refused_data+0xf0>)
 80142ee:	4837      	ldr	r0, [pc, #220]	@ (80143cc <tcp_process_refused_data+0xf4>)
 80142f0:	f00a f870 	bl	801e3d4 <iprintf>
 80142f4:	f06f 030f 	mvn.w	r3, #15
 80142f8:	e060      	b.n	80143bc <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80142fe:	7b5b      	ldrb	r3, [r3, #13]
 8014300:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8014302:	687b      	ldr	r3, [r7, #4]
 8014304:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014306:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8014308:	687b      	ldr	r3, [r7, #4]
 801430a:	2200      	movs	r2, #0
 801430c:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801430e:	687b      	ldr	r3, [r7, #4]
 8014310:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014314:	2b00      	cmp	r3, #0
 8014316:	d00b      	beq.n	8014330 <tcp_process_refused_data+0x58>
 8014318:	687b      	ldr	r3, [r7, #4]
 801431a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801431e:	687b      	ldr	r3, [r7, #4]
 8014320:	6918      	ldr	r0, [r3, #16]
 8014322:	2300      	movs	r3, #0
 8014324:	68ba      	ldr	r2, [r7, #8]
 8014326:	6879      	ldr	r1, [r7, #4]
 8014328:	47a0      	blx	r4
 801432a:	4603      	mov	r3, r0
 801432c:	73fb      	strb	r3, [r7, #15]
 801432e:	e007      	b.n	8014340 <tcp_process_refused_data+0x68>
 8014330:	2300      	movs	r3, #0
 8014332:	68ba      	ldr	r2, [r7, #8]
 8014334:	6879      	ldr	r1, [r7, #4]
 8014336:	2000      	movs	r0, #0
 8014338:	f000 f8a4 	bl	8014484 <tcp_recv_null>
 801433c:	4603      	mov	r3, r0
 801433e:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8014340:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014344:	2b00      	cmp	r3, #0
 8014346:	d12a      	bne.n	801439e <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8014348:	7bbb      	ldrb	r3, [r7, #14]
 801434a:	f003 0320 	and.w	r3, r3, #32
 801434e:	2b00      	cmp	r3, #0
 8014350:	d033      	beq.n	80143ba <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8014352:	687b      	ldr	r3, [r7, #4]
 8014354:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014356:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 801435a:	d005      	beq.n	8014368 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 801435c:	687b      	ldr	r3, [r7, #4]
 801435e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014360:	3301      	adds	r3, #1
 8014362:	b29a      	uxth	r2, r3
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8014368:	687b      	ldr	r3, [r7, #4]
 801436a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801436e:	2b00      	cmp	r3, #0
 8014370:	d00b      	beq.n	801438a <tcp_process_refused_data+0xb2>
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	6918      	ldr	r0, [r3, #16]
 801437c:	2300      	movs	r3, #0
 801437e:	2200      	movs	r2, #0
 8014380:	6879      	ldr	r1, [r7, #4]
 8014382:	47a0      	blx	r4
 8014384:	4603      	mov	r3, r0
 8014386:	73fb      	strb	r3, [r7, #15]
 8014388:	e001      	b.n	801438e <tcp_process_refused_data+0xb6>
 801438a:	2300      	movs	r3, #0
 801438c:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801438e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014392:	f113 0f0d 	cmn.w	r3, #13
 8014396:	d110      	bne.n	80143ba <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8014398:	f06f 030c 	mvn.w	r3, #12
 801439c:	e00e      	b.n	80143bc <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 801439e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80143a2:	f113 0f0d 	cmn.w	r3, #13
 80143a6:	d102      	bne.n	80143ae <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 80143a8:	f06f 030c 	mvn.w	r3, #12
 80143ac:	e006      	b.n	80143bc <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 80143ae:	687b      	ldr	r3, [r7, #4]
 80143b0:	68ba      	ldr	r2, [r7, #8]
 80143b2:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 80143b4:	f06f 0304 	mvn.w	r3, #4
 80143b8:	e000      	b.n	80143bc <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 80143ba:	2300      	movs	r3, #0
}
 80143bc:	4618      	mov	r0, r3
 80143be:	3714      	adds	r7, #20
 80143c0:	46bd      	mov	sp, r7
 80143c2:	bd90      	pop	{r4, r7, pc}
 80143c4:	08022cf8 	.word	0x08022cf8
 80143c8:	08023208 	.word	0x08023208
 80143cc:	08022d3c 	.word	0x08022d3c

080143d0 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80143d0:	b580      	push	{r7, lr}
 80143d2:	b084      	sub	sp, #16
 80143d4:	af00      	add	r7, sp, #0
 80143d6:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80143d8:	e007      	b.n	80143ea <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	681b      	ldr	r3, [r3, #0]
 80143de:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 80143e0:	6878      	ldr	r0, [r7, #4]
 80143e2:	f000 f80a 	bl	80143fa <tcp_seg_free>
    seg = next;
 80143e6:	68fb      	ldr	r3, [r7, #12]
 80143e8:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 80143ea:	687b      	ldr	r3, [r7, #4]
 80143ec:	2b00      	cmp	r3, #0
 80143ee:	d1f4      	bne.n	80143da <tcp_segs_free+0xa>
  }
}
 80143f0:	bf00      	nop
 80143f2:	bf00      	nop
 80143f4:	3710      	adds	r7, #16
 80143f6:	46bd      	mov	sp, r7
 80143f8:	bd80      	pop	{r7, pc}

080143fa <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 80143fa:	b580      	push	{r7, lr}
 80143fc:	b082      	sub	sp, #8
 80143fe:	af00      	add	r7, sp, #0
 8014400:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8014402:	687b      	ldr	r3, [r7, #4]
 8014404:	2b00      	cmp	r3, #0
 8014406:	d00c      	beq.n	8014422 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	685b      	ldr	r3, [r3, #4]
 801440c:	2b00      	cmp	r3, #0
 801440e:	d004      	beq.n	801441a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	685b      	ldr	r3, [r3, #4]
 8014414:	4618      	mov	r0, r3
 8014416:	f7fe f8ab 	bl	8012570 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 801441a:	6879      	ldr	r1, [r7, #4]
 801441c:	2004      	movs	r0, #4
 801441e:	f7fd f995 	bl	801174c <memp_free>
  }
}
 8014422:	bf00      	nop
 8014424:	3708      	adds	r7, #8
 8014426:	46bd      	mov	sp, r7
 8014428:	bd80      	pop	{r7, pc}
	...

0801442c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 801442c:	b580      	push	{r7, lr}
 801442e:	b084      	sub	sp, #16
 8014430:	af00      	add	r7, sp, #0
 8014432:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8014434:	687b      	ldr	r3, [r7, #4]
 8014436:	2b00      	cmp	r3, #0
 8014438:	d106      	bne.n	8014448 <tcp_seg_copy+0x1c>
 801443a:	4b0f      	ldr	r3, [pc, #60]	@ (8014478 <tcp_seg_copy+0x4c>)
 801443c:	f240 6282 	movw	r2, #1666	@ 0x682
 8014440:	490e      	ldr	r1, [pc, #56]	@ (801447c <tcp_seg_copy+0x50>)
 8014442:	480f      	ldr	r0, [pc, #60]	@ (8014480 <tcp_seg_copy+0x54>)
 8014444:	f009 ffc6 	bl	801e3d4 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8014448:	2004      	movs	r0, #4
 801444a:	f7fd f909 	bl	8011660 <memp_malloc>
 801444e:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8014450:	68fb      	ldr	r3, [r7, #12]
 8014452:	2b00      	cmp	r3, #0
 8014454:	d101      	bne.n	801445a <tcp_seg_copy+0x2e>
    return NULL;
 8014456:	2300      	movs	r3, #0
 8014458:	e00a      	b.n	8014470 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 801445a:	2210      	movs	r2, #16
 801445c:	6879      	ldr	r1, [r7, #4]
 801445e:	68f8      	ldr	r0, [r7, #12]
 8014460:	f00a f8b4 	bl	801e5cc <memcpy>
  pbuf_ref(cseg->p);
 8014464:	68fb      	ldr	r3, [r7, #12]
 8014466:	685b      	ldr	r3, [r3, #4]
 8014468:	4618      	mov	r0, r3
 801446a:	f7fe f927 	bl	80126bc <pbuf_ref>
  return cseg;
 801446e:	68fb      	ldr	r3, [r7, #12]
}
 8014470:	4618      	mov	r0, r3
 8014472:	3710      	adds	r7, #16
 8014474:	46bd      	mov	sp, r7
 8014476:	bd80      	pop	{r7, pc}
 8014478:	08022cf8 	.word	0x08022cf8
 801447c:	0802324c 	.word	0x0802324c
 8014480:	08022d3c 	.word	0x08022d3c

08014484 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8014484:	b580      	push	{r7, lr}
 8014486:	b084      	sub	sp, #16
 8014488:	af00      	add	r7, sp, #0
 801448a:	60f8      	str	r0, [r7, #12]
 801448c:	60b9      	str	r1, [r7, #8]
 801448e:	607a      	str	r2, [r7, #4]
 8014490:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8014492:	68bb      	ldr	r3, [r7, #8]
 8014494:	2b00      	cmp	r3, #0
 8014496:	d109      	bne.n	80144ac <tcp_recv_null+0x28>
 8014498:	4b12      	ldr	r3, [pc, #72]	@ (80144e4 <tcp_recv_null+0x60>)
 801449a:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 801449e:	4912      	ldr	r1, [pc, #72]	@ (80144e8 <tcp_recv_null+0x64>)
 80144a0:	4812      	ldr	r0, [pc, #72]	@ (80144ec <tcp_recv_null+0x68>)
 80144a2:	f009 ff97 	bl	801e3d4 <iprintf>
 80144a6:	f06f 030f 	mvn.w	r3, #15
 80144aa:	e016      	b.n	80144da <tcp_recv_null+0x56>

  if (p != NULL) {
 80144ac:	687b      	ldr	r3, [r7, #4]
 80144ae:	2b00      	cmp	r3, #0
 80144b0:	d009      	beq.n	80144c6 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 80144b2:	687b      	ldr	r3, [r7, #4]
 80144b4:	891b      	ldrh	r3, [r3, #8]
 80144b6:	4619      	mov	r1, r3
 80144b8:	68b8      	ldr	r0, [r7, #8]
 80144ba:	f7ff fad1 	bl	8013a60 <tcp_recved>
    pbuf_free(p);
 80144be:	6878      	ldr	r0, [r7, #4]
 80144c0:	f7fe f856 	bl	8012570 <pbuf_free>
 80144c4:	e008      	b.n	80144d8 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80144c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80144ca:	2b00      	cmp	r3, #0
 80144cc:	d104      	bne.n	80144d8 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 80144ce:	68b8      	ldr	r0, [r7, #8]
 80144d0:	f7fe ff9e 	bl	8013410 <tcp_close>
 80144d4:	4603      	mov	r3, r0
 80144d6:	e000      	b.n	80144da <tcp_recv_null+0x56>
  }
  return ERR_OK;
 80144d8:	2300      	movs	r3, #0
}
 80144da:	4618      	mov	r0, r3
 80144dc:	3710      	adds	r7, #16
 80144de:	46bd      	mov	sp, r7
 80144e0:	bd80      	pop	{r7, pc}
 80144e2:	bf00      	nop
 80144e4:	08022cf8 	.word	0x08022cf8
 80144e8:	08023268 	.word	0x08023268
 80144ec:	08022d3c 	.word	0x08022d3c

080144f0 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 80144f0:	b580      	push	{r7, lr}
 80144f2:	b086      	sub	sp, #24
 80144f4:	af00      	add	r7, sp, #0
 80144f6:	4603      	mov	r3, r0
 80144f8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 80144fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80144fe:	2b00      	cmp	r3, #0
 8014500:	db01      	blt.n	8014506 <tcp_kill_prio+0x16>
 8014502:	79fb      	ldrb	r3, [r7, #7]
 8014504:	e000      	b.n	8014508 <tcp_kill_prio+0x18>
 8014506:	237f      	movs	r3, #127	@ 0x7f
 8014508:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 801450a:	7afb      	ldrb	r3, [r7, #11]
 801450c:	2b00      	cmp	r3, #0
 801450e:	d034      	beq.n	801457a <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8014510:	7afb      	ldrb	r3, [r7, #11]
 8014512:	3b01      	subs	r3, #1
 8014514:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8014516:	2300      	movs	r3, #0
 8014518:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801451a:	2300      	movs	r3, #0
 801451c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801451e:	4b19      	ldr	r3, [pc, #100]	@ (8014584 <tcp_kill_prio+0x94>)
 8014520:	681b      	ldr	r3, [r3, #0]
 8014522:	617b      	str	r3, [r7, #20]
 8014524:	e01f      	b.n	8014566 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8014526:	697b      	ldr	r3, [r7, #20]
 8014528:	7d5b      	ldrb	r3, [r3, #21]
 801452a:	7afa      	ldrb	r2, [r7, #11]
 801452c:	429a      	cmp	r2, r3
 801452e:	d80c      	bhi.n	801454a <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8014530:	697b      	ldr	r3, [r7, #20]
 8014532:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8014534:	7afa      	ldrb	r2, [r7, #11]
 8014536:	429a      	cmp	r2, r3
 8014538:	d112      	bne.n	8014560 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801453a:	4b13      	ldr	r3, [pc, #76]	@ (8014588 <tcp_kill_prio+0x98>)
 801453c:	681a      	ldr	r2, [r3, #0]
 801453e:	697b      	ldr	r3, [r7, #20]
 8014540:	6a1b      	ldr	r3, [r3, #32]
 8014542:	1ad3      	subs	r3, r2, r3
 8014544:	68fa      	ldr	r2, [r7, #12]
 8014546:	429a      	cmp	r2, r3
 8014548:	d80a      	bhi.n	8014560 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 801454a:	4b0f      	ldr	r3, [pc, #60]	@ (8014588 <tcp_kill_prio+0x98>)
 801454c:	681a      	ldr	r2, [r3, #0]
 801454e:	697b      	ldr	r3, [r7, #20]
 8014550:	6a1b      	ldr	r3, [r3, #32]
 8014552:	1ad3      	subs	r3, r2, r3
 8014554:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8014556:	697b      	ldr	r3, [r7, #20]
 8014558:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 801455a:	697b      	ldr	r3, [r7, #20]
 801455c:	7d5b      	ldrb	r3, [r3, #21]
 801455e:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014560:	697b      	ldr	r3, [r7, #20]
 8014562:	68db      	ldr	r3, [r3, #12]
 8014564:	617b      	str	r3, [r7, #20]
 8014566:	697b      	ldr	r3, [r7, #20]
 8014568:	2b00      	cmp	r3, #0
 801456a:	d1dc      	bne.n	8014526 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 801456c:	693b      	ldr	r3, [r7, #16]
 801456e:	2b00      	cmp	r3, #0
 8014570:	d004      	beq.n	801457c <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8014572:	6938      	ldr	r0, [r7, #16]
 8014574:	f7ff f892 	bl	801369c <tcp_abort>
 8014578:	e000      	b.n	801457c <tcp_kill_prio+0x8c>
    return;
 801457a:	bf00      	nop
  }
}
 801457c:	3718      	adds	r7, #24
 801457e:	46bd      	mov	sp, r7
 8014580:	bd80      	pop	{r7, pc}
 8014582:	bf00      	nop
 8014584:	2000f348 	.word	0x2000f348
 8014588:	2000f33c 	.word	0x2000f33c

0801458c <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 801458c:	b580      	push	{r7, lr}
 801458e:	b086      	sub	sp, #24
 8014590:	af00      	add	r7, sp, #0
 8014592:	4603      	mov	r3, r0
 8014594:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8014596:	79fb      	ldrb	r3, [r7, #7]
 8014598:	2b08      	cmp	r3, #8
 801459a:	d009      	beq.n	80145b0 <tcp_kill_state+0x24>
 801459c:	79fb      	ldrb	r3, [r7, #7]
 801459e:	2b09      	cmp	r3, #9
 80145a0:	d006      	beq.n	80145b0 <tcp_kill_state+0x24>
 80145a2:	4b1a      	ldr	r3, [pc, #104]	@ (801460c <tcp_kill_state+0x80>)
 80145a4:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 80145a8:	4919      	ldr	r1, [pc, #100]	@ (8014610 <tcp_kill_state+0x84>)
 80145aa:	481a      	ldr	r0, [pc, #104]	@ (8014614 <tcp_kill_state+0x88>)
 80145ac:	f009 ff12 	bl	801e3d4 <iprintf>

  inactivity = 0;
 80145b0:	2300      	movs	r3, #0
 80145b2:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80145b4:	2300      	movs	r3, #0
 80145b6:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80145b8:	4b17      	ldr	r3, [pc, #92]	@ (8014618 <tcp_kill_state+0x8c>)
 80145ba:	681b      	ldr	r3, [r3, #0]
 80145bc:	617b      	str	r3, [r7, #20]
 80145be:	e017      	b.n	80145f0 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80145c0:	697b      	ldr	r3, [r7, #20]
 80145c2:	7d1b      	ldrb	r3, [r3, #20]
 80145c4:	79fa      	ldrb	r2, [r7, #7]
 80145c6:	429a      	cmp	r2, r3
 80145c8:	d10f      	bne.n	80145ea <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80145ca:	4b14      	ldr	r3, [pc, #80]	@ (801461c <tcp_kill_state+0x90>)
 80145cc:	681a      	ldr	r2, [r3, #0]
 80145ce:	697b      	ldr	r3, [r7, #20]
 80145d0:	6a1b      	ldr	r3, [r3, #32]
 80145d2:	1ad3      	subs	r3, r2, r3
 80145d4:	68fa      	ldr	r2, [r7, #12]
 80145d6:	429a      	cmp	r2, r3
 80145d8:	d807      	bhi.n	80145ea <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80145da:	4b10      	ldr	r3, [pc, #64]	@ (801461c <tcp_kill_state+0x90>)
 80145dc:	681a      	ldr	r2, [r3, #0]
 80145de:	697b      	ldr	r3, [r7, #20]
 80145e0:	6a1b      	ldr	r3, [r3, #32]
 80145e2:	1ad3      	subs	r3, r2, r3
 80145e4:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 80145e6:	697b      	ldr	r3, [r7, #20]
 80145e8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80145ea:	697b      	ldr	r3, [r7, #20]
 80145ec:	68db      	ldr	r3, [r3, #12]
 80145ee:	617b      	str	r3, [r7, #20]
 80145f0:	697b      	ldr	r3, [r7, #20]
 80145f2:	2b00      	cmp	r3, #0
 80145f4:	d1e4      	bne.n	80145c0 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 80145f6:	693b      	ldr	r3, [r7, #16]
 80145f8:	2b00      	cmp	r3, #0
 80145fa:	d003      	beq.n	8014604 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 80145fc:	2100      	movs	r1, #0
 80145fe:	6938      	ldr	r0, [r7, #16]
 8014600:	f7fe ff8e 	bl	8013520 <tcp_abandon>
  }
}
 8014604:	bf00      	nop
 8014606:	3718      	adds	r7, #24
 8014608:	46bd      	mov	sp, r7
 801460a:	bd80      	pop	{r7, pc}
 801460c:	08022cf8 	.word	0x08022cf8
 8014610:	08023284 	.word	0x08023284
 8014614:	08022d3c 	.word	0x08022d3c
 8014618:	2000f348 	.word	0x2000f348
 801461c:	2000f33c 	.word	0x2000f33c

08014620 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8014620:	b580      	push	{r7, lr}
 8014622:	b084      	sub	sp, #16
 8014624:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8014626:	2300      	movs	r3, #0
 8014628:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 801462a:	2300      	movs	r3, #0
 801462c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801462e:	4b12      	ldr	r3, [pc, #72]	@ (8014678 <tcp_kill_timewait+0x58>)
 8014630:	681b      	ldr	r3, [r3, #0]
 8014632:	60fb      	str	r3, [r7, #12]
 8014634:	e012      	b.n	801465c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8014636:	4b11      	ldr	r3, [pc, #68]	@ (801467c <tcp_kill_timewait+0x5c>)
 8014638:	681a      	ldr	r2, [r3, #0]
 801463a:	68fb      	ldr	r3, [r7, #12]
 801463c:	6a1b      	ldr	r3, [r3, #32]
 801463e:	1ad3      	subs	r3, r2, r3
 8014640:	687a      	ldr	r2, [r7, #4]
 8014642:	429a      	cmp	r2, r3
 8014644:	d807      	bhi.n	8014656 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8014646:	4b0d      	ldr	r3, [pc, #52]	@ (801467c <tcp_kill_timewait+0x5c>)
 8014648:	681a      	ldr	r2, [r3, #0]
 801464a:	68fb      	ldr	r3, [r7, #12]
 801464c:	6a1b      	ldr	r3, [r3, #32]
 801464e:	1ad3      	subs	r3, r2, r3
 8014650:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8014652:	68fb      	ldr	r3, [r7, #12]
 8014654:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8014656:	68fb      	ldr	r3, [r7, #12]
 8014658:	68db      	ldr	r3, [r3, #12]
 801465a:	60fb      	str	r3, [r7, #12]
 801465c:	68fb      	ldr	r3, [r7, #12]
 801465e:	2b00      	cmp	r3, #0
 8014660:	d1e9      	bne.n	8014636 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8014662:	68bb      	ldr	r3, [r7, #8]
 8014664:	2b00      	cmp	r3, #0
 8014666:	d002      	beq.n	801466e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8014668:	68b8      	ldr	r0, [r7, #8]
 801466a:	f7ff f817 	bl	801369c <tcp_abort>
  }
}
 801466e:	bf00      	nop
 8014670:	3710      	adds	r7, #16
 8014672:	46bd      	mov	sp, r7
 8014674:	bd80      	pop	{r7, pc}
 8014676:	bf00      	nop
 8014678:	2000f34c 	.word	0x2000f34c
 801467c:	2000f33c 	.word	0x2000f33c

08014680 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8014680:	b580      	push	{r7, lr}
 8014682:	b082      	sub	sp, #8
 8014684:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8014686:	4b10      	ldr	r3, [pc, #64]	@ (80146c8 <tcp_handle_closepend+0x48>)
 8014688:	681b      	ldr	r3, [r3, #0]
 801468a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 801468c:	e014      	b.n	80146b8 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 801468e:	687b      	ldr	r3, [r7, #4]
 8014690:	68db      	ldr	r3, [r3, #12]
 8014692:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8014694:	687b      	ldr	r3, [r7, #4]
 8014696:	8b5b      	ldrh	r3, [r3, #26]
 8014698:	f003 0308 	and.w	r3, r3, #8
 801469c:	2b00      	cmp	r3, #0
 801469e:	d009      	beq.n	80146b4 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 80146a0:	687b      	ldr	r3, [r7, #4]
 80146a2:	8b5b      	ldrh	r3, [r3, #26]
 80146a4:	f023 0308 	bic.w	r3, r3, #8
 80146a8:	b29a      	uxth	r2, r3
 80146aa:	687b      	ldr	r3, [r7, #4]
 80146ac:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 80146ae:	6878      	ldr	r0, [r7, #4]
 80146b0:	f7fe fe44 	bl	801333c <tcp_close_shutdown_fin>
    }
    pcb = next;
 80146b4:	683b      	ldr	r3, [r7, #0]
 80146b6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80146b8:	687b      	ldr	r3, [r7, #4]
 80146ba:	2b00      	cmp	r3, #0
 80146bc:	d1e7      	bne.n	801468e <tcp_handle_closepend+0xe>
  }
}
 80146be:	bf00      	nop
 80146c0:	bf00      	nop
 80146c2:	3708      	adds	r7, #8
 80146c4:	46bd      	mov	sp, r7
 80146c6:	bd80      	pop	{r7, pc}
 80146c8:	2000f348 	.word	0x2000f348

080146cc <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80146cc:	b580      	push	{r7, lr}
 80146ce:	b084      	sub	sp, #16
 80146d0:	af00      	add	r7, sp, #0
 80146d2:	4603      	mov	r3, r0
 80146d4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80146d6:	2002      	movs	r0, #2
 80146d8:	f7fc ffc2 	bl	8011660 <memp_malloc>
 80146dc:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80146de:	68fb      	ldr	r3, [r7, #12]
 80146e0:	2b00      	cmp	r3, #0
 80146e2:	d126      	bne.n	8014732 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 80146e4:	f7ff ffcc 	bl	8014680 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 80146e8:	f7ff ff9a 	bl	8014620 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80146ec:	2002      	movs	r0, #2
 80146ee:	f7fc ffb7 	bl	8011660 <memp_malloc>
 80146f2:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80146f4:	68fb      	ldr	r3, [r7, #12]
 80146f6:	2b00      	cmp	r3, #0
 80146f8:	d11b      	bne.n	8014732 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 80146fa:	2009      	movs	r0, #9
 80146fc:	f7ff ff46 	bl	801458c <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014700:	2002      	movs	r0, #2
 8014702:	f7fc ffad 	bl	8011660 <memp_malloc>
 8014706:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8014708:	68fb      	ldr	r3, [r7, #12]
 801470a:	2b00      	cmp	r3, #0
 801470c:	d111      	bne.n	8014732 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 801470e:	2008      	movs	r0, #8
 8014710:	f7ff ff3c 	bl	801458c <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014714:	2002      	movs	r0, #2
 8014716:	f7fc ffa3 	bl	8011660 <memp_malloc>
 801471a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 801471c:	68fb      	ldr	r3, [r7, #12]
 801471e:	2b00      	cmp	r3, #0
 8014720:	d107      	bne.n	8014732 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8014722:	79fb      	ldrb	r3, [r7, #7]
 8014724:	4618      	mov	r0, r3
 8014726:	f7ff fee3 	bl	80144f0 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801472a:	2002      	movs	r0, #2
 801472c:	f7fc ff98 	bl	8011660 <memp_malloc>
 8014730:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8014732:	68fb      	ldr	r3, [r7, #12]
 8014734:	2b00      	cmp	r3, #0
 8014736:	d03f      	beq.n	80147b8 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8014738:	229c      	movs	r2, #156	@ 0x9c
 801473a:	2100      	movs	r1, #0
 801473c:	68f8      	ldr	r0, [r7, #12]
 801473e:	f009 fe85 	bl	801e44c <memset>
    pcb->prio = prio;
 8014742:	68fb      	ldr	r3, [r7, #12]
 8014744:	79fa      	ldrb	r2, [r7, #7]
 8014746:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8014748:	68fb      	ldr	r3, [r7, #12]
 801474a:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 801474e:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8014752:	68fb      	ldr	r3, [r7, #12]
 8014754:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8014758:	855a      	strh	r2, [r3, #42]	@ 0x2a
 801475a:	68fb      	ldr	r3, [r7, #12]
 801475c:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801475e:	68fb      	ldr	r3, [r7, #12]
 8014760:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8014762:	68fb      	ldr	r3, [r7, #12]
 8014764:	22ff      	movs	r2, #255	@ 0xff
 8014766:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8014768:	68fb      	ldr	r3, [r7, #12]
 801476a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801476e:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8014770:	68fb      	ldr	r3, [r7, #12]
 8014772:	2206      	movs	r2, #6
 8014774:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8014778:	68fb      	ldr	r3, [r7, #12]
 801477a:	2206      	movs	r2, #6
 801477c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 801477e:	68fb      	ldr	r3, [r7, #12]
 8014780:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014784:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 8014786:	68fb      	ldr	r3, [r7, #12]
 8014788:	2201      	movs	r2, #1
 801478a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 801478e:	4b0d      	ldr	r3, [pc, #52]	@ (80147c4 <tcp_alloc+0xf8>)
 8014790:	681a      	ldr	r2, [r3, #0]
 8014792:	68fb      	ldr	r3, [r7, #12]
 8014794:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8014796:	4b0c      	ldr	r3, [pc, #48]	@ (80147c8 <tcp_alloc+0xfc>)
 8014798:	781a      	ldrb	r2, [r3, #0]
 801479a:	68fb      	ldr	r3, [r7, #12]
 801479c:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 801479e:	68fb      	ldr	r3, [r7, #12]
 80147a0:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 80147a4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80147a8:	68fb      	ldr	r3, [r7, #12]
 80147aa:	4a08      	ldr	r2, [pc, #32]	@ (80147cc <tcp_alloc+0x100>)
 80147ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80147b0:	68fb      	ldr	r3, [r7, #12]
 80147b2:	4a07      	ldr	r2, [pc, #28]	@ (80147d0 <tcp_alloc+0x104>)
 80147b4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80147b8:	68fb      	ldr	r3, [r7, #12]
}
 80147ba:	4618      	mov	r0, r3
 80147bc:	3710      	adds	r7, #16
 80147be:	46bd      	mov	sp, r7
 80147c0:	bd80      	pop	{r7, pc}
 80147c2:	bf00      	nop
 80147c4:	2000f33c 	.word	0x2000f33c
 80147c8:	2000f352 	.word	0x2000f352
 80147cc:	08014485 	.word	0x08014485
 80147d0:	006ddd00 	.word	0x006ddd00

080147d4 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 80147d4:	b580      	push	{r7, lr}
 80147d6:	b084      	sub	sp, #16
 80147d8:	af00      	add	r7, sp, #0
 80147da:	4603      	mov	r3, r0
 80147dc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 80147de:	2040      	movs	r0, #64	@ 0x40
 80147e0:	f7ff ff74 	bl	80146cc <tcp_alloc>
 80147e4:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 80147e6:	68fb      	ldr	r3, [r7, #12]
}
 80147e8:	4618      	mov	r0, r3
 80147ea:	3710      	adds	r7, #16
 80147ec:	46bd      	mov	sp, r7
 80147ee:	bd80      	pop	{r7, pc}

080147f0 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 80147f0:	b480      	push	{r7}
 80147f2:	b083      	sub	sp, #12
 80147f4:	af00      	add	r7, sp, #0
 80147f6:	6078      	str	r0, [r7, #4]
 80147f8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 80147fa:	687b      	ldr	r3, [r7, #4]
 80147fc:	2b00      	cmp	r3, #0
 80147fe:	d002      	beq.n	8014806 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8014800:	687b      	ldr	r3, [r7, #4]
 8014802:	683a      	ldr	r2, [r7, #0]
 8014804:	611a      	str	r2, [r3, #16]
  }
}
 8014806:	bf00      	nop
 8014808:	370c      	adds	r7, #12
 801480a:	46bd      	mov	sp, r7
 801480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014810:	4770      	bx	lr
	...

08014814 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8014814:	b580      	push	{r7, lr}
 8014816:	b082      	sub	sp, #8
 8014818:	af00      	add	r7, sp, #0
 801481a:	6078      	str	r0, [r7, #4]
 801481c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	2b00      	cmp	r3, #0
 8014822:	d00e      	beq.n	8014842 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8014824:	687b      	ldr	r3, [r7, #4]
 8014826:	7d1b      	ldrb	r3, [r3, #20]
 8014828:	2b01      	cmp	r3, #1
 801482a:	d106      	bne.n	801483a <tcp_recv+0x26>
 801482c:	4b07      	ldr	r3, [pc, #28]	@ (801484c <tcp_recv+0x38>)
 801482e:	f240 72df 	movw	r2, #2015	@ 0x7df
 8014832:	4907      	ldr	r1, [pc, #28]	@ (8014850 <tcp_recv+0x3c>)
 8014834:	4807      	ldr	r0, [pc, #28]	@ (8014854 <tcp_recv+0x40>)
 8014836:	f009 fdcd 	bl	801e3d4 <iprintf>
    pcb->recv = recv;
 801483a:	687b      	ldr	r3, [r7, #4]
 801483c:	683a      	ldr	r2, [r7, #0]
 801483e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }
}
 8014842:	bf00      	nop
 8014844:	3708      	adds	r7, #8
 8014846:	46bd      	mov	sp, r7
 8014848:	bd80      	pop	{r7, pc}
 801484a:	bf00      	nop
 801484c:	08022cf8 	.word	0x08022cf8
 8014850:	08023294 	.word	0x08023294
 8014854:	08022d3c 	.word	0x08022d3c

08014858 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8014858:	b580      	push	{r7, lr}
 801485a:	b082      	sub	sp, #8
 801485c:	af00      	add	r7, sp, #0
 801485e:	6078      	str	r0, [r7, #4]
 8014860:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	2b00      	cmp	r3, #0
 8014866:	d00e      	beq.n	8014886 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8014868:	687b      	ldr	r3, [r7, #4]
 801486a:	7d1b      	ldrb	r3, [r3, #20]
 801486c:	2b01      	cmp	r3, #1
 801486e:	d106      	bne.n	801487e <tcp_sent+0x26>
 8014870:	4b07      	ldr	r3, [pc, #28]	@ (8014890 <tcp_sent+0x38>)
 8014872:	f240 72f3 	movw	r2, #2035	@ 0x7f3
 8014876:	4907      	ldr	r1, [pc, #28]	@ (8014894 <tcp_sent+0x3c>)
 8014878:	4807      	ldr	r0, [pc, #28]	@ (8014898 <tcp_sent+0x40>)
 801487a:	f009 fdab 	bl	801e3d4 <iprintf>
    pcb->sent = sent;
 801487e:	687b      	ldr	r3, [r7, #4]
 8014880:	683a      	ldr	r2, [r7, #0]
 8014882:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }
}
 8014886:	bf00      	nop
 8014888:	3708      	adds	r7, #8
 801488a:	46bd      	mov	sp, r7
 801488c:	bd80      	pop	{r7, pc}
 801488e:	bf00      	nop
 8014890:	08022cf8 	.word	0x08022cf8
 8014894:	080232bc 	.word	0x080232bc
 8014898:	08022d3c 	.word	0x08022d3c

0801489c <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 801489c:	b580      	push	{r7, lr}
 801489e:	b082      	sub	sp, #8
 80148a0:	af00      	add	r7, sp, #0
 80148a2:	6078      	str	r0, [r7, #4]
 80148a4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80148a6:	687b      	ldr	r3, [r7, #4]
 80148a8:	2b00      	cmp	r3, #0
 80148aa:	d00e      	beq.n	80148ca <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 80148ac:	687b      	ldr	r3, [r7, #4]
 80148ae:	7d1b      	ldrb	r3, [r3, #20]
 80148b0:	2b01      	cmp	r3, #1
 80148b2:	d106      	bne.n	80148c2 <tcp_err+0x26>
 80148b4:	4b07      	ldr	r3, [pc, #28]	@ (80148d4 <tcp_err+0x38>)
 80148b6:	f640 020d 	movw	r2, #2061	@ 0x80d
 80148ba:	4907      	ldr	r1, [pc, #28]	@ (80148d8 <tcp_err+0x3c>)
 80148bc:	4807      	ldr	r0, [pc, #28]	@ (80148dc <tcp_err+0x40>)
 80148be:	f009 fd89 	bl	801e3d4 <iprintf>
    pcb->errf = err;
 80148c2:	687b      	ldr	r3, [r7, #4]
 80148c4:	683a      	ldr	r2, [r7, #0]
 80148c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }
}
 80148ca:	bf00      	nop
 80148cc:	3708      	adds	r7, #8
 80148ce:	46bd      	mov	sp, r7
 80148d0:	bd80      	pop	{r7, pc}
 80148d2:	bf00      	nop
 80148d4:	08022cf8 	.word	0x08022cf8
 80148d8:	080232e4 	.word	0x080232e4
 80148dc:	08022d3c 	.word	0x08022d3c

080148e0 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 80148e0:	b480      	push	{r7}
 80148e2:	b085      	sub	sp, #20
 80148e4:	af00      	add	r7, sp, #0
 80148e6:	6078      	str	r0, [r7, #4]
 80148e8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 80148ea:	687b      	ldr	r3, [r7, #4]
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	d008      	beq.n	8014902 <tcp_accept+0x22>
 80148f0:	687b      	ldr	r3, [r7, #4]
 80148f2:	7d1b      	ldrb	r3, [r3, #20]
 80148f4:	2b01      	cmp	r3, #1
 80148f6:	d104      	bne.n	8014902 <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 80148f8:	687b      	ldr	r3, [r7, #4]
 80148fa:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 80148fc:	68fb      	ldr	r3, [r7, #12]
 80148fe:	683a      	ldr	r2, [r7, #0]
 8014900:	619a      	str	r2, [r3, #24]
  }
}
 8014902:	bf00      	nop
 8014904:	3714      	adds	r7, #20
 8014906:	46bd      	mov	sp, r7
 8014908:	f85d 7b04 	ldr.w	r7, [sp], #4
 801490c:	4770      	bx	lr
	...

08014910 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8014910:	b580      	push	{r7, lr}
 8014912:	b084      	sub	sp, #16
 8014914:	af00      	add	r7, sp, #0
 8014916:	60f8      	str	r0, [r7, #12]
 8014918:	60b9      	str	r1, [r7, #8]
 801491a:	4613      	mov	r3, r2
 801491c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 801491e:	68fb      	ldr	r3, [r7, #12]
 8014920:	2b00      	cmp	r3, #0
 8014922:	d107      	bne.n	8014934 <tcp_poll+0x24>
 8014924:	4b0e      	ldr	r3, [pc, #56]	@ (8014960 <tcp_poll+0x50>)
 8014926:	f640 023d 	movw	r2, #2109	@ 0x83d
 801492a:	490e      	ldr	r1, [pc, #56]	@ (8014964 <tcp_poll+0x54>)
 801492c:	480e      	ldr	r0, [pc, #56]	@ (8014968 <tcp_poll+0x58>)
 801492e:	f009 fd51 	bl	801e3d4 <iprintf>
 8014932:	e011      	b.n	8014958 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8014934:	68fb      	ldr	r3, [r7, #12]
 8014936:	7d1b      	ldrb	r3, [r3, #20]
 8014938:	2b01      	cmp	r3, #1
 801493a:	d106      	bne.n	801494a <tcp_poll+0x3a>
 801493c:	4b08      	ldr	r3, [pc, #32]	@ (8014960 <tcp_poll+0x50>)
 801493e:	f640 023e 	movw	r2, #2110	@ 0x83e
 8014942:	490a      	ldr	r1, [pc, #40]	@ (801496c <tcp_poll+0x5c>)
 8014944:	4808      	ldr	r0, [pc, #32]	@ (8014968 <tcp_poll+0x58>)
 8014946:	f009 fd45 	bl	801e3d4 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 801494a:	68fb      	ldr	r3, [r7, #12]
 801494c:	68ba      	ldr	r2, [r7, #8]
 801494e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8014952:	68fb      	ldr	r3, [r7, #12]
 8014954:	79fa      	ldrb	r2, [r7, #7]
 8014956:	775a      	strb	r2, [r3, #29]
}
 8014958:	3710      	adds	r7, #16
 801495a:	46bd      	mov	sp, r7
 801495c:	bd80      	pop	{r7, pc}
 801495e:	bf00      	nop
 8014960:	08022cf8 	.word	0x08022cf8
 8014964:	0802330c 	.word	0x0802330c
 8014968:	08022d3c 	.word	0x08022d3c
 801496c:	08023324 	.word	0x08023324

08014970 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8014970:	b580      	push	{r7, lr}
 8014972:	b082      	sub	sp, #8
 8014974:	af00      	add	r7, sp, #0
 8014976:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	2b00      	cmp	r3, #0
 801497c:	d107      	bne.n	801498e <tcp_pcb_purge+0x1e>
 801497e:	4b21      	ldr	r3, [pc, #132]	@ (8014a04 <tcp_pcb_purge+0x94>)
 8014980:	f640 0251 	movw	r2, #2129	@ 0x851
 8014984:	4920      	ldr	r1, [pc, #128]	@ (8014a08 <tcp_pcb_purge+0x98>)
 8014986:	4821      	ldr	r0, [pc, #132]	@ (8014a0c <tcp_pcb_purge+0x9c>)
 8014988:	f009 fd24 	bl	801e3d4 <iprintf>
 801498c:	e037      	b.n	80149fe <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 801498e:	687b      	ldr	r3, [r7, #4]
 8014990:	7d1b      	ldrb	r3, [r3, #20]
 8014992:	2b00      	cmp	r3, #0
 8014994:	d033      	beq.n	80149fe <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8014996:	687b      	ldr	r3, [r7, #4]
 8014998:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 801499a:	2b0a      	cmp	r3, #10
 801499c:	d02f      	beq.n	80149fe <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 801499e:	687b      	ldr	r3, [r7, #4]
 80149a0:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 80149a2:	2b01      	cmp	r3, #1
 80149a4:	d02b      	beq.n	80149fe <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 80149a6:	687b      	ldr	r3, [r7, #4]
 80149a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80149aa:	2b00      	cmp	r3, #0
 80149ac:	d007      	beq.n	80149be <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 80149ae:	687b      	ldr	r3, [r7, #4]
 80149b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80149b2:	4618      	mov	r0, r3
 80149b4:	f7fd fddc 	bl	8012570 <pbuf_free>
      pcb->refused_data = NULL;
 80149b8:	687b      	ldr	r3, [r7, #4]
 80149ba:	2200      	movs	r2, #0
 80149bc:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80149be:	687b      	ldr	r3, [r7, #4]
 80149c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80149c2:	2b00      	cmp	r3, #0
 80149c4:	d002      	beq.n	80149cc <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 80149c6:	6878      	ldr	r0, [r7, #4]
 80149c8:	f000 f986 	bl	8014cd8 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80149d2:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 80149d4:	687b      	ldr	r3, [r7, #4]
 80149d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80149d8:	4618      	mov	r0, r3
 80149da:	f7ff fcf9 	bl	80143d0 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80149e2:	4618      	mov	r0, r3
 80149e4:	f7ff fcf4 	bl	80143d0 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 80149e8:	687b      	ldr	r3, [r7, #4]
 80149ea:	2200      	movs	r2, #0
 80149ec:	66da      	str	r2, [r3, #108]	@ 0x6c
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	2200      	movs	r2, #0
 80149fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 80149fe:	3708      	adds	r7, #8
 8014a00:	46bd      	mov	sp, r7
 8014a02:	bd80      	pop	{r7, pc}
 8014a04:	08022cf8 	.word	0x08022cf8
 8014a08:	08023344 	.word	0x08023344
 8014a0c:	08022d3c 	.word	0x08022d3c

08014a10 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8014a10:	b580      	push	{r7, lr}
 8014a12:	b084      	sub	sp, #16
 8014a14:	af00      	add	r7, sp, #0
 8014a16:	6078      	str	r0, [r7, #4]
 8014a18:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8014a1a:	683b      	ldr	r3, [r7, #0]
 8014a1c:	2b00      	cmp	r3, #0
 8014a1e:	d106      	bne.n	8014a2e <tcp_pcb_remove+0x1e>
 8014a20:	4b3e      	ldr	r3, [pc, #248]	@ (8014b1c <tcp_pcb_remove+0x10c>)
 8014a22:	f640 0283 	movw	r2, #2179	@ 0x883
 8014a26:	493e      	ldr	r1, [pc, #248]	@ (8014b20 <tcp_pcb_remove+0x110>)
 8014a28:	483e      	ldr	r0, [pc, #248]	@ (8014b24 <tcp_pcb_remove+0x114>)
 8014a2a:	f009 fcd3 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8014a2e:	687b      	ldr	r3, [r7, #4]
 8014a30:	2b00      	cmp	r3, #0
 8014a32:	d106      	bne.n	8014a42 <tcp_pcb_remove+0x32>
 8014a34:	4b39      	ldr	r3, [pc, #228]	@ (8014b1c <tcp_pcb_remove+0x10c>)
 8014a36:	f640 0284 	movw	r2, #2180	@ 0x884
 8014a3a:	493b      	ldr	r1, [pc, #236]	@ (8014b28 <tcp_pcb_remove+0x118>)
 8014a3c:	4839      	ldr	r0, [pc, #228]	@ (8014b24 <tcp_pcb_remove+0x114>)
 8014a3e:	f009 fcc9 	bl	801e3d4 <iprintf>

  TCP_RMV(pcblist, pcb);
 8014a42:	687b      	ldr	r3, [r7, #4]
 8014a44:	681b      	ldr	r3, [r3, #0]
 8014a46:	683a      	ldr	r2, [r7, #0]
 8014a48:	429a      	cmp	r2, r3
 8014a4a:	d105      	bne.n	8014a58 <tcp_pcb_remove+0x48>
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	681b      	ldr	r3, [r3, #0]
 8014a50:	68da      	ldr	r2, [r3, #12]
 8014a52:	687b      	ldr	r3, [r7, #4]
 8014a54:	601a      	str	r2, [r3, #0]
 8014a56:	e013      	b.n	8014a80 <tcp_pcb_remove+0x70>
 8014a58:	687b      	ldr	r3, [r7, #4]
 8014a5a:	681b      	ldr	r3, [r3, #0]
 8014a5c:	60fb      	str	r3, [r7, #12]
 8014a5e:	e00c      	b.n	8014a7a <tcp_pcb_remove+0x6a>
 8014a60:	68fb      	ldr	r3, [r7, #12]
 8014a62:	68db      	ldr	r3, [r3, #12]
 8014a64:	683a      	ldr	r2, [r7, #0]
 8014a66:	429a      	cmp	r2, r3
 8014a68:	d104      	bne.n	8014a74 <tcp_pcb_remove+0x64>
 8014a6a:	683b      	ldr	r3, [r7, #0]
 8014a6c:	68da      	ldr	r2, [r3, #12]
 8014a6e:	68fb      	ldr	r3, [r7, #12]
 8014a70:	60da      	str	r2, [r3, #12]
 8014a72:	e005      	b.n	8014a80 <tcp_pcb_remove+0x70>
 8014a74:	68fb      	ldr	r3, [r7, #12]
 8014a76:	68db      	ldr	r3, [r3, #12]
 8014a78:	60fb      	str	r3, [r7, #12]
 8014a7a:	68fb      	ldr	r3, [r7, #12]
 8014a7c:	2b00      	cmp	r3, #0
 8014a7e:	d1ef      	bne.n	8014a60 <tcp_pcb_remove+0x50>
 8014a80:	683b      	ldr	r3, [r7, #0]
 8014a82:	2200      	movs	r2, #0
 8014a84:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8014a86:	6838      	ldr	r0, [r7, #0]
 8014a88:	f7ff ff72 	bl	8014970 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8014a8c:	683b      	ldr	r3, [r7, #0]
 8014a8e:	7d1b      	ldrb	r3, [r3, #20]
 8014a90:	2b0a      	cmp	r3, #10
 8014a92:	d013      	beq.n	8014abc <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8014a94:	683b      	ldr	r3, [r7, #0]
 8014a96:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8014a98:	2b01      	cmp	r3, #1
 8014a9a:	d00f      	beq.n	8014abc <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8014a9c:	683b      	ldr	r3, [r7, #0]
 8014a9e:	8b5b      	ldrh	r3, [r3, #26]
 8014aa0:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8014aa4:	2b00      	cmp	r3, #0
 8014aa6:	d009      	beq.n	8014abc <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8014aa8:	683b      	ldr	r3, [r7, #0]
 8014aaa:	8b5b      	ldrh	r3, [r3, #26]
 8014aac:	f043 0302 	orr.w	r3, r3, #2
 8014ab0:	b29a      	uxth	r2, r3
 8014ab2:	683b      	ldr	r3, [r7, #0]
 8014ab4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8014ab6:	6838      	ldr	r0, [r7, #0]
 8014ab8:	f003 fbc0 	bl	801823c <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8014abc:	683b      	ldr	r3, [r7, #0]
 8014abe:	7d1b      	ldrb	r3, [r3, #20]
 8014ac0:	2b01      	cmp	r3, #1
 8014ac2:	d020      	beq.n	8014b06 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8014ac4:	683b      	ldr	r3, [r7, #0]
 8014ac6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014ac8:	2b00      	cmp	r3, #0
 8014aca:	d006      	beq.n	8014ada <tcp_pcb_remove+0xca>
 8014acc:	4b13      	ldr	r3, [pc, #76]	@ (8014b1c <tcp_pcb_remove+0x10c>)
 8014ace:	f640 0293 	movw	r2, #2195	@ 0x893
 8014ad2:	4916      	ldr	r1, [pc, #88]	@ (8014b2c <tcp_pcb_remove+0x11c>)
 8014ad4:	4813      	ldr	r0, [pc, #76]	@ (8014b24 <tcp_pcb_remove+0x114>)
 8014ad6:	f009 fc7d 	bl	801e3d4 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8014ada:	683b      	ldr	r3, [r7, #0]
 8014adc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014ade:	2b00      	cmp	r3, #0
 8014ae0:	d006      	beq.n	8014af0 <tcp_pcb_remove+0xe0>
 8014ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8014b1c <tcp_pcb_remove+0x10c>)
 8014ae4:	f640 0294 	movw	r2, #2196	@ 0x894
 8014ae8:	4911      	ldr	r1, [pc, #68]	@ (8014b30 <tcp_pcb_remove+0x120>)
 8014aea:	480e      	ldr	r0, [pc, #56]	@ (8014b24 <tcp_pcb_remove+0x114>)
 8014aec:	f009 fc72 	bl	801e3d4 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8014af0:	683b      	ldr	r3, [r7, #0]
 8014af2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014af4:	2b00      	cmp	r3, #0
 8014af6:	d006      	beq.n	8014b06 <tcp_pcb_remove+0xf6>
 8014af8:	4b08      	ldr	r3, [pc, #32]	@ (8014b1c <tcp_pcb_remove+0x10c>)
 8014afa:	f640 0296 	movw	r2, #2198	@ 0x896
 8014afe:	490d      	ldr	r1, [pc, #52]	@ (8014b34 <tcp_pcb_remove+0x124>)
 8014b00:	4808      	ldr	r0, [pc, #32]	@ (8014b24 <tcp_pcb_remove+0x114>)
 8014b02:	f009 fc67 	bl	801e3d4 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8014b06:	683b      	ldr	r3, [r7, #0]
 8014b08:	2200      	movs	r2, #0
 8014b0a:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8014b0c:	683b      	ldr	r3, [r7, #0]
 8014b0e:	2200      	movs	r2, #0
 8014b10:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8014b12:	bf00      	nop
 8014b14:	3710      	adds	r7, #16
 8014b16:	46bd      	mov	sp, r7
 8014b18:	bd80      	pop	{r7, pc}
 8014b1a:	bf00      	nop
 8014b1c:	08022cf8 	.word	0x08022cf8
 8014b20:	08023360 	.word	0x08023360
 8014b24:	08022d3c 	.word	0x08022d3c
 8014b28:	0802337c 	.word	0x0802337c
 8014b2c:	0802339c 	.word	0x0802339c
 8014b30:	080233b4 	.word	0x080233b4
 8014b34:	080233d0 	.word	0x080233d0

08014b38 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8014b38:	b580      	push	{r7, lr}
 8014b3a:	b082      	sub	sp, #8
 8014b3c:	af00      	add	r7, sp, #0
 8014b3e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8014b40:	687b      	ldr	r3, [r7, #4]
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	d106      	bne.n	8014b54 <tcp_next_iss+0x1c>
 8014b46:	4b0a      	ldr	r3, [pc, #40]	@ (8014b70 <tcp_next_iss+0x38>)
 8014b48:	f640 02af 	movw	r2, #2223	@ 0x8af
 8014b4c:	4909      	ldr	r1, [pc, #36]	@ (8014b74 <tcp_next_iss+0x3c>)
 8014b4e:	480a      	ldr	r0, [pc, #40]	@ (8014b78 <tcp_next_iss+0x40>)
 8014b50:	f009 fc40 	bl	801e3d4 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8014b54:	4b09      	ldr	r3, [pc, #36]	@ (8014b7c <tcp_next_iss+0x44>)
 8014b56:	681a      	ldr	r2, [r3, #0]
 8014b58:	4b09      	ldr	r3, [pc, #36]	@ (8014b80 <tcp_next_iss+0x48>)
 8014b5a:	681b      	ldr	r3, [r3, #0]
 8014b5c:	4413      	add	r3, r2
 8014b5e:	4a07      	ldr	r2, [pc, #28]	@ (8014b7c <tcp_next_iss+0x44>)
 8014b60:	6013      	str	r3, [r2, #0]
  return iss;
 8014b62:	4b06      	ldr	r3, [pc, #24]	@ (8014b7c <tcp_next_iss+0x44>)
 8014b64:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8014b66:	4618      	mov	r0, r3
 8014b68:	3708      	adds	r7, #8
 8014b6a:	46bd      	mov	sp, r7
 8014b6c:	bd80      	pop	{r7, pc}
 8014b6e:	bf00      	nop
 8014b70:	08022cf8 	.word	0x08022cf8
 8014b74:	080233e8 	.word	0x080233e8
 8014b78:	08022d3c 	.word	0x08022d3c
 8014b7c:	20000038 	.word	0x20000038
 8014b80:	2000f33c 	.word	0x2000f33c

08014b84 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8014b84:	b580      	push	{r7, lr}
 8014b86:	b086      	sub	sp, #24
 8014b88:	af00      	add	r7, sp, #0
 8014b8a:	4603      	mov	r3, r0
 8014b8c:	60b9      	str	r1, [r7, #8]
 8014b8e:	607a      	str	r2, [r7, #4]
 8014b90:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8014b92:	687b      	ldr	r3, [r7, #4]
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	d106      	bne.n	8014ba6 <tcp_eff_send_mss_netif+0x22>
 8014b98:	4b14      	ldr	r3, [pc, #80]	@ (8014bec <tcp_eff_send_mss_netif+0x68>)
 8014b9a:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 8014b9e:	4914      	ldr	r1, [pc, #80]	@ (8014bf0 <tcp_eff_send_mss_netif+0x6c>)
 8014ba0:	4814      	ldr	r0, [pc, #80]	@ (8014bf4 <tcp_eff_send_mss_netif+0x70>)
 8014ba2:	f009 fc17 	bl	801e3d4 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8014ba6:	68bb      	ldr	r3, [r7, #8]
 8014ba8:	2b00      	cmp	r3, #0
 8014baa:	d101      	bne.n	8014bb0 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8014bac:	89fb      	ldrh	r3, [r7, #14]
 8014bae:	e019      	b.n	8014be4 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8014bb0:	68bb      	ldr	r3, [r7, #8]
 8014bb2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014bb4:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8014bb6:	8afb      	ldrh	r3, [r7, #22]
 8014bb8:	2b00      	cmp	r3, #0
 8014bba:	d012      	beq.n	8014be2 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8014bbc:	2328      	movs	r3, #40	@ 0x28
 8014bbe:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8014bc0:	8afa      	ldrh	r2, [r7, #22]
 8014bc2:	8abb      	ldrh	r3, [r7, #20]
 8014bc4:	429a      	cmp	r2, r3
 8014bc6:	d904      	bls.n	8014bd2 <tcp_eff_send_mss_netif+0x4e>
 8014bc8:	8afa      	ldrh	r2, [r7, #22]
 8014bca:	8abb      	ldrh	r3, [r7, #20]
 8014bcc:	1ad3      	subs	r3, r2, r3
 8014bce:	b29b      	uxth	r3, r3
 8014bd0:	e000      	b.n	8014bd4 <tcp_eff_send_mss_netif+0x50>
 8014bd2:	2300      	movs	r3, #0
 8014bd4:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8014bd6:	8a7a      	ldrh	r2, [r7, #18]
 8014bd8:	89fb      	ldrh	r3, [r7, #14]
 8014bda:	4293      	cmp	r3, r2
 8014bdc:	bf28      	it	cs
 8014bde:	4613      	movcs	r3, r2
 8014be0:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8014be2:	89fb      	ldrh	r3, [r7, #14]
}
 8014be4:	4618      	mov	r0, r3
 8014be6:	3718      	adds	r7, #24
 8014be8:	46bd      	mov	sp, r7
 8014bea:	bd80      	pop	{r7, pc}
 8014bec:	08022cf8 	.word	0x08022cf8
 8014bf0:	08023404 	.word	0x08023404
 8014bf4:	08022d3c 	.word	0x08022d3c

08014bf8 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8014bf8:	b580      	push	{r7, lr}
 8014bfa:	b084      	sub	sp, #16
 8014bfc:	af00      	add	r7, sp, #0
 8014bfe:	6078      	str	r0, [r7, #4]
 8014c00:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8014c02:	683b      	ldr	r3, [r7, #0]
 8014c04:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8014c06:	687b      	ldr	r3, [r7, #4]
 8014c08:	2b00      	cmp	r3, #0
 8014c0a:	d119      	bne.n	8014c40 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8014c0c:	4b10      	ldr	r3, [pc, #64]	@ (8014c50 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8014c0e:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8014c12:	4910      	ldr	r1, [pc, #64]	@ (8014c54 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8014c14:	4810      	ldr	r0, [pc, #64]	@ (8014c58 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8014c16:	f009 fbdd 	bl	801e3d4 <iprintf>

  while (pcb != NULL) {
 8014c1a:	e011      	b.n	8014c40 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8014c1c:	68fb      	ldr	r3, [r7, #12]
 8014c1e:	681a      	ldr	r2, [r3, #0]
 8014c20:	687b      	ldr	r3, [r7, #4]
 8014c22:	681b      	ldr	r3, [r3, #0]
 8014c24:	429a      	cmp	r2, r3
 8014c26:	d108      	bne.n	8014c3a <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8014c28:	68fb      	ldr	r3, [r7, #12]
 8014c2a:	68db      	ldr	r3, [r3, #12]
 8014c2c:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8014c2e:	68f8      	ldr	r0, [r7, #12]
 8014c30:	f7fe fd34 	bl	801369c <tcp_abort>
      pcb = next;
 8014c34:	68bb      	ldr	r3, [r7, #8]
 8014c36:	60fb      	str	r3, [r7, #12]
 8014c38:	e002      	b.n	8014c40 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8014c3a:	68fb      	ldr	r3, [r7, #12]
 8014c3c:	68db      	ldr	r3, [r3, #12]
 8014c3e:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8014c40:	68fb      	ldr	r3, [r7, #12]
 8014c42:	2b00      	cmp	r3, #0
 8014c44:	d1ea      	bne.n	8014c1c <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8014c46:	bf00      	nop
 8014c48:	bf00      	nop
 8014c4a:	3710      	adds	r7, #16
 8014c4c:	46bd      	mov	sp, r7
 8014c4e:	bd80      	pop	{r7, pc}
 8014c50:	08022cf8 	.word	0x08022cf8
 8014c54:	0802342c 	.word	0x0802342c
 8014c58:	08022d3c 	.word	0x08022d3c

08014c5c <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8014c5c:	b580      	push	{r7, lr}
 8014c5e:	b084      	sub	sp, #16
 8014c60:	af00      	add	r7, sp, #0
 8014c62:	6078      	str	r0, [r7, #4]
 8014c64:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8014c66:	687b      	ldr	r3, [r7, #4]
 8014c68:	2b00      	cmp	r3, #0
 8014c6a:	d02a      	beq.n	8014cc2 <tcp_netif_ip_addr_changed+0x66>
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	681b      	ldr	r3, [r3, #0]
 8014c70:	2b00      	cmp	r3, #0
 8014c72:	d026      	beq.n	8014cc2 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8014c74:	4b15      	ldr	r3, [pc, #84]	@ (8014ccc <tcp_netif_ip_addr_changed+0x70>)
 8014c76:	681b      	ldr	r3, [r3, #0]
 8014c78:	4619      	mov	r1, r3
 8014c7a:	6878      	ldr	r0, [r7, #4]
 8014c7c:	f7ff ffbc 	bl	8014bf8 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8014c80:	4b13      	ldr	r3, [pc, #76]	@ (8014cd0 <tcp_netif_ip_addr_changed+0x74>)
 8014c82:	681b      	ldr	r3, [r3, #0]
 8014c84:	4619      	mov	r1, r3
 8014c86:	6878      	ldr	r0, [r7, #4]
 8014c88:	f7ff ffb6 	bl	8014bf8 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8014c8c:	683b      	ldr	r3, [r7, #0]
 8014c8e:	2b00      	cmp	r3, #0
 8014c90:	d017      	beq.n	8014cc2 <tcp_netif_ip_addr_changed+0x66>
 8014c92:	683b      	ldr	r3, [r7, #0]
 8014c94:	681b      	ldr	r3, [r3, #0]
 8014c96:	2b00      	cmp	r3, #0
 8014c98:	d013      	beq.n	8014cc2 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8014c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8014cd4 <tcp_netif_ip_addr_changed+0x78>)
 8014c9c:	681b      	ldr	r3, [r3, #0]
 8014c9e:	60fb      	str	r3, [r7, #12]
 8014ca0:	e00c      	b.n	8014cbc <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8014ca2:	68fb      	ldr	r3, [r7, #12]
 8014ca4:	681a      	ldr	r2, [r3, #0]
 8014ca6:	687b      	ldr	r3, [r7, #4]
 8014ca8:	681b      	ldr	r3, [r3, #0]
 8014caa:	429a      	cmp	r2, r3
 8014cac:	d103      	bne.n	8014cb6 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8014cae:	683b      	ldr	r3, [r7, #0]
 8014cb0:	681a      	ldr	r2, [r3, #0]
 8014cb2:	68fb      	ldr	r3, [r7, #12]
 8014cb4:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8014cb6:	68fb      	ldr	r3, [r7, #12]
 8014cb8:	68db      	ldr	r3, [r3, #12]
 8014cba:	60fb      	str	r3, [r7, #12]
 8014cbc:	68fb      	ldr	r3, [r7, #12]
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	d1ef      	bne.n	8014ca2 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8014cc2:	bf00      	nop
 8014cc4:	3710      	adds	r7, #16
 8014cc6:	46bd      	mov	sp, r7
 8014cc8:	bd80      	pop	{r7, pc}
 8014cca:	bf00      	nop
 8014ccc:	2000f348 	.word	0x2000f348
 8014cd0:	2000f340 	.word	0x2000f340
 8014cd4:	2000f344 	.word	0x2000f344

08014cd8 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8014cd8:	b580      	push	{r7, lr}
 8014cda:	b082      	sub	sp, #8
 8014cdc:	af00      	add	r7, sp, #0
 8014cde:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014ce4:	2b00      	cmp	r3, #0
 8014ce6:	d007      	beq.n	8014cf8 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014cec:	4618      	mov	r0, r3
 8014cee:	f7ff fb6f 	bl	80143d0 <tcp_segs_free>
    pcb->ooseq = NULL;
 8014cf2:	687b      	ldr	r3, [r7, #4]
 8014cf4:	2200      	movs	r2, #0
 8014cf6:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8014cf8:	bf00      	nop
 8014cfa:	3708      	adds	r7, #8
 8014cfc:	46bd      	mov	sp, r7
 8014cfe:	bd80      	pop	{r7, pc}

08014d00 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8014d00:	b590      	push	{r4, r7, lr}
 8014d02:	b08d      	sub	sp, #52	@ 0x34
 8014d04:	af04      	add	r7, sp, #16
 8014d06:	6078      	str	r0, [r7, #4]
 8014d08:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	2b00      	cmp	r3, #0
 8014d0e:	d105      	bne.n	8014d1c <tcp_input+0x1c>
 8014d10:	4b9b      	ldr	r3, [pc, #620]	@ (8014f80 <tcp_input+0x280>)
 8014d12:	2283      	movs	r2, #131	@ 0x83
 8014d14:	499b      	ldr	r1, [pc, #620]	@ (8014f84 <tcp_input+0x284>)
 8014d16:	489c      	ldr	r0, [pc, #624]	@ (8014f88 <tcp_input+0x288>)
 8014d18:	f009 fb5c 	bl	801e3d4 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	685b      	ldr	r3, [r3, #4]
 8014d20:	4a9a      	ldr	r2, [pc, #616]	@ (8014f8c <tcp_input+0x28c>)
 8014d22:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8014d24:	687b      	ldr	r3, [r7, #4]
 8014d26:	895b      	ldrh	r3, [r3, #10]
 8014d28:	2b13      	cmp	r3, #19
 8014d2a:	f240 83d1 	bls.w	80154d0 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8014d2e:	4b98      	ldr	r3, [pc, #608]	@ (8014f90 <tcp_input+0x290>)
 8014d30:	695b      	ldr	r3, [r3, #20]
 8014d32:	4a97      	ldr	r2, [pc, #604]	@ (8014f90 <tcp_input+0x290>)
 8014d34:	6812      	ldr	r2, [r2, #0]
 8014d36:	4611      	mov	r1, r2
 8014d38:	4618      	mov	r0, r3
 8014d3a:	f006 fbef 	bl	801b51c <ip4_addr_isbroadcast_u32>
 8014d3e:	4603      	mov	r3, r0
 8014d40:	2b00      	cmp	r3, #0
 8014d42:	f040 83c7 	bne.w	80154d4 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8014d46:	4b92      	ldr	r3, [pc, #584]	@ (8014f90 <tcp_input+0x290>)
 8014d48:	695b      	ldr	r3, [r3, #20]
 8014d4a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8014d4e:	2be0      	cmp	r3, #224	@ 0xe0
 8014d50:	f000 83c0 	beq.w	80154d4 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8014d54:	4b8d      	ldr	r3, [pc, #564]	@ (8014f8c <tcp_input+0x28c>)
 8014d56:	681b      	ldr	r3, [r3, #0]
 8014d58:	899b      	ldrh	r3, [r3, #12]
 8014d5a:	b29b      	uxth	r3, r3
 8014d5c:	4618      	mov	r0, r3
 8014d5e:	f7fb ffab 	bl	8010cb8 <lwip_htons>
 8014d62:	4603      	mov	r3, r0
 8014d64:	0b1b      	lsrs	r3, r3, #12
 8014d66:	b29b      	uxth	r3, r3
 8014d68:	b2db      	uxtb	r3, r3
 8014d6a:	009b      	lsls	r3, r3, #2
 8014d6c:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8014d6e:	7cbb      	ldrb	r3, [r7, #18]
 8014d70:	2b13      	cmp	r3, #19
 8014d72:	f240 83b1 	bls.w	80154d8 <tcp_input+0x7d8>
 8014d76:	7cbb      	ldrb	r3, [r7, #18]
 8014d78:	b29a      	uxth	r2, r3
 8014d7a:	687b      	ldr	r3, [r7, #4]
 8014d7c:	891b      	ldrh	r3, [r3, #8]
 8014d7e:	429a      	cmp	r2, r3
 8014d80:	f200 83aa 	bhi.w	80154d8 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8014d84:	7cbb      	ldrb	r3, [r7, #18]
 8014d86:	b29b      	uxth	r3, r3
 8014d88:	3b14      	subs	r3, #20
 8014d8a:	b29a      	uxth	r2, r3
 8014d8c:	4b81      	ldr	r3, [pc, #516]	@ (8014f94 <tcp_input+0x294>)
 8014d8e:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8014d90:	4b81      	ldr	r3, [pc, #516]	@ (8014f98 <tcp_input+0x298>)
 8014d92:	2200      	movs	r2, #0
 8014d94:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8014d96:	687b      	ldr	r3, [r7, #4]
 8014d98:	895a      	ldrh	r2, [r3, #10]
 8014d9a:	7cbb      	ldrb	r3, [r7, #18]
 8014d9c:	b29b      	uxth	r3, r3
 8014d9e:	429a      	cmp	r2, r3
 8014da0:	d309      	bcc.n	8014db6 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8014da2:	4b7c      	ldr	r3, [pc, #496]	@ (8014f94 <tcp_input+0x294>)
 8014da4:	881a      	ldrh	r2, [r3, #0]
 8014da6:	4b7d      	ldr	r3, [pc, #500]	@ (8014f9c <tcp_input+0x29c>)
 8014da8:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8014daa:	7cbb      	ldrb	r3, [r7, #18]
 8014dac:	4619      	mov	r1, r3
 8014dae:	6878      	ldr	r0, [r7, #4]
 8014db0:	f7fd fb26 	bl	8012400 <pbuf_remove_header>
 8014db4:	e04e      	b.n	8014e54 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8014db6:	687b      	ldr	r3, [r7, #4]
 8014db8:	681b      	ldr	r3, [r3, #0]
 8014dba:	2b00      	cmp	r3, #0
 8014dbc:	d105      	bne.n	8014dca <tcp_input+0xca>
 8014dbe:	4b70      	ldr	r3, [pc, #448]	@ (8014f80 <tcp_input+0x280>)
 8014dc0:	22c2      	movs	r2, #194	@ 0xc2
 8014dc2:	4977      	ldr	r1, [pc, #476]	@ (8014fa0 <tcp_input+0x2a0>)
 8014dc4:	4870      	ldr	r0, [pc, #448]	@ (8014f88 <tcp_input+0x288>)
 8014dc6:	f009 fb05 	bl	801e3d4 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8014dca:	2114      	movs	r1, #20
 8014dcc:	6878      	ldr	r0, [r7, #4]
 8014dce:	f7fd fb17 	bl	8012400 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8014dd2:	687b      	ldr	r3, [r7, #4]
 8014dd4:	895a      	ldrh	r2, [r3, #10]
 8014dd6:	4b71      	ldr	r3, [pc, #452]	@ (8014f9c <tcp_input+0x29c>)
 8014dd8:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8014dda:	4b6e      	ldr	r3, [pc, #440]	@ (8014f94 <tcp_input+0x294>)
 8014ddc:	881a      	ldrh	r2, [r3, #0]
 8014dde:	4b6f      	ldr	r3, [pc, #444]	@ (8014f9c <tcp_input+0x29c>)
 8014de0:	881b      	ldrh	r3, [r3, #0]
 8014de2:	1ad3      	subs	r3, r2, r3
 8014de4:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8014de6:	4b6d      	ldr	r3, [pc, #436]	@ (8014f9c <tcp_input+0x29c>)
 8014de8:	881b      	ldrh	r3, [r3, #0]
 8014dea:	4619      	mov	r1, r3
 8014dec:	6878      	ldr	r0, [r7, #4]
 8014dee:	f7fd fb07 	bl	8012400 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8014df2:	687b      	ldr	r3, [r7, #4]
 8014df4:	681b      	ldr	r3, [r3, #0]
 8014df6:	895b      	ldrh	r3, [r3, #10]
 8014df8:	8a3a      	ldrh	r2, [r7, #16]
 8014dfa:	429a      	cmp	r2, r3
 8014dfc:	f200 836e 	bhi.w	80154dc <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8014e00:	687b      	ldr	r3, [r7, #4]
 8014e02:	681b      	ldr	r3, [r3, #0]
 8014e04:	685b      	ldr	r3, [r3, #4]
 8014e06:	4a64      	ldr	r2, [pc, #400]	@ (8014f98 <tcp_input+0x298>)
 8014e08:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	681b      	ldr	r3, [r3, #0]
 8014e0e:	8a3a      	ldrh	r2, [r7, #16]
 8014e10:	4611      	mov	r1, r2
 8014e12:	4618      	mov	r0, r3
 8014e14:	f7fd faf4 	bl	8012400 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8014e18:	687b      	ldr	r3, [r7, #4]
 8014e1a:	891a      	ldrh	r2, [r3, #8]
 8014e1c:	8a3b      	ldrh	r3, [r7, #16]
 8014e1e:	1ad3      	subs	r3, r2, r3
 8014e20:	b29a      	uxth	r2, r3
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8014e26:	687b      	ldr	r3, [r7, #4]
 8014e28:	895b      	ldrh	r3, [r3, #10]
 8014e2a:	2b00      	cmp	r3, #0
 8014e2c:	d005      	beq.n	8014e3a <tcp_input+0x13a>
 8014e2e:	4b54      	ldr	r3, [pc, #336]	@ (8014f80 <tcp_input+0x280>)
 8014e30:	22df      	movs	r2, #223	@ 0xdf
 8014e32:	495c      	ldr	r1, [pc, #368]	@ (8014fa4 <tcp_input+0x2a4>)
 8014e34:	4854      	ldr	r0, [pc, #336]	@ (8014f88 <tcp_input+0x288>)
 8014e36:	f009 facd 	bl	801e3d4 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8014e3a:	687b      	ldr	r3, [r7, #4]
 8014e3c:	891a      	ldrh	r2, [r3, #8]
 8014e3e:	687b      	ldr	r3, [r7, #4]
 8014e40:	681b      	ldr	r3, [r3, #0]
 8014e42:	891b      	ldrh	r3, [r3, #8]
 8014e44:	429a      	cmp	r2, r3
 8014e46:	d005      	beq.n	8014e54 <tcp_input+0x154>
 8014e48:	4b4d      	ldr	r3, [pc, #308]	@ (8014f80 <tcp_input+0x280>)
 8014e4a:	22e0      	movs	r2, #224	@ 0xe0
 8014e4c:	4956      	ldr	r1, [pc, #344]	@ (8014fa8 <tcp_input+0x2a8>)
 8014e4e:	484e      	ldr	r0, [pc, #312]	@ (8014f88 <tcp_input+0x288>)
 8014e50:	f009 fac0 	bl	801e3d4 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8014e54:	4b4d      	ldr	r3, [pc, #308]	@ (8014f8c <tcp_input+0x28c>)
 8014e56:	681b      	ldr	r3, [r3, #0]
 8014e58:	881b      	ldrh	r3, [r3, #0]
 8014e5a:	b29b      	uxth	r3, r3
 8014e5c:	4a4b      	ldr	r2, [pc, #300]	@ (8014f8c <tcp_input+0x28c>)
 8014e5e:	6814      	ldr	r4, [r2, #0]
 8014e60:	4618      	mov	r0, r3
 8014e62:	f7fb ff29 	bl	8010cb8 <lwip_htons>
 8014e66:	4603      	mov	r3, r0
 8014e68:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8014e6a:	4b48      	ldr	r3, [pc, #288]	@ (8014f8c <tcp_input+0x28c>)
 8014e6c:	681b      	ldr	r3, [r3, #0]
 8014e6e:	885b      	ldrh	r3, [r3, #2]
 8014e70:	b29b      	uxth	r3, r3
 8014e72:	4a46      	ldr	r2, [pc, #280]	@ (8014f8c <tcp_input+0x28c>)
 8014e74:	6814      	ldr	r4, [r2, #0]
 8014e76:	4618      	mov	r0, r3
 8014e78:	f7fb ff1e 	bl	8010cb8 <lwip_htons>
 8014e7c:	4603      	mov	r3, r0
 8014e7e:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8014e80:	4b42      	ldr	r3, [pc, #264]	@ (8014f8c <tcp_input+0x28c>)
 8014e82:	681b      	ldr	r3, [r3, #0]
 8014e84:	685b      	ldr	r3, [r3, #4]
 8014e86:	4a41      	ldr	r2, [pc, #260]	@ (8014f8c <tcp_input+0x28c>)
 8014e88:	6814      	ldr	r4, [r2, #0]
 8014e8a:	4618      	mov	r0, r3
 8014e8c:	f7fb ff2a 	bl	8010ce4 <lwip_htonl>
 8014e90:	4603      	mov	r3, r0
 8014e92:	6063      	str	r3, [r4, #4]
 8014e94:	6863      	ldr	r3, [r4, #4]
 8014e96:	4a45      	ldr	r2, [pc, #276]	@ (8014fac <tcp_input+0x2ac>)
 8014e98:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8014e9a:	4b3c      	ldr	r3, [pc, #240]	@ (8014f8c <tcp_input+0x28c>)
 8014e9c:	681b      	ldr	r3, [r3, #0]
 8014e9e:	689b      	ldr	r3, [r3, #8]
 8014ea0:	4a3a      	ldr	r2, [pc, #232]	@ (8014f8c <tcp_input+0x28c>)
 8014ea2:	6814      	ldr	r4, [r2, #0]
 8014ea4:	4618      	mov	r0, r3
 8014ea6:	f7fb ff1d 	bl	8010ce4 <lwip_htonl>
 8014eaa:	4603      	mov	r3, r0
 8014eac:	60a3      	str	r3, [r4, #8]
 8014eae:	68a3      	ldr	r3, [r4, #8]
 8014eb0:	4a3f      	ldr	r2, [pc, #252]	@ (8014fb0 <tcp_input+0x2b0>)
 8014eb2:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8014eb4:	4b35      	ldr	r3, [pc, #212]	@ (8014f8c <tcp_input+0x28c>)
 8014eb6:	681b      	ldr	r3, [r3, #0]
 8014eb8:	89db      	ldrh	r3, [r3, #14]
 8014eba:	b29b      	uxth	r3, r3
 8014ebc:	4a33      	ldr	r2, [pc, #204]	@ (8014f8c <tcp_input+0x28c>)
 8014ebe:	6814      	ldr	r4, [r2, #0]
 8014ec0:	4618      	mov	r0, r3
 8014ec2:	f7fb fef9 	bl	8010cb8 <lwip_htons>
 8014ec6:	4603      	mov	r3, r0
 8014ec8:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8014eca:	4b30      	ldr	r3, [pc, #192]	@ (8014f8c <tcp_input+0x28c>)
 8014ecc:	681b      	ldr	r3, [r3, #0]
 8014ece:	899b      	ldrh	r3, [r3, #12]
 8014ed0:	b29b      	uxth	r3, r3
 8014ed2:	4618      	mov	r0, r3
 8014ed4:	f7fb fef0 	bl	8010cb8 <lwip_htons>
 8014ed8:	4603      	mov	r3, r0
 8014eda:	b2db      	uxtb	r3, r3
 8014edc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014ee0:	b2da      	uxtb	r2, r3
 8014ee2:	4b34      	ldr	r3, [pc, #208]	@ (8014fb4 <tcp_input+0x2b4>)
 8014ee4:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8014ee6:	687b      	ldr	r3, [r7, #4]
 8014ee8:	891a      	ldrh	r2, [r3, #8]
 8014eea:	4b33      	ldr	r3, [pc, #204]	@ (8014fb8 <tcp_input+0x2b8>)
 8014eec:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8014eee:	4b31      	ldr	r3, [pc, #196]	@ (8014fb4 <tcp_input+0x2b4>)
 8014ef0:	781b      	ldrb	r3, [r3, #0]
 8014ef2:	f003 0303 	and.w	r3, r3, #3
 8014ef6:	2b00      	cmp	r3, #0
 8014ef8:	d00c      	beq.n	8014f14 <tcp_input+0x214>
    tcplen++;
 8014efa:	4b2f      	ldr	r3, [pc, #188]	@ (8014fb8 <tcp_input+0x2b8>)
 8014efc:	881b      	ldrh	r3, [r3, #0]
 8014efe:	3301      	adds	r3, #1
 8014f00:	b29a      	uxth	r2, r3
 8014f02:	4b2d      	ldr	r3, [pc, #180]	@ (8014fb8 <tcp_input+0x2b8>)
 8014f04:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	891a      	ldrh	r2, [r3, #8]
 8014f0a:	4b2b      	ldr	r3, [pc, #172]	@ (8014fb8 <tcp_input+0x2b8>)
 8014f0c:	881b      	ldrh	r3, [r3, #0]
 8014f0e:	429a      	cmp	r2, r3
 8014f10:	f200 82e6 	bhi.w	80154e0 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8014f14:	2300      	movs	r3, #0
 8014f16:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014f18:	4b28      	ldr	r3, [pc, #160]	@ (8014fbc <tcp_input+0x2bc>)
 8014f1a:	681b      	ldr	r3, [r3, #0]
 8014f1c:	61fb      	str	r3, [r7, #28]
 8014f1e:	e09d      	b.n	801505c <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8014f20:	69fb      	ldr	r3, [r7, #28]
 8014f22:	7d1b      	ldrb	r3, [r3, #20]
 8014f24:	2b00      	cmp	r3, #0
 8014f26:	d105      	bne.n	8014f34 <tcp_input+0x234>
 8014f28:	4b15      	ldr	r3, [pc, #84]	@ (8014f80 <tcp_input+0x280>)
 8014f2a:	22fb      	movs	r2, #251	@ 0xfb
 8014f2c:	4924      	ldr	r1, [pc, #144]	@ (8014fc0 <tcp_input+0x2c0>)
 8014f2e:	4816      	ldr	r0, [pc, #88]	@ (8014f88 <tcp_input+0x288>)
 8014f30:	f009 fa50 	bl	801e3d4 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8014f34:	69fb      	ldr	r3, [r7, #28]
 8014f36:	7d1b      	ldrb	r3, [r3, #20]
 8014f38:	2b0a      	cmp	r3, #10
 8014f3a:	d105      	bne.n	8014f48 <tcp_input+0x248>
 8014f3c:	4b10      	ldr	r3, [pc, #64]	@ (8014f80 <tcp_input+0x280>)
 8014f3e:	22fc      	movs	r2, #252	@ 0xfc
 8014f40:	4920      	ldr	r1, [pc, #128]	@ (8014fc4 <tcp_input+0x2c4>)
 8014f42:	4811      	ldr	r0, [pc, #68]	@ (8014f88 <tcp_input+0x288>)
 8014f44:	f009 fa46 	bl	801e3d4 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8014f48:	69fb      	ldr	r3, [r7, #28]
 8014f4a:	7d1b      	ldrb	r3, [r3, #20]
 8014f4c:	2b01      	cmp	r3, #1
 8014f4e:	d105      	bne.n	8014f5c <tcp_input+0x25c>
 8014f50:	4b0b      	ldr	r3, [pc, #44]	@ (8014f80 <tcp_input+0x280>)
 8014f52:	22fd      	movs	r2, #253	@ 0xfd
 8014f54:	491c      	ldr	r1, [pc, #112]	@ (8014fc8 <tcp_input+0x2c8>)
 8014f56:	480c      	ldr	r0, [pc, #48]	@ (8014f88 <tcp_input+0x288>)
 8014f58:	f009 fa3c 	bl	801e3d4 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8014f5c:	69fb      	ldr	r3, [r7, #28]
 8014f5e:	7a1b      	ldrb	r3, [r3, #8]
 8014f60:	2b00      	cmp	r3, #0
 8014f62:	d033      	beq.n	8014fcc <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8014f64:	69fb      	ldr	r3, [r7, #28]
 8014f66:	7a1a      	ldrb	r2, [r3, #8]
 8014f68:	4b09      	ldr	r3, [pc, #36]	@ (8014f90 <tcp_input+0x290>)
 8014f6a:	685b      	ldr	r3, [r3, #4]
 8014f6c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014f70:	3301      	adds	r3, #1
 8014f72:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8014f74:	429a      	cmp	r2, r3
 8014f76:	d029      	beq.n	8014fcc <tcp_input+0x2cc>
      prev = pcb;
 8014f78:	69fb      	ldr	r3, [r7, #28]
 8014f7a:	61bb      	str	r3, [r7, #24]
      continue;
 8014f7c:	e06b      	b.n	8015056 <tcp_input+0x356>
 8014f7e:	bf00      	nop
 8014f80:	08023460 	.word	0x08023460
 8014f84:	08023494 	.word	0x08023494
 8014f88:	080234ac 	.word	0x080234ac
 8014f8c:	2000f364 	.word	0x2000f364
 8014f90:	2000c1c0 	.word	0x2000c1c0
 8014f94:	2000f368 	.word	0x2000f368
 8014f98:	2000f36c 	.word	0x2000f36c
 8014f9c:	2000f36a 	.word	0x2000f36a
 8014fa0:	080234d4 	.word	0x080234d4
 8014fa4:	080234e4 	.word	0x080234e4
 8014fa8:	080234f0 	.word	0x080234f0
 8014fac:	2000f374 	.word	0x2000f374
 8014fb0:	2000f378 	.word	0x2000f378
 8014fb4:	2000f380 	.word	0x2000f380
 8014fb8:	2000f37e 	.word	0x2000f37e
 8014fbc:	2000f348 	.word	0x2000f348
 8014fc0:	08023510 	.word	0x08023510
 8014fc4:	08023538 	.word	0x08023538
 8014fc8:	08023564 	.word	0x08023564
    }

    if (pcb->remote_port == tcphdr->src &&
 8014fcc:	69fb      	ldr	r3, [r7, #28]
 8014fce:	8b1a      	ldrh	r2, [r3, #24]
 8014fd0:	4b72      	ldr	r3, [pc, #456]	@ (801519c <tcp_input+0x49c>)
 8014fd2:	681b      	ldr	r3, [r3, #0]
 8014fd4:	881b      	ldrh	r3, [r3, #0]
 8014fd6:	b29b      	uxth	r3, r3
 8014fd8:	429a      	cmp	r2, r3
 8014fda:	d13a      	bne.n	8015052 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8014fdc:	69fb      	ldr	r3, [r7, #28]
 8014fde:	8ada      	ldrh	r2, [r3, #22]
 8014fe0:	4b6e      	ldr	r3, [pc, #440]	@ (801519c <tcp_input+0x49c>)
 8014fe2:	681b      	ldr	r3, [r3, #0]
 8014fe4:	885b      	ldrh	r3, [r3, #2]
 8014fe6:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8014fe8:	429a      	cmp	r2, r3
 8014fea:	d132      	bne.n	8015052 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8014fec:	69fb      	ldr	r3, [r7, #28]
 8014fee:	685a      	ldr	r2, [r3, #4]
 8014ff0:	4b6b      	ldr	r3, [pc, #428]	@ (80151a0 <tcp_input+0x4a0>)
 8014ff2:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8014ff4:	429a      	cmp	r2, r3
 8014ff6:	d12c      	bne.n	8015052 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8014ff8:	69fb      	ldr	r3, [r7, #28]
 8014ffa:	681a      	ldr	r2, [r3, #0]
 8014ffc:	4b68      	ldr	r3, [pc, #416]	@ (80151a0 <tcp_input+0x4a0>)
 8014ffe:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015000:	429a      	cmp	r2, r3
 8015002:	d126      	bne.n	8015052 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8015004:	69fb      	ldr	r3, [r7, #28]
 8015006:	68db      	ldr	r3, [r3, #12]
 8015008:	69fa      	ldr	r2, [r7, #28]
 801500a:	429a      	cmp	r2, r3
 801500c:	d106      	bne.n	801501c <tcp_input+0x31c>
 801500e:	4b65      	ldr	r3, [pc, #404]	@ (80151a4 <tcp_input+0x4a4>)
 8015010:	f240 120d 	movw	r2, #269	@ 0x10d
 8015014:	4964      	ldr	r1, [pc, #400]	@ (80151a8 <tcp_input+0x4a8>)
 8015016:	4865      	ldr	r0, [pc, #404]	@ (80151ac <tcp_input+0x4ac>)
 8015018:	f009 f9dc 	bl	801e3d4 <iprintf>
      if (prev != NULL) {
 801501c:	69bb      	ldr	r3, [r7, #24]
 801501e:	2b00      	cmp	r3, #0
 8015020:	d00a      	beq.n	8015038 <tcp_input+0x338>
        prev->next = pcb->next;
 8015022:	69fb      	ldr	r3, [r7, #28]
 8015024:	68da      	ldr	r2, [r3, #12]
 8015026:	69bb      	ldr	r3, [r7, #24]
 8015028:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 801502a:	4b61      	ldr	r3, [pc, #388]	@ (80151b0 <tcp_input+0x4b0>)
 801502c:	681a      	ldr	r2, [r3, #0]
 801502e:	69fb      	ldr	r3, [r7, #28]
 8015030:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8015032:	4a5f      	ldr	r2, [pc, #380]	@ (80151b0 <tcp_input+0x4b0>)
 8015034:	69fb      	ldr	r3, [r7, #28]
 8015036:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8015038:	69fb      	ldr	r3, [r7, #28]
 801503a:	68db      	ldr	r3, [r3, #12]
 801503c:	69fa      	ldr	r2, [r7, #28]
 801503e:	429a      	cmp	r2, r3
 8015040:	d111      	bne.n	8015066 <tcp_input+0x366>
 8015042:	4b58      	ldr	r3, [pc, #352]	@ (80151a4 <tcp_input+0x4a4>)
 8015044:	f240 1215 	movw	r2, #277	@ 0x115
 8015048:	495a      	ldr	r1, [pc, #360]	@ (80151b4 <tcp_input+0x4b4>)
 801504a:	4858      	ldr	r0, [pc, #352]	@ (80151ac <tcp_input+0x4ac>)
 801504c:	f009 f9c2 	bl	801e3d4 <iprintf>
      break;
 8015050:	e009      	b.n	8015066 <tcp_input+0x366>
    }
    prev = pcb;
 8015052:	69fb      	ldr	r3, [r7, #28]
 8015054:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015056:	69fb      	ldr	r3, [r7, #28]
 8015058:	68db      	ldr	r3, [r3, #12]
 801505a:	61fb      	str	r3, [r7, #28]
 801505c:	69fb      	ldr	r3, [r7, #28]
 801505e:	2b00      	cmp	r3, #0
 8015060:	f47f af5e 	bne.w	8014f20 <tcp_input+0x220>
 8015064:	e000      	b.n	8015068 <tcp_input+0x368>
      break;
 8015066:	bf00      	nop
  }

  if (pcb == NULL) {
 8015068:	69fb      	ldr	r3, [r7, #28]
 801506a:	2b00      	cmp	r3, #0
 801506c:	f040 80aa 	bne.w	80151c4 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015070:	4b51      	ldr	r3, [pc, #324]	@ (80151b8 <tcp_input+0x4b8>)
 8015072:	681b      	ldr	r3, [r3, #0]
 8015074:	61fb      	str	r3, [r7, #28]
 8015076:	e03f      	b.n	80150f8 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8015078:	69fb      	ldr	r3, [r7, #28]
 801507a:	7d1b      	ldrb	r3, [r3, #20]
 801507c:	2b0a      	cmp	r3, #10
 801507e:	d006      	beq.n	801508e <tcp_input+0x38e>
 8015080:	4b48      	ldr	r3, [pc, #288]	@ (80151a4 <tcp_input+0x4a4>)
 8015082:	f240 121f 	movw	r2, #287	@ 0x11f
 8015086:	494d      	ldr	r1, [pc, #308]	@ (80151bc <tcp_input+0x4bc>)
 8015088:	4848      	ldr	r0, [pc, #288]	@ (80151ac <tcp_input+0x4ac>)
 801508a:	f009 f9a3 	bl	801e3d4 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801508e:	69fb      	ldr	r3, [r7, #28]
 8015090:	7a1b      	ldrb	r3, [r3, #8]
 8015092:	2b00      	cmp	r3, #0
 8015094:	d009      	beq.n	80150aa <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015096:	69fb      	ldr	r3, [r7, #28]
 8015098:	7a1a      	ldrb	r2, [r3, #8]
 801509a:	4b41      	ldr	r3, [pc, #260]	@ (80151a0 <tcp_input+0x4a0>)
 801509c:	685b      	ldr	r3, [r3, #4]
 801509e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80150a2:	3301      	adds	r3, #1
 80150a4:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80150a6:	429a      	cmp	r2, r3
 80150a8:	d122      	bne.n	80150f0 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 80150aa:	69fb      	ldr	r3, [r7, #28]
 80150ac:	8b1a      	ldrh	r2, [r3, #24]
 80150ae:	4b3b      	ldr	r3, [pc, #236]	@ (801519c <tcp_input+0x49c>)
 80150b0:	681b      	ldr	r3, [r3, #0]
 80150b2:	881b      	ldrh	r3, [r3, #0]
 80150b4:	b29b      	uxth	r3, r3
 80150b6:	429a      	cmp	r2, r3
 80150b8:	d11b      	bne.n	80150f2 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 80150ba:	69fb      	ldr	r3, [r7, #28]
 80150bc:	8ada      	ldrh	r2, [r3, #22]
 80150be:	4b37      	ldr	r3, [pc, #220]	@ (801519c <tcp_input+0x49c>)
 80150c0:	681b      	ldr	r3, [r3, #0]
 80150c2:	885b      	ldrh	r3, [r3, #2]
 80150c4:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 80150c6:	429a      	cmp	r2, r3
 80150c8:	d113      	bne.n	80150f2 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80150ca:	69fb      	ldr	r3, [r7, #28]
 80150cc:	685a      	ldr	r2, [r3, #4]
 80150ce:	4b34      	ldr	r3, [pc, #208]	@ (80151a0 <tcp_input+0x4a0>)
 80150d0:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 80150d2:	429a      	cmp	r2, r3
 80150d4:	d10d      	bne.n	80150f2 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80150d6:	69fb      	ldr	r3, [r7, #28]
 80150d8:	681a      	ldr	r2, [r3, #0]
 80150da:	4b31      	ldr	r3, [pc, #196]	@ (80151a0 <tcp_input+0x4a0>)
 80150dc:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80150de:	429a      	cmp	r2, r3
 80150e0:	d107      	bne.n	80150f2 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 80150e2:	69f8      	ldr	r0, [r7, #28]
 80150e4:	f000 fb56 	bl	8015794 <tcp_timewait_input>
        }
        pbuf_free(p);
 80150e8:	6878      	ldr	r0, [r7, #4]
 80150ea:	f7fd fa41 	bl	8012570 <pbuf_free>
        return;
 80150ee:	e1fd      	b.n	80154ec <tcp_input+0x7ec>
        continue;
 80150f0:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80150f2:	69fb      	ldr	r3, [r7, #28]
 80150f4:	68db      	ldr	r3, [r3, #12]
 80150f6:	61fb      	str	r3, [r7, #28]
 80150f8:	69fb      	ldr	r3, [r7, #28]
 80150fa:	2b00      	cmp	r3, #0
 80150fc:	d1bc      	bne.n	8015078 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 80150fe:	2300      	movs	r3, #0
 8015100:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015102:	4b2f      	ldr	r3, [pc, #188]	@ (80151c0 <tcp_input+0x4c0>)
 8015104:	681b      	ldr	r3, [r3, #0]
 8015106:	617b      	str	r3, [r7, #20]
 8015108:	e02a      	b.n	8015160 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801510a:	697b      	ldr	r3, [r7, #20]
 801510c:	7a1b      	ldrb	r3, [r3, #8]
 801510e:	2b00      	cmp	r3, #0
 8015110:	d00c      	beq.n	801512c <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015112:	697b      	ldr	r3, [r7, #20]
 8015114:	7a1a      	ldrb	r2, [r3, #8]
 8015116:	4b22      	ldr	r3, [pc, #136]	@ (80151a0 <tcp_input+0x4a0>)
 8015118:	685b      	ldr	r3, [r3, #4]
 801511a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801511e:	3301      	adds	r3, #1
 8015120:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8015122:	429a      	cmp	r2, r3
 8015124:	d002      	beq.n	801512c <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8015126:	697b      	ldr	r3, [r7, #20]
 8015128:	61bb      	str	r3, [r7, #24]
        continue;
 801512a:	e016      	b.n	801515a <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 801512c:	697b      	ldr	r3, [r7, #20]
 801512e:	8ada      	ldrh	r2, [r3, #22]
 8015130:	4b1a      	ldr	r3, [pc, #104]	@ (801519c <tcp_input+0x49c>)
 8015132:	681b      	ldr	r3, [r3, #0]
 8015134:	885b      	ldrh	r3, [r3, #2]
 8015136:	b29b      	uxth	r3, r3
 8015138:	429a      	cmp	r2, r3
 801513a:	d10c      	bne.n	8015156 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801513c:	697b      	ldr	r3, [r7, #20]
 801513e:	681a      	ldr	r2, [r3, #0]
 8015140:	4b17      	ldr	r3, [pc, #92]	@ (80151a0 <tcp_input+0x4a0>)
 8015142:	695b      	ldr	r3, [r3, #20]
 8015144:	429a      	cmp	r2, r3
 8015146:	d00f      	beq.n	8015168 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8015148:	697b      	ldr	r3, [r7, #20]
 801514a:	2b00      	cmp	r3, #0
 801514c:	d00d      	beq.n	801516a <tcp_input+0x46a>
 801514e:	697b      	ldr	r3, [r7, #20]
 8015150:	681b      	ldr	r3, [r3, #0]
 8015152:	2b00      	cmp	r3, #0
 8015154:	d009      	beq.n	801516a <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8015156:	697b      	ldr	r3, [r7, #20]
 8015158:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801515a:	697b      	ldr	r3, [r7, #20]
 801515c:	68db      	ldr	r3, [r3, #12]
 801515e:	617b      	str	r3, [r7, #20]
 8015160:	697b      	ldr	r3, [r7, #20]
 8015162:	2b00      	cmp	r3, #0
 8015164:	d1d1      	bne.n	801510a <tcp_input+0x40a>
 8015166:	e000      	b.n	801516a <tcp_input+0x46a>
            break;
 8015168:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 801516a:	697b      	ldr	r3, [r7, #20]
 801516c:	2b00      	cmp	r3, #0
 801516e:	d029      	beq.n	80151c4 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8015170:	69bb      	ldr	r3, [r7, #24]
 8015172:	2b00      	cmp	r3, #0
 8015174:	d00a      	beq.n	801518c <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8015176:	697b      	ldr	r3, [r7, #20]
 8015178:	68da      	ldr	r2, [r3, #12]
 801517a:	69bb      	ldr	r3, [r7, #24]
 801517c:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801517e:	4b10      	ldr	r3, [pc, #64]	@ (80151c0 <tcp_input+0x4c0>)
 8015180:	681a      	ldr	r2, [r3, #0]
 8015182:	697b      	ldr	r3, [r7, #20]
 8015184:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8015186:	4a0e      	ldr	r2, [pc, #56]	@ (80151c0 <tcp_input+0x4c0>)
 8015188:	697b      	ldr	r3, [r7, #20]
 801518a:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 801518c:	6978      	ldr	r0, [r7, #20]
 801518e:	f000 fa03 	bl	8015598 <tcp_listen_input>
      }
      pbuf_free(p);
 8015192:	6878      	ldr	r0, [r7, #4]
 8015194:	f7fd f9ec 	bl	8012570 <pbuf_free>
      return;
 8015198:	e1a8      	b.n	80154ec <tcp_input+0x7ec>
 801519a:	bf00      	nop
 801519c:	2000f364 	.word	0x2000f364
 80151a0:	2000c1c0 	.word	0x2000c1c0
 80151a4:	08023460 	.word	0x08023460
 80151a8:	0802358c 	.word	0x0802358c
 80151ac:	080234ac 	.word	0x080234ac
 80151b0:	2000f348 	.word	0x2000f348
 80151b4:	080235b8 	.word	0x080235b8
 80151b8:	2000f34c 	.word	0x2000f34c
 80151bc:	080235e4 	.word	0x080235e4
 80151c0:	2000f344 	.word	0x2000f344
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 80151c4:	69fb      	ldr	r3, [r7, #28]
 80151c6:	2b00      	cmp	r3, #0
 80151c8:	f000 8158 	beq.w	801547c <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 80151cc:	4b95      	ldr	r3, [pc, #596]	@ (8015424 <tcp_input+0x724>)
 80151ce:	2200      	movs	r2, #0
 80151d0:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 80151d2:	687b      	ldr	r3, [r7, #4]
 80151d4:	891a      	ldrh	r2, [r3, #8]
 80151d6:	4b93      	ldr	r3, [pc, #588]	@ (8015424 <tcp_input+0x724>)
 80151d8:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 80151da:	4a92      	ldr	r2, [pc, #584]	@ (8015424 <tcp_input+0x724>)
 80151dc:	687b      	ldr	r3, [r7, #4]
 80151de:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 80151e0:	4b91      	ldr	r3, [pc, #580]	@ (8015428 <tcp_input+0x728>)
 80151e2:	681b      	ldr	r3, [r3, #0]
 80151e4:	4a8f      	ldr	r2, [pc, #572]	@ (8015424 <tcp_input+0x724>)
 80151e6:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 80151e8:	4b90      	ldr	r3, [pc, #576]	@ (801542c <tcp_input+0x72c>)
 80151ea:	2200      	movs	r2, #0
 80151ec:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 80151ee:	4b90      	ldr	r3, [pc, #576]	@ (8015430 <tcp_input+0x730>)
 80151f0:	2200      	movs	r2, #0
 80151f2:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 80151f4:	4b8f      	ldr	r3, [pc, #572]	@ (8015434 <tcp_input+0x734>)
 80151f6:	2200      	movs	r2, #0
 80151f8:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 80151fa:	4b8f      	ldr	r3, [pc, #572]	@ (8015438 <tcp_input+0x738>)
 80151fc:	781b      	ldrb	r3, [r3, #0]
 80151fe:	f003 0308 	and.w	r3, r3, #8
 8015202:	2b00      	cmp	r3, #0
 8015204:	d006      	beq.n	8015214 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8015206:	687b      	ldr	r3, [r7, #4]
 8015208:	7b5b      	ldrb	r3, [r3, #13]
 801520a:	f043 0301 	orr.w	r3, r3, #1
 801520e:	b2da      	uxtb	r2, r3
 8015210:	687b      	ldr	r3, [r7, #4]
 8015212:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8015214:	69fb      	ldr	r3, [r7, #28]
 8015216:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015218:	2b00      	cmp	r3, #0
 801521a:	d017      	beq.n	801524c <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801521c:	69f8      	ldr	r0, [r7, #28]
 801521e:	f7ff f85b 	bl	80142d8 <tcp_process_refused_data>
 8015222:	4603      	mov	r3, r0
 8015224:	f113 0f0d 	cmn.w	r3, #13
 8015228:	d007      	beq.n	801523a <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801522a:	69fb      	ldr	r3, [r7, #28]
 801522c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801522e:	2b00      	cmp	r3, #0
 8015230:	d00c      	beq.n	801524c <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8015232:	4b82      	ldr	r3, [pc, #520]	@ (801543c <tcp_input+0x73c>)
 8015234:	881b      	ldrh	r3, [r3, #0]
 8015236:	2b00      	cmp	r3, #0
 8015238:	d008      	beq.n	801524c <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 801523a:	69fb      	ldr	r3, [r7, #28]
 801523c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801523e:	2b00      	cmp	r3, #0
 8015240:	f040 80e3 	bne.w	801540a <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8015244:	69f8      	ldr	r0, [r7, #28]
 8015246:	f003 fdff 	bl	8018e48 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 801524a:	e0de      	b.n	801540a <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 801524c:	4a7c      	ldr	r2, [pc, #496]	@ (8015440 <tcp_input+0x740>)
 801524e:	69fb      	ldr	r3, [r7, #28]
 8015250:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8015252:	69f8      	ldr	r0, [r7, #28]
 8015254:	f000 fb18 	bl	8015888 <tcp_process>
 8015258:	4603      	mov	r3, r0
 801525a:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 801525c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015260:	f113 0f0d 	cmn.w	r3, #13
 8015264:	f000 80d3 	beq.w	801540e <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 8015268:	4b71      	ldr	r3, [pc, #452]	@ (8015430 <tcp_input+0x730>)
 801526a:	781b      	ldrb	r3, [r3, #0]
 801526c:	f003 0308 	and.w	r3, r3, #8
 8015270:	2b00      	cmp	r3, #0
 8015272:	d015      	beq.n	80152a0 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8015274:	69fb      	ldr	r3, [r7, #28]
 8015276:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801527a:	2b00      	cmp	r3, #0
 801527c:	d008      	beq.n	8015290 <tcp_input+0x590>
 801527e:	69fb      	ldr	r3, [r7, #28]
 8015280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015284:	69fa      	ldr	r2, [r7, #28]
 8015286:	6912      	ldr	r2, [r2, #16]
 8015288:	f06f 010d 	mvn.w	r1, #13
 801528c:	4610      	mov	r0, r2
 801528e:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8015290:	69f9      	ldr	r1, [r7, #28]
 8015292:	486c      	ldr	r0, [pc, #432]	@ (8015444 <tcp_input+0x744>)
 8015294:	f7ff fbbc 	bl	8014a10 <tcp_pcb_remove>
        tcp_free(pcb);
 8015298:	69f8      	ldr	r0, [r7, #28]
 801529a:	f7fd febb 	bl	8013014 <tcp_free>
 801529e:	e0da      	b.n	8015456 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 80152a0:	2300      	movs	r3, #0
 80152a2:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80152a4:	4b63      	ldr	r3, [pc, #396]	@ (8015434 <tcp_input+0x734>)
 80152a6:	881b      	ldrh	r3, [r3, #0]
 80152a8:	2b00      	cmp	r3, #0
 80152aa:	d01d      	beq.n	80152e8 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80152ac:	4b61      	ldr	r3, [pc, #388]	@ (8015434 <tcp_input+0x734>)
 80152ae:	881b      	ldrh	r3, [r3, #0]
 80152b0:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80152b2:	69fb      	ldr	r3, [r7, #28]
 80152b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80152b8:	2b00      	cmp	r3, #0
 80152ba:	d00a      	beq.n	80152d2 <tcp_input+0x5d2>
 80152bc:	69fb      	ldr	r3, [r7, #28]
 80152be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80152c2:	69fa      	ldr	r2, [r7, #28]
 80152c4:	6910      	ldr	r0, [r2, #16]
 80152c6:	89fa      	ldrh	r2, [r7, #14]
 80152c8:	69f9      	ldr	r1, [r7, #28]
 80152ca:	4798      	blx	r3
 80152cc:	4603      	mov	r3, r0
 80152ce:	74fb      	strb	r3, [r7, #19]
 80152d0:	e001      	b.n	80152d6 <tcp_input+0x5d6>
 80152d2:	2300      	movs	r3, #0
 80152d4:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80152d6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80152da:	f113 0f0d 	cmn.w	r3, #13
 80152de:	f000 8098 	beq.w	8015412 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 80152e2:	4b54      	ldr	r3, [pc, #336]	@ (8015434 <tcp_input+0x734>)
 80152e4:	2200      	movs	r2, #0
 80152e6:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 80152e8:	69f8      	ldr	r0, [r7, #28]
 80152ea:	f000 f915 	bl	8015518 <tcp_input_delayed_close>
 80152ee:	4603      	mov	r3, r0
 80152f0:	2b00      	cmp	r3, #0
 80152f2:	f040 8090 	bne.w	8015416 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80152f6:	4b4d      	ldr	r3, [pc, #308]	@ (801542c <tcp_input+0x72c>)
 80152f8:	681b      	ldr	r3, [r3, #0]
 80152fa:	2b00      	cmp	r3, #0
 80152fc:	d041      	beq.n	8015382 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 80152fe:	69fb      	ldr	r3, [r7, #28]
 8015300:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015302:	2b00      	cmp	r3, #0
 8015304:	d006      	beq.n	8015314 <tcp_input+0x614>
 8015306:	4b50      	ldr	r3, [pc, #320]	@ (8015448 <tcp_input+0x748>)
 8015308:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 801530c:	494f      	ldr	r1, [pc, #316]	@ (801544c <tcp_input+0x74c>)
 801530e:	4850      	ldr	r0, [pc, #320]	@ (8015450 <tcp_input+0x750>)
 8015310:	f009 f860 	bl	801e3d4 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8015314:	69fb      	ldr	r3, [r7, #28]
 8015316:	8b5b      	ldrh	r3, [r3, #26]
 8015318:	f003 0310 	and.w	r3, r3, #16
 801531c:	2b00      	cmp	r3, #0
 801531e:	d008      	beq.n	8015332 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8015320:	4b42      	ldr	r3, [pc, #264]	@ (801542c <tcp_input+0x72c>)
 8015322:	681b      	ldr	r3, [r3, #0]
 8015324:	4618      	mov	r0, r3
 8015326:	f7fd f923 	bl	8012570 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 801532a:	69f8      	ldr	r0, [r7, #28]
 801532c:	f7fe f9b6 	bl	801369c <tcp_abort>
            goto aborted;
 8015330:	e091      	b.n	8015456 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8015332:	69fb      	ldr	r3, [r7, #28]
 8015334:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015338:	2b00      	cmp	r3, #0
 801533a:	d00c      	beq.n	8015356 <tcp_input+0x656>
 801533c:	69fb      	ldr	r3, [r7, #28]
 801533e:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8015342:	69fb      	ldr	r3, [r7, #28]
 8015344:	6918      	ldr	r0, [r3, #16]
 8015346:	4b39      	ldr	r3, [pc, #228]	@ (801542c <tcp_input+0x72c>)
 8015348:	681a      	ldr	r2, [r3, #0]
 801534a:	2300      	movs	r3, #0
 801534c:	69f9      	ldr	r1, [r7, #28]
 801534e:	47a0      	blx	r4
 8015350:	4603      	mov	r3, r0
 8015352:	74fb      	strb	r3, [r7, #19]
 8015354:	e008      	b.n	8015368 <tcp_input+0x668>
 8015356:	4b35      	ldr	r3, [pc, #212]	@ (801542c <tcp_input+0x72c>)
 8015358:	681a      	ldr	r2, [r3, #0]
 801535a:	2300      	movs	r3, #0
 801535c:	69f9      	ldr	r1, [r7, #28]
 801535e:	2000      	movs	r0, #0
 8015360:	f7ff f890 	bl	8014484 <tcp_recv_null>
 8015364:	4603      	mov	r3, r0
 8015366:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8015368:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801536c:	f113 0f0d 	cmn.w	r3, #13
 8015370:	d053      	beq.n	801541a <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8015372:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015376:	2b00      	cmp	r3, #0
 8015378:	d003      	beq.n	8015382 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 801537a:	4b2c      	ldr	r3, [pc, #176]	@ (801542c <tcp_input+0x72c>)
 801537c:	681a      	ldr	r2, [r3, #0]
 801537e:	69fb      	ldr	r3, [r7, #28]
 8015380:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8015382:	4b2b      	ldr	r3, [pc, #172]	@ (8015430 <tcp_input+0x730>)
 8015384:	781b      	ldrb	r3, [r3, #0]
 8015386:	f003 0320 	and.w	r3, r3, #32
 801538a:	2b00      	cmp	r3, #0
 801538c:	d030      	beq.n	80153f0 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 801538e:	69fb      	ldr	r3, [r7, #28]
 8015390:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015392:	2b00      	cmp	r3, #0
 8015394:	d009      	beq.n	80153aa <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8015396:	69fb      	ldr	r3, [r7, #28]
 8015398:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801539a:	7b5a      	ldrb	r2, [r3, #13]
 801539c:	69fb      	ldr	r3, [r7, #28]
 801539e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80153a0:	f042 0220 	orr.w	r2, r2, #32
 80153a4:	b2d2      	uxtb	r2, r2
 80153a6:	735a      	strb	r2, [r3, #13]
 80153a8:	e022      	b.n	80153f0 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80153aa:	69fb      	ldr	r3, [r7, #28]
 80153ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80153ae:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80153b2:	d005      	beq.n	80153c0 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 80153b4:	69fb      	ldr	r3, [r7, #28]
 80153b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80153b8:	3301      	adds	r3, #1
 80153ba:	b29a      	uxth	r2, r3
 80153bc:	69fb      	ldr	r3, [r7, #28]
 80153be:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 80153c0:	69fb      	ldr	r3, [r7, #28]
 80153c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80153c6:	2b00      	cmp	r3, #0
 80153c8:	d00b      	beq.n	80153e2 <tcp_input+0x6e2>
 80153ca:	69fb      	ldr	r3, [r7, #28]
 80153cc:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80153d0:	69fb      	ldr	r3, [r7, #28]
 80153d2:	6918      	ldr	r0, [r3, #16]
 80153d4:	2300      	movs	r3, #0
 80153d6:	2200      	movs	r2, #0
 80153d8:	69f9      	ldr	r1, [r7, #28]
 80153da:	47a0      	blx	r4
 80153dc:	4603      	mov	r3, r0
 80153de:	74fb      	strb	r3, [r7, #19]
 80153e0:	e001      	b.n	80153e6 <tcp_input+0x6e6>
 80153e2:	2300      	movs	r3, #0
 80153e4:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80153e6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80153ea:	f113 0f0d 	cmn.w	r3, #13
 80153ee:	d016      	beq.n	801541e <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 80153f0:	4b13      	ldr	r3, [pc, #76]	@ (8015440 <tcp_input+0x740>)
 80153f2:	2200      	movs	r2, #0
 80153f4:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 80153f6:	69f8      	ldr	r0, [r7, #28]
 80153f8:	f000 f88e 	bl	8015518 <tcp_input_delayed_close>
 80153fc:	4603      	mov	r3, r0
 80153fe:	2b00      	cmp	r3, #0
 8015400:	d128      	bne.n	8015454 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8015402:	69f8      	ldr	r0, [r7, #28]
 8015404:	f002 ff1a 	bl	801823c <tcp_output>
 8015408:	e025      	b.n	8015456 <tcp_input+0x756>
        goto aborted;
 801540a:	bf00      	nop
 801540c:	e023      	b.n	8015456 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 801540e:	bf00      	nop
 8015410:	e021      	b.n	8015456 <tcp_input+0x756>
              goto aborted;
 8015412:	bf00      	nop
 8015414:	e01f      	b.n	8015456 <tcp_input+0x756>
          goto aborted;
 8015416:	bf00      	nop
 8015418:	e01d      	b.n	8015456 <tcp_input+0x756>
            goto aborted;
 801541a:	bf00      	nop
 801541c:	e01b      	b.n	8015456 <tcp_input+0x756>
              goto aborted;
 801541e:	bf00      	nop
 8015420:	e019      	b.n	8015456 <tcp_input+0x756>
 8015422:	bf00      	nop
 8015424:	2000f354 	.word	0x2000f354
 8015428:	2000f364 	.word	0x2000f364
 801542c:	2000f384 	.word	0x2000f384
 8015430:	2000f381 	.word	0x2000f381
 8015434:	2000f37c 	.word	0x2000f37c
 8015438:	2000f380 	.word	0x2000f380
 801543c:	2000f37e 	.word	0x2000f37e
 8015440:	2000f388 	.word	0x2000f388
 8015444:	2000f348 	.word	0x2000f348
 8015448:	08023460 	.word	0x08023460
 801544c:	08023614 	.word	0x08023614
 8015450:	080234ac 	.word	0x080234ac
          goto aborted;
 8015454:	bf00      	nop
    tcp_input_pcb = NULL;
 8015456:	4b27      	ldr	r3, [pc, #156]	@ (80154f4 <tcp_input+0x7f4>)
 8015458:	2200      	movs	r2, #0
 801545a:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 801545c:	4b26      	ldr	r3, [pc, #152]	@ (80154f8 <tcp_input+0x7f8>)
 801545e:	2200      	movs	r2, #0
 8015460:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8015462:	4b26      	ldr	r3, [pc, #152]	@ (80154fc <tcp_input+0x7fc>)
 8015464:	685b      	ldr	r3, [r3, #4]
 8015466:	2b00      	cmp	r3, #0
 8015468:	d03f      	beq.n	80154ea <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 801546a:	4b24      	ldr	r3, [pc, #144]	@ (80154fc <tcp_input+0x7fc>)
 801546c:	685b      	ldr	r3, [r3, #4]
 801546e:	4618      	mov	r0, r3
 8015470:	f7fd f87e 	bl	8012570 <pbuf_free>
      inseg.p = NULL;
 8015474:	4b21      	ldr	r3, [pc, #132]	@ (80154fc <tcp_input+0x7fc>)
 8015476:	2200      	movs	r2, #0
 8015478:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 801547a:	e036      	b.n	80154ea <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801547c:	4b20      	ldr	r3, [pc, #128]	@ (8015500 <tcp_input+0x800>)
 801547e:	681b      	ldr	r3, [r3, #0]
 8015480:	899b      	ldrh	r3, [r3, #12]
 8015482:	b29b      	uxth	r3, r3
 8015484:	4618      	mov	r0, r3
 8015486:	f7fb fc17 	bl	8010cb8 <lwip_htons>
 801548a:	4603      	mov	r3, r0
 801548c:	b2db      	uxtb	r3, r3
 801548e:	f003 0304 	and.w	r3, r3, #4
 8015492:	2b00      	cmp	r3, #0
 8015494:	d118      	bne.n	80154c8 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015496:	4b1b      	ldr	r3, [pc, #108]	@ (8015504 <tcp_input+0x804>)
 8015498:	6819      	ldr	r1, [r3, #0]
 801549a:	4b1b      	ldr	r3, [pc, #108]	@ (8015508 <tcp_input+0x808>)
 801549c:	881b      	ldrh	r3, [r3, #0]
 801549e:	461a      	mov	r2, r3
 80154a0:	4b1a      	ldr	r3, [pc, #104]	@ (801550c <tcp_input+0x80c>)
 80154a2:	681b      	ldr	r3, [r3, #0]
 80154a4:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80154a6:	4b16      	ldr	r3, [pc, #88]	@ (8015500 <tcp_input+0x800>)
 80154a8:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80154aa:	885b      	ldrh	r3, [r3, #2]
 80154ac:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80154ae:	4a14      	ldr	r2, [pc, #80]	@ (8015500 <tcp_input+0x800>)
 80154b0:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80154b2:	8812      	ldrh	r2, [r2, #0]
 80154b4:	b292      	uxth	r2, r2
 80154b6:	9202      	str	r2, [sp, #8]
 80154b8:	9301      	str	r3, [sp, #4]
 80154ba:	4b15      	ldr	r3, [pc, #84]	@ (8015510 <tcp_input+0x810>)
 80154bc:	9300      	str	r3, [sp, #0]
 80154be:	4b15      	ldr	r3, [pc, #84]	@ (8015514 <tcp_input+0x814>)
 80154c0:	4602      	mov	r2, r0
 80154c2:	2000      	movs	r0, #0
 80154c4:	f003 fc6e 	bl	8018da4 <tcp_rst>
    pbuf_free(p);
 80154c8:	6878      	ldr	r0, [r7, #4]
 80154ca:	f7fd f851 	bl	8012570 <pbuf_free>
  return;
 80154ce:	e00c      	b.n	80154ea <tcp_input+0x7ea>
    goto dropped;
 80154d0:	bf00      	nop
 80154d2:	e006      	b.n	80154e2 <tcp_input+0x7e2>
    goto dropped;
 80154d4:	bf00      	nop
 80154d6:	e004      	b.n	80154e2 <tcp_input+0x7e2>
    goto dropped;
 80154d8:	bf00      	nop
 80154da:	e002      	b.n	80154e2 <tcp_input+0x7e2>
      goto dropped;
 80154dc:	bf00      	nop
 80154de:	e000      	b.n	80154e2 <tcp_input+0x7e2>
      goto dropped;
 80154e0:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 80154e2:	6878      	ldr	r0, [r7, #4]
 80154e4:	f7fd f844 	bl	8012570 <pbuf_free>
 80154e8:	e000      	b.n	80154ec <tcp_input+0x7ec>
  return;
 80154ea:	bf00      	nop
}
 80154ec:	3724      	adds	r7, #36	@ 0x24
 80154ee:	46bd      	mov	sp, r7
 80154f0:	bd90      	pop	{r4, r7, pc}
 80154f2:	bf00      	nop
 80154f4:	2000f388 	.word	0x2000f388
 80154f8:	2000f384 	.word	0x2000f384
 80154fc:	2000f354 	.word	0x2000f354
 8015500:	2000f364 	.word	0x2000f364
 8015504:	2000f378 	.word	0x2000f378
 8015508:	2000f37e 	.word	0x2000f37e
 801550c:	2000f374 	.word	0x2000f374
 8015510:	2000c1d0 	.word	0x2000c1d0
 8015514:	2000c1d4 	.word	0x2000c1d4

08015518 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8015518:	b580      	push	{r7, lr}
 801551a:	b082      	sub	sp, #8
 801551c:	af00      	add	r7, sp, #0
 801551e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8015520:	687b      	ldr	r3, [r7, #4]
 8015522:	2b00      	cmp	r3, #0
 8015524:	d106      	bne.n	8015534 <tcp_input_delayed_close+0x1c>
 8015526:	4b17      	ldr	r3, [pc, #92]	@ (8015584 <tcp_input_delayed_close+0x6c>)
 8015528:	f240 225a 	movw	r2, #602	@ 0x25a
 801552c:	4916      	ldr	r1, [pc, #88]	@ (8015588 <tcp_input_delayed_close+0x70>)
 801552e:	4817      	ldr	r0, [pc, #92]	@ (801558c <tcp_input_delayed_close+0x74>)
 8015530:	f008 ff50 	bl	801e3d4 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8015534:	4b16      	ldr	r3, [pc, #88]	@ (8015590 <tcp_input_delayed_close+0x78>)
 8015536:	781b      	ldrb	r3, [r3, #0]
 8015538:	f003 0310 	and.w	r3, r3, #16
 801553c:	2b00      	cmp	r3, #0
 801553e:	d01c      	beq.n	801557a <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8015540:	687b      	ldr	r3, [r7, #4]
 8015542:	8b5b      	ldrh	r3, [r3, #26]
 8015544:	f003 0310 	and.w	r3, r3, #16
 8015548:	2b00      	cmp	r3, #0
 801554a:	d10d      	bne.n	8015568 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015552:	2b00      	cmp	r3, #0
 8015554:	d008      	beq.n	8015568 <tcp_input_delayed_close+0x50>
 8015556:	687b      	ldr	r3, [r7, #4]
 8015558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801555c:	687a      	ldr	r2, [r7, #4]
 801555e:	6912      	ldr	r2, [r2, #16]
 8015560:	f06f 010e 	mvn.w	r1, #14
 8015564:	4610      	mov	r0, r2
 8015566:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8015568:	6879      	ldr	r1, [r7, #4]
 801556a:	480a      	ldr	r0, [pc, #40]	@ (8015594 <tcp_input_delayed_close+0x7c>)
 801556c:	f7ff fa50 	bl	8014a10 <tcp_pcb_remove>
    tcp_free(pcb);
 8015570:	6878      	ldr	r0, [r7, #4]
 8015572:	f7fd fd4f 	bl	8013014 <tcp_free>
    return 1;
 8015576:	2301      	movs	r3, #1
 8015578:	e000      	b.n	801557c <tcp_input_delayed_close+0x64>
  }
  return 0;
 801557a:	2300      	movs	r3, #0
}
 801557c:	4618      	mov	r0, r3
 801557e:	3708      	adds	r7, #8
 8015580:	46bd      	mov	sp, r7
 8015582:	bd80      	pop	{r7, pc}
 8015584:	08023460 	.word	0x08023460
 8015588:	08023630 	.word	0x08023630
 801558c:	080234ac 	.word	0x080234ac
 8015590:	2000f381 	.word	0x2000f381
 8015594:	2000f348 	.word	0x2000f348

08015598 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8015598:	b590      	push	{r4, r7, lr}
 801559a:	b08b      	sub	sp, #44	@ 0x2c
 801559c:	af04      	add	r7, sp, #16
 801559e:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 80155a0:	4b6f      	ldr	r3, [pc, #444]	@ (8015760 <tcp_listen_input+0x1c8>)
 80155a2:	781b      	ldrb	r3, [r3, #0]
 80155a4:	f003 0304 	and.w	r3, r3, #4
 80155a8:	2b00      	cmp	r3, #0
 80155aa:	f040 80d2 	bne.w	8015752 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 80155ae:	687b      	ldr	r3, [r7, #4]
 80155b0:	2b00      	cmp	r3, #0
 80155b2:	d106      	bne.n	80155c2 <tcp_listen_input+0x2a>
 80155b4:	4b6b      	ldr	r3, [pc, #428]	@ (8015764 <tcp_listen_input+0x1cc>)
 80155b6:	f240 2281 	movw	r2, #641	@ 0x281
 80155ba:	496b      	ldr	r1, [pc, #428]	@ (8015768 <tcp_listen_input+0x1d0>)
 80155bc:	486b      	ldr	r0, [pc, #428]	@ (801576c <tcp_listen_input+0x1d4>)
 80155be:	f008 ff09 	bl	801e3d4 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 80155c2:	4b67      	ldr	r3, [pc, #412]	@ (8015760 <tcp_listen_input+0x1c8>)
 80155c4:	781b      	ldrb	r3, [r3, #0]
 80155c6:	f003 0310 	and.w	r3, r3, #16
 80155ca:	2b00      	cmp	r3, #0
 80155cc:	d019      	beq.n	8015602 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80155ce:	4b68      	ldr	r3, [pc, #416]	@ (8015770 <tcp_listen_input+0x1d8>)
 80155d0:	6819      	ldr	r1, [r3, #0]
 80155d2:	4b68      	ldr	r3, [pc, #416]	@ (8015774 <tcp_listen_input+0x1dc>)
 80155d4:	881b      	ldrh	r3, [r3, #0]
 80155d6:	461a      	mov	r2, r3
 80155d8:	4b67      	ldr	r3, [pc, #412]	@ (8015778 <tcp_listen_input+0x1e0>)
 80155da:	681b      	ldr	r3, [r3, #0]
 80155dc:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80155de:	4b67      	ldr	r3, [pc, #412]	@ (801577c <tcp_listen_input+0x1e4>)
 80155e0:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80155e2:	885b      	ldrh	r3, [r3, #2]
 80155e4:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80155e6:	4a65      	ldr	r2, [pc, #404]	@ (801577c <tcp_listen_input+0x1e4>)
 80155e8:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80155ea:	8812      	ldrh	r2, [r2, #0]
 80155ec:	b292      	uxth	r2, r2
 80155ee:	9202      	str	r2, [sp, #8]
 80155f0:	9301      	str	r3, [sp, #4]
 80155f2:	4b63      	ldr	r3, [pc, #396]	@ (8015780 <tcp_listen_input+0x1e8>)
 80155f4:	9300      	str	r3, [sp, #0]
 80155f6:	4b63      	ldr	r3, [pc, #396]	@ (8015784 <tcp_listen_input+0x1ec>)
 80155f8:	4602      	mov	r2, r0
 80155fa:	6878      	ldr	r0, [r7, #4]
 80155fc:	f003 fbd2 	bl	8018da4 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8015600:	e0a9      	b.n	8015756 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8015602:	4b57      	ldr	r3, [pc, #348]	@ (8015760 <tcp_listen_input+0x1c8>)
 8015604:	781b      	ldrb	r3, [r3, #0]
 8015606:	f003 0302 	and.w	r3, r3, #2
 801560a:	2b00      	cmp	r3, #0
 801560c:	f000 80a3 	beq.w	8015756 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8015610:	687b      	ldr	r3, [r7, #4]
 8015612:	7d5b      	ldrb	r3, [r3, #21]
 8015614:	4618      	mov	r0, r3
 8015616:	f7ff f859 	bl	80146cc <tcp_alloc>
 801561a:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 801561c:	697b      	ldr	r3, [r7, #20]
 801561e:	2b00      	cmp	r3, #0
 8015620:	d111      	bne.n	8015646 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8015622:	687b      	ldr	r3, [r7, #4]
 8015624:	699b      	ldr	r3, [r3, #24]
 8015626:	2b00      	cmp	r3, #0
 8015628:	d00a      	beq.n	8015640 <tcp_listen_input+0xa8>
 801562a:	687b      	ldr	r3, [r7, #4]
 801562c:	699b      	ldr	r3, [r3, #24]
 801562e:	687a      	ldr	r2, [r7, #4]
 8015630:	6910      	ldr	r0, [r2, #16]
 8015632:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015636:	2100      	movs	r1, #0
 8015638:	4798      	blx	r3
 801563a:	4603      	mov	r3, r0
 801563c:	73bb      	strb	r3, [r7, #14]
      return;
 801563e:	e08b      	b.n	8015758 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8015640:	23f0      	movs	r3, #240	@ 0xf0
 8015642:	73bb      	strb	r3, [r7, #14]
      return;
 8015644:	e088      	b.n	8015758 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8015646:	4b50      	ldr	r3, [pc, #320]	@ (8015788 <tcp_listen_input+0x1f0>)
 8015648:	695a      	ldr	r2, [r3, #20]
 801564a:	697b      	ldr	r3, [r7, #20]
 801564c:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801564e:	4b4e      	ldr	r3, [pc, #312]	@ (8015788 <tcp_listen_input+0x1f0>)
 8015650:	691a      	ldr	r2, [r3, #16]
 8015652:	697b      	ldr	r3, [r7, #20]
 8015654:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8015656:	687b      	ldr	r3, [r7, #4]
 8015658:	8ada      	ldrh	r2, [r3, #22]
 801565a:	697b      	ldr	r3, [r7, #20]
 801565c:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 801565e:	4b47      	ldr	r3, [pc, #284]	@ (801577c <tcp_listen_input+0x1e4>)
 8015660:	681b      	ldr	r3, [r3, #0]
 8015662:	881b      	ldrh	r3, [r3, #0]
 8015664:	b29a      	uxth	r2, r3
 8015666:	697b      	ldr	r3, [r7, #20]
 8015668:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 801566a:	697b      	ldr	r3, [r7, #20]
 801566c:	2203      	movs	r2, #3
 801566e:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8015670:	4b41      	ldr	r3, [pc, #260]	@ (8015778 <tcp_listen_input+0x1e0>)
 8015672:	681b      	ldr	r3, [r3, #0]
 8015674:	1c5a      	adds	r2, r3, #1
 8015676:	697b      	ldr	r3, [r7, #20]
 8015678:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 801567a:	697b      	ldr	r3, [r7, #20]
 801567c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801567e:	697b      	ldr	r3, [r7, #20]
 8015680:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8015682:	6978      	ldr	r0, [r7, #20]
 8015684:	f7ff fa58 	bl	8014b38 <tcp_next_iss>
 8015688:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 801568a:	697b      	ldr	r3, [r7, #20]
 801568c:	693a      	ldr	r2, [r7, #16]
 801568e:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8015690:	697b      	ldr	r3, [r7, #20]
 8015692:	693a      	ldr	r2, [r7, #16]
 8015694:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8015696:	697b      	ldr	r3, [r7, #20]
 8015698:	693a      	ldr	r2, [r7, #16]
 801569a:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 801569c:	697b      	ldr	r3, [r7, #20]
 801569e:	693a      	ldr	r2, [r7, #16]
 80156a0:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 80156a2:	4b35      	ldr	r3, [pc, #212]	@ (8015778 <tcp_listen_input+0x1e0>)
 80156a4:	681b      	ldr	r3, [r3, #0]
 80156a6:	1e5a      	subs	r2, r3, #1
 80156a8:	697b      	ldr	r3, [r7, #20]
 80156aa:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 80156ac:	687b      	ldr	r3, [r7, #4]
 80156ae:	691a      	ldr	r2, [r3, #16]
 80156b0:	697b      	ldr	r3, [r7, #20]
 80156b2:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 80156b4:	697b      	ldr	r3, [r7, #20]
 80156b6:	687a      	ldr	r2, [r7, #4]
 80156b8:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 80156ba:	687b      	ldr	r3, [r7, #4]
 80156bc:	7a5b      	ldrb	r3, [r3, #9]
 80156be:	f003 030c 	and.w	r3, r3, #12
 80156c2:	b2da      	uxtb	r2, r3
 80156c4:	697b      	ldr	r3, [r7, #20]
 80156c6:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 80156c8:	687b      	ldr	r3, [r7, #4]
 80156ca:	7a1a      	ldrb	r2, [r3, #8]
 80156cc:	697b      	ldr	r3, [r7, #20]
 80156ce:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 80156d0:	4b2e      	ldr	r3, [pc, #184]	@ (801578c <tcp_listen_input+0x1f4>)
 80156d2:	681a      	ldr	r2, [r3, #0]
 80156d4:	697b      	ldr	r3, [r7, #20]
 80156d6:	60da      	str	r2, [r3, #12]
 80156d8:	4a2c      	ldr	r2, [pc, #176]	@ (801578c <tcp_listen_input+0x1f4>)
 80156da:	697b      	ldr	r3, [r7, #20]
 80156dc:	6013      	str	r3, [r2, #0]
 80156de:	f003 fd23 	bl	8019128 <tcp_timer_needed>
 80156e2:	4b2b      	ldr	r3, [pc, #172]	@ (8015790 <tcp_listen_input+0x1f8>)
 80156e4:	2201      	movs	r2, #1
 80156e6:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 80156e8:	6978      	ldr	r0, [r7, #20]
 80156ea:	f001 fd8b 	bl	8017204 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 80156ee:	4b23      	ldr	r3, [pc, #140]	@ (801577c <tcp_listen_input+0x1e4>)
 80156f0:	681b      	ldr	r3, [r3, #0]
 80156f2:	89db      	ldrh	r3, [r3, #14]
 80156f4:	b29a      	uxth	r2, r3
 80156f6:	697b      	ldr	r3, [r7, #20]
 80156f8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 80156fc:	697b      	ldr	r3, [r7, #20]
 80156fe:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8015702:	697b      	ldr	r3, [r7, #20]
 8015704:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8015708:	697b      	ldr	r3, [r7, #20]
 801570a:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 801570c:	697b      	ldr	r3, [r7, #20]
 801570e:	3304      	adds	r3, #4
 8015710:	4618      	mov	r0, r3
 8015712:	f005 fc61 	bl	801afd8 <ip4_route>
 8015716:	4601      	mov	r1, r0
 8015718:	697b      	ldr	r3, [r7, #20]
 801571a:	3304      	adds	r3, #4
 801571c:	461a      	mov	r2, r3
 801571e:	4620      	mov	r0, r4
 8015720:	f7ff fa30 	bl	8014b84 <tcp_eff_send_mss_netif>
 8015724:	4603      	mov	r3, r0
 8015726:	461a      	mov	r2, r3
 8015728:	697b      	ldr	r3, [r7, #20]
 801572a:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801572c:	2112      	movs	r1, #18
 801572e:	6978      	ldr	r0, [r7, #20]
 8015730:	f002 fc96 	bl	8018060 <tcp_enqueue_flags>
 8015734:	4603      	mov	r3, r0
 8015736:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8015738:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801573c:	2b00      	cmp	r3, #0
 801573e:	d004      	beq.n	801574a <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8015740:	2100      	movs	r1, #0
 8015742:	6978      	ldr	r0, [r7, #20]
 8015744:	f7fd feec 	bl	8013520 <tcp_abandon>
      return;
 8015748:	e006      	b.n	8015758 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 801574a:	6978      	ldr	r0, [r7, #20]
 801574c:	f002 fd76 	bl	801823c <tcp_output>
  return;
 8015750:	e001      	b.n	8015756 <tcp_listen_input+0x1be>
    return;
 8015752:	bf00      	nop
 8015754:	e000      	b.n	8015758 <tcp_listen_input+0x1c0>
  return;
 8015756:	bf00      	nop
}
 8015758:	371c      	adds	r7, #28
 801575a:	46bd      	mov	sp, r7
 801575c:	bd90      	pop	{r4, r7, pc}
 801575e:	bf00      	nop
 8015760:	2000f380 	.word	0x2000f380
 8015764:	08023460 	.word	0x08023460
 8015768:	08023658 	.word	0x08023658
 801576c:	080234ac 	.word	0x080234ac
 8015770:	2000f378 	.word	0x2000f378
 8015774:	2000f37e 	.word	0x2000f37e
 8015778:	2000f374 	.word	0x2000f374
 801577c:	2000f364 	.word	0x2000f364
 8015780:	2000c1d0 	.word	0x2000c1d0
 8015784:	2000c1d4 	.word	0x2000c1d4
 8015788:	2000c1c0 	.word	0x2000c1c0
 801578c:	2000f348 	.word	0x2000f348
 8015790:	2000f350 	.word	0x2000f350

08015794 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8015794:	b580      	push	{r7, lr}
 8015796:	b086      	sub	sp, #24
 8015798:	af04      	add	r7, sp, #16
 801579a:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 801579c:	4b2f      	ldr	r3, [pc, #188]	@ (801585c <tcp_timewait_input+0xc8>)
 801579e:	781b      	ldrb	r3, [r3, #0]
 80157a0:	f003 0304 	and.w	r3, r3, #4
 80157a4:	2b00      	cmp	r3, #0
 80157a6:	d153      	bne.n	8015850 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 80157a8:	687b      	ldr	r3, [r7, #4]
 80157aa:	2b00      	cmp	r3, #0
 80157ac:	d106      	bne.n	80157bc <tcp_timewait_input+0x28>
 80157ae:	4b2c      	ldr	r3, [pc, #176]	@ (8015860 <tcp_timewait_input+0xcc>)
 80157b0:	f240 22ee 	movw	r2, #750	@ 0x2ee
 80157b4:	492b      	ldr	r1, [pc, #172]	@ (8015864 <tcp_timewait_input+0xd0>)
 80157b6:	482c      	ldr	r0, [pc, #176]	@ (8015868 <tcp_timewait_input+0xd4>)
 80157b8:	f008 fe0c 	bl	801e3d4 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 80157bc:	4b27      	ldr	r3, [pc, #156]	@ (801585c <tcp_timewait_input+0xc8>)
 80157be:	781b      	ldrb	r3, [r3, #0]
 80157c0:	f003 0302 	and.w	r3, r3, #2
 80157c4:	2b00      	cmp	r3, #0
 80157c6:	d02a      	beq.n	801581e <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80157c8:	4b28      	ldr	r3, [pc, #160]	@ (801586c <tcp_timewait_input+0xd8>)
 80157ca:	681a      	ldr	r2, [r3, #0]
 80157cc:	687b      	ldr	r3, [r7, #4]
 80157ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80157d0:	1ad3      	subs	r3, r2, r3
 80157d2:	2b00      	cmp	r3, #0
 80157d4:	db2d      	blt.n	8015832 <tcp_timewait_input+0x9e>
 80157d6:	4b25      	ldr	r3, [pc, #148]	@ (801586c <tcp_timewait_input+0xd8>)
 80157d8:	681a      	ldr	r2, [r3, #0]
 80157da:	687b      	ldr	r3, [r7, #4]
 80157dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80157de:	6879      	ldr	r1, [r7, #4]
 80157e0:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80157e2:	440b      	add	r3, r1
 80157e4:	1ad3      	subs	r3, r2, r3
 80157e6:	2b00      	cmp	r3, #0
 80157e8:	dc23      	bgt.n	8015832 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80157ea:	4b21      	ldr	r3, [pc, #132]	@ (8015870 <tcp_timewait_input+0xdc>)
 80157ec:	6819      	ldr	r1, [r3, #0]
 80157ee:	4b21      	ldr	r3, [pc, #132]	@ (8015874 <tcp_timewait_input+0xe0>)
 80157f0:	881b      	ldrh	r3, [r3, #0]
 80157f2:	461a      	mov	r2, r3
 80157f4:	4b1d      	ldr	r3, [pc, #116]	@ (801586c <tcp_timewait_input+0xd8>)
 80157f6:	681b      	ldr	r3, [r3, #0]
 80157f8:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80157fa:	4b1f      	ldr	r3, [pc, #124]	@ (8015878 <tcp_timewait_input+0xe4>)
 80157fc:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80157fe:	885b      	ldrh	r3, [r3, #2]
 8015800:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015802:	4a1d      	ldr	r2, [pc, #116]	@ (8015878 <tcp_timewait_input+0xe4>)
 8015804:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015806:	8812      	ldrh	r2, [r2, #0]
 8015808:	b292      	uxth	r2, r2
 801580a:	9202      	str	r2, [sp, #8]
 801580c:	9301      	str	r3, [sp, #4]
 801580e:	4b1b      	ldr	r3, [pc, #108]	@ (801587c <tcp_timewait_input+0xe8>)
 8015810:	9300      	str	r3, [sp, #0]
 8015812:	4b1b      	ldr	r3, [pc, #108]	@ (8015880 <tcp_timewait_input+0xec>)
 8015814:	4602      	mov	r2, r0
 8015816:	6878      	ldr	r0, [r7, #4]
 8015818:	f003 fac4 	bl	8018da4 <tcp_rst>
      return;
 801581c:	e01b      	b.n	8015856 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 801581e:	4b0f      	ldr	r3, [pc, #60]	@ (801585c <tcp_timewait_input+0xc8>)
 8015820:	781b      	ldrb	r3, [r3, #0]
 8015822:	f003 0301 	and.w	r3, r3, #1
 8015826:	2b00      	cmp	r3, #0
 8015828:	d003      	beq.n	8015832 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 801582a:	4b16      	ldr	r3, [pc, #88]	@ (8015884 <tcp_timewait_input+0xf0>)
 801582c:	681a      	ldr	r2, [r3, #0]
 801582e:	687b      	ldr	r3, [r7, #4]
 8015830:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8015832:	4b10      	ldr	r3, [pc, #64]	@ (8015874 <tcp_timewait_input+0xe0>)
 8015834:	881b      	ldrh	r3, [r3, #0]
 8015836:	2b00      	cmp	r3, #0
 8015838:	d00c      	beq.n	8015854 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 801583a:	687b      	ldr	r3, [r7, #4]
 801583c:	8b5b      	ldrh	r3, [r3, #26]
 801583e:	f043 0302 	orr.w	r3, r3, #2
 8015842:	b29a      	uxth	r2, r3
 8015844:	687b      	ldr	r3, [r7, #4]
 8015846:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8015848:	6878      	ldr	r0, [r7, #4]
 801584a:	f002 fcf7 	bl	801823c <tcp_output>
  }
  return;
 801584e:	e001      	b.n	8015854 <tcp_timewait_input+0xc0>
    return;
 8015850:	bf00      	nop
 8015852:	e000      	b.n	8015856 <tcp_timewait_input+0xc2>
  return;
 8015854:	bf00      	nop
}
 8015856:	3708      	adds	r7, #8
 8015858:	46bd      	mov	sp, r7
 801585a:	bd80      	pop	{r7, pc}
 801585c:	2000f380 	.word	0x2000f380
 8015860:	08023460 	.word	0x08023460
 8015864:	08023678 	.word	0x08023678
 8015868:	080234ac 	.word	0x080234ac
 801586c:	2000f374 	.word	0x2000f374
 8015870:	2000f378 	.word	0x2000f378
 8015874:	2000f37e 	.word	0x2000f37e
 8015878:	2000f364 	.word	0x2000f364
 801587c:	2000c1d0 	.word	0x2000c1d0
 8015880:	2000c1d4 	.word	0x2000c1d4
 8015884:	2000f33c 	.word	0x2000f33c

08015888 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8015888:	b590      	push	{r4, r7, lr}
 801588a:	b08d      	sub	sp, #52	@ 0x34
 801588c:	af04      	add	r7, sp, #16
 801588e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8015890:	2300      	movs	r3, #0
 8015892:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8015894:	2300      	movs	r3, #0
 8015896:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8015898:	687b      	ldr	r3, [r7, #4]
 801589a:	2b00      	cmp	r3, #0
 801589c:	d106      	bne.n	80158ac <tcp_process+0x24>
 801589e:	4b9d      	ldr	r3, [pc, #628]	@ (8015b14 <tcp_process+0x28c>)
 80158a0:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 80158a4:	499c      	ldr	r1, [pc, #624]	@ (8015b18 <tcp_process+0x290>)
 80158a6:	489d      	ldr	r0, [pc, #628]	@ (8015b1c <tcp_process+0x294>)
 80158a8:	f008 fd94 	bl	801e3d4 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 80158ac:	4b9c      	ldr	r3, [pc, #624]	@ (8015b20 <tcp_process+0x298>)
 80158ae:	781b      	ldrb	r3, [r3, #0]
 80158b0:	f003 0304 	and.w	r3, r3, #4
 80158b4:	2b00      	cmp	r3, #0
 80158b6:	d04e      	beq.n	8015956 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 80158b8:	687b      	ldr	r3, [r7, #4]
 80158ba:	7d1b      	ldrb	r3, [r3, #20]
 80158bc:	2b02      	cmp	r3, #2
 80158be:	d108      	bne.n	80158d2 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80158c0:	687b      	ldr	r3, [r7, #4]
 80158c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80158c4:	4b97      	ldr	r3, [pc, #604]	@ (8015b24 <tcp_process+0x29c>)
 80158c6:	681b      	ldr	r3, [r3, #0]
 80158c8:	429a      	cmp	r2, r3
 80158ca:	d123      	bne.n	8015914 <tcp_process+0x8c>
        acceptable = 1;
 80158cc:	2301      	movs	r3, #1
 80158ce:	76fb      	strb	r3, [r7, #27]
 80158d0:	e020      	b.n	8015914 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80158d2:	687b      	ldr	r3, [r7, #4]
 80158d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80158d6:	4b94      	ldr	r3, [pc, #592]	@ (8015b28 <tcp_process+0x2a0>)
 80158d8:	681b      	ldr	r3, [r3, #0]
 80158da:	429a      	cmp	r2, r3
 80158dc:	d102      	bne.n	80158e4 <tcp_process+0x5c>
        acceptable = 1;
 80158de:	2301      	movs	r3, #1
 80158e0:	76fb      	strb	r3, [r7, #27]
 80158e2:	e017      	b.n	8015914 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80158e4:	4b90      	ldr	r3, [pc, #576]	@ (8015b28 <tcp_process+0x2a0>)
 80158e6:	681a      	ldr	r2, [r3, #0]
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80158ec:	1ad3      	subs	r3, r2, r3
 80158ee:	2b00      	cmp	r3, #0
 80158f0:	db10      	blt.n	8015914 <tcp_process+0x8c>
 80158f2:	4b8d      	ldr	r3, [pc, #564]	@ (8015b28 <tcp_process+0x2a0>)
 80158f4:	681a      	ldr	r2, [r3, #0]
 80158f6:	687b      	ldr	r3, [r7, #4]
 80158f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80158fa:	6879      	ldr	r1, [r7, #4]
 80158fc:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80158fe:	440b      	add	r3, r1
 8015900:	1ad3      	subs	r3, r2, r3
 8015902:	2b00      	cmp	r3, #0
 8015904:	dc06      	bgt.n	8015914 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8015906:	687b      	ldr	r3, [r7, #4]
 8015908:	8b5b      	ldrh	r3, [r3, #26]
 801590a:	f043 0302 	orr.w	r3, r3, #2
 801590e:	b29a      	uxth	r2, r3
 8015910:	687b      	ldr	r3, [r7, #4]
 8015912:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8015914:	7efb      	ldrb	r3, [r7, #27]
 8015916:	2b00      	cmp	r3, #0
 8015918:	d01b      	beq.n	8015952 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801591a:	687b      	ldr	r3, [r7, #4]
 801591c:	7d1b      	ldrb	r3, [r3, #20]
 801591e:	2b00      	cmp	r3, #0
 8015920:	d106      	bne.n	8015930 <tcp_process+0xa8>
 8015922:	4b7c      	ldr	r3, [pc, #496]	@ (8015b14 <tcp_process+0x28c>)
 8015924:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8015928:	4980      	ldr	r1, [pc, #512]	@ (8015b2c <tcp_process+0x2a4>)
 801592a:	487c      	ldr	r0, [pc, #496]	@ (8015b1c <tcp_process+0x294>)
 801592c:	f008 fd52 	bl	801e3d4 <iprintf>
      recv_flags |= TF_RESET;
 8015930:	4b7f      	ldr	r3, [pc, #508]	@ (8015b30 <tcp_process+0x2a8>)
 8015932:	781b      	ldrb	r3, [r3, #0]
 8015934:	f043 0308 	orr.w	r3, r3, #8
 8015938:	b2da      	uxtb	r2, r3
 801593a:	4b7d      	ldr	r3, [pc, #500]	@ (8015b30 <tcp_process+0x2a8>)
 801593c:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801593e:	687b      	ldr	r3, [r7, #4]
 8015940:	8b5b      	ldrh	r3, [r3, #26]
 8015942:	f023 0301 	bic.w	r3, r3, #1
 8015946:	b29a      	uxth	r2, r3
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 801594c:	f06f 030d 	mvn.w	r3, #13
 8015950:	e37a      	b.n	8016048 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8015952:	2300      	movs	r3, #0
 8015954:	e378      	b.n	8016048 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8015956:	4b72      	ldr	r3, [pc, #456]	@ (8015b20 <tcp_process+0x298>)
 8015958:	781b      	ldrb	r3, [r3, #0]
 801595a:	f003 0302 	and.w	r3, r3, #2
 801595e:	2b00      	cmp	r3, #0
 8015960:	d010      	beq.n	8015984 <tcp_process+0xfc>
 8015962:	687b      	ldr	r3, [r7, #4]
 8015964:	7d1b      	ldrb	r3, [r3, #20]
 8015966:	2b02      	cmp	r3, #2
 8015968:	d00c      	beq.n	8015984 <tcp_process+0xfc>
 801596a:	687b      	ldr	r3, [r7, #4]
 801596c:	7d1b      	ldrb	r3, [r3, #20]
 801596e:	2b03      	cmp	r3, #3
 8015970:	d008      	beq.n	8015984 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8015972:	687b      	ldr	r3, [r7, #4]
 8015974:	8b5b      	ldrh	r3, [r3, #26]
 8015976:	f043 0302 	orr.w	r3, r3, #2
 801597a:	b29a      	uxth	r2, r3
 801597c:	687b      	ldr	r3, [r7, #4]
 801597e:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8015980:	2300      	movs	r3, #0
 8015982:	e361      	b.n	8016048 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8015984:	687b      	ldr	r3, [r7, #4]
 8015986:	8b5b      	ldrh	r3, [r3, #26]
 8015988:	f003 0310 	and.w	r3, r3, #16
 801598c:	2b00      	cmp	r3, #0
 801598e:	d103      	bne.n	8015998 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8015990:	4b68      	ldr	r3, [pc, #416]	@ (8015b34 <tcp_process+0x2ac>)
 8015992:	681a      	ldr	r2, [r3, #0]
 8015994:	687b      	ldr	r3, [r7, #4]
 8015996:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8015998:	687b      	ldr	r3, [r7, #4]
 801599a:	2200      	movs	r2, #0
 801599c:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 80159a0:	687b      	ldr	r3, [r7, #4]
 80159a2:	2200      	movs	r2, #0
 80159a4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 80159a8:	6878      	ldr	r0, [r7, #4]
 80159aa:	f001 fc2b 	bl	8017204 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 80159ae:	687b      	ldr	r3, [r7, #4]
 80159b0:	7d1b      	ldrb	r3, [r3, #20]
 80159b2:	3b02      	subs	r3, #2
 80159b4:	2b07      	cmp	r3, #7
 80159b6:	f200 8337 	bhi.w	8016028 <tcp_process+0x7a0>
 80159ba:	a201      	add	r2, pc, #4	@ (adr r2, 80159c0 <tcp_process+0x138>)
 80159bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80159c0:	080159e1 	.word	0x080159e1
 80159c4:	08015c11 	.word	0x08015c11
 80159c8:	08015d89 	.word	0x08015d89
 80159cc:	08015db3 	.word	0x08015db3
 80159d0:	08015ed7 	.word	0x08015ed7
 80159d4:	08015d89 	.word	0x08015d89
 80159d8:	08015f63 	.word	0x08015f63
 80159dc:	08015ff3 	.word	0x08015ff3
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 80159e0:	4b4f      	ldr	r3, [pc, #316]	@ (8015b20 <tcp_process+0x298>)
 80159e2:	781b      	ldrb	r3, [r3, #0]
 80159e4:	f003 0310 	and.w	r3, r3, #16
 80159e8:	2b00      	cmp	r3, #0
 80159ea:	f000 80e4 	beq.w	8015bb6 <tcp_process+0x32e>
 80159ee:	4b4c      	ldr	r3, [pc, #304]	@ (8015b20 <tcp_process+0x298>)
 80159f0:	781b      	ldrb	r3, [r3, #0]
 80159f2:	f003 0302 	and.w	r3, r3, #2
 80159f6:	2b00      	cmp	r3, #0
 80159f8:	f000 80dd 	beq.w	8015bb6 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 80159fc:	687b      	ldr	r3, [r7, #4]
 80159fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015a00:	1c5a      	adds	r2, r3, #1
 8015a02:	4b48      	ldr	r3, [pc, #288]	@ (8015b24 <tcp_process+0x29c>)
 8015a04:	681b      	ldr	r3, [r3, #0]
 8015a06:	429a      	cmp	r2, r3
 8015a08:	f040 80d5 	bne.w	8015bb6 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8015a0c:	4b46      	ldr	r3, [pc, #280]	@ (8015b28 <tcp_process+0x2a0>)
 8015a0e:	681b      	ldr	r3, [r3, #0]
 8015a10:	1c5a      	adds	r2, r3, #1
 8015a12:	687b      	ldr	r3, [r7, #4]
 8015a14:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8015a16:	687b      	ldr	r3, [r7, #4]
 8015a18:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015a1a:	687b      	ldr	r3, [r7, #4]
 8015a1c:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 8015a1e:	4b41      	ldr	r3, [pc, #260]	@ (8015b24 <tcp_process+0x29c>)
 8015a20:	681a      	ldr	r2, [r3, #0]
 8015a22:	687b      	ldr	r3, [r7, #4]
 8015a24:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8015a26:	4b44      	ldr	r3, [pc, #272]	@ (8015b38 <tcp_process+0x2b0>)
 8015a28:	681b      	ldr	r3, [r3, #0]
 8015a2a:	89db      	ldrh	r3, [r3, #14]
 8015a2c:	b29a      	uxth	r2, r3
 8015a2e:	687b      	ldr	r3, [r7, #4]
 8015a30:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8015a34:	687b      	ldr	r3, [r7, #4]
 8015a36:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8015a3a:	687b      	ldr	r3, [r7, #4]
 8015a3c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8015a40:	4b39      	ldr	r3, [pc, #228]	@ (8015b28 <tcp_process+0x2a0>)
 8015a42:	681b      	ldr	r3, [r3, #0]
 8015a44:	1e5a      	subs	r2, r3, #1
 8015a46:	687b      	ldr	r3, [r7, #4]
 8015a48:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8015a4a:	687b      	ldr	r3, [r7, #4]
 8015a4c:	2204      	movs	r2, #4
 8015a4e:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8015a50:	687b      	ldr	r3, [r7, #4]
 8015a52:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	3304      	adds	r3, #4
 8015a58:	4618      	mov	r0, r3
 8015a5a:	f005 fabd 	bl	801afd8 <ip4_route>
 8015a5e:	4601      	mov	r1, r0
 8015a60:	687b      	ldr	r3, [r7, #4]
 8015a62:	3304      	adds	r3, #4
 8015a64:	461a      	mov	r2, r3
 8015a66:	4620      	mov	r0, r4
 8015a68:	f7ff f88c 	bl	8014b84 <tcp_eff_send_mss_netif>
 8015a6c:	4603      	mov	r3, r0
 8015a6e:	461a      	mov	r2, r3
 8015a70:	687b      	ldr	r3, [r7, #4]
 8015a72:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8015a74:	687b      	ldr	r3, [r7, #4]
 8015a76:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015a78:	009a      	lsls	r2, r3, #2
 8015a7a:	687b      	ldr	r3, [r7, #4]
 8015a7c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015a7e:	005b      	lsls	r3, r3, #1
 8015a80:	f241 111c 	movw	r1, #4380	@ 0x111c
 8015a84:	428b      	cmp	r3, r1
 8015a86:	bf38      	it	cc
 8015a88:	460b      	movcc	r3, r1
 8015a8a:	429a      	cmp	r2, r3
 8015a8c:	d204      	bcs.n	8015a98 <tcp_process+0x210>
 8015a8e:	687b      	ldr	r3, [r7, #4]
 8015a90:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015a92:	009b      	lsls	r3, r3, #2
 8015a94:	b29b      	uxth	r3, r3
 8015a96:	e00d      	b.n	8015ab4 <tcp_process+0x22c>
 8015a98:	687b      	ldr	r3, [r7, #4]
 8015a9a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015a9c:	005b      	lsls	r3, r3, #1
 8015a9e:	f241 121c 	movw	r2, #4380	@ 0x111c
 8015aa2:	4293      	cmp	r3, r2
 8015aa4:	d904      	bls.n	8015ab0 <tcp_process+0x228>
 8015aa6:	687b      	ldr	r3, [r7, #4]
 8015aa8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015aaa:	005b      	lsls	r3, r3, #1
 8015aac:	b29b      	uxth	r3, r3
 8015aae:	e001      	b.n	8015ab4 <tcp_process+0x22c>
 8015ab0:	f241 131c 	movw	r3, #4380	@ 0x111c
 8015ab4:	687a      	ldr	r2, [r7, #4]
 8015ab6:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8015aba:	687b      	ldr	r3, [r7, #4]
 8015abc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015ac0:	2b00      	cmp	r3, #0
 8015ac2:	d106      	bne.n	8015ad2 <tcp_process+0x24a>
 8015ac4:	4b13      	ldr	r3, [pc, #76]	@ (8015b14 <tcp_process+0x28c>)
 8015ac6:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8015aca:	491c      	ldr	r1, [pc, #112]	@ (8015b3c <tcp_process+0x2b4>)
 8015acc:	4813      	ldr	r0, [pc, #76]	@ (8015b1c <tcp_process+0x294>)
 8015ace:	f008 fc81 	bl	801e3d4 <iprintf>
        --pcb->snd_queuelen;
 8015ad2:	687b      	ldr	r3, [r7, #4]
 8015ad4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015ad8:	3b01      	subs	r3, #1
 8015ada:	b29a      	uxth	r2, r3
 8015adc:	687b      	ldr	r3, [r7, #4]
 8015ade:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8015ae2:	687b      	ldr	r3, [r7, #4]
 8015ae4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015ae6:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8015ae8:	69fb      	ldr	r3, [r7, #28]
 8015aea:	2b00      	cmp	r3, #0
 8015aec:	d12a      	bne.n	8015b44 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8015aee:	687b      	ldr	r3, [r7, #4]
 8015af0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015af2:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8015af4:	69fb      	ldr	r3, [r7, #28]
 8015af6:	2b00      	cmp	r3, #0
 8015af8:	d106      	bne.n	8015b08 <tcp_process+0x280>
 8015afa:	4b06      	ldr	r3, [pc, #24]	@ (8015b14 <tcp_process+0x28c>)
 8015afc:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8015b00:	490f      	ldr	r1, [pc, #60]	@ (8015b40 <tcp_process+0x2b8>)
 8015b02:	4806      	ldr	r0, [pc, #24]	@ (8015b1c <tcp_process+0x294>)
 8015b04:	f008 fc66 	bl	801e3d4 <iprintf>
          pcb->unsent = rseg->next;
 8015b08:	69fb      	ldr	r3, [r7, #28]
 8015b0a:	681a      	ldr	r2, [r3, #0]
 8015b0c:	687b      	ldr	r3, [r7, #4]
 8015b0e:	66da      	str	r2, [r3, #108]	@ 0x6c
 8015b10:	e01c      	b.n	8015b4c <tcp_process+0x2c4>
 8015b12:	bf00      	nop
 8015b14:	08023460 	.word	0x08023460
 8015b18:	08023698 	.word	0x08023698
 8015b1c:	080234ac 	.word	0x080234ac
 8015b20:	2000f380 	.word	0x2000f380
 8015b24:	2000f378 	.word	0x2000f378
 8015b28:	2000f374 	.word	0x2000f374
 8015b2c:	080236b4 	.word	0x080236b4
 8015b30:	2000f381 	.word	0x2000f381
 8015b34:	2000f33c 	.word	0x2000f33c
 8015b38:	2000f364 	.word	0x2000f364
 8015b3c:	080236d4 	.word	0x080236d4
 8015b40:	080236ec 	.word	0x080236ec
        } else {
          pcb->unacked = rseg->next;
 8015b44:	69fb      	ldr	r3, [r7, #28]
 8015b46:	681a      	ldr	r2, [r3, #0]
 8015b48:	687b      	ldr	r3, [r7, #4]
 8015b4a:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8015b4c:	69f8      	ldr	r0, [r7, #28]
 8015b4e:	f7fe fc54 	bl	80143fa <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8015b52:	687b      	ldr	r3, [r7, #4]
 8015b54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	d104      	bne.n	8015b64 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8015b5a:	687b      	ldr	r3, [r7, #4]
 8015b5c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015b60:	861a      	strh	r2, [r3, #48]	@ 0x30
 8015b62:	e006      	b.n	8015b72 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8015b64:	687b      	ldr	r3, [r7, #4]
 8015b66:	2200      	movs	r2, #0
 8015b68:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8015b6a:	687b      	ldr	r3, [r7, #4]
 8015b6c:	2200      	movs	r2, #0
 8015b6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8015b72:	687b      	ldr	r3, [r7, #4]
 8015b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8015b78:	2b00      	cmp	r3, #0
 8015b7a:	d00a      	beq.n	8015b92 <tcp_process+0x30a>
 8015b7c:	687b      	ldr	r3, [r7, #4]
 8015b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8015b82:	687a      	ldr	r2, [r7, #4]
 8015b84:	6910      	ldr	r0, [r2, #16]
 8015b86:	2200      	movs	r2, #0
 8015b88:	6879      	ldr	r1, [r7, #4]
 8015b8a:	4798      	blx	r3
 8015b8c:	4603      	mov	r3, r0
 8015b8e:	76bb      	strb	r3, [r7, #26]
 8015b90:	e001      	b.n	8015b96 <tcp_process+0x30e>
 8015b92:	2300      	movs	r3, #0
 8015b94:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8015b96:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8015b9a:	f113 0f0d 	cmn.w	r3, #13
 8015b9e:	d102      	bne.n	8015ba6 <tcp_process+0x31e>
          return ERR_ABRT;
 8015ba0:	f06f 030c 	mvn.w	r3, #12
 8015ba4:	e250      	b.n	8016048 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8015ba6:	687b      	ldr	r3, [r7, #4]
 8015ba8:	8b5b      	ldrh	r3, [r3, #26]
 8015baa:	f043 0302 	orr.w	r3, r3, #2
 8015bae:	b29a      	uxth	r2, r3
 8015bb0:	687b      	ldr	r3, [r7, #4]
 8015bb2:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8015bb4:	e23a      	b.n	801602c <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8015bb6:	4b98      	ldr	r3, [pc, #608]	@ (8015e18 <tcp_process+0x590>)
 8015bb8:	781b      	ldrb	r3, [r3, #0]
 8015bba:	f003 0310 	and.w	r3, r3, #16
 8015bbe:	2b00      	cmp	r3, #0
 8015bc0:	f000 8234 	beq.w	801602c <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015bc4:	4b95      	ldr	r3, [pc, #596]	@ (8015e1c <tcp_process+0x594>)
 8015bc6:	6819      	ldr	r1, [r3, #0]
 8015bc8:	4b95      	ldr	r3, [pc, #596]	@ (8015e20 <tcp_process+0x598>)
 8015bca:	881b      	ldrh	r3, [r3, #0]
 8015bcc:	461a      	mov	r2, r3
 8015bce:	4b95      	ldr	r3, [pc, #596]	@ (8015e24 <tcp_process+0x59c>)
 8015bd0:	681b      	ldr	r3, [r3, #0]
 8015bd2:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015bd4:	4b94      	ldr	r3, [pc, #592]	@ (8015e28 <tcp_process+0x5a0>)
 8015bd6:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015bd8:	885b      	ldrh	r3, [r3, #2]
 8015bda:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015bdc:	4a92      	ldr	r2, [pc, #584]	@ (8015e28 <tcp_process+0x5a0>)
 8015bde:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015be0:	8812      	ldrh	r2, [r2, #0]
 8015be2:	b292      	uxth	r2, r2
 8015be4:	9202      	str	r2, [sp, #8]
 8015be6:	9301      	str	r3, [sp, #4]
 8015be8:	4b90      	ldr	r3, [pc, #576]	@ (8015e2c <tcp_process+0x5a4>)
 8015bea:	9300      	str	r3, [sp, #0]
 8015bec:	4b90      	ldr	r3, [pc, #576]	@ (8015e30 <tcp_process+0x5a8>)
 8015bee:	4602      	mov	r2, r0
 8015bf0:	6878      	ldr	r0, [r7, #4]
 8015bf2:	f003 f8d7 	bl	8018da4 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8015bf6:	687b      	ldr	r3, [r7, #4]
 8015bf8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8015bfc:	2b05      	cmp	r3, #5
 8015bfe:	f200 8215 	bhi.w	801602c <tcp_process+0x7a4>
          pcb->rtime = 0;
 8015c02:	687b      	ldr	r3, [r7, #4]
 8015c04:	2200      	movs	r2, #0
 8015c06:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8015c08:	6878      	ldr	r0, [r7, #4]
 8015c0a:	f002 fea3 	bl	8018954 <tcp_rexmit_rto>
      break;
 8015c0e:	e20d      	b.n	801602c <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8015c10:	4b81      	ldr	r3, [pc, #516]	@ (8015e18 <tcp_process+0x590>)
 8015c12:	781b      	ldrb	r3, [r3, #0]
 8015c14:	f003 0310 	and.w	r3, r3, #16
 8015c18:	2b00      	cmp	r3, #0
 8015c1a:	f000 80a1 	beq.w	8015d60 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8015c1e:	4b7f      	ldr	r3, [pc, #508]	@ (8015e1c <tcp_process+0x594>)
 8015c20:	681a      	ldr	r2, [r3, #0]
 8015c22:	687b      	ldr	r3, [r7, #4]
 8015c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015c26:	1ad3      	subs	r3, r2, r3
 8015c28:	3b01      	subs	r3, #1
 8015c2a:	2b00      	cmp	r3, #0
 8015c2c:	db7e      	blt.n	8015d2c <tcp_process+0x4a4>
 8015c2e:	4b7b      	ldr	r3, [pc, #492]	@ (8015e1c <tcp_process+0x594>)
 8015c30:	681a      	ldr	r2, [r3, #0]
 8015c32:	687b      	ldr	r3, [r7, #4]
 8015c34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015c36:	1ad3      	subs	r3, r2, r3
 8015c38:	2b00      	cmp	r3, #0
 8015c3a:	dc77      	bgt.n	8015d2c <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8015c3c:	687b      	ldr	r3, [r7, #4]
 8015c3e:	2204      	movs	r2, #4
 8015c40:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015c46:	2b00      	cmp	r3, #0
 8015c48:	d102      	bne.n	8015c50 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8015c4a:	23fa      	movs	r3, #250	@ 0xfa
 8015c4c:	76bb      	strb	r3, [r7, #26]
 8015c4e:	e01d      	b.n	8015c8c <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8015c50:	687b      	ldr	r3, [r7, #4]
 8015c52:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015c54:	699b      	ldr	r3, [r3, #24]
 8015c56:	2b00      	cmp	r3, #0
 8015c58:	d106      	bne.n	8015c68 <tcp_process+0x3e0>
 8015c5a:	4b76      	ldr	r3, [pc, #472]	@ (8015e34 <tcp_process+0x5ac>)
 8015c5c:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 8015c60:	4975      	ldr	r1, [pc, #468]	@ (8015e38 <tcp_process+0x5b0>)
 8015c62:	4876      	ldr	r0, [pc, #472]	@ (8015e3c <tcp_process+0x5b4>)
 8015c64:	f008 fbb6 	bl	801e3d4 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8015c68:	687b      	ldr	r3, [r7, #4]
 8015c6a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015c6c:	699b      	ldr	r3, [r3, #24]
 8015c6e:	2b00      	cmp	r3, #0
 8015c70:	d00a      	beq.n	8015c88 <tcp_process+0x400>
 8015c72:	687b      	ldr	r3, [r7, #4]
 8015c74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015c76:	699b      	ldr	r3, [r3, #24]
 8015c78:	687a      	ldr	r2, [r7, #4]
 8015c7a:	6910      	ldr	r0, [r2, #16]
 8015c7c:	2200      	movs	r2, #0
 8015c7e:	6879      	ldr	r1, [r7, #4]
 8015c80:	4798      	blx	r3
 8015c82:	4603      	mov	r3, r0
 8015c84:	76bb      	strb	r3, [r7, #26]
 8015c86:	e001      	b.n	8015c8c <tcp_process+0x404>
 8015c88:	23f0      	movs	r3, #240	@ 0xf0
 8015c8a:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8015c8c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8015c90:	2b00      	cmp	r3, #0
 8015c92:	d00a      	beq.n	8015caa <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8015c94:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8015c98:	f113 0f0d 	cmn.w	r3, #13
 8015c9c:	d002      	beq.n	8015ca4 <tcp_process+0x41c>
              tcp_abort(pcb);
 8015c9e:	6878      	ldr	r0, [r7, #4]
 8015ca0:	f7fd fcfc 	bl	801369c <tcp_abort>
            }
            return ERR_ABRT;
 8015ca4:	f06f 030c 	mvn.w	r3, #12
 8015ca8:	e1ce      	b.n	8016048 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8015caa:	6878      	ldr	r0, [r7, #4]
 8015cac:	f000 fae0 	bl	8016270 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8015cb0:	4b63      	ldr	r3, [pc, #396]	@ (8015e40 <tcp_process+0x5b8>)
 8015cb2:	881b      	ldrh	r3, [r3, #0]
 8015cb4:	2b00      	cmp	r3, #0
 8015cb6:	d005      	beq.n	8015cc4 <tcp_process+0x43c>
            recv_acked--;
 8015cb8:	4b61      	ldr	r3, [pc, #388]	@ (8015e40 <tcp_process+0x5b8>)
 8015cba:	881b      	ldrh	r3, [r3, #0]
 8015cbc:	3b01      	subs	r3, #1
 8015cbe:	b29a      	uxth	r2, r3
 8015cc0:	4b5f      	ldr	r3, [pc, #380]	@ (8015e40 <tcp_process+0x5b8>)
 8015cc2:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8015cc4:	687b      	ldr	r3, [r7, #4]
 8015cc6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015cc8:	009a      	lsls	r2, r3, #2
 8015cca:	687b      	ldr	r3, [r7, #4]
 8015ccc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015cce:	005b      	lsls	r3, r3, #1
 8015cd0:	f241 111c 	movw	r1, #4380	@ 0x111c
 8015cd4:	428b      	cmp	r3, r1
 8015cd6:	bf38      	it	cc
 8015cd8:	460b      	movcc	r3, r1
 8015cda:	429a      	cmp	r2, r3
 8015cdc:	d204      	bcs.n	8015ce8 <tcp_process+0x460>
 8015cde:	687b      	ldr	r3, [r7, #4]
 8015ce0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015ce2:	009b      	lsls	r3, r3, #2
 8015ce4:	b29b      	uxth	r3, r3
 8015ce6:	e00d      	b.n	8015d04 <tcp_process+0x47c>
 8015ce8:	687b      	ldr	r3, [r7, #4]
 8015cea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015cec:	005b      	lsls	r3, r3, #1
 8015cee:	f241 121c 	movw	r2, #4380	@ 0x111c
 8015cf2:	4293      	cmp	r3, r2
 8015cf4:	d904      	bls.n	8015d00 <tcp_process+0x478>
 8015cf6:	687b      	ldr	r3, [r7, #4]
 8015cf8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015cfa:	005b      	lsls	r3, r3, #1
 8015cfc:	b29b      	uxth	r3, r3
 8015cfe:	e001      	b.n	8015d04 <tcp_process+0x47c>
 8015d00:	f241 131c 	movw	r3, #4380	@ 0x111c
 8015d04:	687a      	ldr	r2, [r7, #4]
 8015d06:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8015d0a:	4b4e      	ldr	r3, [pc, #312]	@ (8015e44 <tcp_process+0x5bc>)
 8015d0c:	781b      	ldrb	r3, [r3, #0]
 8015d0e:	f003 0320 	and.w	r3, r3, #32
 8015d12:	2b00      	cmp	r3, #0
 8015d14:	d037      	beq.n	8015d86 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8015d16:	687b      	ldr	r3, [r7, #4]
 8015d18:	8b5b      	ldrh	r3, [r3, #26]
 8015d1a:	f043 0302 	orr.w	r3, r3, #2
 8015d1e:	b29a      	uxth	r2, r3
 8015d20:	687b      	ldr	r3, [r7, #4]
 8015d22:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8015d24:	687b      	ldr	r3, [r7, #4]
 8015d26:	2207      	movs	r2, #7
 8015d28:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8015d2a:	e02c      	b.n	8015d86 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015d2c:	4b3b      	ldr	r3, [pc, #236]	@ (8015e1c <tcp_process+0x594>)
 8015d2e:	6819      	ldr	r1, [r3, #0]
 8015d30:	4b3b      	ldr	r3, [pc, #236]	@ (8015e20 <tcp_process+0x598>)
 8015d32:	881b      	ldrh	r3, [r3, #0]
 8015d34:	461a      	mov	r2, r3
 8015d36:	4b3b      	ldr	r3, [pc, #236]	@ (8015e24 <tcp_process+0x59c>)
 8015d38:	681b      	ldr	r3, [r3, #0]
 8015d3a:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015d3c:	4b3a      	ldr	r3, [pc, #232]	@ (8015e28 <tcp_process+0x5a0>)
 8015d3e:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015d40:	885b      	ldrh	r3, [r3, #2]
 8015d42:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015d44:	4a38      	ldr	r2, [pc, #224]	@ (8015e28 <tcp_process+0x5a0>)
 8015d46:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015d48:	8812      	ldrh	r2, [r2, #0]
 8015d4a:	b292      	uxth	r2, r2
 8015d4c:	9202      	str	r2, [sp, #8]
 8015d4e:	9301      	str	r3, [sp, #4]
 8015d50:	4b36      	ldr	r3, [pc, #216]	@ (8015e2c <tcp_process+0x5a4>)
 8015d52:	9300      	str	r3, [sp, #0]
 8015d54:	4b36      	ldr	r3, [pc, #216]	@ (8015e30 <tcp_process+0x5a8>)
 8015d56:	4602      	mov	r2, r0
 8015d58:	6878      	ldr	r0, [r7, #4]
 8015d5a:	f003 f823 	bl	8018da4 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8015d5e:	e167      	b.n	8016030 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8015d60:	4b2d      	ldr	r3, [pc, #180]	@ (8015e18 <tcp_process+0x590>)
 8015d62:	781b      	ldrb	r3, [r3, #0]
 8015d64:	f003 0302 	and.w	r3, r3, #2
 8015d68:	2b00      	cmp	r3, #0
 8015d6a:	f000 8161 	beq.w	8016030 <tcp_process+0x7a8>
 8015d6e:	687b      	ldr	r3, [r7, #4]
 8015d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015d72:	1e5a      	subs	r2, r3, #1
 8015d74:	4b2b      	ldr	r3, [pc, #172]	@ (8015e24 <tcp_process+0x59c>)
 8015d76:	681b      	ldr	r3, [r3, #0]
 8015d78:	429a      	cmp	r2, r3
 8015d7a:	f040 8159 	bne.w	8016030 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8015d7e:	6878      	ldr	r0, [r7, #4]
 8015d80:	f002 fe0a 	bl	8018998 <tcp_rexmit>
      break;
 8015d84:	e154      	b.n	8016030 <tcp_process+0x7a8>
 8015d86:	e153      	b.n	8016030 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8015d88:	6878      	ldr	r0, [r7, #4]
 8015d8a:	f000 fa71 	bl	8016270 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8015d8e:	4b2d      	ldr	r3, [pc, #180]	@ (8015e44 <tcp_process+0x5bc>)
 8015d90:	781b      	ldrb	r3, [r3, #0]
 8015d92:	f003 0320 	and.w	r3, r3, #32
 8015d96:	2b00      	cmp	r3, #0
 8015d98:	f000 814c 	beq.w	8016034 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8015d9c:	687b      	ldr	r3, [r7, #4]
 8015d9e:	8b5b      	ldrh	r3, [r3, #26]
 8015da0:	f043 0302 	orr.w	r3, r3, #2
 8015da4:	b29a      	uxth	r2, r3
 8015da6:	687b      	ldr	r3, [r7, #4]
 8015da8:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8015daa:	687b      	ldr	r3, [r7, #4]
 8015dac:	2207      	movs	r2, #7
 8015dae:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015db0:	e140      	b.n	8016034 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8015db2:	6878      	ldr	r0, [r7, #4]
 8015db4:	f000 fa5c 	bl	8016270 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8015db8:	4b22      	ldr	r3, [pc, #136]	@ (8015e44 <tcp_process+0x5bc>)
 8015dba:	781b      	ldrb	r3, [r3, #0]
 8015dbc:	f003 0320 	and.w	r3, r3, #32
 8015dc0:	2b00      	cmp	r3, #0
 8015dc2:	d071      	beq.n	8015ea8 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8015dc4:	4b14      	ldr	r3, [pc, #80]	@ (8015e18 <tcp_process+0x590>)
 8015dc6:	781b      	ldrb	r3, [r3, #0]
 8015dc8:	f003 0310 	and.w	r3, r3, #16
 8015dcc:	2b00      	cmp	r3, #0
 8015dce:	d060      	beq.n	8015e92 <tcp_process+0x60a>
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8015dd4:	4b11      	ldr	r3, [pc, #68]	@ (8015e1c <tcp_process+0x594>)
 8015dd6:	681b      	ldr	r3, [r3, #0]
 8015dd8:	429a      	cmp	r2, r3
 8015dda:	d15a      	bne.n	8015e92 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8015de0:	2b00      	cmp	r3, #0
 8015de2:	d156      	bne.n	8015e92 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	8b5b      	ldrh	r3, [r3, #26]
 8015de8:	f043 0302 	orr.w	r3, r3, #2
 8015dec:	b29a      	uxth	r2, r3
 8015dee:	687b      	ldr	r3, [r7, #4]
 8015df0:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8015df2:	6878      	ldr	r0, [r7, #4]
 8015df4:	f7fe fdbc 	bl	8014970 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8015df8:	4b13      	ldr	r3, [pc, #76]	@ (8015e48 <tcp_process+0x5c0>)
 8015dfa:	681b      	ldr	r3, [r3, #0]
 8015dfc:	687a      	ldr	r2, [r7, #4]
 8015dfe:	429a      	cmp	r2, r3
 8015e00:	d105      	bne.n	8015e0e <tcp_process+0x586>
 8015e02:	4b11      	ldr	r3, [pc, #68]	@ (8015e48 <tcp_process+0x5c0>)
 8015e04:	681b      	ldr	r3, [r3, #0]
 8015e06:	68db      	ldr	r3, [r3, #12]
 8015e08:	4a0f      	ldr	r2, [pc, #60]	@ (8015e48 <tcp_process+0x5c0>)
 8015e0a:	6013      	str	r3, [r2, #0]
 8015e0c:	e02e      	b.n	8015e6c <tcp_process+0x5e4>
 8015e0e:	4b0e      	ldr	r3, [pc, #56]	@ (8015e48 <tcp_process+0x5c0>)
 8015e10:	681b      	ldr	r3, [r3, #0]
 8015e12:	617b      	str	r3, [r7, #20]
 8015e14:	e027      	b.n	8015e66 <tcp_process+0x5de>
 8015e16:	bf00      	nop
 8015e18:	2000f380 	.word	0x2000f380
 8015e1c:	2000f378 	.word	0x2000f378
 8015e20:	2000f37e 	.word	0x2000f37e
 8015e24:	2000f374 	.word	0x2000f374
 8015e28:	2000f364 	.word	0x2000f364
 8015e2c:	2000c1d0 	.word	0x2000c1d0
 8015e30:	2000c1d4 	.word	0x2000c1d4
 8015e34:	08023460 	.word	0x08023460
 8015e38:	08023700 	.word	0x08023700
 8015e3c:	080234ac 	.word	0x080234ac
 8015e40:	2000f37c 	.word	0x2000f37c
 8015e44:	2000f381 	.word	0x2000f381
 8015e48:	2000f348 	.word	0x2000f348
 8015e4c:	697b      	ldr	r3, [r7, #20]
 8015e4e:	68db      	ldr	r3, [r3, #12]
 8015e50:	687a      	ldr	r2, [r7, #4]
 8015e52:	429a      	cmp	r2, r3
 8015e54:	d104      	bne.n	8015e60 <tcp_process+0x5d8>
 8015e56:	687b      	ldr	r3, [r7, #4]
 8015e58:	68da      	ldr	r2, [r3, #12]
 8015e5a:	697b      	ldr	r3, [r7, #20]
 8015e5c:	60da      	str	r2, [r3, #12]
 8015e5e:	e005      	b.n	8015e6c <tcp_process+0x5e4>
 8015e60:	697b      	ldr	r3, [r7, #20]
 8015e62:	68db      	ldr	r3, [r3, #12]
 8015e64:	617b      	str	r3, [r7, #20]
 8015e66:	697b      	ldr	r3, [r7, #20]
 8015e68:	2b00      	cmp	r3, #0
 8015e6a:	d1ef      	bne.n	8015e4c <tcp_process+0x5c4>
 8015e6c:	687b      	ldr	r3, [r7, #4]
 8015e6e:	2200      	movs	r2, #0
 8015e70:	60da      	str	r2, [r3, #12]
 8015e72:	4b77      	ldr	r3, [pc, #476]	@ (8016050 <tcp_process+0x7c8>)
 8015e74:	2201      	movs	r2, #1
 8015e76:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8015e78:	687b      	ldr	r3, [r7, #4]
 8015e7a:	220a      	movs	r2, #10
 8015e7c:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8015e7e:	4b75      	ldr	r3, [pc, #468]	@ (8016054 <tcp_process+0x7cc>)
 8015e80:	681a      	ldr	r2, [r3, #0]
 8015e82:	687b      	ldr	r3, [r7, #4]
 8015e84:	60da      	str	r2, [r3, #12]
 8015e86:	4a73      	ldr	r2, [pc, #460]	@ (8016054 <tcp_process+0x7cc>)
 8015e88:	687b      	ldr	r3, [r7, #4]
 8015e8a:	6013      	str	r3, [r2, #0]
 8015e8c:	f003 f94c 	bl	8019128 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8015e90:	e0d2      	b.n	8016038 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8015e92:	687b      	ldr	r3, [r7, #4]
 8015e94:	8b5b      	ldrh	r3, [r3, #26]
 8015e96:	f043 0302 	orr.w	r3, r3, #2
 8015e9a:	b29a      	uxth	r2, r3
 8015e9c:	687b      	ldr	r3, [r7, #4]
 8015e9e:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8015ea0:	687b      	ldr	r3, [r7, #4]
 8015ea2:	2208      	movs	r2, #8
 8015ea4:	751a      	strb	r2, [r3, #20]
      break;
 8015ea6:	e0c7      	b.n	8016038 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8015ea8:	4b6b      	ldr	r3, [pc, #428]	@ (8016058 <tcp_process+0x7d0>)
 8015eaa:	781b      	ldrb	r3, [r3, #0]
 8015eac:	f003 0310 	and.w	r3, r3, #16
 8015eb0:	2b00      	cmp	r3, #0
 8015eb2:	f000 80c1 	beq.w	8016038 <tcp_process+0x7b0>
 8015eb6:	687b      	ldr	r3, [r7, #4]
 8015eb8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8015eba:	4b68      	ldr	r3, [pc, #416]	@ (801605c <tcp_process+0x7d4>)
 8015ebc:	681b      	ldr	r3, [r3, #0]
 8015ebe:	429a      	cmp	r2, r3
 8015ec0:	f040 80ba 	bne.w	8016038 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8015ec4:	687b      	ldr	r3, [r7, #4]
 8015ec6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8015ec8:	2b00      	cmp	r3, #0
 8015eca:	f040 80b5 	bne.w	8016038 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8015ece:	687b      	ldr	r3, [r7, #4]
 8015ed0:	2206      	movs	r2, #6
 8015ed2:	751a      	strb	r2, [r3, #20]
      break;
 8015ed4:	e0b0      	b.n	8016038 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8015ed6:	6878      	ldr	r0, [r7, #4]
 8015ed8:	f000 f9ca 	bl	8016270 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8015edc:	4b60      	ldr	r3, [pc, #384]	@ (8016060 <tcp_process+0x7d8>)
 8015ede:	781b      	ldrb	r3, [r3, #0]
 8015ee0:	f003 0320 	and.w	r3, r3, #32
 8015ee4:	2b00      	cmp	r3, #0
 8015ee6:	f000 80a9 	beq.w	801603c <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8015eea:	687b      	ldr	r3, [r7, #4]
 8015eec:	8b5b      	ldrh	r3, [r3, #26]
 8015eee:	f043 0302 	orr.w	r3, r3, #2
 8015ef2:	b29a      	uxth	r2, r3
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8015ef8:	6878      	ldr	r0, [r7, #4]
 8015efa:	f7fe fd39 	bl	8014970 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8015efe:	4b59      	ldr	r3, [pc, #356]	@ (8016064 <tcp_process+0x7dc>)
 8015f00:	681b      	ldr	r3, [r3, #0]
 8015f02:	687a      	ldr	r2, [r7, #4]
 8015f04:	429a      	cmp	r2, r3
 8015f06:	d105      	bne.n	8015f14 <tcp_process+0x68c>
 8015f08:	4b56      	ldr	r3, [pc, #344]	@ (8016064 <tcp_process+0x7dc>)
 8015f0a:	681b      	ldr	r3, [r3, #0]
 8015f0c:	68db      	ldr	r3, [r3, #12]
 8015f0e:	4a55      	ldr	r2, [pc, #340]	@ (8016064 <tcp_process+0x7dc>)
 8015f10:	6013      	str	r3, [r2, #0]
 8015f12:	e013      	b.n	8015f3c <tcp_process+0x6b4>
 8015f14:	4b53      	ldr	r3, [pc, #332]	@ (8016064 <tcp_process+0x7dc>)
 8015f16:	681b      	ldr	r3, [r3, #0]
 8015f18:	613b      	str	r3, [r7, #16]
 8015f1a:	e00c      	b.n	8015f36 <tcp_process+0x6ae>
 8015f1c:	693b      	ldr	r3, [r7, #16]
 8015f1e:	68db      	ldr	r3, [r3, #12]
 8015f20:	687a      	ldr	r2, [r7, #4]
 8015f22:	429a      	cmp	r2, r3
 8015f24:	d104      	bne.n	8015f30 <tcp_process+0x6a8>
 8015f26:	687b      	ldr	r3, [r7, #4]
 8015f28:	68da      	ldr	r2, [r3, #12]
 8015f2a:	693b      	ldr	r3, [r7, #16]
 8015f2c:	60da      	str	r2, [r3, #12]
 8015f2e:	e005      	b.n	8015f3c <tcp_process+0x6b4>
 8015f30:	693b      	ldr	r3, [r7, #16]
 8015f32:	68db      	ldr	r3, [r3, #12]
 8015f34:	613b      	str	r3, [r7, #16]
 8015f36:	693b      	ldr	r3, [r7, #16]
 8015f38:	2b00      	cmp	r3, #0
 8015f3a:	d1ef      	bne.n	8015f1c <tcp_process+0x694>
 8015f3c:	687b      	ldr	r3, [r7, #4]
 8015f3e:	2200      	movs	r2, #0
 8015f40:	60da      	str	r2, [r3, #12]
 8015f42:	4b43      	ldr	r3, [pc, #268]	@ (8016050 <tcp_process+0x7c8>)
 8015f44:	2201      	movs	r2, #1
 8015f46:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8015f48:	687b      	ldr	r3, [r7, #4]
 8015f4a:	220a      	movs	r2, #10
 8015f4c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8015f4e:	4b41      	ldr	r3, [pc, #260]	@ (8016054 <tcp_process+0x7cc>)
 8015f50:	681a      	ldr	r2, [r3, #0]
 8015f52:	687b      	ldr	r3, [r7, #4]
 8015f54:	60da      	str	r2, [r3, #12]
 8015f56:	4a3f      	ldr	r2, [pc, #252]	@ (8016054 <tcp_process+0x7cc>)
 8015f58:	687b      	ldr	r3, [r7, #4]
 8015f5a:	6013      	str	r3, [r2, #0]
 8015f5c:	f003 f8e4 	bl	8019128 <tcp_timer_needed>
      }
      break;
 8015f60:	e06c      	b.n	801603c <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8015f62:	6878      	ldr	r0, [r7, #4]
 8015f64:	f000 f984 	bl	8016270 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8015f68:	4b3b      	ldr	r3, [pc, #236]	@ (8016058 <tcp_process+0x7d0>)
 8015f6a:	781b      	ldrb	r3, [r3, #0]
 8015f6c:	f003 0310 	and.w	r3, r3, #16
 8015f70:	2b00      	cmp	r3, #0
 8015f72:	d065      	beq.n	8016040 <tcp_process+0x7b8>
 8015f74:	687b      	ldr	r3, [r7, #4]
 8015f76:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8015f78:	4b38      	ldr	r3, [pc, #224]	@ (801605c <tcp_process+0x7d4>)
 8015f7a:	681b      	ldr	r3, [r3, #0]
 8015f7c:	429a      	cmp	r2, r3
 8015f7e:	d15f      	bne.n	8016040 <tcp_process+0x7b8>
 8015f80:	687b      	ldr	r3, [r7, #4]
 8015f82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015f84:	2b00      	cmp	r3, #0
 8015f86:	d15b      	bne.n	8016040 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8015f88:	6878      	ldr	r0, [r7, #4]
 8015f8a:	f7fe fcf1 	bl	8014970 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8015f8e:	4b35      	ldr	r3, [pc, #212]	@ (8016064 <tcp_process+0x7dc>)
 8015f90:	681b      	ldr	r3, [r3, #0]
 8015f92:	687a      	ldr	r2, [r7, #4]
 8015f94:	429a      	cmp	r2, r3
 8015f96:	d105      	bne.n	8015fa4 <tcp_process+0x71c>
 8015f98:	4b32      	ldr	r3, [pc, #200]	@ (8016064 <tcp_process+0x7dc>)
 8015f9a:	681b      	ldr	r3, [r3, #0]
 8015f9c:	68db      	ldr	r3, [r3, #12]
 8015f9e:	4a31      	ldr	r2, [pc, #196]	@ (8016064 <tcp_process+0x7dc>)
 8015fa0:	6013      	str	r3, [r2, #0]
 8015fa2:	e013      	b.n	8015fcc <tcp_process+0x744>
 8015fa4:	4b2f      	ldr	r3, [pc, #188]	@ (8016064 <tcp_process+0x7dc>)
 8015fa6:	681b      	ldr	r3, [r3, #0]
 8015fa8:	60fb      	str	r3, [r7, #12]
 8015faa:	e00c      	b.n	8015fc6 <tcp_process+0x73e>
 8015fac:	68fb      	ldr	r3, [r7, #12]
 8015fae:	68db      	ldr	r3, [r3, #12]
 8015fb0:	687a      	ldr	r2, [r7, #4]
 8015fb2:	429a      	cmp	r2, r3
 8015fb4:	d104      	bne.n	8015fc0 <tcp_process+0x738>
 8015fb6:	687b      	ldr	r3, [r7, #4]
 8015fb8:	68da      	ldr	r2, [r3, #12]
 8015fba:	68fb      	ldr	r3, [r7, #12]
 8015fbc:	60da      	str	r2, [r3, #12]
 8015fbe:	e005      	b.n	8015fcc <tcp_process+0x744>
 8015fc0:	68fb      	ldr	r3, [r7, #12]
 8015fc2:	68db      	ldr	r3, [r3, #12]
 8015fc4:	60fb      	str	r3, [r7, #12]
 8015fc6:	68fb      	ldr	r3, [r7, #12]
 8015fc8:	2b00      	cmp	r3, #0
 8015fca:	d1ef      	bne.n	8015fac <tcp_process+0x724>
 8015fcc:	687b      	ldr	r3, [r7, #4]
 8015fce:	2200      	movs	r2, #0
 8015fd0:	60da      	str	r2, [r3, #12]
 8015fd2:	4b1f      	ldr	r3, [pc, #124]	@ (8016050 <tcp_process+0x7c8>)
 8015fd4:	2201      	movs	r2, #1
 8015fd6:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8015fd8:	687b      	ldr	r3, [r7, #4]
 8015fda:	220a      	movs	r2, #10
 8015fdc:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8015fde:	4b1d      	ldr	r3, [pc, #116]	@ (8016054 <tcp_process+0x7cc>)
 8015fe0:	681a      	ldr	r2, [r3, #0]
 8015fe2:	687b      	ldr	r3, [r7, #4]
 8015fe4:	60da      	str	r2, [r3, #12]
 8015fe6:	4a1b      	ldr	r2, [pc, #108]	@ (8016054 <tcp_process+0x7cc>)
 8015fe8:	687b      	ldr	r3, [r7, #4]
 8015fea:	6013      	str	r3, [r2, #0]
 8015fec:	f003 f89c 	bl	8019128 <tcp_timer_needed>
      }
      break;
 8015ff0:	e026      	b.n	8016040 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8015ff2:	6878      	ldr	r0, [r7, #4]
 8015ff4:	f000 f93c 	bl	8016270 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8015ff8:	4b17      	ldr	r3, [pc, #92]	@ (8016058 <tcp_process+0x7d0>)
 8015ffa:	781b      	ldrb	r3, [r3, #0]
 8015ffc:	f003 0310 	and.w	r3, r3, #16
 8016000:	2b00      	cmp	r3, #0
 8016002:	d01f      	beq.n	8016044 <tcp_process+0x7bc>
 8016004:	687b      	ldr	r3, [r7, #4]
 8016006:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016008:	4b14      	ldr	r3, [pc, #80]	@ (801605c <tcp_process+0x7d4>)
 801600a:	681b      	ldr	r3, [r3, #0]
 801600c:	429a      	cmp	r2, r3
 801600e:	d119      	bne.n	8016044 <tcp_process+0x7bc>
 8016010:	687b      	ldr	r3, [r7, #4]
 8016012:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016014:	2b00      	cmp	r3, #0
 8016016:	d115      	bne.n	8016044 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8016018:	4b11      	ldr	r3, [pc, #68]	@ (8016060 <tcp_process+0x7d8>)
 801601a:	781b      	ldrb	r3, [r3, #0]
 801601c:	f043 0310 	orr.w	r3, r3, #16
 8016020:	b2da      	uxtb	r2, r3
 8016022:	4b0f      	ldr	r3, [pc, #60]	@ (8016060 <tcp_process+0x7d8>)
 8016024:	701a      	strb	r2, [r3, #0]
      }
      break;
 8016026:	e00d      	b.n	8016044 <tcp_process+0x7bc>
    default:
      break;
 8016028:	bf00      	nop
 801602a:	e00c      	b.n	8016046 <tcp_process+0x7be>
      break;
 801602c:	bf00      	nop
 801602e:	e00a      	b.n	8016046 <tcp_process+0x7be>
      break;
 8016030:	bf00      	nop
 8016032:	e008      	b.n	8016046 <tcp_process+0x7be>
      break;
 8016034:	bf00      	nop
 8016036:	e006      	b.n	8016046 <tcp_process+0x7be>
      break;
 8016038:	bf00      	nop
 801603a:	e004      	b.n	8016046 <tcp_process+0x7be>
      break;
 801603c:	bf00      	nop
 801603e:	e002      	b.n	8016046 <tcp_process+0x7be>
      break;
 8016040:	bf00      	nop
 8016042:	e000      	b.n	8016046 <tcp_process+0x7be>
      break;
 8016044:	bf00      	nop
  }
  return ERR_OK;
 8016046:	2300      	movs	r3, #0
}
 8016048:	4618      	mov	r0, r3
 801604a:	3724      	adds	r7, #36	@ 0x24
 801604c:	46bd      	mov	sp, r7
 801604e:	bd90      	pop	{r4, r7, pc}
 8016050:	2000f350 	.word	0x2000f350
 8016054:	2000f34c 	.word	0x2000f34c
 8016058:	2000f380 	.word	0x2000f380
 801605c:	2000f378 	.word	0x2000f378
 8016060:	2000f381 	.word	0x2000f381
 8016064:	2000f348 	.word	0x2000f348

08016068 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8016068:	b590      	push	{r4, r7, lr}
 801606a:	b085      	sub	sp, #20
 801606c:	af00      	add	r7, sp, #0
 801606e:	6078      	str	r0, [r7, #4]
 8016070:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8016072:	687b      	ldr	r3, [r7, #4]
 8016074:	2b00      	cmp	r3, #0
 8016076:	d106      	bne.n	8016086 <tcp_oos_insert_segment+0x1e>
 8016078:	4b3b      	ldr	r3, [pc, #236]	@ (8016168 <tcp_oos_insert_segment+0x100>)
 801607a:	f240 421f 	movw	r2, #1055	@ 0x41f
 801607e:	493b      	ldr	r1, [pc, #236]	@ (801616c <tcp_oos_insert_segment+0x104>)
 8016080:	483b      	ldr	r0, [pc, #236]	@ (8016170 <tcp_oos_insert_segment+0x108>)
 8016082:	f008 f9a7 	bl	801e3d4 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8016086:	687b      	ldr	r3, [r7, #4]
 8016088:	68db      	ldr	r3, [r3, #12]
 801608a:	899b      	ldrh	r3, [r3, #12]
 801608c:	b29b      	uxth	r3, r3
 801608e:	4618      	mov	r0, r3
 8016090:	f7fa fe12 	bl	8010cb8 <lwip_htons>
 8016094:	4603      	mov	r3, r0
 8016096:	b2db      	uxtb	r3, r3
 8016098:	f003 0301 	and.w	r3, r3, #1
 801609c:	2b00      	cmp	r3, #0
 801609e:	d028      	beq.n	80160f2 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80160a0:	6838      	ldr	r0, [r7, #0]
 80160a2:	f7fe f995 	bl	80143d0 <tcp_segs_free>
    next = NULL;
 80160a6:	2300      	movs	r3, #0
 80160a8:	603b      	str	r3, [r7, #0]
 80160aa:	e056      	b.n	801615a <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80160ac:	683b      	ldr	r3, [r7, #0]
 80160ae:	68db      	ldr	r3, [r3, #12]
 80160b0:	899b      	ldrh	r3, [r3, #12]
 80160b2:	b29b      	uxth	r3, r3
 80160b4:	4618      	mov	r0, r3
 80160b6:	f7fa fdff 	bl	8010cb8 <lwip_htons>
 80160ba:	4603      	mov	r3, r0
 80160bc:	b2db      	uxtb	r3, r3
 80160be:	f003 0301 	and.w	r3, r3, #1
 80160c2:	2b00      	cmp	r3, #0
 80160c4:	d00d      	beq.n	80160e2 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80160c6:	687b      	ldr	r3, [r7, #4]
 80160c8:	68db      	ldr	r3, [r3, #12]
 80160ca:	899b      	ldrh	r3, [r3, #12]
 80160cc:	b29c      	uxth	r4, r3
 80160ce:	2001      	movs	r0, #1
 80160d0:	f7fa fdf2 	bl	8010cb8 <lwip_htons>
 80160d4:	4603      	mov	r3, r0
 80160d6:	461a      	mov	r2, r3
 80160d8:	687b      	ldr	r3, [r7, #4]
 80160da:	68db      	ldr	r3, [r3, #12]
 80160dc:	4322      	orrs	r2, r4
 80160de:	b292      	uxth	r2, r2
 80160e0:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80160e2:	683b      	ldr	r3, [r7, #0]
 80160e4:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80160e6:	683b      	ldr	r3, [r7, #0]
 80160e8:	681b      	ldr	r3, [r3, #0]
 80160ea:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80160ec:	68f8      	ldr	r0, [r7, #12]
 80160ee:	f7fe f984 	bl	80143fa <tcp_seg_free>
    while (next &&
 80160f2:	683b      	ldr	r3, [r7, #0]
 80160f4:	2b00      	cmp	r3, #0
 80160f6:	d00e      	beq.n	8016116 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80160f8:	687b      	ldr	r3, [r7, #4]
 80160fa:	891b      	ldrh	r3, [r3, #8]
 80160fc:	461a      	mov	r2, r3
 80160fe:	4b1d      	ldr	r3, [pc, #116]	@ (8016174 <tcp_oos_insert_segment+0x10c>)
 8016100:	681b      	ldr	r3, [r3, #0]
 8016102:	441a      	add	r2, r3
 8016104:	683b      	ldr	r3, [r7, #0]
 8016106:	68db      	ldr	r3, [r3, #12]
 8016108:	685b      	ldr	r3, [r3, #4]
 801610a:	6839      	ldr	r1, [r7, #0]
 801610c:	8909      	ldrh	r1, [r1, #8]
 801610e:	440b      	add	r3, r1
 8016110:	1ad3      	subs	r3, r2, r3
    while (next &&
 8016112:	2b00      	cmp	r3, #0
 8016114:	daca      	bge.n	80160ac <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8016116:	683b      	ldr	r3, [r7, #0]
 8016118:	2b00      	cmp	r3, #0
 801611a:	d01e      	beq.n	801615a <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801611c:	687b      	ldr	r3, [r7, #4]
 801611e:	891b      	ldrh	r3, [r3, #8]
 8016120:	461a      	mov	r2, r3
 8016122:	4b14      	ldr	r3, [pc, #80]	@ (8016174 <tcp_oos_insert_segment+0x10c>)
 8016124:	681b      	ldr	r3, [r3, #0]
 8016126:	441a      	add	r2, r3
 8016128:	683b      	ldr	r3, [r7, #0]
 801612a:	68db      	ldr	r3, [r3, #12]
 801612c:	685b      	ldr	r3, [r3, #4]
 801612e:	1ad3      	subs	r3, r2, r3
    if (next &&
 8016130:	2b00      	cmp	r3, #0
 8016132:	dd12      	ble.n	801615a <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8016134:	683b      	ldr	r3, [r7, #0]
 8016136:	68db      	ldr	r3, [r3, #12]
 8016138:	685b      	ldr	r3, [r3, #4]
 801613a:	b29a      	uxth	r2, r3
 801613c:	4b0d      	ldr	r3, [pc, #52]	@ (8016174 <tcp_oos_insert_segment+0x10c>)
 801613e:	681b      	ldr	r3, [r3, #0]
 8016140:	b29b      	uxth	r3, r3
 8016142:	1ad3      	subs	r3, r2, r3
 8016144:	b29a      	uxth	r2, r3
 8016146:	687b      	ldr	r3, [r7, #4]
 8016148:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801614a:	687b      	ldr	r3, [r7, #4]
 801614c:	685a      	ldr	r2, [r3, #4]
 801614e:	687b      	ldr	r3, [r7, #4]
 8016150:	891b      	ldrh	r3, [r3, #8]
 8016152:	4619      	mov	r1, r3
 8016154:	4610      	mov	r0, r2
 8016156:	f7fc f853 	bl	8012200 <pbuf_realloc>
    }
  }
  cseg->next = next;
 801615a:	687b      	ldr	r3, [r7, #4]
 801615c:	683a      	ldr	r2, [r7, #0]
 801615e:	601a      	str	r2, [r3, #0]
}
 8016160:	bf00      	nop
 8016162:	3714      	adds	r7, #20
 8016164:	46bd      	mov	sp, r7
 8016166:	bd90      	pop	{r4, r7, pc}
 8016168:	08023460 	.word	0x08023460
 801616c:	08023720 	.word	0x08023720
 8016170:	080234ac 	.word	0x080234ac
 8016174:	2000f374 	.word	0x2000f374

08016178 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8016178:	b5b0      	push	{r4, r5, r7, lr}
 801617a:	b086      	sub	sp, #24
 801617c:	af00      	add	r7, sp, #0
 801617e:	60f8      	str	r0, [r7, #12]
 8016180:	60b9      	str	r1, [r7, #8]
 8016182:	607a      	str	r2, [r7, #4]
 8016184:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8016186:	e03e      	b.n	8016206 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8016188:	68bb      	ldr	r3, [r7, #8]
 801618a:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 801618c:	68bb      	ldr	r3, [r7, #8]
 801618e:	681b      	ldr	r3, [r3, #0]
 8016190:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8016192:	697b      	ldr	r3, [r7, #20]
 8016194:	685b      	ldr	r3, [r3, #4]
 8016196:	4618      	mov	r0, r3
 8016198:	f7fc fa78 	bl	801268c <pbuf_clen>
 801619c:	4603      	mov	r3, r0
 801619e:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80161a0:	68fb      	ldr	r3, [r7, #12]
 80161a2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80161a6:	8a7a      	ldrh	r2, [r7, #18]
 80161a8:	429a      	cmp	r2, r3
 80161aa:	d906      	bls.n	80161ba <tcp_free_acked_segments+0x42>
 80161ac:	4b2a      	ldr	r3, [pc, #168]	@ (8016258 <tcp_free_acked_segments+0xe0>)
 80161ae:	f240 4257 	movw	r2, #1111	@ 0x457
 80161b2:	492a      	ldr	r1, [pc, #168]	@ (801625c <tcp_free_acked_segments+0xe4>)
 80161b4:	482a      	ldr	r0, [pc, #168]	@ (8016260 <tcp_free_acked_segments+0xe8>)
 80161b6:	f008 f90d 	bl	801e3d4 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80161ba:	68fb      	ldr	r3, [r7, #12]
 80161bc:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 80161c0:	8a7b      	ldrh	r3, [r7, #18]
 80161c2:	1ad3      	subs	r3, r2, r3
 80161c4:	b29a      	uxth	r2, r3
 80161c6:	68fb      	ldr	r3, [r7, #12]
 80161c8:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80161cc:	697b      	ldr	r3, [r7, #20]
 80161ce:	891a      	ldrh	r2, [r3, #8]
 80161d0:	4b24      	ldr	r3, [pc, #144]	@ (8016264 <tcp_free_acked_segments+0xec>)
 80161d2:	881b      	ldrh	r3, [r3, #0]
 80161d4:	4413      	add	r3, r2
 80161d6:	b29a      	uxth	r2, r3
 80161d8:	4b22      	ldr	r3, [pc, #136]	@ (8016264 <tcp_free_acked_segments+0xec>)
 80161da:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80161dc:	6978      	ldr	r0, [r7, #20]
 80161de:	f7fe f90c 	bl	80143fa <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 80161e2:	68fb      	ldr	r3, [r7, #12]
 80161e4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80161e8:	2b00      	cmp	r3, #0
 80161ea:	d00c      	beq.n	8016206 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80161ec:	68bb      	ldr	r3, [r7, #8]
 80161ee:	2b00      	cmp	r3, #0
 80161f0:	d109      	bne.n	8016206 <tcp_free_acked_segments+0x8e>
 80161f2:	683b      	ldr	r3, [r7, #0]
 80161f4:	2b00      	cmp	r3, #0
 80161f6:	d106      	bne.n	8016206 <tcp_free_acked_segments+0x8e>
 80161f8:	4b17      	ldr	r3, [pc, #92]	@ (8016258 <tcp_free_acked_segments+0xe0>)
 80161fa:	f240 4261 	movw	r2, #1121	@ 0x461
 80161fe:	491a      	ldr	r1, [pc, #104]	@ (8016268 <tcp_free_acked_segments+0xf0>)
 8016200:	4817      	ldr	r0, [pc, #92]	@ (8016260 <tcp_free_acked_segments+0xe8>)
 8016202:	f008 f8e7 	bl	801e3d4 <iprintf>
  while (seg_list != NULL &&
 8016206:	68bb      	ldr	r3, [r7, #8]
 8016208:	2b00      	cmp	r3, #0
 801620a:	d020      	beq.n	801624e <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801620c:	68bb      	ldr	r3, [r7, #8]
 801620e:	68db      	ldr	r3, [r3, #12]
 8016210:	685b      	ldr	r3, [r3, #4]
 8016212:	4618      	mov	r0, r3
 8016214:	f7fa fd66 	bl	8010ce4 <lwip_htonl>
 8016218:	4604      	mov	r4, r0
 801621a:	68bb      	ldr	r3, [r7, #8]
 801621c:	891b      	ldrh	r3, [r3, #8]
 801621e:	461d      	mov	r5, r3
 8016220:	68bb      	ldr	r3, [r7, #8]
 8016222:	68db      	ldr	r3, [r3, #12]
 8016224:	899b      	ldrh	r3, [r3, #12]
 8016226:	b29b      	uxth	r3, r3
 8016228:	4618      	mov	r0, r3
 801622a:	f7fa fd45 	bl	8010cb8 <lwip_htons>
 801622e:	4603      	mov	r3, r0
 8016230:	b2db      	uxtb	r3, r3
 8016232:	f003 0303 	and.w	r3, r3, #3
 8016236:	2b00      	cmp	r3, #0
 8016238:	d001      	beq.n	801623e <tcp_free_acked_segments+0xc6>
 801623a:	2301      	movs	r3, #1
 801623c:	e000      	b.n	8016240 <tcp_free_acked_segments+0xc8>
 801623e:	2300      	movs	r3, #0
 8016240:	442b      	add	r3, r5
 8016242:	18e2      	adds	r2, r4, r3
 8016244:	4b09      	ldr	r3, [pc, #36]	@ (801626c <tcp_free_acked_segments+0xf4>)
 8016246:	681b      	ldr	r3, [r3, #0]
 8016248:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 801624a:	2b00      	cmp	r3, #0
 801624c:	dd9c      	ble.n	8016188 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 801624e:	68bb      	ldr	r3, [r7, #8]
}
 8016250:	4618      	mov	r0, r3
 8016252:	3718      	adds	r7, #24
 8016254:	46bd      	mov	sp, r7
 8016256:	bdb0      	pop	{r4, r5, r7, pc}
 8016258:	08023460 	.word	0x08023460
 801625c:	08023748 	.word	0x08023748
 8016260:	080234ac 	.word	0x080234ac
 8016264:	2000f37c 	.word	0x2000f37c
 8016268:	08023770 	.word	0x08023770
 801626c:	2000f378 	.word	0x2000f378

08016270 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8016270:	b5b0      	push	{r4, r5, r7, lr}
 8016272:	b094      	sub	sp, #80	@ 0x50
 8016274:	af00      	add	r7, sp, #0
 8016276:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8016278:	2300      	movs	r3, #0
 801627a:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801627c:	687b      	ldr	r3, [r7, #4]
 801627e:	2b00      	cmp	r3, #0
 8016280:	d106      	bne.n	8016290 <tcp_receive+0x20>
 8016282:	4b91      	ldr	r3, [pc, #580]	@ (80164c8 <tcp_receive+0x258>)
 8016284:	f240 427b 	movw	r2, #1147	@ 0x47b
 8016288:	4990      	ldr	r1, [pc, #576]	@ (80164cc <tcp_receive+0x25c>)
 801628a:	4891      	ldr	r0, [pc, #580]	@ (80164d0 <tcp_receive+0x260>)
 801628c:	f008 f8a2 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8016290:	687b      	ldr	r3, [r7, #4]
 8016292:	7d1b      	ldrb	r3, [r3, #20]
 8016294:	2b03      	cmp	r3, #3
 8016296:	d806      	bhi.n	80162a6 <tcp_receive+0x36>
 8016298:	4b8b      	ldr	r3, [pc, #556]	@ (80164c8 <tcp_receive+0x258>)
 801629a:	f240 427c 	movw	r2, #1148	@ 0x47c
 801629e:	498d      	ldr	r1, [pc, #564]	@ (80164d4 <tcp_receive+0x264>)
 80162a0:	488b      	ldr	r0, [pc, #556]	@ (80164d0 <tcp_receive+0x260>)
 80162a2:	f008 f897 	bl	801e3d4 <iprintf>

  if (flags & TCP_ACK) {
 80162a6:	4b8c      	ldr	r3, [pc, #560]	@ (80164d8 <tcp_receive+0x268>)
 80162a8:	781b      	ldrb	r3, [r3, #0]
 80162aa:	f003 0310 	and.w	r3, r3, #16
 80162ae:	2b00      	cmp	r3, #0
 80162b0:	f000 8264 	beq.w	801677c <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80162b4:	687b      	ldr	r3, [r7, #4]
 80162b6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80162ba:	461a      	mov	r2, r3
 80162bc:	687b      	ldr	r3, [r7, #4]
 80162be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80162c0:	4413      	add	r3, r2
 80162c2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80162c4:	687b      	ldr	r3, [r7, #4]
 80162c6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80162c8:	4b84      	ldr	r3, [pc, #528]	@ (80164dc <tcp_receive+0x26c>)
 80162ca:	681b      	ldr	r3, [r3, #0]
 80162cc:	1ad3      	subs	r3, r2, r3
 80162ce:	2b00      	cmp	r3, #0
 80162d0:	db1b      	blt.n	801630a <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80162d2:	687b      	ldr	r3, [r7, #4]
 80162d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80162d6:	4b81      	ldr	r3, [pc, #516]	@ (80164dc <tcp_receive+0x26c>)
 80162d8:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80162da:	429a      	cmp	r2, r3
 80162dc:	d106      	bne.n	80162ec <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80162de:	687b      	ldr	r3, [r7, #4]
 80162e0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80162e2:	4b7f      	ldr	r3, [pc, #508]	@ (80164e0 <tcp_receive+0x270>)
 80162e4:	681b      	ldr	r3, [r3, #0]
 80162e6:	1ad3      	subs	r3, r2, r3
 80162e8:	2b00      	cmp	r3, #0
 80162ea:	db0e      	blt.n	801630a <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80162ec:	687b      	ldr	r3, [r7, #4]
 80162ee:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80162f0:	4b7b      	ldr	r3, [pc, #492]	@ (80164e0 <tcp_receive+0x270>)
 80162f2:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80162f4:	429a      	cmp	r2, r3
 80162f6:	d125      	bne.n	8016344 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80162f8:	4b7a      	ldr	r3, [pc, #488]	@ (80164e4 <tcp_receive+0x274>)
 80162fa:	681b      	ldr	r3, [r3, #0]
 80162fc:	89db      	ldrh	r3, [r3, #14]
 80162fe:	b29a      	uxth	r2, r3
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016306:	429a      	cmp	r2, r3
 8016308:	d91c      	bls.n	8016344 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801630a:	4b76      	ldr	r3, [pc, #472]	@ (80164e4 <tcp_receive+0x274>)
 801630c:	681b      	ldr	r3, [r3, #0]
 801630e:	89db      	ldrh	r3, [r3, #14]
 8016310:	b29a      	uxth	r2, r3
 8016312:	687b      	ldr	r3, [r7, #4]
 8016314:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8016318:	687b      	ldr	r3, [r7, #4]
 801631a:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 801631e:	687b      	ldr	r3, [r7, #4]
 8016320:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016324:	429a      	cmp	r2, r3
 8016326:	d205      	bcs.n	8016334 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016328:	687b      	ldr	r3, [r7, #4]
 801632a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8016334:	4b69      	ldr	r3, [pc, #420]	@ (80164dc <tcp_receive+0x26c>)
 8016336:	681a      	ldr	r2, [r3, #0]
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 801633c:	4b68      	ldr	r3, [pc, #416]	@ (80164e0 <tcp_receive+0x270>)
 801633e:	681a      	ldr	r2, [r3, #0]
 8016340:	687b      	ldr	r3, [r7, #4]
 8016342:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8016344:	4b66      	ldr	r3, [pc, #408]	@ (80164e0 <tcp_receive+0x270>)
 8016346:	681a      	ldr	r2, [r3, #0]
 8016348:	687b      	ldr	r3, [r7, #4]
 801634a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801634c:	1ad3      	subs	r3, r2, r3
 801634e:	2b00      	cmp	r3, #0
 8016350:	dc58      	bgt.n	8016404 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8016352:	4b65      	ldr	r3, [pc, #404]	@ (80164e8 <tcp_receive+0x278>)
 8016354:	881b      	ldrh	r3, [r3, #0]
 8016356:	2b00      	cmp	r3, #0
 8016358:	d14b      	bne.n	80163f2 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801635e:	687a      	ldr	r2, [r7, #4]
 8016360:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 8016364:	4413      	add	r3, r2
 8016366:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016368:	429a      	cmp	r2, r3
 801636a:	d142      	bne.n	80163f2 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 801636c:	687b      	ldr	r3, [r7, #4]
 801636e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8016372:	2b00      	cmp	r3, #0
 8016374:	db3d      	blt.n	80163f2 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8016376:	687b      	ldr	r3, [r7, #4]
 8016378:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801637a:	4b59      	ldr	r3, [pc, #356]	@ (80164e0 <tcp_receive+0x270>)
 801637c:	681b      	ldr	r3, [r3, #0]
 801637e:	429a      	cmp	r2, r3
 8016380:	d137      	bne.n	80163f2 <tcp_receive+0x182>
              found_dupack = 1;
 8016382:	2301      	movs	r3, #1
 8016384:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8016386:	687b      	ldr	r3, [r7, #4]
 8016388:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801638c:	2bff      	cmp	r3, #255	@ 0xff
 801638e:	d007      	beq.n	80163a0 <tcp_receive+0x130>
                ++pcb->dupacks;
 8016390:	687b      	ldr	r3, [r7, #4]
 8016392:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8016396:	3301      	adds	r3, #1
 8016398:	b2da      	uxtb	r2, r3
 801639a:	687b      	ldr	r3, [r7, #4]
 801639c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 80163a0:	687b      	ldr	r3, [r7, #4]
 80163a2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80163a6:	2b03      	cmp	r3, #3
 80163a8:	d91b      	bls.n	80163e2 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 80163aa:	687b      	ldr	r3, [r7, #4]
 80163ac:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80163b0:	687b      	ldr	r3, [r7, #4]
 80163b2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80163b4:	4413      	add	r3, r2
 80163b6:	b29a      	uxth	r2, r3
 80163b8:	687b      	ldr	r3, [r7, #4]
 80163ba:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80163be:	429a      	cmp	r2, r3
 80163c0:	d30a      	bcc.n	80163d8 <tcp_receive+0x168>
 80163c2:	687b      	ldr	r3, [r7, #4]
 80163c4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80163cc:	4413      	add	r3, r2
 80163ce:	b29a      	uxth	r2, r3
 80163d0:	687b      	ldr	r3, [r7, #4]
 80163d2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80163d6:	e004      	b.n	80163e2 <tcp_receive+0x172>
 80163d8:	687b      	ldr	r3, [r7, #4]
 80163da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80163de:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 80163e2:	687b      	ldr	r3, [r7, #4]
 80163e4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80163e8:	2b02      	cmp	r3, #2
 80163ea:	d902      	bls.n	80163f2 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 80163ec:	6878      	ldr	r0, [r7, #4]
 80163ee:	f002 fb3f 	bl	8018a70 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 80163f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80163f4:	2b00      	cmp	r3, #0
 80163f6:	f040 8161 	bne.w	80166bc <tcp_receive+0x44c>
        pcb->dupacks = 0;
 80163fa:	687b      	ldr	r3, [r7, #4]
 80163fc:	2200      	movs	r2, #0
 80163fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8016402:	e15b      	b.n	80166bc <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016404:	4b36      	ldr	r3, [pc, #216]	@ (80164e0 <tcp_receive+0x270>)
 8016406:	681a      	ldr	r2, [r3, #0]
 8016408:	687b      	ldr	r3, [r7, #4]
 801640a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801640c:	1ad3      	subs	r3, r2, r3
 801640e:	3b01      	subs	r3, #1
 8016410:	2b00      	cmp	r3, #0
 8016412:	f2c0 814e 	blt.w	80166b2 <tcp_receive+0x442>
 8016416:	4b32      	ldr	r3, [pc, #200]	@ (80164e0 <tcp_receive+0x270>)
 8016418:	681a      	ldr	r2, [r3, #0]
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801641e:	1ad3      	subs	r3, r2, r3
 8016420:	2b00      	cmp	r3, #0
 8016422:	f300 8146 	bgt.w	80166b2 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8016426:	687b      	ldr	r3, [r7, #4]
 8016428:	8b5b      	ldrh	r3, [r3, #26]
 801642a:	f003 0304 	and.w	r3, r3, #4
 801642e:	2b00      	cmp	r3, #0
 8016430:	d010      	beq.n	8016454 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8016432:	687b      	ldr	r3, [r7, #4]
 8016434:	8b5b      	ldrh	r3, [r3, #26]
 8016436:	f023 0304 	bic.w	r3, r3, #4
 801643a:	b29a      	uxth	r2, r3
 801643c:	687b      	ldr	r3, [r7, #4]
 801643e:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8016440:	687b      	ldr	r3, [r7, #4]
 8016442:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8016446:	687b      	ldr	r3, [r7, #4]
 8016448:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 801644c:	687b      	ldr	r3, [r7, #4]
 801644e:	2200      	movs	r2, #0
 8016450:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8016454:	687b      	ldr	r3, [r7, #4]
 8016456:	2200      	movs	r2, #0
 8016458:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801645c:	687b      	ldr	r3, [r7, #4]
 801645e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8016462:	10db      	asrs	r3, r3, #3
 8016464:	b21b      	sxth	r3, r3
 8016466:	b29a      	uxth	r2, r3
 8016468:	687b      	ldr	r3, [r7, #4]
 801646a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801646e:	b29b      	uxth	r3, r3
 8016470:	4413      	add	r3, r2
 8016472:	b29b      	uxth	r3, r3
 8016474:	b21a      	sxth	r2, r3
 8016476:	687b      	ldr	r3, [r7, #4]
 8016478:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 801647c:	4b18      	ldr	r3, [pc, #96]	@ (80164e0 <tcp_receive+0x270>)
 801647e:	681b      	ldr	r3, [r3, #0]
 8016480:	b29a      	uxth	r2, r3
 8016482:	687b      	ldr	r3, [r7, #4]
 8016484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016486:	b29b      	uxth	r3, r3
 8016488:	1ad3      	subs	r3, r2, r3
 801648a:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 801648c:	687b      	ldr	r3, [r7, #4]
 801648e:	2200      	movs	r2, #0
 8016490:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8016494:	4b12      	ldr	r3, [pc, #72]	@ (80164e0 <tcp_receive+0x270>)
 8016496:	681a      	ldr	r2, [r3, #0]
 8016498:	687b      	ldr	r3, [r7, #4]
 801649a:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 801649c:	687b      	ldr	r3, [r7, #4]
 801649e:	7d1b      	ldrb	r3, [r3, #20]
 80164a0:	2b03      	cmp	r3, #3
 80164a2:	f240 8097 	bls.w	80165d4 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 80164a6:	687b      	ldr	r3, [r7, #4]
 80164a8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80164ac:	687b      	ldr	r3, [r7, #4]
 80164ae:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80164b2:	429a      	cmp	r2, r3
 80164b4:	d245      	bcs.n	8016542 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 80164b6:	687b      	ldr	r3, [r7, #4]
 80164b8:	8b5b      	ldrh	r3, [r3, #26]
 80164ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80164be:	2b00      	cmp	r3, #0
 80164c0:	d014      	beq.n	80164ec <tcp_receive+0x27c>
 80164c2:	2301      	movs	r3, #1
 80164c4:	e013      	b.n	80164ee <tcp_receive+0x27e>
 80164c6:	bf00      	nop
 80164c8:	08023460 	.word	0x08023460
 80164cc:	08023790 	.word	0x08023790
 80164d0:	080234ac 	.word	0x080234ac
 80164d4:	080237ac 	.word	0x080237ac
 80164d8:	2000f380 	.word	0x2000f380
 80164dc:	2000f374 	.word	0x2000f374
 80164e0:	2000f378 	.word	0x2000f378
 80164e4:	2000f364 	.word	0x2000f364
 80164e8:	2000f37e 	.word	0x2000f37e
 80164ec:	2302      	movs	r3, #2
 80164ee:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80164f2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80164f6:	b29a      	uxth	r2, r3
 80164f8:	687b      	ldr	r3, [r7, #4]
 80164fa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80164fc:	fb12 f303 	smulbb	r3, r2, r3
 8016500:	b29b      	uxth	r3, r3
 8016502:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8016504:	4293      	cmp	r3, r2
 8016506:	bf28      	it	cs
 8016508:	4613      	movcs	r3, r2
 801650a:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 801650c:	687b      	ldr	r3, [r7, #4]
 801650e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8016512:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8016514:	4413      	add	r3, r2
 8016516:	b29a      	uxth	r2, r3
 8016518:	687b      	ldr	r3, [r7, #4]
 801651a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801651e:	429a      	cmp	r2, r3
 8016520:	d309      	bcc.n	8016536 <tcp_receive+0x2c6>
 8016522:	687b      	ldr	r3, [r7, #4]
 8016524:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8016528:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801652a:	4413      	add	r3, r2
 801652c:	b29a      	uxth	r2, r3
 801652e:	687b      	ldr	r3, [r7, #4]
 8016530:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8016534:	e04e      	b.n	80165d4 <tcp_receive+0x364>
 8016536:	687b      	ldr	r3, [r7, #4]
 8016538:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801653c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8016540:	e048      	b.n	80165d4 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8016542:	687b      	ldr	r3, [r7, #4]
 8016544:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8016548:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801654a:	4413      	add	r3, r2
 801654c:	b29a      	uxth	r2, r3
 801654e:	687b      	ldr	r3, [r7, #4]
 8016550:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8016554:	429a      	cmp	r2, r3
 8016556:	d309      	bcc.n	801656c <tcp_receive+0x2fc>
 8016558:	687b      	ldr	r3, [r7, #4]
 801655a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801655e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8016560:	4413      	add	r3, r2
 8016562:	b29a      	uxth	r2, r3
 8016564:	687b      	ldr	r3, [r7, #4]
 8016566:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801656a:	e004      	b.n	8016576 <tcp_receive+0x306>
 801656c:	687b      	ldr	r3, [r7, #4]
 801656e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016572:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8016576:	687b      	ldr	r3, [r7, #4]
 8016578:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801657c:	687b      	ldr	r3, [r7, #4]
 801657e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8016582:	429a      	cmp	r2, r3
 8016584:	d326      	bcc.n	80165d4 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8016586:	687b      	ldr	r3, [r7, #4]
 8016588:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801658c:	687b      	ldr	r3, [r7, #4]
 801658e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8016592:	1ad3      	subs	r3, r2, r3
 8016594:	b29a      	uxth	r2, r3
 8016596:	687b      	ldr	r3, [r7, #4]
 8016598:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801659c:	687b      	ldr	r3, [r7, #4]
 801659e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80165a2:	687b      	ldr	r3, [r7, #4]
 80165a4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80165a6:	4413      	add	r3, r2
 80165a8:	b29a      	uxth	r2, r3
 80165aa:	687b      	ldr	r3, [r7, #4]
 80165ac:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80165b0:	429a      	cmp	r2, r3
 80165b2:	d30a      	bcc.n	80165ca <tcp_receive+0x35a>
 80165b4:	687b      	ldr	r3, [r7, #4]
 80165b6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80165ba:	687b      	ldr	r3, [r7, #4]
 80165bc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80165be:	4413      	add	r3, r2
 80165c0:	b29a      	uxth	r2, r3
 80165c2:	687b      	ldr	r3, [r7, #4]
 80165c4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80165c8:	e004      	b.n	80165d4 <tcp_receive+0x364>
 80165ca:	687b      	ldr	r3, [r7, #4]
 80165cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80165d0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 80165d4:	687b      	ldr	r3, [r7, #4]
 80165d6:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80165d8:	687b      	ldr	r3, [r7, #4]
 80165da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80165dc:	4a98      	ldr	r2, [pc, #608]	@ (8016840 <tcp_receive+0x5d0>)
 80165de:	6878      	ldr	r0, [r7, #4]
 80165e0:	f7ff fdca 	bl	8016178 <tcp_free_acked_segments>
 80165e4:	4602      	mov	r2, r0
 80165e6:	687b      	ldr	r3, [r7, #4]
 80165e8:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 80165ea:	687b      	ldr	r3, [r7, #4]
 80165ec:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 80165ee:	687b      	ldr	r3, [r7, #4]
 80165f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80165f2:	4a94      	ldr	r2, [pc, #592]	@ (8016844 <tcp_receive+0x5d4>)
 80165f4:	6878      	ldr	r0, [r7, #4]
 80165f6:	f7ff fdbf 	bl	8016178 <tcp_free_acked_segments>
 80165fa:	4602      	mov	r2, r0
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8016600:	687b      	ldr	r3, [r7, #4]
 8016602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016604:	2b00      	cmp	r3, #0
 8016606:	d104      	bne.n	8016612 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8016608:	687b      	ldr	r3, [r7, #4]
 801660a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801660e:	861a      	strh	r2, [r3, #48]	@ 0x30
 8016610:	e002      	b.n	8016618 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8016612:	687b      	ldr	r3, [r7, #4]
 8016614:	2200      	movs	r2, #0
 8016616:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8016618:	687b      	ldr	r3, [r7, #4]
 801661a:	2200      	movs	r2, #0
 801661c:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 801661e:	687b      	ldr	r3, [r7, #4]
 8016620:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016622:	2b00      	cmp	r3, #0
 8016624:	d103      	bne.n	801662e <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8016626:	687b      	ldr	r3, [r7, #4]
 8016628:	2200      	movs	r2, #0
 801662a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801662e:	687b      	ldr	r3, [r7, #4]
 8016630:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8016634:	4b84      	ldr	r3, [pc, #528]	@ (8016848 <tcp_receive+0x5d8>)
 8016636:	881b      	ldrh	r3, [r3, #0]
 8016638:	4413      	add	r3, r2
 801663a:	b29a      	uxth	r2, r3
 801663c:	687b      	ldr	r3, [r7, #4]
 801663e:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8016642:	687b      	ldr	r3, [r7, #4]
 8016644:	8b5b      	ldrh	r3, [r3, #26]
 8016646:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801664a:	2b00      	cmp	r3, #0
 801664c:	d035      	beq.n	80166ba <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 801664e:	687b      	ldr	r3, [r7, #4]
 8016650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016652:	2b00      	cmp	r3, #0
 8016654:	d118      	bne.n	8016688 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8016656:	687b      	ldr	r3, [r7, #4]
 8016658:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801665a:	2b00      	cmp	r3, #0
 801665c:	d00c      	beq.n	8016678 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801665e:	687b      	ldr	r3, [r7, #4]
 8016660:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8016662:	687b      	ldr	r3, [r7, #4]
 8016664:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016666:	68db      	ldr	r3, [r3, #12]
 8016668:	685b      	ldr	r3, [r3, #4]
 801666a:	4618      	mov	r0, r3
 801666c:	f7fa fb3a 	bl	8010ce4 <lwip_htonl>
 8016670:	4603      	mov	r3, r0
 8016672:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8016674:	2b00      	cmp	r3, #0
 8016676:	dc20      	bgt.n	80166ba <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8016678:	687b      	ldr	r3, [r7, #4]
 801667a:	8b5b      	ldrh	r3, [r3, #26]
 801667c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8016680:	b29a      	uxth	r2, r3
 8016682:	687b      	ldr	r3, [r7, #4]
 8016684:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016686:	e018      	b.n	80166ba <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8016688:	687b      	ldr	r3, [r7, #4]
 801668a:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 801668c:	687b      	ldr	r3, [r7, #4]
 801668e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016690:	68db      	ldr	r3, [r3, #12]
 8016692:	685b      	ldr	r3, [r3, #4]
 8016694:	4618      	mov	r0, r3
 8016696:	f7fa fb25 	bl	8010ce4 <lwip_htonl>
 801669a:	4603      	mov	r3, r0
 801669c:	1ae3      	subs	r3, r4, r3
 801669e:	2b00      	cmp	r3, #0
 80166a0:	dc0b      	bgt.n	80166ba <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 80166a2:	687b      	ldr	r3, [r7, #4]
 80166a4:	8b5b      	ldrh	r3, [r3, #26]
 80166a6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80166aa:	b29a      	uxth	r2, r3
 80166ac:	687b      	ldr	r3, [r7, #4]
 80166ae:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80166b0:	e003      	b.n	80166ba <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 80166b2:	6878      	ldr	r0, [r7, #4]
 80166b4:	f002 fbc8 	bl	8018e48 <tcp_send_empty_ack>
 80166b8:	e000      	b.n	80166bc <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80166ba:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 80166bc:	687b      	ldr	r3, [r7, #4]
 80166be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80166c0:	2b00      	cmp	r3, #0
 80166c2:	d05b      	beq.n	801677c <tcp_receive+0x50c>
 80166c4:	687b      	ldr	r3, [r7, #4]
 80166c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80166c8:	4b60      	ldr	r3, [pc, #384]	@ (801684c <tcp_receive+0x5dc>)
 80166ca:	681b      	ldr	r3, [r3, #0]
 80166cc:	1ad3      	subs	r3, r2, r3
 80166ce:	2b00      	cmp	r3, #0
 80166d0:	da54      	bge.n	801677c <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 80166d2:	4b5f      	ldr	r3, [pc, #380]	@ (8016850 <tcp_receive+0x5e0>)
 80166d4:	681b      	ldr	r3, [r3, #0]
 80166d6:	b29a      	uxth	r2, r3
 80166d8:	687b      	ldr	r3, [r7, #4]
 80166da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80166dc:	b29b      	uxth	r3, r3
 80166de:	1ad3      	subs	r3, r2, r3
 80166e0:	b29b      	uxth	r3, r3
 80166e2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 80166e6:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80166ea:	687b      	ldr	r3, [r7, #4]
 80166ec:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80166f0:	10db      	asrs	r3, r3, #3
 80166f2:	b21b      	sxth	r3, r3
 80166f4:	b29b      	uxth	r3, r3
 80166f6:	1ad3      	subs	r3, r2, r3
 80166f8:	b29b      	uxth	r3, r3
 80166fa:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 80166fe:	687b      	ldr	r3, [r7, #4]
 8016700:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8016704:	b29a      	uxth	r2, r3
 8016706:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801670a:	4413      	add	r3, r2
 801670c:	b29b      	uxth	r3, r3
 801670e:	b21a      	sxth	r2, r3
 8016710:	687b      	ldr	r3, [r7, #4]
 8016712:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8016714:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8016718:	2b00      	cmp	r3, #0
 801671a:	da05      	bge.n	8016728 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 801671c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8016720:	425b      	negs	r3, r3
 8016722:	b29b      	uxth	r3, r3
 8016724:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8016728:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 801672c:	687b      	ldr	r3, [r7, #4]
 801672e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8016732:	109b      	asrs	r3, r3, #2
 8016734:	b21b      	sxth	r3, r3
 8016736:	b29b      	uxth	r3, r3
 8016738:	1ad3      	subs	r3, r2, r3
 801673a:	b29b      	uxth	r3, r3
 801673c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8016740:	687b      	ldr	r3, [r7, #4]
 8016742:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8016746:	b29a      	uxth	r2, r3
 8016748:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801674c:	4413      	add	r3, r2
 801674e:	b29b      	uxth	r3, r3
 8016750:	b21a      	sxth	r2, r3
 8016752:	687b      	ldr	r3, [r7, #4]
 8016754:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8016756:	687b      	ldr	r3, [r7, #4]
 8016758:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801675c:	10db      	asrs	r3, r3, #3
 801675e:	b21b      	sxth	r3, r3
 8016760:	b29a      	uxth	r2, r3
 8016762:	687b      	ldr	r3, [r7, #4]
 8016764:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8016768:	b29b      	uxth	r3, r3
 801676a:	4413      	add	r3, r2
 801676c:	b29b      	uxth	r3, r3
 801676e:	b21a      	sxth	r2, r3
 8016770:	687b      	ldr	r3, [r7, #4]
 8016772:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8016776:	687b      	ldr	r3, [r7, #4]
 8016778:	2200      	movs	r2, #0
 801677a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801677c:	4b35      	ldr	r3, [pc, #212]	@ (8016854 <tcp_receive+0x5e4>)
 801677e:	881b      	ldrh	r3, [r3, #0]
 8016780:	2b00      	cmp	r3, #0
 8016782:	f000 84df 	beq.w	8017144 <tcp_receive+0xed4>
 8016786:	687b      	ldr	r3, [r7, #4]
 8016788:	7d1b      	ldrb	r3, [r3, #20]
 801678a:	2b06      	cmp	r3, #6
 801678c:	f200 84da 	bhi.w	8017144 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8016790:	687b      	ldr	r3, [r7, #4]
 8016792:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016794:	4b30      	ldr	r3, [pc, #192]	@ (8016858 <tcp_receive+0x5e8>)
 8016796:	681b      	ldr	r3, [r3, #0]
 8016798:	1ad3      	subs	r3, r2, r3
 801679a:	3b01      	subs	r3, #1
 801679c:	2b00      	cmp	r3, #0
 801679e:	f2c0 808f 	blt.w	80168c0 <tcp_receive+0x650>
 80167a2:	687b      	ldr	r3, [r7, #4]
 80167a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80167a6:	4b2b      	ldr	r3, [pc, #172]	@ (8016854 <tcp_receive+0x5e4>)
 80167a8:	881b      	ldrh	r3, [r3, #0]
 80167aa:	4619      	mov	r1, r3
 80167ac:	4b2a      	ldr	r3, [pc, #168]	@ (8016858 <tcp_receive+0x5e8>)
 80167ae:	681b      	ldr	r3, [r3, #0]
 80167b0:	440b      	add	r3, r1
 80167b2:	1ad3      	subs	r3, r2, r3
 80167b4:	3301      	adds	r3, #1
 80167b6:	2b00      	cmp	r3, #0
 80167b8:	f300 8082 	bgt.w	80168c0 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 80167bc:	4b27      	ldr	r3, [pc, #156]	@ (801685c <tcp_receive+0x5ec>)
 80167be:	685b      	ldr	r3, [r3, #4]
 80167c0:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 80167c2:	687b      	ldr	r3, [r7, #4]
 80167c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80167c6:	4b24      	ldr	r3, [pc, #144]	@ (8016858 <tcp_receive+0x5e8>)
 80167c8:	681b      	ldr	r3, [r3, #0]
 80167ca:	1ad3      	subs	r3, r2, r3
 80167cc:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80167ce:	4b23      	ldr	r3, [pc, #140]	@ (801685c <tcp_receive+0x5ec>)
 80167d0:	685b      	ldr	r3, [r3, #4]
 80167d2:	2b00      	cmp	r3, #0
 80167d4:	d106      	bne.n	80167e4 <tcp_receive+0x574>
 80167d6:	4b22      	ldr	r3, [pc, #136]	@ (8016860 <tcp_receive+0x5f0>)
 80167d8:	f240 5294 	movw	r2, #1428	@ 0x594
 80167dc:	4921      	ldr	r1, [pc, #132]	@ (8016864 <tcp_receive+0x5f4>)
 80167de:	4822      	ldr	r0, [pc, #136]	@ (8016868 <tcp_receive+0x5f8>)
 80167e0:	f007 fdf8 	bl	801e3d4 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 80167e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80167e6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80167ea:	4293      	cmp	r3, r2
 80167ec:	d906      	bls.n	80167fc <tcp_receive+0x58c>
 80167ee:	4b1c      	ldr	r3, [pc, #112]	@ (8016860 <tcp_receive+0x5f0>)
 80167f0:	f240 5295 	movw	r2, #1429	@ 0x595
 80167f4:	491d      	ldr	r1, [pc, #116]	@ (801686c <tcp_receive+0x5fc>)
 80167f6:	481c      	ldr	r0, [pc, #112]	@ (8016868 <tcp_receive+0x5f8>)
 80167f8:	f007 fdec 	bl	801e3d4 <iprintf>
      off = (u16_t)off32;
 80167fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80167fe:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8016802:	4b16      	ldr	r3, [pc, #88]	@ (801685c <tcp_receive+0x5ec>)
 8016804:	685b      	ldr	r3, [r3, #4]
 8016806:	891b      	ldrh	r3, [r3, #8]
 8016808:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801680c:	429a      	cmp	r2, r3
 801680e:	d906      	bls.n	801681e <tcp_receive+0x5ae>
 8016810:	4b13      	ldr	r3, [pc, #76]	@ (8016860 <tcp_receive+0x5f0>)
 8016812:	f240 5297 	movw	r2, #1431	@ 0x597
 8016816:	4916      	ldr	r1, [pc, #88]	@ (8016870 <tcp_receive+0x600>)
 8016818:	4813      	ldr	r0, [pc, #76]	@ (8016868 <tcp_receive+0x5f8>)
 801681a:	f007 fddb 	bl	801e3d4 <iprintf>
      inseg.len -= off;
 801681e:	4b0f      	ldr	r3, [pc, #60]	@ (801685c <tcp_receive+0x5ec>)
 8016820:	891a      	ldrh	r2, [r3, #8]
 8016822:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8016826:	1ad3      	subs	r3, r2, r3
 8016828:	b29a      	uxth	r2, r3
 801682a:	4b0c      	ldr	r3, [pc, #48]	@ (801685c <tcp_receive+0x5ec>)
 801682c:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801682e:	4b0b      	ldr	r3, [pc, #44]	@ (801685c <tcp_receive+0x5ec>)
 8016830:	685b      	ldr	r3, [r3, #4]
 8016832:	891a      	ldrh	r2, [r3, #8]
 8016834:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8016838:	1ad3      	subs	r3, r2, r3
 801683a:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 801683c:	e02a      	b.n	8016894 <tcp_receive+0x624>
 801683e:	bf00      	nop
 8016840:	080237c8 	.word	0x080237c8
 8016844:	080237d0 	.word	0x080237d0
 8016848:	2000f37c 	.word	0x2000f37c
 801684c:	2000f378 	.word	0x2000f378
 8016850:	2000f33c 	.word	0x2000f33c
 8016854:	2000f37e 	.word	0x2000f37e
 8016858:	2000f374 	.word	0x2000f374
 801685c:	2000f354 	.word	0x2000f354
 8016860:	08023460 	.word	0x08023460
 8016864:	080237d8 	.word	0x080237d8
 8016868:	080234ac 	.word	0x080234ac
 801686c:	080237e8 	.word	0x080237e8
 8016870:	080237f8 	.word	0x080237f8
        off -= p->len;
 8016874:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016876:	895b      	ldrh	r3, [r3, #10]
 8016878:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801687c:	1ad3      	subs	r3, r2, r3
 801687e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8016882:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016884:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8016886:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8016888:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801688a:	2200      	movs	r2, #0
 801688c:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801688e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016890:	681b      	ldr	r3, [r3, #0]
 8016892:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8016894:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016896:	895b      	ldrh	r3, [r3, #10]
 8016898:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801689c:	429a      	cmp	r2, r3
 801689e:	d8e9      	bhi.n	8016874 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 80168a0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80168a4:	4619      	mov	r1, r3
 80168a6:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80168a8:	f7fb fdaa 	bl	8012400 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 80168ac:	687b      	ldr	r3, [r7, #4]
 80168ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80168b0:	4a90      	ldr	r2, [pc, #576]	@ (8016af4 <tcp_receive+0x884>)
 80168b2:	6013      	str	r3, [r2, #0]
 80168b4:	4b90      	ldr	r3, [pc, #576]	@ (8016af8 <tcp_receive+0x888>)
 80168b6:	68db      	ldr	r3, [r3, #12]
 80168b8:	4a8e      	ldr	r2, [pc, #568]	@ (8016af4 <tcp_receive+0x884>)
 80168ba:	6812      	ldr	r2, [r2, #0]
 80168bc:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80168be:	e00d      	b.n	80168dc <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 80168c0:	4b8c      	ldr	r3, [pc, #560]	@ (8016af4 <tcp_receive+0x884>)
 80168c2:	681a      	ldr	r2, [r3, #0]
 80168c4:	687b      	ldr	r3, [r7, #4]
 80168c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80168c8:	1ad3      	subs	r3, r2, r3
 80168ca:	2b00      	cmp	r3, #0
 80168cc:	da06      	bge.n	80168dc <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 80168ce:	687b      	ldr	r3, [r7, #4]
 80168d0:	8b5b      	ldrh	r3, [r3, #26]
 80168d2:	f043 0302 	orr.w	r3, r3, #2
 80168d6:	b29a      	uxth	r2, r3
 80168d8:	687b      	ldr	r3, [r7, #4]
 80168da:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80168dc:	4b85      	ldr	r3, [pc, #532]	@ (8016af4 <tcp_receive+0x884>)
 80168de:	681a      	ldr	r2, [r3, #0]
 80168e0:	687b      	ldr	r3, [r7, #4]
 80168e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80168e4:	1ad3      	subs	r3, r2, r3
 80168e6:	2b00      	cmp	r3, #0
 80168e8:	f2c0 8427 	blt.w	801713a <tcp_receive+0xeca>
 80168ec:	4b81      	ldr	r3, [pc, #516]	@ (8016af4 <tcp_receive+0x884>)
 80168ee:	681a      	ldr	r2, [r3, #0]
 80168f0:	687b      	ldr	r3, [r7, #4]
 80168f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80168f4:	6879      	ldr	r1, [r7, #4]
 80168f6:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80168f8:	440b      	add	r3, r1
 80168fa:	1ad3      	subs	r3, r2, r3
 80168fc:	3301      	adds	r3, #1
 80168fe:	2b00      	cmp	r3, #0
 8016900:	f300 841b 	bgt.w	801713a <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8016904:	687b      	ldr	r3, [r7, #4]
 8016906:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016908:	4b7a      	ldr	r3, [pc, #488]	@ (8016af4 <tcp_receive+0x884>)
 801690a:	681b      	ldr	r3, [r3, #0]
 801690c:	429a      	cmp	r2, r3
 801690e:	f040 8298 	bne.w	8016e42 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8016912:	4b79      	ldr	r3, [pc, #484]	@ (8016af8 <tcp_receive+0x888>)
 8016914:	891c      	ldrh	r4, [r3, #8]
 8016916:	4b78      	ldr	r3, [pc, #480]	@ (8016af8 <tcp_receive+0x888>)
 8016918:	68db      	ldr	r3, [r3, #12]
 801691a:	899b      	ldrh	r3, [r3, #12]
 801691c:	b29b      	uxth	r3, r3
 801691e:	4618      	mov	r0, r3
 8016920:	f7fa f9ca 	bl	8010cb8 <lwip_htons>
 8016924:	4603      	mov	r3, r0
 8016926:	b2db      	uxtb	r3, r3
 8016928:	f003 0303 	and.w	r3, r3, #3
 801692c:	2b00      	cmp	r3, #0
 801692e:	d001      	beq.n	8016934 <tcp_receive+0x6c4>
 8016930:	2301      	movs	r3, #1
 8016932:	e000      	b.n	8016936 <tcp_receive+0x6c6>
 8016934:	2300      	movs	r3, #0
 8016936:	4423      	add	r3, r4
 8016938:	b29a      	uxth	r2, r3
 801693a:	4b70      	ldr	r3, [pc, #448]	@ (8016afc <tcp_receive+0x88c>)
 801693c:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801693e:	687b      	ldr	r3, [r7, #4]
 8016940:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8016942:	4b6e      	ldr	r3, [pc, #440]	@ (8016afc <tcp_receive+0x88c>)
 8016944:	881b      	ldrh	r3, [r3, #0]
 8016946:	429a      	cmp	r2, r3
 8016948:	d274      	bcs.n	8016a34 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801694a:	4b6b      	ldr	r3, [pc, #428]	@ (8016af8 <tcp_receive+0x888>)
 801694c:	68db      	ldr	r3, [r3, #12]
 801694e:	899b      	ldrh	r3, [r3, #12]
 8016950:	b29b      	uxth	r3, r3
 8016952:	4618      	mov	r0, r3
 8016954:	f7fa f9b0 	bl	8010cb8 <lwip_htons>
 8016958:	4603      	mov	r3, r0
 801695a:	b2db      	uxtb	r3, r3
 801695c:	f003 0301 	and.w	r3, r3, #1
 8016960:	2b00      	cmp	r3, #0
 8016962:	d01e      	beq.n	80169a2 <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8016964:	4b64      	ldr	r3, [pc, #400]	@ (8016af8 <tcp_receive+0x888>)
 8016966:	68db      	ldr	r3, [r3, #12]
 8016968:	899b      	ldrh	r3, [r3, #12]
 801696a:	b29b      	uxth	r3, r3
 801696c:	b21b      	sxth	r3, r3
 801696e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8016972:	b21c      	sxth	r4, r3
 8016974:	4b60      	ldr	r3, [pc, #384]	@ (8016af8 <tcp_receive+0x888>)
 8016976:	68db      	ldr	r3, [r3, #12]
 8016978:	899b      	ldrh	r3, [r3, #12]
 801697a:	b29b      	uxth	r3, r3
 801697c:	4618      	mov	r0, r3
 801697e:	f7fa f99b 	bl	8010cb8 <lwip_htons>
 8016982:	4603      	mov	r3, r0
 8016984:	b2db      	uxtb	r3, r3
 8016986:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 801698a:	b29b      	uxth	r3, r3
 801698c:	4618      	mov	r0, r3
 801698e:	f7fa f993 	bl	8010cb8 <lwip_htons>
 8016992:	4603      	mov	r3, r0
 8016994:	b21b      	sxth	r3, r3
 8016996:	4323      	orrs	r3, r4
 8016998:	b21a      	sxth	r2, r3
 801699a:	4b57      	ldr	r3, [pc, #348]	@ (8016af8 <tcp_receive+0x888>)
 801699c:	68db      	ldr	r3, [r3, #12]
 801699e:	b292      	uxth	r2, r2
 80169a0:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80169a2:	687b      	ldr	r3, [r7, #4]
 80169a4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80169a6:	4b54      	ldr	r3, [pc, #336]	@ (8016af8 <tcp_receive+0x888>)
 80169a8:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80169aa:	4b53      	ldr	r3, [pc, #332]	@ (8016af8 <tcp_receive+0x888>)
 80169ac:	68db      	ldr	r3, [r3, #12]
 80169ae:	899b      	ldrh	r3, [r3, #12]
 80169b0:	b29b      	uxth	r3, r3
 80169b2:	4618      	mov	r0, r3
 80169b4:	f7fa f980 	bl	8010cb8 <lwip_htons>
 80169b8:	4603      	mov	r3, r0
 80169ba:	b2db      	uxtb	r3, r3
 80169bc:	f003 0302 	and.w	r3, r3, #2
 80169c0:	2b00      	cmp	r3, #0
 80169c2:	d005      	beq.n	80169d0 <tcp_receive+0x760>
            inseg.len -= 1;
 80169c4:	4b4c      	ldr	r3, [pc, #304]	@ (8016af8 <tcp_receive+0x888>)
 80169c6:	891b      	ldrh	r3, [r3, #8]
 80169c8:	3b01      	subs	r3, #1
 80169ca:	b29a      	uxth	r2, r3
 80169cc:	4b4a      	ldr	r3, [pc, #296]	@ (8016af8 <tcp_receive+0x888>)
 80169ce:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 80169d0:	4b49      	ldr	r3, [pc, #292]	@ (8016af8 <tcp_receive+0x888>)
 80169d2:	685b      	ldr	r3, [r3, #4]
 80169d4:	4a48      	ldr	r2, [pc, #288]	@ (8016af8 <tcp_receive+0x888>)
 80169d6:	8912      	ldrh	r2, [r2, #8]
 80169d8:	4611      	mov	r1, r2
 80169da:	4618      	mov	r0, r3
 80169dc:	f7fb fc10 	bl	8012200 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 80169e0:	4b45      	ldr	r3, [pc, #276]	@ (8016af8 <tcp_receive+0x888>)
 80169e2:	891c      	ldrh	r4, [r3, #8]
 80169e4:	4b44      	ldr	r3, [pc, #272]	@ (8016af8 <tcp_receive+0x888>)
 80169e6:	68db      	ldr	r3, [r3, #12]
 80169e8:	899b      	ldrh	r3, [r3, #12]
 80169ea:	b29b      	uxth	r3, r3
 80169ec:	4618      	mov	r0, r3
 80169ee:	f7fa f963 	bl	8010cb8 <lwip_htons>
 80169f2:	4603      	mov	r3, r0
 80169f4:	b2db      	uxtb	r3, r3
 80169f6:	f003 0303 	and.w	r3, r3, #3
 80169fa:	2b00      	cmp	r3, #0
 80169fc:	d001      	beq.n	8016a02 <tcp_receive+0x792>
 80169fe:	2301      	movs	r3, #1
 8016a00:	e000      	b.n	8016a04 <tcp_receive+0x794>
 8016a02:	2300      	movs	r3, #0
 8016a04:	4423      	add	r3, r4
 8016a06:	b29a      	uxth	r2, r3
 8016a08:	4b3c      	ldr	r3, [pc, #240]	@ (8016afc <tcp_receive+0x88c>)
 8016a0a:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8016a0c:	4b3b      	ldr	r3, [pc, #236]	@ (8016afc <tcp_receive+0x88c>)
 8016a0e:	881b      	ldrh	r3, [r3, #0]
 8016a10:	461a      	mov	r2, r3
 8016a12:	4b38      	ldr	r3, [pc, #224]	@ (8016af4 <tcp_receive+0x884>)
 8016a14:	681b      	ldr	r3, [r3, #0]
 8016a16:	441a      	add	r2, r3
 8016a18:	687b      	ldr	r3, [r7, #4]
 8016a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016a1c:	6879      	ldr	r1, [r7, #4]
 8016a1e:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8016a20:	440b      	add	r3, r1
 8016a22:	429a      	cmp	r2, r3
 8016a24:	d006      	beq.n	8016a34 <tcp_receive+0x7c4>
 8016a26:	4b36      	ldr	r3, [pc, #216]	@ (8016b00 <tcp_receive+0x890>)
 8016a28:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8016a2c:	4935      	ldr	r1, [pc, #212]	@ (8016b04 <tcp_receive+0x894>)
 8016a2e:	4836      	ldr	r0, [pc, #216]	@ (8016b08 <tcp_receive+0x898>)
 8016a30:	f007 fcd0 	bl	801e3d4 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8016a34:	687b      	ldr	r3, [r7, #4]
 8016a36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016a38:	2b00      	cmp	r3, #0
 8016a3a:	f000 80e6 	beq.w	8016c0a <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8016a3e:	4b2e      	ldr	r3, [pc, #184]	@ (8016af8 <tcp_receive+0x888>)
 8016a40:	68db      	ldr	r3, [r3, #12]
 8016a42:	899b      	ldrh	r3, [r3, #12]
 8016a44:	b29b      	uxth	r3, r3
 8016a46:	4618      	mov	r0, r3
 8016a48:	f7fa f936 	bl	8010cb8 <lwip_htons>
 8016a4c:	4603      	mov	r3, r0
 8016a4e:	b2db      	uxtb	r3, r3
 8016a50:	f003 0301 	and.w	r3, r3, #1
 8016a54:	2b00      	cmp	r3, #0
 8016a56:	d010      	beq.n	8016a7a <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8016a58:	e00a      	b.n	8016a70 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8016a5a:	687b      	ldr	r3, [r7, #4]
 8016a5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016a5e:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8016a60:	687b      	ldr	r3, [r7, #4]
 8016a62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016a64:	681a      	ldr	r2, [r3, #0]
 8016a66:	687b      	ldr	r3, [r7, #4]
 8016a68:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8016a6a:	68f8      	ldr	r0, [r7, #12]
 8016a6c:	f7fd fcc5 	bl	80143fa <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8016a70:	687b      	ldr	r3, [r7, #4]
 8016a72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016a74:	2b00      	cmp	r3, #0
 8016a76:	d1f0      	bne.n	8016a5a <tcp_receive+0x7ea>
 8016a78:	e0c7      	b.n	8016c0a <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8016a7a:	687b      	ldr	r3, [r7, #4]
 8016a7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8016a80:	e051      	b.n	8016b26 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8016a82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016a84:	68db      	ldr	r3, [r3, #12]
 8016a86:	899b      	ldrh	r3, [r3, #12]
 8016a88:	b29b      	uxth	r3, r3
 8016a8a:	4618      	mov	r0, r3
 8016a8c:	f7fa f914 	bl	8010cb8 <lwip_htons>
 8016a90:	4603      	mov	r3, r0
 8016a92:	b2db      	uxtb	r3, r3
 8016a94:	f003 0301 	and.w	r3, r3, #1
 8016a98:	2b00      	cmp	r3, #0
 8016a9a:	d03c      	beq.n	8016b16 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8016a9c:	4b16      	ldr	r3, [pc, #88]	@ (8016af8 <tcp_receive+0x888>)
 8016a9e:	68db      	ldr	r3, [r3, #12]
 8016aa0:	899b      	ldrh	r3, [r3, #12]
 8016aa2:	b29b      	uxth	r3, r3
 8016aa4:	4618      	mov	r0, r3
 8016aa6:	f7fa f907 	bl	8010cb8 <lwip_htons>
 8016aaa:	4603      	mov	r3, r0
 8016aac:	b2db      	uxtb	r3, r3
 8016aae:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8016ab2:	2b00      	cmp	r3, #0
 8016ab4:	d12f      	bne.n	8016b16 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8016ab6:	4b10      	ldr	r3, [pc, #64]	@ (8016af8 <tcp_receive+0x888>)
 8016ab8:	68db      	ldr	r3, [r3, #12]
 8016aba:	899b      	ldrh	r3, [r3, #12]
 8016abc:	b29c      	uxth	r4, r3
 8016abe:	2001      	movs	r0, #1
 8016ac0:	f7fa f8fa 	bl	8010cb8 <lwip_htons>
 8016ac4:	4603      	mov	r3, r0
 8016ac6:	461a      	mov	r2, r3
 8016ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8016af8 <tcp_receive+0x888>)
 8016aca:	68db      	ldr	r3, [r3, #12]
 8016acc:	4322      	orrs	r2, r4
 8016ace:	b292      	uxth	r2, r2
 8016ad0:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8016ad2:	4b09      	ldr	r3, [pc, #36]	@ (8016af8 <tcp_receive+0x888>)
 8016ad4:	891c      	ldrh	r4, [r3, #8]
 8016ad6:	4b08      	ldr	r3, [pc, #32]	@ (8016af8 <tcp_receive+0x888>)
 8016ad8:	68db      	ldr	r3, [r3, #12]
 8016ada:	899b      	ldrh	r3, [r3, #12]
 8016adc:	b29b      	uxth	r3, r3
 8016ade:	4618      	mov	r0, r3
 8016ae0:	f7fa f8ea 	bl	8010cb8 <lwip_htons>
 8016ae4:	4603      	mov	r3, r0
 8016ae6:	b2db      	uxtb	r3, r3
 8016ae8:	f003 0303 	and.w	r3, r3, #3
 8016aec:	2b00      	cmp	r3, #0
 8016aee:	d00d      	beq.n	8016b0c <tcp_receive+0x89c>
 8016af0:	2301      	movs	r3, #1
 8016af2:	e00c      	b.n	8016b0e <tcp_receive+0x89e>
 8016af4:	2000f374 	.word	0x2000f374
 8016af8:	2000f354 	.word	0x2000f354
 8016afc:	2000f37e 	.word	0x2000f37e
 8016b00:	08023460 	.word	0x08023460
 8016b04:	08023808 	.word	0x08023808
 8016b08:	080234ac 	.word	0x080234ac
 8016b0c:	2300      	movs	r3, #0
 8016b0e:	4423      	add	r3, r4
 8016b10:	b29a      	uxth	r2, r3
 8016b12:	4b98      	ldr	r3, [pc, #608]	@ (8016d74 <tcp_receive+0xb04>)
 8016b14:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8016b16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016b18:	613b      	str	r3, [r7, #16]
              next = next->next;
 8016b1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016b1c:	681b      	ldr	r3, [r3, #0]
 8016b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8016b20:	6938      	ldr	r0, [r7, #16]
 8016b22:	f7fd fc6a 	bl	80143fa <tcp_seg_free>
            while (next &&
 8016b26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016b28:	2b00      	cmp	r3, #0
 8016b2a:	d00e      	beq.n	8016b4a <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8016b2c:	4b91      	ldr	r3, [pc, #580]	@ (8016d74 <tcp_receive+0xb04>)
 8016b2e:	881b      	ldrh	r3, [r3, #0]
 8016b30:	461a      	mov	r2, r3
 8016b32:	4b91      	ldr	r3, [pc, #580]	@ (8016d78 <tcp_receive+0xb08>)
 8016b34:	681b      	ldr	r3, [r3, #0]
 8016b36:	441a      	add	r2, r3
 8016b38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016b3a:	68db      	ldr	r3, [r3, #12]
 8016b3c:	685b      	ldr	r3, [r3, #4]
 8016b3e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8016b40:	8909      	ldrh	r1, [r1, #8]
 8016b42:	440b      	add	r3, r1
 8016b44:	1ad3      	subs	r3, r2, r3
            while (next &&
 8016b46:	2b00      	cmp	r3, #0
 8016b48:	da9b      	bge.n	8016a82 <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8016b4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016b4c:	2b00      	cmp	r3, #0
 8016b4e:	d059      	beq.n	8016c04 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8016b50:	4b88      	ldr	r3, [pc, #544]	@ (8016d74 <tcp_receive+0xb04>)
 8016b52:	881b      	ldrh	r3, [r3, #0]
 8016b54:	461a      	mov	r2, r3
 8016b56:	4b88      	ldr	r3, [pc, #544]	@ (8016d78 <tcp_receive+0xb08>)
 8016b58:	681b      	ldr	r3, [r3, #0]
 8016b5a:	441a      	add	r2, r3
 8016b5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016b5e:	68db      	ldr	r3, [r3, #12]
 8016b60:	685b      	ldr	r3, [r3, #4]
 8016b62:	1ad3      	subs	r3, r2, r3
            if (next &&
 8016b64:	2b00      	cmp	r3, #0
 8016b66:	dd4d      	ble.n	8016c04 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8016b68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016b6a:	68db      	ldr	r3, [r3, #12]
 8016b6c:	685b      	ldr	r3, [r3, #4]
 8016b6e:	b29a      	uxth	r2, r3
 8016b70:	4b81      	ldr	r3, [pc, #516]	@ (8016d78 <tcp_receive+0xb08>)
 8016b72:	681b      	ldr	r3, [r3, #0]
 8016b74:	b29b      	uxth	r3, r3
 8016b76:	1ad3      	subs	r3, r2, r3
 8016b78:	b29a      	uxth	r2, r3
 8016b7a:	4b80      	ldr	r3, [pc, #512]	@ (8016d7c <tcp_receive+0xb0c>)
 8016b7c:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8016b7e:	4b7f      	ldr	r3, [pc, #508]	@ (8016d7c <tcp_receive+0xb0c>)
 8016b80:	68db      	ldr	r3, [r3, #12]
 8016b82:	899b      	ldrh	r3, [r3, #12]
 8016b84:	b29b      	uxth	r3, r3
 8016b86:	4618      	mov	r0, r3
 8016b88:	f7fa f896 	bl	8010cb8 <lwip_htons>
 8016b8c:	4603      	mov	r3, r0
 8016b8e:	b2db      	uxtb	r3, r3
 8016b90:	f003 0302 	and.w	r3, r3, #2
 8016b94:	2b00      	cmp	r3, #0
 8016b96:	d005      	beq.n	8016ba4 <tcp_receive+0x934>
                inseg.len -= 1;
 8016b98:	4b78      	ldr	r3, [pc, #480]	@ (8016d7c <tcp_receive+0xb0c>)
 8016b9a:	891b      	ldrh	r3, [r3, #8]
 8016b9c:	3b01      	subs	r3, #1
 8016b9e:	b29a      	uxth	r2, r3
 8016ba0:	4b76      	ldr	r3, [pc, #472]	@ (8016d7c <tcp_receive+0xb0c>)
 8016ba2:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8016ba4:	4b75      	ldr	r3, [pc, #468]	@ (8016d7c <tcp_receive+0xb0c>)
 8016ba6:	685b      	ldr	r3, [r3, #4]
 8016ba8:	4a74      	ldr	r2, [pc, #464]	@ (8016d7c <tcp_receive+0xb0c>)
 8016baa:	8912      	ldrh	r2, [r2, #8]
 8016bac:	4611      	mov	r1, r2
 8016bae:	4618      	mov	r0, r3
 8016bb0:	f7fb fb26 	bl	8012200 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8016bb4:	4b71      	ldr	r3, [pc, #452]	@ (8016d7c <tcp_receive+0xb0c>)
 8016bb6:	891c      	ldrh	r4, [r3, #8]
 8016bb8:	4b70      	ldr	r3, [pc, #448]	@ (8016d7c <tcp_receive+0xb0c>)
 8016bba:	68db      	ldr	r3, [r3, #12]
 8016bbc:	899b      	ldrh	r3, [r3, #12]
 8016bbe:	b29b      	uxth	r3, r3
 8016bc0:	4618      	mov	r0, r3
 8016bc2:	f7fa f879 	bl	8010cb8 <lwip_htons>
 8016bc6:	4603      	mov	r3, r0
 8016bc8:	b2db      	uxtb	r3, r3
 8016bca:	f003 0303 	and.w	r3, r3, #3
 8016bce:	2b00      	cmp	r3, #0
 8016bd0:	d001      	beq.n	8016bd6 <tcp_receive+0x966>
 8016bd2:	2301      	movs	r3, #1
 8016bd4:	e000      	b.n	8016bd8 <tcp_receive+0x968>
 8016bd6:	2300      	movs	r3, #0
 8016bd8:	4423      	add	r3, r4
 8016bda:	b29a      	uxth	r2, r3
 8016bdc:	4b65      	ldr	r3, [pc, #404]	@ (8016d74 <tcp_receive+0xb04>)
 8016bde:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8016be0:	4b64      	ldr	r3, [pc, #400]	@ (8016d74 <tcp_receive+0xb04>)
 8016be2:	881b      	ldrh	r3, [r3, #0]
 8016be4:	461a      	mov	r2, r3
 8016be6:	4b64      	ldr	r3, [pc, #400]	@ (8016d78 <tcp_receive+0xb08>)
 8016be8:	681b      	ldr	r3, [r3, #0]
 8016bea:	441a      	add	r2, r3
 8016bec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016bee:	68db      	ldr	r3, [r3, #12]
 8016bf0:	685b      	ldr	r3, [r3, #4]
 8016bf2:	429a      	cmp	r2, r3
 8016bf4:	d006      	beq.n	8016c04 <tcp_receive+0x994>
 8016bf6:	4b62      	ldr	r3, [pc, #392]	@ (8016d80 <tcp_receive+0xb10>)
 8016bf8:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8016bfc:	4961      	ldr	r1, [pc, #388]	@ (8016d84 <tcp_receive+0xb14>)
 8016bfe:	4862      	ldr	r0, [pc, #392]	@ (8016d88 <tcp_receive+0xb18>)
 8016c00:	f007 fbe8 	bl	801e3d4 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8016c04:	687b      	ldr	r3, [r7, #4]
 8016c06:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016c08:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8016c0a:	4b5a      	ldr	r3, [pc, #360]	@ (8016d74 <tcp_receive+0xb04>)
 8016c0c:	881b      	ldrh	r3, [r3, #0]
 8016c0e:	461a      	mov	r2, r3
 8016c10:	4b59      	ldr	r3, [pc, #356]	@ (8016d78 <tcp_receive+0xb08>)
 8016c12:	681b      	ldr	r3, [r3, #0]
 8016c14:	441a      	add	r2, r3
 8016c16:	687b      	ldr	r3, [r7, #4]
 8016c18:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8016c1a:	687b      	ldr	r3, [r7, #4]
 8016c1c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8016c1e:	4b55      	ldr	r3, [pc, #340]	@ (8016d74 <tcp_receive+0xb04>)
 8016c20:	881b      	ldrh	r3, [r3, #0]
 8016c22:	429a      	cmp	r2, r3
 8016c24:	d206      	bcs.n	8016c34 <tcp_receive+0x9c4>
 8016c26:	4b56      	ldr	r3, [pc, #344]	@ (8016d80 <tcp_receive+0xb10>)
 8016c28:	f240 6207 	movw	r2, #1543	@ 0x607
 8016c2c:	4957      	ldr	r1, [pc, #348]	@ (8016d8c <tcp_receive+0xb1c>)
 8016c2e:	4856      	ldr	r0, [pc, #344]	@ (8016d88 <tcp_receive+0xb18>)
 8016c30:	f007 fbd0 	bl	801e3d4 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8016c38:	4b4e      	ldr	r3, [pc, #312]	@ (8016d74 <tcp_receive+0xb04>)
 8016c3a:	881b      	ldrh	r3, [r3, #0]
 8016c3c:	1ad3      	subs	r3, r2, r3
 8016c3e:	b29a      	uxth	r2, r3
 8016c40:	687b      	ldr	r3, [r7, #4]
 8016c42:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8016c44:	6878      	ldr	r0, [r7, #4]
 8016c46:	f7fc feb1 	bl	80139ac <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8016c4a:	4b4c      	ldr	r3, [pc, #304]	@ (8016d7c <tcp_receive+0xb0c>)
 8016c4c:	685b      	ldr	r3, [r3, #4]
 8016c4e:	891b      	ldrh	r3, [r3, #8]
 8016c50:	2b00      	cmp	r3, #0
 8016c52:	d006      	beq.n	8016c62 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8016c54:	4b49      	ldr	r3, [pc, #292]	@ (8016d7c <tcp_receive+0xb0c>)
 8016c56:	685b      	ldr	r3, [r3, #4]
 8016c58:	4a4d      	ldr	r2, [pc, #308]	@ (8016d90 <tcp_receive+0xb20>)
 8016c5a:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8016c5c:	4b47      	ldr	r3, [pc, #284]	@ (8016d7c <tcp_receive+0xb0c>)
 8016c5e:	2200      	movs	r2, #0
 8016c60:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8016c62:	4b46      	ldr	r3, [pc, #280]	@ (8016d7c <tcp_receive+0xb0c>)
 8016c64:	68db      	ldr	r3, [r3, #12]
 8016c66:	899b      	ldrh	r3, [r3, #12]
 8016c68:	b29b      	uxth	r3, r3
 8016c6a:	4618      	mov	r0, r3
 8016c6c:	f7fa f824 	bl	8010cb8 <lwip_htons>
 8016c70:	4603      	mov	r3, r0
 8016c72:	b2db      	uxtb	r3, r3
 8016c74:	f003 0301 	and.w	r3, r3, #1
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	f000 80b8 	beq.w	8016dee <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8016c7e:	4b45      	ldr	r3, [pc, #276]	@ (8016d94 <tcp_receive+0xb24>)
 8016c80:	781b      	ldrb	r3, [r3, #0]
 8016c82:	f043 0320 	orr.w	r3, r3, #32
 8016c86:	b2da      	uxtb	r2, r3
 8016c88:	4b42      	ldr	r3, [pc, #264]	@ (8016d94 <tcp_receive+0xb24>)
 8016c8a:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8016c8c:	e0af      	b.n	8016dee <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8016c8e:	687b      	ldr	r3, [r7, #4]
 8016c90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016c92:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016c98:	68db      	ldr	r3, [r3, #12]
 8016c9a:	685b      	ldr	r3, [r3, #4]
 8016c9c:	4a36      	ldr	r2, [pc, #216]	@ (8016d78 <tcp_receive+0xb08>)
 8016c9e:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8016ca0:	68bb      	ldr	r3, [r7, #8]
 8016ca2:	891b      	ldrh	r3, [r3, #8]
 8016ca4:	461c      	mov	r4, r3
 8016ca6:	68bb      	ldr	r3, [r7, #8]
 8016ca8:	68db      	ldr	r3, [r3, #12]
 8016caa:	899b      	ldrh	r3, [r3, #12]
 8016cac:	b29b      	uxth	r3, r3
 8016cae:	4618      	mov	r0, r3
 8016cb0:	f7fa f802 	bl	8010cb8 <lwip_htons>
 8016cb4:	4603      	mov	r3, r0
 8016cb6:	b2db      	uxtb	r3, r3
 8016cb8:	f003 0303 	and.w	r3, r3, #3
 8016cbc:	2b00      	cmp	r3, #0
 8016cbe:	d001      	beq.n	8016cc4 <tcp_receive+0xa54>
 8016cc0:	2301      	movs	r3, #1
 8016cc2:	e000      	b.n	8016cc6 <tcp_receive+0xa56>
 8016cc4:	2300      	movs	r3, #0
 8016cc6:	191a      	adds	r2, r3, r4
 8016cc8:	687b      	ldr	r3, [r7, #4]
 8016cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016ccc:	441a      	add	r2, r3
 8016cce:	687b      	ldr	r3, [r7, #4]
 8016cd0:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8016cd2:	687b      	ldr	r3, [r7, #4]
 8016cd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8016cd6:	461c      	mov	r4, r3
 8016cd8:	68bb      	ldr	r3, [r7, #8]
 8016cda:	891b      	ldrh	r3, [r3, #8]
 8016cdc:	461d      	mov	r5, r3
 8016cde:	68bb      	ldr	r3, [r7, #8]
 8016ce0:	68db      	ldr	r3, [r3, #12]
 8016ce2:	899b      	ldrh	r3, [r3, #12]
 8016ce4:	b29b      	uxth	r3, r3
 8016ce6:	4618      	mov	r0, r3
 8016ce8:	f7f9 ffe6 	bl	8010cb8 <lwip_htons>
 8016cec:	4603      	mov	r3, r0
 8016cee:	b2db      	uxtb	r3, r3
 8016cf0:	f003 0303 	and.w	r3, r3, #3
 8016cf4:	2b00      	cmp	r3, #0
 8016cf6:	d001      	beq.n	8016cfc <tcp_receive+0xa8c>
 8016cf8:	2301      	movs	r3, #1
 8016cfa:	e000      	b.n	8016cfe <tcp_receive+0xa8e>
 8016cfc:	2300      	movs	r3, #0
 8016cfe:	442b      	add	r3, r5
 8016d00:	429c      	cmp	r4, r3
 8016d02:	d206      	bcs.n	8016d12 <tcp_receive+0xaa2>
 8016d04:	4b1e      	ldr	r3, [pc, #120]	@ (8016d80 <tcp_receive+0xb10>)
 8016d06:	f240 622b 	movw	r2, #1579	@ 0x62b
 8016d0a:	4923      	ldr	r1, [pc, #140]	@ (8016d98 <tcp_receive+0xb28>)
 8016d0c:	481e      	ldr	r0, [pc, #120]	@ (8016d88 <tcp_receive+0xb18>)
 8016d0e:	f007 fb61 	bl	801e3d4 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8016d12:	68bb      	ldr	r3, [r7, #8]
 8016d14:	891b      	ldrh	r3, [r3, #8]
 8016d16:	461c      	mov	r4, r3
 8016d18:	68bb      	ldr	r3, [r7, #8]
 8016d1a:	68db      	ldr	r3, [r3, #12]
 8016d1c:	899b      	ldrh	r3, [r3, #12]
 8016d1e:	b29b      	uxth	r3, r3
 8016d20:	4618      	mov	r0, r3
 8016d22:	f7f9 ffc9 	bl	8010cb8 <lwip_htons>
 8016d26:	4603      	mov	r3, r0
 8016d28:	b2db      	uxtb	r3, r3
 8016d2a:	f003 0303 	and.w	r3, r3, #3
 8016d2e:	2b00      	cmp	r3, #0
 8016d30:	d001      	beq.n	8016d36 <tcp_receive+0xac6>
 8016d32:	2301      	movs	r3, #1
 8016d34:	e000      	b.n	8016d38 <tcp_receive+0xac8>
 8016d36:	2300      	movs	r3, #0
 8016d38:	1919      	adds	r1, r3, r4
 8016d3a:	687b      	ldr	r3, [r7, #4]
 8016d3c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8016d3e:	b28b      	uxth	r3, r1
 8016d40:	1ad3      	subs	r3, r2, r3
 8016d42:	b29a      	uxth	r2, r3
 8016d44:	687b      	ldr	r3, [r7, #4]
 8016d46:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8016d48:	6878      	ldr	r0, [r7, #4]
 8016d4a:	f7fc fe2f 	bl	80139ac <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8016d4e:	68bb      	ldr	r3, [r7, #8]
 8016d50:	685b      	ldr	r3, [r3, #4]
 8016d52:	891b      	ldrh	r3, [r3, #8]
 8016d54:	2b00      	cmp	r3, #0
 8016d56:	d028      	beq.n	8016daa <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8016d58:	4b0d      	ldr	r3, [pc, #52]	@ (8016d90 <tcp_receive+0xb20>)
 8016d5a:	681b      	ldr	r3, [r3, #0]
 8016d5c:	2b00      	cmp	r3, #0
 8016d5e:	d01d      	beq.n	8016d9c <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8016d60:	4b0b      	ldr	r3, [pc, #44]	@ (8016d90 <tcp_receive+0xb20>)
 8016d62:	681a      	ldr	r2, [r3, #0]
 8016d64:	68bb      	ldr	r3, [r7, #8]
 8016d66:	685b      	ldr	r3, [r3, #4]
 8016d68:	4619      	mov	r1, r3
 8016d6a:	4610      	mov	r0, r2
 8016d6c:	f7fb fcce 	bl	801270c <pbuf_cat>
 8016d70:	e018      	b.n	8016da4 <tcp_receive+0xb34>
 8016d72:	bf00      	nop
 8016d74:	2000f37e 	.word	0x2000f37e
 8016d78:	2000f374 	.word	0x2000f374
 8016d7c:	2000f354 	.word	0x2000f354
 8016d80:	08023460 	.word	0x08023460
 8016d84:	08023840 	.word	0x08023840
 8016d88:	080234ac 	.word	0x080234ac
 8016d8c:	0802387c 	.word	0x0802387c
 8016d90:	2000f384 	.word	0x2000f384
 8016d94:	2000f381 	.word	0x2000f381
 8016d98:	0802389c 	.word	0x0802389c
            } else {
              recv_data = cseg->p;
 8016d9c:	68bb      	ldr	r3, [r7, #8]
 8016d9e:	685b      	ldr	r3, [r3, #4]
 8016da0:	4a70      	ldr	r2, [pc, #448]	@ (8016f64 <tcp_receive+0xcf4>)
 8016da2:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8016da4:	68bb      	ldr	r3, [r7, #8]
 8016da6:	2200      	movs	r2, #0
 8016da8:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8016daa:	68bb      	ldr	r3, [r7, #8]
 8016dac:	68db      	ldr	r3, [r3, #12]
 8016dae:	899b      	ldrh	r3, [r3, #12]
 8016db0:	b29b      	uxth	r3, r3
 8016db2:	4618      	mov	r0, r3
 8016db4:	f7f9 ff80 	bl	8010cb8 <lwip_htons>
 8016db8:	4603      	mov	r3, r0
 8016dba:	b2db      	uxtb	r3, r3
 8016dbc:	f003 0301 	and.w	r3, r3, #1
 8016dc0:	2b00      	cmp	r3, #0
 8016dc2:	d00d      	beq.n	8016de0 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8016dc4:	4b68      	ldr	r3, [pc, #416]	@ (8016f68 <tcp_receive+0xcf8>)
 8016dc6:	781b      	ldrb	r3, [r3, #0]
 8016dc8:	f043 0320 	orr.w	r3, r3, #32
 8016dcc:	b2da      	uxtb	r2, r3
 8016dce:	4b66      	ldr	r3, [pc, #408]	@ (8016f68 <tcp_receive+0xcf8>)
 8016dd0:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8016dd2:	687b      	ldr	r3, [r7, #4]
 8016dd4:	7d1b      	ldrb	r3, [r3, #20]
 8016dd6:	2b04      	cmp	r3, #4
 8016dd8:	d102      	bne.n	8016de0 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8016dda:	687b      	ldr	r3, [r7, #4]
 8016ddc:	2207      	movs	r2, #7
 8016dde:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8016de0:	68bb      	ldr	r3, [r7, #8]
 8016de2:	681a      	ldr	r2, [r3, #0]
 8016de4:	687b      	ldr	r3, [r7, #4]
 8016de6:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8016de8:	68b8      	ldr	r0, [r7, #8]
 8016dea:	f7fd fb06 	bl	80143fa <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8016dee:	687b      	ldr	r3, [r7, #4]
 8016df0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016df2:	2b00      	cmp	r3, #0
 8016df4:	d008      	beq.n	8016e08 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8016df6:	687b      	ldr	r3, [r7, #4]
 8016df8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016dfa:	68db      	ldr	r3, [r3, #12]
 8016dfc:	685a      	ldr	r2, [r3, #4]
 8016dfe:	687b      	ldr	r3, [r7, #4]
 8016e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 8016e02:	429a      	cmp	r2, r3
 8016e04:	f43f af43 	beq.w	8016c8e <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8016e08:	687b      	ldr	r3, [r7, #4]
 8016e0a:	8b5b      	ldrh	r3, [r3, #26]
 8016e0c:	f003 0301 	and.w	r3, r3, #1
 8016e10:	2b00      	cmp	r3, #0
 8016e12:	d00e      	beq.n	8016e32 <tcp_receive+0xbc2>
 8016e14:	687b      	ldr	r3, [r7, #4]
 8016e16:	8b5b      	ldrh	r3, [r3, #26]
 8016e18:	f023 0301 	bic.w	r3, r3, #1
 8016e1c:	b29a      	uxth	r2, r3
 8016e1e:	687b      	ldr	r3, [r7, #4]
 8016e20:	835a      	strh	r2, [r3, #26]
 8016e22:	687b      	ldr	r3, [r7, #4]
 8016e24:	8b5b      	ldrh	r3, [r3, #26]
 8016e26:	f043 0302 	orr.w	r3, r3, #2
 8016e2a:	b29a      	uxth	r2, r3
 8016e2c:	687b      	ldr	r3, [r7, #4]
 8016e2e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8016e30:	e187      	b.n	8017142 <tcp_receive+0xed2>
        tcp_ack(pcb);
 8016e32:	687b      	ldr	r3, [r7, #4]
 8016e34:	8b5b      	ldrh	r3, [r3, #26]
 8016e36:	f043 0301 	orr.w	r3, r3, #1
 8016e3a:	b29a      	uxth	r2, r3
 8016e3c:	687b      	ldr	r3, [r7, #4]
 8016e3e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8016e40:	e17f      	b.n	8017142 <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8016e42:	687b      	ldr	r3, [r7, #4]
 8016e44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016e46:	2b00      	cmp	r3, #0
 8016e48:	d106      	bne.n	8016e58 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8016e4a:	4848      	ldr	r0, [pc, #288]	@ (8016f6c <tcp_receive+0xcfc>)
 8016e4c:	f7fd faee 	bl	801442c <tcp_seg_copy>
 8016e50:	4602      	mov	r2, r0
 8016e52:	687b      	ldr	r3, [r7, #4]
 8016e54:	675a      	str	r2, [r3, #116]	@ 0x74
 8016e56:	e16c      	b.n	8017132 <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8016e58:	2300      	movs	r3, #0
 8016e5a:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8016e5c:	687b      	ldr	r3, [r7, #4]
 8016e5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016e60:	63bb      	str	r3, [r7, #56]	@ 0x38
 8016e62:	e156      	b.n	8017112 <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 8016e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e66:	68db      	ldr	r3, [r3, #12]
 8016e68:	685a      	ldr	r2, [r3, #4]
 8016e6a:	4b41      	ldr	r3, [pc, #260]	@ (8016f70 <tcp_receive+0xd00>)
 8016e6c:	681b      	ldr	r3, [r3, #0]
 8016e6e:	429a      	cmp	r2, r3
 8016e70:	d11d      	bne.n	8016eae <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8016e72:	4b3e      	ldr	r3, [pc, #248]	@ (8016f6c <tcp_receive+0xcfc>)
 8016e74:	891a      	ldrh	r2, [r3, #8]
 8016e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e78:	891b      	ldrh	r3, [r3, #8]
 8016e7a:	429a      	cmp	r2, r3
 8016e7c:	f240 814e 	bls.w	801711c <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8016e80:	483a      	ldr	r0, [pc, #232]	@ (8016f6c <tcp_receive+0xcfc>)
 8016e82:	f7fd fad3 	bl	801442c <tcp_seg_copy>
 8016e86:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8016e88:	697b      	ldr	r3, [r7, #20]
 8016e8a:	2b00      	cmp	r3, #0
 8016e8c:	f000 8148 	beq.w	8017120 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8016e90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e92:	2b00      	cmp	r3, #0
 8016e94:	d003      	beq.n	8016e9e <tcp_receive+0xc2e>
                    prev->next = cseg;
 8016e96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e98:	697a      	ldr	r2, [r7, #20]
 8016e9a:	601a      	str	r2, [r3, #0]
 8016e9c:	e002      	b.n	8016ea4 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8016e9e:	687b      	ldr	r3, [r7, #4]
 8016ea0:	697a      	ldr	r2, [r7, #20]
 8016ea2:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8016ea4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016ea6:	6978      	ldr	r0, [r7, #20]
 8016ea8:	f7ff f8de 	bl	8016068 <tcp_oos_insert_segment>
                }
                break;
 8016eac:	e138      	b.n	8017120 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8016eae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016eb0:	2b00      	cmp	r3, #0
 8016eb2:	d117      	bne.n	8016ee4 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8016eb4:	4b2e      	ldr	r3, [pc, #184]	@ (8016f70 <tcp_receive+0xd00>)
 8016eb6:	681a      	ldr	r2, [r3, #0]
 8016eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016eba:	68db      	ldr	r3, [r3, #12]
 8016ebc:	685b      	ldr	r3, [r3, #4]
 8016ebe:	1ad3      	subs	r3, r2, r3
 8016ec0:	2b00      	cmp	r3, #0
 8016ec2:	da57      	bge.n	8016f74 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8016ec4:	4829      	ldr	r0, [pc, #164]	@ (8016f6c <tcp_receive+0xcfc>)
 8016ec6:	f7fd fab1 	bl	801442c <tcp_seg_copy>
 8016eca:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8016ecc:	69bb      	ldr	r3, [r7, #24]
 8016ece:	2b00      	cmp	r3, #0
 8016ed0:	f000 8128 	beq.w	8017124 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8016ed4:	687b      	ldr	r3, [r7, #4]
 8016ed6:	69ba      	ldr	r2, [r7, #24]
 8016ed8:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8016eda:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016edc:	69b8      	ldr	r0, [r7, #24]
 8016ede:	f7ff f8c3 	bl	8016068 <tcp_oos_insert_segment>
                  }
                  break;
 8016ee2:	e11f      	b.n	8017124 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8016ee4:	4b22      	ldr	r3, [pc, #136]	@ (8016f70 <tcp_receive+0xd00>)
 8016ee6:	681a      	ldr	r2, [r3, #0]
 8016ee8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016eea:	68db      	ldr	r3, [r3, #12]
 8016eec:	685b      	ldr	r3, [r3, #4]
 8016eee:	1ad3      	subs	r3, r2, r3
 8016ef0:	3b01      	subs	r3, #1
 8016ef2:	2b00      	cmp	r3, #0
 8016ef4:	db3e      	blt.n	8016f74 <tcp_receive+0xd04>
 8016ef6:	4b1e      	ldr	r3, [pc, #120]	@ (8016f70 <tcp_receive+0xd00>)
 8016ef8:	681a      	ldr	r2, [r3, #0]
 8016efa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016efc:	68db      	ldr	r3, [r3, #12]
 8016efe:	685b      	ldr	r3, [r3, #4]
 8016f00:	1ad3      	subs	r3, r2, r3
 8016f02:	3301      	adds	r3, #1
 8016f04:	2b00      	cmp	r3, #0
 8016f06:	dc35      	bgt.n	8016f74 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8016f08:	4818      	ldr	r0, [pc, #96]	@ (8016f6c <tcp_receive+0xcfc>)
 8016f0a:	f7fd fa8f 	bl	801442c <tcp_seg_copy>
 8016f0e:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8016f10:	69fb      	ldr	r3, [r7, #28]
 8016f12:	2b00      	cmp	r3, #0
 8016f14:	f000 8108 	beq.w	8017128 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8016f18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f1a:	68db      	ldr	r3, [r3, #12]
 8016f1c:	685b      	ldr	r3, [r3, #4]
 8016f1e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016f20:	8912      	ldrh	r2, [r2, #8]
 8016f22:	441a      	add	r2, r3
 8016f24:	4b12      	ldr	r3, [pc, #72]	@ (8016f70 <tcp_receive+0xd00>)
 8016f26:	681b      	ldr	r3, [r3, #0]
 8016f28:	1ad3      	subs	r3, r2, r3
 8016f2a:	2b00      	cmp	r3, #0
 8016f2c:	dd12      	ble.n	8016f54 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8016f2e:	4b10      	ldr	r3, [pc, #64]	@ (8016f70 <tcp_receive+0xd00>)
 8016f30:	681b      	ldr	r3, [r3, #0]
 8016f32:	b29a      	uxth	r2, r3
 8016f34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f36:	68db      	ldr	r3, [r3, #12]
 8016f38:	685b      	ldr	r3, [r3, #4]
 8016f3a:	b29b      	uxth	r3, r3
 8016f3c:	1ad3      	subs	r3, r2, r3
 8016f3e:	b29a      	uxth	r2, r3
 8016f40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f42:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8016f44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f46:	685a      	ldr	r2, [r3, #4]
 8016f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f4a:	891b      	ldrh	r3, [r3, #8]
 8016f4c:	4619      	mov	r1, r3
 8016f4e:	4610      	mov	r0, r2
 8016f50:	f7fb f956 	bl	8012200 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8016f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f56:	69fa      	ldr	r2, [r7, #28]
 8016f58:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8016f5a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016f5c:	69f8      	ldr	r0, [r7, #28]
 8016f5e:	f7ff f883 	bl	8016068 <tcp_oos_insert_segment>
                  }
                  break;
 8016f62:	e0e1      	b.n	8017128 <tcp_receive+0xeb8>
 8016f64:	2000f384 	.word	0x2000f384
 8016f68:	2000f381 	.word	0x2000f381
 8016f6c:	2000f354 	.word	0x2000f354
 8016f70:	2000f374 	.word	0x2000f374
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8016f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f76:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8016f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f7a:	681b      	ldr	r3, [r3, #0]
 8016f7c:	2b00      	cmp	r3, #0
 8016f7e:	f040 80c5 	bne.w	801710c <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8016f82:	4b7f      	ldr	r3, [pc, #508]	@ (8017180 <tcp_receive+0xf10>)
 8016f84:	681a      	ldr	r2, [r3, #0]
 8016f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f88:	68db      	ldr	r3, [r3, #12]
 8016f8a:	685b      	ldr	r3, [r3, #4]
 8016f8c:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8016f8e:	2b00      	cmp	r3, #0
 8016f90:	f340 80bc 	ble.w	801710c <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8016f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f96:	68db      	ldr	r3, [r3, #12]
 8016f98:	899b      	ldrh	r3, [r3, #12]
 8016f9a:	b29b      	uxth	r3, r3
 8016f9c:	4618      	mov	r0, r3
 8016f9e:	f7f9 fe8b 	bl	8010cb8 <lwip_htons>
 8016fa2:	4603      	mov	r3, r0
 8016fa4:	b2db      	uxtb	r3, r3
 8016fa6:	f003 0301 	and.w	r3, r3, #1
 8016faa:	2b00      	cmp	r3, #0
 8016fac:	f040 80be 	bne.w	801712c <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8016fb0:	4874      	ldr	r0, [pc, #464]	@ (8017184 <tcp_receive+0xf14>)
 8016fb2:	f7fd fa3b 	bl	801442c <tcp_seg_copy>
 8016fb6:	4602      	mov	r2, r0
 8016fb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fba:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8016fbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fbe:	681b      	ldr	r3, [r3, #0]
 8016fc0:	2b00      	cmp	r3, #0
 8016fc2:	f000 80b5 	beq.w	8017130 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8016fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fc8:	68db      	ldr	r3, [r3, #12]
 8016fca:	685b      	ldr	r3, [r3, #4]
 8016fcc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016fce:	8912      	ldrh	r2, [r2, #8]
 8016fd0:	441a      	add	r2, r3
 8016fd2:	4b6b      	ldr	r3, [pc, #428]	@ (8017180 <tcp_receive+0xf10>)
 8016fd4:	681b      	ldr	r3, [r3, #0]
 8016fd6:	1ad3      	subs	r3, r2, r3
 8016fd8:	2b00      	cmp	r3, #0
 8016fda:	dd12      	ble.n	8017002 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8016fdc:	4b68      	ldr	r3, [pc, #416]	@ (8017180 <tcp_receive+0xf10>)
 8016fde:	681b      	ldr	r3, [r3, #0]
 8016fe0:	b29a      	uxth	r2, r3
 8016fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fe4:	68db      	ldr	r3, [r3, #12]
 8016fe6:	685b      	ldr	r3, [r3, #4]
 8016fe8:	b29b      	uxth	r3, r3
 8016fea:	1ad3      	subs	r3, r2, r3
 8016fec:	b29a      	uxth	r2, r3
 8016fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ff0:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8016ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ff4:	685a      	ldr	r2, [r3, #4]
 8016ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ff8:	891b      	ldrh	r3, [r3, #8]
 8016ffa:	4619      	mov	r1, r3
 8016ffc:	4610      	mov	r0, r2
 8016ffe:	f7fb f8ff 	bl	8012200 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8017002:	4b61      	ldr	r3, [pc, #388]	@ (8017188 <tcp_receive+0xf18>)
 8017004:	881b      	ldrh	r3, [r3, #0]
 8017006:	461a      	mov	r2, r3
 8017008:	4b5d      	ldr	r3, [pc, #372]	@ (8017180 <tcp_receive+0xf10>)
 801700a:	681b      	ldr	r3, [r3, #0]
 801700c:	441a      	add	r2, r3
 801700e:	687b      	ldr	r3, [r7, #4]
 8017010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017012:	6879      	ldr	r1, [r7, #4]
 8017014:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017016:	440b      	add	r3, r1
 8017018:	1ad3      	subs	r3, r2, r3
 801701a:	2b00      	cmp	r3, #0
 801701c:	f340 8088 	ble.w	8017130 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8017020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017022:	681b      	ldr	r3, [r3, #0]
 8017024:	68db      	ldr	r3, [r3, #12]
 8017026:	899b      	ldrh	r3, [r3, #12]
 8017028:	b29b      	uxth	r3, r3
 801702a:	4618      	mov	r0, r3
 801702c:	f7f9 fe44 	bl	8010cb8 <lwip_htons>
 8017030:	4603      	mov	r3, r0
 8017032:	b2db      	uxtb	r3, r3
 8017034:	f003 0301 	and.w	r3, r3, #1
 8017038:	2b00      	cmp	r3, #0
 801703a:	d021      	beq.n	8017080 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801703c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801703e:	681b      	ldr	r3, [r3, #0]
 8017040:	68db      	ldr	r3, [r3, #12]
 8017042:	899b      	ldrh	r3, [r3, #12]
 8017044:	b29b      	uxth	r3, r3
 8017046:	b21b      	sxth	r3, r3
 8017048:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801704c:	b21c      	sxth	r4, r3
 801704e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017050:	681b      	ldr	r3, [r3, #0]
 8017052:	68db      	ldr	r3, [r3, #12]
 8017054:	899b      	ldrh	r3, [r3, #12]
 8017056:	b29b      	uxth	r3, r3
 8017058:	4618      	mov	r0, r3
 801705a:	f7f9 fe2d 	bl	8010cb8 <lwip_htons>
 801705e:	4603      	mov	r3, r0
 8017060:	b2db      	uxtb	r3, r3
 8017062:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8017066:	b29b      	uxth	r3, r3
 8017068:	4618      	mov	r0, r3
 801706a:	f7f9 fe25 	bl	8010cb8 <lwip_htons>
 801706e:	4603      	mov	r3, r0
 8017070:	b21b      	sxth	r3, r3
 8017072:	4323      	orrs	r3, r4
 8017074:	b21a      	sxth	r2, r3
 8017076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017078:	681b      	ldr	r3, [r3, #0]
 801707a:	68db      	ldr	r3, [r3, #12]
 801707c:	b292      	uxth	r2, r2
 801707e:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8017080:	687b      	ldr	r3, [r7, #4]
 8017082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017084:	b29a      	uxth	r2, r3
 8017086:	687b      	ldr	r3, [r7, #4]
 8017088:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801708a:	4413      	add	r3, r2
 801708c:	b299      	uxth	r1, r3
 801708e:	4b3c      	ldr	r3, [pc, #240]	@ (8017180 <tcp_receive+0xf10>)
 8017090:	681b      	ldr	r3, [r3, #0]
 8017092:	b29a      	uxth	r2, r3
 8017094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017096:	681b      	ldr	r3, [r3, #0]
 8017098:	1a8a      	subs	r2, r1, r2
 801709a:	b292      	uxth	r2, r2
 801709c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801709e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80170a0:	681b      	ldr	r3, [r3, #0]
 80170a2:	685a      	ldr	r2, [r3, #4]
 80170a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80170a6:	681b      	ldr	r3, [r3, #0]
 80170a8:	891b      	ldrh	r3, [r3, #8]
 80170aa:	4619      	mov	r1, r3
 80170ac:	4610      	mov	r0, r2
 80170ae:	f7fb f8a7 	bl	8012200 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80170b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80170b4:	681b      	ldr	r3, [r3, #0]
 80170b6:	891c      	ldrh	r4, [r3, #8]
 80170b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80170ba:	681b      	ldr	r3, [r3, #0]
 80170bc:	68db      	ldr	r3, [r3, #12]
 80170be:	899b      	ldrh	r3, [r3, #12]
 80170c0:	b29b      	uxth	r3, r3
 80170c2:	4618      	mov	r0, r3
 80170c4:	f7f9 fdf8 	bl	8010cb8 <lwip_htons>
 80170c8:	4603      	mov	r3, r0
 80170ca:	b2db      	uxtb	r3, r3
 80170cc:	f003 0303 	and.w	r3, r3, #3
 80170d0:	2b00      	cmp	r3, #0
 80170d2:	d001      	beq.n	80170d8 <tcp_receive+0xe68>
 80170d4:	2301      	movs	r3, #1
 80170d6:	e000      	b.n	80170da <tcp_receive+0xe6a>
 80170d8:	2300      	movs	r3, #0
 80170da:	4423      	add	r3, r4
 80170dc:	b29a      	uxth	r2, r3
 80170de:	4b2a      	ldr	r3, [pc, #168]	@ (8017188 <tcp_receive+0xf18>)
 80170e0:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80170e2:	4b29      	ldr	r3, [pc, #164]	@ (8017188 <tcp_receive+0xf18>)
 80170e4:	881b      	ldrh	r3, [r3, #0]
 80170e6:	461a      	mov	r2, r3
 80170e8:	4b25      	ldr	r3, [pc, #148]	@ (8017180 <tcp_receive+0xf10>)
 80170ea:	681b      	ldr	r3, [r3, #0]
 80170ec:	441a      	add	r2, r3
 80170ee:	687b      	ldr	r3, [r7, #4]
 80170f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80170f2:	6879      	ldr	r1, [r7, #4]
 80170f4:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80170f6:	440b      	add	r3, r1
 80170f8:	429a      	cmp	r2, r3
 80170fa:	d019      	beq.n	8017130 <tcp_receive+0xec0>
 80170fc:	4b23      	ldr	r3, [pc, #140]	@ (801718c <tcp_receive+0xf1c>)
 80170fe:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 8017102:	4923      	ldr	r1, [pc, #140]	@ (8017190 <tcp_receive+0xf20>)
 8017104:	4823      	ldr	r0, [pc, #140]	@ (8017194 <tcp_receive+0xf24>)
 8017106:	f007 f965 	bl	801e3d4 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801710a:	e011      	b.n	8017130 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801710c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801710e:	681b      	ldr	r3, [r3, #0]
 8017110:	63bb      	str	r3, [r7, #56]	@ 0x38
 8017112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017114:	2b00      	cmp	r3, #0
 8017116:	f47f aea5 	bne.w	8016e64 <tcp_receive+0xbf4>
 801711a:	e00a      	b.n	8017132 <tcp_receive+0xec2>
                break;
 801711c:	bf00      	nop
 801711e:	e008      	b.n	8017132 <tcp_receive+0xec2>
                break;
 8017120:	bf00      	nop
 8017122:	e006      	b.n	8017132 <tcp_receive+0xec2>
                  break;
 8017124:	bf00      	nop
 8017126:	e004      	b.n	8017132 <tcp_receive+0xec2>
                  break;
 8017128:	bf00      	nop
 801712a:	e002      	b.n	8017132 <tcp_receive+0xec2>
                  break;
 801712c:	bf00      	nop
 801712e:	e000      	b.n	8017132 <tcp_receive+0xec2>
                break;
 8017130:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8017132:	6878      	ldr	r0, [r7, #4]
 8017134:	f001 fe88 	bl	8018e48 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8017138:	e003      	b.n	8017142 <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801713a:	6878      	ldr	r0, [r7, #4]
 801713c:	f001 fe84 	bl	8018e48 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017140:	e01a      	b.n	8017178 <tcp_receive+0xf08>
 8017142:	e019      	b.n	8017178 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8017144:	4b0e      	ldr	r3, [pc, #56]	@ (8017180 <tcp_receive+0xf10>)
 8017146:	681a      	ldr	r2, [r3, #0]
 8017148:	687b      	ldr	r3, [r7, #4]
 801714a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801714c:	1ad3      	subs	r3, r2, r3
 801714e:	2b00      	cmp	r3, #0
 8017150:	db0a      	blt.n	8017168 <tcp_receive+0xef8>
 8017152:	4b0b      	ldr	r3, [pc, #44]	@ (8017180 <tcp_receive+0xf10>)
 8017154:	681a      	ldr	r2, [r3, #0]
 8017156:	687b      	ldr	r3, [r7, #4]
 8017158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801715a:	6879      	ldr	r1, [r7, #4]
 801715c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801715e:	440b      	add	r3, r1
 8017160:	1ad3      	subs	r3, r2, r3
 8017162:	3301      	adds	r3, #1
 8017164:	2b00      	cmp	r3, #0
 8017166:	dd07      	ble.n	8017178 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 8017168:	687b      	ldr	r3, [r7, #4]
 801716a:	8b5b      	ldrh	r3, [r3, #26]
 801716c:	f043 0302 	orr.w	r3, r3, #2
 8017170:	b29a      	uxth	r2, r3
 8017172:	687b      	ldr	r3, [r7, #4]
 8017174:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8017176:	e7ff      	b.n	8017178 <tcp_receive+0xf08>
 8017178:	bf00      	nop
 801717a:	3750      	adds	r7, #80	@ 0x50
 801717c:	46bd      	mov	sp, r7
 801717e:	bdb0      	pop	{r4, r5, r7, pc}
 8017180:	2000f374 	.word	0x2000f374
 8017184:	2000f354 	.word	0x2000f354
 8017188:	2000f37e 	.word	0x2000f37e
 801718c:	08023460 	.word	0x08023460
 8017190:	08023808 	.word	0x08023808
 8017194:	080234ac 	.word	0x080234ac

08017198 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8017198:	b480      	push	{r7}
 801719a:	b083      	sub	sp, #12
 801719c:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801719e:	4b15      	ldr	r3, [pc, #84]	@ (80171f4 <tcp_get_next_optbyte+0x5c>)
 80171a0:	881b      	ldrh	r3, [r3, #0]
 80171a2:	1c5a      	adds	r2, r3, #1
 80171a4:	b291      	uxth	r1, r2
 80171a6:	4a13      	ldr	r2, [pc, #76]	@ (80171f4 <tcp_get_next_optbyte+0x5c>)
 80171a8:	8011      	strh	r1, [r2, #0]
 80171aa:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80171ac:	4b12      	ldr	r3, [pc, #72]	@ (80171f8 <tcp_get_next_optbyte+0x60>)
 80171ae:	681b      	ldr	r3, [r3, #0]
 80171b0:	2b00      	cmp	r3, #0
 80171b2:	d004      	beq.n	80171be <tcp_get_next_optbyte+0x26>
 80171b4:	4b11      	ldr	r3, [pc, #68]	@ (80171fc <tcp_get_next_optbyte+0x64>)
 80171b6:	881b      	ldrh	r3, [r3, #0]
 80171b8:	88fa      	ldrh	r2, [r7, #6]
 80171ba:	429a      	cmp	r2, r3
 80171bc:	d208      	bcs.n	80171d0 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80171be:	4b10      	ldr	r3, [pc, #64]	@ (8017200 <tcp_get_next_optbyte+0x68>)
 80171c0:	681b      	ldr	r3, [r3, #0]
 80171c2:	3314      	adds	r3, #20
 80171c4:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80171c6:	88fb      	ldrh	r3, [r7, #6]
 80171c8:	683a      	ldr	r2, [r7, #0]
 80171ca:	4413      	add	r3, r2
 80171cc:	781b      	ldrb	r3, [r3, #0]
 80171ce:	e00b      	b.n	80171e8 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80171d0:	88fb      	ldrh	r3, [r7, #6]
 80171d2:	b2da      	uxtb	r2, r3
 80171d4:	4b09      	ldr	r3, [pc, #36]	@ (80171fc <tcp_get_next_optbyte+0x64>)
 80171d6:	881b      	ldrh	r3, [r3, #0]
 80171d8:	b2db      	uxtb	r3, r3
 80171da:	1ad3      	subs	r3, r2, r3
 80171dc:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80171de:	4b06      	ldr	r3, [pc, #24]	@ (80171f8 <tcp_get_next_optbyte+0x60>)
 80171e0:	681a      	ldr	r2, [r3, #0]
 80171e2:	797b      	ldrb	r3, [r7, #5]
 80171e4:	4413      	add	r3, r2
 80171e6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80171e8:	4618      	mov	r0, r3
 80171ea:	370c      	adds	r7, #12
 80171ec:	46bd      	mov	sp, r7
 80171ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171f2:	4770      	bx	lr
 80171f4:	2000f370 	.word	0x2000f370
 80171f8:	2000f36c 	.word	0x2000f36c
 80171fc:	2000f36a 	.word	0x2000f36a
 8017200:	2000f364 	.word	0x2000f364

08017204 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8017204:	b580      	push	{r7, lr}
 8017206:	b084      	sub	sp, #16
 8017208:	af00      	add	r7, sp, #0
 801720a:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801720c:	687b      	ldr	r3, [r7, #4]
 801720e:	2b00      	cmp	r3, #0
 8017210:	d106      	bne.n	8017220 <tcp_parseopt+0x1c>
 8017212:	4b32      	ldr	r3, [pc, #200]	@ (80172dc <tcp_parseopt+0xd8>)
 8017214:	f240 727d 	movw	r2, #1917	@ 0x77d
 8017218:	4931      	ldr	r1, [pc, #196]	@ (80172e0 <tcp_parseopt+0xdc>)
 801721a:	4832      	ldr	r0, [pc, #200]	@ (80172e4 <tcp_parseopt+0xe0>)
 801721c:	f007 f8da 	bl	801e3d4 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8017220:	4b31      	ldr	r3, [pc, #196]	@ (80172e8 <tcp_parseopt+0xe4>)
 8017222:	881b      	ldrh	r3, [r3, #0]
 8017224:	2b00      	cmp	r3, #0
 8017226:	d056      	beq.n	80172d6 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8017228:	4b30      	ldr	r3, [pc, #192]	@ (80172ec <tcp_parseopt+0xe8>)
 801722a:	2200      	movs	r2, #0
 801722c:	801a      	strh	r2, [r3, #0]
 801722e:	e046      	b.n	80172be <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8017230:	f7ff ffb2 	bl	8017198 <tcp_get_next_optbyte>
 8017234:	4603      	mov	r3, r0
 8017236:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8017238:	7bfb      	ldrb	r3, [r7, #15]
 801723a:	2b02      	cmp	r3, #2
 801723c:	d006      	beq.n	801724c <tcp_parseopt+0x48>
 801723e:	2b02      	cmp	r3, #2
 8017240:	dc2a      	bgt.n	8017298 <tcp_parseopt+0x94>
 8017242:	2b00      	cmp	r3, #0
 8017244:	d042      	beq.n	80172cc <tcp_parseopt+0xc8>
 8017246:	2b01      	cmp	r3, #1
 8017248:	d038      	beq.n	80172bc <tcp_parseopt+0xb8>
 801724a:	e025      	b.n	8017298 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801724c:	f7ff ffa4 	bl	8017198 <tcp_get_next_optbyte>
 8017250:	4603      	mov	r3, r0
 8017252:	2b04      	cmp	r3, #4
 8017254:	d13c      	bne.n	80172d0 <tcp_parseopt+0xcc>
 8017256:	4b25      	ldr	r3, [pc, #148]	@ (80172ec <tcp_parseopt+0xe8>)
 8017258:	881b      	ldrh	r3, [r3, #0]
 801725a:	3301      	adds	r3, #1
 801725c:	4a22      	ldr	r2, [pc, #136]	@ (80172e8 <tcp_parseopt+0xe4>)
 801725e:	8812      	ldrh	r2, [r2, #0]
 8017260:	4293      	cmp	r3, r2
 8017262:	da35      	bge.n	80172d0 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8017264:	f7ff ff98 	bl	8017198 <tcp_get_next_optbyte>
 8017268:	4603      	mov	r3, r0
 801726a:	021b      	lsls	r3, r3, #8
 801726c:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801726e:	f7ff ff93 	bl	8017198 <tcp_get_next_optbyte>
 8017272:	4603      	mov	r3, r0
 8017274:	461a      	mov	r2, r3
 8017276:	89bb      	ldrh	r3, [r7, #12]
 8017278:	4313      	orrs	r3, r2
 801727a:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801727c:	89bb      	ldrh	r3, [r7, #12]
 801727e:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8017282:	d804      	bhi.n	801728e <tcp_parseopt+0x8a>
 8017284:	89bb      	ldrh	r3, [r7, #12]
 8017286:	2b00      	cmp	r3, #0
 8017288:	d001      	beq.n	801728e <tcp_parseopt+0x8a>
 801728a:	89ba      	ldrh	r2, [r7, #12]
 801728c:	e001      	b.n	8017292 <tcp_parseopt+0x8e>
 801728e:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8017292:	687b      	ldr	r3, [r7, #4]
 8017294:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8017296:	e012      	b.n	80172be <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8017298:	f7ff ff7e 	bl	8017198 <tcp_get_next_optbyte>
 801729c:	4603      	mov	r3, r0
 801729e:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 80172a0:	7afb      	ldrb	r3, [r7, #11]
 80172a2:	2b01      	cmp	r3, #1
 80172a4:	d916      	bls.n	80172d4 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 80172a6:	7afb      	ldrb	r3, [r7, #11]
 80172a8:	b29a      	uxth	r2, r3
 80172aa:	4b10      	ldr	r3, [pc, #64]	@ (80172ec <tcp_parseopt+0xe8>)
 80172ac:	881b      	ldrh	r3, [r3, #0]
 80172ae:	4413      	add	r3, r2
 80172b0:	b29b      	uxth	r3, r3
 80172b2:	3b02      	subs	r3, #2
 80172b4:	b29a      	uxth	r2, r3
 80172b6:	4b0d      	ldr	r3, [pc, #52]	@ (80172ec <tcp_parseopt+0xe8>)
 80172b8:	801a      	strh	r2, [r3, #0]
 80172ba:	e000      	b.n	80172be <tcp_parseopt+0xba>
          break;
 80172bc:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80172be:	4b0b      	ldr	r3, [pc, #44]	@ (80172ec <tcp_parseopt+0xe8>)
 80172c0:	881a      	ldrh	r2, [r3, #0]
 80172c2:	4b09      	ldr	r3, [pc, #36]	@ (80172e8 <tcp_parseopt+0xe4>)
 80172c4:	881b      	ldrh	r3, [r3, #0]
 80172c6:	429a      	cmp	r2, r3
 80172c8:	d3b2      	bcc.n	8017230 <tcp_parseopt+0x2c>
 80172ca:	e004      	b.n	80172d6 <tcp_parseopt+0xd2>
          return;
 80172cc:	bf00      	nop
 80172ce:	e002      	b.n	80172d6 <tcp_parseopt+0xd2>
            return;
 80172d0:	bf00      	nop
 80172d2:	e000      	b.n	80172d6 <tcp_parseopt+0xd2>
            return;
 80172d4:	bf00      	nop
      }
    }
  }
}
 80172d6:	3710      	adds	r7, #16
 80172d8:	46bd      	mov	sp, r7
 80172da:	bd80      	pop	{r7, pc}
 80172dc:	08023460 	.word	0x08023460
 80172e0:	080238c4 	.word	0x080238c4
 80172e4:	080234ac 	.word	0x080234ac
 80172e8:	2000f368 	.word	0x2000f368
 80172ec:	2000f370 	.word	0x2000f370

080172f0 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80172f0:	b480      	push	{r7}
 80172f2:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 80172f4:	4b05      	ldr	r3, [pc, #20]	@ (801730c <tcp_trigger_input_pcb_close+0x1c>)
 80172f6:	781b      	ldrb	r3, [r3, #0]
 80172f8:	f043 0310 	orr.w	r3, r3, #16
 80172fc:	b2da      	uxtb	r2, r3
 80172fe:	4b03      	ldr	r3, [pc, #12]	@ (801730c <tcp_trigger_input_pcb_close+0x1c>)
 8017300:	701a      	strb	r2, [r3, #0]
}
 8017302:	bf00      	nop
 8017304:	46bd      	mov	sp, r7
 8017306:	f85d 7b04 	ldr.w	r7, [sp], #4
 801730a:	4770      	bx	lr
 801730c:	2000f381 	.word	0x2000f381

08017310 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8017310:	b580      	push	{r7, lr}
 8017312:	b084      	sub	sp, #16
 8017314:	af00      	add	r7, sp, #0
 8017316:	60f8      	str	r0, [r7, #12]
 8017318:	60b9      	str	r1, [r7, #8]
 801731a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801731c:	68fb      	ldr	r3, [r7, #12]
 801731e:	2b00      	cmp	r3, #0
 8017320:	d00a      	beq.n	8017338 <tcp_route+0x28>
 8017322:	68fb      	ldr	r3, [r7, #12]
 8017324:	7a1b      	ldrb	r3, [r3, #8]
 8017326:	2b00      	cmp	r3, #0
 8017328:	d006      	beq.n	8017338 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801732a:	68fb      	ldr	r3, [r7, #12]
 801732c:	7a1b      	ldrb	r3, [r3, #8]
 801732e:	4618      	mov	r0, r3
 8017330:	f7fa fd26 	bl	8011d80 <netif_get_by_index>
 8017334:	4603      	mov	r3, r0
 8017336:	e003      	b.n	8017340 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8017338:	6878      	ldr	r0, [r7, #4]
 801733a:	f003 fe4d 	bl	801afd8 <ip4_route>
 801733e:	4603      	mov	r3, r0
  }
}
 8017340:	4618      	mov	r0, r3
 8017342:	3710      	adds	r7, #16
 8017344:	46bd      	mov	sp, r7
 8017346:	bd80      	pop	{r7, pc}

08017348 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8017348:	b590      	push	{r4, r7, lr}
 801734a:	b087      	sub	sp, #28
 801734c:	af00      	add	r7, sp, #0
 801734e:	60f8      	str	r0, [r7, #12]
 8017350:	60b9      	str	r1, [r7, #8]
 8017352:	603b      	str	r3, [r7, #0]
 8017354:	4613      	mov	r3, r2
 8017356:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8017358:	68fb      	ldr	r3, [r7, #12]
 801735a:	2b00      	cmp	r3, #0
 801735c:	d105      	bne.n	801736a <tcp_create_segment+0x22>
 801735e:	4b43      	ldr	r3, [pc, #268]	@ (801746c <tcp_create_segment+0x124>)
 8017360:	22a3      	movs	r2, #163	@ 0xa3
 8017362:	4943      	ldr	r1, [pc, #268]	@ (8017470 <tcp_create_segment+0x128>)
 8017364:	4843      	ldr	r0, [pc, #268]	@ (8017474 <tcp_create_segment+0x12c>)
 8017366:	f007 f835 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801736a:	68bb      	ldr	r3, [r7, #8]
 801736c:	2b00      	cmp	r3, #0
 801736e:	d105      	bne.n	801737c <tcp_create_segment+0x34>
 8017370:	4b3e      	ldr	r3, [pc, #248]	@ (801746c <tcp_create_segment+0x124>)
 8017372:	22a4      	movs	r2, #164	@ 0xa4
 8017374:	4940      	ldr	r1, [pc, #256]	@ (8017478 <tcp_create_segment+0x130>)
 8017376:	483f      	ldr	r0, [pc, #252]	@ (8017474 <tcp_create_segment+0x12c>)
 8017378:	f007 f82c 	bl	801e3d4 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801737c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8017380:	009b      	lsls	r3, r3, #2
 8017382:	b2db      	uxtb	r3, r3
 8017384:	f003 0304 	and.w	r3, r3, #4
 8017388:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801738a:	2004      	movs	r0, #4
 801738c:	f7fa f968 	bl	8011660 <memp_malloc>
 8017390:	6138      	str	r0, [r7, #16]
 8017392:	693b      	ldr	r3, [r7, #16]
 8017394:	2b00      	cmp	r3, #0
 8017396:	d104      	bne.n	80173a2 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8017398:	68b8      	ldr	r0, [r7, #8]
 801739a:	f7fb f8e9 	bl	8012570 <pbuf_free>
    return NULL;
 801739e:	2300      	movs	r3, #0
 80173a0:	e060      	b.n	8017464 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 80173a2:	693b      	ldr	r3, [r7, #16]
 80173a4:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80173a8:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 80173aa:	693b      	ldr	r3, [r7, #16]
 80173ac:	2200      	movs	r2, #0
 80173ae:	601a      	str	r2, [r3, #0]
  seg->p = p;
 80173b0:	693b      	ldr	r3, [r7, #16]
 80173b2:	68ba      	ldr	r2, [r7, #8]
 80173b4:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 80173b6:	68bb      	ldr	r3, [r7, #8]
 80173b8:	891a      	ldrh	r2, [r3, #8]
 80173ba:	7dfb      	ldrb	r3, [r7, #23]
 80173bc:	b29b      	uxth	r3, r3
 80173be:	429a      	cmp	r2, r3
 80173c0:	d205      	bcs.n	80173ce <tcp_create_segment+0x86>
 80173c2:	4b2a      	ldr	r3, [pc, #168]	@ (801746c <tcp_create_segment+0x124>)
 80173c4:	22b0      	movs	r2, #176	@ 0xb0
 80173c6:	492d      	ldr	r1, [pc, #180]	@ (801747c <tcp_create_segment+0x134>)
 80173c8:	482a      	ldr	r0, [pc, #168]	@ (8017474 <tcp_create_segment+0x12c>)
 80173ca:	f007 f803 	bl	801e3d4 <iprintf>
  seg->len = p->tot_len - optlen;
 80173ce:	68bb      	ldr	r3, [r7, #8]
 80173d0:	891a      	ldrh	r2, [r3, #8]
 80173d2:	7dfb      	ldrb	r3, [r7, #23]
 80173d4:	b29b      	uxth	r3, r3
 80173d6:	1ad3      	subs	r3, r2, r3
 80173d8:	b29a      	uxth	r2, r3
 80173da:	693b      	ldr	r3, [r7, #16]
 80173dc:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80173de:	2114      	movs	r1, #20
 80173e0:	68b8      	ldr	r0, [r7, #8]
 80173e2:	f7fa fffd 	bl	80123e0 <pbuf_add_header>
 80173e6:	4603      	mov	r3, r0
 80173e8:	2b00      	cmp	r3, #0
 80173ea:	d004      	beq.n	80173f6 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80173ec:	6938      	ldr	r0, [r7, #16]
 80173ee:	f7fd f804 	bl	80143fa <tcp_seg_free>
    return NULL;
 80173f2:	2300      	movs	r3, #0
 80173f4:	e036      	b.n	8017464 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 80173f6:	693b      	ldr	r3, [r7, #16]
 80173f8:	685b      	ldr	r3, [r3, #4]
 80173fa:	685a      	ldr	r2, [r3, #4]
 80173fc:	693b      	ldr	r3, [r7, #16]
 80173fe:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8017400:	68fb      	ldr	r3, [r7, #12]
 8017402:	8ada      	ldrh	r2, [r3, #22]
 8017404:	693b      	ldr	r3, [r7, #16]
 8017406:	68dc      	ldr	r4, [r3, #12]
 8017408:	4610      	mov	r0, r2
 801740a:	f7f9 fc55 	bl	8010cb8 <lwip_htons>
 801740e:	4603      	mov	r3, r0
 8017410:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8017412:	68fb      	ldr	r3, [r7, #12]
 8017414:	8b1a      	ldrh	r2, [r3, #24]
 8017416:	693b      	ldr	r3, [r7, #16]
 8017418:	68dc      	ldr	r4, [r3, #12]
 801741a:	4610      	mov	r0, r2
 801741c:	f7f9 fc4c 	bl	8010cb8 <lwip_htons>
 8017420:	4603      	mov	r3, r0
 8017422:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8017424:	693b      	ldr	r3, [r7, #16]
 8017426:	68dc      	ldr	r4, [r3, #12]
 8017428:	6838      	ldr	r0, [r7, #0]
 801742a:	f7f9 fc5b 	bl	8010ce4 <lwip_htonl>
 801742e:	4603      	mov	r3, r0
 8017430:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8017432:	7dfb      	ldrb	r3, [r7, #23]
 8017434:	089b      	lsrs	r3, r3, #2
 8017436:	b2db      	uxtb	r3, r3
 8017438:	3305      	adds	r3, #5
 801743a:	b29b      	uxth	r3, r3
 801743c:	031b      	lsls	r3, r3, #12
 801743e:	b29a      	uxth	r2, r3
 8017440:	79fb      	ldrb	r3, [r7, #7]
 8017442:	b29b      	uxth	r3, r3
 8017444:	4313      	orrs	r3, r2
 8017446:	b29a      	uxth	r2, r3
 8017448:	693b      	ldr	r3, [r7, #16]
 801744a:	68dc      	ldr	r4, [r3, #12]
 801744c:	4610      	mov	r0, r2
 801744e:	f7f9 fc33 	bl	8010cb8 <lwip_htons>
 8017452:	4603      	mov	r3, r0
 8017454:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8017456:	693b      	ldr	r3, [r7, #16]
 8017458:	68db      	ldr	r3, [r3, #12]
 801745a:	2200      	movs	r2, #0
 801745c:	749a      	strb	r2, [r3, #18]
 801745e:	2200      	movs	r2, #0
 8017460:	74da      	strb	r2, [r3, #19]
  return seg;
 8017462:	693b      	ldr	r3, [r7, #16]
}
 8017464:	4618      	mov	r0, r3
 8017466:	371c      	adds	r7, #28
 8017468:	46bd      	mov	sp, r7
 801746a:	bd90      	pop	{r4, r7, pc}
 801746c:	080238e0 	.word	0x080238e0
 8017470:	08023914 	.word	0x08023914
 8017474:	08023934 	.word	0x08023934
 8017478:	0802395c 	.word	0x0802395c
 801747c:	08023980 	.word	0x08023980

08017480 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8017480:	b580      	push	{r7, lr}
 8017482:	b086      	sub	sp, #24
 8017484:	af00      	add	r7, sp, #0
 8017486:	607b      	str	r3, [r7, #4]
 8017488:	4603      	mov	r3, r0
 801748a:	73fb      	strb	r3, [r7, #15]
 801748c:	460b      	mov	r3, r1
 801748e:	81bb      	strh	r3, [r7, #12]
 8017490:	4613      	mov	r3, r2
 8017492:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8017494:	89bb      	ldrh	r3, [r7, #12]
 8017496:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8017498:	687b      	ldr	r3, [r7, #4]
 801749a:	2b00      	cmp	r3, #0
 801749c:	d105      	bne.n	80174aa <tcp_pbuf_prealloc+0x2a>
 801749e:	4b30      	ldr	r3, [pc, #192]	@ (8017560 <tcp_pbuf_prealloc+0xe0>)
 80174a0:	22e8      	movs	r2, #232	@ 0xe8
 80174a2:	4930      	ldr	r1, [pc, #192]	@ (8017564 <tcp_pbuf_prealloc+0xe4>)
 80174a4:	4830      	ldr	r0, [pc, #192]	@ (8017568 <tcp_pbuf_prealloc+0xe8>)
 80174a6:	f006 ff95 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 80174aa:	6a3b      	ldr	r3, [r7, #32]
 80174ac:	2b00      	cmp	r3, #0
 80174ae:	d105      	bne.n	80174bc <tcp_pbuf_prealloc+0x3c>
 80174b0:	4b2b      	ldr	r3, [pc, #172]	@ (8017560 <tcp_pbuf_prealloc+0xe0>)
 80174b2:	22e9      	movs	r2, #233	@ 0xe9
 80174b4:	492d      	ldr	r1, [pc, #180]	@ (801756c <tcp_pbuf_prealloc+0xec>)
 80174b6:	482c      	ldr	r0, [pc, #176]	@ (8017568 <tcp_pbuf_prealloc+0xe8>)
 80174b8:	f006 ff8c 	bl	801e3d4 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 80174bc:	89ba      	ldrh	r2, [r7, #12]
 80174be:	897b      	ldrh	r3, [r7, #10]
 80174c0:	429a      	cmp	r2, r3
 80174c2:	d221      	bcs.n	8017508 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80174c4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80174c8:	f003 0302 	and.w	r3, r3, #2
 80174cc:	2b00      	cmp	r3, #0
 80174ce:	d111      	bne.n	80174f4 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 80174d0:	6a3b      	ldr	r3, [r7, #32]
 80174d2:	8b5b      	ldrh	r3, [r3, #26]
 80174d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80174d8:	2b00      	cmp	r3, #0
 80174da:	d115      	bne.n	8017508 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 80174dc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80174e0:	2b00      	cmp	r3, #0
 80174e2:	d007      	beq.n	80174f4 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 80174e4:	6a3b      	ldr	r3, [r7, #32]
 80174e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
         (!first_seg ||
 80174e8:	2b00      	cmp	r3, #0
 80174ea:	d103      	bne.n	80174f4 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 80174ec:	6a3b      	ldr	r3, [r7, #32]
 80174ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
          pcb->unsent != NULL ||
 80174f0:	2b00      	cmp	r3, #0
 80174f2:	d009      	beq.n	8017508 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 80174f4:	89bb      	ldrh	r3, [r7, #12]
 80174f6:	f203 231b 	addw	r3, r3, #539	@ 0x21b
 80174fa:	f023 0203 	bic.w	r2, r3, #3
 80174fe:	897b      	ldrh	r3, [r7, #10]
 8017500:	4293      	cmp	r3, r2
 8017502:	bf28      	it	cs
 8017504:	4613      	movcs	r3, r2
 8017506:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8017508:	8af9      	ldrh	r1, [r7, #22]
 801750a:	7bfb      	ldrb	r3, [r7, #15]
 801750c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8017510:	4618      	mov	r0, r3
 8017512:	f7fa fd17 	bl	8011f44 <pbuf_alloc>
 8017516:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8017518:	693b      	ldr	r3, [r7, #16]
 801751a:	2b00      	cmp	r3, #0
 801751c:	d101      	bne.n	8017522 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 801751e:	2300      	movs	r3, #0
 8017520:	e019      	b.n	8017556 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8017522:	693b      	ldr	r3, [r7, #16]
 8017524:	681b      	ldr	r3, [r3, #0]
 8017526:	2b00      	cmp	r3, #0
 8017528:	d006      	beq.n	8017538 <tcp_pbuf_prealloc+0xb8>
 801752a:	4b0d      	ldr	r3, [pc, #52]	@ (8017560 <tcp_pbuf_prealloc+0xe0>)
 801752c:	f240 120b 	movw	r2, #267	@ 0x10b
 8017530:	490f      	ldr	r1, [pc, #60]	@ (8017570 <tcp_pbuf_prealloc+0xf0>)
 8017532:	480d      	ldr	r0, [pc, #52]	@ (8017568 <tcp_pbuf_prealloc+0xe8>)
 8017534:	f006 ff4e 	bl	801e3d4 <iprintf>
  *oversize = p->len - length;
 8017538:	693b      	ldr	r3, [r7, #16]
 801753a:	895a      	ldrh	r2, [r3, #10]
 801753c:	89bb      	ldrh	r3, [r7, #12]
 801753e:	1ad3      	subs	r3, r2, r3
 8017540:	b29a      	uxth	r2, r3
 8017542:	687b      	ldr	r3, [r7, #4]
 8017544:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8017546:	693b      	ldr	r3, [r7, #16]
 8017548:	89ba      	ldrh	r2, [r7, #12]
 801754a:	811a      	strh	r2, [r3, #8]
 801754c:	693b      	ldr	r3, [r7, #16]
 801754e:	891a      	ldrh	r2, [r3, #8]
 8017550:	693b      	ldr	r3, [r7, #16]
 8017552:	815a      	strh	r2, [r3, #10]
  return p;
 8017554:	693b      	ldr	r3, [r7, #16]
}
 8017556:	4618      	mov	r0, r3
 8017558:	3718      	adds	r7, #24
 801755a:	46bd      	mov	sp, r7
 801755c:	bd80      	pop	{r7, pc}
 801755e:	bf00      	nop
 8017560:	080238e0 	.word	0x080238e0
 8017564:	08023998 	.word	0x08023998
 8017568:	08023934 	.word	0x08023934
 801756c:	080239bc 	.word	0x080239bc
 8017570:	080239dc 	.word	0x080239dc

08017574 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8017574:	b580      	push	{r7, lr}
 8017576:	b082      	sub	sp, #8
 8017578:	af00      	add	r7, sp, #0
 801757a:	6078      	str	r0, [r7, #4]
 801757c:	460b      	mov	r3, r1
 801757e:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8017580:	687b      	ldr	r3, [r7, #4]
 8017582:	2b00      	cmp	r3, #0
 8017584:	d106      	bne.n	8017594 <tcp_write_checks+0x20>
 8017586:	4b33      	ldr	r3, [pc, #204]	@ (8017654 <tcp_write_checks+0xe0>)
 8017588:	f240 1233 	movw	r2, #307	@ 0x133
 801758c:	4932      	ldr	r1, [pc, #200]	@ (8017658 <tcp_write_checks+0xe4>)
 801758e:	4833      	ldr	r0, [pc, #204]	@ (801765c <tcp_write_checks+0xe8>)
 8017590:	f006 ff20 	bl	801e3d4 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8017594:	687b      	ldr	r3, [r7, #4]
 8017596:	7d1b      	ldrb	r3, [r3, #20]
 8017598:	2b04      	cmp	r3, #4
 801759a:	d00e      	beq.n	80175ba <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 801759c:	687b      	ldr	r3, [r7, #4]
 801759e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 80175a0:	2b07      	cmp	r3, #7
 80175a2:	d00a      	beq.n	80175ba <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 80175a4:	687b      	ldr	r3, [r7, #4]
 80175a6:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 80175a8:	2b02      	cmp	r3, #2
 80175aa:	d006      	beq.n	80175ba <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 80175ac:	687b      	ldr	r3, [r7, #4]
 80175ae:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 80175b0:	2b03      	cmp	r3, #3
 80175b2:	d002      	beq.n	80175ba <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 80175b4:	f06f 030a 	mvn.w	r3, #10
 80175b8:	e048      	b.n	801764c <tcp_write_checks+0xd8>
  } else if (len == 0) {
 80175ba:	887b      	ldrh	r3, [r7, #2]
 80175bc:	2b00      	cmp	r3, #0
 80175be:	d101      	bne.n	80175c4 <tcp_write_checks+0x50>
    return ERR_OK;
 80175c0:	2300      	movs	r3, #0
 80175c2:	e043      	b.n	801764c <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 80175c4:	687b      	ldr	r3, [r7, #4]
 80175c6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80175ca:	887a      	ldrh	r2, [r7, #2]
 80175cc:	429a      	cmp	r2, r3
 80175ce:	d909      	bls.n	80175e4 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80175d0:	687b      	ldr	r3, [r7, #4]
 80175d2:	8b5b      	ldrh	r3, [r3, #26]
 80175d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80175d8:	b29a      	uxth	r2, r3
 80175da:	687b      	ldr	r3, [r7, #4]
 80175dc:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80175de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80175e2:	e033      	b.n	801764c <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 80175e4:	687b      	ldr	r3, [r7, #4]
 80175e6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80175ea:	2b08      	cmp	r3, #8
 80175ec:	d909      	bls.n	8017602 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80175ee:	687b      	ldr	r3, [r7, #4]
 80175f0:	8b5b      	ldrh	r3, [r3, #26]
 80175f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80175f6:	b29a      	uxth	r2, r3
 80175f8:	687b      	ldr	r3, [r7, #4]
 80175fa:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80175fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017600:	e024      	b.n	801764c <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8017602:	687b      	ldr	r3, [r7, #4]
 8017604:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017608:	2b00      	cmp	r3, #0
 801760a:	d00f      	beq.n	801762c <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801760c:	687b      	ldr	r3, [r7, #4]
 801760e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017610:	2b00      	cmp	r3, #0
 8017612:	d11a      	bne.n	801764a <tcp_write_checks+0xd6>
 8017614:	687b      	ldr	r3, [r7, #4]
 8017616:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017618:	2b00      	cmp	r3, #0
 801761a:	d116      	bne.n	801764a <tcp_write_checks+0xd6>
 801761c:	4b0d      	ldr	r3, [pc, #52]	@ (8017654 <tcp_write_checks+0xe0>)
 801761e:	f240 1255 	movw	r2, #341	@ 0x155
 8017622:	490f      	ldr	r1, [pc, #60]	@ (8017660 <tcp_write_checks+0xec>)
 8017624:	480d      	ldr	r0, [pc, #52]	@ (801765c <tcp_write_checks+0xe8>)
 8017626:	f006 fed5 	bl	801e3d4 <iprintf>
 801762a:	e00e      	b.n	801764a <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801762c:	687b      	ldr	r3, [r7, #4]
 801762e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017630:	2b00      	cmp	r3, #0
 8017632:	d103      	bne.n	801763c <tcp_write_checks+0xc8>
 8017634:	687b      	ldr	r3, [r7, #4]
 8017636:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017638:	2b00      	cmp	r3, #0
 801763a:	d006      	beq.n	801764a <tcp_write_checks+0xd6>
 801763c:	4b05      	ldr	r3, [pc, #20]	@ (8017654 <tcp_write_checks+0xe0>)
 801763e:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 8017642:	4908      	ldr	r1, [pc, #32]	@ (8017664 <tcp_write_checks+0xf0>)
 8017644:	4805      	ldr	r0, [pc, #20]	@ (801765c <tcp_write_checks+0xe8>)
 8017646:	f006 fec5 	bl	801e3d4 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 801764a:	2300      	movs	r3, #0
}
 801764c:	4618      	mov	r0, r3
 801764e:	3708      	adds	r7, #8
 8017650:	46bd      	mov	sp, r7
 8017652:	bd80      	pop	{r7, pc}
 8017654:	080238e0 	.word	0x080238e0
 8017658:	080239f0 	.word	0x080239f0
 801765c:	08023934 	.word	0x08023934
 8017660:	08023a10 	.word	0x08023a10
 8017664:	08023a4c 	.word	0x08023a4c

08017668 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8017668:	b590      	push	{r4, r7, lr}
 801766a:	b09b      	sub	sp, #108	@ 0x6c
 801766c:	af04      	add	r7, sp, #16
 801766e:	60f8      	str	r0, [r7, #12]
 8017670:	60b9      	str	r1, [r7, #8]
 8017672:	4611      	mov	r1, r2
 8017674:	461a      	mov	r2, r3
 8017676:	460b      	mov	r3, r1
 8017678:	80fb      	strh	r3, [r7, #6]
 801767a:	4613      	mov	r3, r2
 801767c:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 801767e:	2300      	movs	r3, #0
 8017680:	657b      	str	r3, [r7, #84]	@ 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8017682:	2300      	movs	r3, #0
 8017684:	653b      	str	r3, [r7, #80]	@ 0x50
 8017686:	2300      	movs	r3, #0
 8017688:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801768a:	2300      	movs	r3, #0
 801768c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801768e:	2300      	movs	r3, #0
 8017690:	647b      	str	r3, [r7, #68]	@ 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8017692:	2300      	movs	r3, #0
 8017694:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8017698:	2300      	movs	r3, #0
 801769a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 801769e:	2300      	movs	r3, #0
 80176a0:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 80176a2:	2300      	movs	r3, #0
 80176a4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 80176a6:	2300      	movs	r3, #0
 80176a8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 80176aa:	68fb      	ldr	r3, [r7, #12]
 80176ac:	2b00      	cmp	r3, #0
 80176ae:	d109      	bne.n	80176c4 <tcp_write+0x5c>
 80176b0:	4ba4      	ldr	r3, [pc, #656]	@ (8017944 <tcp_write+0x2dc>)
 80176b2:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 80176b6:	49a4      	ldr	r1, [pc, #656]	@ (8017948 <tcp_write+0x2e0>)
 80176b8:	48a4      	ldr	r0, [pc, #656]	@ (801794c <tcp_write+0x2e4>)
 80176ba:	f006 fe8b 	bl	801e3d4 <iprintf>
 80176be:	f06f 030f 	mvn.w	r3, #15
 80176c2:	e32a      	b.n	8017d1a <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 80176c4:	68fb      	ldr	r3, [r7, #12]
 80176c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80176ca:	085b      	lsrs	r3, r3, #1
 80176cc:	b29a      	uxth	r2, r3
 80176ce:	68fb      	ldr	r3, [r7, #12]
 80176d0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80176d2:	4293      	cmp	r3, r2
 80176d4:	bf28      	it	cs
 80176d6:	4613      	movcs	r3, r2
 80176d8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 80176da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80176dc:	2b00      	cmp	r3, #0
 80176de:	d102      	bne.n	80176e6 <tcp_write+0x7e>
 80176e0:	68fb      	ldr	r3, [r7, #12]
 80176e2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80176e4:	e000      	b.n	80176e8 <tcp_write+0x80>
 80176e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80176e8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 80176ea:	68bb      	ldr	r3, [r7, #8]
 80176ec:	2b00      	cmp	r3, #0
 80176ee:	d109      	bne.n	8017704 <tcp_write+0x9c>
 80176f0:	4b94      	ldr	r3, [pc, #592]	@ (8017944 <tcp_write+0x2dc>)
 80176f2:	f240 12ad 	movw	r2, #429	@ 0x1ad
 80176f6:	4996      	ldr	r1, [pc, #600]	@ (8017950 <tcp_write+0x2e8>)
 80176f8:	4894      	ldr	r0, [pc, #592]	@ (801794c <tcp_write+0x2e4>)
 80176fa:	f006 fe6b 	bl	801e3d4 <iprintf>
 80176fe:	f06f 030f 	mvn.w	r3, #15
 8017702:	e30a      	b.n	8017d1a <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8017704:	88fb      	ldrh	r3, [r7, #6]
 8017706:	4619      	mov	r1, r3
 8017708:	68f8      	ldr	r0, [r7, #12]
 801770a:	f7ff ff33 	bl	8017574 <tcp_write_checks>
 801770e:	4603      	mov	r3, r0
 8017710:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (err != ERR_OK) {
 8017714:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8017718:	2b00      	cmp	r3, #0
 801771a:	d002      	beq.n	8017722 <tcp_write+0xba>
    return err;
 801771c:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8017720:	e2fb      	b.n	8017d1a <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 8017722:	68fb      	ldr	r3, [r7, #12]
 8017724:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017728:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801772c:	2300      	movs	r3, #0
 801772e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8017732:	68fb      	ldr	r3, [r7, #12]
 8017734:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017736:	2b00      	cmp	r3, #0
 8017738:	f000 80f6 	beq.w	8017928 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801773c:	68fb      	ldr	r3, [r7, #12]
 801773e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017740:	653b      	str	r3, [r7, #80]	@ 0x50
 8017742:	e002      	b.n	801774a <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8017744:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017746:	681b      	ldr	r3, [r3, #0]
 8017748:	653b      	str	r3, [r7, #80]	@ 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801774a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801774c:	681b      	ldr	r3, [r3, #0]
 801774e:	2b00      	cmp	r3, #0
 8017750:	d1f8      	bne.n	8017744 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8017752:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017754:	7a9b      	ldrb	r3, [r3, #10]
 8017756:	009b      	lsls	r3, r3, #2
 8017758:	b29b      	uxth	r3, r3
 801775a:	f003 0304 	and.w	r3, r3, #4
 801775e:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8017760:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8017762:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017764:	891b      	ldrh	r3, [r3, #8]
 8017766:	4619      	mov	r1, r3
 8017768:	8c3b      	ldrh	r3, [r7, #32]
 801776a:	440b      	add	r3, r1
 801776c:	429a      	cmp	r2, r3
 801776e:	da06      	bge.n	801777e <tcp_write+0x116>
 8017770:	4b74      	ldr	r3, [pc, #464]	@ (8017944 <tcp_write+0x2dc>)
 8017772:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8017776:	4977      	ldr	r1, [pc, #476]	@ (8017954 <tcp_write+0x2ec>)
 8017778:	4874      	ldr	r0, [pc, #464]	@ (801794c <tcp_write+0x2e4>)
 801777a:	f006 fe2b 	bl	801e3d4 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801777e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017780:	891a      	ldrh	r2, [r3, #8]
 8017782:	8c3b      	ldrh	r3, [r7, #32]
 8017784:	4413      	add	r3, r2
 8017786:	b29b      	uxth	r3, r3
 8017788:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801778a:	1ad3      	subs	r3, r2, r3
 801778c:	877b      	strh	r3, [r7, #58]	@ 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 801778e:	68fb      	ldr	r3, [r7, #12]
 8017790:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8017794:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8017796:	8a7b      	ldrh	r3, [r7, #18]
 8017798:	2b00      	cmp	r3, #0
 801779a:	d026      	beq.n	80177ea <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801779c:	8a7b      	ldrh	r3, [r7, #18]
 801779e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80177a0:	429a      	cmp	r2, r3
 80177a2:	d206      	bcs.n	80177b2 <tcp_write+0x14a>
 80177a4:	4b67      	ldr	r3, [pc, #412]	@ (8017944 <tcp_write+0x2dc>)
 80177a6:	f44f 72fc 	mov.w	r2, #504	@ 0x1f8
 80177aa:	496b      	ldr	r1, [pc, #428]	@ (8017958 <tcp_write+0x2f0>)
 80177ac:	4867      	ldr	r0, [pc, #412]	@ (801794c <tcp_write+0x2e4>)
 80177ae:	f006 fe11 	bl	801e3d4 <iprintf>
      seg = last_unsent;
 80177b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80177b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 80177b6:	8a7b      	ldrh	r3, [r7, #18]
 80177b8:	88fa      	ldrh	r2, [r7, #6]
 80177ba:	4293      	cmp	r3, r2
 80177bc:	bf28      	it	cs
 80177be:	4613      	movcs	r3, r2
 80177c0:	b29b      	uxth	r3, r3
 80177c2:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80177c4:	4293      	cmp	r3, r2
 80177c6:	bf28      	it	cs
 80177c8:	4613      	movcs	r3, r2
 80177ca:	87fb      	strh	r3, [r7, #62]	@ 0x3e
      pos += oversize_used;
 80177cc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80177d0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80177d2:	4413      	add	r3, r2
 80177d4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      oversize -= oversize_used;
 80177d8:	8a7a      	ldrh	r2, [r7, #18]
 80177da:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80177dc:	1ad3      	subs	r3, r2, r3
 80177de:	b29b      	uxth	r3, r3
 80177e0:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 80177e2:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80177e4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80177e6:	1ad3      	subs	r3, r2, r3
 80177e8:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 80177ea:	8a7b      	ldrh	r3, [r7, #18]
 80177ec:	2b00      	cmp	r3, #0
 80177ee:	d00b      	beq.n	8017808 <tcp_write+0x1a0>
 80177f0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80177f4:	88fb      	ldrh	r3, [r7, #6]
 80177f6:	429a      	cmp	r2, r3
 80177f8:	d006      	beq.n	8017808 <tcp_write+0x1a0>
 80177fa:	4b52      	ldr	r3, [pc, #328]	@ (8017944 <tcp_write+0x2dc>)
 80177fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017800:	4956      	ldr	r1, [pc, #344]	@ (801795c <tcp_write+0x2f4>)
 8017802:	4852      	ldr	r0, [pc, #328]	@ (801794c <tcp_write+0x2e4>)
 8017804:	f006 fde6 	bl	801e3d4 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8017808:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801780c:	88fb      	ldrh	r3, [r7, #6]
 801780e:	429a      	cmp	r2, r3
 8017810:	f080 8167 	bcs.w	8017ae2 <tcp_write+0x47a>
 8017814:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8017816:	2b00      	cmp	r3, #0
 8017818:	f000 8163 	beq.w	8017ae2 <tcp_write+0x47a>
 801781c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801781e:	891b      	ldrh	r3, [r3, #8]
 8017820:	2b00      	cmp	r3, #0
 8017822:	f000 815e 	beq.w	8017ae2 <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8017826:	88fa      	ldrh	r2, [r7, #6]
 8017828:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801782c:	1ad2      	subs	r2, r2, r3
 801782e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8017830:	4293      	cmp	r3, r2
 8017832:	bfa8      	it	ge
 8017834:	4613      	movge	r3, r2
 8017836:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8017838:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801783a:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801783c:	797b      	ldrb	r3, [r7, #5]
 801783e:	f003 0301 	and.w	r3, r3, #1
 8017842:	2b00      	cmp	r3, #0
 8017844:	d027      	beq.n	8017896 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8017846:	f107 0012 	add.w	r0, r7, #18
 801784a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801784c:	8bf9      	ldrh	r1, [r7, #30]
 801784e:	2301      	movs	r3, #1
 8017850:	9302      	str	r3, [sp, #8]
 8017852:	797b      	ldrb	r3, [r7, #5]
 8017854:	9301      	str	r3, [sp, #4]
 8017856:	68fb      	ldr	r3, [r7, #12]
 8017858:	9300      	str	r3, [sp, #0]
 801785a:	4603      	mov	r3, r0
 801785c:	2000      	movs	r0, #0
 801785e:	f7ff fe0f 	bl	8017480 <tcp_pbuf_prealloc>
 8017862:	6578      	str	r0, [r7, #84]	@ 0x54
 8017864:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017866:	2b00      	cmp	r3, #0
 8017868:	f000 8225 	beq.w	8017cb6 <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 801786c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801786e:	6858      	ldr	r0, [r3, #4]
 8017870:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017874:	68ba      	ldr	r2, [r7, #8]
 8017876:	4413      	add	r3, r2
 8017878:	8bfa      	ldrh	r2, [r7, #30]
 801787a:	4619      	mov	r1, r3
 801787c:	f006 fea6 	bl	801e5cc <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8017880:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8017882:	f7fa ff03 	bl	801268c <pbuf_clen>
 8017886:	4603      	mov	r3, r0
 8017888:	461a      	mov	r2, r3
 801788a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801788e:	4413      	add	r3, r2
 8017890:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8017894:	e041      	b.n	801791a <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8017896:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017898:	685b      	ldr	r3, [r3, #4]
 801789a:	637b      	str	r3, [r7, #52]	@ 0x34
 801789c:	e002      	b.n	80178a4 <tcp_write+0x23c>
 801789e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80178a0:	681b      	ldr	r3, [r3, #0]
 80178a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80178a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80178a6:	681b      	ldr	r3, [r3, #0]
 80178a8:	2b00      	cmp	r3, #0
 80178aa:	d1f8      	bne.n	801789e <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80178ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80178ae:	7b1b      	ldrb	r3, [r3, #12]
 80178b0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80178b4:	2b00      	cmp	r3, #0
 80178b6:	d115      	bne.n	80178e4 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 80178b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80178ba:	685b      	ldr	r3, [r3, #4]
 80178bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80178be:	8952      	ldrh	r2, [r2, #10]
 80178c0:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80178c2:	68ba      	ldr	r2, [r7, #8]
 80178c4:	429a      	cmp	r2, r3
 80178c6:	d10d      	bne.n	80178e4 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 80178c8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80178cc:	2b00      	cmp	r3, #0
 80178ce:	d006      	beq.n	80178de <tcp_write+0x276>
 80178d0:	4b1c      	ldr	r3, [pc, #112]	@ (8017944 <tcp_write+0x2dc>)
 80178d2:	f240 2231 	movw	r2, #561	@ 0x231
 80178d6:	4922      	ldr	r1, [pc, #136]	@ (8017960 <tcp_write+0x2f8>)
 80178d8:	481c      	ldr	r0, [pc, #112]	@ (801794c <tcp_write+0x2e4>)
 80178da:	f006 fd7b 	bl	801e3d4 <iprintf>
          extendlen = seglen;
 80178de:	8bfb      	ldrh	r3, [r7, #30]
 80178e0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80178e2:	e01a      	b.n	801791a <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 80178e4:	8bfb      	ldrh	r3, [r7, #30]
 80178e6:	2201      	movs	r2, #1
 80178e8:	4619      	mov	r1, r3
 80178ea:	2000      	movs	r0, #0
 80178ec:	f7fa fb2a 	bl	8011f44 <pbuf_alloc>
 80178f0:	6578      	str	r0, [r7, #84]	@ 0x54
 80178f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80178f4:	2b00      	cmp	r3, #0
 80178f6:	f000 81e0 	beq.w	8017cba <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 80178fa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80178fe:	68ba      	ldr	r2, [r7, #8]
 8017900:	441a      	add	r2, r3
 8017902:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017904:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8017906:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8017908:	f7fa fec0 	bl	801268c <pbuf_clen>
 801790c:	4603      	mov	r3, r0
 801790e:	461a      	mov	r2, r3
 8017910:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8017914:	4413      	add	r3, r2
 8017916:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 801791a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801791e:	8bfb      	ldrh	r3, [r7, #30]
 8017920:	4413      	add	r3, r2
 8017922:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8017926:	e0dc      	b.n	8017ae2 <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8017928:	68fb      	ldr	r3, [r7, #12]
 801792a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801792e:	2b00      	cmp	r3, #0
 8017930:	f000 80d7 	beq.w	8017ae2 <tcp_write+0x47a>
 8017934:	4b03      	ldr	r3, [pc, #12]	@ (8017944 <tcp_write+0x2dc>)
 8017936:	f240 224a 	movw	r2, #586	@ 0x24a
 801793a:	490a      	ldr	r1, [pc, #40]	@ (8017964 <tcp_write+0x2fc>)
 801793c:	4803      	ldr	r0, [pc, #12]	@ (801794c <tcp_write+0x2e4>)
 801793e:	f006 fd49 	bl	801e3d4 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8017942:	e0ce      	b.n	8017ae2 <tcp_write+0x47a>
 8017944:	080238e0 	.word	0x080238e0
 8017948:	08023a80 	.word	0x08023a80
 801794c:	08023934 	.word	0x08023934
 8017950:	08023a98 	.word	0x08023a98
 8017954:	08023acc 	.word	0x08023acc
 8017958:	08023ae4 	.word	0x08023ae4
 801795c:	08023b04 	.word	0x08023b04
 8017960:	08023b24 	.word	0x08023b24
 8017964:	08023b50 	.word	0x08023b50
    struct pbuf *p;
    u16_t left = len - pos;
 8017968:	88fa      	ldrh	r2, [r7, #6]
 801796a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801796e:	1ad3      	subs	r3, r2, r3
 8017970:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8017972:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8017976:	b29b      	uxth	r3, r3
 8017978:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801797a:	1ad3      	subs	r3, r2, r3
 801797c:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 801797e:	8b7a      	ldrh	r2, [r7, #26]
 8017980:	8bbb      	ldrh	r3, [r7, #28]
 8017982:	4293      	cmp	r3, r2
 8017984:	bf28      	it	cs
 8017986:	4613      	movcs	r3, r2
 8017988:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801798a:	797b      	ldrb	r3, [r7, #5]
 801798c:	f003 0301 	and.w	r3, r3, #1
 8017990:	2b00      	cmp	r3, #0
 8017992:	d036      	beq.n	8017a02 <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8017994:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8017998:	b29a      	uxth	r2, r3
 801799a:	8b3b      	ldrh	r3, [r7, #24]
 801799c:	4413      	add	r3, r2
 801799e:	b299      	uxth	r1, r3
 80179a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80179a2:	2b00      	cmp	r3, #0
 80179a4:	bf0c      	ite	eq
 80179a6:	2301      	moveq	r3, #1
 80179a8:	2300      	movne	r3, #0
 80179aa:	b2db      	uxtb	r3, r3
 80179ac:	f107 0012 	add.w	r0, r7, #18
 80179b0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80179b2:	9302      	str	r3, [sp, #8]
 80179b4:	797b      	ldrb	r3, [r7, #5]
 80179b6:	9301      	str	r3, [sp, #4]
 80179b8:	68fb      	ldr	r3, [r7, #12]
 80179ba:	9300      	str	r3, [sp, #0]
 80179bc:	4603      	mov	r3, r0
 80179be:	2036      	movs	r0, #54	@ 0x36
 80179c0:	f7ff fd5e 	bl	8017480 <tcp_pbuf_prealloc>
 80179c4:	6338      	str	r0, [r7, #48]	@ 0x30
 80179c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179c8:	2b00      	cmp	r3, #0
 80179ca:	f000 8178 	beq.w	8017cbe <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 80179ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179d0:	895b      	ldrh	r3, [r3, #10]
 80179d2:	8b3a      	ldrh	r2, [r7, #24]
 80179d4:	429a      	cmp	r2, r3
 80179d6:	d906      	bls.n	80179e6 <tcp_write+0x37e>
 80179d8:	4b8c      	ldr	r3, [pc, #560]	@ (8017c0c <tcp_write+0x5a4>)
 80179da:	f240 2266 	movw	r2, #614	@ 0x266
 80179de:	498c      	ldr	r1, [pc, #560]	@ (8017c10 <tcp_write+0x5a8>)
 80179e0:	488c      	ldr	r0, [pc, #560]	@ (8017c14 <tcp_write+0x5ac>)
 80179e2:	f006 fcf7 	bl	801e3d4 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 80179e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179e8:	685a      	ldr	r2, [r3, #4]
 80179ea:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80179ee:	18d0      	adds	r0, r2, r3
 80179f0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80179f4:	68ba      	ldr	r2, [r7, #8]
 80179f6:	4413      	add	r3, r2
 80179f8:	8b3a      	ldrh	r2, [r7, #24]
 80179fa:	4619      	mov	r1, r3
 80179fc:	f006 fde6 	bl	801e5cc <memcpy>
 8017a00:	e02f      	b.n	8017a62 <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8017a02:	8a7b      	ldrh	r3, [r7, #18]
 8017a04:	2b00      	cmp	r3, #0
 8017a06:	d006      	beq.n	8017a16 <tcp_write+0x3ae>
 8017a08:	4b80      	ldr	r3, [pc, #512]	@ (8017c0c <tcp_write+0x5a4>)
 8017a0a:	f240 2271 	movw	r2, #625	@ 0x271
 8017a0e:	4982      	ldr	r1, [pc, #520]	@ (8017c18 <tcp_write+0x5b0>)
 8017a10:	4880      	ldr	r0, [pc, #512]	@ (8017c14 <tcp_write+0x5ac>)
 8017a12:	f006 fcdf 	bl	801e3d4 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8017a16:	8b3b      	ldrh	r3, [r7, #24]
 8017a18:	2201      	movs	r2, #1
 8017a1a:	4619      	mov	r1, r3
 8017a1c:	2036      	movs	r0, #54	@ 0x36
 8017a1e:	f7fa fa91 	bl	8011f44 <pbuf_alloc>
 8017a22:	6178      	str	r0, [r7, #20]
 8017a24:	697b      	ldr	r3, [r7, #20]
 8017a26:	2b00      	cmp	r3, #0
 8017a28:	f000 814b 	beq.w	8017cc2 <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8017a2c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017a30:	68ba      	ldr	r2, [r7, #8]
 8017a32:	441a      	add	r2, r3
 8017a34:	697b      	ldr	r3, [r7, #20]
 8017a36:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8017a38:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8017a3c:	b29b      	uxth	r3, r3
 8017a3e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8017a42:	4619      	mov	r1, r3
 8017a44:	2036      	movs	r0, #54	@ 0x36
 8017a46:	f7fa fa7d 	bl	8011f44 <pbuf_alloc>
 8017a4a:	6338      	str	r0, [r7, #48]	@ 0x30
 8017a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017a4e:	2b00      	cmp	r3, #0
 8017a50:	d103      	bne.n	8017a5a <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8017a52:	6978      	ldr	r0, [r7, #20]
 8017a54:	f7fa fd8c 	bl	8012570 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8017a58:	e136      	b.n	8017cc8 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8017a5a:	6979      	ldr	r1, [r7, #20]
 8017a5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8017a5e:	f7fa fe55 	bl	801270c <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8017a62:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8017a64:	f7fa fe12 	bl	801268c <pbuf_clen>
 8017a68:	4603      	mov	r3, r0
 8017a6a:	461a      	mov	r2, r3
 8017a6c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8017a70:	4413      	add	r3, r2
 8017a72:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8017a76:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8017a7a:	2b09      	cmp	r3, #9
 8017a7c:	d903      	bls.n	8017a86 <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8017a7e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8017a80:	f7fa fd76 	bl	8012570 <pbuf_free>
      goto memerr;
 8017a84:	e120      	b.n	8017cc8 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8017a86:	68fb      	ldr	r3, [r7, #12]
 8017a88:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8017a8a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017a8e:	441a      	add	r2, r3
 8017a90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017a94:	9300      	str	r3, [sp, #0]
 8017a96:	4613      	mov	r3, r2
 8017a98:	2200      	movs	r2, #0
 8017a9a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8017a9c:	68f8      	ldr	r0, [r7, #12]
 8017a9e:	f7ff fc53 	bl	8017348 <tcp_create_segment>
 8017aa2:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8017aa4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017aa6:	2b00      	cmp	r3, #0
 8017aa8:	f000 810d 	beq.w	8017cc6 <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8017aac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017aae:	2b00      	cmp	r3, #0
 8017ab0:	d102      	bne.n	8017ab8 <tcp_write+0x450>
      queue = seg;
 8017ab2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017ab4:	647b      	str	r3, [r7, #68]	@ 0x44
 8017ab6:	e00c      	b.n	8017ad2 <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8017ab8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017aba:	2b00      	cmp	r3, #0
 8017abc:	d106      	bne.n	8017acc <tcp_write+0x464>
 8017abe:	4b53      	ldr	r3, [pc, #332]	@ (8017c0c <tcp_write+0x5a4>)
 8017ac0:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8017ac4:	4955      	ldr	r1, [pc, #340]	@ (8017c1c <tcp_write+0x5b4>)
 8017ac6:	4853      	ldr	r0, [pc, #332]	@ (8017c14 <tcp_write+0x5ac>)
 8017ac8:	f006 fc84 	bl	801e3d4 <iprintf>
      prev_seg->next = seg;
 8017acc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017ace:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8017ad0:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8017ad2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017ad4:	64bb      	str	r3, [r7, #72]	@ 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8017ad6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017ada:	8b3b      	ldrh	r3, [r7, #24]
 8017adc:	4413      	add	r3, r2
 8017ade:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  while (pos < len) {
 8017ae2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017ae6:	88fb      	ldrh	r3, [r7, #6]
 8017ae8:	429a      	cmp	r2, r3
 8017aea:	f4ff af3d 	bcc.w	8017968 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8017aee:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8017af0:	2b00      	cmp	r3, #0
 8017af2:	d02c      	beq.n	8017b4e <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8017af4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017af6:	685b      	ldr	r3, [r3, #4]
 8017af8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017afa:	e01e      	b.n	8017b3a <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 8017afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017afe:	891a      	ldrh	r2, [r3, #8]
 8017b00:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8017b02:	4413      	add	r3, r2
 8017b04:	b29a      	uxth	r2, r3
 8017b06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b08:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8017b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b0c:	681b      	ldr	r3, [r3, #0]
 8017b0e:	2b00      	cmp	r3, #0
 8017b10:	d110      	bne.n	8017b34 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8017b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b14:	685b      	ldr	r3, [r3, #4]
 8017b16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017b18:	8952      	ldrh	r2, [r2, #10]
 8017b1a:	4413      	add	r3, r2
 8017b1c:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8017b1e:	68b9      	ldr	r1, [r7, #8]
 8017b20:	4618      	mov	r0, r3
 8017b22:	f006 fd53 	bl	801e5cc <memcpy>
        p->len += oversize_used;
 8017b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b28:	895a      	ldrh	r2, [r3, #10]
 8017b2a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8017b2c:	4413      	add	r3, r2
 8017b2e:	b29a      	uxth	r2, r3
 8017b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b32:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8017b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b36:	681b      	ldr	r3, [r3, #0]
 8017b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017b3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b3c:	2b00      	cmp	r3, #0
 8017b3e:	d1dd      	bne.n	8017afc <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8017b40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017b42:	891a      	ldrh	r2, [r3, #8]
 8017b44:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8017b46:	4413      	add	r3, r2
 8017b48:	b29a      	uxth	r2, r3
 8017b4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017b4c:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8017b4e:	8a7a      	ldrh	r2, [r7, #18]
 8017b50:	68fb      	ldr	r3, [r7, #12]
 8017b52:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8017b56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017b58:	2b00      	cmp	r3, #0
 8017b5a:	d018      	beq.n	8017b8e <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8017b5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017b5e:	2b00      	cmp	r3, #0
 8017b60:	d106      	bne.n	8017b70 <tcp_write+0x508>
 8017b62:	4b2a      	ldr	r3, [pc, #168]	@ (8017c0c <tcp_write+0x5a4>)
 8017b64:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 8017b68:	492d      	ldr	r1, [pc, #180]	@ (8017c20 <tcp_write+0x5b8>)
 8017b6a:	482a      	ldr	r0, [pc, #168]	@ (8017c14 <tcp_write+0x5ac>)
 8017b6c:	f006 fc32 	bl	801e3d4 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8017b70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017b72:	685b      	ldr	r3, [r3, #4]
 8017b74:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8017b76:	4618      	mov	r0, r3
 8017b78:	f7fa fdc8 	bl	801270c <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8017b7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017b7e:	891a      	ldrh	r2, [r3, #8]
 8017b80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017b82:	891b      	ldrh	r3, [r3, #8]
 8017b84:	4413      	add	r3, r2
 8017b86:	b29a      	uxth	r2, r3
 8017b88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017b8a:	811a      	strh	r2, [r3, #8]
 8017b8c:	e037      	b.n	8017bfe <tcp_write+0x596>
  } else if (extendlen > 0) {
 8017b8e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8017b90:	2b00      	cmp	r3, #0
 8017b92:	d034      	beq.n	8017bfe <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8017b94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017b96:	2b00      	cmp	r3, #0
 8017b98:	d003      	beq.n	8017ba2 <tcp_write+0x53a>
 8017b9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017b9c:	685b      	ldr	r3, [r3, #4]
 8017b9e:	2b00      	cmp	r3, #0
 8017ba0:	d106      	bne.n	8017bb0 <tcp_write+0x548>
 8017ba2:	4b1a      	ldr	r3, [pc, #104]	@ (8017c0c <tcp_write+0x5a4>)
 8017ba4:	f240 22e6 	movw	r2, #742	@ 0x2e6
 8017ba8:	491e      	ldr	r1, [pc, #120]	@ (8017c24 <tcp_write+0x5bc>)
 8017baa:	481a      	ldr	r0, [pc, #104]	@ (8017c14 <tcp_write+0x5ac>)
 8017bac:	f006 fc12 	bl	801e3d4 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8017bb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017bb2:	685b      	ldr	r3, [r3, #4]
 8017bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8017bb6:	e009      	b.n	8017bcc <tcp_write+0x564>
      p->tot_len += extendlen;
 8017bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017bba:	891a      	ldrh	r2, [r3, #8]
 8017bbc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8017bbe:	4413      	add	r3, r2
 8017bc0:	b29a      	uxth	r2, r3
 8017bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017bc4:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8017bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017bc8:	681b      	ldr	r3, [r3, #0]
 8017bca:	62bb      	str	r3, [r7, #40]	@ 0x28
 8017bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017bce:	681b      	ldr	r3, [r3, #0]
 8017bd0:	2b00      	cmp	r3, #0
 8017bd2:	d1f1      	bne.n	8017bb8 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 8017bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017bd6:	891a      	ldrh	r2, [r3, #8]
 8017bd8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8017bda:	4413      	add	r3, r2
 8017bdc:	b29a      	uxth	r2, r3
 8017bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017be0:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8017be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017be4:	895a      	ldrh	r2, [r3, #10]
 8017be6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8017be8:	4413      	add	r3, r2
 8017bea:	b29a      	uxth	r2, r3
 8017bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017bee:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8017bf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017bf2:	891a      	ldrh	r2, [r3, #8]
 8017bf4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8017bf6:	4413      	add	r3, r2
 8017bf8:	b29a      	uxth	r2, r3
 8017bfa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017bfc:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8017bfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017c00:	2b00      	cmp	r3, #0
 8017c02:	d111      	bne.n	8017c28 <tcp_write+0x5c0>
    pcb->unsent = queue;
 8017c04:	68fb      	ldr	r3, [r7, #12]
 8017c06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8017c08:	66da      	str	r2, [r3, #108]	@ 0x6c
 8017c0a:	e010      	b.n	8017c2e <tcp_write+0x5c6>
 8017c0c:	080238e0 	.word	0x080238e0
 8017c10:	08023b80 	.word	0x08023b80
 8017c14:	08023934 	.word	0x08023934
 8017c18:	08023bc0 	.word	0x08023bc0
 8017c1c:	08023bd0 	.word	0x08023bd0
 8017c20:	08023be4 	.word	0x08023be4
 8017c24:	08023c1c 	.word	0x08023c1c
  } else {
    last_unsent->next = queue;
 8017c28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017c2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8017c2c:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8017c2e:	68fb      	ldr	r3, [r7, #12]
 8017c30:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8017c32:	88fb      	ldrh	r3, [r7, #6]
 8017c34:	441a      	add	r2, r3
 8017c36:	68fb      	ldr	r3, [r7, #12]
 8017c38:	65da      	str	r2, [r3, #92]	@ 0x5c
  pcb->snd_buf -= len;
 8017c3a:	68fb      	ldr	r3, [r7, #12]
 8017c3c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8017c40:	88fb      	ldrh	r3, [r7, #6]
 8017c42:	1ad3      	subs	r3, r2, r3
 8017c44:	b29a      	uxth	r2, r3
 8017c46:	68fb      	ldr	r3, [r7, #12]
 8017c48:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  pcb->snd_queuelen = queuelen;
 8017c4c:	68fb      	ldr	r3, [r7, #12]
 8017c4e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8017c52:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8017c56:	68fb      	ldr	r3, [r7, #12]
 8017c58:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017c5c:	2b00      	cmp	r3, #0
 8017c5e:	d00e      	beq.n	8017c7e <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 8017c60:	68fb      	ldr	r3, [r7, #12]
 8017c62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017c64:	2b00      	cmp	r3, #0
 8017c66:	d10a      	bne.n	8017c7e <tcp_write+0x616>
 8017c68:	68fb      	ldr	r3, [r7, #12]
 8017c6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017c6c:	2b00      	cmp	r3, #0
 8017c6e:	d106      	bne.n	8017c7e <tcp_write+0x616>
 8017c70:	4b2c      	ldr	r3, [pc, #176]	@ (8017d24 <tcp_write+0x6bc>)
 8017c72:	f240 3212 	movw	r2, #786	@ 0x312
 8017c76:	492c      	ldr	r1, [pc, #176]	@ (8017d28 <tcp_write+0x6c0>)
 8017c78:	482c      	ldr	r0, [pc, #176]	@ (8017d2c <tcp_write+0x6c4>)
 8017c7a:	f006 fbab 	bl	801e3d4 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8017c7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017c80:	2b00      	cmp	r3, #0
 8017c82:	d016      	beq.n	8017cb2 <tcp_write+0x64a>
 8017c84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017c86:	68db      	ldr	r3, [r3, #12]
 8017c88:	2b00      	cmp	r3, #0
 8017c8a:	d012      	beq.n	8017cb2 <tcp_write+0x64a>
 8017c8c:	797b      	ldrb	r3, [r7, #5]
 8017c8e:	f003 0302 	and.w	r3, r3, #2
 8017c92:	2b00      	cmp	r3, #0
 8017c94:	d10d      	bne.n	8017cb2 <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8017c96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017c98:	68db      	ldr	r3, [r3, #12]
 8017c9a:	899b      	ldrh	r3, [r3, #12]
 8017c9c:	b29c      	uxth	r4, r3
 8017c9e:	2008      	movs	r0, #8
 8017ca0:	f7f9 f80a 	bl	8010cb8 <lwip_htons>
 8017ca4:	4603      	mov	r3, r0
 8017ca6:	461a      	mov	r2, r3
 8017ca8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017caa:	68db      	ldr	r3, [r3, #12]
 8017cac:	4322      	orrs	r2, r4
 8017cae:	b292      	uxth	r2, r2
 8017cb0:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 8017cb2:	2300      	movs	r3, #0
 8017cb4:	e031      	b.n	8017d1a <tcp_write+0x6b2>
          goto memerr;
 8017cb6:	bf00      	nop
 8017cb8:	e006      	b.n	8017cc8 <tcp_write+0x660>
            goto memerr;
 8017cba:	bf00      	nop
 8017cbc:	e004      	b.n	8017cc8 <tcp_write+0x660>
        goto memerr;
 8017cbe:	bf00      	nop
 8017cc0:	e002      	b.n	8017cc8 <tcp_write+0x660>
        goto memerr;
 8017cc2:	bf00      	nop
 8017cc4:	e000      	b.n	8017cc8 <tcp_write+0x660>
      goto memerr;
 8017cc6:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8017cc8:	68fb      	ldr	r3, [r7, #12]
 8017cca:	8b5b      	ldrh	r3, [r3, #26]
 8017ccc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017cd0:	b29a      	uxth	r2, r3
 8017cd2:	68fb      	ldr	r3, [r7, #12]
 8017cd4:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8017cd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017cd8:	2b00      	cmp	r3, #0
 8017cda:	d002      	beq.n	8017ce2 <tcp_write+0x67a>
    pbuf_free(concat_p);
 8017cdc:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8017cde:	f7fa fc47 	bl	8012570 <pbuf_free>
  }
  if (queue != NULL) {
 8017ce2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017ce4:	2b00      	cmp	r3, #0
 8017ce6:	d002      	beq.n	8017cee <tcp_write+0x686>
    tcp_segs_free(queue);
 8017ce8:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8017cea:	f7fc fb71 	bl	80143d0 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8017cee:	68fb      	ldr	r3, [r7, #12]
 8017cf0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017cf4:	2b00      	cmp	r3, #0
 8017cf6:	d00e      	beq.n	8017d16 <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8017cf8:	68fb      	ldr	r3, [r7, #12]
 8017cfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017cfc:	2b00      	cmp	r3, #0
 8017cfe:	d10a      	bne.n	8017d16 <tcp_write+0x6ae>
 8017d00:	68fb      	ldr	r3, [r7, #12]
 8017d02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017d04:	2b00      	cmp	r3, #0
 8017d06:	d106      	bne.n	8017d16 <tcp_write+0x6ae>
 8017d08:	4b06      	ldr	r3, [pc, #24]	@ (8017d24 <tcp_write+0x6bc>)
 8017d0a:	f240 3227 	movw	r2, #807	@ 0x327
 8017d0e:	4906      	ldr	r1, [pc, #24]	@ (8017d28 <tcp_write+0x6c0>)
 8017d10:	4806      	ldr	r0, [pc, #24]	@ (8017d2c <tcp_write+0x6c4>)
 8017d12:	f006 fb5f 	bl	801e3d4 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8017d16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8017d1a:	4618      	mov	r0, r3
 8017d1c:	375c      	adds	r7, #92	@ 0x5c
 8017d1e:	46bd      	mov	sp, r7
 8017d20:	bd90      	pop	{r4, r7, pc}
 8017d22:	bf00      	nop
 8017d24:	080238e0 	.word	0x080238e0
 8017d28:	08023c54 	.word	0x08023c54
 8017d2c:	08023934 	.word	0x08023934

08017d30 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8017d30:	b590      	push	{r4, r7, lr}
 8017d32:	b08b      	sub	sp, #44	@ 0x2c
 8017d34:	af02      	add	r7, sp, #8
 8017d36:	6078      	str	r0, [r7, #4]
 8017d38:	460b      	mov	r3, r1
 8017d3a:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8017d3c:	2300      	movs	r3, #0
 8017d3e:	61fb      	str	r3, [r7, #28]
 8017d40:	2300      	movs	r3, #0
 8017d42:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8017d44:	2300      	movs	r3, #0
 8017d46:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8017d48:	687b      	ldr	r3, [r7, #4]
 8017d4a:	2b00      	cmp	r3, #0
 8017d4c:	d106      	bne.n	8017d5c <tcp_split_unsent_seg+0x2c>
 8017d4e:	4b95      	ldr	r3, [pc, #596]	@ (8017fa4 <tcp_split_unsent_seg+0x274>)
 8017d50:	f240 324b 	movw	r2, #843	@ 0x34b
 8017d54:	4994      	ldr	r1, [pc, #592]	@ (8017fa8 <tcp_split_unsent_seg+0x278>)
 8017d56:	4895      	ldr	r0, [pc, #596]	@ (8017fac <tcp_split_unsent_seg+0x27c>)
 8017d58:	f006 fb3c 	bl	801e3d4 <iprintf>

  useg = pcb->unsent;
 8017d5c:	687b      	ldr	r3, [r7, #4]
 8017d5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017d60:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8017d62:	697b      	ldr	r3, [r7, #20]
 8017d64:	2b00      	cmp	r3, #0
 8017d66:	d102      	bne.n	8017d6e <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8017d68:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017d6c:	e116      	b.n	8017f9c <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8017d6e:	887b      	ldrh	r3, [r7, #2]
 8017d70:	2b00      	cmp	r3, #0
 8017d72:	d109      	bne.n	8017d88 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8017d74:	4b8b      	ldr	r3, [pc, #556]	@ (8017fa4 <tcp_split_unsent_seg+0x274>)
 8017d76:	f240 3253 	movw	r2, #851	@ 0x353
 8017d7a:	498d      	ldr	r1, [pc, #564]	@ (8017fb0 <tcp_split_unsent_seg+0x280>)
 8017d7c:	488b      	ldr	r0, [pc, #556]	@ (8017fac <tcp_split_unsent_seg+0x27c>)
 8017d7e:	f006 fb29 	bl	801e3d4 <iprintf>
    return ERR_VAL;
 8017d82:	f06f 0305 	mvn.w	r3, #5
 8017d86:	e109      	b.n	8017f9c <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8017d88:	697b      	ldr	r3, [r7, #20]
 8017d8a:	891b      	ldrh	r3, [r3, #8]
 8017d8c:	887a      	ldrh	r2, [r7, #2]
 8017d8e:	429a      	cmp	r2, r3
 8017d90:	d301      	bcc.n	8017d96 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8017d92:	2300      	movs	r3, #0
 8017d94:	e102      	b.n	8017f9c <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8017d96:	687b      	ldr	r3, [r7, #4]
 8017d98:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017d9a:	887a      	ldrh	r2, [r7, #2]
 8017d9c:	429a      	cmp	r2, r3
 8017d9e:	d906      	bls.n	8017dae <tcp_split_unsent_seg+0x7e>
 8017da0:	4b80      	ldr	r3, [pc, #512]	@ (8017fa4 <tcp_split_unsent_seg+0x274>)
 8017da2:	f240 325b 	movw	r2, #859	@ 0x35b
 8017da6:	4983      	ldr	r1, [pc, #524]	@ (8017fb4 <tcp_split_unsent_seg+0x284>)
 8017da8:	4880      	ldr	r0, [pc, #512]	@ (8017fac <tcp_split_unsent_seg+0x27c>)
 8017daa:	f006 fb13 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8017dae:	697b      	ldr	r3, [r7, #20]
 8017db0:	891b      	ldrh	r3, [r3, #8]
 8017db2:	2b00      	cmp	r3, #0
 8017db4:	d106      	bne.n	8017dc4 <tcp_split_unsent_seg+0x94>
 8017db6:	4b7b      	ldr	r3, [pc, #492]	@ (8017fa4 <tcp_split_unsent_seg+0x274>)
 8017db8:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8017dbc:	497e      	ldr	r1, [pc, #504]	@ (8017fb8 <tcp_split_unsent_seg+0x288>)
 8017dbe:	487b      	ldr	r0, [pc, #492]	@ (8017fac <tcp_split_unsent_seg+0x27c>)
 8017dc0:	f006 fb08 	bl	801e3d4 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8017dc4:	697b      	ldr	r3, [r7, #20]
 8017dc6:	7a9b      	ldrb	r3, [r3, #10]
 8017dc8:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8017dca:	7bfb      	ldrb	r3, [r7, #15]
 8017dcc:	009b      	lsls	r3, r3, #2
 8017dce:	b2db      	uxtb	r3, r3
 8017dd0:	f003 0304 	and.w	r3, r3, #4
 8017dd4:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8017dd6:	697b      	ldr	r3, [r7, #20]
 8017dd8:	891a      	ldrh	r2, [r3, #8]
 8017dda:	887b      	ldrh	r3, [r7, #2]
 8017ddc:	1ad3      	subs	r3, r2, r3
 8017dde:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8017de0:	7bbb      	ldrb	r3, [r7, #14]
 8017de2:	b29a      	uxth	r2, r3
 8017de4:	89bb      	ldrh	r3, [r7, #12]
 8017de6:	4413      	add	r3, r2
 8017de8:	b29b      	uxth	r3, r3
 8017dea:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8017dee:	4619      	mov	r1, r3
 8017df0:	2036      	movs	r0, #54	@ 0x36
 8017df2:	f7fa f8a7 	bl	8011f44 <pbuf_alloc>
 8017df6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8017df8:	693b      	ldr	r3, [r7, #16]
 8017dfa:	2b00      	cmp	r3, #0
 8017dfc:	f000 80b7 	beq.w	8017f6e <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8017e00:	697b      	ldr	r3, [r7, #20]
 8017e02:	685b      	ldr	r3, [r3, #4]
 8017e04:	891a      	ldrh	r2, [r3, #8]
 8017e06:	697b      	ldr	r3, [r7, #20]
 8017e08:	891b      	ldrh	r3, [r3, #8]
 8017e0a:	1ad3      	subs	r3, r2, r3
 8017e0c:	b29a      	uxth	r2, r3
 8017e0e:	887b      	ldrh	r3, [r7, #2]
 8017e10:	4413      	add	r3, r2
 8017e12:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8017e14:	697b      	ldr	r3, [r7, #20]
 8017e16:	6858      	ldr	r0, [r3, #4]
 8017e18:	693b      	ldr	r3, [r7, #16]
 8017e1a:	685a      	ldr	r2, [r3, #4]
 8017e1c:	7bbb      	ldrb	r3, [r7, #14]
 8017e1e:	18d1      	adds	r1, r2, r3
 8017e20:	897b      	ldrh	r3, [r7, #10]
 8017e22:	89ba      	ldrh	r2, [r7, #12]
 8017e24:	f7fa fdaa 	bl	801297c <pbuf_copy_partial>
 8017e28:	4603      	mov	r3, r0
 8017e2a:	461a      	mov	r2, r3
 8017e2c:	89bb      	ldrh	r3, [r7, #12]
 8017e2e:	4293      	cmp	r3, r2
 8017e30:	f040 809f 	bne.w	8017f72 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8017e34:	697b      	ldr	r3, [r7, #20]
 8017e36:	68db      	ldr	r3, [r3, #12]
 8017e38:	899b      	ldrh	r3, [r3, #12]
 8017e3a:	b29b      	uxth	r3, r3
 8017e3c:	4618      	mov	r0, r3
 8017e3e:	f7f8 ff3b 	bl	8010cb8 <lwip_htons>
 8017e42:	4603      	mov	r3, r0
 8017e44:	b2db      	uxtb	r3, r3
 8017e46:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8017e4a:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8017e4c:	2300      	movs	r3, #0
 8017e4e:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8017e50:	7efb      	ldrb	r3, [r7, #27]
 8017e52:	f003 0308 	and.w	r3, r3, #8
 8017e56:	2b00      	cmp	r3, #0
 8017e58:	d007      	beq.n	8017e6a <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8017e5a:	7efb      	ldrb	r3, [r7, #27]
 8017e5c:	f023 0308 	bic.w	r3, r3, #8
 8017e60:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8017e62:	7ebb      	ldrb	r3, [r7, #26]
 8017e64:	f043 0308 	orr.w	r3, r3, #8
 8017e68:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8017e6a:	7efb      	ldrb	r3, [r7, #27]
 8017e6c:	f003 0301 	and.w	r3, r3, #1
 8017e70:	2b00      	cmp	r3, #0
 8017e72:	d007      	beq.n	8017e84 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8017e74:	7efb      	ldrb	r3, [r7, #27]
 8017e76:	f023 0301 	bic.w	r3, r3, #1
 8017e7a:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8017e7c:	7ebb      	ldrb	r3, [r7, #26]
 8017e7e:	f043 0301 	orr.w	r3, r3, #1
 8017e82:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8017e84:	697b      	ldr	r3, [r7, #20]
 8017e86:	68db      	ldr	r3, [r3, #12]
 8017e88:	685b      	ldr	r3, [r3, #4]
 8017e8a:	4618      	mov	r0, r3
 8017e8c:	f7f8 ff2a 	bl	8010ce4 <lwip_htonl>
 8017e90:	4602      	mov	r2, r0
 8017e92:	887b      	ldrh	r3, [r7, #2]
 8017e94:	18d1      	adds	r1, r2, r3
 8017e96:	7eba      	ldrb	r2, [r7, #26]
 8017e98:	7bfb      	ldrb	r3, [r7, #15]
 8017e9a:	9300      	str	r3, [sp, #0]
 8017e9c:	460b      	mov	r3, r1
 8017e9e:	6939      	ldr	r1, [r7, #16]
 8017ea0:	6878      	ldr	r0, [r7, #4]
 8017ea2:	f7ff fa51 	bl	8017348 <tcp_create_segment>
 8017ea6:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8017ea8:	69fb      	ldr	r3, [r7, #28]
 8017eaa:	2b00      	cmp	r3, #0
 8017eac:	d063      	beq.n	8017f76 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8017eae:	697b      	ldr	r3, [r7, #20]
 8017eb0:	685b      	ldr	r3, [r3, #4]
 8017eb2:	4618      	mov	r0, r3
 8017eb4:	f7fa fbea 	bl	801268c <pbuf_clen>
 8017eb8:	4603      	mov	r3, r0
 8017eba:	461a      	mov	r2, r3
 8017ebc:	687b      	ldr	r3, [r7, #4]
 8017ebe:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017ec2:	1a9b      	subs	r3, r3, r2
 8017ec4:	b29a      	uxth	r2, r3
 8017ec6:	687b      	ldr	r3, [r7, #4]
 8017ec8:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8017ecc:	697b      	ldr	r3, [r7, #20]
 8017ece:	6858      	ldr	r0, [r3, #4]
 8017ed0:	697b      	ldr	r3, [r7, #20]
 8017ed2:	685b      	ldr	r3, [r3, #4]
 8017ed4:	891a      	ldrh	r2, [r3, #8]
 8017ed6:	89bb      	ldrh	r3, [r7, #12]
 8017ed8:	1ad3      	subs	r3, r2, r3
 8017eda:	b29b      	uxth	r3, r3
 8017edc:	4619      	mov	r1, r3
 8017ede:	f7fa f98f 	bl	8012200 <pbuf_realloc>
  useg->len -= remainder;
 8017ee2:	697b      	ldr	r3, [r7, #20]
 8017ee4:	891a      	ldrh	r2, [r3, #8]
 8017ee6:	89bb      	ldrh	r3, [r7, #12]
 8017ee8:	1ad3      	subs	r3, r2, r3
 8017eea:	b29a      	uxth	r2, r3
 8017eec:	697b      	ldr	r3, [r7, #20]
 8017eee:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8017ef0:	697b      	ldr	r3, [r7, #20]
 8017ef2:	68db      	ldr	r3, [r3, #12]
 8017ef4:	899b      	ldrh	r3, [r3, #12]
 8017ef6:	b29c      	uxth	r4, r3
 8017ef8:	7efb      	ldrb	r3, [r7, #27]
 8017efa:	b29b      	uxth	r3, r3
 8017efc:	4618      	mov	r0, r3
 8017efe:	f7f8 fedb 	bl	8010cb8 <lwip_htons>
 8017f02:	4603      	mov	r3, r0
 8017f04:	461a      	mov	r2, r3
 8017f06:	697b      	ldr	r3, [r7, #20]
 8017f08:	68db      	ldr	r3, [r3, #12]
 8017f0a:	4322      	orrs	r2, r4
 8017f0c:	b292      	uxth	r2, r2
 8017f0e:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8017f10:	697b      	ldr	r3, [r7, #20]
 8017f12:	685b      	ldr	r3, [r3, #4]
 8017f14:	4618      	mov	r0, r3
 8017f16:	f7fa fbb9 	bl	801268c <pbuf_clen>
 8017f1a:	4603      	mov	r3, r0
 8017f1c:	461a      	mov	r2, r3
 8017f1e:	687b      	ldr	r3, [r7, #4]
 8017f20:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017f24:	4413      	add	r3, r2
 8017f26:	b29a      	uxth	r2, r3
 8017f28:	687b      	ldr	r3, [r7, #4]
 8017f2a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8017f2e:	69fb      	ldr	r3, [r7, #28]
 8017f30:	685b      	ldr	r3, [r3, #4]
 8017f32:	4618      	mov	r0, r3
 8017f34:	f7fa fbaa 	bl	801268c <pbuf_clen>
 8017f38:	4603      	mov	r3, r0
 8017f3a:	461a      	mov	r2, r3
 8017f3c:	687b      	ldr	r3, [r7, #4]
 8017f3e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017f42:	4413      	add	r3, r2
 8017f44:	b29a      	uxth	r2, r3
 8017f46:	687b      	ldr	r3, [r7, #4]
 8017f48:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8017f4c:	697b      	ldr	r3, [r7, #20]
 8017f4e:	681a      	ldr	r2, [r3, #0]
 8017f50:	69fb      	ldr	r3, [r7, #28]
 8017f52:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8017f54:	697b      	ldr	r3, [r7, #20]
 8017f56:	69fa      	ldr	r2, [r7, #28]
 8017f58:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8017f5a:	69fb      	ldr	r3, [r7, #28]
 8017f5c:	681b      	ldr	r3, [r3, #0]
 8017f5e:	2b00      	cmp	r3, #0
 8017f60:	d103      	bne.n	8017f6a <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8017f62:	687b      	ldr	r3, [r7, #4]
 8017f64:	2200      	movs	r2, #0
 8017f66:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8017f6a:	2300      	movs	r3, #0
 8017f6c:	e016      	b.n	8017f9c <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8017f6e:	bf00      	nop
 8017f70:	e002      	b.n	8017f78 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8017f72:	bf00      	nop
 8017f74:	e000      	b.n	8017f78 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8017f76:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8017f78:	69fb      	ldr	r3, [r7, #28]
 8017f7a:	2b00      	cmp	r3, #0
 8017f7c:	d006      	beq.n	8017f8c <tcp_split_unsent_seg+0x25c>
 8017f7e:	4b09      	ldr	r3, [pc, #36]	@ (8017fa4 <tcp_split_unsent_seg+0x274>)
 8017f80:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8017f84:	490d      	ldr	r1, [pc, #52]	@ (8017fbc <tcp_split_unsent_seg+0x28c>)
 8017f86:	4809      	ldr	r0, [pc, #36]	@ (8017fac <tcp_split_unsent_seg+0x27c>)
 8017f88:	f006 fa24 	bl	801e3d4 <iprintf>
  if (p != NULL) {
 8017f8c:	693b      	ldr	r3, [r7, #16]
 8017f8e:	2b00      	cmp	r3, #0
 8017f90:	d002      	beq.n	8017f98 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8017f92:	6938      	ldr	r0, [r7, #16]
 8017f94:	f7fa faec 	bl	8012570 <pbuf_free>
  }

  return ERR_MEM;
 8017f98:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8017f9c:	4618      	mov	r0, r3
 8017f9e:	3724      	adds	r7, #36	@ 0x24
 8017fa0:	46bd      	mov	sp, r7
 8017fa2:	bd90      	pop	{r4, r7, pc}
 8017fa4:	080238e0 	.word	0x080238e0
 8017fa8:	08023c74 	.word	0x08023c74
 8017fac:	08023934 	.word	0x08023934
 8017fb0:	08023c98 	.word	0x08023c98
 8017fb4:	08023cbc 	.word	0x08023cbc
 8017fb8:	08023ccc 	.word	0x08023ccc
 8017fbc:	08023cdc 	.word	0x08023cdc

08017fc0 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8017fc0:	b590      	push	{r4, r7, lr}
 8017fc2:	b085      	sub	sp, #20
 8017fc4:	af00      	add	r7, sp, #0
 8017fc6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8017fc8:	687b      	ldr	r3, [r7, #4]
 8017fca:	2b00      	cmp	r3, #0
 8017fcc:	d106      	bne.n	8017fdc <tcp_send_fin+0x1c>
 8017fce:	4b21      	ldr	r3, [pc, #132]	@ (8018054 <tcp_send_fin+0x94>)
 8017fd0:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8017fd4:	4920      	ldr	r1, [pc, #128]	@ (8018058 <tcp_send_fin+0x98>)
 8017fd6:	4821      	ldr	r0, [pc, #132]	@ (801805c <tcp_send_fin+0x9c>)
 8017fd8:	f006 f9fc 	bl	801e3d4 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8017fdc:	687b      	ldr	r3, [r7, #4]
 8017fde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017fe0:	2b00      	cmp	r3, #0
 8017fe2:	d02e      	beq.n	8018042 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8017fe4:	687b      	ldr	r3, [r7, #4]
 8017fe6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017fe8:	60fb      	str	r3, [r7, #12]
 8017fea:	e002      	b.n	8017ff2 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8017fec:	68fb      	ldr	r3, [r7, #12]
 8017fee:	681b      	ldr	r3, [r3, #0]
 8017ff0:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8017ff2:	68fb      	ldr	r3, [r7, #12]
 8017ff4:	681b      	ldr	r3, [r3, #0]
 8017ff6:	2b00      	cmp	r3, #0
 8017ff8:	d1f8      	bne.n	8017fec <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8017ffa:	68fb      	ldr	r3, [r7, #12]
 8017ffc:	68db      	ldr	r3, [r3, #12]
 8017ffe:	899b      	ldrh	r3, [r3, #12]
 8018000:	b29b      	uxth	r3, r3
 8018002:	4618      	mov	r0, r3
 8018004:	f7f8 fe58 	bl	8010cb8 <lwip_htons>
 8018008:	4603      	mov	r3, r0
 801800a:	b2db      	uxtb	r3, r3
 801800c:	f003 0307 	and.w	r3, r3, #7
 8018010:	2b00      	cmp	r3, #0
 8018012:	d116      	bne.n	8018042 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8018014:	68fb      	ldr	r3, [r7, #12]
 8018016:	68db      	ldr	r3, [r3, #12]
 8018018:	899b      	ldrh	r3, [r3, #12]
 801801a:	b29c      	uxth	r4, r3
 801801c:	2001      	movs	r0, #1
 801801e:	f7f8 fe4b 	bl	8010cb8 <lwip_htons>
 8018022:	4603      	mov	r3, r0
 8018024:	461a      	mov	r2, r3
 8018026:	68fb      	ldr	r3, [r7, #12]
 8018028:	68db      	ldr	r3, [r3, #12]
 801802a:	4322      	orrs	r2, r4
 801802c:	b292      	uxth	r2, r2
 801802e:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8018030:	687b      	ldr	r3, [r7, #4]
 8018032:	8b5b      	ldrh	r3, [r3, #26]
 8018034:	f043 0320 	orr.w	r3, r3, #32
 8018038:	b29a      	uxth	r2, r3
 801803a:	687b      	ldr	r3, [r7, #4]
 801803c:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801803e:	2300      	movs	r3, #0
 8018040:	e004      	b.n	801804c <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8018042:	2101      	movs	r1, #1
 8018044:	6878      	ldr	r0, [r7, #4]
 8018046:	f000 f80b 	bl	8018060 <tcp_enqueue_flags>
 801804a:	4603      	mov	r3, r0
}
 801804c:	4618      	mov	r0, r3
 801804e:	3714      	adds	r7, #20
 8018050:	46bd      	mov	sp, r7
 8018052:	bd90      	pop	{r4, r7, pc}
 8018054:	080238e0 	.word	0x080238e0
 8018058:	08023ce8 	.word	0x08023ce8
 801805c:	08023934 	.word	0x08023934

08018060 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8018060:	b580      	push	{r7, lr}
 8018062:	b08a      	sub	sp, #40	@ 0x28
 8018064:	af02      	add	r7, sp, #8
 8018066:	6078      	str	r0, [r7, #4]
 8018068:	460b      	mov	r3, r1
 801806a:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801806c:	2300      	movs	r3, #0
 801806e:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8018070:	2300      	movs	r3, #0
 8018072:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8018074:	78fb      	ldrb	r3, [r7, #3]
 8018076:	f003 0303 	and.w	r3, r3, #3
 801807a:	2b00      	cmp	r3, #0
 801807c:	d106      	bne.n	801808c <tcp_enqueue_flags+0x2c>
 801807e:	4b67      	ldr	r3, [pc, #412]	@ (801821c <tcp_enqueue_flags+0x1bc>)
 8018080:	f240 4211 	movw	r2, #1041	@ 0x411
 8018084:	4966      	ldr	r1, [pc, #408]	@ (8018220 <tcp_enqueue_flags+0x1c0>)
 8018086:	4867      	ldr	r0, [pc, #412]	@ (8018224 <tcp_enqueue_flags+0x1c4>)
 8018088:	f006 f9a4 	bl	801e3d4 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801808c:	687b      	ldr	r3, [r7, #4]
 801808e:	2b00      	cmp	r3, #0
 8018090:	d106      	bne.n	80180a0 <tcp_enqueue_flags+0x40>
 8018092:	4b62      	ldr	r3, [pc, #392]	@ (801821c <tcp_enqueue_flags+0x1bc>)
 8018094:	f240 4213 	movw	r2, #1043	@ 0x413
 8018098:	4963      	ldr	r1, [pc, #396]	@ (8018228 <tcp_enqueue_flags+0x1c8>)
 801809a:	4862      	ldr	r0, [pc, #392]	@ (8018224 <tcp_enqueue_flags+0x1c4>)
 801809c:	f006 f99a 	bl	801e3d4 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 80180a0:	78fb      	ldrb	r3, [r7, #3]
 80180a2:	f003 0302 	and.w	r3, r3, #2
 80180a6:	2b00      	cmp	r3, #0
 80180a8:	d001      	beq.n	80180ae <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 80180aa:	2301      	movs	r3, #1
 80180ac:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80180ae:	7ffb      	ldrb	r3, [r7, #31]
 80180b0:	009b      	lsls	r3, r3, #2
 80180b2:	b2db      	uxtb	r3, r3
 80180b4:	f003 0304 	and.w	r3, r3, #4
 80180b8:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80180ba:	7dfb      	ldrb	r3, [r7, #23]
 80180bc:	b29b      	uxth	r3, r3
 80180be:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80180c2:	4619      	mov	r1, r3
 80180c4:	2036      	movs	r0, #54	@ 0x36
 80180c6:	f7f9 ff3d 	bl	8011f44 <pbuf_alloc>
 80180ca:	6138      	str	r0, [r7, #16]
 80180cc:	693b      	ldr	r3, [r7, #16]
 80180ce:	2b00      	cmp	r3, #0
 80180d0:	d109      	bne.n	80180e6 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80180d2:	687b      	ldr	r3, [r7, #4]
 80180d4:	8b5b      	ldrh	r3, [r3, #26]
 80180d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80180da:	b29a      	uxth	r2, r3
 80180dc:	687b      	ldr	r3, [r7, #4]
 80180de:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80180e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80180e4:	e095      	b.n	8018212 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 80180e6:	693b      	ldr	r3, [r7, #16]
 80180e8:	895a      	ldrh	r2, [r3, #10]
 80180ea:	7dfb      	ldrb	r3, [r7, #23]
 80180ec:	b29b      	uxth	r3, r3
 80180ee:	429a      	cmp	r2, r3
 80180f0:	d206      	bcs.n	8018100 <tcp_enqueue_flags+0xa0>
 80180f2:	4b4a      	ldr	r3, [pc, #296]	@ (801821c <tcp_enqueue_flags+0x1bc>)
 80180f4:	f240 4239 	movw	r2, #1081	@ 0x439
 80180f8:	494c      	ldr	r1, [pc, #304]	@ (801822c <tcp_enqueue_flags+0x1cc>)
 80180fa:	484a      	ldr	r0, [pc, #296]	@ (8018224 <tcp_enqueue_flags+0x1c4>)
 80180fc:	f006 f96a 	bl	801e3d4 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8018100:	687b      	ldr	r3, [r7, #4]
 8018102:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8018104:	78fa      	ldrb	r2, [r7, #3]
 8018106:	7ffb      	ldrb	r3, [r7, #31]
 8018108:	9300      	str	r3, [sp, #0]
 801810a:	460b      	mov	r3, r1
 801810c:	6939      	ldr	r1, [r7, #16]
 801810e:	6878      	ldr	r0, [r7, #4]
 8018110:	f7ff f91a 	bl	8017348 <tcp_create_segment>
 8018114:	60f8      	str	r0, [r7, #12]
 8018116:	68fb      	ldr	r3, [r7, #12]
 8018118:	2b00      	cmp	r3, #0
 801811a:	d109      	bne.n	8018130 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801811c:	687b      	ldr	r3, [r7, #4]
 801811e:	8b5b      	ldrh	r3, [r3, #26]
 8018120:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018124:	b29a      	uxth	r2, r3
 8018126:	687b      	ldr	r3, [r7, #4]
 8018128:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801812a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801812e:	e070      	b.n	8018212 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8018130:	68fb      	ldr	r3, [r7, #12]
 8018132:	68db      	ldr	r3, [r3, #12]
 8018134:	f003 0303 	and.w	r3, r3, #3
 8018138:	2b00      	cmp	r3, #0
 801813a:	d006      	beq.n	801814a <tcp_enqueue_flags+0xea>
 801813c:	4b37      	ldr	r3, [pc, #220]	@ (801821c <tcp_enqueue_flags+0x1bc>)
 801813e:	f240 4242 	movw	r2, #1090	@ 0x442
 8018142:	493b      	ldr	r1, [pc, #236]	@ (8018230 <tcp_enqueue_flags+0x1d0>)
 8018144:	4837      	ldr	r0, [pc, #220]	@ (8018224 <tcp_enqueue_flags+0x1c4>)
 8018146:	f006 f945 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801814a:	68fb      	ldr	r3, [r7, #12]
 801814c:	891b      	ldrh	r3, [r3, #8]
 801814e:	2b00      	cmp	r3, #0
 8018150:	d006      	beq.n	8018160 <tcp_enqueue_flags+0x100>
 8018152:	4b32      	ldr	r3, [pc, #200]	@ (801821c <tcp_enqueue_flags+0x1bc>)
 8018154:	f240 4243 	movw	r2, #1091	@ 0x443
 8018158:	4936      	ldr	r1, [pc, #216]	@ (8018234 <tcp_enqueue_flags+0x1d4>)
 801815a:	4832      	ldr	r0, [pc, #200]	@ (8018224 <tcp_enqueue_flags+0x1c4>)
 801815c:	f006 f93a 	bl	801e3d4 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8018160:	687b      	ldr	r3, [r7, #4]
 8018162:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018164:	2b00      	cmp	r3, #0
 8018166:	d103      	bne.n	8018170 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8018168:	687b      	ldr	r3, [r7, #4]
 801816a:	68fa      	ldr	r2, [r7, #12]
 801816c:	66da      	str	r2, [r3, #108]	@ 0x6c
 801816e:	e00d      	b.n	801818c <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8018170:	687b      	ldr	r3, [r7, #4]
 8018172:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018174:	61bb      	str	r3, [r7, #24]
 8018176:	e002      	b.n	801817e <tcp_enqueue_flags+0x11e>
 8018178:	69bb      	ldr	r3, [r7, #24]
 801817a:	681b      	ldr	r3, [r3, #0]
 801817c:	61bb      	str	r3, [r7, #24]
 801817e:	69bb      	ldr	r3, [r7, #24]
 8018180:	681b      	ldr	r3, [r3, #0]
 8018182:	2b00      	cmp	r3, #0
 8018184:	d1f8      	bne.n	8018178 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8018186:	69bb      	ldr	r3, [r7, #24]
 8018188:	68fa      	ldr	r2, [r7, #12]
 801818a:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801818c:	687b      	ldr	r3, [r7, #4]
 801818e:	2200      	movs	r2, #0
 8018190:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8018194:	78fb      	ldrb	r3, [r7, #3]
 8018196:	f003 0302 	and.w	r3, r3, #2
 801819a:	2b00      	cmp	r3, #0
 801819c:	d104      	bne.n	80181a8 <tcp_enqueue_flags+0x148>
 801819e:	78fb      	ldrb	r3, [r7, #3]
 80181a0:	f003 0301 	and.w	r3, r3, #1
 80181a4:	2b00      	cmp	r3, #0
 80181a6:	d004      	beq.n	80181b2 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 80181a8:	687b      	ldr	r3, [r7, #4]
 80181aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80181ac:	1c5a      	adds	r2, r3, #1
 80181ae:	687b      	ldr	r3, [r7, #4]
 80181b0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80181b2:	78fb      	ldrb	r3, [r7, #3]
 80181b4:	f003 0301 	and.w	r3, r3, #1
 80181b8:	2b00      	cmp	r3, #0
 80181ba:	d006      	beq.n	80181ca <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80181bc:	687b      	ldr	r3, [r7, #4]
 80181be:	8b5b      	ldrh	r3, [r3, #26]
 80181c0:	f043 0320 	orr.w	r3, r3, #32
 80181c4:	b29a      	uxth	r2, r3
 80181c6:	687b      	ldr	r3, [r7, #4]
 80181c8:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80181ca:	68fb      	ldr	r3, [r7, #12]
 80181cc:	685b      	ldr	r3, [r3, #4]
 80181ce:	4618      	mov	r0, r3
 80181d0:	f7fa fa5c 	bl	801268c <pbuf_clen>
 80181d4:	4603      	mov	r3, r0
 80181d6:	461a      	mov	r2, r3
 80181d8:	687b      	ldr	r3, [r7, #4]
 80181da:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80181de:	4413      	add	r3, r2
 80181e0:	b29a      	uxth	r2, r3
 80181e2:	687b      	ldr	r3, [r7, #4]
 80181e4:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80181e8:	687b      	ldr	r3, [r7, #4]
 80181ea:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80181ee:	2b00      	cmp	r3, #0
 80181f0:	d00e      	beq.n	8018210 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80181f2:	687b      	ldr	r3, [r7, #4]
 80181f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80181f6:	2b00      	cmp	r3, #0
 80181f8:	d10a      	bne.n	8018210 <tcp_enqueue_flags+0x1b0>
 80181fa:	687b      	ldr	r3, [r7, #4]
 80181fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80181fe:	2b00      	cmp	r3, #0
 8018200:	d106      	bne.n	8018210 <tcp_enqueue_flags+0x1b0>
 8018202:	4b06      	ldr	r3, [pc, #24]	@ (801821c <tcp_enqueue_flags+0x1bc>)
 8018204:	f240 4265 	movw	r2, #1125	@ 0x465
 8018208:	490b      	ldr	r1, [pc, #44]	@ (8018238 <tcp_enqueue_flags+0x1d8>)
 801820a:	4806      	ldr	r0, [pc, #24]	@ (8018224 <tcp_enqueue_flags+0x1c4>)
 801820c:	f006 f8e2 	bl	801e3d4 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8018210:	2300      	movs	r3, #0
}
 8018212:	4618      	mov	r0, r3
 8018214:	3720      	adds	r7, #32
 8018216:	46bd      	mov	sp, r7
 8018218:	bd80      	pop	{r7, pc}
 801821a:	bf00      	nop
 801821c:	080238e0 	.word	0x080238e0
 8018220:	08023d04 	.word	0x08023d04
 8018224:	08023934 	.word	0x08023934
 8018228:	08023d5c 	.word	0x08023d5c
 801822c:	08023d7c 	.word	0x08023d7c
 8018230:	08023db8 	.word	0x08023db8
 8018234:	08023dd0 	.word	0x08023dd0
 8018238:	08023dfc 	.word	0x08023dfc

0801823c <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801823c:	b5b0      	push	{r4, r5, r7, lr}
 801823e:	b08a      	sub	sp, #40	@ 0x28
 8018240:	af00      	add	r7, sp, #0
 8018242:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8018244:	687b      	ldr	r3, [r7, #4]
 8018246:	2b00      	cmp	r3, #0
 8018248:	d106      	bne.n	8018258 <tcp_output+0x1c>
 801824a:	4b8a      	ldr	r3, [pc, #552]	@ (8018474 <tcp_output+0x238>)
 801824c:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8018250:	4989      	ldr	r1, [pc, #548]	@ (8018478 <tcp_output+0x23c>)
 8018252:	488a      	ldr	r0, [pc, #552]	@ (801847c <tcp_output+0x240>)
 8018254:	f006 f8be 	bl	801e3d4 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8018258:	687b      	ldr	r3, [r7, #4]
 801825a:	7d1b      	ldrb	r3, [r3, #20]
 801825c:	2b01      	cmp	r3, #1
 801825e:	d106      	bne.n	801826e <tcp_output+0x32>
 8018260:	4b84      	ldr	r3, [pc, #528]	@ (8018474 <tcp_output+0x238>)
 8018262:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8018266:	4986      	ldr	r1, [pc, #536]	@ (8018480 <tcp_output+0x244>)
 8018268:	4884      	ldr	r0, [pc, #528]	@ (801847c <tcp_output+0x240>)
 801826a:	f006 f8b3 	bl	801e3d4 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801826e:	4b85      	ldr	r3, [pc, #532]	@ (8018484 <tcp_output+0x248>)
 8018270:	681b      	ldr	r3, [r3, #0]
 8018272:	687a      	ldr	r2, [r7, #4]
 8018274:	429a      	cmp	r2, r3
 8018276:	d101      	bne.n	801827c <tcp_output+0x40>
    return ERR_OK;
 8018278:	2300      	movs	r3, #0
 801827a:	e1ce      	b.n	801861a <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801827c:	687b      	ldr	r3, [r7, #4]
 801827e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8018282:	687b      	ldr	r3, [r7, #4]
 8018284:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8018288:	4293      	cmp	r3, r2
 801828a:	bf28      	it	cs
 801828c:	4613      	movcs	r3, r2
 801828e:	b29b      	uxth	r3, r3
 8018290:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8018292:	687b      	ldr	r3, [r7, #4]
 8018294:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018296:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8018298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801829a:	2b00      	cmp	r3, #0
 801829c:	d10b      	bne.n	80182b6 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801829e:	687b      	ldr	r3, [r7, #4]
 80182a0:	8b5b      	ldrh	r3, [r3, #26]
 80182a2:	f003 0302 	and.w	r3, r3, #2
 80182a6:	2b00      	cmp	r3, #0
 80182a8:	f000 81aa 	beq.w	8018600 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80182ac:	6878      	ldr	r0, [r7, #4]
 80182ae:	f000 fdcb 	bl	8018e48 <tcp_send_empty_ack>
 80182b2:	4603      	mov	r3, r0
 80182b4:	e1b1      	b.n	801861a <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80182b6:	6879      	ldr	r1, [r7, #4]
 80182b8:	687b      	ldr	r3, [r7, #4]
 80182ba:	3304      	adds	r3, #4
 80182bc:	461a      	mov	r2, r3
 80182be:	6878      	ldr	r0, [r7, #4]
 80182c0:	f7ff f826 	bl	8017310 <tcp_route>
 80182c4:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80182c6:	697b      	ldr	r3, [r7, #20]
 80182c8:	2b00      	cmp	r3, #0
 80182ca:	d102      	bne.n	80182d2 <tcp_output+0x96>
    return ERR_RTE;
 80182cc:	f06f 0303 	mvn.w	r3, #3
 80182d0:	e1a3      	b.n	801861a <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80182d2:	687b      	ldr	r3, [r7, #4]
 80182d4:	2b00      	cmp	r3, #0
 80182d6:	d003      	beq.n	80182e0 <tcp_output+0xa4>
 80182d8:	687b      	ldr	r3, [r7, #4]
 80182da:	681b      	ldr	r3, [r3, #0]
 80182dc:	2b00      	cmp	r3, #0
 80182de:	d111      	bne.n	8018304 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80182e0:	697b      	ldr	r3, [r7, #20]
 80182e2:	2b00      	cmp	r3, #0
 80182e4:	d002      	beq.n	80182ec <tcp_output+0xb0>
 80182e6:	697b      	ldr	r3, [r7, #20]
 80182e8:	3304      	adds	r3, #4
 80182ea:	e000      	b.n	80182ee <tcp_output+0xb2>
 80182ec:	2300      	movs	r3, #0
 80182ee:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80182f0:	693b      	ldr	r3, [r7, #16]
 80182f2:	2b00      	cmp	r3, #0
 80182f4:	d102      	bne.n	80182fc <tcp_output+0xc0>
      return ERR_RTE;
 80182f6:	f06f 0303 	mvn.w	r3, #3
 80182fa:	e18e      	b.n	801861a <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80182fc:	693b      	ldr	r3, [r7, #16]
 80182fe:	681a      	ldr	r2, [r3, #0]
 8018300:	687b      	ldr	r3, [r7, #4]
 8018302:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8018304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018306:	68db      	ldr	r3, [r3, #12]
 8018308:	685b      	ldr	r3, [r3, #4]
 801830a:	4618      	mov	r0, r3
 801830c:	f7f8 fcea 	bl	8010ce4 <lwip_htonl>
 8018310:	4602      	mov	r2, r0
 8018312:	687b      	ldr	r3, [r7, #4]
 8018314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018316:	1ad3      	subs	r3, r2, r3
 8018318:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801831a:	8912      	ldrh	r2, [r2, #8]
 801831c:	4413      	add	r3, r2
 801831e:	69ba      	ldr	r2, [r7, #24]
 8018320:	429a      	cmp	r2, r3
 8018322:	d227      	bcs.n	8018374 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8018324:	687b      	ldr	r3, [r7, #4]
 8018326:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801832a:	461a      	mov	r2, r3
 801832c:	69bb      	ldr	r3, [r7, #24]
 801832e:	4293      	cmp	r3, r2
 8018330:	d114      	bne.n	801835c <tcp_output+0x120>
 8018332:	687b      	ldr	r3, [r7, #4]
 8018334:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018336:	2b00      	cmp	r3, #0
 8018338:	d110      	bne.n	801835c <tcp_output+0x120>
 801833a:	687b      	ldr	r3, [r7, #4]
 801833c:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8018340:	2b00      	cmp	r3, #0
 8018342:	d10b      	bne.n	801835c <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8018344:	687b      	ldr	r3, [r7, #4]
 8018346:	2200      	movs	r2, #0
 8018348:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 801834c:	687b      	ldr	r3, [r7, #4]
 801834e:	2201      	movs	r2, #1
 8018350:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 8018354:	687b      	ldr	r3, [r7, #4]
 8018356:	2200      	movs	r2, #0
 8018358:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801835c:	687b      	ldr	r3, [r7, #4]
 801835e:	8b5b      	ldrh	r3, [r3, #26]
 8018360:	f003 0302 	and.w	r3, r3, #2
 8018364:	2b00      	cmp	r3, #0
 8018366:	f000 814d 	beq.w	8018604 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801836a:	6878      	ldr	r0, [r7, #4]
 801836c:	f000 fd6c 	bl	8018e48 <tcp_send_empty_ack>
 8018370:	4603      	mov	r3, r0
 8018372:	e152      	b.n	801861a <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8018374:	687b      	ldr	r3, [r7, #4]
 8018376:	2200      	movs	r2, #0
 8018378:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801837c:	687b      	ldr	r3, [r7, #4]
 801837e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018380:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8018382:	6a3b      	ldr	r3, [r7, #32]
 8018384:	2b00      	cmp	r3, #0
 8018386:	f000 811c 	beq.w	80185c2 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801838a:	e002      	b.n	8018392 <tcp_output+0x156>
 801838c:	6a3b      	ldr	r3, [r7, #32]
 801838e:	681b      	ldr	r3, [r3, #0]
 8018390:	623b      	str	r3, [r7, #32]
 8018392:	6a3b      	ldr	r3, [r7, #32]
 8018394:	681b      	ldr	r3, [r3, #0]
 8018396:	2b00      	cmp	r3, #0
 8018398:	d1f8      	bne.n	801838c <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801839a:	e112      	b.n	80185c2 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801839c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801839e:	68db      	ldr	r3, [r3, #12]
 80183a0:	899b      	ldrh	r3, [r3, #12]
 80183a2:	b29b      	uxth	r3, r3
 80183a4:	4618      	mov	r0, r3
 80183a6:	f7f8 fc87 	bl	8010cb8 <lwip_htons>
 80183aa:	4603      	mov	r3, r0
 80183ac:	b2db      	uxtb	r3, r3
 80183ae:	f003 0304 	and.w	r3, r3, #4
 80183b2:	2b00      	cmp	r3, #0
 80183b4:	d006      	beq.n	80183c4 <tcp_output+0x188>
 80183b6:	4b2f      	ldr	r3, [pc, #188]	@ (8018474 <tcp_output+0x238>)
 80183b8:	f240 5236 	movw	r2, #1334	@ 0x536
 80183bc:	4932      	ldr	r1, [pc, #200]	@ (8018488 <tcp_output+0x24c>)
 80183be:	482f      	ldr	r0, [pc, #188]	@ (801847c <tcp_output+0x240>)
 80183c0:	f006 f808 	bl	801e3d4 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80183c4:	687b      	ldr	r3, [r7, #4]
 80183c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80183c8:	2b00      	cmp	r3, #0
 80183ca:	d01f      	beq.n	801840c <tcp_output+0x1d0>
 80183cc:	687b      	ldr	r3, [r7, #4]
 80183ce:	8b5b      	ldrh	r3, [r3, #26]
 80183d0:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80183d4:	2b00      	cmp	r3, #0
 80183d6:	d119      	bne.n	801840c <tcp_output+0x1d0>
 80183d8:	687b      	ldr	r3, [r7, #4]
 80183da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80183dc:	2b00      	cmp	r3, #0
 80183de:	d00b      	beq.n	80183f8 <tcp_output+0x1bc>
 80183e0:	687b      	ldr	r3, [r7, #4]
 80183e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80183e4:	681b      	ldr	r3, [r3, #0]
 80183e6:	2b00      	cmp	r3, #0
 80183e8:	d110      	bne.n	801840c <tcp_output+0x1d0>
 80183ea:	687b      	ldr	r3, [r7, #4]
 80183ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80183ee:	891a      	ldrh	r2, [r3, #8]
 80183f0:	687b      	ldr	r3, [r7, #4]
 80183f2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80183f4:	429a      	cmp	r2, r3
 80183f6:	d209      	bcs.n	801840c <tcp_output+0x1d0>
 80183f8:	687b      	ldr	r3, [r7, #4]
 80183fa:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80183fe:	2b00      	cmp	r3, #0
 8018400:	d004      	beq.n	801840c <tcp_output+0x1d0>
 8018402:	687b      	ldr	r3, [r7, #4]
 8018404:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018408:	2b08      	cmp	r3, #8
 801840a:	d901      	bls.n	8018410 <tcp_output+0x1d4>
 801840c:	2301      	movs	r3, #1
 801840e:	e000      	b.n	8018412 <tcp_output+0x1d6>
 8018410:	2300      	movs	r3, #0
 8018412:	2b00      	cmp	r3, #0
 8018414:	d106      	bne.n	8018424 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8018416:	687b      	ldr	r3, [r7, #4]
 8018418:	8b5b      	ldrh	r3, [r3, #26]
 801841a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801841e:	2b00      	cmp	r3, #0
 8018420:	f000 80e4 	beq.w	80185ec <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8018424:	687b      	ldr	r3, [r7, #4]
 8018426:	7d1b      	ldrb	r3, [r3, #20]
 8018428:	2b02      	cmp	r3, #2
 801842a:	d00d      	beq.n	8018448 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801842c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801842e:	68db      	ldr	r3, [r3, #12]
 8018430:	899b      	ldrh	r3, [r3, #12]
 8018432:	b29c      	uxth	r4, r3
 8018434:	2010      	movs	r0, #16
 8018436:	f7f8 fc3f 	bl	8010cb8 <lwip_htons>
 801843a:	4603      	mov	r3, r0
 801843c:	461a      	mov	r2, r3
 801843e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018440:	68db      	ldr	r3, [r3, #12]
 8018442:	4322      	orrs	r2, r4
 8018444:	b292      	uxth	r2, r2
 8018446:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8018448:	697a      	ldr	r2, [r7, #20]
 801844a:	6879      	ldr	r1, [r7, #4]
 801844c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801844e:	f000 f909 	bl	8018664 <tcp_output_segment>
 8018452:	4603      	mov	r3, r0
 8018454:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8018456:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801845a:	2b00      	cmp	r3, #0
 801845c:	d016      	beq.n	801848c <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801845e:	687b      	ldr	r3, [r7, #4]
 8018460:	8b5b      	ldrh	r3, [r3, #26]
 8018462:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018466:	b29a      	uxth	r2, r3
 8018468:	687b      	ldr	r3, [r7, #4]
 801846a:	835a      	strh	r2, [r3, #26]
      return err;
 801846c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018470:	e0d3      	b.n	801861a <tcp_output+0x3de>
 8018472:	bf00      	nop
 8018474:	080238e0 	.word	0x080238e0
 8018478:	08023e24 	.word	0x08023e24
 801847c:	08023934 	.word	0x08023934
 8018480:	08023e3c 	.word	0x08023e3c
 8018484:	2000f388 	.word	0x2000f388
 8018488:	08023e64 	.word	0x08023e64
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801848c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801848e:	681a      	ldr	r2, [r3, #0]
 8018490:	687b      	ldr	r3, [r7, #4]
 8018492:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 8018494:	687b      	ldr	r3, [r7, #4]
 8018496:	7d1b      	ldrb	r3, [r3, #20]
 8018498:	2b02      	cmp	r3, #2
 801849a:	d006      	beq.n	80184aa <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801849c:	687b      	ldr	r3, [r7, #4]
 801849e:	8b5b      	ldrh	r3, [r3, #26]
 80184a0:	f023 0303 	bic.w	r3, r3, #3
 80184a4:	b29a      	uxth	r2, r3
 80184a6:	687b      	ldr	r3, [r7, #4]
 80184a8:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80184aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184ac:	68db      	ldr	r3, [r3, #12]
 80184ae:	685b      	ldr	r3, [r3, #4]
 80184b0:	4618      	mov	r0, r3
 80184b2:	f7f8 fc17 	bl	8010ce4 <lwip_htonl>
 80184b6:	4604      	mov	r4, r0
 80184b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184ba:	891b      	ldrh	r3, [r3, #8]
 80184bc:	461d      	mov	r5, r3
 80184be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184c0:	68db      	ldr	r3, [r3, #12]
 80184c2:	899b      	ldrh	r3, [r3, #12]
 80184c4:	b29b      	uxth	r3, r3
 80184c6:	4618      	mov	r0, r3
 80184c8:	f7f8 fbf6 	bl	8010cb8 <lwip_htons>
 80184cc:	4603      	mov	r3, r0
 80184ce:	b2db      	uxtb	r3, r3
 80184d0:	f003 0303 	and.w	r3, r3, #3
 80184d4:	2b00      	cmp	r3, #0
 80184d6:	d001      	beq.n	80184dc <tcp_output+0x2a0>
 80184d8:	2301      	movs	r3, #1
 80184da:	e000      	b.n	80184de <tcp_output+0x2a2>
 80184dc:	2300      	movs	r3, #0
 80184de:	442b      	add	r3, r5
 80184e0:	4423      	add	r3, r4
 80184e2:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80184e4:	687b      	ldr	r3, [r7, #4]
 80184e6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80184e8:	68bb      	ldr	r3, [r7, #8]
 80184ea:	1ad3      	subs	r3, r2, r3
 80184ec:	2b00      	cmp	r3, #0
 80184ee:	da02      	bge.n	80184f6 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80184f0:	687b      	ldr	r3, [r7, #4]
 80184f2:	68ba      	ldr	r2, [r7, #8]
 80184f4:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80184f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184f8:	891b      	ldrh	r3, [r3, #8]
 80184fa:	461c      	mov	r4, r3
 80184fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184fe:	68db      	ldr	r3, [r3, #12]
 8018500:	899b      	ldrh	r3, [r3, #12]
 8018502:	b29b      	uxth	r3, r3
 8018504:	4618      	mov	r0, r3
 8018506:	f7f8 fbd7 	bl	8010cb8 <lwip_htons>
 801850a:	4603      	mov	r3, r0
 801850c:	b2db      	uxtb	r3, r3
 801850e:	f003 0303 	and.w	r3, r3, #3
 8018512:	2b00      	cmp	r3, #0
 8018514:	d001      	beq.n	801851a <tcp_output+0x2de>
 8018516:	2301      	movs	r3, #1
 8018518:	e000      	b.n	801851c <tcp_output+0x2e0>
 801851a:	2300      	movs	r3, #0
 801851c:	4423      	add	r3, r4
 801851e:	2b00      	cmp	r3, #0
 8018520:	d049      	beq.n	80185b6 <tcp_output+0x37a>
      seg->next = NULL;
 8018522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018524:	2200      	movs	r2, #0
 8018526:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8018528:	687b      	ldr	r3, [r7, #4]
 801852a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801852c:	2b00      	cmp	r3, #0
 801852e:	d105      	bne.n	801853c <tcp_output+0x300>
        pcb->unacked = seg;
 8018530:	687b      	ldr	r3, [r7, #4]
 8018532:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018534:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 8018536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018538:	623b      	str	r3, [r7, #32]
 801853a:	e03f      	b.n	80185bc <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801853c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801853e:	68db      	ldr	r3, [r3, #12]
 8018540:	685b      	ldr	r3, [r3, #4]
 8018542:	4618      	mov	r0, r3
 8018544:	f7f8 fbce 	bl	8010ce4 <lwip_htonl>
 8018548:	4604      	mov	r4, r0
 801854a:	6a3b      	ldr	r3, [r7, #32]
 801854c:	68db      	ldr	r3, [r3, #12]
 801854e:	685b      	ldr	r3, [r3, #4]
 8018550:	4618      	mov	r0, r3
 8018552:	f7f8 fbc7 	bl	8010ce4 <lwip_htonl>
 8018556:	4603      	mov	r3, r0
 8018558:	1ae3      	subs	r3, r4, r3
 801855a:	2b00      	cmp	r3, #0
 801855c:	da24      	bge.n	80185a8 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801855e:	687b      	ldr	r3, [r7, #4]
 8018560:	3370      	adds	r3, #112	@ 0x70
 8018562:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8018564:	e002      	b.n	801856c <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8018566:	69fb      	ldr	r3, [r7, #28]
 8018568:	681b      	ldr	r3, [r3, #0]
 801856a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801856c:	69fb      	ldr	r3, [r7, #28]
 801856e:	681b      	ldr	r3, [r3, #0]
 8018570:	2b00      	cmp	r3, #0
 8018572:	d011      	beq.n	8018598 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8018574:	69fb      	ldr	r3, [r7, #28]
 8018576:	681b      	ldr	r3, [r3, #0]
 8018578:	68db      	ldr	r3, [r3, #12]
 801857a:	685b      	ldr	r3, [r3, #4]
 801857c:	4618      	mov	r0, r3
 801857e:	f7f8 fbb1 	bl	8010ce4 <lwip_htonl>
 8018582:	4604      	mov	r4, r0
 8018584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018586:	68db      	ldr	r3, [r3, #12]
 8018588:	685b      	ldr	r3, [r3, #4]
 801858a:	4618      	mov	r0, r3
 801858c:	f7f8 fbaa 	bl	8010ce4 <lwip_htonl>
 8018590:	4603      	mov	r3, r0
 8018592:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8018594:	2b00      	cmp	r3, #0
 8018596:	dbe6      	blt.n	8018566 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8018598:	69fb      	ldr	r3, [r7, #28]
 801859a:	681a      	ldr	r2, [r3, #0]
 801859c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801859e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 80185a0:	69fb      	ldr	r3, [r7, #28]
 80185a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80185a4:	601a      	str	r2, [r3, #0]
 80185a6:	e009      	b.n	80185bc <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80185a8:	6a3b      	ldr	r3, [r7, #32]
 80185aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80185ac:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80185ae:	6a3b      	ldr	r3, [r7, #32]
 80185b0:	681b      	ldr	r3, [r3, #0]
 80185b2:	623b      	str	r3, [r7, #32]
 80185b4:	e002      	b.n	80185bc <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80185b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80185b8:	f7fb ff1f 	bl	80143fa <tcp_seg_free>
    }
    seg = pcb->unsent;
 80185bc:	687b      	ldr	r3, [r7, #4]
 80185be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80185c0:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 80185c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80185c4:	2b00      	cmp	r3, #0
 80185c6:	d012      	beq.n	80185ee <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80185c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80185ca:	68db      	ldr	r3, [r3, #12]
 80185cc:	685b      	ldr	r3, [r3, #4]
 80185ce:	4618      	mov	r0, r3
 80185d0:	f7f8 fb88 	bl	8010ce4 <lwip_htonl>
 80185d4:	4602      	mov	r2, r0
 80185d6:	687b      	ldr	r3, [r7, #4]
 80185d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80185da:	1ad3      	subs	r3, r2, r3
 80185dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80185de:	8912      	ldrh	r2, [r2, #8]
 80185e0:	4413      	add	r3, r2
  while (seg != NULL &&
 80185e2:	69ba      	ldr	r2, [r7, #24]
 80185e4:	429a      	cmp	r2, r3
 80185e6:	f4bf aed9 	bcs.w	801839c <tcp_output+0x160>
 80185ea:	e000      	b.n	80185ee <tcp_output+0x3b2>
      break;
 80185ec:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80185ee:	687b      	ldr	r3, [r7, #4]
 80185f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80185f2:	2b00      	cmp	r3, #0
 80185f4:	d108      	bne.n	8018608 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80185f6:	687b      	ldr	r3, [r7, #4]
 80185f8:	2200      	movs	r2, #0
 80185fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 80185fe:	e004      	b.n	801860a <tcp_output+0x3ce>
    goto output_done;
 8018600:	bf00      	nop
 8018602:	e002      	b.n	801860a <tcp_output+0x3ce>
    goto output_done;
 8018604:	bf00      	nop
 8018606:	e000      	b.n	801860a <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8018608:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801860a:	687b      	ldr	r3, [r7, #4]
 801860c:	8b5b      	ldrh	r3, [r3, #26]
 801860e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8018612:	b29a      	uxth	r2, r3
 8018614:	687b      	ldr	r3, [r7, #4]
 8018616:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8018618:	2300      	movs	r3, #0
}
 801861a:	4618      	mov	r0, r3
 801861c:	3728      	adds	r7, #40	@ 0x28
 801861e:	46bd      	mov	sp, r7
 8018620:	bdb0      	pop	{r4, r5, r7, pc}
 8018622:	bf00      	nop

08018624 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8018624:	b580      	push	{r7, lr}
 8018626:	b082      	sub	sp, #8
 8018628:	af00      	add	r7, sp, #0
 801862a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801862c:	687b      	ldr	r3, [r7, #4]
 801862e:	2b00      	cmp	r3, #0
 8018630:	d106      	bne.n	8018640 <tcp_output_segment_busy+0x1c>
 8018632:	4b09      	ldr	r3, [pc, #36]	@ (8018658 <tcp_output_segment_busy+0x34>)
 8018634:	f240 529a 	movw	r2, #1434	@ 0x59a
 8018638:	4908      	ldr	r1, [pc, #32]	@ (801865c <tcp_output_segment_busy+0x38>)
 801863a:	4809      	ldr	r0, [pc, #36]	@ (8018660 <tcp_output_segment_busy+0x3c>)
 801863c:	f005 feca 	bl	801e3d4 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8018640:	687b      	ldr	r3, [r7, #4]
 8018642:	685b      	ldr	r3, [r3, #4]
 8018644:	7b9b      	ldrb	r3, [r3, #14]
 8018646:	2b01      	cmp	r3, #1
 8018648:	d001      	beq.n	801864e <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801864a:	2301      	movs	r3, #1
 801864c:	e000      	b.n	8018650 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801864e:	2300      	movs	r3, #0
}
 8018650:	4618      	mov	r0, r3
 8018652:	3708      	adds	r7, #8
 8018654:	46bd      	mov	sp, r7
 8018656:	bd80      	pop	{r7, pc}
 8018658:	080238e0 	.word	0x080238e0
 801865c:	08023e7c 	.word	0x08023e7c
 8018660:	08023934 	.word	0x08023934

08018664 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8018664:	b5b0      	push	{r4, r5, r7, lr}
 8018666:	b08c      	sub	sp, #48	@ 0x30
 8018668:	af04      	add	r7, sp, #16
 801866a:	60f8      	str	r0, [r7, #12]
 801866c:	60b9      	str	r1, [r7, #8]
 801866e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8018670:	68fb      	ldr	r3, [r7, #12]
 8018672:	2b00      	cmp	r3, #0
 8018674:	d106      	bne.n	8018684 <tcp_output_segment+0x20>
 8018676:	4b64      	ldr	r3, [pc, #400]	@ (8018808 <tcp_output_segment+0x1a4>)
 8018678:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 801867c:	4963      	ldr	r1, [pc, #396]	@ (801880c <tcp_output_segment+0x1a8>)
 801867e:	4864      	ldr	r0, [pc, #400]	@ (8018810 <tcp_output_segment+0x1ac>)
 8018680:	f005 fea8 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8018684:	68bb      	ldr	r3, [r7, #8]
 8018686:	2b00      	cmp	r3, #0
 8018688:	d106      	bne.n	8018698 <tcp_output_segment+0x34>
 801868a:	4b5f      	ldr	r3, [pc, #380]	@ (8018808 <tcp_output_segment+0x1a4>)
 801868c:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8018690:	4960      	ldr	r1, [pc, #384]	@ (8018814 <tcp_output_segment+0x1b0>)
 8018692:	485f      	ldr	r0, [pc, #380]	@ (8018810 <tcp_output_segment+0x1ac>)
 8018694:	f005 fe9e 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8018698:	687b      	ldr	r3, [r7, #4]
 801869a:	2b00      	cmp	r3, #0
 801869c:	d106      	bne.n	80186ac <tcp_output_segment+0x48>
 801869e:	4b5a      	ldr	r3, [pc, #360]	@ (8018808 <tcp_output_segment+0x1a4>)
 80186a0:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 80186a4:	495c      	ldr	r1, [pc, #368]	@ (8018818 <tcp_output_segment+0x1b4>)
 80186a6:	485a      	ldr	r0, [pc, #360]	@ (8018810 <tcp_output_segment+0x1ac>)
 80186a8:	f005 fe94 	bl	801e3d4 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80186ac:	68f8      	ldr	r0, [r7, #12]
 80186ae:	f7ff ffb9 	bl	8018624 <tcp_output_segment_busy>
 80186b2:	4603      	mov	r3, r0
 80186b4:	2b00      	cmp	r3, #0
 80186b6:	d001      	beq.n	80186bc <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80186b8:	2300      	movs	r3, #0
 80186ba:	e0a1      	b.n	8018800 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80186bc:	68bb      	ldr	r3, [r7, #8]
 80186be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80186c0:	68fb      	ldr	r3, [r7, #12]
 80186c2:	68dc      	ldr	r4, [r3, #12]
 80186c4:	4610      	mov	r0, r2
 80186c6:	f7f8 fb0d 	bl	8010ce4 <lwip_htonl>
 80186ca:	4603      	mov	r3, r0
 80186cc:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80186ce:	68bb      	ldr	r3, [r7, #8]
 80186d0:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80186d2:	68fb      	ldr	r3, [r7, #12]
 80186d4:	68dc      	ldr	r4, [r3, #12]
 80186d6:	4610      	mov	r0, r2
 80186d8:	f7f8 faee 	bl	8010cb8 <lwip_htons>
 80186dc:	4603      	mov	r3, r0
 80186de:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80186e0:	68bb      	ldr	r3, [r7, #8]
 80186e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80186e4:	68ba      	ldr	r2, [r7, #8]
 80186e6:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 80186e8:	441a      	add	r2, r3
 80186ea:	68bb      	ldr	r3, [r7, #8]
 80186ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80186ee:	68fb      	ldr	r3, [r7, #12]
 80186f0:	68db      	ldr	r3, [r3, #12]
 80186f2:	3314      	adds	r3, #20
 80186f4:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80186f6:	68fb      	ldr	r3, [r7, #12]
 80186f8:	7a9b      	ldrb	r3, [r3, #10]
 80186fa:	f003 0301 	and.w	r3, r3, #1
 80186fe:	2b00      	cmp	r3, #0
 8018700:	d015      	beq.n	801872e <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8018702:	68bb      	ldr	r3, [r7, #8]
 8018704:	3304      	adds	r3, #4
 8018706:	461a      	mov	r2, r3
 8018708:	6879      	ldr	r1, [r7, #4]
 801870a:	f44f 7006 	mov.w	r0, #536	@ 0x218
 801870e:	f7fc fa39 	bl	8014b84 <tcp_eff_send_mss_netif>
 8018712:	4603      	mov	r3, r0
 8018714:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8018716:	8b7b      	ldrh	r3, [r7, #26]
 8018718:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 801871c:	4618      	mov	r0, r3
 801871e:	f7f8 fae1 	bl	8010ce4 <lwip_htonl>
 8018722:	4602      	mov	r2, r0
 8018724:	69fb      	ldr	r3, [r7, #28]
 8018726:	601a      	str	r2, [r3, #0]
    opts += 1;
 8018728:	69fb      	ldr	r3, [r7, #28]
 801872a:	3304      	adds	r3, #4
 801872c:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801872e:	68bb      	ldr	r3, [r7, #8]
 8018730:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8018734:	2b00      	cmp	r3, #0
 8018736:	da02      	bge.n	801873e <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8018738:	68bb      	ldr	r3, [r7, #8]
 801873a:	2200      	movs	r2, #0
 801873c:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 801873e:	68bb      	ldr	r3, [r7, #8]
 8018740:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018742:	2b00      	cmp	r3, #0
 8018744:	d10c      	bne.n	8018760 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8018746:	4b35      	ldr	r3, [pc, #212]	@ (801881c <tcp_output_segment+0x1b8>)
 8018748:	681a      	ldr	r2, [r3, #0]
 801874a:	68bb      	ldr	r3, [r7, #8]
 801874c:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801874e:	68fb      	ldr	r3, [r7, #12]
 8018750:	68db      	ldr	r3, [r3, #12]
 8018752:	685b      	ldr	r3, [r3, #4]
 8018754:	4618      	mov	r0, r3
 8018756:	f7f8 fac5 	bl	8010ce4 <lwip_htonl>
 801875a:	4602      	mov	r2, r0
 801875c:	68bb      	ldr	r3, [r7, #8]
 801875e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8018760:	68fb      	ldr	r3, [r7, #12]
 8018762:	68da      	ldr	r2, [r3, #12]
 8018764:	68fb      	ldr	r3, [r7, #12]
 8018766:	685b      	ldr	r3, [r3, #4]
 8018768:	685b      	ldr	r3, [r3, #4]
 801876a:	1ad3      	subs	r3, r2, r3
 801876c:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801876e:	68fb      	ldr	r3, [r7, #12]
 8018770:	685b      	ldr	r3, [r3, #4]
 8018772:	8959      	ldrh	r1, [r3, #10]
 8018774:	68fb      	ldr	r3, [r7, #12]
 8018776:	685b      	ldr	r3, [r3, #4]
 8018778:	8b3a      	ldrh	r2, [r7, #24]
 801877a:	1a8a      	subs	r2, r1, r2
 801877c:	b292      	uxth	r2, r2
 801877e:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8018780:	68fb      	ldr	r3, [r7, #12]
 8018782:	685b      	ldr	r3, [r3, #4]
 8018784:	8919      	ldrh	r1, [r3, #8]
 8018786:	68fb      	ldr	r3, [r7, #12]
 8018788:	685b      	ldr	r3, [r3, #4]
 801878a:	8b3a      	ldrh	r2, [r7, #24]
 801878c:	1a8a      	subs	r2, r1, r2
 801878e:	b292      	uxth	r2, r2
 8018790:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8018792:	68fb      	ldr	r3, [r7, #12]
 8018794:	685b      	ldr	r3, [r3, #4]
 8018796:	68fa      	ldr	r2, [r7, #12]
 8018798:	68d2      	ldr	r2, [r2, #12]
 801879a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801879c:	68fb      	ldr	r3, [r7, #12]
 801879e:	68db      	ldr	r3, [r3, #12]
 80187a0:	2200      	movs	r2, #0
 80187a2:	741a      	strb	r2, [r3, #16]
 80187a4:	2200      	movs	r2, #0
 80187a6:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80187a8:	68fb      	ldr	r3, [r7, #12]
 80187aa:	68da      	ldr	r2, [r3, #12]
 80187ac:	68fb      	ldr	r3, [r7, #12]
 80187ae:	7a9b      	ldrb	r3, [r3, #10]
 80187b0:	f003 0301 	and.w	r3, r3, #1
 80187b4:	2b00      	cmp	r3, #0
 80187b6:	d001      	beq.n	80187bc <tcp_output_segment+0x158>
 80187b8:	2318      	movs	r3, #24
 80187ba:	e000      	b.n	80187be <tcp_output_segment+0x15a>
 80187bc:	2314      	movs	r3, #20
 80187be:	4413      	add	r3, r2
 80187c0:	69fa      	ldr	r2, [r7, #28]
 80187c2:	429a      	cmp	r2, r3
 80187c4:	d006      	beq.n	80187d4 <tcp_output_segment+0x170>
 80187c6:	4b10      	ldr	r3, [pc, #64]	@ (8018808 <tcp_output_segment+0x1a4>)
 80187c8:	f240 621c 	movw	r2, #1564	@ 0x61c
 80187cc:	4914      	ldr	r1, [pc, #80]	@ (8018820 <tcp_output_segment+0x1bc>)
 80187ce:	4810      	ldr	r0, [pc, #64]	@ (8018810 <tcp_output_segment+0x1ac>)
 80187d0:	f005 fe00 	bl	801e3d4 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80187d4:	68fb      	ldr	r3, [r7, #12]
 80187d6:	6858      	ldr	r0, [r3, #4]
 80187d8:	68b9      	ldr	r1, [r7, #8]
 80187da:	68bb      	ldr	r3, [r7, #8]
 80187dc:	1d1c      	adds	r4, r3, #4
 80187de:	68bb      	ldr	r3, [r7, #8]
 80187e0:	7add      	ldrb	r5, [r3, #11]
 80187e2:	68bb      	ldr	r3, [r7, #8]
 80187e4:	7a9b      	ldrb	r3, [r3, #10]
 80187e6:	687a      	ldr	r2, [r7, #4]
 80187e8:	9202      	str	r2, [sp, #8]
 80187ea:	2206      	movs	r2, #6
 80187ec:	9201      	str	r2, [sp, #4]
 80187ee:	9300      	str	r3, [sp, #0]
 80187f0:	462b      	mov	r3, r5
 80187f2:	4622      	mov	r2, r4
 80187f4:	f002 fdba 	bl	801b36c <ip4_output_if>
 80187f8:	4603      	mov	r3, r0
 80187fa:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80187fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018800:	4618      	mov	r0, r3
 8018802:	3720      	adds	r7, #32
 8018804:	46bd      	mov	sp, r7
 8018806:	bdb0      	pop	{r4, r5, r7, pc}
 8018808:	080238e0 	.word	0x080238e0
 801880c:	08023ea4 	.word	0x08023ea4
 8018810:	08023934 	.word	0x08023934
 8018814:	08023ec4 	.word	0x08023ec4
 8018818:	08023ee4 	.word	0x08023ee4
 801881c:	2000f33c 	.word	0x2000f33c
 8018820:	08023f08 	.word	0x08023f08

08018824 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8018824:	b5b0      	push	{r4, r5, r7, lr}
 8018826:	b084      	sub	sp, #16
 8018828:	af00      	add	r7, sp, #0
 801882a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801882c:	687b      	ldr	r3, [r7, #4]
 801882e:	2b00      	cmp	r3, #0
 8018830:	d106      	bne.n	8018840 <tcp_rexmit_rto_prepare+0x1c>
 8018832:	4b31      	ldr	r3, [pc, #196]	@ (80188f8 <tcp_rexmit_rto_prepare+0xd4>)
 8018834:	f240 6263 	movw	r2, #1635	@ 0x663
 8018838:	4930      	ldr	r1, [pc, #192]	@ (80188fc <tcp_rexmit_rto_prepare+0xd8>)
 801883a:	4831      	ldr	r0, [pc, #196]	@ (8018900 <tcp_rexmit_rto_prepare+0xdc>)
 801883c:	f005 fdca 	bl	801e3d4 <iprintf>

  if (pcb->unacked == NULL) {
 8018840:	687b      	ldr	r3, [r7, #4]
 8018842:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018844:	2b00      	cmp	r3, #0
 8018846:	d102      	bne.n	801884e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8018848:	f06f 0305 	mvn.w	r3, #5
 801884c:	e050      	b.n	80188f0 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801884e:	687b      	ldr	r3, [r7, #4]
 8018850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018852:	60fb      	str	r3, [r7, #12]
 8018854:	e00b      	b.n	801886e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8018856:	68f8      	ldr	r0, [r7, #12]
 8018858:	f7ff fee4 	bl	8018624 <tcp_output_segment_busy>
 801885c:	4603      	mov	r3, r0
 801885e:	2b00      	cmp	r3, #0
 8018860:	d002      	beq.n	8018868 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8018862:	f06f 0305 	mvn.w	r3, #5
 8018866:	e043      	b.n	80188f0 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8018868:	68fb      	ldr	r3, [r7, #12]
 801886a:	681b      	ldr	r3, [r3, #0]
 801886c:	60fb      	str	r3, [r7, #12]
 801886e:	68fb      	ldr	r3, [r7, #12]
 8018870:	681b      	ldr	r3, [r3, #0]
 8018872:	2b00      	cmp	r3, #0
 8018874:	d1ef      	bne.n	8018856 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8018876:	68f8      	ldr	r0, [r7, #12]
 8018878:	f7ff fed4 	bl	8018624 <tcp_output_segment_busy>
 801887c:	4603      	mov	r3, r0
 801887e:	2b00      	cmp	r3, #0
 8018880:	d002      	beq.n	8018888 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8018882:	f06f 0305 	mvn.w	r3, #5
 8018886:	e033      	b.n	80188f0 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8018888:	687b      	ldr	r3, [r7, #4]
 801888a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 801888c:	68fb      	ldr	r3, [r7, #12]
 801888e:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8018890:	687b      	ldr	r3, [r7, #4]
 8018892:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8018894:	687b      	ldr	r3, [r7, #4]
 8018896:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8018898:	687b      	ldr	r3, [r7, #4]
 801889a:	2200      	movs	r2, #0
 801889c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801889e:	687b      	ldr	r3, [r7, #4]
 80188a0:	8b5b      	ldrh	r3, [r3, #26]
 80188a2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80188a6:	b29a      	uxth	r2, r3
 80188a8:	687b      	ldr	r3, [r7, #4]
 80188aa:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80188ac:	68fb      	ldr	r3, [r7, #12]
 80188ae:	68db      	ldr	r3, [r3, #12]
 80188b0:	685b      	ldr	r3, [r3, #4]
 80188b2:	4618      	mov	r0, r3
 80188b4:	f7f8 fa16 	bl	8010ce4 <lwip_htonl>
 80188b8:	4604      	mov	r4, r0
 80188ba:	68fb      	ldr	r3, [r7, #12]
 80188bc:	891b      	ldrh	r3, [r3, #8]
 80188be:	461d      	mov	r5, r3
 80188c0:	68fb      	ldr	r3, [r7, #12]
 80188c2:	68db      	ldr	r3, [r3, #12]
 80188c4:	899b      	ldrh	r3, [r3, #12]
 80188c6:	b29b      	uxth	r3, r3
 80188c8:	4618      	mov	r0, r3
 80188ca:	f7f8 f9f5 	bl	8010cb8 <lwip_htons>
 80188ce:	4603      	mov	r3, r0
 80188d0:	b2db      	uxtb	r3, r3
 80188d2:	f003 0303 	and.w	r3, r3, #3
 80188d6:	2b00      	cmp	r3, #0
 80188d8:	d001      	beq.n	80188de <tcp_rexmit_rto_prepare+0xba>
 80188da:	2301      	movs	r3, #1
 80188dc:	e000      	b.n	80188e0 <tcp_rexmit_rto_prepare+0xbc>
 80188de:	2300      	movs	r3, #0
 80188e0:	442b      	add	r3, r5
 80188e2:	18e2      	adds	r2, r4, r3
 80188e4:	687b      	ldr	r3, [r7, #4]
 80188e6:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80188e8:	687b      	ldr	r3, [r7, #4]
 80188ea:	2200      	movs	r2, #0
 80188ec:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 80188ee:	2300      	movs	r3, #0
}
 80188f0:	4618      	mov	r0, r3
 80188f2:	3710      	adds	r7, #16
 80188f4:	46bd      	mov	sp, r7
 80188f6:	bdb0      	pop	{r4, r5, r7, pc}
 80188f8:	080238e0 	.word	0x080238e0
 80188fc:	08023f1c 	.word	0x08023f1c
 8018900:	08023934 	.word	0x08023934

08018904 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8018904:	b580      	push	{r7, lr}
 8018906:	b082      	sub	sp, #8
 8018908:	af00      	add	r7, sp, #0
 801890a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801890c:	687b      	ldr	r3, [r7, #4]
 801890e:	2b00      	cmp	r3, #0
 8018910:	d106      	bne.n	8018920 <tcp_rexmit_rto_commit+0x1c>
 8018912:	4b0d      	ldr	r3, [pc, #52]	@ (8018948 <tcp_rexmit_rto_commit+0x44>)
 8018914:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8018918:	490c      	ldr	r1, [pc, #48]	@ (801894c <tcp_rexmit_rto_commit+0x48>)
 801891a:	480d      	ldr	r0, [pc, #52]	@ (8018950 <tcp_rexmit_rto_commit+0x4c>)
 801891c:	f005 fd5a 	bl	801e3d4 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8018920:	687b      	ldr	r3, [r7, #4]
 8018922:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018926:	2bff      	cmp	r3, #255	@ 0xff
 8018928:	d007      	beq.n	801893a <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801892a:	687b      	ldr	r3, [r7, #4]
 801892c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018930:	3301      	adds	r3, #1
 8018932:	b2da      	uxtb	r2, r3
 8018934:	687b      	ldr	r3, [r7, #4]
 8018936:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801893a:	6878      	ldr	r0, [r7, #4]
 801893c:	f7ff fc7e 	bl	801823c <tcp_output>
}
 8018940:	bf00      	nop
 8018942:	3708      	adds	r7, #8
 8018944:	46bd      	mov	sp, r7
 8018946:	bd80      	pop	{r7, pc}
 8018948:	080238e0 	.word	0x080238e0
 801894c:	08023f40 	.word	0x08023f40
 8018950:	08023934 	.word	0x08023934

08018954 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8018954:	b580      	push	{r7, lr}
 8018956:	b082      	sub	sp, #8
 8018958:	af00      	add	r7, sp, #0
 801895a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801895c:	687b      	ldr	r3, [r7, #4]
 801895e:	2b00      	cmp	r3, #0
 8018960:	d106      	bne.n	8018970 <tcp_rexmit_rto+0x1c>
 8018962:	4b0a      	ldr	r3, [pc, #40]	@ (801898c <tcp_rexmit_rto+0x38>)
 8018964:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8018968:	4909      	ldr	r1, [pc, #36]	@ (8018990 <tcp_rexmit_rto+0x3c>)
 801896a:	480a      	ldr	r0, [pc, #40]	@ (8018994 <tcp_rexmit_rto+0x40>)
 801896c:	f005 fd32 	bl	801e3d4 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8018970:	6878      	ldr	r0, [r7, #4]
 8018972:	f7ff ff57 	bl	8018824 <tcp_rexmit_rto_prepare>
 8018976:	4603      	mov	r3, r0
 8018978:	2b00      	cmp	r3, #0
 801897a:	d102      	bne.n	8018982 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801897c:	6878      	ldr	r0, [r7, #4]
 801897e:	f7ff ffc1 	bl	8018904 <tcp_rexmit_rto_commit>
  }
}
 8018982:	bf00      	nop
 8018984:	3708      	adds	r7, #8
 8018986:	46bd      	mov	sp, r7
 8018988:	bd80      	pop	{r7, pc}
 801898a:	bf00      	nop
 801898c:	080238e0 	.word	0x080238e0
 8018990:	08023f64 	.word	0x08023f64
 8018994:	08023934 	.word	0x08023934

08018998 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8018998:	b590      	push	{r4, r7, lr}
 801899a:	b085      	sub	sp, #20
 801899c:	af00      	add	r7, sp, #0
 801899e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80189a0:	687b      	ldr	r3, [r7, #4]
 80189a2:	2b00      	cmp	r3, #0
 80189a4:	d106      	bne.n	80189b4 <tcp_rexmit+0x1c>
 80189a6:	4b2f      	ldr	r3, [pc, #188]	@ (8018a64 <tcp_rexmit+0xcc>)
 80189a8:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 80189ac:	492e      	ldr	r1, [pc, #184]	@ (8018a68 <tcp_rexmit+0xd0>)
 80189ae:	482f      	ldr	r0, [pc, #188]	@ (8018a6c <tcp_rexmit+0xd4>)
 80189b0:	f005 fd10 	bl	801e3d4 <iprintf>

  if (pcb->unacked == NULL) {
 80189b4:	687b      	ldr	r3, [r7, #4]
 80189b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80189b8:	2b00      	cmp	r3, #0
 80189ba:	d102      	bne.n	80189c2 <tcp_rexmit+0x2a>
    return ERR_VAL;
 80189bc:	f06f 0305 	mvn.w	r3, #5
 80189c0:	e04c      	b.n	8018a5c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80189c2:	687b      	ldr	r3, [r7, #4]
 80189c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80189c6:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80189c8:	68b8      	ldr	r0, [r7, #8]
 80189ca:	f7ff fe2b 	bl	8018624 <tcp_output_segment_busy>
 80189ce:	4603      	mov	r3, r0
 80189d0:	2b00      	cmp	r3, #0
 80189d2:	d002      	beq.n	80189da <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80189d4:	f06f 0305 	mvn.w	r3, #5
 80189d8:	e040      	b.n	8018a5c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80189da:	68bb      	ldr	r3, [r7, #8]
 80189dc:	681a      	ldr	r2, [r3, #0]
 80189de:	687b      	ldr	r3, [r7, #4]
 80189e0:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 80189e2:	687b      	ldr	r3, [r7, #4]
 80189e4:	336c      	adds	r3, #108	@ 0x6c
 80189e6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80189e8:	e002      	b.n	80189f0 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80189ea:	68fb      	ldr	r3, [r7, #12]
 80189ec:	681b      	ldr	r3, [r3, #0]
 80189ee:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80189f0:	68fb      	ldr	r3, [r7, #12]
 80189f2:	681b      	ldr	r3, [r3, #0]
 80189f4:	2b00      	cmp	r3, #0
 80189f6:	d011      	beq.n	8018a1c <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80189f8:	68fb      	ldr	r3, [r7, #12]
 80189fa:	681b      	ldr	r3, [r3, #0]
 80189fc:	68db      	ldr	r3, [r3, #12]
 80189fe:	685b      	ldr	r3, [r3, #4]
 8018a00:	4618      	mov	r0, r3
 8018a02:	f7f8 f96f 	bl	8010ce4 <lwip_htonl>
 8018a06:	4604      	mov	r4, r0
 8018a08:	68bb      	ldr	r3, [r7, #8]
 8018a0a:	68db      	ldr	r3, [r3, #12]
 8018a0c:	685b      	ldr	r3, [r3, #4]
 8018a0e:	4618      	mov	r0, r3
 8018a10:	f7f8 f968 	bl	8010ce4 <lwip_htonl>
 8018a14:	4603      	mov	r3, r0
 8018a16:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8018a18:	2b00      	cmp	r3, #0
 8018a1a:	dbe6      	blt.n	80189ea <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8018a1c:	68fb      	ldr	r3, [r7, #12]
 8018a1e:	681a      	ldr	r2, [r3, #0]
 8018a20:	68bb      	ldr	r3, [r7, #8]
 8018a22:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8018a24:	68fb      	ldr	r3, [r7, #12]
 8018a26:	68ba      	ldr	r2, [r7, #8]
 8018a28:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8018a2a:	68bb      	ldr	r3, [r7, #8]
 8018a2c:	681b      	ldr	r3, [r3, #0]
 8018a2e:	2b00      	cmp	r3, #0
 8018a30:	d103      	bne.n	8018a3a <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8018a32:	687b      	ldr	r3, [r7, #4]
 8018a34:	2200      	movs	r2, #0
 8018a36:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8018a3a:	687b      	ldr	r3, [r7, #4]
 8018a3c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018a40:	2bff      	cmp	r3, #255	@ 0xff
 8018a42:	d007      	beq.n	8018a54 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8018a44:	687b      	ldr	r3, [r7, #4]
 8018a46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018a4a:	3301      	adds	r3, #1
 8018a4c:	b2da      	uxtb	r2, r3
 8018a4e:	687b      	ldr	r3, [r7, #4]
 8018a50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8018a54:	687b      	ldr	r3, [r7, #4]
 8018a56:	2200      	movs	r2, #0
 8018a58:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8018a5a:	2300      	movs	r3, #0
}
 8018a5c:	4618      	mov	r0, r3
 8018a5e:	3714      	adds	r7, #20
 8018a60:	46bd      	mov	sp, r7
 8018a62:	bd90      	pop	{r4, r7, pc}
 8018a64:	080238e0 	.word	0x080238e0
 8018a68:	08023f80 	.word	0x08023f80
 8018a6c:	08023934 	.word	0x08023934

08018a70 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8018a70:	b580      	push	{r7, lr}
 8018a72:	b082      	sub	sp, #8
 8018a74:	af00      	add	r7, sp, #0
 8018a76:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8018a78:	687b      	ldr	r3, [r7, #4]
 8018a7a:	2b00      	cmp	r3, #0
 8018a7c:	d106      	bne.n	8018a8c <tcp_rexmit_fast+0x1c>
 8018a7e:	4b2a      	ldr	r3, [pc, #168]	@ (8018b28 <tcp_rexmit_fast+0xb8>)
 8018a80:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8018a84:	4929      	ldr	r1, [pc, #164]	@ (8018b2c <tcp_rexmit_fast+0xbc>)
 8018a86:	482a      	ldr	r0, [pc, #168]	@ (8018b30 <tcp_rexmit_fast+0xc0>)
 8018a88:	f005 fca4 	bl	801e3d4 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8018a8c:	687b      	ldr	r3, [r7, #4]
 8018a8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018a90:	2b00      	cmp	r3, #0
 8018a92:	d045      	beq.n	8018b20 <tcp_rexmit_fast+0xb0>
 8018a94:	687b      	ldr	r3, [r7, #4]
 8018a96:	8b5b      	ldrh	r3, [r3, #26]
 8018a98:	f003 0304 	and.w	r3, r3, #4
 8018a9c:	2b00      	cmp	r3, #0
 8018a9e:	d13f      	bne.n	8018b20 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8018aa0:	6878      	ldr	r0, [r7, #4]
 8018aa2:	f7ff ff79 	bl	8018998 <tcp_rexmit>
 8018aa6:	4603      	mov	r3, r0
 8018aa8:	2b00      	cmp	r3, #0
 8018aaa:	d139      	bne.n	8018b20 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8018aac:	687b      	ldr	r3, [r7, #4]
 8018aae:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8018ab2:	687b      	ldr	r3, [r7, #4]
 8018ab4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8018ab8:	4293      	cmp	r3, r2
 8018aba:	bf28      	it	cs
 8018abc:	4613      	movcs	r3, r2
 8018abe:	b29b      	uxth	r3, r3
 8018ac0:	2b00      	cmp	r3, #0
 8018ac2:	da00      	bge.n	8018ac6 <tcp_rexmit_fast+0x56>
 8018ac4:	3301      	adds	r3, #1
 8018ac6:	105b      	asrs	r3, r3, #1
 8018ac8:	b29a      	uxth	r2, r3
 8018aca:	687b      	ldr	r3, [r7, #4]
 8018acc:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8018ad0:	687b      	ldr	r3, [r7, #4]
 8018ad2:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8018ad6:	461a      	mov	r2, r3
 8018ad8:	687b      	ldr	r3, [r7, #4]
 8018ada:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018adc:	005b      	lsls	r3, r3, #1
 8018ade:	429a      	cmp	r2, r3
 8018ae0:	d206      	bcs.n	8018af0 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8018ae2:	687b      	ldr	r3, [r7, #4]
 8018ae4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018ae6:	005b      	lsls	r3, r3, #1
 8018ae8:	b29a      	uxth	r2, r3
 8018aea:	687b      	ldr	r3, [r7, #4]
 8018aec:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8018af0:	687b      	ldr	r3, [r7, #4]
 8018af2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8018af6:	687b      	ldr	r3, [r7, #4]
 8018af8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018afa:	4619      	mov	r1, r3
 8018afc:	0049      	lsls	r1, r1, #1
 8018afe:	440b      	add	r3, r1
 8018b00:	b29b      	uxth	r3, r3
 8018b02:	4413      	add	r3, r2
 8018b04:	b29a      	uxth	r2, r3
 8018b06:	687b      	ldr	r3, [r7, #4]
 8018b08:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8018b0c:	687b      	ldr	r3, [r7, #4]
 8018b0e:	8b5b      	ldrh	r3, [r3, #26]
 8018b10:	f043 0304 	orr.w	r3, r3, #4
 8018b14:	b29a      	uxth	r2, r3
 8018b16:	687b      	ldr	r3, [r7, #4]
 8018b18:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8018b1a:	687b      	ldr	r3, [r7, #4]
 8018b1c:	2200      	movs	r2, #0
 8018b1e:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8018b20:	bf00      	nop
 8018b22:	3708      	adds	r7, #8
 8018b24:	46bd      	mov	sp, r7
 8018b26:	bd80      	pop	{r7, pc}
 8018b28:	080238e0 	.word	0x080238e0
 8018b2c:	08023f98 	.word	0x08023f98
 8018b30:	08023934 	.word	0x08023934

08018b34 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8018b34:	b580      	push	{r7, lr}
 8018b36:	b086      	sub	sp, #24
 8018b38:	af00      	add	r7, sp, #0
 8018b3a:	60f8      	str	r0, [r7, #12]
 8018b3c:	607b      	str	r3, [r7, #4]
 8018b3e:	460b      	mov	r3, r1
 8018b40:	817b      	strh	r3, [r7, #10]
 8018b42:	4613      	mov	r3, r2
 8018b44:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8018b46:	897a      	ldrh	r2, [r7, #10]
 8018b48:	893b      	ldrh	r3, [r7, #8]
 8018b4a:	4413      	add	r3, r2
 8018b4c:	b29b      	uxth	r3, r3
 8018b4e:	3314      	adds	r3, #20
 8018b50:	b29b      	uxth	r3, r3
 8018b52:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018b56:	4619      	mov	r1, r3
 8018b58:	2022      	movs	r0, #34	@ 0x22
 8018b5a:	f7f9 f9f3 	bl	8011f44 <pbuf_alloc>
 8018b5e:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8018b60:	697b      	ldr	r3, [r7, #20]
 8018b62:	2b00      	cmp	r3, #0
 8018b64:	d04d      	beq.n	8018c02 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8018b66:	897b      	ldrh	r3, [r7, #10]
 8018b68:	3313      	adds	r3, #19
 8018b6a:	697a      	ldr	r2, [r7, #20]
 8018b6c:	8952      	ldrh	r2, [r2, #10]
 8018b6e:	4293      	cmp	r3, r2
 8018b70:	db06      	blt.n	8018b80 <tcp_output_alloc_header_common+0x4c>
 8018b72:	4b26      	ldr	r3, [pc, #152]	@ (8018c0c <tcp_output_alloc_header_common+0xd8>)
 8018b74:	f240 7223 	movw	r2, #1827	@ 0x723
 8018b78:	4925      	ldr	r1, [pc, #148]	@ (8018c10 <tcp_output_alloc_header_common+0xdc>)
 8018b7a:	4826      	ldr	r0, [pc, #152]	@ (8018c14 <tcp_output_alloc_header_common+0xe0>)
 8018b7c:	f005 fc2a 	bl	801e3d4 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8018b80:	697b      	ldr	r3, [r7, #20]
 8018b82:	685b      	ldr	r3, [r3, #4]
 8018b84:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8018b86:	8c3b      	ldrh	r3, [r7, #32]
 8018b88:	4618      	mov	r0, r3
 8018b8a:	f7f8 f895 	bl	8010cb8 <lwip_htons>
 8018b8e:	4603      	mov	r3, r0
 8018b90:	461a      	mov	r2, r3
 8018b92:	693b      	ldr	r3, [r7, #16]
 8018b94:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8018b96:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8018b98:	4618      	mov	r0, r3
 8018b9a:	f7f8 f88d 	bl	8010cb8 <lwip_htons>
 8018b9e:	4603      	mov	r3, r0
 8018ba0:	461a      	mov	r2, r3
 8018ba2:	693b      	ldr	r3, [r7, #16]
 8018ba4:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8018ba6:	693b      	ldr	r3, [r7, #16]
 8018ba8:	687a      	ldr	r2, [r7, #4]
 8018baa:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8018bac:	68f8      	ldr	r0, [r7, #12]
 8018bae:	f7f8 f899 	bl	8010ce4 <lwip_htonl>
 8018bb2:	4602      	mov	r2, r0
 8018bb4:	693b      	ldr	r3, [r7, #16]
 8018bb6:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8018bb8:	897b      	ldrh	r3, [r7, #10]
 8018bba:	089b      	lsrs	r3, r3, #2
 8018bbc:	b29b      	uxth	r3, r3
 8018bbe:	3305      	adds	r3, #5
 8018bc0:	b29b      	uxth	r3, r3
 8018bc2:	031b      	lsls	r3, r3, #12
 8018bc4:	b29a      	uxth	r2, r3
 8018bc6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8018bca:	b29b      	uxth	r3, r3
 8018bcc:	4313      	orrs	r3, r2
 8018bce:	b29b      	uxth	r3, r3
 8018bd0:	4618      	mov	r0, r3
 8018bd2:	f7f8 f871 	bl	8010cb8 <lwip_htons>
 8018bd6:	4603      	mov	r3, r0
 8018bd8:	461a      	mov	r2, r3
 8018bda:	693b      	ldr	r3, [r7, #16]
 8018bdc:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8018bde:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8018be0:	4618      	mov	r0, r3
 8018be2:	f7f8 f869 	bl	8010cb8 <lwip_htons>
 8018be6:	4603      	mov	r3, r0
 8018be8:	461a      	mov	r2, r3
 8018bea:	693b      	ldr	r3, [r7, #16]
 8018bec:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8018bee:	693b      	ldr	r3, [r7, #16]
 8018bf0:	2200      	movs	r2, #0
 8018bf2:	741a      	strb	r2, [r3, #16]
 8018bf4:	2200      	movs	r2, #0
 8018bf6:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8018bf8:	693b      	ldr	r3, [r7, #16]
 8018bfa:	2200      	movs	r2, #0
 8018bfc:	749a      	strb	r2, [r3, #18]
 8018bfe:	2200      	movs	r2, #0
 8018c00:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8018c02:	697b      	ldr	r3, [r7, #20]
}
 8018c04:	4618      	mov	r0, r3
 8018c06:	3718      	adds	r7, #24
 8018c08:	46bd      	mov	sp, r7
 8018c0a:	bd80      	pop	{r7, pc}
 8018c0c:	080238e0 	.word	0x080238e0
 8018c10:	08023fb8 	.word	0x08023fb8
 8018c14:	08023934 	.word	0x08023934

08018c18 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8018c18:	b5b0      	push	{r4, r5, r7, lr}
 8018c1a:	b08a      	sub	sp, #40	@ 0x28
 8018c1c:	af04      	add	r7, sp, #16
 8018c1e:	60f8      	str	r0, [r7, #12]
 8018c20:	607b      	str	r3, [r7, #4]
 8018c22:	460b      	mov	r3, r1
 8018c24:	817b      	strh	r3, [r7, #10]
 8018c26:	4613      	mov	r3, r2
 8018c28:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8018c2a:	68fb      	ldr	r3, [r7, #12]
 8018c2c:	2b00      	cmp	r3, #0
 8018c2e:	d106      	bne.n	8018c3e <tcp_output_alloc_header+0x26>
 8018c30:	4b15      	ldr	r3, [pc, #84]	@ (8018c88 <tcp_output_alloc_header+0x70>)
 8018c32:	f240 7242 	movw	r2, #1858	@ 0x742
 8018c36:	4915      	ldr	r1, [pc, #84]	@ (8018c8c <tcp_output_alloc_header+0x74>)
 8018c38:	4815      	ldr	r0, [pc, #84]	@ (8018c90 <tcp_output_alloc_header+0x78>)
 8018c3a:	f005 fbcb 	bl	801e3d4 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8018c3e:	68fb      	ldr	r3, [r7, #12]
 8018c40:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8018c42:	68fb      	ldr	r3, [r7, #12]
 8018c44:	8adb      	ldrh	r3, [r3, #22]
 8018c46:	68fa      	ldr	r2, [r7, #12]
 8018c48:	8b12      	ldrh	r2, [r2, #24]
 8018c4a:	68f9      	ldr	r1, [r7, #12]
 8018c4c:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8018c4e:	893d      	ldrh	r5, [r7, #8]
 8018c50:	897c      	ldrh	r4, [r7, #10]
 8018c52:	9103      	str	r1, [sp, #12]
 8018c54:	2110      	movs	r1, #16
 8018c56:	9102      	str	r1, [sp, #8]
 8018c58:	9201      	str	r2, [sp, #4]
 8018c5a:	9300      	str	r3, [sp, #0]
 8018c5c:	687b      	ldr	r3, [r7, #4]
 8018c5e:	462a      	mov	r2, r5
 8018c60:	4621      	mov	r1, r4
 8018c62:	f7ff ff67 	bl	8018b34 <tcp_output_alloc_header_common>
 8018c66:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8018c68:	697b      	ldr	r3, [r7, #20]
 8018c6a:	2b00      	cmp	r3, #0
 8018c6c:	d006      	beq.n	8018c7c <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8018c6e:	68fb      	ldr	r3, [r7, #12]
 8018c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018c72:	68fa      	ldr	r2, [r7, #12]
 8018c74:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8018c76:	441a      	add	r2, r3
 8018c78:	68fb      	ldr	r3, [r7, #12]
 8018c7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8018c7c:	697b      	ldr	r3, [r7, #20]
}
 8018c7e:	4618      	mov	r0, r3
 8018c80:	3718      	adds	r7, #24
 8018c82:	46bd      	mov	sp, r7
 8018c84:	bdb0      	pop	{r4, r5, r7, pc}
 8018c86:	bf00      	nop
 8018c88:	080238e0 	.word	0x080238e0
 8018c8c:	08023fe8 	.word	0x08023fe8
 8018c90:	08023934 	.word	0x08023934

08018c94 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8018c94:	b580      	push	{r7, lr}
 8018c96:	b088      	sub	sp, #32
 8018c98:	af00      	add	r7, sp, #0
 8018c9a:	60f8      	str	r0, [r7, #12]
 8018c9c:	60b9      	str	r1, [r7, #8]
 8018c9e:	4611      	mov	r1, r2
 8018ca0:	461a      	mov	r2, r3
 8018ca2:	460b      	mov	r3, r1
 8018ca4:	71fb      	strb	r3, [r7, #7]
 8018ca6:	4613      	mov	r3, r2
 8018ca8:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8018caa:	2300      	movs	r3, #0
 8018cac:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8018cae:	68bb      	ldr	r3, [r7, #8]
 8018cb0:	2b00      	cmp	r3, #0
 8018cb2:	d106      	bne.n	8018cc2 <tcp_output_fill_options+0x2e>
 8018cb4:	4b12      	ldr	r3, [pc, #72]	@ (8018d00 <tcp_output_fill_options+0x6c>)
 8018cb6:	f240 7256 	movw	r2, #1878	@ 0x756
 8018cba:	4912      	ldr	r1, [pc, #72]	@ (8018d04 <tcp_output_fill_options+0x70>)
 8018cbc:	4812      	ldr	r0, [pc, #72]	@ (8018d08 <tcp_output_fill_options+0x74>)
 8018cbe:	f005 fb89 	bl	801e3d4 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8018cc2:	68bb      	ldr	r3, [r7, #8]
 8018cc4:	685b      	ldr	r3, [r3, #4]
 8018cc6:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8018cc8:	69bb      	ldr	r3, [r7, #24]
 8018cca:	3314      	adds	r3, #20
 8018ccc:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8018cce:	8bfb      	ldrh	r3, [r7, #30]
 8018cd0:	009b      	lsls	r3, r3, #2
 8018cd2:	461a      	mov	r2, r3
 8018cd4:	79fb      	ldrb	r3, [r7, #7]
 8018cd6:	009b      	lsls	r3, r3, #2
 8018cd8:	f003 0304 	and.w	r3, r3, #4
 8018cdc:	4413      	add	r3, r2
 8018cde:	3314      	adds	r3, #20
 8018ce0:	69ba      	ldr	r2, [r7, #24]
 8018ce2:	4413      	add	r3, r2
 8018ce4:	697a      	ldr	r2, [r7, #20]
 8018ce6:	429a      	cmp	r2, r3
 8018ce8:	d006      	beq.n	8018cf8 <tcp_output_fill_options+0x64>
 8018cea:	4b05      	ldr	r3, [pc, #20]	@ (8018d00 <tcp_output_fill_options+0x6c>)
 8018cec:	f240 7275 	movw	r2, #1909	@ 0x775
 8018cf0:	4906      	ldr	r1, [pc, #24]	@ (8018d0c <tcp_output_fill_options+0x78>)
 8018cf2:	4805      	ldr	r0, [pc, #20]	@ (8018d08 <tcp_output_fill_options+0x74>)
 8018cf4:	f005 fb6e 	bl	801e3d4 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8018cf8:	bf00      	nop
 8018cfa:	3720      	adds	r7, #32
 8018cfc:	46bd      	mov	sp, r7
 8018cfe:	bd80      	pop	{r7, pc}
 8018d00:	080238e0 	.word	0x080238e0
 8018d04:	08024010 	.word	0x08024010
 8018d08:	08023934 	.word	0x08023934
 8018d0c:	08023f08 	.word	0x08023f08

08018d10 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8018d10:	b580      	push	{r7, lr}
 8018d12:	b08a      	sub	sp, #40	@ 0x28
 8018d14:	af04      	add	r7, sp, #16
 8018d16:	60f8      	str	r0, [r7, #12]
 8018d18:	60b9      	str	r1, [r7, #8]
 8018d1a:	607a      	str	r2, [r7, #4]
 8018d1c:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8018d1e:	68bb      	ldr	r3, [r7, #8]
 8018d20:	2b00      	cmp	r3, #0
 8018d22:	d106      	bne.n	8018d32 <tcp_output_control_segment+0x22>
 8018d24:	4b1c      	ldr	r3, [pc, #112]	@ (8018d98 <tcp_output_control_segment+0x88>)
 8018d26:	f240 7287 	movw	r2, #1927	@ 0x787
 8018d2a:	491c      	ldr	r1, [pc, #112]	@ (8018d9c <tcp_output_control_segment+0x8c>)
 8018d2c:	481c      	ldr	r0, [pc, #112]	@ (8018da0 <tcp_output_control_segment+0x90>)
 8018d2e:	f005 fb51 	bl	801e3d4 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8018d32:	683a      	ldr	r2, [r7, #0]
 8018d34:	6879      	ldr	r1, [r7, #4]
 8018d36:	68f8      	ldr	r0, [r7, #12]
 8018d38:	f7fe faea 	bl	8017310 <tcp_route>
 8018d3c:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8018d3e:	693b      	ldr	r3, [r7, #16]
 8018d40:	2b00      	cmp	r3, #0
 8018d42:	d102      	bne.n	8018d4a <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8018d44:	23fc      	movs	r3, #252	@ 0xfc
 8018d46:	75fb      	strb	r3, [r7, #23]
 8018d48:	e01c      	b.n	8018d84 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8018d4a:	68fb      	ldr	r3, [r7, #12]
 8018d4c:	2b00      	cmp	r3, #0
 8018d4e:	d006      	beq.n	8018d5e <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8018d50:	68fb      	ldr	r3, [r7, #12]
 8018d52:	7adb      	ldrb	r3, [r3, #11]
 8018d54:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8018d56:	68fb      	ldr	r3, [r7, #12]
 8018d58:	7a9b      	ldrb	r3, [r3, #10]
 8018d5a:	757b      	strb	r3, [r7, #21]
 8018d5c:	e003      	b.n	8018d66 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8018d5e:	23ff      	movs	r3, #255	@ 0xff
 8018d60:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8018d62:	2300      	movs	r3, #0
 8018d64:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8018d66:	7dba      	ldrb	r2, [r7, #22]
 8018d68:	693b      	ldr	r3, [r7, #16]
 8018d6a:	9302      	str	r3, [sp, #8]
 8018d6c:	2306      	movs	r3, #6
 8018d6e:	9301      	str	r3, [sp, #4]
 8018d70:	7d7b      	ldrb	r3, [r7, #21]
 8018d72:	9300      	str	r3, [sp, #0]
 8018d74:	4613      	mov	r3, r2
 8018d76:	683a      	ldr	r2, [r7, #0]
 8018d78:	6879      	ldr	r1, [r7, #4]
 8018d7a:	68b8      	ldr	r0, [r7, #8]
 8018d7c:	f002 faf6 	bl	801b36c <ip4_output_if>
 8018d80:	4603      	mov	r3, r0
 8018d82:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8018d84:	68b8      	ldr	r0, [r7, #8]
 8018d86:	f7f9 fbf3 	bl	8012570 <pbuf_free>
  return err;
 8018d8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018d8e:	4618      	mov	r0, r3
 8018d90:	3718      	adds	r7, #24
 8018d92:	46bd      	mov	sp, r7
 8018d94:	bd80      	pop	{r7, pc}
 8018d96:	bf00      	nop
 8018d98:	080238e0 	.word	0x080238e0
 8018d9c:	08024038 	.word	0x08024038
 8018da0:	08023934 	.word	0x08023934

08018da4 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8018da4:	b590      	push	{r4, r7, lr}
 8018da6:	b08b      	sub	sp, #44	@ 0x2c
 8018da8:	af04      	add	r7, sp, #16
 8018daa:	60f8      	str	r0, [r7, #12]
 8018dac:	60b9      	str	r1, [r7, #8]
 8018dae:	607a      	str	r2, [r7, #4]
 8018db0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8018db2:	683b      	ldr	r3, [r7, #0]
 8018db4:	2b00      	cmp	r3, #0
 8018db6:	d106      	bne.n	8018dc6 <tcp_rst+0x22>
 8018db8:	4b1f      	ldr	r3, [pc, #124]	@ (8018e38 <tcp_rst+0x94>)
 8018dba:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8018dbe:	491f      	ldr	r1, [pc, #124]	@ (8018e3c <tcp_rst+0x98>)
 8018dc0:	481f      	ldr	r0, [pc, #124]	@ (8018e40 <tcp_rst+0x9c>)
 8018dc2:	f005 fb07 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8018dc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018dc8:	2b00      	cmp	r3, #0
 8018dca:	d106      	bne.n	8018dda <tcp_rst+0x36>
 8018dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8018e38 <tcp_rst+0x94>)
 8018dce:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8018dd2:	491c      	ldr	r1, [pc, #112]	@ (8018e44 <tcp_rst+0xa0>)
 8018dd4:	481a      	ldr	r0, [pc, #104]	@ (8018e40 <tcp_rst+0x9c>)
 8018dd6:	f005 fafd 	bl	801e3d4 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018dda:	2300      	movs	r3, #0
 8018ddc:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8018dde:	f246 0308 	movw	r3, #24584	@ 0x6008
 8018de2:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8018de4:	7dfb      	ldrb	r3, [r7, #23]
 8018de6:	b29c      	uxth	r4, r3
 8018de8:	68b8      	ldr	r0, [r7, #8]
 8018dea:	f7f7 ff7b 	bl	8010ce4 <lwip_htonl>
 8018dee:	4602      	mov	r2, r0
 8018df0:	8abb      	ldrh	r3, [r7, #20]
 8018df2:	9303      	str	r3, [sp, #12]
 8018df4:	2314      	movs	r3, #20
 8018df6:	9302      	str	r3, [sp, #8]
 8018df8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8018dfa:	9301      	str	r3, [sp, #4]
 8018dfc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8018dfe:	9300      	str	r3, [sp, #0]
 8018e00:	4613      	mov	r3, r2
 8018e02:	2200      	movs	r2, #0
 8018e04:	4621      	mov	r1, r4
 8018e06:	6878      	ldr	r0, [r7, #4]
 8018e08:	f7ff fe94 	bl	8018b34 <tcp_output_alloc_header_common>
 8018e0c:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8018e0e:	693b      	ldr	r3, [r7, #16]
 8018e10:	2b00      	cmp	r3, #0
 8018e12:	d00c      	beq.n	8018e2e <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8018e14:	7dfb      	ldrb	r3, [r7, #23]
 8018e16:	2200      	movs	r2, #0
 8018e18:	6939      	ldr	r1, [r7, #16]
 8018e1a:	68f8      	ldr	r0, [r7, #12]
 8018e1c:	f7ff ff3a 	bl	8018c94 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8018e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e22:	683a      	ldr	r2, [r7, #0]
 8018e24:	6939      	ldr	r1, [r7, #16]
 8018e26:	68f8      	ldr	r0, [r7, #12]
 8018e28:	f7ff ff72 	bl	8018d10 <tcp_output_control_segment>
 8018e2c:	e000      	b.n	8018e30 <tcp_rst+0x8c>
    return;
 8018e2e:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8018e30:	371c      	adds	r7, #28
 8018e32:	46bd      	mov	sp, r7
 8018e34:	bd90      	pop	{r4, r7, pc}
 8018e36:	bf00      	nop
 8018e38:	080238e0 	.word	0x080238e0
 8018e3c:	08024064 	.word	0x08024064
 8018e40:	08023934 	.word	0x08023934
 8018e44:	08024080 	.word	0x08024080

08018e48 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8018e48:	b590      	push	{r4, r7, lr}
 8018e4a:	b087      	sub	sp, #28
 8018e4c:	af00      	add	r7, sp, #0
 8018e4e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8018e50:	2300      	movs	r3, #0
 8018e52:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8018e54:	2300      	movs	r3, #0
 8018e56:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8018e58:	687b      	ldr	r3, [r7, #4]
 8018e5a:	2b00      	cmp	r3, #0
 8018e5c:	d106      	bne.n	8018e6c <tcp_send_empty_ack+0x24>
 8018e5e:	4b28      	ldr	r3, [pc, #160]	@ (8018f00 <tcp_send_empty_ack+0xb8>)
 8018e60:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8018e64:	4927      	ldr	r1, [pc, #156]	@ (8018f04 <tcp_send_empty_ack+0xbc>)
 8018e66:	4828      	ldr	r0, [pc, #160]	@ (8018f08 <tcp_send_empty_ack+0xc0>)
 8018e68:	f005 fab4 	bl	801e3d4 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8018e6c:	7dfb      	ldrb	r3, [r7, #23]
 8018e6e:	009b      	lsls	r3, r3, #2
 8018e70:	b2db      	uxtb	r3, r3
 8018e72:	f003 0304 	and.w	r3, r3, #4
 8018e76:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8018e78:	7d7b      	ldrb	r3, [r7, #21]
 8018e7a:	b29c      	uxth	r4, r3
 8018e7c:	687b      	ldr	r3, [r7, #4]
 8018e7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018e80:	4618      	mov	r0, r3
 8018e82:	f7f7 ff2f 	bl	8010ce4 <lwip_htonl>
 8018e86:	4603      	mov	r3, r0
 8018e88:	2200      	movs	r2, #0
 8018e8a:	4621      	mov	r1, r4
 8018e8c:	6878      	ldr	r0, [r7, #4]
 8018e8e:	f7ff fec3 	bl	8018c18 <tcp_output_alloc_header>
 8018e92:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018e94:	693b      	ldr	r3, [r7, #16]
 8018e96:	2b00      	cmp	r3, #0
 8018e98:	d109      	bne.n	8018eae <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8018e9a:	687b      	ldr	r3, [r7, #4]
 8018e9c:	8b5b      	ldrh	r3, [r3, #26]
 8018e9e:	f043 0303 	orr.w	r3, r3, #3
 8018ea2:	b29a      	uxth	r2, r3
 8018ea4:	687b      	ldr	r3, [r7, #4]
 8018ea6:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8018ea8:	f06f 0301 	mvn.w	r3, #1
 8018eac:	e023      	b.n	8018ef6 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8018eae:	7dbb      	ldrb	r3, [r7, #22]
 8018eb0:	7dfa      	ldrb	r2, [r7, #23]
 8018eb2:	6939      	ldr	r1, [r7, #16]
 8018eb4:	6878      	ldr	r0, [r7, #4]
 8018eb6:	f7ff feed 	bl	8018c94 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8018eba:	687a      	ldr	r2, [r7, #4]
 8018ebc:	687b      	ldr	r3, [r7, #4]
 8018ebe:	3304      	adds	r3, #4
 8018ec0:	6939      	ldr	r1, [r7, #16]
 8018ec2:	6878      	ldr	r0, [r7, #4]
 8018ec4:	f7ff ff24 	bl	8018d10 <tcp_output_control_segment>
 8018ec8:	4603      	mov	r3, r0
 8018eca:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8018ecc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018ed0:	2b00      	cmp	r3, #0
 8018ed2:	d007      	beq.n	8018ee4 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8018ed4:	687b      	ldr	r3, [r7, #4]
 8018ed6:	8b5b      	ldrh	r3, [r3, #26]
 8018ed8:	f043 0303 	orr.w	r3, r3, #3
 8018edc:	b29a      	uxth	r2, r3
 8018ede:	687b      	ldr	r3, [r7, #4]
 8018ee0:	835a      	strh	r2, [r3, #26]
 8018ee2:	e006      	b.n	8018ef2 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8018ee4:	687b      	ldr	r3, [r7, #4]
 8018ee6:	8b5b      	ldrh	r3, [r3, #26]
 8018ee8:	f023 0303 	bic.w	r3, r3, #3
 8018eec:	b29a      	uxth	r2, r3
 8018eee:	687b      	ldr	r3, [r7, #4]
 8018ef0:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8018ef2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018ef6:	4618      	mov	r0, r3
 8018ef8:	371c      	adds	r7, #28
 8018efa:	46bd      	mov	sp, r7
 8018efc:	bd90      	pop	{r4, r7, pc}
 8018efe:	bf00      	nop
 8018f00:	080238e0 	.word	0x080238e0
 8018f04:	0802409c 	.word	0x0802409c
 8018f08:	08023934 	.word	0x08023934

08018f0c <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8018f0c:	b590      	push	{r4, r7, lr}
 8018f0e:	b087      	sub	sp, #28
 8018f10:	af00      	add	r7, sp, #0
 8018f12:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018f14:	2300      	movs	r3, #0
 8018f16:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8018f18:	687b      	ldr	r3, [r7, #4]
 8018f1a:	2b00      	cmp	r3, #0
 8018f1c:	d106      	bne.n	8018f2c <tcp_keepalive+0x20>
 8018f1e:	4b18      	ldr	r3, [pc, #96]	@ (8018f80 <tcp_keepalive+0x74>)
 8018f20:	f640 0224 	movw	r2, #2084	@ 0x824
 8018f24:	4917      	ldr	r1, [pc, #92]	@ (8018f84 <tcp_keepalive+0x78>)
 8018f26:	4818      	ldr	r0, [pc, #96]	@ (8018f88 <tcp_keepalive+0x7c>)
 8018f28:	f005 fa54 	bl	801e3d4 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8018f2c:	7dfb      	ldrb	r3, [r7, #23]
 8018f2e:	b29c      	uxth	r4, r3
 8018f30:	687b      	ldr	r3, [r7, #4]
 8018f32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018f34:	3b01      	subs	r3, #1
 8018f36:	4618      	mov	r0, r3
 8018f38:	f7f7 fed4 	bl	8010ce4 <lwip_htonl>
 8018f3c:	4603      	mov	r3, r0
 8018f3e:	2200      	movs	r2, #0
 8018f40:	4621      	mov	r1, r4
 8018f42:	6878      	ldr	r0, [r7, #4]
 8018f44:	f7ff fe68 	bl	8018c18 <tcp_output_alloc_header>
 8018f48:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018f4a:	693b      	ldr	r3, [r7, #16]
 8018f4c:	2b00      	cmp	r3, #0
 8018f4e:	d102      	bne.n	8018f56 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8018f50:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018f54:	e010      	b.n	8018f78 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8018f56:	7dfb      	ldrb	r3, [r7, #23]
 8018f58:	2200      	movs	r2, #0
 8018f5a:	6939      	ldr	r1, [r7, #16]
 8018f5c:	6878      	ldr	r0, [r7, #4]
 8018f5e:	f7ff fe99 	bl	8018c94 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8018f62:	687a      	ldr	r2, [r7, #4]
 8018f64:	687b      	ldr	r3, [r7, #4]
 8018f66:	3304      	adds	r3, #4
 8018f68:	6939      	ldr	r1, [r7, #16]
 8018f6a:	6878      	ldr	r0, [r7, #4]
 8018f6c:	f7ff fed0 	bl	8018d10 <tcp_output_control_segment>
 8018f70:	4603      	mov	r3, r0
 8018f72:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8018f74:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018f78:	4618      	mov	r0, r3
 8018f7a:	371c      	adds	r7, #28
 8018f7c:	46bd      	mov	sp, r7
 8018f7e:	bd90      	pop	{r4, r7, pc}
 8018f80:	080238e0 	.word	0x080238e0
 8018f84:	080240bc 	.word	0x080240bc
 8018f88:	08023934 	.word	0x08023934

08018f8c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8018f8c:	b590      	push	{r4, r7, lr}
 8018f8e:	b08b      	sub	sp, #44	@ 0x2c
 8018f90:	af00      	add	r7, sp, #0
 8018f92:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018f94:	2300      	movs	r3, #0
 8018f96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8018f9a:	687b      	ldr	r3, [r7, #4]
 8018f9c:	2b00      	cmp	r3, #0
 8018f9e:	d106      	bne.n	8018fae <tcp_zero_window_probe+0x22>
 8018fa0:	4b4c      	ldr	r3, [pc, #304]	@ (80190d4 <tcp_zero_window_probe+0x148>)
 8018fa2:	f640 024f 	movw	r2, #2127	@ 0x84f
 8018fa6:	494c      	ldr	r1, [pc, #304]	@ (80190d8 <tcp_zero_window_probe+0x14c>)
 8018fa8:	484c      	ldr	r0, [pc, #304]	@ (80190dc <tcp_zero_window_probe+0x150>)
 8018faa:	f005 fa13 	bl	801e3d4 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8018fae:	687b      	ldr	r3, [r7, #4]
 8018fb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018fb2:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8018fb4:	6a3b      	ldr	r3, [r7, #32]
 8018fb6:	2b00      	cmp	r3, #0
 8018fb8:	d101      	bne.n	8018fbe <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8018fba:	2300      	movs	r3, #0
 8018fbc:	e086      	b.n	80190cc <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8018fbe:	687b      	ldr	r3, [r7, #4]
 8018fc0:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8018fc4:	2bff      	cmp	r3, #255	@ 0xff
 8018fc6:	d007      	beq.n	8018fd8 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8018fc8:	687b      	ldr	r3, [r7, #4]
 8018fca:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8018fce:	3301      	adds	r3, #1
 8018fd0:	b2da      	uxtb	r2, r3
 8018fd2:	687b      	ldr	r3, [r7, #4]
 8018fd4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8018fd8:	6a3b      	ldr	r3, [r7, #32]
 8018fda:	68db      	ldr	r3, [r3, #12]
 8018fdc:	899b      	ldrh	r3, [r3, #12]
 8018fde:	b29b      	uxth	r3, r3
 8018fe0:	4618      	mov	r0, r3
 8018fe2:	f7f7 fe69 	bl	8010cb8 <lwip_htons>
 8018fe6:	4603      	mov	r3, r0
 8018fe8:	b2db      	uxtb	r3, r3
 8018fea:	f003 0301 	and.w	r3, r3, #1
 8018fee:	2b00      	cmp	r3, #0
 8018ff0:	d005      	beq.n	8018ffe <tcp_zero_window_probe+0x72>
 8018ff2:	6a3b      	ldr	r3, [r7, #32]
 8018ff4:	891b      	ldrh	r3, [r3, #8]
 8018ff6:	2b00      	cmp	r3, #0
 8018ff8:	d101      	bne.n	8018ffe <tcp_zero_window_probe+0x72>
 8018ffa:	2301      	movs	r3, #1
 8018ffc:	e000      	b.n	8019000 <tcp_zero_window_probe+0x74>
 8018ffe:	2300      	movs	r3, #0
 8019000:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8019002:	7ffb      	ldrb	r3, [r7, #31]
 8019004:	2b00      	cmp	r3, #0
 8019006:	bf0c      	ite	eq
 8019008:	2301      	moveq	r3, #1
 801900a:	2300      	movne	r3, #0
 801900c:	b2db      	uxtb	r3, r3
 801900e:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8019010:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019014:	b299      	uxth	r1, r3
 8019016:	6a3b      	ldr	r3, [r7, #32]
 8019018:	68db      	ldr	r3, [r3, #12]
 801901a:	685b      	ldr	r3, [r3, #4]
 801901c:	8bba      	ldrh	r2, [r7, #28]
 801901e:	6878      	ldr	r0, [r7, #4]
 8019020:	f7ff fdfa 	bl	8018c18 <tcp_output_alloc_header>
 8019024:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8019026:	69bb      	ldr	r3, [r7, #24]
 8019028:	2b00      	cmp	r3, #0
 801902a:	d102      	bne.n	8019032 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801902c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019030:	e04c      	b.n	80190cc <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8019032:	69bb      	ldr	r3, [r7, #24]
 8019034:	685b      	ldr	r3, [r3, #4]
 8019036:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8019038:	7ffb      	ldrb	r3, [r7, #31]
 801903a:	2b00      	cmp	r3, #0
 801903c:	d011      	beq.n	8019062 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801903e:	697b      	ldr	r3, [r7, #20]
 8019040:	899b      	ldrh	r3, [r3, #12]
 8019042:	b29b      	uxth	r3, r3
 8019044:	b21b      	sxth	r3, r3
 8019046:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801904a:	b21c      	sxth	r4, r3
 801904c:	2011      	movs	r0, #17
 801904e:	f7f7 fe33 	bl	8010cb8 <lwip_htons>
 8019052:	4603      	mov	r3, r0
 8019054:	b21b      	sxth	r3, r3
 8019056:	4323      	orrs	r3, r4
 8019058:	b21b      	sxth	r3, r3
 801905a:	b29a      	uxth	r2, r3
 801905c:	697b      	ldr	r3, [r7, #20]
 801905e:	819a      	strh	r2, [r3, #12]
 8019060:	e010      	b.n	8019084 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8019062:	69bb      	ldr	r3, [r7, #24]
 8019064:	685b      	ldr	r3, [r3, #4]
 8019066:	3314      	adds	r3, #20
 8019068:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801906a:	6a3b      	ldr	r3, [r7, #32]
 801906c:	6858      	ldr	r0, [r3, #4]
 801906e:	6a3b      	ldr	r3, [r7, #32]
 8019070:	685b      	ldr	r3, [r3, #4]
 8019072:	891a      	ldrh	r2, [r3, #8]
 8019074:	6a3b      	ldr	r3, [r7, #32]
 8019076:	891b      	ldrh	r3, [r3, #8]
 8019078:	1ad3      	subs	r3, r2, r3
 801907a:	b29b      	uxth	r3, r3
 801907c:	2201      	movs	r2, #1
 801907e:	6939      	ldr	r1, [r7, #16]
 8019080:	f7f9 fc7c 	bl	801297c <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8019084:	6a3b      	ldr	r3, [r7, #32]
 8019086:	68db      	ldr	r3, [r3, #12]
 8019088:	685b      	ldr	r3, [r3, #4]
 801908a:	4618      	mov	r0, r3
 801908c:	f7f7 fe2a 	bl	8010ce4 <lwip_htonl>
 8019090:	4603      	mov	r3, r0
 8019092:	3301      	adds	r3, #1
 8019094:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8019096:	687b      	ldr	r3, [r7, #4]
 8019098:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801909a:	68fb      	ldr	r3, [r7, #12]
 801909c:	1ad3      	subs	r3, r2, r3
 801909e:	2b00      	cmp	r3, #0
 80190a0:	da02      	bge.n	80190a8 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 80190a2:	687b      	ldr	r3, [r7, #4]
 80190a4:	68fa      	ldr	r2, [r7, #12]
 80190a6:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80190a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80190ac:	2200      	movs	r2, #0
 80190ae:	69b9      	ldr	r1, [r7, #24]
 80190b0:	6878      	ldr	r0, [r7, #4]
 80190b2:	f7ff fdef 	bl	8018c94 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80190b6:	687a      	ldr	r2, [r7, #4]
 80190b8:	687b      	ldr	r3, [r7, #4]
 80190ba:	3304      	adds	r3, #4
 80190bc:	69b9      	ldr	r1, [r7, #24]
 80190be:	6878      	ldr	r0, [r7, #4]
 80190c0:	f7ff fe26 	bl	8018d10 <tcp_output_control_segment>
 80190c4:	4603      	mov	r3, r0
 80190c6:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80190c8:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80190cc:	4618      	mov	r0, r3
 80190ce:	372c      	adds	r7, #44	@ 0x2c
 80190d0:	46bd      	mov	sp, r7
 80190d2:	bd90      	pop	{r4, r7, pc}
 80190d4:	080238e0 	.word	0x080238e0
 80190d8:	080240d8 	.word	0x080240d8
 80190dc:	08023934 	.word	0x08023934

080190e0 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80190e0:	b580      	push	{r7, lr}
 80190e2:	b082      	sub	sp, #8
 80190e4:	af00      	add	r7, sp, #0
 80190e6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 80190e8:	f7f9 ffcc 	bl	8013084 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80190ec:	4b0a      	ldr	r3, [pc, #40]	@ (8019118 <tcpip_tcp_timer+0x38>)
 80190ee:	681b      	ldr	r3, [r3, #0]
 80190f0:	2b00      	cmp	r3, #0
 80190f2:	d103      	bne.n	80190fc <tcpip_tcp_timer+0x1c>
 80190f4:	4b09      	ldr	r3, [pc, #36]	@ (801911c <tcpip_tcp_timer+0x3c>)
 80190f6:	681b      	ldr	r3, [r3, #0]
 80190f8:	2b00      	cmp	r3, #0
 80190fa:	d005      	beq.n	8019108 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80190fc:	2200      	movs	r2, #0
 80190fe:	4908      	ldr	r1, [pc, #32]	@ (8019120 <tcpip_tcp_timer+0x40>)
 8019100:	20fa      	movs	r0, #250	@ 0xfa
 8019102:	f000 f8f3 	bl	80192ec <sys_timeout>
 8019106:	e003      	b.n	8019110 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8019108:	4b06      	ldr	r3, [pc, #24]	@ (8019124 <tcpip_tcp_timer+0x44>)
 801910a:	2200      	movs	r2, #0
 801910c:	601a      	str	r2, [r3, #0]
  }
}
 801910e:	bf00      	nop
 8019110:	bf00      	nop
 8019112:	3708      	adds	r7, #8
 8019114:	46bd      	mov	sp, r7
 8019116:	bd80      	pop	{r7, pc}
 8019118:	2000f348 	.word	0x2000f348
 801911c:	2000f34c 	.word	0x2000f34c
 8019120:	080190e1 	.word	0x080190e1
 8019124:	2000f394 	.word	0x2000f394

08019128 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8019128:	b580      	push	{r7, lr}
 801912a:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801912c:	4b0a      	ldr	r3, [pc, #40]	@ (8019158 <tcp_timer_needed+0x30>)
 801912e:	681b      	ldr	r3, [r3, #0]
 8019130:	2b00      	cmp	r3, #0
 8019132:	d10f      	bne.n	8019154 <tcp_timer_needed+0x2c>
 8019134:	4b09      	ldr	r3, [pc, #36]	@ (801915c <tcp_timer_needed+0x34>)
 8019136:	681b      	ldr	r3, [r3, #0]
 8019138:	2b00      	cmp	r3, #0
 801913a:	d103      	bne.n	8019144 <tcp_timer_needed+0x1c>
 801913c:	4b08      	ldr	r3, [pc, #32]	@ (8019160 <tcp_timer_needed+0x38>)
 801913e:	681b      	ldr	r3, [r3, #0]
 8019140:	2b00      	cmp	r3, #0
 8019142:	d007      	beq.n	8019154 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8019144:	4b04      	ldr	r3, [pc, #16]	@ (8019158 <tcp_timer_needed+0x30>)
 8019146:	2201      	movs	r2, #1
 8019148:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801914a:	2200      	movs	r2, #0
 801914c:	4905      	ldr	r1, [pc, #20]	@ (8019164 <tcp_timer_needed+0x3c>)
 801914e:	20fa      	movs	r0, #250	@ 0xfa
 8019150:	f000 f8cc 	bl	80192ec <sys_timeout>
  }
}
 8019154:	bf00      	nop
 8019156:	bd80      	pop	{r7, pc}
 8019158:	2000f394 	.word	0x2000f394
 801915c:	2000f348 	.word	0x2000f348
 8019160:	2000f34c 	.word	0x2000f34c
 8019164:	080190e1 	.word	0x080190e1

08019168 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8019168:	b580      	push	{r7, lr}
 801916a:	b086      	sub	sp, #24
 801916c:	af00      	add	r7, sp, #0
 801916e:	60f8      	str	r0, [r7, #12]
 8019170:	60b9      	str	r1, [r7, #8]
 8019172:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8019174:	200b      	movs	r0, #11
 8019176:	f7f8 fa73 	bl	8011660 <memp_malloc>
 801917a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801917c:	693b      	ldr	r3, [r7, #16]
 801917e:	2b00      	cmp	r3, #0
 8019180:	d109      	bne.n	8019196 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8019182:	693b      	ldr	r3, [r7, #16]
 8019184:	2b00      	cmp	r3, #0
 8019186:	d151      	bne.n	801922c <sys_timeout_abs+0xc4>
 8019188:	4b2a      	ldr	r3, [pc, #168]	@ (8019234 <sys_timeout_abs+0xcc>)
 801918a:	22be      	movs	r2, #190	@ 0xbe
 801918c:	492a      	ldr	r1, [pc, #168]	@ (8019238 <sys_timeout_abs+0xd0>)
 801918e:	482b      	ldr	r0, [pc, #172]	@ (801923c <sys_timeout_abs+0xd4>)
 8019190:	f005 f920 	bl	801e3d4 <iprintf>
    return;
 8019194:	e04a      	b.n	801922c <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8019196:	693b      	ldr	r3, [r7, #16]
 8019198:	2200      	movs	r2, #0
 801919a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801919c:	693b      	ldr	r3, [r7, #16]
 801919e:	68ba      	ldr	r2, [r7, #8]
 80191a0:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80191a2:	693b      	ldr	r3, [r7, #16]
 80191a4:	687a      	ldr	r2, [r7, #4]
 80191a6:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80191a8:	693b      	ldr	r3, [r7, #16]
 80191aa:	68fa      	ldr	r2, [r7, #12]
 80191ac:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80191ae:	4b24      	ldr	r3, [pc, #144]	@ (8019240 <sys_timeout_abs+0xd8>)
 80191b0:	681b      	ldr	r3, [r3, #0]
 80191b2:	2b00      	cmp	r3, #0
 80191b4:	d103      	bne.n	80191be <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80191b6:	4a22      	ldr	r2, [pc, #136]	@ (8019240 <sys_timeout_abs+0xd8>)
 80191b8:	693b      	ldr	r3, [r7, #16]
 80191ba:	6013      	str	r3, [r2, #0]
    return;
 80191bc:	e037      	b.n	801922e <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80191be:	693b      	ldr	r3, [r7, #16]
 80191c0:	685a      	ldr	r2, [r3, #4]
 80191c2:	4b1f      	ldr	r3, [pc, #124]	@ (8019240 <sys_timeout_abs+0xd8>)
 80191c4:	681b      	ldr	r3, [r3, #0]
 80191c6:	685b      	ldr	r3, [r3, #4]
 80191c8:	1ad3      	subs	r3, r2, r3
 80191ca:	0fdb      	lsrs	r3, r3, #31
 80191cc:	f003 0301 	and.w	r3, r3, #1
 80191d0:	b2db      	uxtb	r3, r3
 80191d2:	2b00      	cmp	r3, #0
 80191d4:	d007      	beq.n	80191e6 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80191d6:	4b1a      	ldr	r3, [pc, #104]	@ (8019240 <sys_timeout_abs+0xd8>)
 80191d8:	681a      	ldr	r2, [r3, #0]
 80191da:	693b      	ldr	r3, [r7, #16]
 80191dc:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80191de:	4a18      	ldr	r2, [pc, #96]	@ (8019240 <sys_timeout_abs+0xd8>)
 80191e0:	693b      	ldr	r3, [r7, #16]
 80191e2:	6013      	str	r3, [r2, #0]
 80191e4:	e023      	b.n	801922e <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80191e6:	4b16      	ldr	r3, [pc, #88]	@ (8019240 <sys_timeout_abs+0xd8>)
 80191e8:	681b      	ldr	r3, [r3, #0]
 80191ea:	617b      	str	r3, [r7, #20]
 80191ec:	e01a      	b.n	8019224 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80191ee:	697b      	ldr	r3, [r7, #20]
 80191f0:	681b      	ldr	r3, [r3, #0]
 80191f2:	2b00      	cmp	r3, #0
 80191f4:	d00b      	beq.n	801920e <sys_timeout_abs+0xa6>
 80191f6:	693b      	ldr	r3, [r7, #16]
 80191f8:	685a      	ldr	r2, [r3, #4]
 80191fa:	697b      	ldr	r3, [r7, #20]
 80191fc:	681b      	ldr	r3, [r3, #0]
 80191fe:	685b      	ldr	r3, [r3, #4]
 8019200:	1ad3      	subs	r3, r2, r3
 8019202:	0fdb      	lsrs	r3, r3, #31
 8019204:	f003 0301 	and.w	r3, r3, #1
 8019208:	b2db      	uxtb	r3, r3
 801920a:	2b00      	cmp	r3, #0
 801920c:	d007      	beq.n	801921e <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801920e:	697b      	ldr	r3, [r7, #20]
 8019210:	681a      	ldr	r2, [r3, #0]
 8019212:	693b      	ldr	r3, [r7, #16]
 8019214:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8019216:	697b      	ldr	r3, [r7, #20]
 8019218:	693a      	ldr	r2, [r7, #16]
 801921a:	601a      	str	r2, [r3, #0]
        break;
 801921c:	e007      	b.n	801922e <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801921e:	697b      	ldr	r3, [r7, #20]
 8019220:	681b      	ldr	r3, [r3, #0]
 8019222:	617b      	str	r3, [r7, #20]
 8019224:	697b      	ldr	r3, [r7, #20]
 8019226:	2b00      	cmp	r3, #0
 8019228:	d1e1      	bne.n	80191ee <sys_timeout_abs+0x86>
 801922a:	e000      	b.n	801922e <sys_timeout_abs+0xc6>
    return;
 801922c:	bf00      	nop
      }
    }
  }
}
 801922e:	3718      	adds	r7, #24
 8019230:	46bd      	mov	sp, r7
 8019232:	bd80      	pop	{r7, pc}
 8019234:	080240fc 	.word	0x080240fc
 8019238:	08024130 	.word	0x08024130
 801923c:	08024170 	.word	0x08024170
 8019240:	2000f38c 	.word	0x2000f38c

08019244 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8019244:	b580      	push	{r7, lr}
 8019246:	b086      	sub	sp, #24
 8019248:	af00      	add	r7, sp, #0
 801924a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801924c:	687b      	ldr	r3, [r7, #4]
 801924e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8019250:	697b      	ldr	r3, [r7, #20]
 8019252:	685b      	ldr	r3, [r3, #4]
 8019254:	4798      	blx	r3

  now = sys_now();
 8019256:	f7f0 f8a3 	bl	80093a0 <sys_now>
 801925a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801925c:	697b      	ldr	r3, [r7, #20]
 801925e:	681a      	ldr	r2, [r3, #0]
 8019260:	4b0f      	ldr	r3, [pc, #60]	@ (80192a0 <lwip_cyclic_timer+0x5c>)
 8019262:	681b      	ldr	r3, [r3, #0]
 8019264:	4413      	add	r3, r2
 8019266:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8019268:	68fa      	ldr	r2, [r7, #12]
 801926a:	693b      	ldr	r3, [r7, #16]
 801926c:	1ad3      	subs	r3, r2, r3
 801926e:	0fdb      	lsrs	r3, r3, #31
 8019270:	f003 0301 	and.w	r3, r3, #1
 8019274:	b2db      	uxtb	r3, r3
 8019276:	2b00      	cmp	r3, #0
 8019278:	d009      	beq.n	801928e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801927a:	697b      	ldr	r3, [r7, #20]
 801927c:	681a      	ldr	r2, [r3, #0]
 801927e:	693b      	ldr	r3, [r7, #16]
 8019280:	4413      	add	r3, r2
 8019282:	687a      	ldr	r2, [r7, #4]
 8019284:	4907      	ldr	r1, [pc, #28]	@ (80192a4 <lwip_cyclic_timer+0x60>)
 8019286:	4618      	mov	r0, r3
 8019288:	f7ff ff6e 	bl	8019168 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801928c:	e004      	b.n	8019298 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801928e:	687a      	ldr	r2, [r7, #4]
 8019290:	4904      	ldr	r1, [pc, #16]	@ (80192a4 <lwip_cyclic_timer+0x60>)
 8019292:	68f8      	ldr	r0, [r7, #12]
 8019294:	f7ff ff68 	bl	8019168 <sys_timeout_abs>
}
 8019298:	bf00      	nop
 801929a:	3718      	adds	r7, #24
 801929c:	46bd      	mov	sp, r7
 801929e:	bd80      	pop	{r7, pc}
 80192a0:	2000f390 	.word	0x2000f390
 80192a4:	08019245 	.word	0x08019245

080192a8 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80192a8:	b580      	push	{r7, lr}
 80192aa:	b082      	sub	sp, #8
 80192ac:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80192ae:	2301      	movs	r3, #1
 80192b0:	607b      	str	r3, [r7, #4]
 80192b2:	e00e      	b.n	80192d2 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80192b4:	4a0b      	ldr	r2, [pc, #44]	@ (80192e4 <sys_timeouts_init+0x3c>)
 80192b6:	687b      	ldr	r3, [r7, #4]
 80192b8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80192bc:	687b      	ldr	r3, [r7, #4]
 80192be:	00db      	lsls	r3, r3, #3
 80192c0:	4a08      	ldr	r2, [pc, #32]	@ (80192e4 <sys_timeouts_init+0x3c>)
 80192c2:	4413      	add	r3, r2
 80192c4:	461a      	mov	r2, r3
 80192c6:	4908      	ldr	r1, [pc, #32]	@ (80192e8 <sys_timeouts_init+0x40>)
 80192c8:	f000 f810 	bl	80192ec <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80192cc:	687b      	ldr	r3, [r7, #4]
 80192ce:	3301      	adds	r3, #1
 80192d0:	607b      	str	r3, [r7, #4]
 80192d2:	687b      	ldr	r3, [r7, #4]
 80192d4:	2b02      	cmp	r3, #2
 80192d6:	d9ed      	bls.n	80192b4 <sys_timeouts_init+0xc>
  }
}
 80192d8:	bf00      	nop
 80192da:	bf00      	nop
 80192dc:	3708      	adds	r7, #8
 80192de:	46bd      	mov	sp, r7
 80192e0:	bd80      	pop	{r7, pc}
 80192e2:	bf00      	nop
 80192e4:	08024d88 	.word	0x08024d88
 80192e8:	08019245 	.word	0x08019245

080192ec <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80192ec:	b580      	push	{r7, lr}
 80192ee:	b086      	sub	sp, #24
 80192f0:	af00      	add	r7, sp, #0
 80192f2:	60f8      	str	r0, [r7, #12]
 80192f4:	60b9      	str	r1, [r7, #8]
 80192f6:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80192f8:	68fb      	ldr	r3, [r7, #12]
 80192fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80192fe:	d306      	bcc.n	801930e <sys_timeout+0x22>
 8019300:	4b0a      	ldr	r3, [pc, #40]	@ (801932c <sys_timeout+0x40>)
 8019302:	f240 1229 	movw	r2, #297	@ 0x129
 8019306:	490a      	ldr	r1, [pc, #40]	@ (8019330 <sys_timeout+0x44>)
 8019308:	480a      	ldr	r0, [pc, #40]	@ (8019334 <sys_timeout+0x48>)
 801930a:	f005 f863 	bl	801e3d4 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801930e:	f7f0 f847 	bl	80093a0 <sys_now>
 8019312:	4602      	mov	r2, r0
 8019314:	68fb      	ldr	r3, [r7, #12]
 8019316:	4413      	add	r3, r2
 8019318:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801931a:	687a      	ldr	r2, [r7, #4]
 801931c:	68b9      	ldr	r1, [r7, #8]
 801931e:	6978      	ldr	r0, [r7, #20]
 8019320:	f7ff ff22 	bl	8019168 <sys_timeout_abs>
#endif
}
 8019324:	bf00      	nop
 8019326:	3718      	adds	r7, #24
 8019328:	46bd      	mov	sp, r7
 801932a:	bd80      	pop	{r7, pc}
 801932c:	080240fc 	.word	0x080240fc
 8019330:	08024198 	.word	0x08024198
 8019334:	08024170 	.word	0x08024170

08019338 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8019338:	b580      	push	{r7, lr}
 801933a:	b084      	sub	sp, #16
 801933c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801933e:	f7f0 f82f 	bl	80093a0 <sys_now>
 8019342:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8019344:	4b17      	ldr	r3, [pc, #92]	@ (80193a4 <sys_check_timeouts+0x6c>)
 8019346:	681b      	ldr	r3, [r3, #0]
 8019348:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801934a:	68bb      	ldr	r3, [r7, #8]
 801934c:	2b00      	cmp	r3, #0
 801934e:	d022      	beq.n	8019396 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8019350:	68bb      	ldr	r3, [r7, #8]
 8019352:	685b      	ldr	r3, [r3, #4]
 8019354:	68fa      	ldr	r2, [r7, #12]
 8019356:	1ad3      	subs	r3, r2, r3
 8019358:	0fdb      	lsrs	r3, r3, #31
 801935a:	f003 0301 	and.w	r3, r3, #1
 801935e:	b2db      	uxtb	r3, r3
 8019360:	2b00      	cmp	r3, #0
 8019362:	d11a      	bne.n	801939a <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8019364:	68bb      	ldr	r3, [r7, #8]
 8019366:	681b      	ldr	r3, [r3, #0]
 8019368:	4a0e      	ldr	r2, [pc, #56]	@ (80193a4 <sys_check_timeouts+0x6c>)
 801936a:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801936c:	68bb      	ldr	r3, [r7, #8]
 801936e:	689b      	ldr	r3, [r3, #8]
 8019370:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8019372:	68bb      	ldr	r3, [r7, #8]
 8019374:	68db      	ldr	r3, [r3, #12]
 8019376:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8019378:	68bb      	ldr	r3, [r7, #8]
 801937a:	685b      	ldr	r3, [r3, #4]
 801937c:	4a0a      	ldr	r2, [pc, #40]	@ (80193a8 <sys_check_timeouts+0x70>)
 801937e:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8019380:	68b9      	ldr	r1, [r7, #8]
 8019382:	200b      	movs	r0, #11
 8019384:	f7f8 f9e2 	bl	801174c <memp_free>
    if (handler != NULL) {
 8019388:	687b      	ldr	r3, [r7, #4]
 801938a:	2b00      	cmp	r3, #0
 801938c:	d0da      	beq.n	8019344 <sys_check_timeouts+0xc>
      handler(arg);
 801938e:	687b      	ldr	r3, [r7, #4]
 8019390:	6838      	ldr	r0, [r7, #0]
 8019392:	4798      	blx	r3
  do {
 8019394:	e7d6      	b.n	8019344 <sys_check_timeouts+0xc>
      return;
 8019396:	bf00      	nop
 8019398:	e000      	b.n	801939c <sys_check_timeouts+0x64>
      return;
 801939a:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801939c:	3710      	adds	r7, #16
 801939e:	46bd      	mov	sp, r7
 80193a0:	bd80      	pop	{r7, pc}
 80193a2:	bf00      	nop
 80193a4:	2000f38c 	.word	0x2000f38c
 80193a8:	2000f390 	.word	0x2000f390

080193ac <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 80193ac:	b580      	push	{r7, lr}
 80193ae:	b082      	sub	sp, #8
 80193b0:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 80193b2:	4b16      	ldr	r3, [pc, #88]	@ (801940c <sys_timeouts_sleeptime+0x60>)
 80193b4:	681b      	ldr	r3, [r3, #0]
 80193b6:	2b00      	cmp	r3, #0
 80193b8:	d102      	bne.n	80193c0 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 80193ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80193be:	e020      	b.n	8019402 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 80193c0:	f7ef ffee 	bl	80093a0 <sys_now>
 80193c4:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 80193c6:	4b11      	ldr	r3, [pc, #68]	@ (801940c <sys_timeouts_sleeptime+0x60>)
 80193c8:	681b      	ldr	r3, [r3, #0]
 80193ca:	685a      	ldr	r2, [r3, #4]
 80193cc:	687b      	ldr	r3, [r7, #4]
 80193ce:	1ad3      	subs	r3, r2, r3
 80193d0:	0fdb      	lsrs	r3, r3, #31
 80193d2:	f003 0301 	and.w	r3, r3, #1
 80193d6:	b2db      	uxtb	r3, r3
 80193d8:	2b00      	cmp	r3, #0
 80193da:	d001      	beq.n	80193e0 <sys_timeouts_sleeptime+0x34>
    return 0;
 80193dc:	2300      	movs	r3, #0
 80193de:	e010      	b.n	8019402 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 80193e0:	4b0a      	ldr	r3, [pc, #40]	@ (801940c <sys_timeouts_sleeptime+0x60>)
 80193e2:	681b      	ldr	r3, [r3, #0]
 80193e4:	685a      	ldr	r2, [r3, #4]
 80193e6:	687b      	ldr	r3, [r7, #4]
 80193e8:	1ad3      	subs	r3, r2, r3
 80193ea:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 80193ec:	683b      	ldr	r3, [r7, #0]
 80193ee:	2b00      	cmp	r3, #0
 80193f0:	da06      	bge.n	8019400 <sys_timeouts_sleeptime+0x54>
 80193f2:	4b07      	ldr	r3, [pc, #28]	@ (8019410 <sys_timeouts_sleeptime+0x64>)
 80193f4:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 80193f8:	4906      	ldr	r1, [pc, #24]	@ (8019414 <sys_timeouts_sleeptime+0x68>)
 80193fa:	4807      	ldr	r0, [pc, #28]	@ (8019418 <sys_timeouts_sleeptime+0x6c>)
 80193fc:	f004 ffea 	bl	801e3d4 <iprintf>
    return ret;
 8019400:	683b      	ldr	r3, [r7, #0]
  }
}
 8019402:	4618      	mov	r0, r3
 8019404:	3708      	adds	r7, #8
 8019406:	46bd      	mov	sp, r7
 8019408:	bd80      	pop	{r7, pc}
 801940a:	bf00      	nop
 801940c:	2000f38c 	.word	0x2000f38c
 8019410:	080240fc 	.word	0x080240fc
 8019414:	080241d0 	.word	0x080241d0
 8019418:	08024170 	.word	0x08024170

0801941c <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801941c:	b580      	push	{r7, lr}
 801941e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8019420:	f004 f84a 	bl	801d4b8 <rand>
 8019424:	4603      	mov	r3, r0
 8019426:	b29b      	uxth	r3, r3
 8019428:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801942c:	b29b      	uxth	r3, r3
 801942e:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8019432:	b29a      	uxth	r2, r3
 8019434:	4b01      	ldr	r3, [pc, #4]	@ (801943c <udp_init+0x20>)
 8019436:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8019438:	bf00      	nop
 801943a:	bd80      	pop	{r7, pc}
 801943c:	2000003c 	.word	0x2000003c

08019440 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8019440:	b480      	push	{r7}
 8019442:	b083      	sub	sp, #12
 8019444:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8019446:	2300      	movs	r3, #0
 8019448:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801944a:	4b17      	ldr	r3, [pc, #92]	@ (80194a8 <udp_new_port+0x68>)
 801944c:	881b      	ldrh	r3, [r3, #0]
 801944e:	1c5a      	adds	r2, r3, #1
 8019450:	b291      	uxth	r1, r2
 8019452:	4a15      	ldr	r2, [pc, #84]	@ (80194a8 <udp_new_port+0x68>)
 8019454:	8011      	strh	r1, [r2, #0]
 8019456:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801945a:	4293      	cmp	r3, r2
 801945c:	d103      	bne.n	8019466 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801945e:	4b12      	ldr	r3, [pc, #72]	@ (80194a8 <udp_new_port+0x68>)
 8019460:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8019464:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8019466:	4b11      	ldr	r3, [pc, #68]	@ (80194ac <udp_new_port+0x6c>)
 8019468:	681b      	ldr	r3, [r3, #0]
 801946a:	603b      	str	r3, [r7, #0]
 801946c:	e011      	b.n	8019492 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801946e:	683b      	ldr	r3, [r7, #0]
 8019470:	8a5a      	ldrh	r2, [r3, #18]
 8019472:	4b0d      	ldr	r3, [pc, #52]	@ (80194a8 <udp_new_port+0x68>)
 8019474:	881b      	ldrh	r3, [r3, #0]
 8019476:	429a      	cmp	r2, r3
 8019478:	d108      	bne.n	801948c <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801947a:	88fb      	ldrh	r3, [r7, #6]
 801947c:	3301      	adds	r3, #1
 801947e:	80fb      	strh	r3, [r7, #6]
 8019480:	88fb      	ldrh	r3, [r7, #6]
 8019482:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8019486:	d3e0      	bcc.n	801944a <udp_new_port+0xa>
        return 0;
 8019488:	2300      	movs	r3, #0
 801948a:	e007      	b.n	801949c <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801948c:	683b      	ldr	r3, [r7, #0]
 801948e:	68db      	ldr	r3, [r3, #12]
 8019490:	603b      	str	r3, [r7, #0]
 8019492:	683b      	ldr	r3, [r7, #0]
 8019494:	2b00      	cmp	r3, #0
 8019496:	d1ea      	bne.n	801946e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8019498:	4b03      	ldr	r3, [pc, #12]	@ (80194a8 <udp_new_port+0x68>)
 801949a:	881b      	ldrh	r3, [r3, #0]
}
 801949c:	4618      	mov	r0, r3
 801949e:	370c      	adds	r7, #12
 80194a0:	46bd      	mov	sp, r7
 80194a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80194a6:	4770      	bx	lr
 80194a8:	2000003c 	.word	0x2000003c
 80194ac:	2000f398 	.word	0x2000f398

080194b0 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80194b0:	b580      	push	{r7, lr}
 80194b2:	b084      	sub	sp, #16
 80194b4:	af00      	add	r7, sp, #0
 80194b6:	60f8      	str	r0, [r7, #12]
 80194b8:	60b9      	str	r1, [r7, #8]
 80194ba:	4613      	mov	r3, r2
 80194bc:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 80194be:	68fb      	ldr	r3, [r7, #12]
 80194c0:	2b00      	cmp	r3, #0
 80194c2:	d105      	bne.n	80194d0 <udp_input_local_match+0x20>
 80194c4:	4b27      	ldr	r3, [pc, #156]	@ (8019564 <udp_input_local_match+0xb4>)
 80194c6:	2287      	movs	r2, #135	@ 0x87
 80194c8:	4927      	ldr	r1, [pc, #156]	@ (8019568 <udp_input_local_match+0xb8>)
 80194ca:	4828      	ldr	r0, [pc, #160]	@ (801956c <udp_input_local_match+0xbc>)
 80194cc:	f004 ff82 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80194d0:	68bb      	ldr	r3, [r7, #8]
 80194d2:	2b00      	cmp	r3, #0
 80194d4:	d105      	bne.n	80194e2 <udp_input_local_match+0x32>
 80194d6:	4b23      	ldr	r3, [pc, #140]	@ (8019564 <udp_input_local_match+0xb4>)
 80194d8:	2288      	movs	r2, #136	@ 0x88
 80194da:	4925      	ldr	r1, [pc, #148]	@ (8019570 <udp_input_local_match+0xc0>)
 80194dc:	4823      	ldr	r0, [pc, #140]	@ (801956c <udp_input_local_match+0xbc>)
 80194de:	f004 ff79 	bl	801e3d4 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80194e2:	68fb      	ldr	r3, [r7, #12]
 80194e4:	7a1b      	ldrb	r3, [r3, #8]
 80194e6:	2b00      	cmp	r3, #0
 80194e8:	d00b      	beq.n	8019502 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80194ea:	68fb      	ldr	r3, [r7, #12]
 80194ec:	7a1a      	ldrb	r2, [r3, #8]
 80194ee:	4b21      	ldr	r3, [pc, #132]	@ (8019574 <udp_input_local_match+0xc4>)
 80194f0:	685b      	ldr	r3, [r3, #4]
 80194f2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80194f6:	3301      	adds	r3, #1
 80194f8:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80194fa:	429a      	cmp	r2, r3
 80194fc:	d001      	beq.n	8019502 <udp_input_local_match+0x52>
    return 0;
 80194fe:	2300      	movs	r3, #0
 8019500:	e02b      	b.n	801955a <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8019502:	79fb      	ldrb	r3, [r7, #7]
 8019504:	2b00      	cmp	r3, #0
 8019506:	d018      	beq.n	801953a <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019508:	68fb      	ldr	r3, [r7, #12]
 801950a:	2b00      	cmp	r3, #0
 801950c:	d013      	beq.n	8019536 <udp_input_local_match+0x86>
 801950e:	68fb      	ldr	r3, [r7, #12]
 8019510:	681b      	ldr	r3, [r3, #0]
 8019512:	2b00      	cmp	r3, #0
 8019514:	d00f      	beq.n	8019536 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8019516:	4b17      	ldr	r3, [pc, #92]	@ (8019574 <udp_input_local_match+0xc4>)
 8019518:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801951a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801951e:	d00a      	beq.n	8019536 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8019520:	68fb      	ldr	r3, [r7, #12]
 8019522:	681a      	ldr	r2, [r3, #0]
 8019524:	4b13      	ldr	r3, [pc, #76]	@ (8019574 <udp_input_local_match+0xc4>)
 8019526:	695b      	ldr	r3, [r3, #20]
 8019528:	405a      	eors	r2, r3
 801952a:	68bb      	ldr	r3, [r7, #8]
 801952c:	3308      	adds	r3, #8
 801952e:	681b      	ldr	r3, [r3, #0]
 8019530:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8019532:	2b00      	cmp	r3, #0
 8019534:	d110      	bne.n	8019558 <udp_input_local_match+0xa8>
          return 1;
 8019536:	2301      	movs	r3, #1
 8019538:	e00f      	b.n	801955a <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801953a:	68fb      	ldr	r3, [r7, #12]
 801953c:	2b00      	cmp	r3, #0
 801953e:	d009      	beq.n	8019554 <udp_input_local_match+0xa4>
 8019540:	68fb      	ldr	r3, [r7, #12]
 8019542:	681b      	ldr	r3, [r3, #0]
 8019544:	2b00      	cmp	r3, #0
 8019546:	d005      	beq.n	8019554 <udp_input_local_match+0xa4>
 8019548:	68fb      	ldr	r3, [r7, #12]
 801954a:	681a      	ldr	r2, [r3, #0]
 801954c:	4b09      	ldr	r3, [pc, #36]	@ (8019574 <udp_input_local_match+0xc4>)
 801954e:	695b      	ldr	r3, [r3, #20]
 8019550:	429a      	cmp	r2, r3
 8019552:	d101      	bne.n	8019558 <udp_input_local_match+0xa8>
        return 1;
 8019554:	2301      	movs	r3, #1
 8019556:	e000      	b.n	801955a <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8019558:	2300      	movs	r3, #0
}
 801955a:	4618      	mov	r0, r3
 801955c:	3710      	adds	r7, #16
 801955e:	46bd      	mov	sp, r7
 8019560:	bd80      	pop	{r7, pc}
 8019562:	bf00      	nop
 8019564:	080241e4 	.word	0x080241e4
 8019568:	08024214 	.word	0x08024214
 801956c:	08024238 	.word	0x08024238
 8019570:	08024260 	.word	0x08024260
 8019574:	2000c1c0 	.word	0x2000c1c0

08019578 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8019578:	b590      	push	{r4, r7, lr}
 801957a:	b08d      	sub	sp, #52	@ 0x34
 801957c:	af02      	add	r7, sp, #8
 801957e:	6078      	str	r0, [r7, #4]
 8019580:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8019582:	2300      	movs	r3, #0
 8019584:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8019586:	687b      	ldr	r3, [r7, #4]
 8019588:	2b00      	cmp	r3, #0
 801958a:	d105      	bne.n	8019598 <udp_input+0x20>
 801958c:	4b7c      	ldr	r3, [pc, #496]	@ (8019780 <udp_input+0x208>)
 801958e:	22cf      	movs	r2, #207	@ 0xcf
 8019590:	497c      	ldr	r1, [pc, #496]	@ (8019784 <udp_input+0x20c>)
 8019592:	487d      	ldr	r0, [pc, #500]	@ (8019788 <udp_input+0x210>)
 8019594:	f004 ff1e 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8019598:	683b      	ldr	r3, [r7, #0]
 801959a:	2b00      	cmp	r3, #0
 801959c:	d105      	bne.n	80195aa <udp_input+0x32>
 801959e:	4b78      	ldr	r3, [pc, #480]	@ (8019780 <udp_input+0x208>)
 80195a0:	22d0      	movs	r2, #208	@ 0xd0
 80195a2:	497a      	ldr	r1, [pc, #488]	@ (801978c <udp_input+0x214>)
 80195a4:	4878      	ldr	r0, [pc, #480]	@ (8019788 <udp_input+0x210>)
 80195a6:	f004 ff15 	bl	801e3d4 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80195aa:	687b      	ldr	r3, [r7, #4]
 80195ac:	895b      	ldrh	r3, [r3, #10]
 80195ae:	2b07      	cmp	r3, #7
 80195b0:	d803      	bhi.n	80195ba <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80195b2:	6878      	ldr	r0, [r7, #4]
 80195b4:	f7f8 ffdc 	bl	8012570 <pbuf_free>
    goto end;
 80195b8:	e0de      	b.n	8019778 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80195ba:	687b      	ldr	r3, [r7, #4]
 80195bc:	685b      	ldr	r3, [r3, #4]
 80195be:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80195c0:	4b73      	ldr	r3, [pc, #460]	@ (8019790 <udp_input+0x218>)
 80195c2:	695b      	ldr	r3, [r3, #20]
 80195c4:	4a72      	ldr	r2, [pc, #456]	@ (8019790 <udp_input+0x218>)
 80195c6:	6812      	ldr	r2, [r2, #0]
 80195c8:	4611      	mov	r1, r2
 80195ca:	4618      	mov	r0, r3
 80195cc:	f001 ffa6 	bl	801b51c <ip4_addr_isbroadcast_u32>
 80195d0:	4603      	mov	r3, r0
 80195d2:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80195d4:	697b      	ldr	r3, [r7, #20]
 80195d6:	881b      	ldrh	r3, [r3, #0]
 80195d8:	b29b      	uxth	r3, r3
 80195da:	4618      	mov	r0, r3
 80195dc:	f7f7 fb6c 	bl	8010cb8 <lwip_htons>
 80195e0:	4603      	mov	r3, r0
 80195e2:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 80195e4:	697b      	ldr	r3, [r7, #20]
 80195e6:	885b      	ldrh	r3, [r3, #2]
 80195e8:	b29b      	uxth	r3, r3
 80195ea:	4618      	mov	r0, r3
 80195ec:	f7f7 fb64 	bl	8010cb8 <lwip_htons>
 80195f0:	4603      	mov	r3, r0
 80195f2:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80195f4:	2300      	movs	r3, #0
 80195f6:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 80195f8:	2300      	movs	r3, #0
 80195fa:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 80195fc:	2300      	movs	r3, #0
 80195fe:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8019600:	4b64      	ldr	r3, [pc, #400]	@ (8019794 <udp_input+0x21c>)
 8019602:	681b      	ldr	r3, [r3, #0]
 8019604:	627b      	str	r3, [r7, #36]	@ 0x24
 8019606:	e054      	b.n	80196b2 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8019608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801960a:	8a5b      	ldrh	r3, [r3, #18]
 801960c:	89fa      	ldrh	r2, [r7, #14]
 801960e:	429a      	cmp	r2, r3
 8019610:	d14a      	bne.n	80196a8 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8019612:	7cfb      	ldrb	r3, [r7, #19]
 8019614:	461a      	mov	r2, r3
 8019616:	6839      	ldr	r1, [r7, #0]
 8019618:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801961a:	f7ff ff49 	bl	80194b0 <udp_input_local_match>
 801961e:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8019620:	2b00      	cmp	r3, #0
 8019622:	d041      	beq.n	80196a8 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8019624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019626:	7c1b      	ldrb	r3, [r3, #16]
 8019628:	f003 0304 	and.w	r3, r3, #4
 801962c:	2b00      	cmp	r3, #0
 801962e:	d11d      	bne.n	801966c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8019630:	69fb      	ldr	r3, [r7, #28]
 8019632:	2b00      	cmp	r3, #0
 8019634:	d102      	bne.n	801963c <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8019636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019638:	61fb      	str	r3, [r7, #28]
 801963a:	e017      	b.n	801966c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801963c:	7cfb      	ldrb	r3, [r7, #19]
 801963e:	2b00      	cmp	r3, #0
 8019640:	d014      	beq.n	801966c <udp_input+0xf4>
 8019642:	4b53      	ldr	r3, [pc, #332]	@ (8019790 <udp_input+0x218>)
 8019644:	695b      	ldr	r3, [r3, #20]
 8019646:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801964a:	d10f      	bne.n	801966c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801964c:	69fb      	ldr	r3, [r7, #28]
 801964e:	681a      	ldr	r2, [r3, #0]
 8019650:	683b      	ldr	r3, [r7, #0]
 8019652:	3304      	adds	r3, #4
 8019654:	681b      	ldr	r3, [r3, #0]
 8019656:	429a      	cmp	r2, r3
 8019658:	d008      	beq.n	801966c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801965a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801965c:	681a      	ldr	r2, [r3, #0]
 801965e:	683b      	ldr	r3, [r7, #0]
 8019660:	3304      	adds	r3, #4
 8019662:	681b      	ldr	r3, [r3, #0]
 8019664:	429a      	cmp	r2, r3
 8019666:	d101      	bne.n	801966c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8019668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801966a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801966c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801966e:	8a9b      	ldrh	r3, [r3, #20]
 8019670:	8a3a      	ldrh	r2, [r7, #16]
 8019672:	429a      	cmp	r2, r3
 8019674:	d118      	bne.n	80196a8 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8019676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019678:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801967a:	2b00      	cmp	r3, #0
 801967c:	d005      	beq.n	801968a <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801967e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019680:	685a      	ldr	r2, [r3, #4]
 8019682:	4b43      	ldr	r3, [pc, #268]	@ (8019790 <udp_input+0x218>)
 8019684:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8019686:	429a      	cmp	r2, r3
 8019688:	d10e      	bne.n	80196a8 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801968a:	6a3b      	ldr	r3, [r7, #32]
 801968c:	2b00      	cmp	r3, #0
 801968e:	d014      	beq.n	80196ba <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8019690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019692:	68da      	ldr	r2, [r3, #12]
 8019694:	6a3b      	ldr	r3, [r7, #32]
 8019696:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8019698:	4b3e      	ldr	r3, [pc, #248]	@ (8019794 <udp_input+0x21c>)
 801969a:	681a      	ldr	r2, [r3, #0]
 801969c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801969e:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80196a0:	4a3c      	ldr	r2, [pc, #240]	@ (8019794 <udp_input+0x21c>)
 80196a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196a4:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80196a6:	e008      	b.n	80196ba <udp_input+0x142>
      }
    }

    prev = pcb;
 80196a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196aa:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80196ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196ae:	68db      	ldr	r3, [r3, #12]
 80196b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80196b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196b4:	2b00      	cmp	r3, #0
 80196b6:	d1a7      	bne.n	8019608 <udp_input+0x90>
 80196b8:	e000      	b.n	80196bc <udp_input+0x144>
        break;
 80196ba:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80196bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196be:	2b00      	cmp	r3, #0
 80196c0:	d101      	bne.n	80196c6 <udp_input+0x14e>
    pcb = uncon_pcb;
 80196c2:	69fb      	ldr	r3, [r7, #28]
 80196c4:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80196c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196c8:	2b00      	cmp	r3, #0
 80196ca:	d002      	beq.n	80196d2 <udp_input+0x15a>
    for_us = 1;
 80196cc:	2301      	movs	r3, #1
 80196ce:	76fb      	strb	r3, [r7, #27]
 80196d0:	e00a      	b.n	80196e8 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80196d2:	683b      	ldr	r3, [r7, #0]
 80196d4:	3304      	adds	r3, #4
 80196d6:	681a      	ldr	r2, [r3, #0]
 80196d8:	4b2d      	ldr	r3, [pc, #180]	@ (8019790 <udp_input+0x218>)
 80196da:	695b      	ldr	r3, [r3, #20]
 80196dc:	429a      	cmp	r2, r3
 80196de:	bf0c      	ite	eq
 80196e0:	2301      	moveq	r3, #1
 80196e2:	2300      	movne	r3, #0
 80196e4:	b2db      	uxtb	r3, r3
 80196e6:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80196e8:	7efb      	ldrb	r3, [r7, #27]
 80196ea:	2b00      	cmp	r3, #0
 80196ec:	d041      	beq.n	8019772 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80196ee:	2108      	movs	r1, #8
 80196f0:	6878      	ldr	r0, [r7, #4]
 80196f2:	f7f8 fe85 	bl	8012400 <pbuf_remove_header>
 80196f6:	4603      	mov	r3, r0
 80196f8:	2b00      	cmp	r3, #0
 80196fa:	d00a      	beq.n	8019712 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 80196fc:	4b20      	ldr	r3, [pc, #128]	@ (8019780 <udp_input+0x208>)
 80196fe:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 8019702:	4925      	ldr	r1, [pc, #148]	@ (8019798 <udp_input+0x220>)
 8019704:	4820      	ldr	r0, [pc, #128]	@ (8019788 <udp_input+0x210>)
 8019706:	f004 fe65 	bl	801e3d4 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801970a:	6878      	ldr	r0, [r7, #4]
 801970c:	f7f8 ff30 	bl	8012570 <pbuf_free>
      goto end;
 8019710:	e032      	b.n	8019778 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8019712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019714:	2b00      	cmp	r3, #0
 8019716:	d012      	beq.n	801973e <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8019718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801971a:	699b      	ldr	r3, [r3, #24]
 801971c:	2b00      	cmp	r3, #0
 801971e:	d00a      	beq.n	8019736 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8019720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019722:	699c      	ldr	r4, [r3, #24]
 8019724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019726:	69d8      	ldr	r0, [r3, #28]
 8019728:	8a3b      	ldrh	r3, [r7, #16]
 801972a:	9300      	str	r3, [sp, #0]
 801972c:	4b1b      	ldr	r3, [pc, #108]	@ (801979c <udp_input+0x224>)
 801972e:	687a      	ldr	r2, [r7, #4]
 8019730:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8019732:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8019734:	e021      	b.n	801977a <udp_input+0x202>
        pbuf_free(p);
 8019736:	6878      	ldr	r0, [r7, #4]
 8019738:	f7f8 ff1a 	bl	8012570 <pbuf_free>
        goto end;
 801973c:	e01c      	b.n	8019778 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801973e:	7cfb      	ldrb	r3, [r7, #19]
 8019740:	2b00      	cmp	r3, #0
 8019742:	d112      	bne.n	801976a <udp_input+0x1f2>
 8019744:	4b12      	ldr	r3, [pc, #72]	@ (8019790 <udp_input+0x218>)
 8019746:	695b      	ldr	r3, [r3, #20]
 8019748:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801974c:	2be0      	cmp	r3, #224	@ 0xe0
 801974e:	d00c      	beq.n	801976a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8019750:	4b0f      	ldr	r3, [pc, #60]	@ (8019790 <udp_input+0x218>)
 8019752:	899b      	ldrh	r3, [r3, #12]
 8019754:	3308      	adds	r3, #8
 8019756:	b29b      	uxth	r3, r3
 8019758:	b21b      	sxth	r3, r3
 801975a:	4619      	mov	r1, r3
 801975c:	6878      	ldr	r0, [r7, #4]
 801975e:	f7f8 fec2 	bl	80124e6 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8019762:	2103      	movs	r1, #3
 8019764:	6878      	ldr	r0, [r7, #4]
 8019766:	f001 fbad 	bl	801aec4 <icmp_dest_unreach>
      pbuf_free(p);
 801976a:	6878      	ldr	r0, [r7, #4]
 801976c:	f7f8 ff00 	bl	8012570 <pbuf_free>
  return;
 8019770:	e003      	b.n	801977a <udp_input+0x202>
    pbuf_free(p);
 8019772:	6878      	ldr	r0, [r7, #4]
 8019774:	f7f8 fefc 	bl	8012570 <pbuf_free>
  return;
 8019778:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801977a:	372c      	adds	r7, #44	@ 0x2c
 801977c:	46bd      	mov	sp, r7
 801977e:	bd90      	pop	{r4, r7, pc}
 8019780:	080241e4 	.word	0x080241e4
 8019784:	08024288 	.word	0x08024288
 8019788:	08024238 	.word	0x08024238
 801978c:	080242a0 	.word	0x080242a0
 8019790:	2000c1c0 	.word	0x2000c1c0
 8019794:	2000f398 	.word	0x2000f398
 8019798:	080242bc 	.word	0x080242bc
 801979c:	2000c1d0 	.word	0x2000c1d0

080197a0 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 80197a0:	b580      	push	{r7, lr}
 80197a2:	b082      	sub	sp, #8
 80197a4:	af00      	add	r7, sp, #0
 80197a6:	6078      	str	r0, [r7, #4]
 80197a8:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 80197aa:	687b      	ldr	r3, [r7, #4]
 80197ac:	2b00      	cmp	r3, #0
 80197ae:	d109      	bne.n	80197c4 <udp_send+0x24>
 80197b0:	4b11      	ldr	r3, [pc, #68]	@ (80197f8 <udp_send+0x58>)
 80197b2:	f240 12d5 	movw	r2, #469	@ 0x1d5
 80197b6:	4911      	ldr	r1, [pc, #68]	@ (80197fc <udp_send+0x5c>)
 80197b8:	4811      	ldr	r0, [pc, #68]	@ (8019800 <udp_send+0x60>)
 80197ba:	f004 fe0b 	bl	801e3d4 <iprintf>
 80197be:	f06f 030f 	mvn.w	r3, #15
 80197c2:	e015      	b.n	80197f0 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 80197c4:	683b      	ldr	r3, [r7, #0]
 80197c6:	2b00      	cmp	r3, #0
 80197c8:	d109      	bne.n	80197de <udp_send+0x3e>
 80197ca:	4b0b      	ldr	r3, [pc, #44]	@ (80197f8 <udp_send+0x58>)
 80197cc:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 80197d0:	490c      	ldr	r1, [pc, #48]	@ (8019804 <udp_send+0x64>)
 80197d2:	480b      	ldr	r0, [pc, #44]	@ (8019800 <udp_send+0x60>)
 80197d4:	f004 fdfe 	bl	801e3d4 <iprintf>
 80197d8:	f06f 030f 	mvn.w	r3, #15
 80197dc:	e008      	b.n	80197f0 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 80197de:	687b      	ldr	r3, [r7, #4]
 80197e0:	1d1a      	adds	r2, r3, #4
 80197e2:	687b      	ldr	r3, [r7, #4]
 80197e4:	8a9b      	ldrh	r3, [r3, #20]
 80197e6:	6839      	ldr	r1, [r7, #0]
 80197e8:	6878      	ldr	r0, [r7, #4]
 80197ea:	f000 f80d 	bl	8019808 <udp_sendto>
 80197ee:	4603      	mov	r3, r0
}
 80197f0:	4618      	mov	r0, r3
 80197f2:	3708      	adds	r7, #8
 80197f4:	46bd      	mov	sp, r7
 80197f6:	bd80      	pop	{r7, pc}
 80197f8:	080241e4 	.word	0x080241e4
 80197fc:	080242d8 	.word	0x080242d8
 8019800:	08024238 	.word	0x08024238
 8019804:	080242f0 	.word	0x080242f0

08019808 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8019808:	b580      	push	{r7, lr}
 801980a:	b088      	sub	sp, #32
 801980c:	af02      	add	r7, sp, #8
 801980e:	60f8      	str	r0, [r7, #12]
 8019810:	60b9      	str	r1, [r7, #8]
 8019812:	607a      	str	r2, [r7, #4]
 8019814:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8019816:	68fb      	ldr	r3, [r7, #12]
 8019818:	2b00      	cmp	r3, #0
 801981a:	d109      	bne.n	8019830 <udp_sendto+0x28>
 801981c:	4b23      	ldr	r3, [pc, #140]	@ (80198ac <udp_sendto+0xa4>)
 801981e:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8019822:	4923      	ldr	r1, [pc, #140]	@ (80198b0 <udp_sendto+0xa8>)
 8019824:	4823      	ldr	r0, [pc, #140]	@ (80198b4 <udp_sendto+0xac>)
 8019826:	f004 fdd5 	bl	801e3d4 <iprintf>
 801982a:	f06f 030f 	mvn.w	r3, #15
 801982e:	e038      	b.n	80198a2 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8019830:	68bb      	ldr	r3, [r7, #8]
 8019832:	2b00      	cmp	r3, #0
 8019834:	d109      	bne.n	801984a <udp_sendto+0x42>
 8019836:	4b1d      	ldr	r3, [pc, #116]	@ (80198ac <udp_sendto+0xa4>)
 8019838:	f240 2219 	movw	r2, #537	@ 0x219
 801983c:	491e      	ldr	r1, [pc, #120]	@ (80198b8 <udp_sendto+0xb0>)
 801983e:	481d      	ldr	r0, [pc, #116]	@ (80198b4 <udp_sendto+0xac>)
 8019840:	f004 fdc8 	bl	801e3d4 <iprintf>
 8019844:	f06f 030f 	mvn.w	r3, #15
 8019848:	e02b      	b.n	80198a2 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801984a:	687b      	ldr	r3, [r7, #4]
 801984c:	2b00      	cmp	r3, #0
 801984e:	d109      	bne.n	8019864 <udp_sendto+0x5c>
 8019850:	4b16      	ldr	r3, [pc, #88]	@ (80198ac <udp_sendto+0xa4>)
 8019852:	f240 221a 	movw	r2, #538	@ 0x21a
 8019856:	4919      	ldr	r1, [pc, #100]	@ (80198bc <udp_sendto+0xb4>)
 8019858:	4816      	ldr	r0, [pc, #88]	@ (80198b4 <udp_sendto+0xac>)
 801985a:	f004 fdbb 	bl	801e3d4 <iprintf>
 801985e:	f06f 030f 	mvn.w	r3, #15
 8019862:	e01e      	b.n	80198a2 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8019864:	68fb      	ldr	r3, [r7, #12]
 8019866:	7a1b      	ldrb	r3, [r3, #8]
 8019868:	2b00      	cmp	r3, #0
 801986a:	d006      	beq.n	801987a <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801986c:	68fb      	ldr	r3, [r7, #12]
 801986e:	7a1b      	ldrb	r3, [r3, #8]
 8019870:	4618      	mov	r0, r3
 8019872:	f7f8 fa85 	bl	8011d80 <netif_get_by_index>
 8019876:	6178      	str	r0, [r7, #20]
 8019878:	e003      	b.n	8019882 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801987a:	6878      	ldr	r0, [r7, #4]
 801987c:	f001 fbac 	bl	801afd8 <ip4_route>
 8019880:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8019882:	697b      	ldr	r3, [r7, #20]
 8019884:	2b00      	cmp	r3, #0
 8019886:	d102      	bne.n	801988e <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8019888:	f06f 0303 	mvn.w	r3, #3
 801988c:	e009      	b.n	80198a2 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801988e:	887a      	ldrh	r2, [r7, #2]
 8019890:	697b      	ldr	r3, [r7, #20]
 8019892:	9300      	str	r3, [sp, #0]
 8019894:	4613      	mov	r3, r2
 8019896:	687a      	ldr	r2, [r7, #4]
 8019898:	68b9      	ldr	r1, [r7, #8]
 801989a:	68f8      	ldr	r0, [r7, #12]
 801989c:	f000 f810 	bl	80198c0 <udp_sendto_if>
 80198a0:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 80198a2:	4618      	mov	r0, r3
 80198a4:	3718      	adds	r7, #24
 80198a6:	46bd      	mov	sp, r7
 80198a8:	bd80      	pop	{r7, pc}
 80198aa:	bf00      	nop
 80198ac:	080241e4 	.word	0x080241e4
 80198b0:	08024308 	.word	0x08024308
 80198b4:	08024238 	.word	0x08024238
 80198b8:	08024320 	.word	0x08024320
 80198bc:	0802433c 	.word	0x0802433c

080198c0 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 80198c0:	b580      	push	{r7, lr}
 80198c2:	b088      	sub	sp, #32
 80198c4:	af02      	add	r7, sp, #8
 80198c6:	60f8      	str	r0, [r7, #12]
 80198c8:	60b9      	str	r1, [r7, #8]
 80198ca:	607a      	str	r2, [r7, #4]
 80198cc:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 80198ce:	68fb      	ldr	r3, [r7, #12]
 80198d0:	2b00      	cmp	r3, #0
 80198d2:	d109      	bne.n	80198e8 <udp_sendto_if+0x28>
 80198d4:	4b2e      	ldr	r3, [pc, #184]	@ (8019990 <udp_sendto_if+0xd0>)
 80198d6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80198da:	492e      	ldr	r1, [pc, #184]	@ (8019994 <udp_sendto_if+0xd4>)
 80198dc:	482e      	ldr	r0, [pc, #184]	@ (8019998 <udp_sendto_if+0xd8>)
 80198de:	f004 fd79 	bl	801e3d4 <iprintf>
 80198e2:	f06f 030f 	mvn.w	r3, #15
 80198e6:	e04f      	b.n	8019988 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 80198e8:	68bb      	ldr	r3, [r7, #8]
 80198ea:	2b00      	cmp	r3, #0
 80198ec:	d109      	bne.n	8019902 <udp_sendto_if+0x42>
 80198ee:	4b28      	ldr	r3, [pc, #160]	@ (8019990 <udp_sendto_if+0xd0>)
 80198f0:	f240 2281 	movw	r2, #641	@ 0x281
 80198f4:	4929      	ldr	r1, [pc, #164]	@ (801999c <udp_sendto_if+0xdc>)
 80198f6:	4828      	ldr	r0, [pc, #160]	@ (8019998 <udp_sendto_if+0xd8>)
 80198f8:	f004 fd6c 	bl	801e3d4 <iprintf>
 80198fc:	f06f 030f 	mvn.w	r3, #15
 8019900:	e042      	b.n	8019988 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8019902:	687b      	ldr	r3, [r7, #4]
 8019904:	2b00      	cmp	r3, #0
 8019906:	d109      	bne.n	801991c <udp_sendto_if+0x5c>
 8019908:	4b21      	ldr	r3, [pc, #132]	@ (8019990 <udp_sendto_if+0xd0>)
 801990a:	f240 2282 	movw	r2, #642	@ 0x282
 801990e:	4924      	ldr	r1, [pc, #144]	@ (80199a0 <udp_sendto_if+0xe0>)
 8019910:	4821      	ldr	r0, [pc, #132]	@ (8019998 <udp_sendto_if+0xd8>)
 8019912:	f004 fd5f 	bl	801e3d4 <iprintf>
 8019916:	f06f 030f 	mvn.w	r3, #15
 801991a:	e035      	b.n	8019988 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801991c:	6a3b      	ldr	r3, [r7, #32]
 801991e:	2b00      	cmp	r3, #0
 8019920:	d109      	bne.n	8019936 <udp_sendto_if+0x76>
 8019922:	4b1b      	ldr	r3, [pc, #108]	@ (8019990 <udp_sendto_if+0xd0>)
 8019924:	f240 2283 	movw	r2, #643	@ 0x283
 8019928:	491e      	ldr	r1, [pc, #120]	@ (80199a4 <udp_sendto_if+0xe4>)
 801992a:	481b      	ldr	r0, [pc, #108]	@ (8019998 <udp_sendto_if+0xd8>)
 801992c:	f004 fd52 	bl	801e3d4 <iprintf>
 8019930:	f06f 030f 	mvn.w	r3, #15
 8019934:	e028      	b.n	8019988 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019936:	68fb      	ldr	r3, [r7, #12]
 8019938:	2b00      	cmp	r3, #0
 801993a:	d009      	beq.n	8019950 <udp_sendto_if+0x90>
 801993c:	68fb      	ldr	r3, [r7, #12]
 801993e:	681b      	ldr	r3, [r3, #0]
 8019940:	2b00      	cmp	r3, #0
 8019942:	d005      	beq.n	8019950 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8019944:	68fb      	ldr	r3, [r7, #12]
 8019946:	681b      	ldr	r3, [r3, #0]
 8019948:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801994c:	2be0      	cmp	r3, #224	@ 0xe0
 801994e:	d103      	bne.n	8019958 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8019950:	6a3b      	ldr	r3, [r7, #32]
 8019952:	3304      	adds	r3, #4
 8019954:	617b      	str	r3, [r7, #20]
 8019956:	e00b      	b.n	8019970 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8019958:	68fb      	ldr	r3, [r7, #12]
 801995a:	681a      	ldr	r2, [r3, #0]
 801995c:	6a3b      	ldr	r3, [r7, #32]
 801995e:	3304      	adds	r3, #4
 8019960:	681b      	ldr	r3, [r3, #0]
 8019962:	429a      	cmp	r2, r3
 8019964:	d002      	beq.n	801996c <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8019966:	f06f 0303 	mvn.w	r3, #3
 801996a:	e00d      	b.n	8019988 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801996c:	68fb      	ldr	r3, [r7, #12]
 801996e:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8019970:	887a      	ldrh	r2, [r7, #2]
 8019972:	697b      	ldr	r3, [r7, #20]
 8019974:	9301      	str	r3, [sp, #4]
 8019976:	6a3b      	ldr	r3, [r7, #32]
 8019978:	9300      	str	r3, [sp, #0]
 801997a:	4613      	mov	r3, r2
 801997c:	687a      	ldr	r2, [r7, #4]
 801997e:	68b9      	ldr	r1, [r7, #8]
 8019980:	68f8      	ldr	r0, [r7, #12]
 8019982:	f000 f811 	bl	80199a8 <udp_sendto_if_src>
 8019986:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8019988:	4618      	mov	r0, r3
 801998a:	3718      	adds	r7, #24
 801998c:	46bd      	mov	sp, r7
 801998e:	bd80      	pop	{r7, pc}
 8019990:	080241e4 	.word	0x080241e4
 8019994:	08024358 	.word	0x08024358
 8019998:	08024238 	.word	0x08024238
 801999c:	08024374 	.word	0x08024374
 80199a0:	08024390 	.word	0x08024390
 80199a4:	080243b0 	.word	0x080243b0

080199a8 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 80199a8:	b580      	push	{r7, lr}
 80199aa:	b08c      	sub	sp, #48	@ 0x30
 80199ac:	af04      	add	r7, sp, #16
 80199ae:	60f8      	str	r0, [r7, #12]
 80199b0:	60b9      	str	r1, [r7, #8]
 80199b2:	607a      	str	r2, [r7, #4]
 80199b4:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 80199b6:	68fb      	ldr	r3, [r7, #12]
 80199b8:	2b00      	cmp	r3, #0
 80199ba:	d109      	bne.n	80199d0 <udp_sendto_if_src+0x28>
 80199bc:	4b65      	ldr	r3, [pc, #404]	@ (8019b54 <udp_sendto_if_src+0x1ac>)
 80199be:	f240 22d1 	movw	r2, #721	@ 0x2d1
 80199c2:	4965      	ldr	r1, [pc, #404]	@ (8019b58 <udp_sendto_if_src+0x1b0>)
 80199c4:	4865      	ldr	r0, [pc, #404]	@ (8019b5c <udp_sendto_if_src+0x1b4>)
 80199c6:	f004 fd05 	bl	801e3d4 <iprintf>
 80199ca:	f06f 030f 	mvn.w	r3, #15
 80199ce:	e0bc      	b.n	8019b4a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 80199d0:	68bb      	ldr	r3, [r7, #8]
 80199d2:	2b00      	cmp	r3, #0
 80199d4:	d109      	bne.n	80199ea <udp_sendto_if_src+0x42>
 80199d6:	4b5f      	ldr	r3, [pc, #380]	@ (8019b54 <udp_sendto_if_src+0x1ac>)
 80199d8:	f240 22d2 	movw	r2, #722	@ 0x2d2
 80199dc:	4960      	ldr	r1, [pc, #384]	@ (8019b60 <udp_sendto_if_src+0x1b8>)
 80199de:	485f      	ldr	r0, [pc, #380]	@ (8019b5c <udp_sendto_if_src+0x1b4>)
 80199e0:	f004 fcf8 	bl	801e3d4 <iprintf>
 80199e4:	f06f 030f 	mvn.w	r3, #15
 80199e8:	e0af      	b.n	8019b4a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80199ea:	687b      	ldr	r3, [r7, #4]
 80199ec:	2b00      	cmp	r3, #0
 80199ee:	d109      	bne.n	8019a04 <udp_sendto_if_src+0x5c>
 80199f0:	4b58      	ldr	r3, [pc, #352]	@ (8019b54 <udp_sendto_if_src+0x1ac>)
 80199f2:	f240 22d3 	movw	r2, #723	@ 0x2d3
 80199f6:	495b      	ldr	r1, [pc, #364]	@ (8019b64 <udp_sendto_if_src+0x1bc>)
 80199f8:	4858      	ldr	r0, [pc, #352]	@ (8019b5c <udp_sendto_if_src+0x1b4>)
 80199fa:	f004 fceb 	bl	801e3d4 <iprintf>
 80199fe:	f06f 030f 	mvn.w	r3, #15
 8019a02:	e0a2      	b.n	8019b4a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8019a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019a06:	2b00      	cmp	r3, #0
 8019a08:	d109      	bne.n	8019a1e <udp_sendto_if_src+0x76>
 8019a0a:	4b52      	ldr	r3, [pc, #328]	@ (8019b54 <udp_sendto_if_src+0x1ac>)
 8019a0c:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 8019a10:	4955      	ldr	r1, [pc, #340]	@ (8019b68 <udp_sendto_if_src+0x1c0>)
 8019a12:	4852      	ldr	r0, [pc, #328]	@ (8019b5c <udp_sendto_if_src+0x1b4>)
 8019a14:	f004 fcde 	bl	801e3d4 <iprintf>
 8019a18:	f06f 030f 	mvn.w	r3, #15
 8019a1c:	e095      	b.n	8019b4a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8019a1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019a20:	2b00      	cmp	r3, #0
 8019a22:	d109      	bne.n	8019a38 <udp_sendto_if_src+0x90>
 8019a24:	4b4b      	ldr	r3, [pc, #300]	@ (8019b54 <udp_sendto_if_src+0x1ac>)
 8019a26:	f240 22d5 	movw	r2, #725	@ 0x2d5
 8019a2a:	4950      	ldr	r1, [pc, #320]	@ (8019b6c <udp_sendto_if_src+0x1c4>)
 8019a2c:	484b      	ldr	r0, [pc, #300]	@ (8019b5c <udp_sendto_if_src+0x1b4>)
 8019a2e:	f004 fcd1 	bl	801e3d4 <iprintf>
 8019a32:	f06f 030f 	mvn.w	r3, #15
 8019a36:	e088      	b.n	8019b4a <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8019a38:	68fb      	ldr	r3, [r7, #12]
 8019a3a:	8a5b      	ldrh	r3, [r3, #18]
 8019a3c:	2b00      	cmp	r3, #0
 8019a3e:	d10f      	bne.n	8019a60 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8019a40:	68f9      	ldr	r1, [r7, #12]
 8019a42:	68fb      	ldr	r3, [r7, #12]
 8019a44:	8a5b      	ldrh	r3, [r3, #18]
 8019a46:	461a      	mov	r2, r3
 8019a48:	68f8      	ldr	r0, [r7, #12]
 8019a4a:	f000 f893 	bl	8019b74 <udp_bind>
 8019a4e:	4603      	mov	r3, r0
 8019a50:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8019a52:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8019a56:	2b00      	cmp	r3, #0
 8019a58:	d002      	beq.n	8019a60 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8019a5a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8019a5e:	e074      	b.n	8019b4a <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8019a60:	68bb      	ldr	r3, [r7, #8]
 8019a62:	891b      	ldrh	r3, [r3, #8]
 8019a64:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 8019a68:	4293      	cmp	r3, r2
 8019a6a:	d902      	bls.n	8019a72 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8019a6c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019a70:	e06b      	b.n	8019b4a <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8019a72:	2108      	movs	r1, #8
 8019a74:	68b8      	ldr	r0, [r7, #8]
 8019a76:	f7f8 fcb3 	bl	80123e0 <pbuf_add_header>
 8019a7a:	4603      	mov	r3, r0
 8019a7c:	2b00      	cmp	r3, #0
 8019a7e:	d015      	beq.n	8019aac <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8019a80:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019a84:	2108      	movs	r1, #8
 8019a86:	2022      	movs	r0, #34	@ 0x22
 8019a88:	f7f8 fa5c 	bl	8011f44 <pbuf_alloc>
 8019a8c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8019a8e:	69fb      	ldr	r3, [r7, #28]
 8019a90:	2b00      	cmp	r3, #0
 8019a92:	d102      	bne.n	8019a9a <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8019a94:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019a98:	e057      	b.n	8019b4a <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 8019a9a:	68bb      	ldr	r3, [r7, #8]
 8019a9c:	891b      	ldrh	r3, [r3, #8]
 8019a9e:	2b00      	cmp	r3, #0
 8019aa0:	d006      	beq.n	8019ab0 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8019aa2:	68b9      	ldr	r1, [r7, #8]
 8019aa4:	69f8      	ldr	r0, [r7, #28]
 8019aa6:	f7f8 fe87 	bl	80127b8 <pbuf_chain>
 8019aaa:	e001      	b.n	8019ab0 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8019aac:	68bb      	ldr	r3, [r7, #8]
 8019aae:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8019ab0:	69fb      	ldr	r3, [r7, #28]
 8019ab2:	895b      	ldrh	r3, [r3, #10]
 8019ab4:	2b07      	cmp	r3, #7
 8019ab6:	d806      	bhi.n	8019ac6 <udp_sendto_if_src+0x11e>
 8019ab8:	4b26      	ldr	r3, [pc, #152]	@ (8019b54 <udp_sendto_if_src+0x1ac>)
 8019aba:	f240 320d 	movw	r2, #781	@ 0x30d
 8019abe:	492c      	ldr	r1, [pc, #176]	@ (8019b70 <udp_sendto_if_src+0x1c8>)
 8019ac0:	4826      	ldr	r0, [pc, #152]	@ (8019b5c <udp_sendto_if_src+0x1b4>)
 8019ac2:	f004 fc87 	bl	801e3d4 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8019ac6:	69fb      	ldr	r3, [r7, #28]
 8019ac8:	685b      	ldr	r3, [r3, #4]
 8019aca:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8019acc:	68fb      	ldr	r3, [r7, #12]
 8019ace:	8a5b      	ldrh	r3, [r3, #18]
 8019ad0:	4618      	mov	r0, r3
 8019ad2:	f7f7 f8f1 	bl	8010cb8 <lwip_htons>
 8019ad6:	4603      	mov	r3, r0
 8019ad8:	461a      	mov	r2, r3
 8019ada:	697b      	ldr	r3, [r7, #20]
 8019adc:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8019ade:	887b      	ldrh	r3, [r7, #2]
 8019ae0:	4618      	mov	r0, r3
 8019ae2:	f7f7 f8e9 	bl	8010cb8 <lwip_htons>
 8019ae6:	4603      	mov	r3, r0
 8019ae8:	461a      	mov	r2, r3
 8019aea:	697b      	ldr	r3, [r7, #20]
 8019aec:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8019aee:	697b      	ldr	r3, [r7, #20]
 8019af0:	2200      	movs	r2, #0
 8019af2:	719a      	strb	r2, [r3, #6]
 8019af4:	2200      	movs	r2, #0
 8019af6:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8019af8:	69fb      	ldr	r3, [r7, #28]
 8019afa:	891b      	ldrh	r3, [r3, #8]
 8019afc:	4618      	mov	r0, r3
 8019afe:	f7f7 f8db 	bl	8010cb8 <lwip_htons>
 8019b02:	4603      	mov	r3, r0
 8019b04:	461a      	mov	r2, r3
 8019b06:	697b      	ldr	r3, [r7, #20]
 8019b08:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8019b0a:	2311      	movs	r3, #17
 8019b0c:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8019b0e:	68fb      	ldr	r3, [r7, #12]
 8019b10:	7adb      	ldrb	r3, [r3, #11]
 8019b12:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8019b14:	68fb      	ldr	r3, [r7, #12]
 8019b16:	7a9b      	ldrb	r3, [r3, #10]
 8019b18:	7cb9      	ldrb	r1, [r7, #18]
 8019b1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8019b1c:	9202      	str	r2, [sp, #8]
 8019b1e:	7cfa      	ldrb	r2, [r7, #19]
 8019b20:	9201      	str	r2, [sp, #4]
 8019b22:	9300      	str	r3, [sp, #0]
 8019b24:	460b      	mov	r3, r1
 8019b26:	687a      	ldr	r2, [r7, #4]
 8019b28:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8019b2a:	69f8      	ldr	r0, [r7, #28]
 8019b2c:	f001 fc48 	bl	801b3c0 <ip4_output_if_src>
 8019b30:	4603      	mov	r3, r0
 8019b32:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8019b34:	69fa      	ldr	r2, [r7, #28]
 8019b36:	68bb      	ldr	r3, [r7, #8]
 8019b38:	429a      	cmp	r2, r3
 8019b3a:	d004      	beq.n	8019b46 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8019b3c:	69f8      	ldr	r0, [r7, #28]
 8019b3e:	f7f8 fd17 	bl	8012570 <pbuf_free>
    q = NULL;
 8019b42:	2300      	movs	r3, #0
 8019b44:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8019b46:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8019b4a:	4618      	mov	r0, r3
 8019b4c:	3720      	adds	r7, #32
 8019b4e:	46bd      	mov	sp, r7
 8019b50:	bd80      	pop	{r7, pc}
 8019b52:	bf00      	nop
 8019b54:	080241e4 	.word	0x080241e4
 8019b58:	080243d0 	.word	0x080243d0
 8019b5c:	08024238 	.word	0x08024238
 8019b60:	080243f0 	.word	0x080243f0
 8019b64:	08024410 	.word	0x08024410
 8019b68:	08024434 	.word	0x08024434
 8019b6c:	08024458 	.word	0x08024458
 8019b70:	0802447c 	.word	0x0802447c

08019b74 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8019b74:	b580      	push	{r7, lr}
 8019b76:	b086      	sub	sp, #24
 8019b78:	af00      	add	r7, sp, #0
 8019b7a:	60f8      	str	r0, [r7, #12]
 8019b7c:	60b9      	str	r1, [r7, #8]
 8019b7e:	4613      	mov	r3, r2
 8019b80:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8019b82:	68bb      	ldr	r3, [r7, #8]
 8019b84:	2b00      	cmp	r3, #0
 8019b86:	d101      	bne.n	8019b8c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8019b88:	4b39      	ldr	r3, [pc, #228]	@ (8019c70 <udp_bind+0xfc>)
 8019b8a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8019b8c:	68fb      	ldr	r3, [r7, #12]
 8019b8e:	2b00      	cmp	r3, #0
 8019b90:	d109      	bne.n	8019ba6 <udp_bind+0x32>
 8019b92:	4b38      	ldr	r3, [pc, #224]	@ (8019c74 <udp_bind+0x100>)
 8019b94:	f240 32b7 	movw	r2, #951	@ 0x3b7
 8019b98:	4937      	ldr	r1, [pc, #220]	@ (8019c78 <udp_bind+0x104>)
 8019b9a:	4838      	ldr	r0, [pc, #224]	@ (8019c7c <udp_bind+0x108>)
 8019b9c:	f004 fc1a 	bl	801e3d4 <iprintf>
 8019ba0:	f06f 030f 	mvn.w	r3, #15
 8019ba4:	e060      	b.n	8019c68 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8019ba6:	2300      	movs	r3, #0
 8019ba8:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8019baa:	4b35      	ldr	r3, [pc, #212]	@ (8019c80 <udp_bind+0x10c>)
 8019bac:	681b      	ldr	r3, [r3, #0]
 8019bae:	617b      	str	r3, [r7, #20]
 8019bb0:	e009      	b.n	8019bc6 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8019bb2:	68fa      	ldr	r2, [r7, #12]
 8019bb4:	697b      	ldr	r3, [r7, #20]
 8019bb6:	429a      	cmp	r2, r3
 8019bb8:	d102      	bne.n	8019bc0 <udp_bind+0x4c>
      rebind = 1;
 8019bba:	2301      	movs	r3, #1
 8019bbc:	74fb      	strb	r3, [r7, #19]
      break;
 8019bbe:	e005      	b.n	8019bcc <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8019bc0:	697b      	ldr	r3, [r7, #20]
 8019bc2:	68db      	ldr	r3, [r3, #12]
 8019bc4:	617b      	str	r3, [r7, #20]
 8019bc6:	697b      	ldr	r3, [r7, #20]
 8019bc8:	2b00      	cmp	r3, #0
 8019bca:	d1f2      	bne.n	8019bb2 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8019bcc:	88fb      	ldrh	r3, [r7, #6]
 8019bce:	2b00      	cmp	r3, #0
 8019bd0:	d109      	bne.n	8019be6 <udp_bind+0x72>
    port = udp_new_port();
 8019bd2:	f7ff fc35 	bl	8019440 <udp_new_port>
 8019bd6:	4603      	mov	r3, r0
 8019bd8:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8019bda:	88fb      	ldrh	r3, [r7, #6]
 8019bdc:	2b00      	cmp	r3, #0
 8019bde:	d12c      	bne.n	8019c3a <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8019be0:	f06f 0307 	mvn.w	r3, #7
 8019be4:	e040      	b.n	8019c68 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8019be6:	4b26      	ldr	r3, [pc, #152]	@ (8019c80 <udp_bind+0x10c>)
 8019be8:	681b      	ldr	r3, [r3, #0]
 8019bea:	617b      	str	r3, [r7, #20]
 8019bec:	e022      	b.n	8019c34 <udp_bind+0xc0>
      if (pcb != ipcb) {
 8019bee:	68fa      	ldr	r2, [r7, #12]
 8019bf0:	697b      	ldr	r3, [r7, #20]
 8019bf2:	429a      	cmp	r2, r3
 8019bf4:	d01b      	beq.n	8019c2e <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8019bf6:	697b      	ldr	r3, [r7, #20]
 8019bf8:	8a5b      	ldrh	r3, [r3, #18]
 8019bfa:	88fa      	ldrh	r2, [r7, #6]
 8019bfc:	429a      	cmp	r2, r3
 8019bfe:	d116      	bne.n	8019c2e <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8019c00:	697b      	ldr	r3, [r7, #20]
 8019c02:	681a      	ldr	r2, [r3, #0]
 8019c04:	68bb      	ldr	r3, [r7, #8]
 8019c06:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8019c08:	429a      	cmp	r2, r3
 8019c0a:	d00d      	beq.n	8019c28 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8019c0c:	68bb      	ldr	r3, [r7, #8]
 8019c0e:	2b00      	cmp	r3, #0
 8019c10:	d00a      	beq.n	8019c28 <udp_bind+0xb4>
 8019c12:	68bb      	ldr	r3, [r7, #8]
 8019c14:	681b      	ldr	r3, [r3, #0]
 8019c16:	2b00      	cmp	r3, #0
 8019c18:	d006      	beq.n	8019c28 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8019c1a:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8019c1c:	2b00      	cmp	r3, #0
 8019c1e:	d003      	beq.n	8019c28 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8019c20:	697b      	ldr	r3, [r7, #20]
 8019c22:	681b      	ldr	r3, [r3, #0]
 8019c24:	2b00      	cmp	r3, #0
 8019c26:	d102      	bne.n	8019c2e <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8019c28:	f06f 0307 	mvn.w	r3, #7
 8019c2c:	e01c      	b.n	8019c68 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8019c2e:	697b      	ldr	r3, [r7, #20]
 8019c30:	68db      	ldr	r3, [r3, #12]
 8019c32:	617b      	str	r3, [r7, #20]
 8019c34:	697b      	ldr	r3, [r7, #20]
 8019c36:	2b00      	cmp	r3, #0
 8019c38:	d1d9      	bne.n	8019bee <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8019c3a:	68bb      	ldr	r3, [r7, #8]
 8019c3c:	2b00      	cmp	r3, #0
 8019c3e:	d002      	beq.n	8019c46 <udp_bind+0xd2>
 8019c40:	68bb      	ldr	r3, [r7, #8]
 8019c42:	681b      	ldr	r3, [r3, #0]
 8019c44:	e000      	b.n	8019c48 <udp_bind+0xd4>
 8019c46:	2300      	movs	r3, #0
 8019c48:	68fa      	ldr	r2, [r7, #12]
 8019c4a:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8019c4c:	68fb      	ldr	r3, [r7, #12]
 8019c4e:	88fa      	ldrh	r2, [r7, #6]
 8019c50:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8019c52:	7cfb      	ldrb	r3, [r7, #19]
 8019c54:	2b00      	cmp	r3, #0
 8019c56:	d106      	bne.n	8019c66 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8019c58:	4b09      	ldr	r3, [pc, #36]	@ (8019c80 <udp_bind+0x10c>)
 8019c5a:	681a      	ldr	r2, [r3, #0]
 8019c5c:	68fb      	ldr	r3, [r7, #12]
 8019c5e:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8019c60:	4a07      	ldr	r2, [pc, #28]	@ (8019c80 <udp_bind+0x10c>)
 8019c62:	68fb      	ldr	r3, [r7, #12]
 8019c64:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8019c66:	2300      	movs	r3, #0
}
 8019c68:	4618      	mov	r0, r3
 8019c6a:	3718      	adds	r7, #24
 8019c6c:	46bd      	mov	sp, r7
 8019c6e:	bd80      	pop	{r7, pc}
 8019c70:	08024da0 	.word	0x08024da0
 8019c74:	080241e4 	.word	0x080241e4
 8019c78:	080244ac 	.word	0x080244ac
 8019c7c:	08024238 	.word	0x08024238
 8019c80:	2000f398 	.word	0x2000f398

08019c84 <udp_bind_netif>:
 *
 * @see udp_disconnect()
 */
void
udp_bind_netif(struct udp_pcb *pcb, const struct netif *netif)
{
 8019c84:	b480      	push	{r7}
 8019c86:	b083      	sub	sp, #12
 8019c88:	af00      	add	r7, sp, #0
 8019c8a:	6078      	str	r0, [r7, #4]
 8019c8c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif != NULL) {
 8019c8e:	683b      	ldr	r3, [r7, #0]
 8019c90:	2b00      	cmp	r3, #0
 8019c92:	d007      	beq.n	8019ca4 <udp_bind_netif+0x20>
    pcb->netif_idx = netif_get_index(netif);
 8019c94:	683b      	ldr	r3, [r7, #0]
 8019c96:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8019c9a:	3301      	adds	r3, #1
 8019c9c:	b2da      	uxtb	r2, r3
 8019c9e:	687b      	ldr	r3, [r7, #4]
 8019ca0:	721a      	strb	r2, [r3, #8]
  } else {
    pcb->netif_idx = NETIF_NO_INDEX;
  }
}
 8019ca2:	e002      	b.n	8019caa <udp_bind_netif+0x26>
    pcb->netif_idx = NETIF_NO_INDEX;
 8019ca4:	687b      	ldr	r3, [r7, #4]
 8019ca6:	2200      	movs	r2, #0
 8019ca8:	721a      	strb	r2, [r3, #8]
}
 8019caa:	bf00      	nop
 8019cac:	370c      	adds	r7, #12
 8019cae:	46bd      	mov	sp, r7
 8019cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019cb4:	4770      	bx	lr
	...

08019cb8 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8019cb8:	b580      	push	{r7, lr}
 8019cba:	b084      	sub	sp, #16
 8019cbc:	af00      	add	r7, sp, #0
 8019cbe:	60f8      	str	r0, [r7, #12]
 8019cc0:	60b9      	str	r1, [r7, #8]
 8019cc2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8019cc4:	68fb      	ldr	r3, [r7, #12]
 8019cc6:	2b00      	cmp	r3, #0
 8019cc8:	d107      	bne.n	8019cda <udp_recv+0x22>
 8019cca:	4b08      	ldr	r3, [pc, #32]	@ (8019cec <udp_recv+0x34>)
 8019ccc:	f240 428a 	movw	r2, #1162	@ 0x48a
 8019cd0:	4907      	ldr	r1, [pc, #28]	@ (8019cf0 <udp_recv+0x38>)
 8019cd2:	4808      	ldr	r0, [pc, #32]	@ (8019cf4 <udp_recv+0x3c>)
 8019cd4:	f004 fb7e 	bl	801e3d4 <iprintf>
 8019cd8:	e005      	b.n	8019ce6 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8019cda:	68fb      	ldr	r3, [r7, #12]
 8019cdc:	68ba      	ldr	r2, [r7, #8]
 8019cde:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8019ce0:	68fb      	ldr	r3, [r7, #12]
 8019ce2:	687a      	ldr	r2, [r7, #4]
 8019ce4:	61da      	str	r2, [r3, #28]
}
 8019ce6:	3710      	adds	r7, #16
 8019ce8:	46bd      	mov	sp, r7
 8019cea:	bd80      	pop	{r7, pc}
 8019cec:	080241e4 	.word	0x080241e4
 8019cf0:	08024518 	.word	0x08024518
 8019cf4:	08024238 	.word	0x08024238

08019cf8 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8019cf8:	b580      	push	{r7, lr}
 8019cfa:	b084      	sub	sp, #16
 8019cfc:	af00      	add	r7, sp, #0
 8019cfe:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8019d00:	687b      	ldr	r3, [r7, #4]
 8019d02:	2b00      	cmp	r3, #0
 8019d04:	d107      	bne.n	8019d16 <udp_remove+0x1e>
 8019d06:	4b19      	ldr	r3, [pc, #100]	@ (8019d6c <udp_remove+0x74>)
 8019d08:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 8019d0c:	4918      	ldr	r1, [pc, #96]	@ (8019d70 <udp_remove+0x78>)
 8019d0e:	4819      	ldr	r0, [pc, #100]	@ (8019d74 <udp_remove+0x7c>)
 8019d10:	f004 fb60 	bl	801e3d4 <iprintf>
 8019d14:	e026      	b.n	8019d64 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8019d16:	4b18      	ldr	r3, [pc, #96]	@ (8019d78 <udp_remove+0x80>)
 8019d18:	681b      	ldr	r3, [r3, #0]
 8019d1a:	687a      	ldr	r2, [r7, #4]
 8019d1c:	429a      	cmp	r2, r3
 8019d1e:	d105      	bne.n	8019d2c <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8019d20:	4b15      	ldr	r3, [pc, #84]	@ (8019d78 <udp_remove+0x80>)
 8019d22:	681b      	ldr	r3, [r3, #0]
 8019d24:	68db      	ldr	r3, [r3, #12]
 8019d26:	4a14      	ldr	r2, [pc, #80]	@ (8019d78 <udp_remove+0x80>)
 8019d28:	6013      	str	r3, [r2, #0]
 8019d2a:	e017      	b.n	8019d5c <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8019d2c:	4b12      	ldr	r3, [pc, #72]	@ (8019d78 <udp_remove+0x80>)
 8019d2e:	681b      	ldr	r3, [r3, #0]
 8019d30:	60fb      	str	r3, [r7, #12]
 8019d32:	e010      	b.n	8019d56 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8019d34:	68fb      	ldr	r3, [r7, #12]
 8019d36:	68db      	ldr	r3, [r3, #12]
 8019d38:	2b00      	cmp	r3, #0
 8019d3a:	d009      	beq.n	8019d50 <udp_remove+0x58>
 8019d3c:	68fb      	ldr	r3, [r7, #12]
 8019d3e:	68db      	ldr	r3, [r3, #12]
 8019d40:	687a      	ldr	r2, [r7, #4]
 8019d42:	429a      	cmp	r2, r3
 8019d44:	d104      	bne.n	8019d50 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8019d46:	687b      	ldr	r3, [r7, #4]
 8019d48:	68da      	ldr	r2, [r3, #12]
 8019d4a:	68fb      	ldr	r3, [r7, #12]
 8019d4c:	60da      	str	r2, [r3, #12]
        break;
 8019d4e:	e005      	b.n	8019d5c <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8019d50:	68fb      	ldr	r3, [r7, #12]
 8019d52:	68db      	ldr	r3, [r3, #12]
 8019d54:	60fb      	str	r3, [r7, #12]
 8019d56:	68fb      	ldr	r3, [r7, #12]
 8019d58:	2b00      	cmp	r3, #0
 8019d5a:	d1eb      	bne.n	8019d34 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8019d5c:	6879      	ldr	r1, [r7, #4]
 8019d5e:	2001      	movs	r0, #1
 8019d60:	f7f7 fcf4 	bl	801174c <memp_free>
}
 8019d64:	3710      	adds	r7, #16
 8019d66:	46bd      	mov	sp, r7
 8019d68:	bd80      	pop	{r7, pc}
 8019d6a:	bf00      	nop
 8019d6c:	080241e4 	.word	0x080241e4
 8019d70:	08024530 	.word	0x08024530
 8019d74:	08024238 	.word	0x08024238
 8019d78:	2000f398 	.word	0x2000f398

08019d7c <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8019d7c:	b580      	push	{r7, lr}
 8019d7e:	b082      	sub	sp, #8
 8019d80:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8019d82:	2001      	movs	r0, #1
 8019d84:	f7f7 fc6c 	bl	8011660 <memp_malloc>
 8019d88:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8019d8a:	687b      	ldr	r3, [r7, #4]
 8019d8c:	2b00      	cmp	r3, #0
 8019d8e:	d007      	beq.n	8019da0 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8019d90:	2220      	movs	r2, #32
 8019d92:	2100      	movs	r1, #0
 8019d94:	6878      	ldr	r0, [r7, #4]
 8019d96:	f004 fb59 	bl	801e44c <memset>
    pcb->ttl = UDP_TTL;
 8019d9a:	687b      	ldr	r3, [r7, #4]
 8019d9c:	22ff      	movs	r2, #255	@ 0xff
 8019d9e:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8019da0:	687b      	ldr	r3, [r7, #4]
}
 8019da2:	4618      	mov	r0, r3
 8019da4:	3708      	adds	r7, #8
 8019da6:	46bd      	mov	sp, r7
 8019da8:	bd80      	pop	{r7, pc}

08019daa <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 8019daa:	b580      	push	{r7, lr}
 8019dac:	b084      	sub	sp, #16
 8019dae:	af00      	add	r7, sp, #0
 8019db0:	4603      	mov	r3, r0
 8019db2:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 8019db4:	f7ff ffe2 	bl	8019d7c <udp_new>
 8019db8:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8019dba:	68fb      	ldr	r3, [r7, #12]
}
 8019dbc:	4618      	mov	r0, r3
 8019dbe:	3710      	adds	r7, #16
 8019dc0:	46bd      	mov	sp, r7
 8019dc2:	bd80      	pop	{r7, pc}

08019dc4 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8019dc4:	b480      	push	{r7}
 8019dc6:	b085      	sub	sp, #20
 8019dc8:	af00      	add	r7, sp, #0
 8019dca:	6078      	str	r0, [r7, #4]
 8019dcc:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8019dce:	687b      	ldr	r3, [r7, #4]
 8019dd0:	2b00      	cmp	r3, #0
 8019dd2:	d01e      	beq.n	8019e12 <udp_netif_ip_addr_changed+0x4e>
 8019dd4:	687b      	ldr	r3, [r7, #4]
 8019dd6:	681b      	ldr	r3, [r3, #0]
 8019dd8:	2b00      	cmp	r3, #0
 8019dda:	d01a      	beq.n	8019e12 <udp_netif_ip_addr_changed+0x4e>
 8019ddc:	683b      	ldr	r3, [r7, #0]
 8019dde:	2b00      	cmp	r3, #0
 8019de0:	d017      	beq.n	8019e12 <udp_netif_ip_addr_changed+0x4e>
 8019de2:	683b      	ldr	r3, [r7, #0]
 8019de4:	681b      	ldr	r3, [r3, #0]
 8019de6:	2b00      	cmp	r3, #0
 8019de8:	d013      	beq.n	8019e12 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8019dea:	4b0d      	ldr	r3, [pc, #52]	@ (8019e20 <udp_netif_ip_addr_changed+0x5c>)
 8019dec:	681b      	ldr	r3, [r3, #0]
 8019dee:	60fb      	str	r3, [r7, #12]
 8019df0:	e00c      	b.n	8019e0c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8019df2:	68fb      	ldr	r3, [r7, #12]
 8019df4:	681a      	ldr	r2, [r3, #0]
 8019df6:	687b      	ldr	r3, [r7, #4]
 8019df8:	681b      	ldr	r3, [r3, #0]
 8019dfa:	429a      	cmp	r2, r3
 8019dfc:	d103      	bne.n	8019e06 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8019dfe:	683b      	ldr	r3, [r7, #0]
 8019e00:	681a      	ldr	r2, [r3, #0]
 8019e02:	68fb      	ldr	r3, [r7, #12]
 8019e04:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8019e06:	68fb      	ldr	r3, [r7, #12]
 8019e08:	68db      	ldr	r3, [r3, #12]
 8019e0a:	60fb      	str	r3, [r7, #12]
 8019e0c:	68fb      	ldr	r3, [r7, #12]
 8019e0e:	2b00      	cmp	r3, #0
 8019e10:	d1ef      	bne.n	8019df2 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8019e12:	bf00      	nop
 8019e14:	3714      	adds	r7, #20
 8019e16:	46bd      	mov	sp, r7
 8019e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e1c:	4770      	bx	lr
 8019e1e:	bf00      	nop
 8019e20:	2000f398 	.word	0x2000f398

08019e24 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8019e24:	b580      	push	{r7, lr}
 8019e26:	b082      	sub	sp, #8
 8019e28:	af00      	add	r7, sp, #0
 8019e2a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8019e2c:	4915      	ldr	r1, [pc, #84]	@ (8019e84 <etharp_free_entry+0x60>)
 8019e2e:	687a      	ldr	r2, [r7, #4]
 8019e30:	4613      	mov	r3, r2
 8019e32:	005b      	lsls	r3, r3, #1
 8019e34:	4413      	add	r3, r2
 8019e36:	00db      	lsls	r3, r3, #3
 8019e38:	440b      	add	r3, r1
 8019e3a:	681b      	ldr	r3, [r3, #0]
 8019e3c:	2b00      	cmp	r3, #0
 8019e3e:	d013      	beq.n	8019e68 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8019e40:	4910      	ldr	r1, [pc, #64]	@ (8019e84 <etharp_free_entry+0x60>)
 8019e42:	687a      	ldr	r2, [r7, #4]
 8019e44:	4613      	mov	r3, r2
 8019e46:	005b      	lsls	r3, r3, #1
 8019e48:	4413      	add	r3, r2
 8019e4a:	00db      	lsls	r3, r3, #3
 8019e4c:	440b      	add	r3, r1
 8019e4e:	681b      	ldr	r3, [r3, #0]
 8019e50:	4618      	mov	r0, r3
 8019e52:	f7f8 fb8d 	bl	8012570 <pbuf_free>
    arp_table[i].q = NULL;
 8019e56:	490b      	ldr	r1, [pc, #44]	@ (8019e84 <etharp_free_entry+0x60>)
 8019e58:	687a      	ldr	r2, [r7, #4]
 8019e5a:	4613      	mov	r3, r2
 8019e5c:	005b      	lsls	r3, r3, #1
 8019e5e:	4413      	add	r3, r2
 8019e60:	00db      	lsls	r3, r3, #3
 8019e62:	440b      	add	r3, r1
 8019e64:	2200      	movs	r2, #0
 8019e66:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8019e68:	4906      	ldr	r1, [pc, #24]	@ (8019e84 <etharp_free_entry+0x60>)
 8019e6a:	687a      	ldr	r2, [r7, #4]
 8019e6c:	4613      	mov	r3, r2
 8019e6e:	005b      	lsls	r3, r3, #1
 8019e70:	4413      	add	r3, r2
 8019e72:	00db      	lsls	r3, r3, #3
 8019e74:	440b      	add	r3, r1
 8019e76:	3314      	adds	r3, #20
 8019e78:	2200      	movs	r2, #0
 8019e7a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8019e7c:	bf00      	nop
 8019e7e:	3708      	adds	r7, #8
 8019e80:	46bd      	mov	sp, r7
 8019e82:	bd80      	pop	{r7, pc}
 8019e84:	2000f39c 	.word	0x2000f39c

08019e88 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8019e88:	b580      	push	{r7, lr}
 8019e8a:	b082      	sub	sp, #8
 8019e8c:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8019e8e:	2300      	movs	r3, #0
 8019e90:	607b      	str	r3, [r7, #4]
 8019e92:	e096      	b.n	8019fc2 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8019e94:	494f      	ldr	r1, [pc, #316]	@ (8019fd4 <etharp_tmr+0x14c>)
 8019e96:	687a      	ldr	r2, [r7, #4]
 8019e98:	4613      	mov	r3, r2
 8019e9a:	005b      	lsls	r3, r3, #1
 8019e9c:	4413      	add	r3, r2
 8019e9e:	00db      	lsls	r3, r3, #3
 8019ea0:	440b      	add	r3, r1
 8019ea2:	3314      	adds	r3, #20
 8019ea4:	781b      	ldrb	r3, [r3, #0]
 8019ea6:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8019ea8:	78fb      	ldrb	r3, [r7, #3]
 8019eaa:	2b00      	cmp	r3, #0
 8019eac:	f000 8086 	beq.w	8019fbc <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8019eb0:	4948      	ldr	r1, [pc, #288]	@ (8019fd4 <etharp_tmr+0x14c>)
 8019eb2:	687a      	ldr	r2, [r7, #4]
 8019eb4:	4613      	mov	r3, r2
 8019eb6:	005b      	lsls	r3, r3, #1
 8019eb8:	4413      	add	r3, r2
 8019eba:	00db      	lsls	r3, r3, #3
 8019ebc:	440b      	add	r3, r1
 8019ebe:	3312      	adds	r3, #18
 8019ec0:	881b      	ldrh	r3, [r3, #0]
 8019ec2:	3301      	adds	r3, #1
 8019ec4:	b298      	uxth	r0, r3
 8019ec6:	4943      	ldr	r1, [pc, #268]	@ (8019fd4 <etharp_tmr+0x14c>)
 8019ec8:	687a      	ldr	r2, [r7, #4]
 8019eca:	4613      	mov	r3, r2
 8019ecc:	005b      	lsls	r3, r3, #1
 8019ece:	4413      	add	r3, r2
 8019ed0:	00db      	lsls	r3, r3, #3
 8019ed2:	440b      	add	r3, r1
 8019ed4:	3312      	adds	r3, #18
 8019ed6:	4602      	mov	r2, r0
 8019ed8:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8019eda:	493e      	ldr	r1, [pc, #248]	@ (8019fd4 <etharp_tmr+0x14c>)
 8019edc:	687a      	ldr	r2, [r7, #4]
 8019ede:	4613      	mov	r3, r2
 8019ee0:	005b      	lsls	r3, r3, #1
 8019ee2:	4413      	add	r3, r2
 8019ee4:	00db      	lsls	r3, r3, #3
 8019ee6:	440b      	add	r3, r1
 8019ee8:	3312      	adds	r3, #18
 8019eea:	881b      	ldrh	r3, [r3, #0]
 8019eec:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8019ef0:	d215      	bcs.n	8019f1e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8019ef2:	4938      	ldr	r1, [pc, #224]	@ (8019fd4 <etharp_tmr+0x14c>)
 8019ef4:	687a      	ldr	r2, [r7, #4]
 8019ef6:	4613      	mov	r3, r2
 8019ef8:	005b      	lsls	r3, r3, #1
 8019efa:	4413      	add	r3, r2
 8019efc:	00db      	lsls	r3, r3, #3
 8019efe:	440b      	add	r3, r1
 8019f00:	3314      	adds	r3, #20
 8019f02:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8019f04:	2b01      	cmp	r3, #1
 8019f06:	d10e      	bne.n	8019f26 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8019f08:	4932      	ldr	r1, [pc, #200]	@ (8019fd4 <etharp_tmr+0x14c>)
 8019f0a:	687a      	ldr	r2, [r7, #4]
 8019f0c:	4613      	mov	r3, r2
 8019f0e:	005b      	lsls	r3, r3, #1
 8019f10:	4413      	add	r3, r2
 8019f12:	00db      	lsls	r3, r3, #3
 8019f14:	440b      	add	r3, r1
 8019f16:	3312      	adds	r3, #18
 8019f18:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8019f1a:	2b04      	cmp	r3, #4
 8019f1c:	d903      	bls.n	8019f26 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8019f1e:	6878      	ldr	r0, [r7, #4]
 8019f20:	f7ff ff80 	bl	8019e24 <etharp_free_entry>
 8019f24:	e04a      	b.n	8019fbc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8019f26:	492b      	ldr	r1, [pc, #172]	@ (8019fd4 <etharp_tmr+0x14c>)
 8019f28:	687a      	ldr	r2, [r7, #4]
 8019f2a:	4613      	mov	r3, r2
 8019f2c:	005b      	lsls	r3, r3, #1
 8019f2e:	4413      	add	r3, r2
 8019f30:	00db      	lsls	r3, r3, #3
 8019f32:	440b      	add	r3, r1
 8019f34:	3314      	adds	r3, #20
 8019f36:	781b      	ldrb	r3, [r3, #0]
 8019f38:	2b03      	cmp	r3, #3
 8019f3a:	d10a      	bne.n	8019f52 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8019f3c:	4925      	ldr	r1, [pc, #148]	@ (8019fd4 <etharp_tmr+0x14c>)
 8019f3e:	687a      	ldr	r2, [r7, #4]
 8019f40:	4613      	mov	r3, r2
 8019f42:	005b      	lsls	r3, r3, #1
 8019f44:	4413      	add	r3, r2
 8019f46:	00db      	lsls	r3, r3, #3
 8019f48:	440b      	add	r3, r1
 8019f4a:	3314      	adds	r3, #20
 8019f4c:	2204      	movs	r2, #4
 8019f4e:	701a      	strb	r2, [r3, #0]
 8019f50:	e034      	b.n	8019fbc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8019f52:	4920      	ldr	r1, [pc, #128]	@ (8019fd4 <etharp_tmr+0x14c>)
 8019f54:	687a      	ldr	r2, [r7, #4]
 8019f56:	4613      	mov	r3, r2
 8019f58:	005b      	lsls	r3, r3, #1
 8019f5a:	4413      	add	r3, r2
 8019f5c:	00db      	lsls	r3, r3, #3
 8019f5e:	440b      	add	r3, r1
 8019f60:	3314      	adds	r3, #20
 8019f62:	781b      	ldrb	r3, [r3, #0]
 8019f64:	2b04      	cmp	r3, #4
 8019f66:	d10a      	bne.n	8019f7e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8019f68:	491a      	ldr	r1, [pc, #104]	@ (8019fd4 <etharp_tmr+0x14c>)
 8019f6a:	687a      	ldr	r2, [r7, #4]
 8019f6c:	4613      	mov	r3, r2
 8019f6e:	005b      	lsls	r3, r3, #1
 8019f70:	4413      	add	r3, r2
 8019f72:	00db      	lsls	r3, r3, #3
 8019f74:	440b      	add	r3, r1
 8019f76:	3314      	adds	r3, #20
 8019f78:	2202      	movs	r2, #2
 8019f7a:	701a      	strb	r2, [r3, #0]
 8019f7c:	e01e      	b.n	8019fbc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8019f7e:	4915      	ldr	r1, [pc, #84]	@ (8019fd4 <etharp_tmr+0x14c>)
 8019f80:	687a      	ldr	r2, [r7, #4]
 8019f82:	4613      	mov	r3, r2
 8019f84:	005b      	lsls	r3, r3, #1
 8019f86:	4413      	add	r3, r2
 8019f88:	00db      	lsls	r3, r3, #3
 8019f8a:	440b      	add	r3, r1
 8019f8c:	3314      	adds	r3, #20
 8019f8e:	781b      	ldrb	r3, [r3, #0]
 8019f90:	2b01      	cmp	r3, #1
 8019f92:	d113      	bne.n	8019fbc <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8019f94:	490f      	ldr	r1, [pc, #60]	@ (8019fd4 <etharp_tmr+0x14c>)
 8019f96:	687a      	ldr	r2, [r7, #4]
 8019f98:	4613      	mov	r3, r2
 8019f9a:	005b      	lsls	r3, r3, #1
 8019f9c:	4413      	add	r3, r2
 8019f9e:	00db      	lsls	r3, r3, #3
 8019fa0:	440b      	add	r3, r1
 8019fa2:	3308      	adds	r3, #8
 8019fa4:	6818      	ldr	r0, [r3, #0]
 8019fa6:	687a      	ldr	r2, [r7, #4]
 8019fa8:	4613      	mov	r3, r2
 8019faa:	005b      	lsls	r3, r3, #1
 8019fac:	4413      	add	r3, r2
 8019fae:	00db      	lsls	r3, r3, #3
 8019fb0:	4a08      	ldr	r2, [pc, #32]	@ (8019fd4 <etharp_tmr+0x14c>)
 8019fb2:	4413      	add	r3, r2
 8019fb4:	3304      	adds	r3, #4
 8019fb6:	4619      	mov	r1, r3
 8019fb8:	f000 fe6e 	bl	801ac98 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8019fbc:	687b      	ldr	r3, [r7, #4]
 8019fbe:	3301      	adds	r3, #1
 8019fc0:	607b      	str	r3, [r7, #4]
 8019fc2:	687b      	ldr	r3, [r7, #4]
 8019fc4:	2b09      	cmp	r3, #9
 8019fc6:	f77f af65 	ble.w	8019e94 <etharp_tmr+0xc>
      }
    }
  }
}
 8019fca:	bf00      	nop
 8019fcc:	bf00      	nop
 8019fce:	3708      	adds	r7, #8
 8019fd0:	46bd      	mov	sp, r7
 8019fd2:	bd80      	pop	{r7, pc}
 8019fd4:	2000f39c 	.word	0x2000f39c

08019fd8 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8019fd8:	b580      	push	{r7, lr}
 8019fda:	b08a      	sub	sp, #40	@ 0x28
 8019fdc:	af00      	add	r7, sp, #0
 8019fde:	60f8      	str	r0, [r7, #12]
 8019fe0:	460b      	mov	r3, r1
 8019fe2:	607a      	str	r2, [r7, #4]
 8019fe4:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8019fe6:	230a      	movs	r3, #10
 8019fe8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8019fea:	230a      	movs	r3, #10
 8019fec:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8019fee:	230a      	movs	r3, #10
 8019ff0:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 8019ff2:	2300      	movs	r3, #0
 8019ff4:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8019ff6:	230a      	movs	r3, #10
 8019ff8:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8019ffa:	2300      	movs	r3, #0
 8019ffc:	83bb      	strh	r3, [r7, #28]
 8019ffe:	2300      	movs	r3, #0
 801a000:	837b      	strh	r3, [r7, #26]
 801a002:	2300      	movs	r3, #0
 801a004:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a006:	2300      	movs	r3, #0
 801a008:	843b      	strh	r3, [r7, #32]
 801a00a:	e0ae      	b.n	801a16a <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801a00c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a010:	49a6      	ldr	r1, [pc, #664]	@ (801a2ac <etharp_find_entry+0x2d4>)
 801a012:	4613      	mov	r3, r2
 801a014:	005b      	lsls	r3, r3, #1
 801a016:	4413      	add	r3, r2
 801a018:	00db      	lsls	r3, r3, #3
 801a01a:	440b      	add	r3, r1
 801a01c:	3314      	adds	r3, #20
 801a01e:	781b      	ldrb	r3, [r3, #0]
 801a020:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801a022:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801a026:	2b0a      	cmp	r3, #10
 801a028:	d105      	bne.n	801a036 <etharp_find_entry+0x5e>
 801a02a:	7dfb      	ldrb	r3, [r7, #23]
 801a02c:	2b00      	cmp	r3, #0
 801a02e:	d102      	bne.n	801a036 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801a030:	8c3b      	ldrh	r3, [r7, #32]
 801a032:	847b      	strh	r3, [r7, #34]	@ 0x22
 801a034:	e095      	b.n	801a162 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801a036:	7dfb      	ldrb	r3, [r7, #23]
 801a038:	2b00      	cmp	r3, #0
 801a03a:	f000 8092 	beq.w	801a162 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801a03e:	7dfb      	ldrb	r3, [r7, #23]
 801a040:	2b01      	cmp	r3, #1
 801a042:	d009      	beq.n	801a058 <etharp_find_entry+0x80>
 801a044:	7dfb      	ldrb	r3, [r7, #23]
 801a046:	2b01      	cmp	r3, #1
 801a048:	d806      	bhi.n	801a058 <etharp_find_entry+0x80>
 801a04a:	4b99      	ldr	r3, [pc, #612]	@ (801a2b0 <etharp_find_entry+0x2d8>)
 801a04c:	f240 1223 	movw	r2, #291	@ 0x123
 801a050:	4998      	ldr	r1, [pc, #608]	@ (801a2b4 <etharp_find_entry+0x2dc>)
 801a052:	4899      	ldr	r0, [pc, #612]	@ (801a2b8 <etharp_find_entry+0x2e0>)
 801a054:	f004 f9be 	bl	801e3d4 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801a058:	68fb      	ldr	r3, [r7, #12]
 801a05a:	2b00      	cmp	r3, #0
 801a05c:	d020      	beq.n	801a0a0 <etharp_find_entry+0xc8>
 801a05e:	68fb      	ldr	r3, [r7, #12]
 801a060:	6819      	ldr	r1, [r3, #0]
 801a062:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a066:	4891      	ldr	r0, [pc, #580]	@ (801a2ac <etharp_find_entry+0x2d4>)
 801a068:	4613      	mov	r3, r2
 801a06a:	005b      	lsls	r3, r3, #1
 801a06c:	4413      	add	r3, r2
 801a06e:	00db      	lsls	r3, r3, #3
 801a070:	4403      	add	r3, r0
 801a072:	3304      	adds	r3, #4
 801a074:	681b      	ldr	r3, [r3, #0]
 801a076:	4299      	cmp	r1, r3
 801a078:	d112      	bne.n	801a0a0 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801a07a:	687b      	ldr	r3, [r7, #4]
 801a07c:	2b00      	cmp	r3, #0
 801a07e:	d00c      	beq.n	801a09a <etharp_find_entry+0xc2>
 801a080:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a084:	4989      	ldr	r1, [pc, #548]	@ (801a2ac <etharp_find_entry+0x2d4>)
 801a086:	4613      	mov	r3, r2
 801a088:	005b      	lsls	r3, r3, #1
 801a08a:	4413      	add	r3, r2
 801a08c:	00db      	lsls	r3, r3, #3
 801a08e:	440b      	add	r3, r1
 801a090:	3308      	adds	r3, #8
 801a092:	681b      	ldr	r3, [r3, #0]
 801a094:	687a      	ldr	r2, [r7, #4]
 801a096:	429a      	cmp	r2, r3
 801a098:	d102      	bne.n	801a0a0 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801a09a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a09e:	e100      	b.n	801a2a2 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801a0a0:	7dfb      	ldrb	r3, [r7, #23]
 801a0a2:	2b01      	cmp	r3, #1
 801a0a4:	d140      	bne.n	801a128 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801a0a6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a0aa:	4980      	ldr	r1, [pc, #512]	@ (801a2ac <etharp_find_entry+0x2d4>)
 801a0ac:	4613      	mov	r3, r2
 801a0ae:	005b      	lsls	r3, r3, #1
 801a0b0:	4413      	add	r3, r2
 801a0b2:	00db      	lsls	r3, r3, #3
 801a0b4:	440b      	add	r3, r1
 801a0b6:	681b      	ldr	r3, [r3, #0]
 801a0b8:	2b00      	cmp	r3, #0
 801a0ba:	d01a      	beq.n	801a0f2 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801a0bc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a0c0:	497a      	ldr	r1, [pc, #488]	@ (801a2ac <etharp_find_entry+0x2d4>)
 801a0c2:	4613      	mov	r3, r2
 801a0c4:	005b      	lsls	r3, r3, #1
 801a0c6:	4413      	add	r3, r2
 801a0c8:	00db      	lsls	r3, r3, #3
 801a0ca:	440b      	add	r3, r1
 801a0cc:	3312      	adds	r3, #18
 801a0ce:	881b      	ldrh	r3, [r3, #0]
 801a0d0:	8bba      	ldrh	r2, [r7, #28]
 801a0d2:	429a      	cmp	r2, r3
 801a0d4:	d845      	bhi.n	801a162 <etharp_find_entry+0x18a>
            old_queue = i;
 801a0d6:	8c3b      	ldrh	r3, [r7, #32]
 801a0d8:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801a0da:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a0de:	4973      	ldr	r1, [pc, #460]	@ (801a2ac <etharp_find_entry+0x2d4>)
 801a0e0:	4613      	mov	r3, r2
 801a0e2:	005b      	lsls	r3, r3, #1
 801a0e4:	4413      	add	r3, r2
 801a0e6:	00db      	lsls	r3, r3, #3
 801a0e8:	440b      	add	r3, r1
 801a0ea:	3312      	adds	r3, #18
 801a0ec:	881b      	ldrh	r3, [r3, #0]
 801a0ee:	83bb      	strh	r3, [r7, #28]
 801a0f0:	e037      	b.n	801a162 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801a0f2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a0f6:	496d      	ldr	r1, [pc, #436]	@ (801a2ac <etharp_find_entry+0x2d4>)
 801a0f8:	4613      	mov	r3, r2
 801a0fa:	005b      	lsls	r3, r3, #1
 801a0fc:	4413      	add	r3, r2
 801a0fe:	00db      	lsls	r3, r3, #3
 801a100:	440b      	add	r3, r1
 801a102:	3312      	adds	r3, #18
 801a104:	881b      	ldrh	r3, [r3, #0]
 801a106:	8b7a      	ldrh	r2, [r7, #26]
 801a108:	429a      	cmp	r2, r3
 801a10a:	d82a      	bhi.n	801a162 <etharp_find_entry+0x18a>
            old_pending = i;
 801a10c:	8c3b      	ldrh	r3, [r7, #32]
 801a10e:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801a110:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a114:	4965      	ldr	r1, [pc, #404]	@ (801a2ac <etharp_find_entry+0x2d4>)
 801a116:	4613      	mov	r3, r2
 801a118:	005b      	lsls	r3, r3, #1
 801a11a:	4413      	add	r3, r2
 801a11c:	00db      	lsls	r3, r3, #3
 801a11e:	440b      	add	r3, r1
 801a120:	3312      	adds	r3, #18
 801a122:	881b      	ldrh	r3, [r3, #0]
 801a124:	837b      	strh	r3, [r7, #26]
 801a126:	e01c      	b.n	801a162 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801a128:	7dfb      	ldrb	r3, [r7, #23]
 801a12a:	2b01      	cmp	r3, #1
 801a12c:	d919      	bls.n	801a162 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801a12e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a132:	495e      	ldr	r1, [pc, #376]	@ (801a2ac <etharp_find_entry+0x2d4>)
 801a134:	4613      	mov	r3, r2
 801a136:	005b      	lsls	r3, r3, #1
 801a138:	4413      	add	r3, r2
 801a13a:	00db      	lsls	r3, r3, #3
 801a13c:	440b      	add	r3, r1
 801a13e:	3312      	adds	r3, #18
 801a140:	881b      	ldrh	r3, [r3, #0]
 801a142:	8b3a      	ldrh	r2, [r7, #24]
 801a144:	429a      	cmp	r2, r3
 801a146:	d80c      	bhi.n	801a162 <etharp_find_entry+0x18a>
            old_stable = i;
 801a148:	8c3b      	ldrh	r3, [r7, #32]
 801a14a:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801a14c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a150:	4956      	ldr	r1, [pc, #344]	@ (801a2ac <etharp_find_entry+0x2d4>)
 801a152:	4613      	mov	r3, r2
 801a154:	005b      	lsls	r3, r3, #1
 801a156:	4413      	add	r3, r2
 801a158:	00db      	lsls	r3, r3, #3
 801a15a:	440b      	add	r3, r1
 801a15c:	3312      	adds	r3, #18
 801a15e:	881b      	ldrh	r3, [r3, #0]
 801a160:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a162:	8c3b      	ldrh	r3, [r7, #32]
 801a164:	3301      	adds	r3, #1
 801a166:	b29b      	uxth	r3, r3
 801a168:	843b      	strh	r3, [r7, #32]
 801a16a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a16e:	2b09      	cmp	r3, #9
 801a170:	f77f af4c 	ble.w	801a00c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801a174:	7afb      	ldrb	r3, [r7, #11]
 801a176:	f003 0302 	and.w	r3, r3, #2
 801a17a:	2b00      	cmp	r3, #0
 801a17c:	d108      	bne.n	801a190 <etharp_find_entry+0x1b8>
 801a17e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801a182:	2b0a      	cmp	r3, #10
 801a184:	d107      	bne.n	801a196 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801a186:	7afb      	ldrb	r3, [r7, #11]
 801a188:	f003 0301 	and.w	r3, r3, #1
 801a18c:	2b00      	cmp	r3, #0
 801a18e:	d102      	bne.n	801a196 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801a190:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801a194:	e085      	b.n	801a2a2 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801a196:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801a19a:	2b09      	cmp	r3, #9
 801a19c:	dc02      	bgt.n	801a1a4 <etharp_find_entry+0x1cc>
    i = empty;
 801a19e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801a1a0:	843b      	strh	r3, [r7, #32]
 801a1a2:	e039      	b.n	801a218 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801a1a4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801a1a8:	2b09      	cmp	r3, #9
 801a1aa:	dc14      	bgt.n	801a1d6 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801a1ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801a1ae:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801a1b0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a1b4:	493d      	ldr	r1, [pc, #244]	@ (801a2ac <etharp_find_entry+0x2d4>)
 801a1b6:	4613      	mov	r3, r2
 801a1b8:	005b      	lsls	r3, r3, #1
 801a1ba:	4413      	add	r3, r2
 801a1bc:	00db      	lsls	r3, r3, #3
 801a1be:	440b      	add	r3, r1
 801a1c0:	681b      	ldr	r3, [r3, #0]
 801a1c2:	2b00      	cmp	r3, #0
 801a1c4:	d018      	beq.n	801a1f8 <etharp_find_entry+0x220>
 801a1c6:	4b3a      	ldr	r3, [pc, #232]	@ (801a2b0 <etharp_find_entry+0x2d8>)
 801a1c8:	f240 126d 	movw	r2, #365	@ 0x16d
 801a1cc:	493b      	ldr	r1, [pc, #236]	@ (801a2bc <etharp_find_entry+0x2e4>)
 801a1ce:	483a      	ldr	r0, [pc, #232]	@ (801a2b8 <etharp_find_entry+0x2e0>)
 801a1d0:	f004 f900 	bl	801e3d4 <iprintf>
 801a1d4:	e010      	b.n	801a1f8 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801a1d6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801a1da:	2b09      	cmp	r3, #9
 801a1dc:	dc02      	bgt.n	801a1e4 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801a1de:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801a1e0:	843b      	strh	r3, [r7, #32]
 801a1e2:	e009      	b.n	801a1f8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801a1e4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801a1e8:	2b09      	cmp	r3, #9
 801a1ea:	dc02      	bgt.n	801a1f2 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801a1ec:	8bfb      	ldrh	r3, [r7, #30]
 801a1ee:	843b      	strh	r3, [r7, #32]
 801a1f0:	e002      	b.n	801a1f8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801a1f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801a1f6:	e054      	b.n	801a2a2 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801a1f8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a1fc:	2b09      	cmp	r3, #9
 801a1fe:	dd06      	ble.n	801a20e <etharp_find_entry+0x236>
 801a200:	4b2b      	ldr	r3, [pc, #172]	@ (801a2b0 <etharp_find_entry+0x2d8>)
 801a202:	f240 127f 	movw	r2, #383	@ 0x17f
 801a206:	492e      	ldr	r1, [pc, #184]	@ (801a2c0 <etharp_find_entry+0x2e8>)
 801a208:	482b      	ldr	r0, [pc, #172]	@ (801a2b8 <etharp_find_entry+0x2e0>)
 801a20a:	f004 f8e3 	bl	801e3d4 <iprintf>
    etharp_free_entry(i);
 801a20e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a212:	4618      	mov	r0, r3
 801a214:	f7ff fe06 	bl	8019e24 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801a218:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a21c:	2b09      	cmp	r3, #9
 801a21e:	dd06      	ble.n	801a22e <etharp_find_entry+0x256>
 801a220:	4b23      	ldr	r3, [pc, #140]	@ (801a2b0 <etharp_find_entry+0x2d8>)
 801a222:	f240 1283 	movw	r2, #387	@ 0x183
 801a226:	4926      	ldr	r1, [pc, #152]	@ (801a2c0 <etharp_find_entry+0x2e8>)
 801a228:	4823      	ldr	r0, [pc, #140]	@ (801a2b8 <etharp_find_entry+0x2e0>)
 801a22a:	f004 f8d3 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801a22e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a232:	491e      	ldr	r1, [pc, #120]	@ (801a2ac <etharp_find_entry+0x2d4>)
 801a234:	4613      	mov	r3, r2
 801a236:	005b      	lsls	r3, r3, #1
 801a238:	4413      	add	r3, r2
 801a23a:	00db      	lsls	r3, r3, #3
 801a23c:	440b      	add	r3, r1
 801a23e:	3314      	adds	r3, #20
 801a240:	781b      	ldrb	r3, [r3, #0]
 801a242:	2b00      	cmp	r3, #0
 801a244:	d006      	beq.n	801a254 <etharp_find_entry+0x27c>
 801a246:	4b1a      	ldr	r3, [pc, #104]	@ (801a2b0 <etharp_find_entry+0x2d8>)
 801a248:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801a24c:	491d      	ldr	r1, [pc, #116]	@ (801a2c4 <etharp_find_entry+0x2ec>)
 801a24e:	481a      	ldr	r0, [pc, #104]	@ (801a2b8 <etharp_find_entry+0x2e0>)
 801a250:	f004 f8c0 	bl	801e3d4 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801a254:	68fb      	ldr	r3, [r7, #12]
 801a256:	2b00      	cmp	r3, #0
 801a258:	d00b      	beq.n	801a272 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801a25a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a25e:	68fb      	ldr	r3, [r7, #12]
 801a260:	6819      	ldr	r1, [r3, #0]
 801a262:	4812      	ldr	r0, [pc, #72]	@ (801a2ac <etharp_find_entry+0x2d4>)
 801a264:	4613      	mov	r3, r2
 801a266:	005b      	lsls	r3, r3, #1
 801a268:	4413      	add	r3, r2
 801a26a:	00db      	lsls	r3, r3, #3
 801a26c:	4403      	add	r3, r0
 801a26e:	3304      	adds	r3, #4
 801a270:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801a272:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a276:	490d      	ldr	r1, [pc, #52]	@ (801a2ac <etharp_find_entry+0x2d4>)
 801a278:	4613      	mov	r3, r2
 801a27a:	005b      	lsls	r3, r3, #1
 801a27c:	4413      	add	r3, r2
 801a27e:	00db      	lsls	r3, r3, #3
 801a280:	440b      	add	r3, r1
 801a282:	3312      	adds	r3, #18
 801a284:	2200      	movs	r2, #0
 801a286:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801a288:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a28c:	4907      	ldr	r1, [pc, #28]	@ (801a2ac <etharp_find_entry+0x2d4>)
 801a28e:	4613      	mov	r3, r2
 801a290:	005b      	lsls	r3, r3, #1
 801a292:	4413      	add	r3, r2
 801a294:	00db      	lsls	r3, r3, #3
 801a296:	440b      	add	r3, r1
 801a298:	3308      	adds	r3, #8
 801a29a:	687a      	ldr	r2, [r7, #4]
 801a29c:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801a29e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801a2a2:	4618      	mov	r0, r3
 801a2a4:	3728      	adds	r7, #40	@ 0x28
 801a2a6:	46bd      	mov	sp, r7
 801a2a8:	bd80      	pop	{r7, pc}
 801a2aa:	bf00      	nop
 801a2ac:	2000f39c 	.word	0x2000f39c
 801a2b0:	08024548 	.word	0x08024548
 801a2b4:	08024580 	.word	0x08024580
 801a2b8:	080245c0 	.word	0x080245c0
 801a2bc:	080245e8 	.word	0x080245e8
 801a2c0:	08024600 	.word	0x08024600
 801a2c4:	08024614 	.word	0x08024614

0801a2c8 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801a2c8:	b580      	push	{r7, lr}
 801a2ca:	b088      	sub	sp, #32
 801a2cc:	af02      	add	r7, sp, #8
 801a2ce:	60f8      	str	r0, [r7, #12]
 801a2d0:	60b9      	str	r1, [r7, #8]
 801a2d2:	607a      	str	r2, [r7, #4]
 801a2d4:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801a2d6:	68fb      	ldr	r3, [r7, #12]
 801a2d8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801a2dc:	2b06      	cmp	r3, #6
 801a2de:	d006      	beq.n	801a2ee <etharp_update_arp_entry+0x26>
 801a2e0:	4b48      	ldr	r3, [pc, #288]	@ (801a404 <etharp_update_arp_entry+0x13c>)
 801a2e2:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801a2e6:	4948      	ldr	r1, [pc, #288]	@ (801a408 <etharp_update_arp_entry+0x140>)
 801a2e8:	4848      	ldr	r0, [pc, #288]	@ (801a40c <etharp_update_arp_entry+0x144>)
 801a2ea:	f004 f873 	bl	801e3d4 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801a2ee:	68bb      	ldr	r3, [r7, #8]
 801a2f0:	2b00      	cmp	r3, #0
 801a2f2:	d012      	beq.n	801a31a <etharp_update_arp_entry+0x52>
 801a2f4:	68bb      	ldr	r3, [r7, #8]
 801a2f6:	681b      	ldr	r3, [r3, #0]
 801a2f8:	2b00      	cmp	r3, #0
 801a2fa:	d00e      	beq.n	801a31a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801a2fc:	68bb      	ldr	r3, [r7, #8]
 801a2fe:	681b      	ldr	r3, [r3, #0]
 801a300:	68f9      	ldr	r1, [r7, #12]
 801a302:	4618      	mov	r0, r3
 801a304:	f001 f90a 	bl	801b51c <ip4_addr_isbroadcast_u32>
 801a308:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801a30a:	2b00      	cmp	r3, #0
 801a30c:	d105      	bne.n	801a31a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801a30e:	68bb      	ldr	r3, [r7, #8]
 801a310:	681b      	ldr	r3, [r3, #0]
 801a312:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801a316:	2be0      	cmp	r3, #224	@ 0xe0
 801a318:	d102      	bne.n	801a320 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801a31a:	f06f 030f 	mvn.w	r3, #15
 801a31e:	e06c      	b.n	801a3fa <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801a320:	78fb      	ldrb	r3, [r7, #3]
 801a322:	68fa      	ldr	r2, [r7, #12]
 801a324:	4619      	mov	r1, r3
 801a326:	68b8      	ldr	r0, [r7, #8]
 801a328:	f7ff fe56 	bl	8019fd8 <etharp_find_entry>
 801a32c:	4603      	mov	r3, r0
 801a32e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801a330:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801a334:	2b00      	cmp	r3, #0
 801a336:	da02      	bge.n	801a33e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801a338:	8afb      	ldrh	r3, [r7, #22]
 801a33a:	b25b      	sxtb	r3, r3
 801a33c:	e05d      	b.n	801a3fa <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801a33e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a342:	4933      	ldr	r1, [pc, #204]	@ (801a410 <etharp_update_arp_entry+0x148>)
 801a344:	4613      	mov	r3, r2
 801a346:	005b      	lsls	r3, r3, #1
 801a348:	4413      	add	r3, r2
 801a34a:	00db      	lsls	r3, r3, #3
 801a34c:	440b      	add	r3, r1
 801a34e:	3314      	adds	r3, #20
 801a350:	2202      	movs	r2, #2
 801a352:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801a354:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a358:	492d      	ldr	r1, [pc, #180]	@ (801a410 <etharp_update_arp_entry+0x148>)
 801a35a:	4613      	mov	r3, r2
 801a35c:	005b      	lsls	r3, r3, #1
 801a35e:	4413      	add	r3, r2
 801a360:	00db      	lsls	r3, r3, #3
 801a362:	440b      	add	r3, r1
 801a364:	3308      	adds	r3, #8
 801a366:	68fa      	ldr	r2, [r7, #12]
 801a368:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801a36a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a36e:	4613      	mov	r3, r2
 801a370:	005b      	lsls	r3, r3, #1
 801a372:	4413      	add	r3, r2
 801a374:	00db      	lsls	r3, r3, #3
 801a376:	3308      	adds	r3, #8
 801a378:	4a25      	ldr	r2, [pc, #148]	@ (801a410 <etharp_update_arp_entry+0x148>)
 801a37a:	4413      	add	r3, r2
 801a37c:	3304      	adds	r3, #4
 801a37e:	2206      	movs	r2, #6
 801a380:	6879      	ldr	r1, [r7, #4]
 801a382:	4618      	mov	r0, r3
 801a384:	f004 f922 	bl	801e5cc <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801a388:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a38c:	4920      	ldr	r1, [pc, #128]	@ (801a410 <etharp_update_arp_entry+0x148>)
 801a38e:	4613      	mov	r3, r2
 801a390:	005b      	lsls	r3, r3, #1
 801a392:	4413      	add	r3, r2
 801a394:	00db      	lsls	r3, r3, #3
 801a396:	440b      	add	r3, r1
 801a398:	3312      	adds	r3, #18
 801a39a:	2200      	movs	r2, #0
 801a39c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801a39e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a3a2:	491b      	ldr	r1, [pc, #108]	@ (801a410 <etharp_update_arp_entry+0x148>)
 801a3a4:	4613      	mov	r3, r2
 801a3a6:	005b      	lsls	r3, r3, #1
 801a3a8:	4413      	add	r3, r2
 801a3aa:	00db      	lsls	r3, r3, #3
 801a3ac:	440b      	add	r3, r1
 801a3ae:	681b      	ldr	r3, [r3, #0]
 801a3b0:	2b00      	cmp	r3, #0
 801a3b2:	d021      	beq.n	801a3f8 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801a3b4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a3b8:	4915      	ldr	r1, [pc, #84]	@ (801a410 <etharp_update_arp_entry+0x148>)
 801a3ba:	4613      	mov	r3, r2
 801a3bc:	005b      	lsls	r3, r3, #1
 801a3be:	4413      	add	r3, r2
 801a3c0:	00db      	lsls	r3, r3, #3
 801a3c2:	440b      	add	r3, r1
 801a3c4:	681b      	ldr	r3, [r3, #0]
 801a3c6:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801a3c8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a3cc:	4910      	ldr	r1, [pc, #64]	@ (801a410 <etharp_update_arp_entry+0x148>)
 801a3ce:	4613      	mov	r3, r2
 801a3d0:	005b      	lsls	r3, r3, #1
 801a3d2:	4413      	add	r3, r2
 801a3d4:	00db      	lsls	r3, r3, #3
 801a3d6:	440b      	add	r3, r1
 801a3d8:	2200      	movs	r2, #0
 801a3da:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801a3dc:	68fb      	ldr	r3, [r7, #12]
 801a3de:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801a3e2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801a3e6:	9300      	str	r3, [sp, #0]
 801a3e8:	687b      	ldr	r3, [r7, #4]
 801a3ea:	6939      	ldr	r1, [r7, #16]
 801a3ec:	68f8      	ldr	r0, [r7, #12]
 801a3ee:	f001 ffa3 	bl	801c338 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801a3f2:	6938      	ldr	r0, [r7, #16]
 801a3f4:	f7f8 f8bc 	bl	8012570 <pbuf_free>
  }
  return ERR_OK;
 801a3f8:	2300      	movs	r3, #0
}
 801a3fa:	4618      	mov	r0, r3
 801a3fc:	3718      	adds	r7, #24
 801a3fe:	46bd      	mov	sp, r7
 801a400:	bd80      	pop	{r7, pc}
 801a402:	bf00      	nop
 801a404:	08024548 	.word	0x08024548
 801a408:	08024640 	.word	0x08024640
 801a40c:	080245c0 	.word	0x080245c0
 801a410:	2000f39c 	.word	0x2000f39c

0801a414 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801a414:	b580      	push	{r7, lr}
 801a416:	b084      	sub	sp, #16
 801a418:	af00      	add	r7, sp, #0
 801a41a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a41c:	2300      	movs	r3, #0
 801a41e:	60fb      	str	r3, [r7, #12]
 801a420:	e01e      	b.n	801a460 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801a422:	4913      	ldr	r1, [pc, #76]	@ (801a470 <etharp_cleanup_netif+0x5c>)
 801a424:	68fa      	ldr	r2, [r7, #12]
 801a426:	4613      	mov	r3, r2
 801a428:	005b      	lsls	r3, r3, #1
 801a42a:	4413      	add	r3, r2
 801a42c:	00db      	lsls	r3, r3, #3
 801a42e:	440b      	add	r3, r1
 801a430:	3314      	adds	r3, #20
 801a432:	781b      	ldrb	r3, [r3, #0]
 801a434:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801a436:	7afb      	ldrb	r3, [r7, #11]
 801a438:	2b00      	cmp	r3, #0
 801a43a:	d00e      	beq.n	801a45a <etharp_cleanup_netif+0x46>
 801a43c:	490c      	ldr	r1, [pc, #48]	@ (801a470 <etharp_cleanup_netif+0x5c>)
 801a43e:	68fa      	ldr	r2, [r7, #12]
 801a440:	4613      	mov	r3, r2
 801a442:	005b      	lsls	r3, r3, #1
 801a444:	4413      	add	r3, r2
 801a446:	00db      	lsls	r3, r3, #3
 801a448:	440b      	add	r3, r1
 801a44a:	3308      	adds	r3, #8
 801a44c:	681b      	ldr	r3, [r3, #0]
 801a44e:	687a      	ldr	r2, [r7, #4]
 801a450:	429a      	cmp	r2, r3
 801a452:	d102      	bne.n	801a45a <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801a454:	68f8      	ldr	r0, [r7, #12]
 801a456:	f7ff fce5 	bl	8019e24 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a45a:	68fb      	ldr	r3, [r7, #12]
 801a45c:	3301      	adds	r3, #1
 801a45e:	60fb      	str	r3, [r7, #12]
 801a460:	68fb      	ldr	r3, [r7, #12]
 801a462:	2b09      	cmp	r3, #9
 801a464:	dddd      	ble.n	801a422 <etharp_cleanup_netif+0xe>
    }
  }
}
 801a466:	bf00      	nop
 801a468:	bf00      	nop
 801a46a:	3710      	adds	r7, #16
 801a46c:	46bd      	mov	sp, r7
 801a46e:	bd80      	pop	{r7, pc}
 801a470:	2000f39c 	.word	0x2000f39c

0801a474 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801a474:	b5b0      	push	{r4, r5, r7, lr}
 801a476:	b08a      	sub	sp, #40	@ 0x28
 801a478:	af04      	add	r7, sp, #16
 801a47a:	6078      	str	r0, [r7, #4]
 801a47c:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801a47e:	683b      	ldr	r3, [r7, #0]
 801a480:	2b00      	cmp	r3, #0
 801a482:	d107      	bne.n	801a494 <etharp_input+0x20>
 801a484:	4b3d      	ldr	r3, [pc, #244]	@ (801a57c <etharp_input+0x108>)
 801a486:	f240 228a 	movw	r2, #650	@ 0x28a
 801a48a:	493d      	ldr	r1, [pc, #244]	@ (801a580 <etharp_input+0x10c>)
 801a48c:	483d      	ldr	r0, [pc, #244]	@ (801a584 <etharp_input+0x110>)
 801a48e:	f003 ffa1 	bl	801e3d4 <iprintf>
 801a492:	e06f      	b.n	801a574 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801a494:	687b      	ldr	r3, [r7, #4]
 801a496:	685b      	ldr	r3, [r3, #4]
 801a498:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801a49a:	693b      	ldr	r3, [r7, #16]
 801a49c:	881b      	ldrh	r3, [r3, #0]
 801a49e:	b29b      	uxth	r3, r3
 801a4a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a4a4:	d10c      	bne.n	801a4c0 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801a4a6:	693b      	ldr	r3, [r7, #16]
 801a4a8:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801a4aa:	2b06      	cmp	r3, #6
 801a4ac:	d108      	bne.n	801a4c0 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801a4ae:	693b      	ldr	r3, [r7, #16]
 801a4b0:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801a4b2:	2b04      	cmp	r3, #4
 801a4b4:	d104      	bne.n	801a4c0 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801a4b6:	693b      	ldr	r3, [r7, #16]
 801a4b8:	885b      	ldrh	r3, [r3, #2]
 801a4ba:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801a4bc:	2b08      	cmp	r3, #8
 801a4be:	d003      	beq.n	801a4c8 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801a4c0:	6878      	ldr	r0, [r7, #4]
 801a4c2:	f7f8 f855 	bl	8012570 <pbuf_free>
    return;
 801a4c6:	e055      	b.n	801a574 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801a4c8:	693b      	ldr	r3, [r7, #16]
 801a4ca:	330e      	adds	r3, #14
 801a4cc:	681b      	ldr	r3, [r3, #0]
 801a4ce:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801a4d0:	693b      	ldr	r3, [r7, #16]
 801a4d2:	3318      	adds	r3, #24
 801a4d4:	681b      	ldr	r3, [r3, #0]
 801a4d6:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801a4d8:	683b      	ldr	r3, [r7, #0]
 801a4da:	3304      	adds	r3, #4
 801a4dc:	681b      	ldr	r3, [r3, #0]
 801a4de:	2b00      	cmp	r3, #0
 801a4e0:	d102      	bne.n	801a4e8 <etharp_input+0x74>
    for_us = 0;
 801a4e2:	2300      	movs	r3, #0
 801a4e4:	75fb      	strb	r3, [r7, #23]
 801a4e6:	e009      	b.n	801a4fc <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801a4e8:	68ba      	ldr	r2, [r7, #8]
 801a4ea:	683b      	ldr	r3, [r7, #0]
 801a4ec:	3304      	adds	r3, #4
 801a4ee:	681b      	ldr	r3, [r3, #0]
 801a4f0:	429a      	cmp	r2, r3
 801a4f2:	bf0c      	ite	eq
 801a4f4:	2301      	moveq	r3, #1
 801a4f6:	2300      	movne	r3, #0
 801a4f8:	b2db      	uxtb	r3, r3
 801a4fa:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801a4fc:	693b      	ldr	r3, [r7, #16]
 801a4fe:	f103 0208 	add.w	r2, r3, #8
 801a502:	7dfb      	ldrb	r3, [r7, #23]
 801a504:	2b00      	cmp	r3, #0
 801a506:	d001      	beq.n	801a50c <etharp_input+0x98>
 801a508:	2301      	movs	r3, #1
 801a50a:	e000      	b.n	801a50e <etharp_input+0x9a>
 801a50c:	2302      	movs	r3, #2
 801a50e:	f107 010c 	add.w	r1, r7, #12
 801a512:	6838      	ldr	r0, [r7, #0]
 801a514:	f7ff fed8 	bl	801a2c8 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801a518:	693b      	ldr	r3, [r7, #16]
 801a51a:	88db      	ldrh	r3, [r3, #6]
 801a51c:	b29b      	uxth	r3, r3
 801a51e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a522:	d003      	beq.n	801a52c <etharp_input+0xb8>
 801a524:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a528:	d01e      	beq.n	801a568 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801a52a:	e020      	b.n	801a56e <etharp_input+0xfa>
      if (for_us) {
 801a52c:	7dfb      	ldrb	r3, [r7, #23]
 801a52e:	2b00      	cmp	r3, #0
 801a530:	d01c      	beq.n	801a56c <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801a532:	683b      	ldr	r3, [r7, #0]
 801a534:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801a538:	693b      	ldr	r3, [r7, #16]
 801a53a:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801a53e:	683b      	ldr	r3, [r7, #0]
 801a540:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801a544:	683b      	ldr	r3, [r7, #0]
 801a546:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801a548:	693a      	ldr	r2, [r7, #16]
 801a54a:	3208      	adds	r2, #8
        etharp_raw(netif,
 801a54c:	2102      	movs	r1, #2
 801a54e:	9103      	str	r1, [sp, #12]
 801a550:	f107 010c 	add.w	r1, r7, #12
 801a554:	9102      	str	r1, [sp, #8]
 801a556:	9201      	str	r2, [sp, #4]
 801a558:	9300      	str	r3, [sp, #0]
 801a55a:	462b      	mov	r3, r5
 801a55c:	4622      	mov	r2, r4
 801a55e:	4601      	mov	r1, r0
 801a560:	6838      	ldr	r0, [r7, #0]
 801a562:	f000 faeb 	bl	801ab3c <etharp_raw>
      break;
 801a566:	e001      	b.n	801a56c <etharp_input+0xf8>
      break;
 801a568:	bf00      	nop
 801a56a:	e000      	b.n	801a56e <etharp_input+0xfa>
      break;
 801a56c:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801a56e:	6878      	ldr	r0, [r7, #4]
 801a570:	f7f7 fffe 	bl	8012570 <pbuf_free>
}
 801a574:	3718      	adds	r7, #24
 801a576:	46bd      	mov	sp, r7
 801a578:	bdb0      	pop	{r4, r5, r7, pc}
 801a57a:	bf00      	nop
 801a57c:	08024548 	.word	0x08024548
 801a580:	08024698 	.word	0x08024698
 801a584:	080245c0 	.word	0x080245c0

0801a588 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801a588:	b580      	push	{r7, lr}
 801a58a:	b086      	sub	sp, #24
 801a58c:	af02      	add	r7, sp, #8
 801a58e:	60f8      	str	r0, [r7, #12]
 801a590:	60b9      	str	r1, [r7, #8]
 801a592:	4613      	mov	r3, r2
 801a594:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801a596:	79fa      	ldrb	r2, [r7, #7]
 801a598:	4944      	ldr	r1, [pc, #272]	@ (801a6ac <etharp_output_to_arp_index+0x124>)
 801a59a:	4613      	mov	r3, r2
 801a59c:	005b      	lsls	r3, r3, #1
 801a59e:	4413      	add	r3, r2
 801a5a0:	00db      	lsls	r3, r3, #3
 801a5a2:	440b      	add	r3, r1
 801a5a4:	3314      	adds	r3, #20
 801a5a6:	781b      	ldrb	r3, [r3, #0]
 801a5a8:	2b01      	cmp	r3, #1
 801a5aa:	d806      	bhi.n	801a5ba <etharp_output_to_arp_index+0x32>
 801a5ac:	4b40      	ldr	r3, [pc, #256]	@ (801a6b0 <etharp_output_to_arp_index+0x128>)
 801a5ae:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801a5b2:	4940      	ldr	r1, [pc, #256]	@ (801a6b4 <etharp_output_to_arp_index+0x12c>)
 801a5b4:	4840      	ldr	r0, [pc, #256]	@ (801a6b8 <etharp_output_to_arp_index+0x130>)
 801a5b6:	f003 ff0d 	bl	801e3d4 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801a5ba:	79fa      	ldrb	r2, [r7, #7]
 801a5bc:	493b      	ldr	r1, [pc, #236]	@ (801a6ac <etharp_output_to_arp_index+0x124>)
 801a5be:	4613      	mov	r3, r2
 801a5c0:	005b      	lsls	r3, r3, #1
 801a5c2:	4413      	add	r3, r2
 801a5c4:	00db      	lsls	r3, r3, #3
 801a5c6:	440b      	add	r3, r1
 801a5c8:	3314      	adds	r3, #20
 801a5ca:	781b      	ldrb	r3, [r3, #0]
 801a5cc:	2b02      	cmp	r3, #2
 801a5ce:	d153      	bne.n	801a678 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801a5d0:	79fa      	ldrb	r2, [r7, #7]
 801a5d2:	4936      	ldr	r1, [pc, #216]	@ (801a6ac <etharp_output_to_arp_index+0x124>)
 801a5d4:	4613      	mov	r3, r2
 801a5d6:	005b      	lsls	r3, r3, #1
 801a5d8:	4413      	add	r3, r2
 801a5da:	00db      	lsls	r3, r3, #3
 801a5dc:	440b      	add	r3, r1
 801a5de:	3312      	adds	r3, #18
 801a5e0:	881b      	ldrh	r3, [r3, #0]
 801a5e2:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801a5e6:	d919      	bls.n	801a61c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801a5e8:	79fa      	ldrb	r2, [r7, #7]
 801a5ea:	4613      	mov	r3, r2
 801a5ec:	005b      	lsls	r3, r3, #1
 801a5ee:	4413      	add	r3, r2
 801a5f0:	00db      	lsls	r3, r3, #3
 801a5f2:	4a2e      	ldr	r2, [pc, #184]	@ (801a6ac <etharp_output_to_arp_index+0x124>)
 801a5f4:	4413      	add	r3, r2
 801a5f6:	3304      	adds	r3, #4
 801a5f8:	4619      	mov	r1, r3
 801a5fa:	68f8      	ldr	r0, [r7, #12]
 801a5fc:	f000 fb4c 	bl	801ac98 <etharp_request>
 801a600:	4603      	mov	r3, r0
 801a602:	2b00      	cmp	r3, #0
 801a604:	d138      	bne.n	801a678 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801a606:	79fa      	ldrb	r2, [r7, #7]
 801a608:	4928      	ldr	r1, [pc, #160]	@ (801a6ac <etharp_output_to_arp_index+0x124>)
 801a60a:	4613      	mov	r3, r2
 801a60c:	005b      	lsls	r3, r3, #1
 801a60e:	4413      	add	r3, r2
 801a610:	00db      	lsls	r3, r3, #3
 801a612:	440b      	add	r3, r1
 801a614:	3314      	adds	r3, #20
 801a616:	2203      	movs	r2, #3
 801a618:	701a      	strb	r2, [r3, #0]
 801a61a:	e02d      	b.n	801a678 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801a61c:	79fa      	ldrb	r2, [r7, #7]
 801a61e:	4923      	ldr	r1, [pc, #140]	@ (801a6ac <etharp_output_to_arp_index+0x124>)
 801a620:	4613      	mov	r3, r2
 801a622:	005b      	lsls	r3, r3, #1
 801a624:	4413      	add	r3, r2
 801a626:	00db      	lsls	r3, r3, #3
 801a628:	440b      	add	r3, r1
 801a62a:	3312      	adds	r3, #18
 801a62c:	881b      	ldrh	r3, [r3, #0]
 801a62e:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801a632:	d321      	bcc.n	801a678 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801a634:	79fa      	ldrb	r2, [r7, #7]
 801a636:	4613      	mov	r3, r2
 801a638:	005b      	lsls	r3, r3, #1
 801a63a:	4413      	add	r3, r2
 801a63c:	00db      	lsls	r3, r3, #3
 801a63e:	4a1b      	ldr	r2, [pc, #108]	@ (801a6ac <etharp_output_to_arp_index+0x124>)
 801a640:	4413      	add	r3, r2
 801a642:	1d19      	adds	r1, r3, #4
 801a644:	79fa      	ldrb	r2, [r7, #7]
 801a646:	4613      	mov	r3, r2
 801a648:	005b      	lsls	r3, r3, #1
 801a64a:	4413      	add	r3, r2
 801a64c:	00db      	lsls	r3, r3, #3
 801a64e:	3308      	adds	r3, #8
 801a650:	4a16      	ldr	r2, [pc, #88]	@ (801a6ac <etharp_output_to_arp_index+0x124>)
 801a652:	4413      	add	r3, r2
 801a654:	3304      	adds	r3, #4
 801a656:	461a      	mov	r2, r3
 801a658:	68f8      	ldr	r0, [r7, #12]
 801a65a:	f000 fafb 	bl	801ac54 <etharp_request_dst>
 801a65e:	4603      	mov	r3, r0
 801a660:	2b00      	cmp	r3, #0
 801a662:	d109      	bne.n	801a678 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801a664:	79fa      	ldrb	r2, [r7, #7]
 801a666:	4911      	ldr	r1, [pc, #68]	@ (801a6ac <etharp_output_to_arp_index+0x124>)
 801a668:	4613      	mov	r3, r2
 801a66a:	005b      	lsls	r3, r3, #1
 801a66c:	4413      	add	r3, r2
 801a66e:	00db      	lsls	r3, r3, #3
 801a670:	440b      	add	r3, r1
 801a672:	3314      	adds	r3, #20
 801a674:	2203      	movs	r2, #3
 801a676:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801a678:	68fb      	ldr	r3, [r7, #12]
 801a67a:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801a67e:	79fa      	ldrb	r2, [r7, #7]
 801a680:	4613      	mov	r3, r2
 801a682:	005b      	lsls	r3, r3, #1
 801a684:	4413      	add	r3, r2
 801a686:	00db      	lsls	r3, r3, #3
 801a688:	3308      	adds	r3, #8
 801a68a:	4a08      	ldr	r2, [pc, #32]	@ (801a6ac <etharp_output_to_arp_index+0x124>)
 801a68c:	4413      	add	r3, r2
 801a68e:	3304      	adds	r3, #4
 801a690:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801a694:	9200      	str	r2, [sp, #0]
 801a696:	460a      	mov	r2, r1
 801a698:	68b9      	ldr	r1, [r7, #8]
 801a69a:	68f8      	ldr	r0, [r7, #12]
 801a69c:	f001 fe4c 	bl	801c338 <ethernet_output>
 801a6a0:	4603      	mov	r3, r0
}
 801a6a2:	4618      	mov	r0, r3
 801a6a4:	3710      	adds	r7, #16
 801a6a6:	46bd      	mov	sp, r7
 801a6a8:	bd80      	pop	{r7, pc}
 801a6aa:	bf00      	nop
 801a6ac:	2000f39c 	.word	0x2000f39c
 801a6b0:	08024548 	.word	0x08024548
 801a6b4:	080246b8 	.word	0x080246b8
 801a6b8:	080245c0 	.word	0x080245c0

0801a6bc <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801a6bc:	b580      	push	{r7, lr}
 801a6be:	b08a      	sub	sp, #40	@ 0x28
 801a6c0:	af02      	add	r7, sp, #8
 801a6c2:	60f8      	str	r0, [r7, #12]
 801a6c4:	60b9      	str	r1, [r7, #8]
 801a6c6:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801a6c8:	687b      	ldr	r3, [r7, #4]
 801a6ca:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801a6cc:	68fb      	ldr	r3, [r7, #12]
 801a6ce:	2b00      	cmp	r3, #0
 801a6d0:	d106      	bne.n	801a6e0 <etharp_output+0x24>
 801a6d2:	4b73      	ldr	r3, [pc, #460]	@ (801a8a0 <etharp_output+0x1e4>)
 801a6d4:	f240 321e 	movw	r2, #798	@ 0x31e
 801a6d8:	4972      	ldr	r1, [pc, #456]	@ (801a8a4 <etharp_output+0x1e8>)
 801a6da:	4873      	ldr	r0, [pc, #460]	@ (801a8a8 <etharp_output+0x1ec>)
 801a6dc:	f003 fe7a 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801a6e0:	68bb      	ldr	r3, [r7, #8]
 801a6e2:	2b00      	cmp	r3, #0
 801a6e4:	d106      	bne.n	801a6f4 <etharp_output+0x38>
 801a6e6:	4b6e      	ldr	r3, [pc, #440]	@ (801a8a0 <etharp_output+0x1e4>)
 801a6e8:	f240 321f 	movw	r2, #799	@ 0x31f
 801a6ec:	496f      	ldr	r1, [pc, #444]	@ (801a8ac <etharp_output+0x1f0>)
 801a6ee:	486e      	ldr	r0, [pc, #440]	@ (801a8a8 <etharp_output+0x1ec>)
 801a6f0:	f003 fe70 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801a6f4:	687b      	ldr	r3, [r7, #4]
 801a6f6:	2b00      	cmp	r3, #0
 801a6f8:	d106      	bne.n	801a708 <etharp_output+0x4c>
 801a6fa:	4b69      	ldr	r3, [pc, #420]	@ (801a8a0 <etharp_output+0x1e4>)
 801a6fc:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801a700:	496b      	ldr	r1, [pc, #428]	@ (801a8b0 <etharp_output+0x1f4>)
 801a702:	4869      	ldr	r0, [pc, #420]	@ (801a8a8 <etharp_output+0x1ec>)
 801a704:	f003 fe66 	bl	801e3d4 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801a708:	687b      	ldr	r3, [r7, #4]
 801a70a:	681b      	ldr	r3, [r3, #0]
 801a70c:	68f9      	ldr	r1, [r7, #12]
 801a70e:	4618      	mov	r0, r3
 801a710:	f000 ff04 	bl	801b51c <ip4_addr_isbroadcast_u32>
 801a714:	4603      	mov	r3, r0
 801a716:	2b00      	cmp	r3, #0
 801a718:	d002      	beq.n	801a720 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801a71a:	4b66      	ldr	r3, [pc, #408]	@ (801a8b4 <etharp_output+0x1f8>)
 801a71c:	61fb      	str	r3, [r7, #28]
 801a71e:	e0af      	b.n	801a880 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801a720:	687b      	ldr	r3, [r7, #4]
 801a722:	681b      	ldr	r3, [r3, #0]
 801a724:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801a728:	2be0      	cmp	r3, #224	@ 0xe0
 801a72a:	d118      	bne.n	801a75e <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801a72c:	2301      	movs	r3, #1
 801a72e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801a730:	2300      	movs	r3, #0
 801a732:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801a734:	235e      	movs	r3, #94	@ 0x5e
 801a736:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801a738:	687b      	ldr	r3, [r7, #4]
 801a73a:	3301      	adds	r3, #1
 801a73c:	781b      	ldrb	r3, [r3, #0]
 801a73e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801a742:	b2db      	uxtb	r3, r3
 801a744:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801a746:	687b      	ldr	r3, [r7, #4]
 801a748:	3302      	adds	r3, #2
 801a74a:	781b      	ldrb	r3, [r3, #0]
 801a74c:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801a74e:	687b      	ldr	r3, [r7, #4]
 801a750:	3303      	adds	r3, #3
 801a752:	781b      	ldrb	r3, [r3, #0]
 801a754:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801a756:	f107 0310 	add.w	r3, r7, #16
 801a75a:	61fb      	str	r3, [r7, #28]
 801a75c:	e090      	b.n	801a880 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801a75e:	687b      	ldr	r3, [r7, #4]
 801a760:	681a      	ldr	r2, [r3, #0]
 801a762:	68fb      	ldr	r3, [r7, #12]
 801a764:	3304      	adds	r3, #4
 801a766:	681b      	ldr	r3, [r3, #0]
 801a768:	405a      	eors	r2, r3
 801a76a:	68fb      	ldr	r3, [r7, #12]
 801a76c:	3308      	adds	r3, #8
 801a76e:	681b      	ldr	r3, [r3, #0]
 801a770:	4013      	ands	r3, r2
 801a772:	2b00      	cmp	r3, #0
 801a774:	d012      	beq.n	801a79c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801a776:	687b      	ldr	r3, [r7, #4]
 801a778:	681b      	ldr	r3, [r3, #0]
 801a77a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801a77c:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801a780:	4293      	cmp	r3, r2
 801a782:	d00b      	beq.n	801a79c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801a784:	68fb      	ldr	r3, [r7, #12]
 801a786:	330c      	adds	r3, #12
 801a788:	681b      	ldr	r3, [r3, #0]
 801a78a:	2b00      	cmp	r3, #0
 801a78c:	d003      	beq.n	801a796 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801a78e:	68fb      	ldr	r3, [r7, #12]
 801a790:	330c      	adds	r3, #12
 801a792:	61bb      	str	r3, [r7, #24]
 801a794:	e002      	b.n	801a79c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801a796:	f06f 0303 	mvn.w	r3, #3
 801a79a:	e07d      	b.n	801a898 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801a79c:	4b46      	ldr	r3, [pc, #280]	@ (801a8b8 <etharp_output+0x1fc>)
 801a79e:	781b      	ldrb	r3, [r3, #0]
 801a7a0:	4619      	mov	r1, r3
 801a7a2:	4a46      	ldr	r2, [pc, #280]	@ (801a8bc <etharp_output+0x200>)
 801a7a4:	460b      	mov	r3, r1
 801a7a6:	005b      	lsls	r3, r3, #1
 801a7a8:	440b      	add	r3, r1
 801a7aa:	00db      	lsls	r3, r3, #3
 801a7ac:	4413      	add	r3, r2
 801a7ae:	3314      	adds	r3, #20
 801a7b0:	781b      	ldrb	r3, [r3, #0]
 801a7b2:	2b01      	cmp	r3, #1
 801a7b4:	d925      	bls.n	801a802 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801a7b6:	4b40      	ldr	r3, [pc, #256]	@ (801a8b8 <etharp_output+0x1fc>)
 801a7b8:	781b      	ldrb	r3, [r3, #0]
 801a7ba:	4619      	mov	r1, r3
 801a7bc:	4a3f      	ldr	r2, [pc, #252]	@ (801a8bc <etharp_output+0x200>)
 801a7be:	460b      	mov	r3, r1
 801a7c0:	005b      	lsls	r3, r3, #1
 801a7c2:	440b      	add	r3, r1
 801a7c4:	00db      	lsls	r3, r3, #3
 801a7c6:	4413      	add	r3, r2
 801a7c8:	3308      	adds	r3, #8
 801a7ca:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801a7cc:	68fa      	ldr	r2, [r7, #12]
 801a7ce:	429a      	cmp	r2, r3
 801a7d0:	d117      	bne.n	801a802 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801a7d2:	69bb      	ldr	r3, [r7, #24]
 801a7d4:	681a      	ldr	r2, [r3, #0]
 801a7d6:	4b38      	ldr	r3, [pc, #224]	@ (801a8b8 <etharp_output+0x1fc>)
 801a7d8:	781b      	ldrb	r3, [r3, #0]
 801a7da:	4618      	mov	r0, r3
 801a7dc:	4937      	ldr	r1, [pc, #220]	@ (801a8bc <etharp_output+0x200>)
 801a7de:	4603      	mov	r3, r0
 801a7e0:	005b      	lsls	r3, r3, #1
 801a7e2:	4403      	add	r3, r0
 801a7e4:	00db      	lsls	r3, r3, #3
 801a7e6:	440b      	add	r3, r1
 801a7e8:	3304      	adds	r3, #4
 801a7ea:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801a7ec:	429a      	cmp	r2, r3
 801a7ee:	d108      	bne.n	801a802 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801a7f0:	4b31      	ldr	r3, [pc, #196]	@ (801a8b8 <etharp_output+0x1fc>)
 801a7f2:	781b      	ldrb	r3, [r3, #0]
 801a7f4:	461a      	mov	r2, r3
 801a7f6:	68b9      	ldr	r1, [r7, #8]
 801a7f8:	68f8      	ldr	r0, [r7, #12]
 801a7fa:	f7ff fec5 	bl	801a588 <etharp_output_to_arp_index>
 801a7fe:	4603      	mov	r3, r0
 801a800:	e04a      	b.n	801a898 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801a802:	2300      	movs	r3, #0
 801a804:	75fb      	strb	r3, [r7, #23]
 801a806:	e031      	b.n	801a86c <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801a808:	7dfa      	ldrb	r2, [r7, #23]
 801a80a:	492c      	ldr	r1, [pc, #176]	@ (801a8bc <etharp_output+0x200>)
 801a80c:	4613      	mov	r3, r2
 801a80e:	005b      	lsls	r3, r3, #1
 801a810:	4413      	add	r3, r2
 801a812:	00db      	lsls	r3, r3, #3
 801a814:	440b      	add	r3, r1
 801a816:	3314      	adds	r3, #20
 801a818:	781b      	ldrb	r3, [r3, #0]
 801a81a:	2b01      	cmp	r3, #1
 801a81c:	d923      	bls.n	801a866 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801a81e:	7dfa      	ldrb	r2, [r7, #23]
 801a820:	4926      	ldr	r1, [pc, #152]	@ (801a8bc <etharp_output+0x200>)
 801a822:	4613      	mov	r3, r2
 801a824:	005b      	lsls	r3, r3, #1
 801a826:	4413      	add	r3, r2
 801a828:	00db      	lsls	r3, r3, #3
 801a82a:	440b      	add	r3, r1
 801a82c:	3308      	adds	r3, #8
 801a82e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801a830:	68fa      	ldr	r2, [r7, #12]
 801a832:	429a      	cmp	r2, r3
 801a834:	d117      	bne.n	801a866 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801a836:	69bb      	ldr	r3, [r7, #24]
 801a838:	6819      	ldr	r1, [r3, #0]
 801a83a:	7dfa      	ldrb	r2, [r7, #23]
 801a83c:	481f      	ldr	r0, [pc, #124]	@ (801a8bc <etharp_output+0x200>)
 801a83e:	4613      	mov	r3, r2
 801a840:	005b      	lsls	r3, r3, #1
 801a842:	4413      	add	r3, r2
 801a844:	00db      	lsls	r3, r3, #3
 801a846:	4403      	add	r3, r0
 801a848:	3304      	adds	r3, #4
 801a84a:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801a84c:	4299      	cmp	r1, r3
 801a84e:	d10a      	bne.n	801a866 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801a850:	4a19      	ldr	r2, [pc, #100]	@ (801a8b8 <etharp_output+0x1fc>)
 801a852:	7dfb      	ldrb	r3, [r7, #23]
 801a854:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801a856:	7dfb      	ldrb	r3, [r7, #23]
 801a858:	461a      	mov	r2, r3
 801a85a:	68b9      	ldr	r1, [r7, #8]
 801a85c:	68f8      	ldr	r0, [r7, #12]
 801a85e:	f7ff fe93 	bl	801a588 <etharp_output_to_arp_index>
 801a862:	4603      	mov	r3, r0
 801a864:	e018      	b.n	801a898 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801a866:	7dfb      	ldrb	r3, [r7, #23]
 801a868:	3301      	adds	r3, #1
 801a86a:	75fb      	strb	r3, [r7, #23]
 801a86c:	7dfb      	ldrb	r3, [r7, #23]
 801a86e:	2b09      	cmp	r3, #9
 801a870:	d9ca      	bls.n	801a808 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801a872:	68ba      	ldr	r2, [r7, #8]
 801a874:	69b9      	ldr	r1, [r7, #24]
 801a876:	68f8      	ldr	r0, [r7, #12]
 801a878:	f000 f822 	bl	801a8c0 <etharp_query>
 801a87c:	4603      	mov	r3, r0
 801a87e:	e00b      	b.n	801a898 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801a880:	68fb      	ldr	r3, [r7, #12]
 801a882:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801a886:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801a88a:	9300      	str	r3, [sp, #0]
 801a88c:	69fb      	ldr	r3, [r7, #28]
 801a88e:	68b9      	ldr	r1, [r7, #8]
 801a890:	68f8      	ldr	r0, [r7, #12]
 801a892:	f001 fd51 	bl	801c338 <ethernet_output>
 801a896:	4603      	mov	r3, r0
}
 801a898:	4618      	mov	r0, r3
 801a89a:	3720      	adds	r7, #32
 801a89c:	46bd      	mov	sp, r7
 801a89e:	bd80      	pop	{r7, pc}
 801a8a0:	08024548 	.word	0x08024548
 801a8a4:	08024698 	.word	0x08024698
 801a8a8:	080245c0 	.word	0x080245c0
 801a8ac:	080246e8 	.word	0x080246e8
 801a8b0:	08024688 	.word	0x08024688
 801a8b4:	08024da4 	.word	0x08024da4
 801a8b8:	2000f48c 	.word	0x2000f48c
 801a8bc:	2000f39c 	.word	0x2000f39c

0801a8c0 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801a8c0:	b580      	push	{r7, lr}
 801a8c2:	b08c      	sub	sp, #48	@ 0x30
 801a8c4:	af02      	add	r7, sp, #8
 801a8c6:	60f8      	str	r0, [r7, #12]
 801a8c8:	60b9      	str	r1, [r7, #8]
 801a8ca:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801a8cc:	68fb      	ldr	r3, [r7, #12]
 801a8ce:	3326      	adds	r3, #38	@ 0x26
 801a8d0:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801a8d2:	23ff      	movs	r3, #255	@ 0xff
 801a8d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801a8d8:	2300      	movs	r3, #0
 801a8da:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801a8dc:	68bb      	ldr	r3, [r7, #8]
 801a8de:	681b      	ldr	r3, [r3, #0]
 801a8e0:	68f9      	ldr	r1, [r7, #12]
 801a8e2:	4618      	mov	r0, r3
 801a8e4:	f000 fe1a 	bl	801b51c <ip4_addr_isbroadcast_u32>
 801a8e8:	4603      	mov	r3, r0
 801a8ea:	2b00      	cmp	r3, #0
 801a8ec:	d10c      	bne.n	801a908 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801a8ee:	68bb      	ldr	r3, [r7, #8]
 801a8f0:	681b      	ldr	r3, [r3, #0]
 801a8f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801a8f6:	2be0      	cmp	r3, #224	@ 0xe0
 801a8f8:	d006      	beq.n	801a908 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801a8fa:	68bb      	ldr	r3, [r7, #8]
 801a8fc:	2b00      	cmp	r3, #0
 801a8fe:	d003      	beq.n	801a908 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801a900:	68bb      	ldr	r3, [r7, #8]
 801a902:	681b      	ldr	r3, [r3, #0]
 801a904:	2b00      	cmp	r3, #0
 801a906:	d102      	bne.n	801a90e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801a908:	f06f 030f 	mvn.w	r3, #15
 801a90c:	e101      	b.n	801ab12 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801a90e:	68fa      	ldr	r2, [r7, #12]
 801a910:	2101      	movs	r1, #1
 801a912:	68b8      	ldr	r0, [r7, #8]
 801a914:	f7ff fb60 	bl	8019fd8 <etharp_find_entry>
 801a918:	4603      	mov	r3, r0
 801a91a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801a91c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801a920:	2b00      	cmp	r3, #0
 801a922:	da02      	bge.n	801a92a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801a924:	8a7b      	ldrh	r3, [r7, #18]
 801a926:	b25b      	sxtb	r3, r3
 801a928:	e0f3      	b.n	801ab12 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801a92a:	8a7b      	ldrh	r3, [r7, #18]
 801a92c:	2b7e      	cmp	r3, #126	@ 0x7e
 801a92e:	d906      	bls.n	801a93e <etharp_query+0x7e>
 801a930:	4b7a      	ldr	r3, [pc, #488]	@ (801ab1c <etharp_query+0x25c>)
 801a932:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801a936:	497a      	ldr	r1, [pc, #488]	@ (801ab20 <etharp_query+0x260>)
 801a938:	487a      	ldr	r0, [pc, #488]	@ (801ab24 <etharp_query+0x264>)
 801a93a:	f003 fd4b 	bl	801e3d4 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801a93e:	8a7b      	ldrh	r3, [r7, #18]
 801a940:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801a942:	7c7a      	ldrb	r2, [r7, #17]
 801a944:	4978      	ldr	r1, [pc, #480]	@ (801ab28 <etharp_query+0x268>)
 801a946:	4613      	mov	r3, r2
 801a948:	005b      	lsls	r3, r3, #1
 801a94a:	4413      	add	r3, r2
 801a94c:	00db      	lsls	r3, r3, #3
 801a94e:	440b      	add	r3, r1
 801a950:	3314      	adds	r3, #20
 801a952:	781b      	ldrb	r3, [r3, #0]
 801a954:	2b00      	cmp	r3, #0
 801a956:	d115      	bne.n	801a984 <etharp_query+0xc4>
    is_new_entry = 1;
 801a958:	2301      	movs	r3, #1
 801a95a:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801a95c:	7c7a      	ldrb	r2, [r7, #17]
 801a95e:	4972      	ldr	r1, [pc, #456]	@ (801ab28 <etharp_query+0x268>)
 801a960:	4613      	mov	r3, r2
 801a962:	005b      	lsls	r3, r3, #1
 801a964:	4413      	add	r3, r2
 801a966:	00db      	lsls	r3, r3, #3
 801a968:	440b      	add	r3, r1
 801a96a:	3314      	adds	r3, #20
 801a96c:	2201      	movs	r2, #1
 801a96e:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801a970:	7c7a      	ldrb	r2, [r7, #17]
 801a972:	496d      	ldr	r1, [pc, #436]	@ (801ab28 <etharp_query+0x268>)
 801a974:	4613      	mov	r3, r2
 801a976:	005b      	lsls	r3, r3, #1
 801a978:	4413      	add	r3, r2
 801a97a:	00db      	lsls	r3, r3, #3
 801a97c:	440b      	add	r3, r1
 801a97e:	3308      	adds	r3, #8
 801a980:	68fa      	ldr	r2, [r7, #12]
 801a982:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801a984:	7c7a      	ldrb	r2, [r7, #17]
 801a986:	4968      	ldr	r1, [pc, #416]	@ (801ab28 <etharp_query+0x268>)
 801a988:	4613      	mov	r3, r2
 801a98a:	005b      	lsls	r3, r3, #1
 801a98c:	4413      	add	r3, r2
 801a98e:	00db      	lsls	r3, r3, #3
 801a990:	440b      	add	r3, r1
 801a992:	3314      	adds	r3, #20
 801a994:	781b      	ldrb	r3, [r3, #0]
 801a996:	2b01      	cmp	r3, #1
 801a998:	d011      	beq.n	801a9be <etharp_query+0xfe>
 801a99a:	7c7a      	ldrb	r2, [r7, #17]
 801a99c:	4962      	ldr	r1, [pc, #392]	@ (801ab28 <etharp_query+0x268>)
 801a99e:	4613      	mov	r3, r2
 801a9a0:	005b      	lsls	r3, r3, #1
 801a9a2:	4413      	add	r3, r2
 801a9a4:	00db      	lsls	r3, r3, #3
 801a9a6:	440b      	add	r3, r1
 801a9a8:	3314      	adds	r3, #20
 801a9aa:	781b      	ldrb	r3, [r3, #0]
 801a9ac:	2b01      	cmp	r3, #1
 801a9ae:	d806      	bhi.n	801a9be <etharp_query+0xfe>
 801a9b0:	4b5a      	ldr	r3, [pc, #360]	@ (801ab1c <etharp_query+0x25c>)
 801a9b2:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801a9b6:	495d      	ldr	r1, [pc, #372]	@ (801ab2c <etharp_query+0x26c>)
 801a9b8:	485a      	ldr	r0, [pc, #360]	@ (801ab24 <etharp_query+0x264>)
 801a9ba:	f003 fd0b 	bl	801e3d4 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801a9be:	6a3b      	ldr	r3, [r7, #32]
 801a9c0:	2b00      	cmp	r3, #0
 801a9c2:	d102      	bne.n	801a9ca <etharp_query+0x10a>
 801a9c4:	687b      	ldr	r3, [r7, #4]
 801a9c6:	2b00      	cmp	r3, #0
 801a9c8:	d10c      	bne.n	801a9e4 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801a9ca:	68b9      	ldr	r1, [r7, #8]
 801a9cc:	68f8      	ldr	r0, [r7, #12]
 801a9ce:	f000 f963 	bl	801ac98 <etharp_request>
 801a9d2:	4603      	mov	r3, r0
 801a9d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801a9d8:	687b      	ldr	r3, [r7, #4]
 801a9da:	2b00      	cmp	r3, #0
 801a9dc:	d102      	bne.n	801a9e4 <etharp_query+0x124>
      return result;
 801a9de:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801a9e2:	e096      	b.n	801ab12 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801a9e4:	687b      	ldr	r3, [r7, #4]
 801a9e6:	2b00      	cmp	r3, #0
 801a9e8:	d106      	bne.n	801a9f8 <etharp_query+0x138>
 801a9ea:	4b4c      	ldr	r3, [pc, #304]	@ (801ab1c <etharp_query+0x25c>)
 801a9ec:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801a9f0:	494f      	ldr	r1, [pc, #316]	@ (801ab30 <etharp_query+0x270>)
 801a9f2:	484c      	ldr	r0, [pc, #304]	@ (801ab24 <etharp_query+0x264>)
 801a9f4:	f003 fcee 	bl	801e3d4 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801a9f8:	7c7a      	ldrb	r2, [r7, #17]
 801a9fa:	494b      	ldr	r1, [pc, #300]	@ (801ab28 <etharp_query+0x268>)
 801a9fc:	4613      	mov	r3, r2
 801a9fe:	005b      	lsls	r3, r3, #1
 801aa00:	4413      	add	r3, r2
 801aa02:	00db      	lsls	r3, r3, #3
 801aa04:	440b      	add	r3, r1
 801aa06:	3314      	adds	r3, #20
 801aa08:	781b      	ldrb	r3, [r3, #0]
 801aa0a:	2b01      	cmp	r3, #1
 801aa0c:	d917      	bls.n	801aa3e <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801aa0e:	4a49      	ldr	r2, [pc, #292]	@ (801ab34 <etharp_query+0x274>)
 801aa10:	7c7b      	ldrb	r3, [r7, #17]
 801aa12:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801aa14:	7c7a      	ldrb	r2, [r7, #17]
 801aa16:	4613      	mov	r3, r2
 801aa18:	005b      	lsls	r3, r3, #1
 801aa1a:	4413      	add	r3, r2
 801aa1c:	00db      	lsls	r3, r3, #3
 801aa1e:	3308      	adds	r3, #8
 801aa20:	4a41      	ldr	r2, [pc, #260]	@ (801ab28 <etharp_query+0x268>)
 801aa22:	4413      	add	r3, r2
 801aa24:	3304      	adds	r3, #4
 801aa26:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801aa2a:	9200      	str	r2, [sp, #0]
 801aa2c:	697a      	ldr	r2, [r7, #20]
 801aa2e:	6879      	ldr	r1, [r7, #4]
 801aa30:	68f8      	ldr	r0, [r7, #12]
 801aa32:	f001 fc81 	bl	801c338 <ethernet_output>
 801aa36:	4603      	mov	r3, r0
 801aa38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801aa3c:	e067      	b.n	801ab0e <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801aa3e:	7c7a      	ldrb	r2, [r7, #17]
 801aa40:	4939      	ldr	r1, [pc, #228]	@ (801ab28 <etharp_query+0x268>)
 801aa42:	4613      	mov	r3, r2
 801aa44:	005b      	lsls	r3, r3, #1
 801aa46:	4413      	add	r3, r2
 801aa48:	00db      	lsls	r3, r3, #3
 801aa4a:	440b      	add	r3, r1
 801aa4c:	3314      	adds	r3, #20
 801aa4e:	781b      	ldrb	r3, [r3, #0]
 801aa50:	2b01      	cmp	r3, #1
 801aa52:	d15c      	bne.n	801ab0e <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801aa54:	2300      	movs	r3, #0
 801aa56:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801aa58:	687b      	ldr	r3, [r7, #4]
 801aa5a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801aa5c:	e01c      	b.n	801aa98 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801aa5e:	69fb      	ldr	r3, [r7, #28]
 801aa60:	895a      	ldrh	r2, [r3, #10]
 801aa62:	69fb      	ldr	r3, [r7, #28]
 801aa64:	891b      	ldrh	r3, [r3, #8]
 801aa66:	429a      	cmp	r2, r3
 801aa68:	d10a      	bne.n	801aa80 <etharp_query+0x1c0>
 801aa6a:	69fb      	ldr	r3, [r7, #28]
 801aa6c:	681b      	ldr	r3, [r3, #0]
 801aa6e:	2b00      	cmp	r3, #0
 801aa70:	d006      	beq.n	801aa80 <etharp_query+0x1c0>
 801aa72:	4b2a      	ldr	r3, [pc, #168]	@ (801ab1c <etharp_query+0x25c>)
 801aa74:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801aa78:	492f      	ldr	r1, [pc, #188]	@ (801ab38 <etharp_query+0x278>)
 801aa7a:	482a      	ldr	r0, [pc, #168]	@ (801ab24 <etharp_query+0x264>)
 801aa7c:	f003 fcaa 	bl	801e3d4 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801aa80:	69fb      	ldr	r3, [r7, #28]
 801aa82:	7b1b      	ldrb	r3, [r3, #12]
 801aa84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801aa88:	2b00      	cmp	r3, #0
 801aa8a:	d002      	beq.n	801aa92 <etharp_query+0x1d2>
        copy_needed = 1;
 801aa8c:	2301      	movs	r3, #1
 801aa8e:	61bb      	str	r3, [r7, #24]
        break;
 801aa90:	e005      	b.n	801aa9e <etharp_query+0x1de>
      }
      p = p->next;
 801aa92:	69fb      	ldr	r3, [r7, #28]
 801aa94:	681b      	ldr	r3, [r3, #0]
 801aa96:	61fb      	str	r3, [r7, #28]
    while (p) {
 801aa98:	69fb      	ldr	r3, [r7, #28]
 801aa9a:	2b00      	cmp	r3, #0
 801aa9c:	d1df      	bne.n	801aa5e <etharp_query+0x19e>
    }
    if (copy_needed) {
 801aa9e:	69bb      	ldr	r3, [r7, #24]
 801aaa0:	2b00      	cmp	r3, #0
 801aaa2:	d007      	beq.n	801aab4 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801aaa4:	687a      	ldr	r2, [r7, #4]
 801aaa6:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801aaaa:	200e      	movs	r0, #14
 801aaac:	f7f7 ffd8 	bl	8012a60 <pbuf_clone>
 801aab0:	61f8      	str	r0, [r7, #28]
 801aab2:	e004      	b.n	801aabe <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801aab4:	687b      	ldr	r3, [r7, #4]
 801aab6:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801aab8:	69f8      	ldr	r0, [r7, #28]
 801aaba:	f7f7 fdff 	bl	80126bc <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801aabe:	69fb      	ldr	r3, [r7, #28]
 801aac0:	2b00      	cmp	r3, #0
 801aac2:	d021      	beq.n	801ab08 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801aac4:	7c7a      	ldrb	r2, [r7, #17]
 801aac6:	4918      	ldr	r1, [pc, #96]	@ (801ab28 <etharp_query+0x268>)
 801aac8:	4613      	mov	r3, r2
 801aaca:	005b      	lsls	r3, r3, #1
 801aacc:	4413      	add	r3, r2
 801aace:	00db      	lsls	r3, r3, #3
 801aad0:	440b      	add	r3, r1
 801aad2:	681b      	ldr	r3, [r3, #0]
 801aad4:	2b00      	cmp	r3, #0
 801aad6:	d00a      	beq.n	801aaee <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801aad8:	7c7a      	ldrb	r2, [r7, #17]
 801aada:	4913      	ldr	r1, [pc, #76]	@ (801ab28 <etharp_query+0x268>)
 801aadc:	4613      	mov	r3, r2
 801aade:	005b      	lsls	r3, r3, #1
 801aae0:	4413      	add	r3, r2
 801aae2:	00db      	lsls	r3, r3, #3
 801aae4:	440b      	add	r3, r1
 801aae6:	681b      	ldr	r3, [r3, #0]
 801aae8:	4618      	mov	r0, r3
 801aaea:	f7f7 fd41 	bl	8012570 <pbuf_free>
      }
      arp_table[i].q = p;
 801aaee:	7c7a      	ldrb	r2, [r7, #17]
 801aaf0:	490d      	ldr	r1, [pc, #52]	@ (801ab28 <etharp_query+0x268>)
 801aaf2:	4613      	mov	r3, r2
 801aaf4:	005b      	lsls	r3, r3, #1
 801aaf6:	4413      	add	r3, r2
 801aaf8:	00db      	lsls	r3, r3, #3
 801aafa:	440b      	add	r3, r1
 801aafc:	69fa      	ldr	r2, [r7, #28]
 801aafe:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801ab00:	2300      	movs	r3, #0
 801ab02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801ab06:	e002      	b.n	801ab0e <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801ab08:	23ff      	movs	r3, #255	@ 0xff
 801ab0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801ab0e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801ab12:	4618      	mov	r0, r3
 801ab14:	3728      	adds	r7, #40	@ 0x28
 801ab16:	46bd      	mov	sp, r7
 801ab18:	bd80      	pop	{r7, pc}
 801ab1a:	bf00      	nop
 801ab1c:	08024548 	.word	0x08024548
 801ab20:	080246f4 	.word	0x080246f4
 801ab24:	080245c0 	.word	0x080245c0
 801ab28:	2000f39c 	.word	0x2000f39c
 801ab2c:	08024704 	.word	0x08024704
 801ab30:	080246e8 	.word	0x080246e8
 801ab34:	2000f48c 	.word	0x2000f48c
 801ab38:	0802472c 	.word	0x0802472c

0801ab3c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801ab3c:	b580      	push	{r7, lr}
 801ab3e:	b08a      	sub	sp, #40	@ 0x28
 801ab40:	af02      	add	r7, sp, #8
 801ab42:	60f8      	str	r0, [r7, #12]
 801ab44:	60b9      	str	r1, [r7, #8]
 801ab46:	607a      	str	r2, [r7, #4]
 801ab48:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801ab4a:	2300      	movs	r3, #0
 801ab4c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801ab4e:	68fb      	ldr	r3, [r7, #12]
 801ab50:	2b00      	cmp	r3, #0
 801ab52:	d106      	bne.n	801ab62 <etharp_raw+0x26>
 801ab54:	4b3a      	ldr	r3, [pc, #232]	@ (801ac40 <etharp_raw+0x104>)
 801ab56:	f240 4257 	movw	r2, #1111	@ 0x457
 801ab5a:	493a      	ldr	r1, [pc, #232]	@ (801ac44 <etharp_raw+0x108>)
 801ab5c:	483a      	ldr	r0, [pc, #232]	@ (801ac48 <etharp_raw+0x10c>)
 801ab5e:	f003 fc39 	bl	801e3d4 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801ab62:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801ab66:	211c      	movs	r1, #28
 801ab68:	200e      	movs	r0, #14
 801ab6a:	f7f7 f9eb 	bl	8011f44 <pbuf_alloc>
 801ab6e:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801ab70:	69bb      	ldr	r3, [r7, #24]
 801ab72:	2b00      	cmp	r3, #0
 801ab74:	d102      	bne.n	801ab7c <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801ab76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801ab7a:	e05d      	b.n	801ac38 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801ab7c:	69bb      	ldr	r3, [r7, #24]
 801ab7e:	895b      	ldrh	r3, [r3, #10]
 801ab80:	2b1b      	cmp	r3, #27
 801ab82:	d806      	bhi.n	801ab92 <etharp_raw+0x56>
 801ab84:	4b2e      	ldr	r3, [pc, #184]	@ (801ac40 <etharp_raw+0x104>)
 801ab86:	f240 4262 	movw	r2, #1122	@ 0x462
 801ab8a:	4930      	ldr	r1, [pc, #192]	@ (801ac4c <etharp_raw+0x110>)
 801ab8c:	482e      	ldr	r0, [pc, #184]	@ (801ac48 <etharp_raw+0x10c>)
 801ab8e:	f003 fc21 	bl	801e3d4 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801ab92:	69bb      	ldr	r3, [r7, #24]
 801ab94:	685b      	ldr	r3, [r3, #4]
 801ab96:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801ab98:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801ab9a:	4618      	mov	r0, r3
 801ab9c:	f7f6 f88c 	bl	8010cb8 <lwip_htons>
 801aba0:	4603      	mov	r3, r0
 801aba2:	461a      	mov	r2, r3
 801aba4:	697b      	ldr	r3, [r7, #20]
 801aba6:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801aba8:	68fb      	ldr	r3, [r7, #12]
 801abaa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801abae:	2b06      	cmp	r3, #6
 801abb0:	d006      	beq.n	801abc0 <etharp_raw+0x84>
 801abb2:	4b23      	ldr	r3, [pc, #140]	@ (801ac40 <etharp_raw+0x104>)
 801abb4:	f240 4269 	movw	r2, #1129	@ 0x469
 801abb8:	4925      	ldr	r1, [pc, #148]	@ (801ac50 <etharp_raw+0x114>)
 801abba:	4823      	ldr	r0, [pc, #140]	@ (801ac48 <etharp_raw+0x10c>)
 801abbc:	f003 fc0a 	bl	801e3d4 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801abc0:	697b      	ldr	r3, [r7, #20]
 801abc2:	3308      	adds	r3, #8
 801abc4:	2206      	movs	r2, #6
 801abc6:	6839      	ldr	r1, [r7, #0]
 801abc8:	4618      	mov	r0, r3
 801abca:	f003 fcff 	bl	801e5cc <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801abce:	697b      	ldr	r3, [r7, #20]
 801abd0:	3312      	adds	r3, #18
 801abd2:	2206      	movs	r2, #6
 801abd4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801abd6:	4618      	mov	r0, r3
 801abd8:	f003 fcf8 	bl	801e5cc <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801abdc:	697b      	ldr	r3, [r7, #20]
 801abde:	330e      	adds	r3, #14
 801abe0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801abe2:	6812      	ldr	r2, [r2, #0]
 801abe4:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801abe6:	697b      	ldr	r3, [r7, #20]
 801abe8:	3318      	adds	r3, #24
 801abea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801abec:	6812      	ldr	r2, [r2, #0]
 801abee:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801abf0:	697b      	ldr	r3, [r7, #20]
 801abf2:	2200      	movs	r2, #0
 801abf4:	701a      	strb	r2, [r3, #0]
 801abf6:	2200      	movs	r2, #0
 801abf8:	f042 0201 	orr.w	r2, r2, #1
 801abfc:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801abfe:	697b      	ldr	r3, [r7, #20]
 801ac00:	2200      	movs	r2, #0
 801ac02:	f042 0208 	orr.w	r2, r2, #8
 801ac06:	709a      	strb	r2, [r3, #2]
 801ac08:	2200      	movs	r2, #0
 801ac0a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801ac0c:	697b      	ldr	r3, [r7, #20]
 801ac0e:	2206      	movs	r2, #6
 801ac10:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801ac12:	697b      	ldr	r3, [r7, #20]
 801ac14:	2204      	movs	r2, #4
 801ac16:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801ac18:	f640 0306 	movw	r3, #2054	@ 0x806
 801ac1c:	9300      	str	r3, [sp, #0]
 801ac1e:	687b      	ldr	r3, [r7, #4]
 801ac20:	68ba      	ldr	r2, [r7, #8]
 801ac22:	69b9      	ldr	r1, [r7, #24]
 801ac24:	68f8      	ldr	r0, [r7, #12]
 801ac26:	f001 fb87 	bl	801c338 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801ac2a:	69b8      	ldr	r0, [r7, #24]
 801ac2c:	f7f7 fca0 	bl	8012570 <pbuf_free>
  p = NULL;
 801ac30:	2300      	movs	r3, #0
 801ac32:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801ac34:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801ac38:	4618      	mov	r0, r3
 801ac3a:	3720      	adds	r7, #32
 801ac3c:	46bd      	mov	sp, r7
 801ac3e:	bd80      	pop	{r7, pc}
 801ac40:	08024548 	.word	0x08024548
 801ac44:	08024698 	.word	0x08024698
 801ac48:	080245c0 	.word	0x080245c0
 801ac4c:	08024748 	.word	0x08024748
 801ac50:	0802477c 	.word	0x0802477c

0801ac54 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801ac54:	b580      	push	{r7, lr}
 801ac56:	b088      	sub	sp, #32
 801ac58:	af04      	add	r7, sp, #16
 801ac5a:	60f8      	str	r0, [r7, #12]
 801ac5c:	60b9      	str	r1, [r7, #8]
 801ac5e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801ac60:	68fb      	ldr	r3, [r7, #12]
 801ac62:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801ac66:	68fb      	ldr	r3, [r7, #12]
 801ac68:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801ac6c:	68fb      	ldr	r3, [r7, #12]
 801ac6e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801ac70:	2201      	movs	r2, #1
 801ac72:	9203      	str	r2, [sp, #12]
 801ac74:	68ba      	ldr	r2, [r7, #8]
 801ac76:	9202      	str	r2, [sp, #8]
 801ac78:	4a06      	ldr	r2, [pc, #24]	@ (801ac94 <etharp_request_dst+0x40>)
 801ac7a:	9201      	str	r2, [sp, #4]
 801ac7c:	9300      	str	r3, [sp, #0]
 801ac7e:	4603      	mov	r3, r0
 801ac80:	687a      	ldr	r2, [r7, #4]
 801ac82:	68f8      	ldr	r0, [r7, #12]
 801ac84:	f7ff ff5a 	bl	801ab3c <etharp_raw>
 801ac88:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801ac8a:	4618      	mov	r0, r3
 801ac8c:	3710      	adds	r7, #16
 801ac8e:	46bd      	mov	sp, r7
 801ac90:	bd80      	pop	{r7, pc}
 801ac92:	bf00      	nop
 801ac94:	08024dac 	.word	0x08024dac

0801ac98 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801ac98:	b580      	push	{r7, lr}
 801ac9a:	b082      	sub	sp, #8
 801ac9c:	af00      	add	r7, sp, #0
 801ac9e:	6078      	str	r0, [r7, #4]
 801aca0:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801aca2:	4a05      	ldr	r2, [pc, #20]	@ (801acb8 <etharp_request+0x20>)
 801aca4:	6839      	ldr	r1, [r7, #0]
 801aca6:	6878      	ldr	r0, [r7, #4]
 801aca8:	f7ff ffd4 	bl	801ac54 <etharp_request_dst>
 801acac:	4603      	mov	r3, r0
}
 801acae:	4618      	mov	r0, r3
 801acb0:	3708      	adds	r7, #8
 801acb2:	46bd      	mov	sp, r7
 801acb4:	bd80      	pop	{r7, pc}
 801acb6:	bf00      	nop
 801acb8:	08024da4 	.word	0x08024da4

0801acbc <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801acbc:	b580      	push	{r7, lr}
 801acbe:	b08e      	sub	sp, #56	@ 0x38
 801acc0:	af04      	add	r7, sp, #16
 801acc2:	6078      	str	r0, [r7, #4]
 801acc4:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801acc6:	4b79      	ldr	r3, [pc, #484]	@ (801aeac <icmp_input+0x1f0>)
 801acc8:	689b      	ldr	r3, [r3, #8]
 801acca:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801accc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801acce:	781b      	ldrb	r3, [r3, #0]
 801acd0:	f003 030f 	and.w	r3, r3, #15
 801acd4:	b2db      	uxtb	r3, r3
 801acd6:	009b      	lsls	r3, r3, #2
 801acd8:	b2db      	uxtb	r3, r3
 801acda:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801acdc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801acde:	2b13      	cmp	r3, #19
 801ace0:	f240 80cd 	bls.w	801ae7e <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801ace4:	687b      	ldr	r3, [r7, #4]
 801ace6:	895b      	ldrh	r3, [r3, #10]
 801ace8:	2b03      	cmp	r3, #3
 801acea:	f240 80ca 	bls.w	801ae82 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801acee:	687b      	ldr	r3, [r7, #4]
 801acf0:	685b      	ldr	r3, [r3, #4]
 801acf2:	781b      	ldrb	r3, [r3, #0]
 801acf4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801acf8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801acfc:	2b00      	cmp	r3, #0
 801acfe:	f000 80b7 	beq.w	801ae70 <icmp_input+0x1b4>
 801ad02:	2b08      	cmp	r3, #8
 801ad04:	f040 80b7 	bne.w	801ae76 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801ad08:	4b69      	ldr	r3, [pc, #420]	@ (801aeb0 <icmp_input+0x1f4>)
 801ad0a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801ad0c:	4b67      	ldr	r3, [pc, #412]	@ (801aeac <icmp_input+0x1f0>)
 801ad0e:	695b      	ldr	r3, [r3, #20]
 801ad10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801ad14:	2be0      	cmp	r3, #224	@ 0xe0
 801ad16:	f000 80bb 	beq.w	801ae90 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801ad1a:	4b64      	ldr	r3, [pc, #400]	@ (801aeac <icmp_input+0x1f0>)
 801ad1c:	695b      	ldr	r3, [r3, #20]
 801ad1e:	4a63      	ldr	r2, [pc, #396]	@ (801aeac <icmp_input+0x1f0>)
 801ad20:	6812      	ldr	r2, [r2, #0]
 801ad22:	4611      	mov	r1, r2
 801ad24:	4618      	mov	r0, r3
 801ad26:	f000 fbf9 	bl	801b51c <ip4_addr_isbroadcast_u32>
 801ad2a:	4603      	mov	r3, r0
 801ad2c:	2b00      	cmp	r3, #0
 801ad2e:	f040 80b1 	bne.w	801ae94 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801ad32:	687b      	ldr	r3, [r7, #4]
 801ad34:	891b      	ldrh	r3, [r3, #8]
 801ad36:	2b07      	cmp	r3, #7
 801ad38:	f240 80a5 	bls.w	801ae86 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801ad3c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801ad3e:	330e      	adds	r3, #14
 801ad40:	4619      	mov	r1, r3
 801ad42:	6878      	ldr	r0, [r7, #4]
 801ad44:	f7f7 fb4c 	bl	80123e0 <pbuf_add_header>
 801ad48:	4603      	mov	r3, r0
 801ad4a:	2b00      	cmp	r3, #0
 801ad4c:	d04b      	beq.n	801ade6 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801ad4e:	687b      	ldr	r3, [r7, #4]
 801ad50:	891a      	ldrh	r2, [r3, #8]
 801ad52:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801ad54:	4413      	add	r3, r2
 801ad56:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801ad58:	687b      	ldr	r3, [r7, #4]
 801ad5a:	891b      	ldrh	r3, [r3, #8]
 801ad5c:	8b7a      	ldrh	r2, [r7, #26]
 801ad5e:	429a      	cmp	r2, r3
 801ad60:	f0c0 809a 	bcc.w	801ae98 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801ad64:	8b7b      	ldrh	r3, [r7, #26]
 801ad66:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801ad6a:	4619      	mov	r1, r3
 801ad6c:	200e      	movs	r0, #14
 801ad6e:	f7f7 f8e9 	bl	8011f44 <pbuf_alloc>
 801ad72:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801ad74:	697b      	ldr	r3, [r7, #20]
 801ad76:	2b00      	cmp	r3, #0
 801ad78:	f000 8090 	beq.w	801ae9c <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801ad7c:	697b      	ldr	r3, [r7, #20]
 801ad7e:	895b      	ldrh	r3, [r3, #10]
 801ad80:	461a      	mov	r2, r3
 801ad82:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801ad84:	3308      	adds	r3, #8
 801ad86:	429a      	cmp	r2, r3
 801ad88:	d203      	bcs.n	801ad92 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801ad8a:	6978      	ldr	r0, [r7, #20]
 801ad8c:	f7f7 fbf0 	bl	8012570 <pbuf_free>
          goto icmperr;
 801ad90:	e085      	b.n	801ae9e <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801ad92:	697b      	ldr	r3, [r7, #20]
 801ad94:	685b      	ldr	r3, [r3, #4]
 801ad96:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801ad98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801ad9a:	4618      	mov	r0, r3
 801ad9c:	f003 fc16 	bl	801e5cc <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801ada0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801ada2:	4619      	mov	r1, r3
 801ada4:	6978      	ldr	r0, [r7, #20]
 801ada6:	f7f7 fb2b 	bl	8012400 <pbuf_remove_header>
 801adaa:	4603      	mov	r3, r0
 801adac:	2b00      	cmp	r3, #0
 801adae:	d009      	beq.n	801adc4 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801adb0:	4b40      	ldr	r3, [pc, #256]	@ (801aeb4 <icmp_input+0x1f8>)
 801adb2:	22b6      	movs	r2, #182	@ 0xb6
 801adb4:	4940      	ldr	r1, [pc, #256]	@ (801aeb8 <icmp_input+0x1fc>)
 801adb6:	4841      	ldr	r0, [pc, #260]	@ (801aebc <icmp_input+0x200>)
 801adb8:	f003 fb0c 	bl	801e3d4 <iprintf>
          pbuf_free(r);
 801adbc:	6978      	ldr	r0, [r7, #20]
 801adbe:	f7f7 fbd7 	bl	8012570 <pbuf_free>
          goto icmperr;
 801adc2:	e06c      	b.n	801ae9e <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801adc4:	6879      	ldr	r1, [r7, #4]
 801adc6:	6978      	ldr	r0, [r7, #20]
 801adc8:	f7f7 fd06 	bl	80127d8 <pbuf_copy>
 801adcc:	4603      	mov	r3, r0
 801adce:	2b00      	cmp	r3, #0
 801add0:	d003      	beq.n	801adda <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801add2:	6978      	ldr	r0, [r7, #20]
 801add4:	f7f7 fbcc 	bl	8012570 <pbuf_free>
          goto icmperr;
 801add8:	e061      	b.n	801ae9e <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801adda:	6878      	ldr	r0, [r7, #4]
 801addc:	f7f7 fbc8 	bl	8012570 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801ade0:	697b      	ldr	r3, [r7, #20]
 801ade2:	607b      	str	r3, [r7, #4]
 801ade4:	e00f      	b.n	801ae06 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801ade6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801ade8:	330e      	adds	r3, #14
 801adea:	4619      	mov	r1, r3
 801adec:	6878      	ldr	r0, [r7, #4]
 801adee:	f7f7 fb07 	bl	8012400 <pbuf_remove_header>
 801adf2:	4603      	mov	r3, r0
 801adf4:	2b00      	cmp	r3, #0
 801adf6:	d006      	beq.n	801ae06 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801adf8:	4b2e      	ldr	r3, [pc, #184]	@ (801aeb4 <icmp_input+0x1f8>)
 801adfa:	22c7      	movs	r2, #199	@ 0xc7
 801adfc:	4930      	ldr	r1, [pc, #192]	@ (801aec0 <icmp_input+0x204>)
 801adfe:	482f      	ldr	r0, [pc, #188]	@ (801aebc <icmp_input+0x200>)
 801ae00:	f003 fae8 	bl	801e3d4 <iprintf>
          goto icmperr;
 801ae04:	e04b      	b.n	801ae9e <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801ae06:	687b      	ldr	r3, [r7, #4]
 801ae08:	685b      	ldr	r3, [r3, #4]
 801ae0a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801ae0c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801ae0e:	4619      	mov	r1, r3
 801ae10:	6878      	ldr	r0, [r7, #4]
 801ae12:	f7f7 fae5 	bl	80123e0 <pbuf_add_header>
 801ae16:	4603      	mov	r3, r0
 801ae18:	2b00      	cmp	r3, #0
 801ae1a:	d12b      	bne.n	801ae74 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801ae1c:	687b      	ldr	r3, [r7, #4]
 801ae1e:	685b      	ldr	r3, [r3, #4]
 801ae20:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801ae22:	69fb      	ldr	r3, [r7, #28]
 801ae24:	681a      	ldr	r2, [r3, #0]
 801ae26:	68fb      	ldr	r3, [r7, #12]
 801ae28:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801ae2a:	4b20      	ldr	r3, [pc, #128]	@ (801aeac <icmp_input+0x1f0>)
 801ae2c:	691a      	ldr	r2, [r3, #16]
 801ae2e:	68fb      	ldr	r3, [r7, #12]
 801ae30:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801ae32:	693b      	ldr	r3, [r7, #16]
 801ae34:	2200      	movs	r2, #0
 801ae36:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801ae38:	693b      	ldr	r3, [r7, #16]
 801ae3a:	2200      	movs	r2, #0
 801ae3c:	709a      	strb	r2, [r3, #2]
 801ae3e:	2200      	movs	r2, #0
 801ae40:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801ae42:	68fb      	ldr	r3, [r7, #12]
 801ae44:	22ff      	movs	r2, #255	@ 0xff
 801ae46:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801ae48:	68fb      	ldr	r3, [r7, #12]
 801ae4a:	2200      	movs	r2, #0
 801ae4c:	729a      	strb	r2, [r3, #10]
 801ae4e:	2200      	movs	r2, #0
 801ae50:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801ae52:	683b      	ldr	r3, [r7, #0]
 801ae54:	9302      	str	r3, [sp, #8]
 801ae56:	2301      	movs	r3, #1
 801ae58:	9301      	str	r3, [sp, #4]
 801ae5a:	2300      	movs	r3, #0
 801ae5c:	9300      	str	r3, [sp, #0]
 801ae5e:	23ff      	movs	r3, #255	@ 0xff
 801ae60:	2200      	movs	r2, #0
 801ae62:	69f9      	ldr	r1, [r7, #28]
 801ae64:	6878      	ldr	r0, [r7, #4]
 801ae66:	f000 fa81 	bl	801b36c <ip4_output_if>
 801ae6a:	4603      	mov	r3, r0
 801ae6c:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801ae6e:	e001      	b.n	801ae74 <icmp_input+0x1b8>
      break;
 801ae70:	bf00      	nop
 801ae72:	e000      	b.n	801ae76 <icmp_input+0x1ba>
      break;
 801ae74:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801ae76:	6878      	ldr	r0, [r7, #4]
 801ae78:	f7f7 fb7a 	bl	8012570 <pbuf_free>
  return;
 801ae7c:	e013      	b.n	801aea6 <icmp_input+0x1ea>
    goto lenerr;
 801ae7e:	bf00      	nop
 801ae80:	e002      	b.n	801ae88 <icmp_input+0x1cc>
    goto lenerr;
 801ae82:	bf00      	nop
 801ae84:	e000      	b.n	801ae88 <icmp_input+0x1cc>
        goto lenerr;
 801ae86:	bf00      	nop
lenerr:
  pbuf_free(p);
 801ae88:	6878      	ldr	r0, [r7, #4]
 801ae8a:	f7f7 fb71 	bl	8012570 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801ae8e:	e00a      	b.n	801aea6 <icmp_input+0x1ea>
        goto icmperr;
 801ae90:	bf00      	nop
 801ae92:	e004      	b.n	801ae9e <icmp_input+0x1e2>
        goto icmperr;
 801ae94:	bf00      	nop
 801ae96:	e002      	b.n	801ae9e <icmp_input+0x1e2>
          goto icmperr;
 801ae98:	bf00      	nop
 801ae9a:	e000      	b.n	801ae9e <icmp_input+0x1e2>
          goto icmperr;
 801ae9c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801ae9e:	6878      	ldr	r0, [r7, #4]
 801aea0:	f7f7 fb66 	bl	8012570 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801aea4:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801aea6:	3728      	adds	r7, #40	@ 0x28
 801aea8:	46bd      	mov	sp, r7
 801aeaa:	bd80      	pop	{r7, pc}
 801aeac:	2000c1c0 	.word	0x2000c1c0
 801aeb0:	2000c1d4 	.word	0x2000c1d4
 801aeb4:	080247c0 	.word	0x080247c0
 801aeb8:	080247f8 	.word	0x080247f8
 801aebc:	08024830 	.word	0x08024830
 801aec0:	08024858 	.word	0x08024858

0801aec4 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801aec4:	b580      	push	{r7, lr}
 801aec6:	b082      	sub	sp, #8
 801aec8:	af00      	add	r7, sp, #0
 801aeca:	6078      	str	r0, [r7, #4]
 801aecc:	460b      	mov	r3, r1
 801aece:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801aed0:	78fb      	ldrb	r3, [r7, #3]
 801aed2:	461a      	mov	r2, r3
 801aed4:	2103      	movs	r1, #3
 801aed6:	6878      	ldr	r0, [r7, #4]
 801aed8:	f000 f814 	bl	801af04 <icmp_send_response>
}
 801aedc:	bf00      	nop
 801aede:	3708      	adds	r7, #8
 801aee0:	46bd      	mov	sp, r7
 801aee2:	bd80      	pop	{r7, pc}

0801aee4 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801aee4:	b580      	push	{r7, lr}
 801aee6:	b082      	sub	sp, #8
 801aee8:	af00      	add	r7, sp, #0
 801aeea:	6078      	str	r0, [r7, #4]
 801aeec:	460b      	mov	r3, r1
 801aeee:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801aef0:	78fb      	ldrb	r3, [r7, #3]
 801aef2:	461a      	mov	r2, r3
 801aef4:	210b      	movs	r1, #11
 801aef6:	6878      	ldr	r0, [r7, #4]
 801aef8:	f000 f804 	bl	801af04 <icmp_send_response>
}
 801aefc:	bf00      	nop
 801aefe:	3708      	adds	r7, #8
 801af00:	46bd      	mov	sp, r7
 801af02:	bd80      	pop	{r7, pc}

0801af04 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801af04:	b580      	push	{r7, lr}
 801af06:	b08c      	sub	sp, #48	@ 0x30
 801af08:	af04      	add	r7, sp, #16
 801af0a:	6078      	str	r0, [r7, #4]
 801af0c:	460b      	mov	r3, r1
 801af0e:	70fb      	strb	r3, [r7, #3]
 801af10:	4613      	mov	r3, r2
 801af12:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801af14:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801af18:	2124      	movs	r1, #36	@ 0x24
 801af1a:	2022      	movs	r0, #34	@ 0x22
 801af1c:	f7f7 f812 	bl	8011f44 <pbuf_alloc>
 801af20:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801af22:	69fb      	ldr	r3, [r7, #28]
 801af24:	2b00      	cmp	r3, #0
 801af26:	d04c      	beq.n	801afc2 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801af28:	69fb      	ldr	r3, [r7, #28]
 801af2a:	895b      	ldrh	r3, [r3, #10]
 801af2c:	2b23      	cmp	r3, #35	@ 0x23
 801af2e:	d806      	bhi.n	801af3e <icmp_send_response+0x3a>
 801af30:	4b26      	ldr	r3, [pc, #152]	@ (801afcc <icmp_send_response+0xc8>)
 801af32:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801af36:	4926      	ldr	r1, [pc, #152]	@ (801afd0 <icmp_send_response+0xcc>)
 801af38:	4826      	ldr	r0, [pc, #152]	@ (801afd4 <icmp_send_response+0xd0>)
 801af3a:	f003 fa4b 	bl	801e3d4 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801af3e:	687b      	ldr	r3, [r7, #4]
 801af40:	685b      	ldr	r3, [r3, #4]
 801af42:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801af44:	69fb      	ldr	r3, [r7, #28]
 801af46:	685b      	ldr	r3, [r3, #4]
 801af48:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801af4a:	697b      	ldr	r3, [r7, #20]
 801af4c:	78fa      	ldrb	r2, [r7, #3]
 801af4e:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801af50:	697b      	ldr	r3, [r7, #20]
 801af52:	78ba      	ldrb	r2, [r7, #2]
 801af54:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801af56:	697b      	ldr	r3, [r7, #20]
 801af58:	2200      	movs	r2, #0
 801af5a:	711a      	strb	r2, [r3, #4]
 801af5c:	2200      	movs	r2, #0
 801af5e:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801af60:	697b      	ldr	r3, [r7, #20]
 801af62:	2200      	movs	r2, #0
 801af64:	719a      	strb	r2, [r3, #6]
 801af66:	2200      	movs	r2, #0
 801af68:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801af6a:	69fb      	ldr	r3, [r7, #28]
 801af6c:	685b      	ldr	r3, [r3, #4]
 801af6e:	f103 0008 	add.w	r0, r3, #8
 801af72:	687b      	ldr	r3, [r7, #4]
 801af74:	685b      	ldr	r3, [r3, #4]
 801af76:	221c      	movs	r2, #28
 801af78:	4619      	mov	r1, r3
 801af7a:	f003 fb27 	bl	801e5cc <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801af7e:	69bb      	ldr	r3, [r7, #24]
 801af80:	68db      	ldr	r3, [r3, #12]
 801af82:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801af84:	f107 030c 	add.w	r3, r7, #12
 801af88:	4618      	mov	r0, r3
 801af8a:	f000 f825 	bl	801afd8 <ip4_route>
 801af8e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801af90:	693b      	ldr	r3, [r7, #16]
 801af92:	2b00      	cmp	r3, #0
 801af94:	d011      	beq.n	801afba <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801af96:	697b      	ldr	r3, [r7, #20]
 801af98:	2200      	movs	r2, #0
 801af9a:	709a      	strb	r2, [r3, #2]
 801af9c:	2200      	movs	r2, #0
 801af9e:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801afa0:	f107 020c 	add.w	r2, r7, #12
 801afa4:	693b      	ldr	r3, [r7, #16]
 801afa6:	9302      	str	r3, [sp, #8]
 801afa8:	2301      	movs	r3, #1
 801afaa:	9301      	str	r3, [sp, #4]
 801afac:	2300      	movs	r3, #0
 801afae:	9300      	str	r3, [sp, #0]
 801afb0:	23ff      	movs	r3, #255	@ 0xff
 801afb2:	2100      	movs	r1, #0
 801afb4:	69f8      	ldr	r0, [r7, #28]
 801afb6:	f000 f9d9 	bl	801b36c <ip4_output_if>
  }
  pbuf_free(q);
 801afba:	69f8      	ldr	r0, [r7, #28]
 801afbc:	f7f7 fad8 	bl	8012570 <pbuf_free>
 801afc0:	e000      	b.n	801afc4 <icmp_send_response+0xc0>
    return;
 801afc2:	bf00      	nop
}
 801afc4:	3720      	adds	r7, #32
 801afc6:	46bd      	mov	sp, r7
 801afc8:	bd80      	pop	{r7, pc}
 801afca:	bf00      	nop
 801afcc:	080247c0 	.word	0x080247c0
 801afd0:	0802488c 	.word	0x0802488c
 801afd4:	08024830 	.word	0x08024830

0801afd8 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801afd8:	b480      	push	{r7}
 801afda:	b085      	sub	sp, #20
 801afdc:	af00      	add	r7, sp, #0
 801afde:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801afe0:	4b33      	ldr	r3, [pc, #204]	@ (801b0b0 <ip4_route+0xd8>)
 801afe2:	681b      	ldr	r3, [r3, #0]
 801afe4:	60fb      	str	r3, [r7, #12]
 801afe6:	e036      	b.n	801b056 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801afe8:	68fb      	ldr	r3, [r7, #12]
 801afea:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801afee:	f003 0301 	and.w	r3, r3, #1
 801aff2:	b2db      	uxtb	r3, r3
 801aff4:	2b00      	cmp	r3, #0
 801aff6:	d02b      	beq.n	801b050 <ip4_route+0x78>
 801aff8:	68fb      	ldr	r3, [r7, #12]
 801affa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801affe:	089b      	lsrs	r3, r3, #2
 801b000:	f003 0301 	and.w	r3, r3, #1
 801b004:	b2db      	uxtb	r3, r3
 801b006:	2b00      	cmp	r3, #0
 801b008:	d022      	beq.n	801b050 <ip4_route+0x78>
 801b00a:	68fb      	ldr	r3, [r7, #12]
 801b00c:	3304      	adds	r3, #4
 801b00e:	681b      	ldr	r3, [r3, #0]
 801b010:	2b00      	cmp	r3, #0
 801b012:	d01d      	beq.n	801b050 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801b014:	687b      	ldr	r3, [r7, #4]
 801b016:	681a      	ldr	r2, [r3, #0]
 801b018:	68fb      	ldr	r3, [r7, #12]
 801b01a:	3304      	adds	r3, #4
 801b01c:	681b      	ldr	r3, [r3, #0]
 801b01e:	405a      	eors	r2, r3
 801b020:	68fb      	ldr	r3, [r7, #12]
 801b022:	3308      	adds	r3, #8
 801b024:	681b      	ldr	r3, [r3, #0]
 801b026:	4013      	ands	r3, r2
 801b028:	2b00      	cmp	r3, #0
 801b02a:	d101      	bne.n	801b030 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801b02c:	68fb      	ldr	r3, [r7, #12]
 801b02e:	e038      	b.n	801b0a2 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801b030:	68fb      	ldr	r3, [r7, #12]
 801b032:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b036:	f003 0302 	and.w	r3, r3, #2
 801b03a:	2b00      	cmp	r3, #0
 801b03c:	d108      	bne.n	801b050 <ip4_route+0x78>
 801b03e:	687b      	ldr	r3, [r7, #4]
 801b040:	681a      	ldr	r2, [r3, #0]
 801b042:	68fb      	ldr	r3, [r7, #12]
 801b044:	330c      	adds	r3, #12
 801b046:	681b      	ldr	r3, [r3, #0]
 801b048:	429a      	cmp	r2, r3
 801b04a:	d101      	bne.n	801b050 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801b04c:	68fb      	ldr	r3, [r7, #12]
 801b04e:	e028      	b.n	801b0a2 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801b050:	68fb      	ldr	r3, [r7, #12]
 801b052:	681b      	ldr	r3, [r3, #0]
 801b054:	60fb      	str	r3, [r7, #12]
 801b056:	68fb      	ldr	r3, [r7, #12]
 801b058:	2b00      	cmp	r3, #0
 801b05a:	d1c5      	bne.n	801afe8 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801b05c:	4b15      	ldr	r3, [pc, #84]	@ (801b0b4 <ip4_route+0xdc>)
 801b05e:	681b      	ldr	r3, [r3, #0]
 801b060:	2b00      	cmp	r3, #0
 801b062:	d01a      	beq.n	801b09a <ip4_route+0xc2>
 801b064:	4b13      	ldr	r3, [pc, #76]	@ (801b0b4 <ip4_route+0xdc>)
 801b066:	681b      	ldr	r3, [r3, #0]
 801b068:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b06c:	f003 0301 	and.w	r3, r3, #1
 801b070:	2b00      	cmp	r3, #0
 801b072:	d012      	beq.n	801b09a <ip4_route+0xc2>
 801b074:	4b0f      	ldr	r3, [pc, #60]	@ (801b0b4 <ip4_route+0xdc>)
 801b076:	681b      	ldr	r3, [r3, #0]
 801b078:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b07c:	f003 0304 	and.w	r3, r3, #4
 801b080:	2b00      	cmp	r3, #0
 801b082:	d00a      	beq.n	801b09a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801b084:	4b0b      	ldr	r3, [pc, #44]	@ (801b0b4 <ip4_route+0xdc>)
 801b086:	681b      	ldr	r3, [r3, #0]
 801b088:	3304      	adds	r3, #4
 801b08a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801b08c:	2b00      	cmp	r3, #0
 801b08e:	d004      	beq.n	801b09a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801b090:	687b      	ldr	r3, [r7, #4]
 801b092:	681b      	ldr	r3, [r3, #0]
 801b094:	b2db      	uxtb	r3, r3
 801b096:	2b7f      	cmp	r3, #127	@ 0x7f
 801b098:	d101      	bne.n	801b09e <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801b09a:	2300      	movs	r3, #0
 801b09c:	e001      	b.n	801b0a2 <ip4_route+0xca>
  }

  return netif_default;
 801b09e:	4b05      	ldr	r3, [pc, #20]	@ (801b0b4 <ip4_route+0xdc>)
 801b0a0:	681b      	ldr	r3, [r3, #0]
}
 801b0a2:	4618      	mov	r0, r3
 801b0a4:	3714      	adds	r7, #20
 801b0a6:	46bd      	mov	sp, r7
 801b0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b0ac:	4770      	bx	lr
 801b0ae:	bf00      	nop
 801b0b0:	2000f32c 	.word	0x2000f32c
 801b0b4:	2000f330 	.word	0x2000f330

0801b0b8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801b0b8:	b580      	push	{r7, lr}
 801b0ba:	b082      	sub	sp, #8
 801b0bc:	af00      	add	r7, sp, #0
 801b0be:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801b0c0:	687b      	ldr	r3, [r7, #4]
 801b0c2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b0c6:	f003 0301 	and.w	r3, r3, #1
 801b0ca:	b2db      	uxtb	r3, r3
 801b0cc:	2b00      	cmp	r3, #0
 801b0ce:	d016      	beq.n	801b0fe <ip4_input_accept+0x46>
 801b0d0:	687b      	ldr	r3, [r7, #4]
 801b0d2:	3304      	adds	r3, #4
 801b0d4:	681b      	ldr	r3, [r3, #0]
 801b0d6:	2b00      	cmp	r3, #0
 801b0d8:	d011      	beq.n	801b0fe <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801b0da:	4b0b      	ldr	r3, [pc, #44]	@ (801b108 <ip4_input_accept+0x50>)
 801b0dc:	695a      	ldr	r2, [r3, #20]
 801b0de:	687b      	ldr	r3, [r7, #4]
 801b0e0:	3304      	adds	r3, #4
 801b0e2:	681b      	ldr	r3, [r3, #0]
 801b0e4:	429a      	cmp	r2, r3
 801b0e6:	d008      	beq.n	801b0fa <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801b0e8:	4b07      	ldr	r3, [pc, #28]	@ (801b108 <ip4_input_accept+0x50>)
 801b0ea:	695b      	ldr	r3, [r3, #20]
 801b0ec:	6879      	ldr	r1, [r7, #4]
 801b0ee:	4618      	mov	r0, r3
 801b0f0:	f000 fa14 	bl	801b51c <ip4_addr_isbroadcast_u32>
 801b0f4:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801b0f6:	2b00      	cmp	r3, #0
 801b0f8:	d001      	beq.n	801b0fe <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801b0fa:	2301      	movs	r3, #1
 801b0fc:	e000      	b.n	801b100 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801b0fe:	2300      	movs	r3, #0
}
 801b100:	4618      	mov	r0, r3
 801b102:	3708      	adds	r7, #8
 801b104:	46bd      	mov	sp, r7
 801b106:	bd80      	pop	{r7, pc}
 801b108:	2000c1c0 	.word	0x2000c1c0

0801b10c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801b10c:	b580      	push	{r7, lr}
 801b10e:	b086      	sub	sp, #24
 801b110:	af00      	add	r7, sp, #0
 801b112:	6078      	str	r0, [r7, #4]
 801b114:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801b116:	687b      	ldr	r3, [r7, #4]
 801b118:	685b      	ldr	r3, [r3, #4]
 801b11a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801b11c:	697b      	ldr	r3, [r7, #20]
 801b11e:	781b      	ldrb	r3, [r3, #0]
 801b120:	091b      	lsrs	r3, r3, #4
 801b122:	b2db      	uxtb	r3, r3
 801b124:	2b04      	cmp	r3, #4
 801b126:	d004      	beq.n	801b132 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801b128:	6878      	ldr	r0, [r7, #4]
 801b12a:	f7f7 fa21 	bl	8012570 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801b12e:	2300      	movs	r3, #0
 801b130:	e113      	b.n	801b35a <ip4_input+0x24e>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801b132:	697b      	ldr	r3, [r7, #20]
 801b134:	781b      	ldrb	r3, [r3, #0]
 801b136:	f003 030f 	and.w	r3, r3, #15
 801b13a:	b2db      	uxtb	r3, r3
 801b13c:	009b      	lsls	r3, r3, #2
 801b13e:	b2db      	uxtb	r3, r3
 801b140:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801b142:	697b      	ldr	r3, [r7, #20]
 801b144:	885b      	ldrh	r3, [r3, #2]
 801b146:	b29b      	uxth	r3, r3
 801b148:	4618      	mov	r0, r3
 801b14a:	f7f5 fdb5 	bl	8010cb8 <lwip_htons>
 801b14e:	4603      	mov	r3, r0
 801b150:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801b152:	687b      	ldr	r3, [r7, #4]
 801b154:	891b      	ldrh	r3, [r3, #8]
 801b156:	89ba      	ldrh	r2, [r7, #12]
 801b158:	429a      	cmp	r2, r3
 801b15a:	d204      	bcs.n	801b166 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801b15c:	89bb      	ldrh	r3, [r7, #12]
 801b15e:	4619      	mov	r1, r3
 801b160:	6878      	ldr	r0, [r7, #4]
 801b162:	f7f7 f84d 	bl	8012200 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801b166:	687b      	ldr	r3, [r7, #4]
 801b168:	895b      	ldrh	r3, [r3, #10]
 801b16a:	89fa      	ldrh	r2, [r7, #14]
 801b16c:	429a      	cmp	r2, r3
 801b16e:	d807      	bhi.n	801b180 <ip4_input+0x74>
 801b170:	687b      	ldr	r3, [r7, #4]
 801b172:	891b      	ldrh	r3, [r3, #8]
 801b174:	89ba      	ldrh	r2, [r7, #12]
 801b176:	429a      	cmp	r2, r3
 801b178:	d802      	bhi.n	801b180 <ip4_input+0x74>
 801b17a:	89fb      	ldrh	r3, [r7, #14]
 801b17c:	2b13      	cmp	r3, #19
 801b17e:	d804      	bhi.n	801b18a <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801b180:	6878      	ldr	r0, [r7, #4]
 801b182:	f7f7 f9f5 	bl	8012570 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801b186:	2300      	movs	r3, #0
 801b188:	e0e7      	b.n	801b35a <ip4_input+0x24e>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801b18a:	697b      	ldr	r3, [r7, #20]
 801b18c:	691b      	ldr	r3, [r3, #16]
 801b18e:	4a75      	ldr	r2, [pc, #468]	@ (801b364 <ip4_input+0x258>)
 801b190:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801b192:	697b      	ldr	r3, [r7, #20]
 801b194:	68db      	ldr	r3, [r3, #12]
 801b196:	4a73      	ldr	r2, [pc, #460]	@ (801b364 <ip4_input+0x258>)
 801b198:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b19a:	4b72      	ldr	r3, [pc, #456]	@ (801b364 <ip4_input+0x258>)
 801b19c:	695b      	ldr	r3, [r3, #20]
 801b19e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b1a2:	2be0      	cmp	r3, #224	@ 0xe0
 801b1a4:	d112      	bne.n	801b1cc <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801b1a6:	683b      	ldr	r3, [r7, #0]
 801b1a8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b1ac:	f003 0301 	and.w	r3, r3, #1
 801b1b0:	b2db      	uxtb	r3, r3
 801b1b2:	2b00      	cmp	r3, #0
 801b1b4:	d007      	beq.n	801b1c6 <ip4_input+0xba>
 801b1b6:	683b      	ldr	r3, [r7, #0]
 801b1b8:	3304      	adds	r3, #4
 801b1ba:	681b      	ldr	r3, [r3, #0]
 801b1bc:	2b00      	cmp	r3, #0
 801b1be:	d002      	beq.n	801b1c6 <ip4_input+0xba>
      netif = inp;
 801b1c0:	683b      	ldr	r3, [r7, #0]
 801b1c2:	613b      	str	r3, [r7, #16]
 801b1c4:	e02a      	b.n	801b21c <ip4_input+0x110>
    } else {
      netif = NULL;
 801b1c6:	2300      	movs	r3, #0
 801b1c8:	613b      	str	r3, [r7, #16]
 801b1ca:	e027      	b.n	801b21c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801b1cc:	6838      	ldr	r0, [r7, #0]
 801b1ce:	f7ff ff73 	bl	801b0b8 <ip4_input_accept>
 801b1d2:	4603      	mov	r3, r0
 801b1d4:	2b00      	cmp	r3, #0
 801b1d6:	d002      	beq.n	801b1de <ip4_input+0xd2>
      netif = inp;
 801b1d8:	683b      	ldr	r3, [r7, #0]
 801b1da:	613b      	str	r3, [r7, #16]
 801b1dc:	e01e      	b.n	801b21c <ip4_input+0x110>
    } else {
      netif = NULL;
 801b1de:	2300      	movs	r3, #0
 801b1e0:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801b1e2:	4b60      	ldr	r3, [pc, #384]	@ (801b364 <ip4_input+0x258>)
 801b1e4:	695b      	ldr	r3, [r3, #20]
 801b1e6:	b2db      	uxtb	r3, r3
 801b1e8:	2b7f      	cmp	r3, #127	@ 0x7f
 801b1ea:	d017      	beq.n	801b21c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801b1ec:	4b5e      	ldr	r3, [pc, #376]	@ (801b368 <ip4_input+0x25c>)
 801b1ee:	681b      	ldr	r3, [r3, #0]
 801b1f0:	613b      	str	r3, [r7, #16]
 801b1f2:	e00e      	b.n	801b212 <ip4_input+0x106>
          if (netif == inp) {
 801b1f4:	693a      	ldr	r2, [r7, #16]
 801b1f6:	683b      	ldr	r3, [r7, #0]
 801b1f8:	429a      	cmp	r2, r3
 801b1fa:	d006      	beq.n	801b20a <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801b1fc:	6938      	ldr	r0, [r7, #16]
 801b1fe:	f7ff ff5b 	bl	801b0b8 <ip4_input_accept>
 801b202:	4603      	mov	r3, r0
 801b204:	2b00      	cmp	r3, #0
 801b206:	d108      	bne.n	801b21a <ip4_input+0x10e>
 801b208:	e000      	b.n	801b20c <ip4_input+0x100>
            continue;
 801b20a:	bf00      	nop
        NETIF_FOREACH(netif) {
 801b20c:	693b      	ldr	r3, [r7, #16]
 801b20e:	681b      	ldr	r3, [r3, #0]
 801b210:	613b      	str	r3, [r7, #16]
 801b212:	693b      	ldr	r3, [r7, #16]
 801b214:	2b00      	cmp	r3, #0
 801b216:	d1ed      	bne.n	801b1f4 <ip4_input+0xe8>
 801b218:	e000      	b.n	801b21c <ip4_input+0x110>
            break;
 801b21a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801b21c:	4b51      	ldr	r3, [pc, #324]	@ (801b364 <ip4_input+0x258>)
 801b21e:	691b      	ldr	r3, [r3, #16]
 801b220:	6839      	ldr	r1, [r7, #0]
 801b222:	4618      	mov	r0, r3
 801b224:	f000 f97a 	bl	801b51c <ip4_addr_isbroadcast_u32>
 801b228:	4603      	mov	r3, r0
 801b22a:	2b00      	cmp	r3, #0
 801b22c:	d105      	bne.n	801b23a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801b22e:	4b4d      	ldr	r3, [pc, #308]	@ (801b364 <ip4_input+0x258>)
 801b230:	691b      	ldr	r3, [r3, #16]
 801b232:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801b236:	2be0      	cmp	r3, #224	@ 0xe0
 801b238:	d104      	bne.n	801b244 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801b23a:	6878      	ldr	r0, [r7, #4]
 801b23c:	f7f7 f998 	bl	8012570 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801b240:	2300      	movs	r3, #0
 801b242:	e08a      	b.n	801b35a <ip4_input+0x24e>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801b244:	693b      	ldr	r3, [r7, #16]
 801b246:	2b00      	cmp	r3, #0
 801b248:	d104      	bne.n	801b254 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801b24a:	6878      	ldr	r0, [r7, #4]
 801b24c:	f7f7 f990 	bl	8012570 <pbuf_free>
    return ERR_OK;
 801b250:	2300      	movs	r3, #0
 801b252:	e082      	b.n	801b35a <ip4_input+0x24e>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801b254:	697b      	ldr	r3, [r7, #20]
 801b256:	88db      	ldrh	r3, [r3, #6]
 801b258:	b29b      	uxth	r3, r3
 801b25a:	461a      	mov	r2, r3
 801b25c:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801b260:	4013      	ands	r3, r2
 801b262:	2b00      	cmp	r3, #0
 801b264:	d00b      	beq.n	801b27e <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801b266:	6878      	ldr	r0, [r7, #4]
 801b268:	f000 fc9e 	bl	801bba8 <ip4_reass>
 801b26c:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801b26e:	687b      	ldr	r3, [r7, #4]
 801b270:	2b00      	cmp	r3, #0
 801b272:	d101      	bne.n	801b278 <ip4_input+0x16c>
      return ERR_OK;
 801b274:	2300      	movs	r3, #0
 801b276:	e070      	b.n	801b35a <ip4_input+0x24e>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801b278:	687b      	ldr	r3, [r7, #4]
 801b27a:	685b      	ldr	r3, [r3, #4]
 801b27c:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801b27e:	4a39      	ldr	r2, [pc, #228]	@ (801b364 <ip4_input+0x258>)
 801b280:	693b      	ldr	r3, [r7, #16]
 801b282:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801b284:	4a37      	ldr	r2, [pc, #220]	@ (801b364 <ip4_input+0x258>)
 801b286:	683b      	ldr	r3, [r7, #0]
 801b288:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801b28a:	4a36      	ldr	r2, [pc, #216]	@ (801b364 <ip4_input+0x258>)
 801b28c:	697b      	ldr	r3, [r7, #20]
 801b28e:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801b290:	697b      	ldr	r3, [r7, #20]
 801b292:	781b      	ldrb	r3, [r3, #0]
 801b294:	f003 030f 	and.w	r3, r3, #15
 801b298:	b2db      	uxtb	r3, r3
 801b29a:	009b      	lsls	r3, r3, #2
 801b29c:	b2db      	uxtb	r3, r3
 801b29e:	461a      	mov	r2, r3
 801b2a0:	4b30      	ldr	r3, [pc, #192]	@ (801b364 <ip4_input+0x258>)
 801b2a2:	819a      	strh	r2, [r3, #12]

#if LWIP_RAW
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
 801b2a4:	6839      	ldr	r1, [r7, #0]
 801b2a6:	6878      	ldr	r0, [r7, #4]
 801b2a8:	f7f7 fc46 	bl	8012b38 <raw_input>
 801b2ac:	4603      	mov	r3, r0
 801b2ae:	72fb      	strb	r3, [r7, #11]
  if (raw_status != RAW_INPUT_EATEN)
 801b2b0:	7afb      	ldrb	r3, [r7, #11]
 801b2b2:	2b01      	cmp	r3, #1
 801b2b4:	d03e      	beq.n	801b334 <ip4_input+0x228>
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801b2b6:	89fb      	ldrh	r3, [r7, #14]
 801b2b8:	4619      	mov	r1, r3
 801b2ba:	6878      	ldr	r0, [r7, #4]
 801b2bc:	f7f7 f8a0 	bl	8012400 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801b2c0:	697b      	ldr	r3, [r7, #20]
 801b2c2:	7a5b      	ldrb	r3, [r3, #9]
 801b2c4:	2b11      	cmp	r3, #17
 801b2c6:	d006      	beq.n	801b2d6 <ip4_input+0x1ca>
 801b2c8:	2b11      	cmp	r3, #17
 801b2ca:	dc13      	bgt.n	801b2f4 <ip4_input+0x1e8>
 801b2cc:	2b01      	cmp	r3, #1
 801b2ce:	d00c      	beq.n	801b2ea <ip4_input+0x1de>
 801b2d0:	2b06      	cmp	r3, #6
 801b2d2:	d005      	beq.n	801b2e0 <ip4_input+0x1d4>
 801b2d4:	e00e      	b.n	801b2f4 <ip4_input+0x1e8>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801b2d6:	6839      	ldr	r1, [r7, #0]
 801b2d8:	6878      	ldr	r0, [r7, #4]
 801b2da:	f7fe f94d 	bl	8019578 <udp_input>
        break;
 801b2de:	e029      	b.n	801b334 <ip4_input+0x228>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801b2e0:	6839      	ldr	r1, [r7, #0]
 801b2e2:	6878      	ldr	r0, [r7, #4]
 801b2e4:	f7f9 fd0c 	bl	8014d00 <tcp_input>
        break;
 801b2e8:	e024      	b.n	801b334 <ip4_input+0x228>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801b2ea:	6839      	ldr	r1, [r7, #0]
 801b2ec:	6878      	ldr	r0, [r7, #4]
 801b2ee:	f7ff fce5 	bl	801acbc <icmp_input>
        break;
 801b2f2:	e01f      	b.n	801b334 <ip4_input+0x228>
        igmp_input(p, inp, ip4_current_dest_addr());
        break;
#endif /* LWIP_IGMP */
      default:
#if LWIP_RAW
        if (raw_status == RAW_INPUT_DELIVERED) {
 801b2f4:	7afb      	ldrb	r3, [r7, #11]
 801b2f6:	2b02      	cmp	r3, #2
 801b2f8:	d018      	beq.n	801b32c <ip4_input+0x220>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801b2fa:	4b1a      	ldr	r3, [pc, #104]	@ (801b364 <ip4_input+0x258>)
 801b2fc:	695b      	ldr	r3, [r3, #20]
 801b2fe:	6939      	ldr	r1, [r7, #16]
 801b300:	4618      	mov	r0, r3
 801b302:	f000 f90b 	bl	801b51c <ip4_addr_isbroadcast_u32>
 801b306:	4603      	mov	r3, r0
 801b308:	2b00      	cmp	r3, #0
 801b30a:	d10f      	bne.n	801b32c <ip4_input+0x220>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b30c:	4b15      	ldr	r3, [pc, #84]	@ (801b364 <ip4_input+0x258>)
 801b30e:	695b      	ldr	r3, [r3, #20]
 801b310:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801b314:	2be0      	cmp	r3, #224	@ 0xe0
 801b316:	d009      	beq.n	801b32c <ip4_input+0x220>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801b318:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801b31c:	4619      	mov	r1, r3
 801b31e:	6878      	ldr	r0, [r7, #4]
 801b320:	f7f7 f8e1 	bl	80124e6 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801b324:	2102      	movs	r1, #2
 801b326:	6878      	ldr	r0, [r7, #4]
 801b328:	f7ff fdcc 	bl	801aec4 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801b32c:	6878      	ldr	r0, [r7, #4]
 801b32e:	f7f7 f91f 	bl	8012570 <pbuf_free>
        break;
 801b332:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801b334:	4b0b      	ldr	r3, [pc, #44]	@ (801b364 <ip4_input+0x258>)
 801b336:	2200      	movs	r2, #0
 801b338:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801b33a:	4b0a      	ldr	r3, [pc, #40]	@ (801b364 <ip4_input+0x258>)
 801b33c:	2200      	movs	r2, #0
 801b33e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801b340:	4b08      	ldr	r3, [pc, #32]	@ (801b364 <ip4_input+0x258>)
 801b342:	2200      	movs	r2, #0
 801b344:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801b346:	4b07      	ldr	r3, [pc, #28]	@ (801b364 <ip4_input+0x258>)
 801b348:	2200      	movs	r2, #0
 801b34a:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801b34c:	4b05      	ldr	r3, [pc, #20]	@ (801b364 <ip4_input+0x258>)
 801b34e:	2200      	movs	r2, #0
 801b350:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801b352:	4b04      	ldr	r3, [pc, #16]	@ (801b364 <ip4_input+0x258>)
 801b354:	2200      	movs	r2, #0
 801b356:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801b358:	2300      	movs	r3, #0
}
 801b35a:	4618      	mov	r0, r3
 801b35c:	3718      	adds	r7, #24
 801b35e:	46bd      	mov	sp, r7
 801b360:	bd80      	pop	{r7, pc}
 801b362:	bf00      	nop
 801b364:	2000c1c0 	.word	0x2000c1c0
 801b368:	2000f32c 	.word	0x2000f32c

0801b36c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801b36c:	b580      	push	{r7, lr}
 801b36e:	b08a      	sub	sp, #40	@ 0x28
 801b370:	af04      	add	r7, sp, #16
 801b372:	60f8      	str	r0, [r7, #12]
 801b374:	60b9      	str	r1, [r7, #8]
 801b376:	607a      	str	r2, [r7, #4]
 801b378:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801b37a:	68bb      	ldr	r3, [r7, #8]
 801b37c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801b37e:	687b      	ldr	r3, [r7, #4]
 801b380:	2b00      	cmp	r3, #0
 801b382:	d009      	beq.n	801b398 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801b384:	68bb      	ldr	r3, [r7, #8]
 801b386:	2b00      	cmp	r3, #0
 801b388:	d003      	beq.n	801b392 <ip4_output_if+0x26>
 801b38a:	68bb      	ldr	r3, [r7, #8]
 801b38c:	681b      	ldr	r3, [r3, #0]
 801b38e:	2b00      	cmp	r3, #0
 801b390:	d102      	bne.n	801b398 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801b392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b394:	3304      	adds	r3, #4
 801b396:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801b398:	78fa      	ldrb	r2, [r7, #3]
 801b39a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b39c:	9302      	str	r3, [sp, #8]
 801b39e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801b3a2:	9301      	str	r3, [sp, #4]
 801b3a4:	f897 3020 	ldrb.w	r3, [r7, #32]
 801b3a8:	9300      	str	r3, [sp, #0]
 801b3aa:	4613      	mov	r3, r2
 801b3ac:	687a      	ldr	r2, [r7, #4]
 801b3ae:	6979      	ldr	r1, [r7, #20]
 801b3b0:	68f8      	ldr	r0, [r7, #12]
 801b3b2:	f000 f805 	bl	801b3c0 <ip4_output_if_src>
 801b3b6:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801b3b8:	4618      	mov	r0, r3
 801b3ba:	3718      	adds	r7, #24
 801b3bc:	46bd      	mov	sp, r7
 801b3be:	bd80      	pop	{r7, pc}

0801b3c0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801b3c0:	b580      	push	{r7, lr}
 801b3c2:	b088      	sub	sp, #32
 801b3c4:	af00      	add	r7, sp, #0
 801b3c6:	60f8      	str	r0, [r7, #12]
 801b3c8:	60b9      	str	r1, [r7, #8]
 801b3ca:	607a      	str	r2, [r7, #4]
 801b3cc:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801b3ce:	68fb      	ldr	r3, [r7, #12]
 801b3d0:	7b9b      	ldrb	r3, [r3, #14]
 801b3d2:	2b01      	cmp	r3, #1
 801b3d4:	d006      	beq.n	801b3e4 <ip4_output_if_src+0x24>
 801b3d6:	4b4b      	ldr	r3, [pc, #300]	@ (801b504 <ip4_output_if_src+0x144>)
 801b3d8:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801b3dc:	494a      	ldr	r1, [pc, #296]	@ (801b508 <ip4_output_if_src+0x148>)
 801b3de:	484b      	ldr	r0, [pc, #300]	@ (801b50c <ip4_output_if_src+0x14c>)
 801b3e0:	f002 fff8 	bl	801e3d4 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801b3e4:	687b      	ldr	r3, [r7, #4]
 801b3e6:	2b00      	cmp	r3, #0
 801b3e8:	d060      	beq.n	801b4ac <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801b3ea:	2314      	movs	r3, #20
 801b3ec:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801b3ee:	2114      	movs	r1, #20
 801b3f0:	68f8      	ldr	r0, [r7, #12]
 801b3f2:	f7f6 fff5 	bl	80123e0 <pbuf_add_header>
 801b3f6:	4603      	mov	r3, r0
 801b3f8:	2b00      	cmp	r3, #0
 801b3fa:	d002      	beq.n	801b402 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801b3fc:	f06f 0301 	mvn.w	r3, #1
 801b400:	e07c      	b.n	801b4fc <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801b402:	68fb      	ldr	r3, [r7, #12]
 801b404:	685b      	ldr	r3, [r3, #4]
 801b406:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801b408:	68fb      	ldr	r3, [r7, #12]
 801b40a:	895b      	ldrh	r3, [r3, #10]
 801b40c:	2b13      	cmp	r3, #19
 801b40e:	d806      	bhi.n	801b41e <ip4_output_if_src+0x5e>
 801b410:	4b3c      	ldr	r3, [pc, #240]	@ (801b504 <ip4_output_if_src+0x144>)
 801b412:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801b416:	493e      	ldr	r1, [pc, #248]	@ (801b510 <ip4_output_if_src+0x150>)
 801b418:	483c      	ldr	r0, [pc, #240]	@ (801b50c <ip4_output_if_src+0x14c>)
 801b41a:	f002 ffdb 	bl	801e3d4 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801b41e:	69fb      	ldr	r3, [r7, #28]
 801b420:	78fa      	ldrb	r2, [r7, #3]
 801b422:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801b424:	69fb      	ldr	r3, [r7, #28]
 801b426:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801b42a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801b42c:	687b      	ldr	r3, [r7, #4]
 801b42e:	681a      	ldr	r2, [r3, #0]
 801b430:	69fb      	ldr	r3, [r7, #28]
 801b432:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801b434:	8b7b      	ldrh	r3, [r7, #26]
 801b436:	089b      	lsrs	r3, r3, #2
 801b438:	b29b      	uxth	r3, r3
 801b43a:	b2db      	uxtb	r3, r3
 801b43c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b440:	b2da      	uxtb	r2, r3
 801b442:	69fb      	ldr	r3, [r7, #28]
 801b444:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801b446:	69fb      	ldr	r3, [r7, #28]
 801b448:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801b44c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801b44e:	68fb      	ldr	r3, [r7, #12]
 801b450:	891b      	ldrh	r3, [r3, #8]
 801b452:	4618      	mov	r0, r3
 801b454:	f7f5 fc30 	bl	8010cb8 <lwip_htons>
 801b458:	4603      	mov	r3, r0
 801b45a:	461a      	mov	r2, r3
 801b45c:	69fb      	ldr	r3, [r7, #28]
 801b45e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801b460:	69fb      	ldr	r3, [r7, #28]
 801b462:	2200      	movs	r2, #0
 801b464:	719a      	strb	r2, [r3, #6]
 801b466:	2200      	movs	r2, #0
 801b468:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801b46a:	4b2a      	ldr	r3, [pc, #168]	@ (801b514 <ip4_output_if_src+0x154>)
 801b46c:	881b      	ldrh	r3, [r3, #0]
 801b46e:	4618      	mov	r0, r3
 801b470:	f7f5 fc22 	bl	8010cb8 <lwip_htons>
 801b474:	4603      	mov	r3, r0
 801b476:	461a      	mov	r2, r3
 801b478:	69fb      	ldr	r3, [r7, #28]
 801b47a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801b47c:	4b25      	ldr	r3, [pc, #148]	@ (801b514 <ip4_output_if_src+0x154>)
 801b47e:	881b      	ldrh	r3, [r3, #0]
 801b480:	3301      	adds	r3, #1
 801b482:	b29a      	uxth	r2, r3
 801b484:	4b23      	ldr	r3, [pc, #140]	@ (801b514 <ip4_output_if_src+0x154>)
 801b486:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801b488:	68bb      	ldr	r3, [r7, #8]
 801b48a:	2b00      	cmp	r3, #0
 801b48c:	d104      	bne.n	801b498 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801b48e:	4b22      	ldr	r3, [pc, #136]	@ (801b518 <ip4_output_if_src+0x158>)
 801b490:	681a      	ldr	r2, [r3, #0]
 801b492:	69fb      	ldr	r3, [r7, #28]
 801b494:	60da      	str	r2, [r3, #12]
 801b496:	e003      	b.n	801b4a0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801b498:	68bb      	ldr	r3, [r7, #8]
 801b49a:	681a      	ldr	r2, [r3, #0]
 801b49c:	69fb      	ldr	r3, [r7, #28]
 801b49e:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801b4a0:	69fb      	ldr	r3, [r7, #28]
 801b4a2:	2200      	movs	r2, #0
 801b4a4:	729a      	strb	r2, [r3, #10]
 801b4a6:	2200      	movs	r2, #0
 801b4a8:	72da      	strb	r2, [r3, #11]
 801b4aa:	e00f      	b.n	801b4cc <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801b4ac:	68fb      	ldr	r3, [r7, #12]
 801b4ae:	895b      	ldrh	r3, [r3, #10]
 801b4b0:	2b13      	cmp	r3, #19
 801b4b2:	d802      	bhi.n	801b4ba <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801b4b4:	f06f 0301 	mvn.w	r3, #1
 801b4b8:	e020      	b.n	801b4fc <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801b4ba:	68fb      	ldr	r3, [r7, #12]
 801b4bc:	685b      	ldr	r3, [r3, #4]
 801b4be:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801b4c0:	69fb      	ldr	r3, [r7, #28]
 801b4c2:	691b      	ldr	r3, [r3, #16]
 801b4c4:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801b4c6:	f107 0314 	add.w	r3, r7, #20
 801b4ca:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801b4cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b4ce:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801b4d0:	2b00      	cmp	r3, #0
 801b4d2:	d00c      	beq.n	801b4ee <ip4_output_if_src+0x12e>
 801b4d4:	68fb      	ldr	r3, [r7, #12]
 801b4d6:	891a      	ldrh	r2, [r3, #8]
 801b4d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b4da:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801b4dc:	429a      	cmp	r2, r3
 801b4de:	d906      	bls.n	801b4ee <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801b4e0:	687a      	ldr	r2, [r7, #4]
 801b4e2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801b4e4:	68f8      	ldr	r0, [r7, #12]
 801b4e6:	f000 fd53 	bl	801bf90 <ip4_frag>
 801b4ea:	4603      	mov	r3, r0
 801b4ec:	e006      	b.n	801b4fc <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801b4ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b4f0:	695b      	ldr	r3, [r3, #20]
 801b4f2:	687a      	ldr	r2, [r7, #4]
 801b4f4:	68f9      	ldr	r1, [r7, #12]
 801b4f6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801b4f8:	4798      	blx	r3
 801b4fa:	4603      	mov	r3, r0
}
 801b4fc:	4618      	mov	r0, r3
 801b4fe:	3720      	adds	r7, #32
 801b500:	46bd      	mov	sp, r7
 801b502:	bd80      	pop	{r7, pc}
 801b504:	080248b8 	.word	0x080248b8
 801b508:	080248ec 	.word	0x080248ec
 801b50c:	080248f8 	.word	0x080248f8
 801b510:	08024920 	.word	0x08024920
 801b514:	2000f48e 	.word	0x2000f48e
 801b518:	08024da0 	.word	0x08024da0

0801b51c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801b51c:	b480      	push	{r7}
 801b51e:	b085      	sub	sp, #20
 801b520:	af00      	add	r7, sp, #0
 801b522:	6078      	str	r0, [r7, #4]
 801b524:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801b526:	687b      	ldr	r3, [r7, #4]
 801b528:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801b52a:	687b      	ldr	r3, [r7, #4]
 801b52c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801b530:	d002      	beq.n	801b538 <ip4_addr_isbroadcast_u32+0x1c>
 801b532:	687b      	ldr	r3, [r7, #4]
 801b534:	2b00      	cmp	r3, #0
 801b536:	d101      	bne.n	801b53c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801b538:	2301      	movs	r3, #1
 801b53a:	e02a      	b.n	801b592 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801b53c:	683b      	ldr	r3, [r7, #0]
 801b53e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b542:	f003 0302 	and.w	r3, r3, #2
 801b546:	2b00      	cmp	r3, #0
 801b548:	d101      	bne.n	801b54e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801b54a:	2300      	movs	r3, #0
 801b54c:	e021      	b.n	801b592 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801b54e:	683b      	ldr	r3, [r7, #0]
 801b550:	3304      	adds	r3, #4
 801b552:	681b      	ldr	r3, [r3, #0]
 801b554:	687a      	ldr	r2, [r7, #4]
 801b556:	429a      	cmp	r2, r3
 801b558:	d101      	bne.n	801b55e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801b55a:	2300      	movs	r3, #0
 801b55c:	e019      	b.n	801b592 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801b55e:	68fa      	ldr	r2, [r7, #12]
 801b560:	683b      	ldr	r3, [r7, #0]
 801b562:	3304      	adds	r3, #4
 801b564:	681b      	ldr	r3, [r3, #0]
 801b566:	405a      	eors	r2, r3
 801b568:	683b      	ldr	r3, [r7, #0]
 801b56a:	3308      	adds	r3, #8
 801b56c:	681b      	ldr	r3, [r3, #0]
 801b56e:	4013      	ands	r3, r2
 801b570:	2b00      	cmp	r3, #0
 801b572:	d10d      	bne.n	801b590 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801b574:	683b      	ldr	r3, [r7, #0]
 801b576:	3308      	adds	r3, #8
 801b578:	681b      	ldr	r3, [r3, #0]
 801b57a:	43da      	mvns	r2, r3
 801b57c:	687b      	ldr	r3, [r7, #4]
 801b57e:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801b580:	683b      	ldr	r3, [r7, #0]
 801b582:	3308      	adds	r3, #8
 801b584:	681b      	ldr	r3, [r3, #0]
 801b586:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801b588:	429a      	cmp	r2, r3
 801b58a:	d101      	bne.n	801b590 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801b58c:	2301      	movs	r3, #1
 801b58e:	e000      	b.n	801b592 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801b590:	2300      	movs	r3, #0
  }
}
 801b592:	4618      	mov	r0, r3
 801b594:	3714      	adds	r7, #20
 801b596:	46bd      	mov	sp, r7
 801b598:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b59c:	4770      	bx	lr
	...

0801b5a0 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801b5a0:	b580      	push	{r7, lr}
 801b5a2:	b084      	sub	sp, #16
 801b5a4:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801b5a6:	2300      	movs	r3, #0
 801b5a8:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801b5aa:	4b12      	ldr	r3, [pc, #72]	@ (801b5f4 <ip_reass_tmr+0x54>)
 801b5ac:	681b      	ldr	r3, [r3, #0]
 801b5ae:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801b5b0:	e018      	b.n	801b5e4 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801b5b2:	68fb      	ldr	r3, [r7, #12]
 801b5b4:	7fdb      	ldrb	r3, [r3, #31]
 801b5b6:	2b00      	cmp	r3, #0
 801b5b8:	d00b      	beq.n	801b5d2 <ip_reass_tmr+0x32>
      r->timer--;
 801b5ba:	68fb      	ldr	r3, [r7, #12]
 801b5bc:	7fdb      	ldrb	r3, [r3, #31]
 801b5be:	3b01      	subs	r3, #1
 801b5c0:	b2da      	uxtb	r2, r3
 801b5c2:	68fb      	ldr	r3, [r7, #12]
 801b5c4:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801b5c6:	68fb      	ldr	r3, [r7, #12]
 801b5c8:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801b5ca:	68fb      	ldr	r3, [r7, #12]
 801b5cc:	681b      	ldr	r3, [r3, #0]
 801b5ce:	60fb      	str	r3, [r7, #12]
 801b5d0:	e008      	b.n	801b5e4 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801b5d2:	68fb      	ldr	r3, [r7, #12]
 801b5d4:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801b5d6:	68fb      	ldr	r3, [r7, #12]
 801b5d8:	681b      	ldr	r3, [r3, #0]
 801b5da:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801b5dc:	68b9      	ldr	r1, [r7, #8]
 801b5de:	6878      	ldr	r0, [r7, #4]
 801b5e0:	f000 f80a 	bl	801b5f8 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801b5e4:	68fb      	ldr	r3, [r7, #12]
 801b5e6:	2b00      	cmp	r3, #0
 801b5e8:	d1e3      	bne.n	801b5b2 <ip_reass_tmr+0x12>
    }
  }
}
 801b5ea:	bf00      	nop
 801b5ec:	bf00      	nop
 801b5ee:	3710      	adds	r7, #16
 801b5f0:	46bd      	mov	sp, r7
 801b5f2:	bd80      	pop	{r7, pc}
 801b5f4:	2000f490 	.word	0x2000f490

0801b5f8 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801b5f8:	b580      	push	{r7, lr}
 801b5fa:	b088      	sub	sp, #32
 801b5fc:	af00      	add	r7, sp, #0
 801b5fe:	6078      	str	r0, [r7, #4]
 801b600:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801b602:	2300      	movs	r3, #0
 801b604:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801b606:	683a      	ldr	r2, [r7, #0]
 801b608:	687b      	ldr	r3, [r7, #4]
 801b60a:	429a      	cmp	r2, r3
 801b60c:	d105      	bne.n	801b61a <ip_reass_free_complete_datagram+0x22>
 801b60e:	4b45      	ldr	r3, [pc, #276]	@ (801b724 <ip_reass_free_complete_datagram+0x12c>)
 801b610:	22ab      	movs	r2, #171	@ 0xab
 801b612:	4945      	ldr	r1, [pc, #276]	@ (801b728 <ip_reass_free_complete_datagram+0x130>)
 801b614:	4845      	ldr	r0, [pc, #276]	@ (801b72c <ip_reass_free_complete_datagram+0x134>)
 801b616:	f002 fedd 	bl	801e3d4 <iprintf>
  if (prev != NULL) {
 801b61a:	683b      	ldr	r3, [r7, #0]
 801b61c:	2b00      	cmp	r3, #0
 801b61e:	d00a      	beq.n	801b636 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801b620:	683b      	ldr	r3, [r7, #0]
 801b622:	681b      	ldr	r3, [r3, #0]
 801b624:	687a      	ldr	r2, [r7, #4]
 801b626:	429a      	cmp	r2, r3
 801b628:	d005      	beq.n	801b636 <ip_reass_free_complete_datagram+0x3e>
 801b62a:	4b3e      	ldr	r3, [pc, #248]	@ (801b724 <ip_reass_free_complete_datagram+0x12c>)
 801b62c:	22ad      	movs	r2, #173	@ 0xad
 801b62e:	4940      	ldr	r1, [pc, #256]	@ (801b730 <ip_reass_free_complete_datagram+0x138>)
 801b630:	483e      	ldr	r0, [pc, #248]	@ (801b72c <ip_reass_free_complete_datagram+0x134>)
 801b632:	f002 fecf 	bl	801e3d4 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801b636:	687b      	ldr	r3, [r7, #4]
 801b638:	685b      	ldr	r3, [r3, #4]
 801b63a:	685b      	ldr	r3, [r3, #4]
 801b63c:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801b63e:	697b      	ldr	r3, [r7, #20]
 801b640:	889b      	ldrh	r3, [r3, #4]
 801b642:	b29b      	uxth	r3, r3
 801b644:	2b00      	cmp	r3, #0
 801b646:	d12a      	bne.n	801b69e <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801b648:	687b      	ldr	r3, [r7, #4]
 801b64a:	685b      	ldr	r3, [r3, #4]
 801b64c:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801b64e:	697b      	ldr	r3, [r7, #20]
 801b650:	681a      	ldr	r2, [r3, #0]
 801b652:	687b      	ldr	r3, [r7, #4]
 801b654:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801b656:	69bb      	ldr	r3, [r7, #24]
 801b658:	6858      	ldr	r0, [r3, #4]
 801b65a:	687b      	ldr	r3, [r7, #4]
 801b65c:	3308      	adds	r3, #8
 801b65e:	2214      	movs	r2, #20
 801b660:	4619      	mov	r1, r3
 801b662:	f002 ffb3 	bl	801e5cc <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801b666:	2101      	movs	r1, #1
 801b668:	69b8      	ldr	r0, [r7, #24]
 801b66a:	f7ff fc3b 	bl	801aee4 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801b66e:	69b8      	ldr	r0, [r7, #24]
 801b670:	f7f7 f80c 	bl	801268c <pbuf_clen>
 801b674:	4603      	mov	r3, r0
 801b676:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801b678:	8bfa      	ldrh	r2, [r7, #30]
 801b67a:	8a7b      	ldrh	r3, [r7, #18]
 801b67c:	4413      	add	r3, r2
 801b67e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801b682:	db05      	blt.n	801b690 <ip_reass_free_complete_datagram+0x98>
 801b684:	4b27      	ldr	r3, [pc, #156]	@ (801b724 <ip_reass_free_complete_datagram+0x12c>)
 801b686:	22bc      	movs	r2, #188	@ 0xbc
 801b688:	492a      	ldr	r1, [pc, #168]	@ (801b734 <ip_reass_free_complete_datagram+0x13c>)
 801b68a:	4828      	ldr	r0, [pc, #160]	@ (801b72c <ip_reass_free_complete_datagram+0x134>)
 801b68c:	f002 fea2 	bl	801e3d4 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801b690:	8bfa      	ldrh	r2, [r7, #30]
 801b692:	8a7b      	ldrh	r3, [r7, #18]
 801b694:	4413      	add	r3, r2
 801b696:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801b698:	69b8      	ldr	r0, [r7, #24]
 801b69a:	f7f6 ff69 	bl	8012570 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801b69e:	687b      	ldr	r3, [r7, #4]
 801b6a0:	685b      	ldr	r3, [r3, #4]
 801b6a2:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801b6a4:	e01f      	b.n	801b6e6 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801b6a6:	69bb      	ldr	r3, [r7, #24]
 801b6a8:	685b      	ldr	r3, [r3, #4]
 801b6aa:	617b      	str	r3, [r7, #20]
    pcur = p;
 801b6ac:	69bb      	ldr	r3, [r7, #24]
 801b6ae:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801b6b0:	697b      	ldr	r3, [r7, #20]
 801b6b2:	681b      	ldr	r3, [r3, #0]
 801b6b4:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801b6b6:	68f8      	ldr	r0, [r7, #12]
 801b6b8:	f7f6 ffe8 	bl	801268c <pbuf_clen>
 801b6bc:	4603      	mov	r3, r0
 801b6be:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801b6c0:	8bfa      	ldrh	r2, [r7, #30]
 801b6c2:	8a7b      	ldrh	r3, [r7, #18]
 801b6c4:	4413      	add	r3, r2
 801b6c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801b6ca:	db05      	blt.n	801b6d8 <ip_reass_free_complete_datagram+0xe0>
 801b6cc:	4b15      	ldr	r3, [pc, #84]	@ (801b724 <ip_reass_free_complete_datagram+0x12c>)
 801b6ce:	22cc      	movs	r2, #204	@ 0xcc
 801b6d0:	4918      	ldr	r1, [pc, #96]	@ (801b734 <ip_reass_free_complete_datagram+0x13c>)
 801b6d2:	4816      	ldr	r0, [pc, #88]	@ (801b72c <ip_reass_free_complete_datagram+0x134>)
 801b6d4:	f002 fe7e 	bl	801e3d4 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801b6d8:	8bfa      	ldrh	r2, [r7, #30]
 801b6da:	8a7b      	ldrh	r3, [r7, #18]
 801b6dc:	4413      	add	r3, r2
 801b6de:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801b6e0:	68f8      	ldr	r0, [r7, #12]
 801b6e2:	f7f6 ff45 	bl	8012570 <pbuf_free>
  while (p != NULL) {
 801b6e6:	69bb      	ldr	r3, [r7, #24]
 801b6e8:	2b00      	cmp	r3, #0
 801b6ea:	d1dc      	bne.n	801b6a6 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801b6ec:	6839      	ldr	r1, [r7, #0]
 801b6ee:	6878      	ldr	r0, [r7, #4]
 801b6f0:	f000 f8c2 	bl	801b878 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801b6f4:	4b10      	ldr	r3, [pc, #64]	@ (801b738 <ip_reass_free_complete_datagram+0x140>)
 801b6f6:	881b      	ldrh	r3, [r3, #0]
 801b6f8:	8bfa      	ldrh	r2, [r7, #30]
 801b6fa:	429a      	cmp	r2, r3
 801b6fc:	d905      	bls.n	801b70a <ip_reass_free_complete_datagram+0x112>
 801b6fe:	4b09      	ldr	r3, [pc, #36]	@ (801b724 <ip_reass_free_complete_datagram+0x12c>)
 801b700:	22d2      	movs	r2, #210	@ 0xd2
 801b702:	490e      	ldr	r1, [pc, #56]	@ (801b73c <ip_reass_free_complete_datagram+0x144>)
 801b704:	4809      	ldr	r0, [pc, #36]	@ (801b72c <ip_reass_free_complete_datagram+0x134>)
 801b706:	f002 fe65 	bl	801e3d4 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801b70a:	4b0b      	ldr	r3, [pc, #44]	@ (801b738 <ip_reass_free_complete_datagram+0x140>)
 801b70c:	881a      	ldrh	r2, [r3, #0]
 801b70e:	8bfb      	ldrh	r3, [r7, #30]
 801b710:	1ad3      	subs	r3, r2, r3
 801b712:	b29a      	uxth	r2, r3
 801b714:	4b08      	ldr	r3, [pc, #32]	@ (801b738 <ip_reass_free_complete_datagram+0x140>)
 801b716:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801b718:	8bfb      	ldrh	r3, [r7, #30]
}
 801b71a:	4618      	mov	r0, r3
 801b71c:	3720      	adds	r7, #32
 801b71e:	46bd      	mov	sp, r7
 801b720:	bd80      	pop	{r7, pc}
 801b722:	bf00      	nop
 801b724:	08024950 	.word	0x08024950
 801b728:	0802498c 	.word	0x0802498c
 801b72c:	08024998 	.word	0x08024998
 801b730:	080249c0 	.word	0x080249c0
 801b734:	080249d4 	.word	0x080249d4
 801b738:	2000f494 	.word	0x2000f494
 801b73c:	080249f4 	.word	0x080249f4

0801b740 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801b740:	b580      	push	{r7, lr}
 801b742:	b08a      	sub	sp, #40	@ 0x28
 801b744:	af00      	add	r7, sp, #0
 801b746:	6078      	str	r0, [r7, #4]
 801b748:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801b74a:	2300      	movs	r3, #0
 801b74c:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801b74e:	2300      	movs	r3, #0
 801b750:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801b752:	2300      	movs	r3, #0
 801b754:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801b756:	2300      	movs	r3, #0
 801b758:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801b75a:	2300      	movs	r3, #0
 801b75c:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801b75e:	4b28      	ldr	r3, [pc, #160]	@ (801b800 <ip_reass_remove_oldest_datagram+0xc0>)
 801b760:	681b      	ldr	r3, [r3, #0]
 801b762:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801b764:	e030      	b.n	801b7c8 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801b766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b768:	695a      	ldr	r2, [r3, #20]
 801b76a:	687b      	ldr	r3, [r7, #4]
 801b76c:	68db      	ldr	r3, [r3, #12]
 801b76e:	429a      	cmp	r2, r3
 801b770:	d10c      	bne.n	801b78c <ip_reass_remove_oldest_datagram+0x4c>
 801b772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b774:	699a      	ldr	r2, [r3, #24]
 801b776:	687b      	ldr	r3, [r7, #4]
 801b778:	691b      	ldr	r3, [r3, #16]
 801b77a:	429a      	cmp	r2, r3
 801b77c:	d106      	bne.n	801b78c <ip_reass_remove_oldest_datagram+0x4c>
 801b77e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b780:	899a      	ldrh	r2, [r3, #12]
 801b782:	687b      	ldr	r3, [r7, #4]
 801b784:	889b      	ldrh	r3, [r3, #4]
 801b786:	b29b      	uxth	r3, r3
 801b788:	429a      	cmp	r2, r3
 801b78a:	d014      	beq.n	801b7b6 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801b78c:	693b      	ldr	r3, [r7, #16]
 801b78e:	3301      	adds	r3, #1
 801b790:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801b792:	6a3b      	ldr	r3, [r7, #32]
 801b794:	2b00      	cmp	r3, #0
 801b796:	d104      	bne.n	801b7a2 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801b798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b79a:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801b79c:	69fb      	ldr	r3, [r7, #28]
 801b79e:	61bb      	str	r3, [r7, #24]
 801b7a0:	e009      	b.n	801b7b6 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801b7a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7a4:	7fda      	ldrb	r2, [r3, #31]
 801b7a6:	6a3b      	ldr	r3, [r7, #32]
 801b7a8:	7fdb      	ldrb	r3, [r3, #31]
 801b7aa:	429a      	cmp	r2, r3
 801b7ac:	d803      	bhi.n	801b7b6 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801b7ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7b0:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801b7b2:	69fb      	ldr	r3, [r7, #28]
 801b7b4:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801b7b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7b8:	681b      	ldr	r3, [r3, #0]
 801b7ba:	2b00      	cmp	r3, #0
 801b7bc:	d001      	beq.n	801b7c2 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801b7be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7c0:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801b7c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7c4:	681b      	ldr	r3, [r3, #0]
 801b7c6:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801b7c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7ca:	2b00      	cmp	r3, #0
 801b7cc:	d1cb      	bne.n	801b766 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801b7ce:	6a3b      	ldr	r3, [r7, #32]
 801b7d0:	2b00      	cmp	r3, #0
 801b7d2:	d008      	beq.n	801b7e6 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801b7d4:	69b9      	ldr	r1, [r7, #24]
 801b7d6:	6a38      	ldr	r0, [r7, #32]
 801b7d8:	f7ff ff0e 	bl	801b5f8 <ip_reass_free_complete_datagram>
 801b7dc:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801b7de:	697a      	ldr	r2, [r7, #20]
 801b7e0:	68fb      	ldr	r3, [r7, #12]
 801b7e2:	4413      	add	r3, r2
 801b7e4:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801b7e6:	697a      	ldr	r2, [r7, #20]
 801b7e8:	683b      	ldr	r3, [r7, #0]
 801b7ea:	429a      	cmp	r2, r3
 801b7ec:	da02      	bge.n	801b7f4 <ip_reass_remove_oldest_datagram+0xb4>
 801b7ee:	693b      	ldr	r3, [r7, #16]
 801b7f0:	2b01      	cmp	r3, #1
 801b7f2:	dcac      	bgt.n	801b74e <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801b7f4:	697b      	ldr	r3, [r7, #20]
}
 801b7f6:	4618      	mov	r0, r3
 801b7f8:	3728      	adds	r7, #40	@ 0x28
 801b7fa:	46bd      	mov	sp, r7
 801b7fc:	bd80      	pop	{r7, pc}
 801b7fe:	bf00      	nop
 801b800:	2000f490 	.word	0x2000f490

0801b804 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801b804:	b580      	push	{r7, lr}
 801b806:	b084      	sub	sp, #16
 801b808:	af00      	add	r7, sp, #0
 801b80a:	6078      	str	r0, [r7, #4]
 801b80c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801b80e:	2005      	movs	r0, #5
 801b810:	f7f5 ff26 	bl	8011660 <memp_malloc>
 801b814:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801b816:	68fb      	ldr	r3, [r7, #12]
 801b818:	2b00      	cmp	r3, #0
 801b81a:	d110      	bne.n	801b83e <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801b81c:	6839      	ldr	r1, [r7, #0]
 801b81e:	6878      	ldr	r0, [r7, #4]
 801b820:	f7ff ff8e 	bl	801b740 <ip_reass_remove_oldest_datagram>
 801b824:	4602      	mov	r2, r0
 801b826:	683b      	ldr	r3, [r7, #0]
 801b828:	4293      	cmp	r3, r2
 801b82a:	dc03      	bgt.n	801b834 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801b82c:	2005      	movs	r0, #5
 801b82e:	f7f5 ff17 	bl	8011660 <memp_malloc>
 801b832:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801b834:	68fb      	ldr	r3, [r7, #12]
 801b836:	2b00      	cmp	r3, #0
 801b838:	d101      	bne.n	801b83e <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801b83a:	2300      	movs	r3, #0
 801b83c:	e016      	b.n	801b86c <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801b83e:	2220      	movs	r2, #32
 801b840:	2100      	movs	r1, #0
 801b842:	68f8      	ldr	r0, [r7, #12]
 801b844:	f002 fe02 	bl	801e44c <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801b848:	68fb      	ldr	r3, [r7, #12]
 801b84a:	220f      	movs	r2, #15
 801b84c:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801b84e:	4b09      	ldr	r3, [pc, #36]	@ (801b874 <ip_reass_enqueue_new_datagram+0x70>)
 801b850:	681a      	ldr	r2, [r3, #0]
 801b852:	68fb      	ldr	r3, [r7, #12]
 801b854:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801b856:	4a07      	ldr	r2, [pc, #28]	@ (801b874 <ip_reass_enqueue_new_datagram+0x70>)
 801b858:	68fb      	ldr	r3, [r7, #12]
 801b85a:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801b85c:	68fb      	ldr	r3, [r7, #12]
 801b85e:	3308      	adds	r3, #8
 801b860:	2214      	movs	r2, #20
 801b862:	6879      	ldr	r1, [r7, #4]
 801b864:	4618      	mov	r0, r3
 801b866:	f002 feb1 	bl	801e5cc <memcpy>
  return ipr;
 801b86a:	68fb      	ldr	r3, [r7, #12]
}
 801b86c:	4618      	mov	r0, r3
 801b86e:	3710      	adds	r7, #16
 801b870:	46bd      	mov	sp, r7
 801b872:	bd80      	pop	{r7, pc}
 801b874:	2000f490 	.word	0x2000f490

0801b878 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801b878:	b580      	push	{r7, lr}
 801b87a:	b082      	sub	sp, #8
 801b87c:	af00      	add	r7, sp, #0
 801b87e:	6078      	str	r0, [r7, #4]
 801b880:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801b882:	4b10      	ldr	r3, [pc, #64]	@ (801b8c4 <ip_reass_dequeue_datagram+0x4c>)
 801b884:	681b      	ldr	r3, [r3, #0]
 801b886:	687a      	ldr	r2, [r7, #4]
 801b888:	429a      	cmp	r2, r3
 801b88a:	d104      	bne.n	801b896 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801b88c:	687b      	ldr	r3, [r7, #4]
 801b88e:	681b      	ldr	r3, [r3, #0]
 801b890:	4a0c      	ldr	r2, [pc, #48]	@ (801b8c4 <ip_reass_dequeue_datagram+0x4c>)
 801b892:	6013      	str	r3, [r2, #0]
 801b894:	e00d      	b.n	801b8b2 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801b896:	683b      	ldr	r3, [r7, #0]
 801b898:	2b00      	cmp	r3, #0
 801b89a:	d106      	bne.n	801b8aa <ip_reass_dequeue_datagram+0x32>
 801b89c:	4b0a      	ldr	r3, [pc, #40]	@ (801b8c8 <ip_reass_dequeue_datagram+0x50>)
 801b89e:	f240 1245 	movw	r2, #325	@ 0x145
 801b8a2:	490a      	ldr	r1, [pc, #40]	@ (801b8cc <ip_reass_dequeue_datagram+0x54>)
 801b8a4:	480a      	ldr	r0, [pc, #40]	@ (801b8d0 <ip_reass_dequeue_datagram+0x58>)
 801b8a6:	f002 fd95 	bl	801e3d4 <iprintf>
    prev->next = ipr->next;
 801b8aa:	687b      	ldr	r3, [r7, #4]
 801b8ac:	681a      	ldr	r2, [r3, #0]
 801b8ae:	683b      	ldr	r3, [r7, #0]
 801b8b0:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801b8b2:	6879      	ldr	r1, [r7, #4]
 801b8b4:	2005      	movs	r0, #5
 801b8b6:	f7f5 ff49 	bl	801174c <memp_free>
}
 801b8ba:	bf00      	nop
 801b8bc:	3708      	adds	r7, #8
 801b8be:	46bd      	mov	sp, r7
 801b8c0:	bd80      	pop	{r7, pc}
 801b8c2:	bf00      	nop
 801b8c4:	2000f490 	.word	0x2000f490
 801b8c8:	08024950 	.word	0x08024950
 801b8cc:	08024a18 	.word	0x08024a18
 801b8d0:	08024998 	.word	0x08024998

0801b8d4 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801b8d4:	b580      	push	{r7, lr}
 801b8d6:	b08c      	sub	sp, #48	@ 0x30
 801b8d8:	af00      	add	r7, sp, #0
 801b8da:	60f8      	str	r0, [r7, #12]
 801b8dc:	60b9      	str	r1, [r7, #8]
 801b8de:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801b8e0:	2300      	movs	r3, #0
 801b8e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801b8e4:	2301      	movs	r3, #1
 801b8e6:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801b8e8:	68bb      	ldr	r3, [r7, #8]
 801b8ea:	685b      	ldr	r3, [r3, #4]
 801b8ec:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801b8ee:	69fb      	ldr	r3, [r7, #28]
 801b8f0:	885b      	ldrh	r3, [r3, #2]
 801b8f2:	b29b      	uxth	r3, r3
 801b8f4:	4618      	mov	r0, r3
 801b8f6:	f7f5 f9df 	bl	8010cb8 <lwip_htons>
 801b8fa:	4603      	mov	r3, r0
 801b8fc:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801b8fe:	69fb      	ldr	r3, [r7, #28]
 801b900:	781b      	ldrb	r3, [r3, #0]
 801b902:	f003 030f 	and.w	r3, r3, #15
 801b906:	b2db      	uxtb	r3, r3
 801b908:	009b      	lsls	r3, r3, #2
 801b90a:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801b90c:	7e7b      	ldrb	r3, [r7, #25]
 801b90e:	b29b      	uxth	r3, r3
 801b910:	8b7a      	ldrh	r2, [r7, #26]
 801b912:	429a      	cmp	r2, r3
 801b914:	d202      	bcs.n	801b91c <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b916:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801b91a:	e135      	b.n	801bb88 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801b91c:	7e7b      	ldrb	r3, [r7, #25]
 801b91e:	b29b      	uxth	r3, r3
 801b920:	8b7a      	ldrh	r2, [r7, #26]
 801b922:	1ad3      	subs	r3, r2, r3
 801b924:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801b926:	69fb      	ldr	r3, [r7, #28]
 801b928:	88db      	ldrh	r3, [r3, #6]
 801b92a:	b29b      	uxth	r3, r3
 801b92c:	4618      	mov	r0, r3
 801b92e:	f7f5 f9c3 	bl	8010cb8 <lwip_htons>
 801b932:	4603      	mov	r3, r0
 801b934:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801b938:	b29b      	uxth	r3, r3
 801b93a:	00db      	lsls	r3, r3, #3
 801b93c:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801b93e:	68bb      	ldr	r3, [r7, #8]
 801b940:	685b      	ldr	r3, [r3, #4]
 801b942:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801b944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b946:	2200      	movs	r2, #0
 801b948:	701a      	strb	r2, [r3, #0]
 801b94a:	2200      	movs	r2, #0
 801b94c:	705a      	strb	r2, [r3, #1]
 801b94e:	2200      	movs	r2, #0
 801b950:	709a      	strb	r2, [r3, #2]
 801b952:	2200      	movs	r2, #0
 801b954:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801b956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b958:	8afa      	ldrh	r2, [r7, #22]
 801b95a:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801b95c:	8afa      	ldrh	r2, [r7, #22]
 801b95e:	8b7b      	ldrh	r3, [r7, #26]
 801b960:	4413      	add	r3, r2
 801b962:	b29a      	uxth	r2, r3
 801b964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b966:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801b968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b96a:	88db      	ldrh	r3, [r3, #6]
 801b96c:	b29b      	uxth	r3, r3
 801b96e:	8afa      	ldrh	r2, [r7, #22]
 801b970:	429a      	cmp	r2, r3
 801b972:	d902      	bls.n	801b97a <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b974:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801b978:	e106      	b.n	801bb88 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801b97a:	68fb      	ldr	r3, [r7, #12]
 801b97c:	685b      	ldr	r3, [r3, #4]
 801b97e:	627b      	str	r3, [r7, #36]	@ 0x24
 801b980:	e068      	b.n	801ba54 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801b982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b984:	685b      	ldr	r3, [r3, #4]
 801b986:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801b988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b98a:	889b      	ldrh	r3, [r3, #4]
 801b98c:	b29a      	uxth	r2, r3
 801b98e:	693b      	ldr	r3, [r7, #16]
 801b990:	889b      	ldrh	r3, [r3, #4]
 801b992:	b29b      	uxth	r3, r3
 801b994:	429a      	cmp	r2, r3
 801b996:	d235      	bcs.n	801ba04 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801b998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b99a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b99c:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801b99e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b9a0:	2b00      	cmp	r3, #0
 801b9a2:	d020      	beq.n	801b9e6 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801b9a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b9a6:	889b      	ldrh	r3, [r3, #4]
 801b9a8:	b29a      	uxth	r2, r3
 801b9aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b9ac:	88db      	ldrh	r3, [r3, #6]
 801b9ae:	b29b      	uxth	r3, r3
 801b9b0:	429a      	cmp	r2, r3
 801b9b2:	d307      	bcc.n	801b9c4 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801b9b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b9b6:	88db      	ldrh	r3, [r3, #6]
 801b9b8:	b29a      	uxth	r2, r3
 801b9ba:	693b      	ldr	r3, [r7, #16]
 801b9bc:	889b      	ldrh	r3, [r3, #4]
 801b9be:	b29b      	uxth	r3, r3
 801b9c0:	429a      	cmp	r2, r3
 801b9c2:	d902      	bls.n	801b9ca <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b9c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801b9c8:	e0de      	b.n	801bb88 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801b9ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b9cc:	68ba      	ldr	r2, [r7, #8]
 801b9ce:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801b9d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b9d2:	88db      	ldrh	r3, [r3, #6]
 801b9d4:	b29a      	uxth	r2, r3
 801b9d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b9d8:	889b      	ldrh	r3, [r3, #4]
 801b9da:	b29b      	uxth	r3, r3
 801b9dc:	429a      	cmp	r2, r3
 801b9de:	d03d      	beq.n	801ba5c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801b9e0:	2300      	movs	r3, #0
 801b9e2:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801b9e4:	e03a      	b.n	801ba5c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801b9e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b9e8:	88db      	ldrh	r3, [r3, #6]
 801b9ea:	b29a      	uxth	r2, r3
 801b9ec:	693b      	ldr	r3, [r7, #16]
 801b9ee:	889b      	ldrh	r3, [r3, #4]
 801b9f0:	b29b      	uxth	r3, r3
 801b9f2:	429a      	cmp	r2, r3
 801b9f4:	d902      	bls.n	801b9fc <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b9f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801b9fa:	e0c5      	b.n	801bb88 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801b9fc:	68fb      	ldr	r3, [r7, #12]
 801b9fe:	68ba      	ldr	r2, [r7, #8]
 801ba00:	605a      	str	r2, [r3, #4]
      break;
 801ba02:	e02b      	b.n	801ba5c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801ba04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ba06:	889b      	ldrh	r3, [r3, #4]
 801ba08:	b29a      	uxth	r2, r3
 801ba0a:	693b      	ldr	r3, [r7, #16]
 801ba0c:	889b      	ldrh	r3, [r3, #4]
 801ba0e:	b29b      	uxth	r3, r3
 801ba10:	429a      	cmp	r2, r3
 801ba12:	d102      	bne.n	801ba1a <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ba14:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801ba18:	e0b6      	b.n	801bb88 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801ba1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ba1c:	889b      	ldrh	r3, [r3, #4]
 801ba1e:	b29a      	uxth	r2, r3
 801ba20:	693b      	ldr	r3, [r7, #16]
 801ba22:	88db      	ldrh	r3, [r3, #6]
 801ba24:	b29b      	uxth	r3, r3
 801ba26:	429a      	cmp	r2, r3
 801ba28:	d202      	bcs.n	801ba30 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ba2a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801ba2e:	e0ab      	b.n	801bb88 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801ba30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ba32:	2b00      	cmp	r3, #0
 801ba34:	d009      	beq.n	801ba4a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801ba36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ba38:	88db      	ldrh	r3, [r3, #6]
 801ba3a:	b29a      	uxth	r2, r3
 801ba3c:	693b      	ldr	r3, [r7, #16]
 801ba3e:	889b      	ldrh	r3, [r3, #4]
 801ba40:	b29b      	uxth	r3, r3
 801ba42:	429a      	cmp	r2, r3
 801ba44:	d001      	beq.n	801ba4a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801ba46:	2300      	movs	r3, #0
 801ba48:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801ba4a:	693b      	ldr	r3, [r7, #16]
 801ba4c:	681b      	ldr	r3, [r3, #0]
 801ba4e:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801ba50:	693b      	ldr	r3, [r7, #16]
 801ba52:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801ba54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba56:	2b00      	cmp	r3, #0
 801ba58:	d193      	bne.n	801b982 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801ba5a:	e000      	b.n	801ba5e <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801ba5c:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801ba5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba60:	2b00      	cmp	r3, #0
 801ba62:	d12d      	bne.n	801bac0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801ba64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ba66:	2b00      	cmp	r3, #0
 801ba68:	d01c      	beq.n	801baa4 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801ba6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ba6c:	88db      	ldrh	r3, [r3, #6]
 801ba6e:	b29a      	uxth	r2, r3
 801ba70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ba72:	889b      	ldrh	r3, [r3, #4]
 801ba74:	b29b      	uxth	r3, r3
 801ba76:	429a      	cmp	r2, r3
 801ba78:	d906      	bls.n	801ba88 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801ba7a:	4b45      	ldr	r3, [pc, #276]	@ (801bb90 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ba7c:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801ba80:	4944      	ldr	r1, [pc, #272]	@ (801bb94 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801ba82:	4845      	ldr	r0, [pc, #276]	@ (801bb98 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ba84:	f002 fca6 	bl	801e3d4 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801ba88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ba8a:	68ba      	ldr	r2, [r7, #8]
 801ba8c:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801ba8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ba90:	88db      	ldrh	r3, [r3, #6]
 801ba92:	b29a      	uxth	r2, r3
 801ba94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ba96:	889b      	ldrh	r3, [r3, #4]
 801ba98:	b29b      	uxth	r3, r3
 801ba9a:	429a      	cmp	r2, r3
 801ba9c:	d010      	beq.n	801bac0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801ba9e:	2300      	movs	r3, #0
 801baa0:	623b      	str	r3, [r7, #32]
 801baa2:	e00d      	b.n	801bac0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801baa4:	68fb      	ldr	r3, [r7, #12]
 801baa6:	685b      	ldr	r3, [r3, #4]
 801baa8:	2b00      	cmp	r3, #0
 801baaa:	d006      	beq.n	801baba <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801baac:	4b38      	ldr	r3, [pc, #224]	@ (801bb90 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801baae:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801bab2:	493a      	ldr	r1, [pc, #232]	@ (801bb9c <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801bab4:	4838      	ldr	r0, [pc, #224]	@ (801bb98 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801bab6:	f002 fc8d 	bl	801e3d4 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801baba:	68fb      	ldr	r3, [r7, #12]
 801babc:	68ba      	ldr	r2, [r7, #8]
 801babe:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801bac0:	687b      	ldr	r3, [r7, #4]
 801bac2:	2b00      	cmp	r3, #0
 801bac4:	d105      	bne.n	801bad2 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801bac6:	68fb      	ldr	r3, [r7, #12]
 801bac8:	7f9b      	ldrb	r3, [r3, #30]
 801baca:	f003 0301 	and.w	r3, r3, #1
 801bace:	2b00      	cmp	r3, #0
 801bad0:	d059      	beq.n	801bb86 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801bad2:	6a3b      	ldr	r3, [r7, #32]
 801bad4:	2b00      	cmp	r3, #0
 801bad6:	d04f      	beq.n	801bb78 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801bad8:	68fb      	ldr	r3, [r7, #12]
 801bada:	685b      	ldr	r3, [r3, #4]
 801badc:	2b00      	cmp	r3, #0
 801bade:	d006      	beq.n	801baee <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801bae0:	68fb      	ldr	r3, [r7, #12]
 801bae2:	685b      	ldr	r3, [r3, #4]
 801bae4:	685b      	ldr	r3, [r3, #4]
 801bae6:	889b      	ldrh	r3, [r3, #4]
 801bae8:	b29b      	uxth	r3, r3
 801baea:	2b00      	cmp	r3, #0
 801baec:	d002      	beq.n	801baf4 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801baee:	2300      	movs	r3, #0
 801baf0:	623b      	str	r3, [r7, #32]
 801baf2:	e041      	b.n	801bb78 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801baf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801baf6:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801baf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bafa:	681b      	ldr	r3, [r3, #0]
 801bafc:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801bafe:	e012      	b.n	801bb26 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801bb00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bb02:	685b      	ldr	r3, [r3, #4]
 801bb04:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801bb06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bb08:	88db      	ldrh	r3, [r3, #6]
 801bb0a:	b29a      	uxth	r2, r3
 801bb0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bb0e:	889b      	ldrh	r3, [r3, #4]
 801bb10:	b29b      	uxth	r3, r3
 801bb12:	429a      	cmp	r2, r3
 801bb14:	d002      	beq.n	801bb1c <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801bb16:	2300      	movs	r3, #0
 801bb18:	623b      	str	r3, [r7, #32]
            break;
 801bb1a:	e007      	b.n	801bb2c <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801bb1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bb1e:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801bb20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bb22:	681b      	ldr	r3, [r3, #0]
 801bb24:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801bb26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bb28:	2b00      	cmp	r3, #0
 801bb2a:	d1e9      	bne.n	801bb00 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801bb2c:	6a3b      	ldr	r3, [r7, #32]
 801bb2e:	2b00      	cmp	r3, #0
 801bb30:	d022      	beq.n	801bb78 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801bb32:	68fb      	ldr	r3, [r7, #12]
 801bb34:	685b      	ldr	r3, [r3, #4]
 801bb36:	2b00      	cmp	r3, #0
 801bb38:	d106      	bne.n	801bb48 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801bb3a:	4b15      	ldr	r3, [pc, #84]	@ (801bb90 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801bb3c:	f240 12df 	movw	r2, #479	@ 0x1df
 801bb40:	4917      	ldr	r1, [pc, #92]	@ (801bba0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801bb42:	4815      	ldr	r0, [pc, #84]	@ (801bb98 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801bb44:	f002 fc46 	bl	801e3d4 <iprintf>
          LWIP_ASSERT("sanity check",
 801bb48:	68fb      	ldr	r3, [r7, #12]
 801bb4a:	685b      	ldr	r3, [r3, #4]
 801bb4c:	685b      	ldr	r3, [r3, #4]
 801bb4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801bb50:	429a      	cmp	r2, r3
 801bb52:	d106      	bne.n	801bb62 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801bb54:	4b0e      	ldr	r3, [pc, #56]	@ (801bb90 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801bb56:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801bb5a:	4911      	ldr	r1, [pc, #68]	@ (801bba0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801bb5c:	480e      	ldr	r0, [pc, #56]	@ (801bb98 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801bb5e:	f002 fc39 	bl	801e3d4 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801bb62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bb64:	681b      	ldr	r3, [r3, #0]
 801bb66:	2b00      	cmp	r3, #0
 801bb68:	d006      	beq.n	801bb78 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801bb6a:	4b09      	ldr	r3, [pc, #36]	@ (801bb90 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801bb6c:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801bb70:	490c      	ldr	r1, [pc, #48]	@ (801bba4 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801bb72:	4809      	ldr	r0, [pc, #36]	@ (801bb98 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801bb74:	f002 fc2e 	bl	801e3d4 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801bb78:	6a3b      	ldr	r3, [r7, #32]
 801bb7a:	2b00      	cmp	r3, #0
 801bb7c:	bf14      	ite	ne
 801bb7e:	2301      	movne	r3, #1
 801bb80:	2300      	moveq	r3, #0
 801bb82:	b2db      	uxtb	r3, r3
 801bb84:	e000      	b.n	801bb88 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801bb86:	2300      	movs	r3, #0
}
 801bb88:	4618      	mov	r0, r3
 801bb8a:	3730      	adds	r7, #48	@ 0x30
 801bb8c:	46bd      	mov	sp, r7
 801bb8e:	bd80      	pop	{r7, pc}
 801bb90:	08024950 	.word	0x08024950
 801bb94:	08024a34 	.word	0x08024a34
 801bb98:	08024998 	.word	0x08024998
 801bb9c:	08024a54 	.word	0x08024a54
 801bba0:	08024a8c 	.word	0x08024a8c
 801bba4:	08024a9c 	.word	0x08024a9c

0801bba8 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801bba8:	b580      	push	{r7, lr}
 801bbaa:	b08e      	sub	sp, #56	@ 0x38
 801bbac:	af00      	add	r7, sp, #0
 801bbae:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801bbb0:	687b      	ldr	r3, [r7, #4]
 801bbb2:	685b      	ldr	r3, [r3, #4]
 801bbb4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801bbb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bbb8:	781b      	ldrb	r3, [r3, #0]
 801bbba:	f003 030f 	and.w	r3, r3, #15
 801bbbe:	b2db      	uxtb	r3, r3
 801bbc0:	009b      	lsls	r3, r3, #2
 801bbc2:	b2db      	uxtb	r3, r3
 801bbc4:	2b14      	cmp	r3, #20
 801bbc6:	f040 8171 	bne.w	801beac <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801bbca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bbcc:	88db      	ldrh	r3, [r3, #6]
 801bbce:	b29b      	uxth	r3, r3
 801bbd0:	4618      	mov	r0, r3
 801bbd2:	f7f5 f871 	bl	8010cb8 <lwip_htons>
 801bbd6:	4603      	mov	r3, r0
 801bbd8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bbdc:	b29b      	uxth	r3, r3
 801bbde:	00db      	lsls	r3, r3, #3
 801bbe0:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801bbe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bbe4:	885b      	ldrh	r3, [r3, #2]
 801bbe6:	b29b      	uxth	r3, r3
 801bbe8:	4618      	mov	r0, r3
 801bbea:	f7f5 f865 	bl	8010cb8 <lwip_htons>
 801bbee:	4603      	mov	r3, r0
 801bbf0:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801bbf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bbf4:	781b      	ldrb	r3, [r3, #0]
 801bbf6:	f003 030f 	and.w	r3, r3, #15
 801bbfa:	b2db      	uxtb	r3, r3
 801bbfc:	009b      	lsls	r3, r3, #2
 801bbfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801bc02:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801bc06:	b29b      	uxth	r3, r3
 801bc08:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801bc0a:	429a      	cmp	r2, r3
 801bc0c:	f0c0 8150 	bcc.w	801beb0 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801bc10:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801bc14:	b29b      	uxth	r3, r3
 801bc16:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801bc18:	1ad3      	subs	r3, r2, r3
 801bc1a:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801bc1c:	6878      	ldr	r0, [r7, #4]
 801bc1e:	f7f6 fd35 	bl	801268c <pbuf_clen>
 801bc22:	4603      	mov	r3, r0
 801bc24:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801bc26:	4b8c      	ldr	r3, [pc, #560]	@ (801be58 <ip4_reass+0x2b0>)
 801bc28:	881b      	ldrh	r3, [r3, #0]
 801bc2a:	461a      	mov	r2, r3
 801bc2c:	8c3b      	ldrh	r3, [r7, #32]
 801bc2e:	4413      	add	r3, r2
 801bc30:	2b0a      	cmp	r3, #10
 801bc32:	dd10      	ble.n	801bc56 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801bc34:	8c3b      	ldrh	r3, [r7, #32]
 801bc36:	4619      	mov	r1, r3
 801bc38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801bc3a:	f7ff fd81 	bl	801b740 <ip_reass_remove_oldest_datagram>
 801bc3e:	4603      	mov	r3, r0
 801bc40:	2b00      	cmp	r3, #0
 801bc42:	f000 8137 	beq.w	801beb4 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801bc46:	4b84      	ldr	r3, [pc, #528]	@ (801be58 <ip4_reass+0x2b0>)
 801bc48:	881b      	ldrh	r3, [r3, #0]
 801bc4a:	461a      	mov	r2, r3
 801bc4c:	8c3b      	ldrh	r3, [r7, #32]
 801bc4e:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801bc50:	2b0a      	cmp	r3, #10
 801bc52:	f300 812f 	bgt.w	801beb4 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801bc56:	4b81      	ldr	r3, [pc, #516]	@ (801be5c <ip4_reass+0x2b4>)
 801bc58:	681b      	ldr	r3, [r3, #0]
 801bc5a:	633b      	str	r3, [r7, #48]	@ 0x30
 801bc5c:	e015      	b.n	801bc8a <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801bc5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bc60:	695a      	ldr	r2, [r3, #20]
 801bc62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bc64:	68db      	ldr	r3, [r3, #12]
 801bc66:	429a      	cmp	r2, r3
 801bc68:	d10c      	bne.n	801bc84 <ip4_reass+0xdc>
 801bc6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bc6c:	699a      	ldr	r2, [r3, #24]
 801bc6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bc70:	691b      	ldr	r3, [r3, #16]
 801bc72:	429a      	cmp	r2, r3
 801bc74:	d106      	bne.n	801bc84 <ip4_reass+0xdc>
 801bc76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bc78:	899a      	ldrh	r2, [r3, #12]
 801bc7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bc7c:	889b      	ldrh	r3, [r3, #4]
 801bc7e:	b29b      	uxth	r3, r3
 801bc80:	429a      	cmp	r2, r3
 801bc82:	d006      	beq.n	801bc92 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801bc84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bc86:	681b      	ldr	r3, [r3, #0]
 801bc88:	633b      	str	r3, [r7, #48]	@ 0x30
 801bc8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bc8c:	2b00      	cmp	r3, #0
 801bc8e:	d1e6      	bne.n	801bc5e <ip4_reass+0xb6>
 801bc90:	e000      	b.n	801bc94 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801bc92:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801bc94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bc96:	2b00      	cmp	r3, #0
 801bc98:	d109      	bne.n	801bcae <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801bc9a:	8c3b      	ldrh	r3, [r7, #32]
 801bc9c:	4619      	mov	r1, r3
 801bc9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801bca0:	f7ff fdb0 	bl	801b804 <ip_reass_enqueue_new_datagram>
 801bca4:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801bca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bca8:	2b00      	cmp	r3, #0
 801bcaa:	d11c      	bne.n	801bce6 <ip4_reass+0x13e>
      goto nullreturn;
 801bcac:	e105      	b.n	801beba <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801bcae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bcb0:	88db      	ldrh	r3, [r3, #6]
 801bcb2:	b29b      	uxth	r3, r3
 801bcb4:	4618      	mov	r0, r3
 801bcb6:	f7f4 ffff 	bl	8010cb8 <lwip_htons>
 801bcba:	4603      	mov	r3, r0
 801bcbc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bcc0:	2b00      	cmp	r3, #0
 801bcc2:	d110      	bne.n	801bce6 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801bcc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bcc6:	89db      	ldrh	r3, [r3, #14]
 801bcc8:	4618      	mov	r0, r3
 801bcca:	f7f4 fff5 	bl	8010cb8 <lwip_htons>
 801bcce:	4603      	mov	r3, r0
 801bcd0:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801bcd4:	2b00      	cmp	r3, #0
 801bcd6:	d006      	beq.n	801bce6 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801bcd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bcda:	3308      	adds	r3, #8
 801bcdc:	2214      	movs	r2, #20
 801bcde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801bce0:	4618      	mov	r0, r3
 801bce2:	f002 fc73 	bl	801e5cc <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801bce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bce8:	88db      	ldrh	r3, [r3, #6]
 801bcea:	b29b      	uxth	r3, r3
 801bcec:	f003 0320 	and.w	r3, r3, #32
 801bcf0:	2b00      	cmp	r3, #0
 801bcf2:	bf0c      	ite	eq
 801bcf4:	2301      	moveq	r3, #1
 801bcf6:	2300      	movne	r3, #0
 801bcf8:	b2db      	uxtb	r3, r3
 801bcfa:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801bcfc:	69fb      	ldr	r3, [r7, #28]
 801bcfe:	2b00      	cmp	r3, #0
 801bd00:	d00e      	beq.n	801bd20 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801bd02:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801bd04:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801bd06:	4413      	add	r3, r2
 801bd08:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801bd0a:	8b7a      	ldrh	r2, [r7, #26]
 801bd0c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801bd0e:	429a      	cmp	r2, r3
 801bd10:	f0c0 80a0 	bcc.w	801be54 <ip4_reass+0x2ac>
 801bd14:	8b7b      	ldrh	r3, [r7, #26]
 801bd16:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801bd1a:	4293      	cmp	r3, r2
 801bd1c:	f200 809a 	bhi.w	801be54 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801bd20:	69fa      	ldr	r2, [r7, #28]
 801bd22:	6879      	ldr	r1, [r7, #4]
 801bd24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801bd26:	f7ff fdd5 	bl	801b8d4 <ip_reass_chain_frag_into_datagram_and_validate>
 801bd2a:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801bd2c:	697b      	ldr	r3, [r7, #20]
 801bd2e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801bd32:	f000 809b 	beq.w	801be6c <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801bd36:	4b48      	ldr	r3, [pc, #288]	@ (801be58 <ip4_reass+0x2b0>)
 801bd38:	881a      	ldrh	r2, [r3, #0]
 801bd3a:	8c3b      	ldrh	r3, [r7, #32]
 801bd3c:	4413      	add	r3, r2
 801bd3e:	b29a      	uxth	r2, r3
 801bd40:	4b45      	ldr	r3, [pc, #276]	@ (801be58 <ip4_reass+0x2b0>)
 801bd42:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801bd44:	69fb      	ldr	r3, [r7, #28]
 801bd46:	2b00      	cmp	r3, #0
 801bd48:	d00d      	beq.n	801bd66 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801bd4a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801bd4c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801bd4e:	4413      	add	r3, r2
 801bd50:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801bd52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd54:	8a7a      	ldrh	r2, [r7, #18]
 801bd56:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801bd58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd5a:	7f9b      	ldrb	r3, [r3, #30]
 801bd5c:	f043 0301 	orr.w	r3, r3, #1
 801bd60:	b2da      	uxtb	r2, r3
 801bd62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd64:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801bd66:	697b      	ldr	r3, [r7, #20]
 801bd68:	2b01      	cmp	r3, #1
 801bd6a:	d171      	bne.n	801be50 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801bd6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd6e:	8b9b      	ldrh	r3, [r3, #28]
 801bd70:	3314      	adds	r3, #20
 801bd72:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801bd74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd76:	685b      	ldr	r3, [r3, #4]
 801bd78:	685b      	ldr	r3, [r3, #4]
 801bd7a:	681b      	ldr	r3, [r3, #0]
 801bd7c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801bd7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd80:	685b      	ldr	r3, [r3, #4]
 801bd82:	685b      	ldr	r3, [r3, #4]
 801bd84:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801bd86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd88:	3308      	adds	r3, #8
 801bd8a:	2214      	movs	r2, #20
 801bd8c:	4619      	mov	r1, r3
 801bd8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801bd90:	f002 fc1c 	bl	801e5cc <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801bd94:	8a3b      	ldrh	r3, [r7, #16]
 801bd96:	4618      	mov	r0, r3
 801bd98:	f7f4 ff8e 	bl	8010cb8 <lwip_htons>
 801bd9c:	4603      	mov	r3, r0
 801bd9e:	461a      	mov	r2, r3
 801bda0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bda2:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801bda4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bda6:	2200      	movs	r2, #0
 801bda8:	719a      	strb	r2, [r3, #6]
 801bdaa:	2200      	movs	r2, #0
 801bdac:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801bdae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bdb0:	2200      	movs	r2, #0
 801bdb2:	729a      	strb	r2, [r3, #10]
 801bdb4:	2200      	movs	r2, #0
 801bdb6:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801bdb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bdba:	685b      	ldr	r3, [r3, #4]
 801bdbc:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801bdbe:	e00d      	b.n	801bddc <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801bdc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bdc2:	685b      	ldr	r3, [r3, #4]
 801bdc4:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801bdc6:	2114      	movs	r1, #20
 801bdc8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801bdca:	f7f6 fb19 	bl	8012400 <pbuf_remove_header>
      pbuf_cat(p, r);
 801bdce:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801bdd0:	6878      	ldr	r0, [r7, #4]
 801bdd2:	f7f6 fc9b 	bl	801270c <pbuf_cat>
      r = iprh->next_pbuf;
 801bdd6:	68fb      	ldr	r3, [r7, #12]
 801bdd8:	681b      	ldr	r3, [r3, #0]
 801bdda:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801bddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bdde:	2b00      	cmp	r3, #0
 801bde0:	d1ee      	bne.n	801bdc0 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801bde2:	4b1e      	ldr	r3, [pc, #120]	@ (801be5c <ip4_reass+0x2b4>)
 801bde4:	681b      	ldr	r3, [r3, #0]
 801bde6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801bde8:	429a      	cmp	r2, r3
 801bdea:	d102      	bne.n	801bdf2 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801bdec:	2300      	movs	r3, #0
 801bdee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801bdf0:	e010      	b.n	801be14 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801bdf2:	4b1a      	ldr	r3, [pc, #104]	@ (801be5c <ip4_reass+0x2b4>)
 801bdf4:	681b      	ldr	r3, [r3, #0]
 801bdf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801bdf8:	e007      	b.n	801be0a <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801bdfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bdfc:	681b      	ldr	r3, [r3, #0]
 801bdfe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801be00:	429a      	cmp	r2, r3
 801be02:	d006      	beq.n	801be12 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801be04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be06:	681b      	ldr	r3, [r3, #0]
 801be08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801be0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be0c:	2b00      	cmp	r3, #0
 801be0e:	d1f4      	bne.n	801bdfa <ip4_reass+0x252>
 801be10:	e000      	b.n	801be14 <ip4_reass+0x26c>
          break;
 801be12:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801be14:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801be16:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801be18:	f7ff fd2e 	bl	801b878 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801be1c:	6878      	ldr	r0, [r7, #4]
 801be1e:	f7f6 fc35 	bl	801268c <pbuf_clen>
 801be22:	4603      	mov	r3, r0
 801be24:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801be26:	4b0c      	ldr	r3, [pc, #48]	@ (801be58 <ip4_reass+0x2b0>)
 801be28:	881b      	ldrh	r3, [r3, #0]
 801be2a:	8c3a      	ldrh	r2, [r7, #32]
 801be2c:	429a      	cmp	r2, r3
 801be2e:	d906      	bls.n	801be3e <ip4_reass+0x296>
 801be30:	4b0b      	ldr	r3, [pc, #44]	@ (801be60 <ip4_reass+0x2b8>)
 801be32:	f240 229b 	movw	r2, #667	@ 0x29b
 801be36:	490b      	ldr	r1, [pc, #44]	@ (801be64 <ip4_reass+0x2bc>)
 801be38:	480b      	ldr	r0, [pc, #44]	@ (801be68 <ip4_reass+0x2c0>)
 801be3a:	f002 facb 	bl	801e3d4 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801be3e:	4b06      	ldr	r3, [pc, #24]	@ (801be58 <ip4_reass+0x2b0>)
 801be40:	881a      	ldrh	r2, [r3, #0]
 801be42:	8c3b      	ldrh	r3, [r7, #32]
 801be44:	1ad3      	subs	r3, r2, r3
 801be46:	b29a      	uxth	r2, r3
 801be48:	4b03      	ldr	r3, [pc, #12]	@ (801be58 <ip4_reass+0x2b0>)
 801be4a:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801be4c:	687b      	ldr	r3, [r7, #4]
 801be4e:	e038      	b.n	801bec2 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801be50:	2300      	movs	r3, #0
 801be52:	e036      	b.n	801bec2 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801be54:	bf00      	nop
 801be56:	e00a      	b.n	801be6e <ip4_reass+0x2c6>
 801be58:	2000f494 	.word	0x2000f494
 801be5c:	2000f490 	.word	0x2000f490
 801be60:	08024950 	.word	0x08024950
 801be64:	08024ac0 	.word	0x08024ac0
 801be68:	08024998 	.word	0x08024998
    goto nullreturn_ipr;
 801be6c:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801be6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801be70:	2b00      	cmp	r3, #0
 801be72:	d106      	bne.n	801be82 <ip4_reass+0x2da>
 801be74:	4b15      	ldr	r3, [pc, #84]	@ (801becc <ip4_reass+0x324>)
 801be76:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801be7a:	4915      	ldr	r1, [pc, #84]	@ (801bed0 <ip4_reass+0x328>)
 801be7c:	4815      	ldr	r0, [pc, #84]	@ (801bed4 <ip4_reass+0x32c>)
 801be7e:	f002 faa9 	bl	801e3d4 <iprintf>
  if (ipr->p == NULL) {
 801be82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801be84:	685b      	ldr	r3, [r3, #4]
 801be86:	2b00      	cmp	r3, #0
 801be88:	d116      	bne.n	801beb8 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801be8a:	4b13      	ldr	r3, [pc, #76]	@ (801bed8 <ip4_reass+0x330>)
 801be8c:	681b      	ldr	r3, [r3, #0]
 801be8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801be90:	429a      	cmp	r2, r3
 801be92:	d006      	beq.n	801bea2 <ip4_reass+0x2fa>
 801be94:	4b0d      	ldr	r3, [pc, #52]	@ (801becc <ip4_reass+0x324>)
 801be96:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801be9a:	4910      	ldr	r1, [pc, #64]	@ (801bedc <ip4_reass+0x334>)
 801be9c:	480d      	ldr	r0, [pc, #52]	@ (801bed4 <ip4_reass+0x32c>)
 801be9e:	f002 fa99 	bl	801e3d4 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801bea2:	2100      	movs	r1, #0
 801bea4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801bea6:	f7ff fce7 	bl	801b878 <ip_reass_dequeue_datagram>
 801beaa:	e006      	b.n	801beba <ip4_reass+0x312>
    goto nullreturn;
 801beac:	bf00      	nop
 801beae:	e004      	b.n	801beba <ip4_reass+0x312>
    goto nullreturn;
 801beb0:	bf00      	nop
 801beb2:	e002      	b.n	801beba <ip4_reass+0x312>
      goto nullreturn;
 801beb4:	bf00      	nop
 801beb6:	e000      	b.n	801beba <ip4_reass+0x312>
  }

nullreturn:
 801beb8:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801beba:	6878      	ldr	r0, [r7, #4]
 801bebc:	f7f6 fb58 	bl	8012570 <pbuf_free>
  return NULL;
 801bec0:	2300      	movs	r3, #0
}
 801bec2:	4618      	mov	r0, r3
 801bec4:	3738      	adds	r7, #56	@ 0x38
 801bec6:	46bd      	mov	sp, r7
 801bec8:	bd80      	pop	{r7, pc}
 801beca:	bf00      	nop
 801becc:	08024950 	.word	0x08024950
 801bed0:	08024adc 	.word	0x08024adc
 801bed4:	08024998 	.word	0x08024998
 801bed8:	2000f490 	.word	0x2000f490
 801bedc:	08024ae8 	.word	0x08024ae8

0801bee0 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801bee0:	b580      	push	{r7, lr}
 801bee2:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801bee4:	2006      	movs	r0, #6
 801bee6:	f7f5 fbbb 	bl	8011660 <memp_malloc>
 801beea:	4603      	mov	r3, r0
}
 801beec:	4618      	mov	r0, r3
 801beee:	bd80      	pop	{r7, pc}

0801bef0 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801bef0:	b580      	push	{r7, lr}
 801bef2:	b082      	sub	sp, #8
 801bef4:	af00      	add	r7, sp, #0
 801bef6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801bef8:	687b      	ldr	r3, [r7, #4]
 801befa:	2b00      	cmp	r3, #0
 801befc:	d106      	bne.n	801bf0c <ip_frag_free_pbuf_custom_ref+0x1c>
 801befe:	4b07      	ldr	r3, [pc, #28]	@ (801bf1c <ip_frag_free_pbuf_custom_ref+0x2c>)
 801bf00:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801bf04:	4906      	ldr	r1, [pc, #24]	@ (801bf20 <ip_frag_free_pbuf_custom_ref+0x30>)
 801bf06:	4807      	ldr	r0, [pc, #28]	@ (801bf24 <ip_frag_free_pbuf_custom_ref+0x34>)
 801bf08:	f002 fa64 	bl	801e3d4 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801bf0c:	6879      	ldr	r1, [r7, #4]
 801bf0e:	2006      	movs	r0, #6
 801bf10:	f7f5 fc1c 	bl	801174c <memp_free>
}
 801bf14:	bf00      	nop
 801bf16:	3708      	adds	r7, #8
 801bf18:	46bd      	mov	sp, r7
 801bf1a:	bd80      	pop	{r7, pc}
 801bf1c:	08024950 	.word	0x08024950
 801bf20:	08024b08 	.word	0x08024b08
 801bf24:	08024998 	.word	0x08024998

0801bf28 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801bf28:	b580      	push	{r7, lr}
 801bf2a:	b084      	sub	sp, #16
 801bf2c:	af00      	add	r7, sp, #0
 801bf2e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801bf30:	687b      	ldr	r3, [r7, #4]
 801bf32:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801bf34:	68fb      	ldr	r3, [r7, #12]
 801bf36:	2b00      	cmp	r3, #0
 801bf38:	d106      	bne.n	801bf48 <ipfrag_free_pbuf_custom+0x20>
 801bf3a:	4b11      	ldr	r3, [pc, #68]	@ (801bf80 <ipfrag_free_pbuf_custom+0x58>)
 801bf3c:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801bf40:	4910      	ldr	r1, [pc, #64]	@ (801bf84 <ipfrag_free_pbuf_custom+0x5c>)
 801bf42:	4811      	ldr	r0, [pc, #68]	@ (801bf88 <ipfrag_free_pbuf_custom+0x60>)
 801bf44:	f002 fa46 	bl	801e3d4 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801bf48:	68fa      	ldr	r2, [r7, #12]
 801bf4a:	687b      	ldr	r3, [r7, #4]
 801bf4c:	429a      	cmp	r2, r3
 801bf4e:	d006      	beq.n	801bf5e <ipfrag_free_pbuf_custom+0x36>
 801bf50:	4b0b      	ldr	r3, [pc, #44]	@ (801bf80 <ipfrag_free_pbuf_custom+0x58>)
 801bf52:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801bf56:	490d      	ldr	r1, [pc, #52]	@ (801bf8c <ipfrag_free_pbuf_custom+0x64>)
 801bf58:	480b      	ldr	r0, [pc, #44]	@ (801bf88 <ipfrag_free_pbuf_custom+0x60>)
 801bf5a:	f002 fa3b 	bl	801e3d4 <iprintf>
  if (pcr->original != NULL) {
 801bf5e:	68fb      	ldr	r3, [r7, #12]
 801bf60:	695b      	ldr	r3, [r3, #20]
 801bf62:	2b00      	cmp	r3, #0
 801bf64:	d004      	beq.n	801bf70 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801bf66:	68fb      	ldr	r3, [r7, #12]
 801bf68:	695b      	ldr	r3, [r3, #20]
 801bf6a:	4618      	mov	r0, r3
 801bf6c:	f7f6 fb00 	bl	8012570 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801bf70:	68f8      	ldr	r0, [r7, #12]
 801bf72:	f7ff ffbd 	bl	801bef0 <ip_frag_free_pbuf_custom_ref>
}
 801bf76:	bf00      	nop
 801bf78:	3710      	adds	r7, #16
 801bf7a:	46bd      	mov	sp, r7
 801bf7c:	bd80      	pop	{r7, pc}
 801bf7e:	bf00      	nop
 801bf80:	08024950 	.word	0x08024950
 801bf84:	08024b14 	.word	0x08024b14
 801bf88:	08024998 	.word	0x08024998
 801bf8c:	08024b20 	.word	0x08024b20

0801bf90 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801bf90:	b580      	push	{r7, lr}
 801bf92:	b094      	sub	sp, #80	@ 0x50
 801bf94:	af02      	add	r7, sp, #8
 801bf96:	60f8      	str	r0, [r7, #12]
 801bf98:	60b9      	str	r1, [r7, #8]
 801bf9a:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801bf9c:	2300      	movs	r3, #0
 801bf9e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801bfa2:	68bb      	ldr	r3, [r7, #8]
 801bfa4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801bfa6:	3b14      	subs	r3, #20
 801bfa8:	2b00      	cmp	r3, #0
 801bfaa:	da00      	bge.n	801bfae <ip4_frag+0x1e>
 801bfac:	3307      	adds	r3, #7
 801bfae:	10db      	asrs	r3, r3, #3
 801bfb0:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801bfb2:	2314      	movs	r3, #20
 801bfb4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801bfb6:	68fb      	ldr	r3, [r7, #12]
 801bfb8:	685b      	ldr	r3, [r3, #4]
 801bfba:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801bfbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bfbe:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801bfc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bfc2:	781b      	ldrb	r3, [r3, #0]
 801bfc4:	f003 030f 	and.w	r3, r3, #15
 801bfc8:	b2db      	uxtb	r3, r3
 801bfca:	009b      	lsls	r3, r3, #2
 801bfcc:	b2db      	uxtb	r3, r3
 801bfce:	2b14      	cmp	r3, #20
 801bfd0:	d002      	beq.n	801bfd8 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801bfd2:	f06f 0305 	mvn.w	r3, #5
 801bfd6:	e110      	b.n	801c1fa <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801bfd8:	68fb      	ldr	r3, [r7, #12]
 801bfda:	895b      	ldrh	r3, [r3, #10]
 801bfdc:	2b13      	cmp	r3, #19
 801bfde:	d809      	bhi.n	801bff4 <ip4_frag+0x64>
 801bfe0:	4b88      	ldr	r3, [pc, #544]	@ (801c204 <ip4_frag+0x274>)
 801bfe2:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801bfe6:	4988      	ldr	r1, [pc, #544]	@ (801c208 <ip4_frag+0x278>)
 801bfe8:	4888      	ldr	r0, [pc, #544]	@ (801c20c <ip4_frag+0x27c>)
 801bfea:	f002 f9f3 	bl	801e3d4 <iprintf>
 801bfee:	f06f 0305 	mvn.w	r3, #5
 801bff2:	e102      	b.n	801c1fa <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801bff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bff6:	88db      	ldrh	r3, [r3, #6]
 801bff8:	b29b      	uxth	r3, r3
 801bffa:	4618      	mov	r0, r3
 801bffc:	f7f4 fe5c 	bl	8010cb8 <lwip_htons>
 801c000:	4603      	mov	r3, r0
 801c002:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801c004:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c006:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c00a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801c00e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c010:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801c014:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801c016:	68fb      	ldr	r3, [r7, #12]
 801c018:	891b      	ldrh	r3, [r3, #8]
 801c01a:	3b14      	subs	r3, #20
 801c01c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801c020:	e0e1      	b.n	801c1e6 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801c022:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801c024:	00db      	lsls	r3, r3, #3
 801c026:	b29b      	uxth	r3, r3
 801c028:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801c02c:	4293      	cmp	r3, r2
 801c02e:	bf28      	it	cs
 801c030:	4613      	movcs	r3, r2
 801c032:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801c034:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c038:	2114      	movs	r1, #20
 801c03a:	200e      	movs	r0, #14
 801c03c:	f7f5 ff82 	bl	8011f44 <pbuf_alloc>
 801c040:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801c042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c044:	2b00      	cmp	r3, #0
 801c046:	f000 80d5 	beq.w	801c1f4 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801c04a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c04c:	895b      	ldrh	r3, [r3, #10]
 801c04e:	2b13      	cmp	r3, #19
 801c050:	d806      	bhi.n	801c060 <ip4_frag+0xd0>
 801c052:	4b6c      	ldr	r3, [pc, #432]	@ (801c204 <ip4_frag+0x274>)
 801c054:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801c058:	496d      	ldr	r1, [pc, #436]	@ (801c210 <ip4_frag+0x280>)
 801c05a:	486c      	ldr	r0, [pc, #432]	@ (801c20c <ip4_frag+0x27c>)
 801c05c:	f002 f9ba 	bl	801e3d4 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801c060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c062:	685b      	ldr	r3, [r3, #4]
 801c064:	2214      	movs	r2, #20
 801c066:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801c068:	4618      	mov	r0, r3
 801c06a:	f002 faaf 	bl	801e5cc <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801c06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c070:	685b      	ldr	r3, [r3, #4]
 801c072:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801c074:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801c076:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801c07a:	e064      	b.n	801c146 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801c07c:	68fb      	ldr	r3, [r7, #12]
 801c07e:	895a      	ldrh	r2, [r3, #10]
 801c080:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801c082:	1ad3      	subs	r3, r2, r3
 801c084:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801c086:	68fb      	ldr	r3, [r7, #12]
 801c088:	895b      	ldrh	r3, [r3, #10]
 801c08a:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801c08c:	429a      	cmp	r2, r3
 801c08e:	d906      	bls.n	801c09e <ip4_frag+0x10e>
 801c090:	4b5c      	ldr	r3, [pc, #368]	@ (801c204 <ip4_frag+0x274>)
 801c092:	f240 322d 	movw	r2, #813	@ 0x32d
 801c096:	495f      	ldr	r1, [pc, #380]	@ (801c214 <ip4_frag+0x284>)
 801c098:	485c      	ldr	r0, [pc, #368]	@ (801c20c <ip4_frag+0x27c>)
 801c09a:	f002 f99b 	bl	801e3d4 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801c09e:	8bfa      	ldrh	r2, [r7, #30]
 801c0a0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801c0a4:	4293      	cmp	r3, r2
 801c0a6:	bf28      	it	cs
 801c0a8:	4613      	movcs	r3, r2
 801c0aa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801c0ae:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801c0b2:	2b00      	cmp	r3, #0
 801c0b4:	d105      	bne.n	801c0c2 <ip4_frag+0x132>
        poff = 0;
 801c0b6:	2300      	movs	r3, #0
 801c0b8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801c0ba:	68fb      	ldr	r3, [r7, #12]
 801c0bc:	681b      	ldr	r3, [r3, #0]
 801c0be:	60fb      	str	r3, [r7, #12]
        continue;
 801c0c0:	e041      	b.n	801c146 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801c0c2:	f7ff ff0d 	bl	801bee0 <ip_frag_alloc_pbuf_custom_ref>
 801c0c6:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801c0c8:	69bb      	ldr	r3, [r7, #24]
 801c0ca:	2b00      	cmp	r3, #0
 801c0cc:	d103      	bne.n	801c0d6 <ip4_frag+0x146>
        pbuf_free(rambuf);
 801c0ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c0d0:	f7f6 fa4e 	bl	8012570 <pbuf_free>
        goto memerr;
 801c0d4:	e08f      	b.n	801c1f6 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801c0d6:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801c0d8:	68fb      	ldr	r3, [r7, #12]
 801c0da:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801c0dc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801c0de:	4413      	add	r3, r2
 801c0e0:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801c0e4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801c0e8:	9201      	str	r2, [sp, #4]
 801c0ea:	9300      	str	r3, [sp, #0]
 801c0ec:	4603      	mov	r3, r0
 801c0ee:	2241      	movs	r2, #65	@ 0x41
 801c0f0:	2000      	movs	r0, #0
 801c0f2:	f7f6 f851 	bl	8012198 <pbuf_alloced_custom>
 801c0f6:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801c0f8:	697b      	ldr	r3, [r7, #20]
 801c0fa:	2b00      	cmp	r3, #0
 801c0fc:	d106      	bne.n	801c10c <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801c0fe:	69b8      	ldr	r0, [r7, #24]
 801c100:	f7ff fef6 	bl	801bef0 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801c104:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c106:	f7f6 fa33 	bl	8012570 <pbuf_free>
        goto memerr;
 801c10a:	e074      	b.n	801c1f6 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801c10c:	68f8      	ldr	r0, [r7, #12]
 801c10e:	f7f6 fad5 	bl	80126bc <pbuf_ref>
      pcr->original = p;
 801c112:	69bb      	ldr	r3, [r7, #24]
 801c114:	68fa      	ldr	r2, [r7, #12]
 801c116:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801c118:	69bb      	ldr	r3, [r7, #24]
 801c11a:	4a3f      	ldr	r2, [pc, #252]	@ (801c218 <ip4_frag+0x288>)
 801c11c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801c11e:	6979      	ldr	r1, [r7, #20]
 801c120:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c122:	f7f6 faf3 	bl	801270c <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801c126:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801c12a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801c12e:	1ad3      	subs	r3, r2, r3
 801c130:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801c134:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801c138:	2b00      	cmp	r3, #0
 801c13a:	d004      	beq.n	801c146 <ip4_frag+0x1b6>
        poff = 0;
 801c13c:	2300      	movs	r3, #0
 801c13e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801c140:	68fb      	ldr	r3, [r7, #12]
 801c142:	681b      	ldr	r3, [r3, #0]
 801c144:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801c146:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801c14a:	2b00      	cmp	r3, #0
 801c14c:	d196      	bne.n	801c07c <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801c14e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801c150:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801c154:	4413      	add	r3, r2
 801c156:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801c158:	68bb      	ldr	r3, [r7, #8]
 801c15a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c15c:	f1a3 0213 	sub.w	r2, r3, #19
 801c160:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801c164:	429a      	cmp	r2, r3
 801c166:	bfcc      	ite	gt
 801c168:	2301      	movgt	r3, #1
 801c16a:	2300      	movle	r3, #0
 801c16c:	b2db      	uxtb	r3, r3
 801c16e:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801c170:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801c174:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c178:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801c17a:	6a3b      	ldr	r3, [r7, #32]
 801c17c:	2b00      	cmp	r3, #0
 801c17e:	d002      	beq.n	801c186 <ip4_frag+0x1f6>
 801c180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c182:	2b00      	cmp	r3, #0
 801c184:	d003      	beq.n	801c18e <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801c186:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c188:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801c18c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801c18e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c190:	4618      	mov	r0, r3
 801c192:	f7f4 fd91 	bl	8010cb8 <lwip_htons>
 801c196:	4603      	mov	r3, r0
 801c198:	461a      	mov	r2, r3
 801c19a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c19c:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801c19e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801c1a0:	3314      	adds	r3, #20
 801c1a2:	b29b      	uxth	r3, r3
 801c1a4:	4618      	mov	r0, r3
 801c1a6:	f7f4 fd87 	bl	8010cb8 <lwip_htons>
 801c1aa:	4603      	mov	r3, r0
 801c1ac:	461a      	mov	r2, r3
 801c1ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c1b0:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801c1b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c1b4:	2200      	movs	r2, #0
 801c1b6:	729a      	strb	r2, [r3, #10]
 801c1b8:	2200      	movs	r2, #0
 801c1ba:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801c1bc:	68bb      	ldr	r3, [r7, #8]
 801c1be:	695b      	ldr	r3, [r3, #20]
 801c1c0:	687a      	ldr	r2, [r7, #4]
 801c1c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801c1c4:	68b8      	ldr	r0, [r7, #8]
 801c1c6:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801c1c8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c1ca:	f7f6 f9d1 	bl	8012570 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801c1ce:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801c1d2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801c1d4:	1ad3      	subs	r3, r2, r3
 801c1d6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801c1da:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801c1de:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801c1e0:	4413      	add	r3, r2
 801c1e2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801c1e6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801c1ea:	2b00      	cmp	r3, #0
 801c1ec:	f47f af19 	bne.w	801c022 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801c1f0:	2300      	movs	r3, #0
 801c1f2:	e002      	b.n	801c1fa <ip4_frag+0x26a>
      goto memerr;
 801c1f4:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801c1f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 801c1fa:	4618      	mov	r0, r3
 801c1fc:	3748      	adds	r7, #72	@ 0x48
 801c1fe:	46bd      	mov	sp, r7
 801c200:	bd80      	pop	{r7, pc}
 801c202:	bf00      	nop
 801c204:	08024950 	.word	0x08024950
 801c208:	08024b2c 	.word	0x08024b2c
 801c20c:	08024998 	.word	0x08024998
 801c210:	08024b48 	.word	0x08024b48
 801c214:	08024b68 	.word	0x08024b68
 801c218:	0801bf29 	.word	0x0801bf29

0801c21c <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801c21c:	b580      	push	{r7, lr}
 801c21e:	b086      	sub	sp, #24
 801c220:	af00      	add	r7, sp, #0
 801c222:	6078      	str	r0, [r7, #4]
 801c224:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801c226:	230e      	movs	r3, #14
 801c228:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801c22a:	687b      	ldr	r3, [r7, #4]
 801c22c:	895b      	ldrh	r3, [r3, #10]
 801c22e:	2b0e      	cmp	r3, #14
 801c230:	d96e      	bls.n	801c310 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801c232:	687b      	ldr	r3, [r7, #4]
 801c234:	7bdb      	ldrb	r3, [r3, #15]
 801c236:	2b00      	cmp	r3, #0
 801c238:	d106      	bne.n	801c248 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801c23a:	683b      	ldr	r3, [r7, #0]
 801c23c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801c240:	3301      	adds	r3, #1
 801c242:	b2da      	uxtb	r2, r3
 801c244:	687b      	ldr	r3, [r7, #4]
 801c246:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801c248:	687b      	ldr	r3, [r7, #4]
 801c24a:	685b      	ldr	r3, [r3, #4]
 801c24c:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801c24e:	693b      	ldr	r3, [r7, #16]
 801c250:	7b1a      	ldrb	r2, [r3, #12]
 801c252:	7b5b      	ldrb	r3, [r3, #13]
 801c254:	021b      	lsls	r3, r3, #8
 801c256:	4313      	orrs	r3, r2
 801c258:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801c25a:	693b      	ldr	r3, [r7, #16]
 801c25c:	781b      	ldrb	r3, [r3, #0]
 801c25e:	f003 0301 	and.w	r3, r3, #1
 801c262:	2b00      	cmp	r3, #0
 801c264:	d023      	beq.n	801c2ae <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801c266:	693b      	ldr	r3, [r7, #16]
 801c268:	781b      	ldrb	r3, [r3, #0]
 801c26a:	2b01      	cmp	r3, #1
 801c26c:	d10f      	bne.n	801c28e <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801c26e:	693b      	ldr	r3, [r7, #16]
 801c270:	785b      	ldrb	r3, [r3, #1]
 801c272:	2b00      	cmp	r3, #0
 801c274:	d11b      	bne.n	801c2ae <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801c276:	693b      	ldr	r3, [r7, #16]
 801c278:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801c27a:	2b5e      	cmp	r3, #94	@ 0x5e
 801c27c:	d117      	bne.n	801c2ae <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801c27e:	687b      	ldr	r3, [r7, #4]
 801c280:	7b5b      	ldrb	r3, [r3, #13]
 801c282:	f043 0310 	orr.w	r3, r3, #16
 801c286:	b2da      	uxtb	r2, r3
 801c288:	687b      	ldr	r3, [r7, #4]
 801c28a:	735a      	strb	r2, [r3, #13]
 801c28c:	e00f      	b.n	801c2ae <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801c28e:	693b      	ldr	r3, [r7, #16]
 801c290:	2206      	movs	r2, #6
 801c292:	4928      	ldr	r1, [pc, #160]	@ (801c334 <ethernet_input+0x118>)
 801c294:	4618      	mov	r0, r3
 801c296:	f002 f8af 	bl	801e3f8 <memcmp>
 801c29a:	4603      	mov	r3, r0
 801c29c:	2b00      	cmp	r3, #0
 801c29e:	d106      	bne.n	801c2ae <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801c2a0:	687b      	ldr	r3, [r7, #4]
 801c2a2:	7b5b      	ldrb	r3, [r3, #13]
 801c2a4:	f043 0308 	orr.w	r3, r3, #8
 801c2a8:	b2da      	uxtb	r2, r3
 801c2aa:	687b      	ldr	r3, [r7, #4]
 801c2ac:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801c2ae:	89fb      	ldrh	r3, [r7, #14]
 801c2b0:	2b08      	cmp	r3, #8
 801c2b2:	d003      	beq.n	801c2bc <ethernet_input+0xa0>
 801c2b4:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801c2b8:	d014      	beq.n	801c2e4 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801c2ba:	e032      	b.n	801c322 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801c2bc:	683b      	ldr	r3, [r7, #0]
 801c2be:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c2c2:	f003 0308 	and.w	r3, r3, #8
 801c2c6:	2b00      	cmp	r3, #0
 801c2c8:	d024      	beq.n	801c314 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801c2ca:	8afb      	ldrh	r3, [r7, #22]
 801c2cc:	4619      	mov	r1, r3
 801c2ce:	6878      	ldr	r0, [r7, #4]
 801c2d0:	f7f6 f896 	bl	8012400 <pbuf_remove_header>
 801c2d4:	4603      	mov	r3, r0
 801c2d6:	2b00      	cmp	r3, #0
 801c2d8:	d11e      	bne.n	801c318 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801c2da:	6839      	ldr	r1, [r7, #0]
 801c2dc:	6878      	ldr	r0, [r7, #4]
 801c2de:	f7fe ff15 	bl	801b10c <ip4_input>
      break;
 801c2e2:	e013      	b.n	801c30c <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801c2e4:	683b      	ldr	r3, [r7, #0]
 801c2e6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c2ea:	f003 0308 	and.w	r3, r3, #8
 801c2ee:	2b00      	cmp	r3, #0
 801c2f0:	d014      	beq.n	801c31c <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801c2f2:	8afb      	ldrh	r3, [r7, #22]
 801c2f4:	4619      	mov	r1, r3
 801c2f6:	6878      	ldr	r0, [r7, #4]
 801c2f8:	f7f6 f882 	bl	8012400 <pbuf_remove_header>
 801c2fc:	4603      	mov	r3, r0
 801c2fe:	2b00      	cmp	r3, #0
 801c300:	d10e      	bne.n	801c320 <ethernet_input+0x104>
        etharp_input(p, netif);
 801c302:	6839      	ldr	r1, [r7, #0]
 801c304:	6878      	ldr	r0, [r7, #4]
 801c306:	f7fe f8b5 	bl	801a474 <etharp_input>
      break;
 801c30a:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801c30c:	2300      	movs	r3, #0
 801c30e:	e00c      	b.n	801c32a <ethernet_input+0x10e>
    goto free_and_return;
 801c310:	bf00      	nop
 801c312:	e006      	b.n	801c322 <ethernet_input+0x106>
        goto free_and_return;
 801c314:	bf00      	nop
 801c316:	e004      	b.n	801c322 <ethernet_input+0x106>
        goto free_and_return;
 801c318:	bf00      	nop
 801c31a:	e002      	b.n	801c322 <ethernet_input+0x106>
        goto free_and_return;
 801c31c:	bf00      	nop
 801c31e:	e000      	b.n	801c322 <ethernet_input+0x106>
        goto free_and_return;
 801c320:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801c322:	6878      	ldr	r0, [r7, #4]
 801c324:	f7f6 f924 	bl	8012570 <pbuf_free>
  return ERR_OK;
 801c328:	2300      	movs	r3, #0
}
 801c32a:	4618      	mov	r0, r3
 801c32c:	3718      	adds	r7, #24
 801c32e:	46bd      	mov	sp, r7
 801c330:	bd80      	pop	{r7, pc}
 801c332:	bf00      	nop
 801c334:	08024da4 	.word	0x08024da4

0801c338 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801c338:	b580      	push	{r7, lr}
 801c33a:	b086      	sub	sp, #24
 801c33c:	af00      	add	r7, sp, #0
 801c33e:	60f8      	str	r0, [r7, #12]
 801c340:	60b9      	str	r1, [r7, #8]
 801c342:	607a      	str	r2, [r7, #4]
 801c344:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801c346:	8c3b      	ldrh	r3, [r7, #32]
 801c348:	4618      	mov	r0, r3
 801c34a:	f7f4 fcb5 	bl	8010cb8 <lwip_htons>
 801c34e:	4603      	mov	r3, r0
 801c350:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801c352:	210e      	movs	r1, #14
 801c354:	68b8      	ldr	r0, [r7, #8]
 801c356:	f7f6 f843 	bl	80123e0 <pbuf_add_header>
 801c35a:	4603      	mov	r3, r0
 801c35c:	2b00      	cmp	r3, #0
 801c35e:	d125      	bne.n	801c3ac <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801c360:	68bb      	ldr	r3, [r7, #8]
 801c362:	685b      	ldr	r3, [r3, #4]
 801c364:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801c366:	693b      	ldr	r3, [r7, #16]
 801c368:	8afa      	ldrh	r2, [r7, #22]
 801c36a:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801c36c:	693b      	ldr	r3, [r7, #16]
 801c36e:	2206      	movs	r2, #6
 801c370:	6839      	ldr	r1, [r7, #0]
 801c372:	4618      	mov	r0, r3
 801c374:	f002 f92a 	bl	801e5cc <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801c378:	693b      	ldr	r3, [r7, #16]
 801c37a:	3306      	adds	r3, #6
 801c37c:	2206      	movs	r2, #6
 801c37e:	6879      	ldr	r1, [r7, #4]
 801c380:	4618      	mov	r0, r3
 801c382:	f002 f923 	bl	801e5cc <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801c386:	68fb      	ldr	r3, [r7, #12]
 801c388:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801c38c:	2b06      	cmp	r3, #6
 801c38e:	d006      	beq.n	801c39e <ethernet_output+0x66>
 801c390:	4b0a      	ldr	r3, [pc, #40]	@ (801c3bc <ethernet_output+0x84>)
 801c392:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801c396:	490a      	ldr	r1, [pc, #40]	@ (801c3c0 <ethernet_output+0x88>)
 801c398:	480a      	ldr	r0, [pc, #40]	@ (801c3c4 <ethernet_output+0x8c>)
 801c39a:	f002 f81b 	bl	801e3d4 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801c39e:	68fb      	ldr	r3, [r7, #12]
 801c3a0:	699b      	ldr	r3, [r3, #24]
 801c3a2:	68b9      	ldr	r1, [r7, #8]
 801c3a4:	68f8      	ldr	r0, [r7, #12]
 801c3a6:	4798      	blx	r3
 801c3a8:	4603      	mov	r3, r0
 801c3aa:	e002      	b.n	801c3b2 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801c3ac:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801c3ae:	f06f 0301 	mvn.w	r3, #1
}
 801c3b2:	4618      	mov	r0, r3
 801c3b4:	3718      	adds	r7, #24
 801c3b6:	46bd      	mov	sp, r7
 801c3b8:	bd80      	pop	{r7, pc}
 801c3ba:	bf00      	nop
 801c3bc:	08024b78 	.word	0x08024b78
 801c3c0:	08024bb0 	.word	0x08024bb0
 801c3c4:	08024be4 	.word	0x08024be4

0801c3c8 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801c3c8:	b580      	push	{r7, lr}
 801c3ca:	b086      	sub	sp, #24
 801c3cc:	af00      	add	r7, sp, #0
 801c3ce:	6078      	str	r0, [r7, #4]
 801c3d0:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801c3d2:	683b      	ldr	r3, [r7, #0]
 801c3d4:	60bb      	str	r3, [r7, #8]
 801c3d6:	2304      	movs	r3, #4
 801c3d8:	60fb      	str	r3, [r7, #12]
 801c3da:	2300      	movs	r3, #0
 801c3dc:	613b      	str	r3, [r7, #16]
 801c3de:	2300      	movs	r3, #0
 801c3e0:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801c3e2:	f107 0308 	add.w	r3, r7, #8
 801c3e6:	2100      	movs	r1, #0
 801c3e8:	4618      	mov	r0, r3
 801c3ea:	f7ed fc42 	bl	8009c72 <osMessageCreate>
 801c3ee:	4602      	mov	r2, r0
 801c3f0:	687b      	ldr	r3, [r7, #4]
 801c3f2:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801c3f4:	687b      	ldr	r3, [r7, #4]
 801c3f6:	681b      	ldr	r3, [r3, #0]
 801c3f8:	2b00      	cmp	r3, #0
 801c3fa:	d102      	bne.n	801c402 <sys_mbox_new+0x3a>
    return ERR_MEM;
 801c3fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801c400:	e000      	b.n	801c404 <sys_mbox_new+0x3c>

  return ERR_OK;
 801c402:	2300      	movs	r3, #0
}
 801c404:	4618      	mov	r0, r3
 801c406:	3718      	adds	r7, #24
 801c408:	46bd      	mov	sp, r7
 801c40a:	bd80      	pop	{r7, pc}

0801c40c <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801c40c:	b580      	push	{r7, lr}
 801c40e:	b082      	sub	sp, #8
 801c410:	af00      	add	r7, sp, #0
 801c412:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 801c414:	687b      	ldr	r3, [r7, #4]
 801c416:	681b      	ldr	r3, [r3, #0]
 801c418:	4618      	mov	r0, r3
 801c41a:	f7ed fd07 	bl	8009e2c <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 801c41e:	687b      	ldr	r3, [r7, #4]
 801c420:	681b      	ldr	r3, [r3, #0]
 801c422:	4618      	mov	r0, r3
 801c424:	f7ed fd18 	bl	8009e58 <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801c428:	bf00      	nop
 801c42a:	3708      	adds	r7, #8
 801c42c:	46bd      	mov	sp, r7
 801c42e:	bd80      	pop	{r7, pc}

0801c430 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801c430:	b580      	push	{r7, lr}
 801c432:	b084      	sub	sp, #16
 801c434:	af00      	add	r7, sp, #0
 801c436:	6078      	str	r0, [r7, #4]
 801c438:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801c43a:	687b      	ldr	r3, [r7, #4]
 801c43c:	681b      	ldr	r3, [r3, #0]
 801c43e:	6839      	ldr	r1, [r7, #0]
 801c440:	2200      	movs	r2, #0
 801c442:	4618      	mov	r0, r3
 801c444:	f7ed fc3e 	bl	8009cc4 <osMessagePut>
 801c448:	4603      	mov	r3, r0
 801c44a:	2b00      	cmp	r3, #0
 801c44c:	d102      	bne.n	801c454 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801c44e:	2300      	movs	r3, #0
 801c450:	73fb      	strb	r3, [r7, #15]
 801c452:	e001      	b.n	801c458 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801c454:	23ff      	movs	r3, #255	@ 0xff
 801c456:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801c458:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c45c:	4618      	mov	r0, r3
 801c45e:	3710      	adds	r7, #16
 801c460:	46bd      	mov	sp, r7
 801c462:	bd80      	pop	{r7, pc}

0801c464 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801c464:	b580      	push	{r7, lr}
 801c466:	b08c      	sub	sp, #48	@ 0x30
 801c468:	af00      	add	r7, sp, #0
 801c46a:	61f8      	str	r0, [r7, #28]
 801c46c:	61b9      	str	r1, [r7, #24]
 801c46e:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801c470:	f7ed fa1d 	bl	80098ae <osKernelSysTick>
 801c474:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801c476:	697b      	ldr	r3, [r7, #20]
 801c478:	2b00      	cmp	r3, #0
 801c47a:	d017      	beq.n	801c4ac <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801c47c:	69fb      	ldr	r3, [r7, #28]
 801c47e:	6819      	ldr	r1, [r3, #0]
 801c480:	f107 0320 	add.w	r3, r7, #32
 801c484:	697a      	ldr	r2, [r7, #20]
 801c486:	4618      	mov	r0, r3
 801c488:	f7ed fc5c 	bl	8009d44 <osMessageGet>

    if(event.status == osEventMessage)
 801c48c:	6a3b      	ldr	r3, [r7, #32]
 801c48e:	2b10      	cmp	r3, #16
 801c490:	d109      	bne.n	801c4a6 <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801c492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c494:	461a      	mov	r2, r3
 801c496:	69bb      	ldr	r3, [r7, #24]
 801c498:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801c49a:	f7ed fa08 	bl	80098ae <osKernelSysTick>
 801c49e:	4602      	mov	r2, r0
 801c4a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c4a2:	1ad3      	subs	r3, r2, r3
 801c4a4:	e019      	b.n	801c4da <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801c4a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801c4aa:	e016      	b.n	801c4da <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801c4ac:	69fb      	ldr	r3, [r7, #28]
 801c4ae:	6819      	ldr	r1, [r3, #0]
 801c4b0:	463b      	mov	r3, r7
 801c4b2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801c4b6:	4618      	mov	r0, r3
 801c4b8:	f7ed fc44 	bl	8009d44 <osMessageGet>
 801c4bc:	f107 0320 	add.w	r3, r7, #32
 801c4c0:	463a      	mov	r2, r7
 801c4c2:	ca07      	ldmia	r2, {r0, r1, r2}
 801c4c4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 801c4c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c4ca:	461a      	mov	r2, r3
 801c4cc:	69bb      	ldr	r3, [r7, #24]
 801c4ce:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 801c4d0:	f7ed f9ed 	bl	80098ae <osKernelSysTick>
 801c4d4:	4602      	mov	r2, r0
 801c4d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c4d8:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801c4da:	4618      	mov	r0, r3
 801c4dc:	3730      	adds	r7, #48	@ 0x30
 801c4de:	46bd      	mov	sp, r7
 801c4e0:	bd80      	pop	{r7, pc}

0801c4e2 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801c4e2:	b580      	push	{r7, lr}
 801c4e4:	b086      	sub	sp, #24
 801c4e6:	af00      	add	r7, sp, #0
 801c4e8:	6078      	str	r0, [r7, #4]
 801c4ea:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 801c4ec:	687b      	ldr	r3, [r7, #4]
 801c4ee:	6819      	ldr	r1, [r3, #0]
 801c4f0:	f107 030c 	add.w	r3, r7, #12
 801c4f4:	2200      	movs	r2, #0
 801c4f6:	4618      	mov	r0, r3
 801c4f8:	f7ed fc24 	bl	8009d44 <osMessageGet>

  if(event.status == osEventMessage)
 801c4fc:	68fb      	ldr	r3, [r7, #12]
 801c4fe:	2b10      	cmp	r3, #16
 801c500:	d105      	bne.n	801c50e <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 801c502:	693b      	ldr	r3, [r7, #16]
 801c504:	461a      	mov	r2, r3
 801c506:	683b      	ldr	r3, [r7, #0]
 801c508:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 801c50a:	2300      	movs	r3, #0
 801c50c:	e001      	b.n	801c512 <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 801c50e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
  }
}
 801c512:	4618      	mov	r0, r3
 801c514:	3718      	adds	r7, #24
 801c516:	46bd      	mov	sp, r7
 801c518:	bd80      	pop	{r7, pc}

0801c51a <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801c51a:	b480      	push	{r7}
 801c51c:	b083      	sub	sp, #12
 801c51e:	af00      	add	r7, sp, #0
 801c520:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801c522:	687b      	ldr	r3, [r7, #4]
 801c524:	681b      	ldr	r3, [r3, #0]
 801c526:	2b00      	cmp	r3, #0
 801c528:	d101      	bne.n	801c52e <sys_mbox_valid+0x14>
    return 0;
 801c52a:	2300      	movs	r3, #0
 801c52c:	e000      	b.n	801c530 <sys_mbox_valid+0x16>
  else
    return 1;
 801c52e:	2301      	movs	r3, #1
}
 801c530:	4618      	mov	r0, r3
 801c532:	370c      	adds	r7, #12
 801c534:	46bd      	mov	sp, r7
 801c536:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c53a:	4770      	bx	lr

0801c53c <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 801c53c:	b480      	push	{r7}
 801c53e:	b083      	sub	sp, #12
 801c540:	af00      	add	r7, sp, #0
 801c542:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801c544:	687b      	ldr	r3, [r7, #4]
 801c546:	2200      	movs	r2, #0
 801c548:	601a      	str	r2, [r3, #0]
}
 801c54a:	bf00      	nop
 801c54c:	370c      	adds	r7, #12
 801c54e:	46bd      	mov	sp, r7
 801c550:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c554:	4770      	bx	lr

0801c556 <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801c556:	b580      	push	{r7, lr}
 801c558:	b084      	sub	sp, #16
 801c55a:	af00      	add	r7, sp, #0
 801c55c:	6078      	str	r0, [r7, #4]
 801c55e:	460b      	mov	r3, r1
 801c560:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 801c562:	2300      	movs	r3, #0
 801c564:	60bb      	str	r3, [r7, #8]
 801c566:	2300      	movs	r3, #0
 801c568:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 801c56a:	f107 0308 	add.w	r3, r7, #8
 801c56e:	2101      	movs	r1, #1
 801c570:	4618      	mov	r0, r3
 801c572:	f7ed fab5 	bl	8009ae0 <osSemaphoreCreate>
 801c576:	4602      	mov	r2, r0
 801c578:	687b      	ldr	r3, [r7, #4]
 801c57a:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 801c57c:	687b      	ldr	r3, [r7, #4]
 801c57e:	681b      	ldr	r3, [r3, #0]
 801c580:	2b00      	cmp	r3, #0
 801c582:	d102      	bne.n	801c58a <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801c584:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801c588:	e009      	b.n	801c59e <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 801c58a:	78fb      	ldrb	r3, [r7, #3]
 801c58c:	2b00      	cmp	r3, #0
 801c58e:	d105      	bne.n	801c59c <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 801c590:	687b      	ldr	r3, [r7, #4]
 801c592:	681b      	ldr	r3, [r3, #0]
 801c594:	2100      	movs	r1, #0
 801c596:	4618      	mov	r0, r3
 801c598:	f7ed fad4 	bl	8009b44 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801c59c:	2300      	movs	r3, #0
}
 801c59e:	4618      	mov	r0, r3
 801c5a0:	3710      	adds	r7, #16
 801c5a2:	46bd      	mov	sp, r7
 801c5a4:	bd80      	pop	{r7, pc}

0801c5a6 <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801c5a6:	b580      	push	{r7, lr}
 801c5a8:	b084      	sub	sp, #16
 801c5aa:	af00      	add	r7, sp, #0
 801c5ac:	6078      	str	r0, [r7, #4]
 801c5ae:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 801c5b0:	f7ed f97d 	bl	80098ae <osKernelSysTick>
 801c5b4:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801c5b6:	683b      	ldr	r3, [r7, #0]
 801c5b8:	2b00      	cmp	r3, #0
 801c5ba:	d011      	beq.n	801c5e0 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 801c5bc:	687b      	ldr	r3, [r7, #4]
 801c5be:	681b      	ldr	r3, [r3, #0]
 801c5c0:	6839      	ldr	r1, [r7, #0]
 801c5c2:	4618      	mov	r0, r3
 801c5c4:	f7ed fabe 	bl	8009b44 <osSemaphoreWait>
 801c5c8:	4603      	mov	r3, r0
 801c5ca:	2b00      	cmp	r3, #0
 801c5cc:	d105      	bne.n	801c5da <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 801c5ce:	f7ed f96e 	bl	80098ae <osKernelSysTick>
 801c5d2:	4602      	mov	r2, r0
 801c5d4:	68fb      	ldr	r3, [r7, #12]
 801c5d6:	1ad3      	subs	r3, r2, r3
 801c5d8:	e012      	b.n	801c600 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 801c5da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801c5de:	e00f      	b.n	801c600 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 801c5e0:	bf00      	nop
 801c5e2:	687b      	ldr	r3, [r7, #4]
 801c5e4:	681b      	ldr	r3, [r3, #0]
 801c5e6:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801c5ea:	4618      	mov	r0, r3
 801c5ec:	f7ed faaa 	bl	8009b44 <osSemaphoreWait>
 801c5f0:	4603      	mov	r3, r0
 801c5f2:	2b00      	cmp	r3, #0
 801c5f4:	d1f5      	bne.n	801c5e2 <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 801c5f6:	f7ed f95a 	bl	80098ae <osKernelSysTick>
 801c5fa:	4602      	mov	r2, r0
 801c5fc:	68fb      	ldr	r3, [r7, #12]
 801c5fe:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801c600:	4618      	mov	r0, r3
 801c602:	3710      	adds	r7, #16
 801c604:	46bd      	mov	sp, r7
 801c606:	bd80      	pop	{r7, pc}

0801c608 <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801c608:	b580      	push	{r7, lr}
 801c60a:	b082      	sub	sp, #8
 801c60c:	af00      	add	r7, sp, #0
 801c60e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 801c610:	687b      	ldr	r3, [r7, #4]
 801c612:	681b      	ldr	r3, [r3, #0]
 801c614:	4618      	mov	r0, r3
 801c616:	f7ed fae3 	bl	8009be0 <osSemaphoreRelease>
}
 801c61a:	bf00      	nop
 801c61c:	3708      	adds	r7, #8
 801c61e:	46bd      	mov	sp, r7
 801c620:	bd80      	pop	{r7, pc}

0801c622 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 801c622:	b580      	push	{r7, lr}
 801c624:	b082      	sub	sp, #8
 801c626:	af00      	add	r7, sp, #0
 801c628:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 801c62a:	687b      	ldr	r3, [r7, #4]
 801c62c:	681b      	ldr	r3, [r3, #0]
 801c62e:	4618      	mov	r0, r3
 801c630:	f7ed fb0c 	bl	8009c4c <osSemaphoreDelete>
}
 801c634:	bf00      	nop
 801c636:	3708      	adds	r7, #8
 801c638:	46bd      	mov	sp, r7
 801c63a:	bd80      	pop	{r7, pc}

0801c63c <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 801c63c:	b480      	push	{r7}
 801c63e:	b083      	sub	sp, #12
 801c640:	af00      	add	r7, sp, #0
 801c642:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801c644:	687b      	ldr	r3, [r7, #4]
 801c646:	681b      	ldr	r3, [r3, #0]
 801c648:	2b00      	cmp	r3, #0
 801c64a:	d101      	bne.n	801c650 <sys_sem_valid+0x14>
    return 0;
 801c64c:	2300      	movs	r3, #0
 801c64e:	e000      	b.n	801c652 <sys_sem_valid+0x16>
  else
    return 1;
 801c650:	2301      	movs	r3, #1
}
 801c652:	4618      	mov	r0, r3
 801c654:	370c      	adds	r7, #12
 801c656:	46bd      	mov	sp, r7
 801c658:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c65c:	4770      	bx	lr

0801c65e <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 801c65e:	b480      	push	{r7}
 801c660:	b083      	sub	sp, #12
 801c662:	af00      	add	r7, sp, #0
 801c664:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801c666:	687b      	ldr	r3, [r7, #4]
 801c668:	2200      	movs	r2, #0
 801c66a:	601a      	str	r2, [r3, #0]
}
 801c66c:	bf00      	nop
 801c66e:	370c      	adds	r7, #12
 801c670:	46bd      	mov	sp, r7
 801c672:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c676:	4770      	bx	lr

0801c678 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801c678:	b580      	push	{r7, lr}
 801c67a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801c67c:	4803      	ldr	r0, [pc, #12]	@ (801c68c <sys_init+0x14>)
 801c67e:	f7ed f992 	bl	80099a6 <osMutexCreate>
 801c682:	4603      	mov	r3, r0
 801c684:	4a02      	ldr	r2, [pc, #8]	@ (801c690 <sys_init+0x18>)
 801c686:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801c688:	bf00      	nop
 801c68a:	bd80      	pop	{r7, pc}
 801c68c:	08024db4 	.word	0x08024db4
 801c690:	2000f498 	.word	0x2000f498

0801c694 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801c694:	b580      	push	{r7, lr}
 801c696:	b084      	sub	sp, #16
 801c698:	af00      	add	r7, sp, #0
 801c69a:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801c69c:	2300      	movs	r3, #0
 801c69e:	60bb      	str	r3, [r7, #8]
 801c6a0:	2300      	movs	r3, #0
 801c6a2:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801c6a4:	f107 0308 	add.w	r3, r7, #8
 801c6a8:	4618      	mov	r0, r3
 801c6aa:	f7ed f97c 	bl	80099a6 <osMutexCreate>
 801c6ae:	4602      	mov	r2, r0
 801c6b0:	687b      	ldr	r3, [r7, #4]
 801c6b2:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801c6b4:	687b      	ldr	r3, [r7, #4]
 801c6b6:	681b      	ldr	r3, [r3, #0]
 801c6b8:	2b00      	cmp	r3, #0
 801c6ba:	d102      	bne.n	801c6c2 <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801c6bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801c6c0:	e000      	b.n	801c6c4 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801c6c2:	2300      	movs	r3, #0
}
 801c6c4:	4618      	mov	r0, r3
 801c6c6:	3710      	adds	r7, #16
 801c6c8:	46bd      	mov	sp, r7
 801c6ca:	bd80      	pop	{r7, pc}

0801c6cc <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801c6cc:	b580      	push	{r7, lr}
 801c6ce:	b082      	sub	sp, #8
 801c6d0:	af00      	add	r7, sp, #0
 801c6d2:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801c6d4:	687b      	ldr	r3, [r7, #4]
 801c6d6:	681b      	ldr	r3, [r3, #0]
 801c6d8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801c6dc:	4618      	mov	r0, r3
 801c6de:	f7ed f97b 	bl	80099d8 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801c6e2:	bf00      	nop
 801c6e4:	3708      	adds	r7, #8
 801c6e6:	46bd      	mov	sp, r7
 801c6e8:	bd80      	pop	{r7, pc}

0801c6ea <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801c6ea:	b580      	push	{r7, lr}
 801c6ec:	b082      	sub	sp, #8
 801c6ee:	af00      	add	r7, sp, #0
 801c6f0:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801c6f2:	687b      	ldr	r3, [r7, #4]
 801c6f4:	681b      	ldr	r3, [r3, #0]
 801c6f6:	4618      	mov	r0, r3
 801c6f8:	f7ed f9bc 	bl	8009a74 <osMutexRelease>
}
 801c6fc:	bf00      	nop
 801c6fe:	3708      	adds	r7, #8
 801c700:	46bd      	mov	sp, r7
 801c702:	bd80      	pop	{r7, pc}

0801c704 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801c704:	b580      	push	{r7, lr}
 801c706:	b08c      	sub	sp, #48	@ 0x30
 801c708:	af00      	add	r7, sp, #0
 801c70a:	60f8      	str	r0, [r7, #12]
 801c70c:	60b9      	str	r1, [r7, #8]
 801c70e:	607a      	str	r2, [r7, #4]
 801c710:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801c712:	f107 0314 	add.w	r3, r7, #20
 801c716:	2200      	movs	r2, #0
 801c718:	601a      	str	r2, [r3, #0]
 801c71a:	605a      	str	r2, [r3, #4]
 801c71c:	609a      	str	r2, [r3, #8]
 801c71e:	60da      	str	r2, [r3, #12]
 801c720:	611a      	str	r2, [r3, #16]
 801c722:	615a      	str	r2, [r3, #20]
 801c724:	619a      	str	r2, [r3, #24]
 801c726:	68fb      	ldr	r3, [r7, #12]
 801c728:	617b      	str	r3, [r7, #20]
 801c72a:	68bb      	ldr	r3, [r7, #8]
 801c72c:	61bb      	str	r3, [r7, #24]
 801c72e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c730:	b21b      	sxth	r3, r3
 801c732:	83bb      	strh	r3, [r7, #28]
 801c734:	683b      	ldr	r3, [r7, #0]
 801c736:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 801c738:	f107 0314 	add.w	r3, r7, #20
 801c73c:	6879      	ldr	r1, [r7, #4]
 801c73e:	4618      	mov	r0, r3
 801c740:	f7ed f8c5 	bl	80098ce <osThreadCreate>
 801c744:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801c746:	4618      	mov	r0, r3
 801c748:	3730      	adds	r7, #48	@ 0x30
 801c74a:	46bd      	mov	sp, r7
 801c74c:	bd80      	pop	{r7, pc}
	...

0801c750 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801c750:	b580      	push	{r7, lr}
 801c752:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801c754:	4b04      	ldr	r3, [pc, #16]	@ (801c768 <sys_arch_protect+0x18>)
 801c756:	681b      	ldr	r3, [r3, #0]
 801c758:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801c75c:	4618      	mov	r0, r3
 801c75e:	f7ed f93b 	bl	80099d8 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801c762:	2301      	movs	r3, #1
}
 801c764:	4618      	mov	r0, r3
 801c766:	bd80      	pop	{r7, pc}
 801c768:	2000f498 	.word	0x2000f498

0801c76c <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801c76c:	b580      	push	{r7, lr}
 801c76e:	b082      	sub	sp, #8
 801c770:	af00      	add	r7, sp, #0
 801c772:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801c774:	4b04      	ldr	r3, [pc, #16]	@ (801c788 <sys_arch_unprotect+0x1c>)
 801c776:	681b      	ldr	r3, [r3, #0]
 801c778:	4618      	mov	r0, r3
 801c77a:	f7ed f97b 	bl	8009a74 <osMutexRelease>
}
 801c77e:	bf00      	nop
 801c780:	3708      	adds	r7, #8
 801c782:	46bd      	mov	sp, r7
 801c784:	bd80      	pop	{r7, pc}
 801c786:	bf00      	nop
 801c788:	2000f498 	.word	0x2000f498

0801c78c <atoi>:
 801c78c:	220a      	movs	r2, #10
 801c78e:	2100      	movs	r1, #0
 801c790:	f001 bdf8 	b.w	801e384 <strtol>

0801c794 <__cvt>:
 801c794:	b5f0      	push	{r4, r5, r6, r7, lr}
 801c796:	ed2d 8b02 	vpush	{d8}
 801c79a:	eeb0 8b40 	vmov.f64	d8, d0
 801c79e:	b085      	sub	sp, #20
 801c7a0:	4617      	mov	r7, r2
 801c7a2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801c7a4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801c7a6:	ee18 2a90 	vmov	r2, s17
 801c7aa:	f025 0520 	bic.w	r5, r5, #32
 801c7ae:	2a00      	cmp	r2, #0
 801c7b0:	bfb6      	itet	lt
 801c7b2:	222d      	movlt	r2, #45	@ 0x2d
 801c7b4:	2200      	movge	r2, #0
 801c7b6:	eeb1 8b40 	vneglt.f64	d8, d0
 801c7ba:	2d46      	cmp	r5, #70	@ 0x46
 801c7bc:	460c      	mov	r4, r1
 801c7be:	701a      	strb	r2, [r3, #0]
 801c7c0:	d004      	beq.n	801c7cc <__cvt+0x38>
 801c7c2:	2d45      	cmp	r5, #69	@ 0x45
 801c7c4:	d100      	bne.n	801c7c8 <__cvt+0x34>
 801c7c6:	3401      	adds	r4, #1
 801c7c8:	2102      	movs	r1, #2
 801c7ca:	e000      	b.n	801c7ce <__cvt+0x3a>
 801c7cc:	2103      	movs	r1, #3
 801c7ce:	ab03      	add	r3, sp, #12
 801c7d0:	9301      	str	r3, [sp, #4]
 801c7d2:	ab02      	add	r3, sp, #8
 801c7d4:	9300      	str	r3, [sp, #0]
 801c7d6:	4622      	mov	r2, r4
 801c7d8:	4633      	mov	r3, r6
 801c7da:	eeb0 0b48 	vmov.f64	d0, d8
 801c7de:	f001 ffb7 	bl	801e750 <_dtoa_r>
 801c7e2:	2d47      	cmp	r5, #71	@ 0x47
 801c7e4:	d114      	bne.n	801c810 <__cvt+0x7c>
 801c7e6:	07fb      	lsls	r3, r7, #31
 801c7e8:	d50a      	bpl.n	801c800 <__cvt+0x6c>
 801c7ea:	1902      	adds	r2, r0, r4
 801c7ec:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801c7f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c7f4:	bf08      	it	eq
 801c7f6:	9203      	streq	r2, [sp, #12]
 801c7f8:	2130      	movs	r1, #48	@ 0x30
 801c7fa:	9b03      	ldr	r3, [sp, #12]
 801c7fc:	4293      	cmp	r3, r2
 801c7fe:	d319      	bcc.n	801c834 <__cvt+0xa0>
 801c800:	9b03      	ldr	r3, [sp, #12]
 801c802:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801c804:	1a1b      	subs	r3, r3, r0
 801c806:	6013      	str	r3, [r2, #0]
 801c808:	b005      	add	sp, #20
 801c80a:	ecbd 8b02 	vpop	{d8}
 801c80e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c810:	2d46      	cmp	r5, #70	@ 0x46
 801c812:	eb00 0204 	add.w	r2, r0, r4
 801c816:	d1e9      	bne.n	801c7ec <__cvt+0x58>
 801c818:	7803      	ldrb	r3, [r0, #0]
 801c81a:	2b30      	cmp	r3, #48	@ 0x30
 801c81c:	d107      	bne.n	801c82e <__cvt+0x9a>
 801c81e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801c822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c826:	bf1c      	itt	ne
 801c828:	f1c4 0401 	rsbne	r4, r4, #1
 801c82c:	6034      	strne	r4, [r6, #0]
 801c82e:	6833      	ldr	r3, [r6, #0]
 801c830:	441a      	add	r2, r3
 801c832:	e7db      	b.n	801c7ec <__cvt+0x58>
 801c834:	1c5c      	adds	r4, r3, #1
 801c836:	9403      	str	r4, [sp, #12]
 801c838:	7019      	strb	r1, [r3, #0]
 801c83a:	e7de      	b.n	801c7fa <__cvt+0x66>

0801c83c <__exponent>:
 801c83c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801c83e:	2900      	cmp	r1, #0
 801c840:	bfba      	itte	lt
 801c842:	4249      	neglt	r1, r1
 801c844:	232d      	movlt	r3, #45	@ 0x2d
 801c846:	232b      	movge	r3, #43	@ 0x2b
 801c848:	2909      	cmp	r1, #9
 801c84a:	7002      	strb	r2, [r0, #0]
 801c84c:	7043      	strb	r3, [r0, #1]
 801c84e:	dd29      	ble.n	801c8a4 <__exponent+0x68>
 801c850:	f10d 0307 	add.w	r3, sp, #7
 801c854:	461d      	mov	r5, r3
 801c856:	270a      	movs	r7, #10
 801c858:	461a      	mov	r2, r3
 801c85a:	fbb1 f6f7 	udiv	r6, r1, r7
 801c85e:	fb07 1416 	mls	r4, r7, r6, r1
 801c862:	3430      	adds	r4, #48	@ 0x30
 801c864:	f802 4c01 	strb.w	r4, [r2, #-1]
 801c868:	460c      	mov	r4, r1
 801c86a:	2c63      	cmp	r4, #99	@ 0x63
 801c86c:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801c870:	4631      	mov	r1, r6
 801c872:	dcf1      	bgt.n	801c858 <__exponent+0x1c>
 801c874:	3130      	adds	r1, #48	@ 0x30
 801c876:	1e94      	subs	r4, r2, #2
 801c878:	f803 1c01 	strb.w	r1, [r3, #-1]
 801c87c:	1c41      	adds	r1, r0, #1
 801c87e:	4623      	mov	r3, r4
 801c880:	42ab      	cmp	r3, r5
 801c882:	d30a      	bcc.n	801c89a <__exponent+0x5e>
 801c884:	f10d 0309 	add.w	r3, sp, #9
 801c888:	1a9b      	subs	r3, r3, r2
 801c88a:	42ac      	cmp	r4, r5
 801c88c:	bf88      	it	hi
 801c88e:	2300      	movhi	r3, #0
 801c890:	3302      	adds	r3, #2
 801c892:	4403      	add	r3, r0
 801c894:	1a18      	subs	r0, r3, r0
 801c896:	b003      	add	sp, #12
 801c898:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c89a:	f813 6b01 	ldrb.w	r6, [r3], #1
 801c89e:	f801 6f01 	strb.w	r6, [r1, #1]!
 801c8a2:	e7ed      	b.n	801c880 <__exponent+0x44>
 801c8a4:	2330      	movs	r3, #48	@ 0x30
 801c8a6:	3130      	adds	r1, #48	@ 0x30
 801c8a8:	7083      	strb	r3, [r0, #2]
 801c8aa:	70c1      	strb	r1, [r0, #3]
 801c8ac:	1d03      	adds	r3, r0, #4
 801c8ae:	e7f1      	b.n	801c894 <__exponent+0x58>

0801c8b0 <_printf_float>:
 801c8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c8b4:	b08d      	sub	sp, #52	@ 0x34
 801c8b6:	460c      	mov	r4, r1
 801c8b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801c8bc:	4616      	mov	r6, r2
 801c8be:	461f      	mov	r7, r3
 801c8c0:	4605      	mov	r5, r0
 801c8c2:	f001 fe21 	bl	801e508 <_localeconv_r>
 801c8c6:	f8d0 b000 	ldr.w	fp, [r0]
 801c8ca:	4658      	mov	r0, fp
 801c8cc:	f7e3 fd08 	bl	80002e0 <strlen>
 801c8d0:	2300      	movs	r3, #0
 801c8d2:	930a      	str	r3, [sp, #40]	@ 0x28
 801c8d4:	f8d8 3000 	ldr.w	r3, [r8]
 801c8d8:	f894 9018 	ldrb.w	r9, [r4, #24]
 801c8dc:	6822      	ldr	r2, [r4, #0]
 801c8de:	9005      	str	r0, [sp, #20]
 801c8e0:	3307      	adds	r3, #7
 801c8e2:	f023 0307 	bic.w	r3, r3, #7
 801c8e6:	f103 0108 	add.w	r1, r3, #8
 801c8ea:	f8c8 1000 	str.w	r1, [r8]
 801c8ee:	ed93 0b00 	vldr	d0, [r3]
 801c8f2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 801cb50 <_printf_float+0x2a0>
 801c8f6:	eeb0 7bc0 	vabs.f64	d7, d0
 801c8fa:	eeb4 7b46 	vcmp.f64	d7, d6
 801c8fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c902:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801c906:	dd24      	ble.n	801c952 <_printf_float+0xa2>
 801c908:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801c90c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c910:	d502      	bpl.n	801c918 <_printf_float+0x68>
 801c912:	232d      	movs	r3, #45	@ 0x2d
 801c914:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801c918:	498f      	ldr	r1, [pc, #572]	@ (801cb58 <_printf_float+0x2a8>)
 801c91a:	4b90      	ldr	r3, [pc, #576]	@ (801cb5c <_printf_float+0x2ac>)
 801c91c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 801c920:	bf8c      	ite	hi
 801c922:	4688      	movhi	r8, r1
 801c924:	4698      	movls	r8, r3
 801c926:	f022 0204 	bic.w	r2, r2, #4
 801c92a:	2303      	movs	r3, #3
 801c92c:	6123      	str	r3, [r4, #16]
 801c92e:	6022      	str	r2, [r4, #0]
 801c930:	f04f 0a00 	mov.w	sl, #0
 801c934:	9700      	str	r7, [sp, #0]
 801c936:	4633      	mov	r3, r6
 801c938:	aa0b      	add	r2, sp, #44	@ 0x2c
 801c93a:	4621      	mov	r1, r4
 801c93c:	4628      	mov	r0, r5
 801c93e:	f000 f9d1 	bl	801cce4 <_printf_common>
 801c942:	3001      	adds	r0, #1
 801c944:	f040 8089 	bne.w	801ca5a <_printf_float+0x1aa>
 801c948:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c94c:	b00d      	add	sp, #52	@ 0x34
 801c94e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c952:	eeb4 0b40 	vcmp.f64	d0, d0
 801c956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c95a:	d709      	bvc.n	801c970 <_printf_float+0xc0>
 801c95c:	ee10 3a90 	vmov	r3, s1
 801c960:	2b00      	cmp	r3, #0
 801c962:	bfbc      	itt	lt
 801c964:	232d      	movlt	r3, #45	@ 0x2d
 801c966:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801c96a:	497d      	ldr	r1, [pc, #500]	@ (801cb60 <_printf_float+0x2b0>)
 801c96c:	4b7d      	ldr	r3, [pc, #500]	@ (801cb64 <_printf_float+0x2b4>)
 801c96e:	e7d5      	b.n	801c91c <_printf_float+0x6c>
 801c970:	6863      	ldr	r3, [r4, #4]
 801c972:	1c59      	adds	r1, r3, #1
 801c974:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 801c978:	d139      	bne.n	801c9ee <_printf_float+0x13e>
 801c97a:	2306      	movs	r3, #6
 801c97c:	6063      	str	r3, [r4, #4]
 801c97e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801c982:	2300      	movs	r3, #0
 801c984:	6022      	str	r2, [r4, #0]
 801c986:	9303      	str	r3, [sp, #12]
 801c988:	ab0a      	add	r3, sp, #40	@ 0x28
 801c98a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801c98e:	ab09      	add	r3, sp, #36	@ 0x24
 801c990:	9300      	str	r3, [sp, #0]
 801c992:	6861      	ldr	r1, [r4, #4]
 801c994:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801c998:	4628      	mov	r0, r5
 801c99a:	f7ff fefb 	bl	801c794 <__cvt>
 801c99e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801c9a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801c9a4:	4680      	mov	r8, r0
 801c9a6:	d129      	bne.n	801c9fc <_printf_float+0x14c>
 801c9a8:	1cc8      	adds	r0, r1, #3
 801c9aa:	db02      	blt.n	801c9b2 <_printf_float+0x102>
 801c9ac:	6863      	ldr	r3, [r4, #4]
 801c9ae:	4299      	cmp	r1, r3
 801c9b0:	dd41      	ble.n	801ca36 <_printf_float+0x186>
 801c9b2:	f1a9 0902 	sub.w	r9, r9, #2
 801c9b6:	fa5f f989 	uxtb.w	r9, r9
 801c9ba:	3901      	subs	r1, #1
 801c9bc:	464a      	mov	r2, r9
 801c9be:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801c9c2:	9109      	str	r1, [sp, #36]	@ 0x24
 801c9c4:	f7ff ff3a 	bl	801c83c <__exponent>
 801c9c8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801c9ca:	1813      	adds	r3, r2, r0
 801c9cc:	2a01      	cmp	r2, #1
 801c9ce:	4682      	mov	sl, r0
 801c9d0:	6123      	str	r3, [r4, #16]
 801c9d2:	dc02      	bgt.n	801c9da <_printf_float+0x12a>
 801c9d4:	6822      	ldr	r2, [r4, #0]
 801c9d6:	07d2      	lsls	r2, r2, #31
 801c9d8:	d501      	bpl.n	801c9de <_printf_float+0x12e>
 801c9da:	3301      	adds	r3, #1
 801c9dc:	6123      	str	r3, [r4, #16]
 801c9de:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801c9e2:	2b00      	cmp	r3, #0
 801c9e4:	d0a6      	beq.n	801c934 <_printf_float+0x84>
 801c9e6:	232d      	movs	r3, #45	@ 0x2d
 801c9e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801c9ec:	e7a2      	b.n	801c934 <_printf_float+0x84>
 801c9ee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801c9f2:	d1c4      	bne.n	801c97e <_printf_float+0xce>
 801c9f4:	2b00      	cmp	r3, #0
 801c9f6:	d1c2      	bne.n	801c97e <_printf_float+0xce>
 801c9f8:	2301      	movs	r3, #1
 801c9fa:	e7bf      	b.n	801c97c <_printf_float+0xcc>
 801c9fc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801ca00:	d9db      	bls.n	801c9ba <_printf_float+0x10a>
 801ca02:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801ca06:	d118      	bne.n	801ca3a <_printf_float+0x18a>
 801ca08:	2900      	cmp	r1, #0
 801ca0a:	6863      	ldr	r3, [r4, #4]
 801ca0c:	dd0b      	ble.n	801ca26 <_printf_float+0x176>
 801ca0e:	6121      	str	r1, [r4, #16]
 801ca10:	b913      	cbnz	r3, 801ca18 <_printf_float+0x168>
 801ca12:	6822      	ldr	r2, [r4, #0]
 801ca14:	07d0      	lsls	r0, r2, #31
 801ca16:	d502      	bpl.n	801ca1e <_printf_float+0x16e>
 801ca18:	3301      	adds	r3, #1
 801ca1a:	440b      	add	r3, r1
 801ca1c:	6123      	str	r3, [r4, #16]
 801ca1e:	65a1      	str	r1, [r4, #88]	@ 0x58
 801ca20:	f04f 0a00 	mov.w	sl, #0
 801ca24:	e7db      	b.n	801c9de <_printf_float+0x12e>
 801ca26:	b913      	cbnz	r3, 801ca2e <_printf_float+0x17e>
 801ca28:	6822      	ldr	r2, [r4, #0]
 801ca2a:	07d2      	lsls	r2, r2, #31
 801ca2c:	d501      	bpl.n	801ca32 <_printf_float+0x182>
 801ca2e:	3302      	adds	r3, #2
 801ca30:	e7f4      	b.n	801ca1c <_printf_float+0x16c>
 801ca32:	2301      	movs	r3, #1
 801ca34:	e7f2      	b.n	801ca1c <_printf_float+0x16c>
 801ca36:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801ca3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ca3c:	4299      	cmp	r1, r3
 801ca3e:	db05      	blt.n	801ca4c <_printf_float+0x19c>
 801ca40:	6823      	ldr	r3, [r4, #0]
 801ca42:	6121      	str	r1, [r4, #16]
 801ca44:	07d8      	lsls	r0, r3, #31
 801ca46:	d5ea      	bpl.n	801ca1e <_printf_float+0x16e>
 801ca48:	1c4b      	adds	r3, r1, #1
 801ca4a:	e7e7      	b.n	801ca1c <_printf_float+0x16c>
 801ca4c:	2900      	cmp	r1, #0
 801ca4e:	bfd4      	ite	le
 801ca50:	f1c1 0202 	rsble	r2, r1, #2
 801ca54:	2201      	movgt	r2, #1
 801ca56:	4413      	add	r3, r2
 801ca58:	e7e0      	b.n	801ca1c <_printf_float+0x16c>
 801ca5a:	6823      	ldr	r3, [r4, #0]
 801ca5c:	055a      	lsls	r2, r3, #21
 801ca5e:	d407      	bmi.n	801ca70 <_printf_float+0x1c0>
 801ca60:	6923      	ldr	r3, [r4, #16]
 801ca62:	4642      	mov	r2, r8
 801ca64:	4631      	mov	r1, r6
 801ca66:	4628      	mov	r0, r5
 801ca68:	47b8      	blx	r7
 801ca6a:	3001      	adds	r0, #1
 801ca6c:	d12a      	bne.n	801cac4 <_printf_float+0x214>
 801ca6e:	e76b      	b.n	801c948 <_printf_float+0x98>
 801ca70:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801ca74:	f240 80e0 	bls.w	801cc38 <_printf_float+0x388>
 801ca78:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801ca7c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801ca80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ca84:	d133      	bne.n	801caee <_printf_float+0x23e>
 801ca86:	4a38      	ldr	r2, [pc, #224]	@ (801cb68 <_printf_float+0x2b8>)
 801ca88:	2301      	movs	r3, #1
 801ca8a:	4631      	mov	r1, r6
 801ca8c:	4628      	mov	r0, r5
 801ca8e:	47b8      	blx	r7
 801ca90:	3001      	adds	r0, #1
 801ca92:	f43f af59 	beq.w	801c948 <_printf_float+0x98>
 801ca96:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801ca9a:	4543      	cmp	r3, r8
 801ca9c:	db02      	blt.n	801caa4 <_printf_float+0x1f4>
 801ca9e:	6823      	ldr	r3, [r4, #0]
 801caa0:	07d8      	lsls	r0, r3, #31
 801caa2:	d50f      	bpl.n	801cac4 <_printf_float+0x214>
 801caa4:	9b05      	ldr	r3, [sp, #20]
 801caa6:	465a      	mov	r2, fp
 801caa8:	4631      	mov	r1, r6
 801caaa:	4628      	mov	r0, r5
 801caac:	47b8      	blx	r7
 801caae:	3001      	adds	r0, #1
 801cab0:	f43f af4a 	beq.w	801c948 <_printf_float+0x98>
 801cab4:	f04f 0900 	mov.w	r9, #0
 801cab8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801cabc:	f104 0a1a 	add.w	sl, r4, #26
 801cac0:	45c8      	cmp	r8, r9
 801cac2:	dc09      	bgt.n	801cad8 <_printf_float+0x228>
 801cac4:	6823      	ldr	r3, [r4, #0]
 801cac6:	079b      	lsls	r3, r3, #30
 801cac8:	f100 8107 	bmi.w	801ccda <_printf_float+0x42a>
 801cacc:	68e0      	ldr	r0, [r4, #12]
 801cace:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801cad0:	4298      	cmp	r0, r3
 801cad2:	bfb8      	it	lt
 801cad4:	4618      	movlt	r0, r3
 801cad6:	e739      	b.n	801c94c <_printf_float+0x9c>
 801cad8:	2301      	movs	r3, #1
 801cada:	4652      	mov	r2, sl
 801cadc:	4631      	mov	r1, r6
 801cade:	4628      	mov	r0, r5
 801cae0:	47b8      	blx	r7
 801cae2:	3001      	adds	r0, #1
 801cae4:	f43f af30 	beq.w	801c948 <_printf_float+0x98>
 801cae8:	f109 0901 	add.w	r9, r9, #1
 801caec:	e7e8      	b.n	801cac0 <_printf_float+0x210>
 801caee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801caf0:	2b00      	cmp	r3, #0
 801caf2:	dc3b      	bgt.n	801cb6c <_printf_float+0x2bc>
 801caf4:	4a1c      	ldr	r2, [pc, #112]	@ (801cb68 <_printf_float+0x2b8>)
 801caf6:	2301      	movs	r3, #1
 801caf8:	4631      	mov	r1, r6
 801cafa:	4628      	mov	r0, r5
 801cafc:	47b8      	blx	r7
 801cafe:	3001      	adds	r0, #1
 801cb00:	f43f af22 	beq.w	801c948 <_printf_float+0x98>
 801cb04:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801cb08:	ea59 0303 	orrs.w	r3, r9, r3
 801cb0c:	d102      	bne.n	801cb14 <_printf_float+0x264>
 801cb0e:	6823      	ldr	r3, [r4, #0]
 801cb10:	07d9      	lsls	r1, r3, #31
 801cb12:	d5d7      	bpl.n	801cac4 <_printf_float+0x214>
 801cb14:	9b05      	ldr	r3, [sp, #20]
 801cb16:	465a      	mov	r2, fp
 801cb18:	4631      	mov	r1, r6
 801cb1a:	4628      	mov	r0, r5
 801cb1c:	47b8      	blx	r7
 801cb1e:	3001      	adds	r0, #1
 801cb20:	f43f af12 	beq.w	801c948 <_printf_float+0x98>
 801cb24:	f04f 0a00 	mov.w	sl, #0
 801cb28:	f104 0b1a 	add.w	fp, r4, #26
 801cb2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cb2e:	425b      	negs	r3, r3
 801cb30:	4553      	cmp	r3, sl
 801cb32:	dc01      	bgt.n	801cb38 <_printf_float+0x288>
 801cb34:	464b      	mov	r3, r9
 801cb36:	e794      	b.n	801ca62 <_printf_float+0x1b2>
 801cb38:	2301      	movs	r3, #1
 801cb3a:	465a      	mov	r2, fp
 801cb3c:	4631      	mov	r1, r6
 801cb3e:	4628      	mov	r0, r5
 801cb40:	47b8      	blx	r7
 801cb42:	3001      	adds	r0, #1
 801cb44:	f43f af00 	beq.w	801c948 <_printf_float+0x98>
 801cb48:	f10a 0a01 	add.w	sl, sl, #1
 801cb4c:	e7ee      	b.n	801cb2c <_printf_float+0x27c>
 801cb4e:	bf00      	nop
 801cb50:	ffffffff 	.word	0xffffffff
 801cb54:	7fefffff 	.word	0x7fefffff
 801cb58:	08024dc0 	.word	0x08024dc0
 801cb5c:	08024dbc 	.word	0x08024dbc
 801cb60:	08024dc8 	.word	0x08024dc8
 801cb64:	08024dc4 	.word	0x08024dc4
 801cb68:	08024dcc 	.word	0x08024dcc
 801cb6c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801cb6e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801cb72:	4553      	cmp	r3, sl
 801cb74:	bfa8      	it	ge
 801cb76:	4653      	movge	r3, sl
 801cb78:	2b00      	cmp	r3, #0
 801cb7a:	4699      	mov	r9, r3
 801cb7c:	dc37      	bgt.n	801cbee <_printf_float+0x33e>
 801cb7e:	2300      	movs	r3, #0
 801cb80:	9307      	str	r3, [sp, #28]
 801cb82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801cb86:	f104 021a 	add.w	r2, r4, #26
 801cb8a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801cb8c:	9907      	ldr	r1, [sp, #28]
 801cb8e:	9306      	str	r3, [sp, #24]
 801cb90:	eba3 0309 	sub.w	r3, r3, r9
 801cb94:	428b      	cmp	r3, r1
 801cb96:	dc31      	bgt.n	801cbfc <_printf_float+0x34c>
 801cb98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cb9a:	459a      	cmp	sl, r3
 801cb9c:	dc3b      	bgt.n	801cc16 <_printf_float+0x366>
 801cb9e:	6823      	ldr	r3, [r4, #0]
 801cba0:	07da      	lsls	r2, r3, #31
 801cba2:	d438      	bmi.n	801cc16 <_printf_float+0x366>
 801cba4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cba6:	ebaa 0903 	sub.w	r9, sl, r3
 801cbaa:	9b06      	ldr	r3, [sp, #24]
 801cbac:	ebaa 0303 	sub.w	r3, sl, r3
 801cbb0:	4599      	cmp	r9, r3
 801cbb2:	bfa8      	it	ge
 801cbb4:	4699      	movge	r9, r3
 801cbb6:	f1b9 0f00 	cmp.w	r9, #0
 801cbba:	dc34      	bgt.n	801cc26 <_printf_float+0x376>
 801cbbc:	f04f 0800 	mov.w	r8, #0
 801cbc0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801cbc4:	f104 0b1a 	add.w	fp, r4, #26
 801cbc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cbca:	ebaa 0303 	sub.w	r3, sl, r3
 801cbce:	eba3 0309 	sub.w	r3, r3, r9
 801cbd2:	4543      	cmp	r3, r8
 801cbd4:	f77f af76 	ble.w	801cac4 <_printf_float+0x214>
 801cbd8:	2301      	movs	r3, #1
 801cbda:	465a      	mov	r2, fp
 801cbdc:	4631      	mov	r1, r6
 801cbde:	4628      	mov	r0, r5
 801cbe0:	47b8      	blx	r7
 801cbe2:	3001      	adds	r0, #1
 801cbe4:	f43f aeb0 	beq.w	801c948 <_printf_float+0x98>
 801cbe8:	f108 0801 	add.w	r8, r8, #1
 801cbec:	e7ec      	b.n	801cbc8 <_printf_float+0x318>
 801cbee:	4642      	mov	r2, r8
 801cbf0:	4631      	mov	r1, r6
 801cbf2:	4628      	mov	r0, r5
 801cbf4:	47b8      	blx	r7
 801cbf6:	3001      	adds	r0, #1
 801cbf8:	d1c1      	bne.n	801cb7e <_printf_float+0x2ce>
 801cbfa:	e6a5      	b.n	801c948 <_printf_float+0x98>
 801cbfc:	2301      	movs	r3, #1
 801cbfe:	4631      	mov	r1, r6
 801cc00:	4628      	mov	r0, r5
 801cc02:	9206      	str	r2, [sp, #24]
 801cc04:	47b8      	blx	r7
 801cc06:	3001      	adds	r0, #1
 801cc08:	f43f ae9e 	beq.w	801c948 <_printf_float+0x98>
 801cc0c:	9b07      	ldr	r3, [sp, #28]
 801cc0e:	9a06      	ldr	r2, [sp, #24]
 801cc10:	3301      	adds	r3, #1
 801cc12:	9307      	str	r3, [sp, #28]
 801cc14:	e7b9      	b.n	801cb8a <_printf_float+0x2da>
 801cc16:	9b05      	ldr	r3, [sp, #20]
 801cc18:	465a      	mov	r2, fp
 801cc1a:	4631      	mov	r1, r6
 801cc1c:	4628      	mov	r0, r5
 801cc1e:	47b8      	blx	r7
 801cc20:	3001      	adds	r0, #1
 801cc22:	d1bf      	bne.n	801cba4 <_printf_float+0x2f4>
 801cc24:	e690      	b.n	801c948 <_printf_float+0x98>
 801cc26:	9a06      	ldr	r2, [sp, #24]
 801cc28:	464b      	mov	r3, r9
 801cc2a:	4442      	add	r2, r8
 801cc2c:	4631      	mov	r1, r6
 801cc2e:	4628      	mov	r0, r5
 801cc30:	47b8      	blx	r7
 801cc32:	3001      	adds	r0, #1
 801cc34:	d1c2      	bne.n	801cbbc <_printf_float+0x30c>
 801cc36:	e687      	b.n	801c948 <_printf_float+0x98>
 801cc38:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801cc3c:	f1b9 0f01 	cmp.w	r9, #1
 801cc40:	dc01      	bgt.n	801cc46 <_printf_float+0x396>
 801cc42:	07db      	lsls	r3, r3, #31
 801cc44:	d536      	bpl.n	801ccb4 <_printf_float+0x404>
 801cc46:	2301      	movs	r3, #1
 801cc48:	4642      	mov	r2, r8
 801cc4a:	4631      	mov	r1, r6
 801cc4c:	4628      	mov	r0, r5
 801cc4e:	47b8      	blx	r7
 801cc50:	3001      	adds	r0, #1
 801cc52:	f43f ae79 	beq.w	801c948 <_printf_float+0x98>
 801cc56:	9b05      	ldr	r3, [sp, #20]
 801cc58:	465a      	mov	r2, fp
 801cc5a:	4631      	mov	r1, r6
 801cc5c:	4628      	mov	r0, r5
 801cc5e:	47b8      	blx	r7
 801cc60:	3001      	adds	r0, #1
 801cc62:	f43f ae71 	beq.w	801c948 <_printf_float+0x98>
 801cc66:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801cc6a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801cc6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cc72:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 801cc76:	d018      	beq.n	801ccaa <_printf_float+0x3fa>
 801cc78:	464b      	mov	r3, r9
 801cc7a:	f108 0201 	add.w	r2, r8, #1
 801cc7e:	4631      	mov	r1, r6
 801cc80:	4628      	mov	r0, r5
 801cc82:	47b8      	blx	r7
 801cc84:	3001      	adds	r0, #1
 801cc86:	d10c      	bne.n	801cca2 <_printf_float+0x3f2>
 801cc88:	e65e      	b.n	801c948 <_printf_float+0x98>
 801cc8a:	2301      	movs	r3, #1
 801cc8c:	465a      	mov	r2, fp
 801cc8e:	4631      	mov	r1, r6
 801cc90:	4628      	mov	r0, r5
 801cc92:	47b8      	blx	r7
 801cc94:	3001      	adds	r0, #1
 801cc96:	f43f ae57 	beq.w	801c948 <_printf_float+0x98>
 801cc9a:	f108 0801 	add.w	r8, r8, #1
 801cc9e:	45c8      	cmp	r8, r9
 801cca0:	dbf3      	blt.n	801cc8a <_printf_float+0x3da>
 801cca2:	4653      	mov	r3, sl
 801cca4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801cca8:	e6dc      	b.n	801ca64 <_printf_float+0x1b4>
 801ccaa:	f04f 0800 	mov.w	r8, #0
 801ccae:	f104 0b1a 	add.w	fp, r4, #26
 801ccb2:	e7f4      	b.n	801cc9e <_printf_float+0x3ee>
 801ccb4:	2301      	movs	r3, #1
 801ccb6:	4642      	mov	r2, r8
 801ccb8:	e7e1      	b.n	801cc7e <_printf_float+0x3ce>
 801ccba:	2301      	movs	r3, #1
 801ccbc:	464a      	mov	r2, r9
 801ccbe:	4631      	mov	r1, r6
 801ccc0:	4628      	mov	r0, r5
 801ccc2:	47b8      	blx	r7
 801ccc4:	3001      	adds	r0, #1
 801ccc6:	f43f ae3f 	beq.w	801c948 <_printf_float+0x98>
 801ccca:	f108 0801 	add.w	r8, r8, #1
 801ccce:	68e3      	ldr	r3, [r4, #12]
 801ccd0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801ccd2:	1a5b      	subs	r3, r3, r1
 801ccd4:	4543      	cmp	r3, r8
 801ccd6:	dcf0      	bgt.n	801ccba <_printf_float+0x40a>
 801ccd8:	e6f8      	b.n	801cacc <_printf_float+0x21c>
 801ccda:	f04f 0800 	mov.w	r8, #0
 801ccde:	f104 0919 	add.w	r9, r4, #25
 801cce2:	e7f4      	b.n	801ccce <_printf_float+0x41e>

0801cce4 <_printf_common>:
 801cce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801cce8:	4616      	mov	r6, r2
 801ccea:	4698      	mov	r8, r3
 801ccec:	688a      	ldr	r2, [r1, #8]
 801ccee:	690b      	ldr	r3, [r1, #16]
 801ccf0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801ccf4:	4293      	cmp	r3, r2
 801ccf6:	bfb8      	it	lt
 801ccf8:	4613      	movlt	r3, r2
 801ccfa:	6033      	str	r3, [r6, #0]
 801ccfc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801cd00:	4607      	mov	r7, r0
 801cd02:	460c      	mov	r4, r1
 801cd04:	b10a      	cbz	r2, 801cd0a <_printf_common+0x26>
 801cd06:	3301      	adds	r3, #1
 801cd08:	6033      	str	r3, [r6, #0]
 801cd0a:	6823      	ldr	r3, [r4, #0]
 801cd0c:	0699      	lsls	r1, r3, #26
 801cd0e:	bf42      	ittt	mi
 801cd10:	6833      	ldrmi	r3, [r6, #0]
 801cd12:	3302      	addmi	r3, #2
 801cd14:	6033      	strmi	r3, [r6, #0]
 801cd16:	6825      	ldr	r5, [r4, #0]
 801cd18:	f015 0506 	ands.w	r5, r5, #6
 801cd1c:	d106      	bne.n	801cd2c <_printf_common+0x48>
 801cd1e:	f104 0a19 	add.w	sl, r4, #25
 801cd22:	68e3      	ldr	r3, [r4, #12]
 801cd24:	6832      	ldr	r2, [r6, #0]
 801cd26:	1a9b      	subs	r3, r3, r2
 801cd28:	42ab      	cmp	r3, r5
 801cd2a:	dc26      	bgt.n	801cd7a <_printf_common+0x96>
 801cd2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801cd30:	6822      	ldr	r2, [r4, #0]
 801cd32:	3b00      	subs	r3, #0
 801cd34:	bf18      	it	ne
 801cd36:	2301      	movne	r3, #1
 801cd38:	0692      	lsls	r2, r2, #26
 801cd3a:	d42b      	bmi.n	801cd94 <_printf_common+0xb0>
 801cd3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801cd40:	4641      	mov	r1, r8
 801cd42:	4638      	mov	r0, r7
 801cd44:	47c8      	blx	r9
 801cd46:	3001      	adds	r0, #1
 801cd48:	d01e      	beq.n	801cd88 <_printf_common+0xa4>
 801cd4a:	6823      	ldr	r3, [r4, #0]
 801cd4c:	6922      	ldr	r2, [r4, #16]
 801cd4e:	f003 0306 	and.w	r3, r3, #6
 801cd52:	2b04      	cmp	r3, #4
 801cd54:	bf02      	ittt	eq
 801cd56:	68e5      	ldreq	r5, [r4, #12]
 801cd58:	6833      	ldreq	r3, [r6, #0]
 801cd5a:	1aed      	subeq	r5, r5, r3
 801cd5c:	68a3      	ldr	r3, [r4, #8]
 801cd5e:	bf0c      	ite	eq
 801cd60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801cd64:	2500      	movne	r5, #0
 801cd66:	4293      	cmp	r3, r2
 801cd68:	bfc4      	itt	gt
 801cd6a:	1a9b      	subgt	r3, r3, r2
 801cd6c:	18ed      	addgt	r5, r5, r3
 801cd6e:	2600      	movs	r6, #0
 801cd70:	341a      	adds	r4, #26
 801cd72:	42b5      	cmp	r5, r6
 801cd74:	d11a      	bne.n	801cdac <_printf_common+0xc8>
 801cd76:	2000      	movs	r0, #0
 801cd78:	e008      	b.n	801cd8c <_printf_common+0xa8>
 801cd7a:	2301      	movs	r3, #1
 801cd7c:	4652      	mov	r2, sl
 801cd7e:	4641      	mov	r1, r8
 801cd80:	4638      	mov	r0, r7
 801cd82:	47c8      	blx	r9
 801cd84:	3001      	adds	r0, #1
 801cd86:	d103      	bne.n	801cd90 <_printf_common+0xac>
 801cd88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cd8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cd90:	3501      	adds	r5, #1
 801cd92:	e7c6      	b.n	801cd22 <_printf_common+0x3e>
 801cd94:	18e1      	adds	r1, r4, r3
 801cd96:	1c5a      	adds	r2, r3, #1
 801cd98:	2030      	movs	r0, #48	@ 0x30
 801cd9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801cd9e:	4422      	add	r2, r4
 801cda0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801cda4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801cda8:	3302      	adds	r3, #2
 801cdaa:	e7c7      	b.n	801cd3c <_printf_common+0x58>
 801cdac:	2301      	movs	r3, #1
 801cdae:	4622      	mov	r2, r4
 801cdb0:	4641      	mov	r1, r8
 801cdb2:	4638      	mov	r0, r7
 801cdb4:	47c8      	blx	r9
 801cdb6:	3001      	adds	r0, #1
 801cdb8:	d0e6      	beq.n	801cd88 <_printf_common+0xa4>
 801cdba:	3601      	adds	r6, #1
 801cdbc:	e7d9      	b.n	801cd72 <_printf_common+0x8e>
	...

0801cdc0 <_printf_i>:
 801cdc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801cdc4:	7e0f      	ldrb	r7, [r1, #24]
 801cdc6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801cdc8:	2f78      	cmp	r7, #120	@ 0x78
 801cdca:	4691      	mov	r9, r2
 801cdcc:	4680      	mov	r8, r0
 801cdce:	460c      	mov	r4, r1
 801cdd0:	469a      	mov	sl, r3
 801cdd2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801cdd6:	d807      	bhi.n	801cde8 <_printf_i+0x28>
 801cdd8:	2f62      	cmp	r7, #98	@ 0x62
 801cdda:	d80a      	bhi.n	801cdf2 <_printf_i+0x32>
 801cddc:	2f00      	cmp	r7, #0
 801cdde:	f000 80d1 	beq.w	801cf84 <_printf_i+0x1c4>
 801cde2:	2f58      	cmp	r7, #88	@ 0x58
 801cde4:	f000 80b8 	beq.w	801cf58 <_printf_i+0x198>
 801cde8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801cdec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801cdf0:	e03a      	b.n	801ce68 <_printf_i+0xa8>
 801cdf2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801cdf6:	2b15      	cmp	r3, #21
 801cdf8:	d8f6      	bhi.n	801cde8 <_printf_i+0x28>
 801cdfa:	a101      	add	r1, pc, #4	@ (adr r1, 801ce00 <_printf_i+0x40>)
 801cdfc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801ce00:	0801ce59 	.word	0x0801ce59
 801ce04:	0801ce6d 	.word	0x0801ce6d
 801ce08:	0801cde9 	.word	0x0801cde9
 801ce0c:	0801cde9 	.word	0x0801cde9
 801ce10:	0801cde9 	.word	0x0801cde9
 801ce14:	0801cde9 	.word	0x0801cde9
 801ce18:	0801ce6d 	.word	0x0801ce6d
 801ce1c:	0801cde9 	.word	0x0801cde9
 801ce20:	0801cde9 	.word	0x0801cde9
 801ce24:	0801cde9 	.word	0x0801cde9
 801ce28:	0801cde9 	.word	0x0801cde9
 801ce2c:	0801cf6b 	.word	0x0801cf6b
 801ce30:	0801ce97 	.word	0x0801ce97
 801ce34:	0801cf25 	.word	0x0801cf25
 801ce38:	0801cde9 	.word	0x0801cde9
 801ce3c:	0801cde9 	.word	0x0801cde9
 801ce40:	0801cf8d 	.word	0x0801cf8d
 801ce44:	0801cde9 	.word	0x0801cde9
 801ce48:	0801ce97 	.word	0x0801ce97
 801ce4c:	0801cde9 	.word	0x0801cde9
 801ce50:	0801cde9 	.word	0x0801cde9
 801ce54:	0801cf2d 	.word	0x0801cf2d
 801ce58:	6833      	ldr	r3, [r6, #0]
 801ce5a:	1d1a      	adds	r2, r3, #4
 801ce5c:	681b      	ldr	r3, [r3, #0]
 801ce5e:	6032      	str	r2, [r6, #0]
 801ce60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ce64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801ce68:	2301      	movs	r3, #1
 801ce6a:	e09c      	b.n	801cfa6 <_printf_i+0x1e6>
 801ce6c:	6833      	ldr	r3, [r6, #0]
 801ce6e:	6820      	ldr	r0, [r4, #0]
 801ce70:	1d19      	adds	r1, r3, #4
 801ce72:	6031      	str	r1, [r6, #0]
 801ce74:	0606      	lsls	r6, r0, #24
 801ce76:	d501      	bpl.n	801ce7c <_printf_i+0xbc>
 801ce78:	681d      	ldr	r5, [r3, #0]
 801ce7a:	e003      	b.n	801ce84 <_printf_i+0xc4>
 801ce7c:	0645      	lsls	r5, r0, #25
 801ce7e:	d5fb      	bpl.n	801ce78 <_printf_i+0xb8>
 801ce80:	f9b3 5000 	ldrsh.w	r5, [r3]
 801ce84:	2d00      	cmp	r5, #0
 801ce86:	da03      	bge.n	801ce90 <_printf_i+0xd0>
 801ce88:	232d      	movs	r3, #45	@ 0x2d
 801ce8a:	426d      	negs	r5, r5
 801ce8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ce90:	4858      	ldr	r0, [pc, #352]	@ (801cff4 <_printf_i+0x234>)
 801ce92:	230a      	movs	r3, #10
 801ce94:	e011      	b.n	801ceba <_printf_i+0xfa>
 801ce96:	6821      	ldr	r1, [r4, #0]
 801ce98:	6833      	ldr	r3, [r6, #0]
 801ce9a:	0608      	lsls	r0, r1, #24
 801ce9c:	f853 5b04 	ldr.w	r5, [r3], #4
 801cea0:	d402      	bmi.n	801cea8 <_printf_i+0xe8>
 801cea2:	0649      	lsls	r1, r1, #25
 801cea4:	bf48      	it	mi
 801cea6:	b2ad      	uxthmi	r5, r5
 801cea8:	2f6f      	cmp	r7, #111	@ 0x6f
 801ceaa:	4852      	ldr	r0, [pc, #328]	@ (801cff4 <_printf_i+0x234>)
 801ceac:	6033      	str	r3, [r6, #0]
 801ceae:	bf14      	ite	ne
 801ceb0:	230a      	movne	r3, #10
 801ceb2:	2308      	moveq	r3, #8
 801ceb4:	2100      	movs	r1, #0
 801ceb6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801ceba:	6866      	ldr	r6, [r4, #4]
 801cebc:	60a6      	str	r6, [r4, #8]
 801cebe:	2e00      	cmp	r6, #0
 801cec0:	db05      	blt.n	801cece <_printf_i+0x10e>
 801cec2:	6821      	ldr	r1, [r4, #0]
 801cec4:	432e      	orrs	r6, r5
 801cec6:	f021 0104 	bic.w	r1, r1, #4
 801ceca:	6021      	str	r1, [r4, #0]
 801cecc:	d04b      	beq.n	801cf66 <_printf_i+0x1a6>
 801cece:	4616      	mov	r6, r2
 801ced0:	fbb5 f1f3 	udiv	r1, r5, r3
 801ced4:	fb03 5711 	mls	r7, r3, r1, r5
 801ced8:	5dc7      	ldrb	r7, [r0, r7]
 801ceda:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801cede:	462f      	mov	r7, r5
 801cee0:	42bb      	cmp	r3, r7
 801cee2:	460d      	mov	r5, r1
 801cee4:	d9f4      	bls.n	801ced0 <_printf_i+0x110>
 801cee6:	2b08      	cmp	r3, #8
 801cee8:	d10b      	bne.n	801cf02 <_printf_i+0x142>
 801ceea:	6823      	ldr	r3, [r4, #0]
 801ceec:	07df      	lsls	r7, r3, #31
 801ceee:	d508      	bpl.n	801cf02 <_printf_i+0x142>
 801cef0:	6923      	ldr	r3, [r4, #16]
 801cef2:	6861      	ldr	r1, [r4, #4]
 801cef4:	4299      	cmp	r1, r3
 801cef6:	bfde      	ittt	le
 801cef8:	2330      	movle	r3, #48	@ 0x30
 801cefa:	f806 3c01 	strble.w	r3, [r6, #-1]
 801cefe:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801cf02:	1b92      	subs	r2, r2, r6
 801cf04:	6122      	str	r2, [r4, #16]
 801cf06:	f8cd a000 	str.w	sl, [sp]
 801cf0a:	464b      	mov	r3, r9
 801cf0c:	aa03      	add	r2, sp, #12
 801cf0e:	4621      	mov	r1, r4
 801cf10:	4640      	mov	r0, r8
 801cf12:	f7ff fee7 	bl	801cce4 <_printf_common>
 801cf16:	3001      	adds	r0, #1
 801cf18:	d14a      	bne.n	801cfb0 <_printf_i+0x1f0>
 801cf1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cf1e:	b004      	add	sp, #16
 801cf20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cf24:	6823      	ldr	r3, [r4, #0]
 801cf26:	f043 0320 	orr.w	r3, r3, #32
 801cf2a:	6023      	str	r3, [r4, #0]
 801cf2c:	4832      	ldr	r0, [pc, #200]	@ (801cff8 <_printf_i+0x238>)
 801cf2e:	2778      	movs	r7, #120	@ 0x78
 801cf30:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801cf34:	6823      	ldr	r3, [r4, #0]
 801cf36:	6831      	ldr	r1, [r6, #0]
 801cf38:	061f      	lsls	r7, r3, #24
 801cf3a:	f851 5b04 	ldr.w	r5, [r1], #4
 801cf3e:	d402      	bmi.n	801cf46 <_printf_i+0x186>
 801cf40:	065f      	lsls	r7, r3, #25
 801cf42:	bf48      	it	mi
 801cf44:	b2ad      	uxthmi	r5, r5
 801cf46:	6031      	str	r1, [r6, #0]
 801cf48:	07d9      	lsls	r1, r3, #31
 801cf4a:	bf44      	itt	mi
 801cf4c:	f043 0320 	orrmi.w	r3, r3, #32
 801cf50:	6023      	strmi	r3, [r4, #0]
 801cf52:	b11d      	cbz	r5, 801cf5c <_printf_i+0x19c>
 801cf54:	2310      	movs	r3, #16
 801cf56:	e7ad      	b.n	801ceb4 <_printf_i+0xf4>
 801cf58:	4826      	ldr	r0, [pc, #152]	@ (801cff4 <_printf_i+0x234>)
 801cf5a:	e7e9      	b.n	801cf30 <_printf_i+0x170>
 801cf5c:	6823      	ldr	r3, [r4, #0]
 801cf5e:	f023 0320 	bic.w	r3, r3, #32
 801cf62:	6023      	str	r3, [r4, #0]
 801cf64:	e7f6      	b.n	801cf54 <_printf_i+0x194>
 801cf66:	4616      	mov	r6, r2
 801cf68:	e7bd      	b.n	801cee6 <_printf_i+0x126>
 801cf6a:	6833      	ldr	r3, [r6, #0]
 801cf6c:	6825      	ldr	r5, [r4, #0]
 801cf6e:	6961      	ldr	r1, [r4, #20]
 801cf70:	1d18      	adds	r0, r3, #4
 801cf72:	6030      	str	r0, [r6, #0]
 801cf74:	062e      	lsls	r6, r5, #24
 801cf76:	681b      	ldr	r3, [r3, #0]
 801cf78:	d501      	bpl.n	801cf7e <_printf_i+0x1be>
 801cf7a:	6019      	str	r1, [r3, #0]
 801cf7c:	e002      	b.n	801cf84 <_printf_i+0x1c4>
 801cf7e:	0668      	lsls	r0, r5, #25
 801cf80:	d5fb      	bpl.n	801cf7a <_printf_i+0x1ba>
 801cf82:	8019      	strh	r1, [r3, #0]
 801cf84:	2300      	movs	r3, #0
 801cf86:	6123      	str	r3, [r4, #16]
 801cf88:	4616      	mov	r6, r2
 801cf8a:	e7bc      	b.n	801cf06 <_printf_i+0x146>
 801cf8c:	6833      	ldr	r3, [r6, #0]
 801cf8e:	1d1a      	adds	r2, r3, #4
 801cf90:	6032      	str	r2, [r6, #0]
 801cf92:	681e      	ldr	r6, [r3, #0]
 801cf94:	6862      	ldr	r2, [r4, #4]
 801cf96:	2100      	movs	r1, #0
 801cf98:	4630      	mov	r0, r6
 801cf9a:	f7e3 f951 	bl	8000240 <memchr>
 801cf9e:	b108      	cbz	r0, 801cfa4 <_printf_i+0x1e4>
 801cfa0:	1b80      	subs	r0, r0, r6
 801cfa2:	6060      	str	r0, [r4, #4]
 801cfa4:	6863      	ldr	r3, [r4, #4]
 801cfa6:	6123      	str	r3, [r4, #16]
 801cfa8:	2300      	movs	r3, #0
 801cfaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801cfae:	e7aa      	b.n	801cf06 <_printf_i+0x146>
 801cfb0:	6923      	ldr	r3, [r4, #16]
 801cfb2:	4632      	mov	r2, r6
 801cfb4:	4649      	mov	r1, r9
 801cfb6:	4640      	mov	r0, r8
 801cfb8:	47d0      	blx	sl
 801cfba:	3001      	adds	r0, #1
 801cfbc:	d0ad      	beq.n	801cf1a <_printf_i+0x15a>
 801cfbe:	6823      	ldr	r3, [r4, #0]
 801cfc0:	079b      	lsls	r3, r3, #30
 801cfc2:	d413      	bmi.n	801cfec <_printf_i+0x22c>
 801cfc4:	68e0      	ldr	r0, [r4, #12]
 801cfc6:	9b03      	ldr	r3, [sp, #12]
 801cfc8:	4298      	cmp	r0, r3
 801cfca:	bfb8      	it	lt
 801cfcc:	4618      	movlt	r0, r3
 801cfce:	e7a6      	b.n	801cf1e <_printf_i+0x15e>
 801cfd0:	2301      	movs	r3, #1
 801cfd2:	4632      	mov	r2, r6
 801cfd4:	4649      	mov	r1, r9
 801cfd6:	4640      	mov	r0, r8
 801cfd8:	47d0      	blx	sl
 801cfda:	3001      	adds	r0, #1
 801cfdc:	d09d      	beq.n	801cf1a <_printf_i+0x15a>
 801cfde:	3501      	adds	r5, #1
 801cfe0:	68e3      	ldr	r3, [r4, #12]
 801cfe2:	9903      	ldr	r1, [sp, #12]
 801cfe4:	1a5b      	subs	r3, r3, r1
 801cfe6:	42ab      	cmp	r3, r5
 801cfe8:	dcf2      	bgt.n	801cfd0 <_printf_i+0x210>
 801cfea:	e7eb      	b.n	801cfc4 <_printf_i+0x204>
 801cfec:	2500      	movs	r5, #0
 801cfee:	f104 0619 	add.w	r6, r4, #25
 801cff2:	e7f5      	b.n	801cfe0 <_printf_i+0x220>
 801cff4:	08024dce 	.word	0x08024dce
 801cff8:	08024ddf 	.word	0x08024ddf

0801cffc <_scanf_float>:
 801cffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d000:	b087      	sub	sp, #28
 801d002:	4691      	mov	r9, r2
 801d004:	9303      	str	r3, [sp, #12]
 801d006:	688b      	ldr	r3, [r1, #8]
 801d008:	1e5a      	subs	r2, r3, #1
 801d00a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801d00e:	bf81      	itttt	hi
 801d010:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801d014:	eb03 0b05 	addhi.w	fp, r3, r5
 801d018:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801d01c:	608b      	strhi	r3, [r1, #8]
 801d01e:	680b      	ldr	r3, [r1, #0]
 801d020:	460a      	mov	r2, r1
 801d022:	f04f 0500 	mov.w	r5, #0
 801d026:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801d02a:	f842 3b1c 	str.w	r3, [r2], #28
 801d02e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801d032:	4680      	mov	r8, r0
 801d034:	460c      	mov	r4, r1
 801d036:	bf98      	it	ls
 801d038:	f04f 0b00 	movls.w	fp, #0
 801d03c:	9201      	str	r2, [sp, #4]
 801d03e:	4616      	mov	r6, r2
 801d040:	46aa      	mov	sl, r5
 801d042:	462f      	mov	r7, r5
 801d044:	9502      	str	r5, [sp, #8]
 801d046:	68a2      	ldr	r2, [r4, #8]
 801d048:	b15a      	cbz	r2, 801d062 <_scanf_float+0x66>
 801d04a:	f8d9 3000 	ldr.w	r3, [r9]
 801d04e:	781b      	ldrb	r3, [r3, #0]
 801d050:	2b4e      	cmp	r3, #78	@ 0x4e
 801d052:	d863      	bhi.n	801d11c <_scanf_float+0x120>
 801d054:	2b40      	cmp	r3, #64	@ 0x40
 801d056:	d83b      	bhi.n	801d0d0 <_scanf_float+0xd4>
 801d058:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801d05c:	b2c8      	uxtb	r0, r1
 801d05e:	280e      	cmp	r0, #14
 801d060:	d939      	bls.n	801d0d6 <_scanf_float+0xda>
 801d062:	b11f      	cbz	r7, 801d06c <_scanf_float+0x70>
 801d064:	6823      	ldr	r3, [r4, #0]
 801d066:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801d06a:	6023      	str	r3, [r4, #0]
 801d06c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801d070:	f1ba 0f01 	cmp.w	sl, #1
 801d074:	f200 8114 	bhi.w	801d2a0 <_scanf_float+0x2a4>
 801d078:	9b01      	ldr	r3, [sp, #4]
 801d07a:	429e      	cmp	r6, r3
 801d07c:	f200 8105 	bhi.w	801d28a <_scanf_float+0x28e>
 801d080:	2001      	movs	r0, #1
 801d082:	b007      	add	sp, #28
 801d084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d088:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801d08c:	2a0d      	cmp	r2, #13
 801d08e:	d8e8      	bhi.n	801d062 <_scanf_float+0x66>
 801d090:	a101      	add	r1, pc, #4	@ (adr r1, 801d098 <_scanf_float+0x9c>)
 801d092:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801d096:	bf00      	nop
 801d098:	0801d1e1 	.word	0x0801d1e1
 801d09c:	0801d063 	.word	0x0801d063
 801d0a0:	0801d063 	.word	0x0801d063
 801d0a4:	0801d063 	.word	0x0801d063
 801d0a8:	0801d23d 	.word	0x0801d23d
 801d0ac:	0801d217 	.word	0x0801d217
 801d0b0:	0801d063 	.word	0x0801d063
 801d0b4:	0801d063 	.word	0x0801d063
 801d0b8:	0801d1ef 	.word	0x0801d1ef
 801d0bc:	0801d063 	.word	0x0801d063
 801d0c0:	0801d063 	.word	0x0801d063
 801d0c4:	0801d063 	.word	0x0801d063
 801d0c8:	0801d063 	.word	0x0801d063
 801d0cc:	0801d1ab 	.word	0x0801d1ab
 801d0d0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801d0d4:	e7da      	b.n	801d08c <_scanf_float+0x90>
 801d0d6:	290e      	cmp	r1, #14
 801d0d8:	d8c3      	bhi.n	801d062 <_scanf_float+0x66>
 801d0da:	a001      	add	r0, pc, #4	@ (adr r0, 801d0e0 <_scanf_float+0xe4>)
 801d0dc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801d0e0:	0801d19b 	.word	0x0801d19b
 801d0e4:	0801d063 	.word	0x0801d063
 801d0e8:	0801d19b 	.word	0x0801d19b
 801d0ec:	0801d22b 	.word	0x0801d22b
 801d0f0:	0801d063 	.word	0x0801d063
 801d0f4:	0801d13d 	.word	0x0801d13d
 801d0f8:	0801d181 	.word	0x0801d181
 801d0fc:	0801d181 	.word	0x0801d181
 801d100:	0801d181 	.word	0x0801d181
 801d104:	0801d181 	.word	0x0801d181
 801d108:	0801d181 	.word	0x0801d181
 801d10c:	0801d181 	.word	0x0801d181
 801d110:	0801d181 	.word	0x0801d181
 801d114:	0801d181 	.word	0x0801d181
 801d118:	0801d181 	.word	0x0801d181
 801d11c:	2b6e      	cmp	r3, #110	@ 0x6e
 801d11e:	d809      	bhi.n	801d134 <_scanf_float+0x138>
 801d120:	2b60      	cmp	r3, #96	@ 0x60
 801d122:	d8b1      	bhi.n	801d088 <_scanf_float+0x8c>
 801d124:	2b54      	cmp	r3, #84	@ 0x54
 801d126:	d07b      	beq.n	801d220 <_scanf_float+0x224>
 801d128:	2b59      	cmp	r3, #89	@ 0x59
 801d12a:	d19a      	bne.n	801d062 <_scanf_float+0x66>
 801d12c:	2d07      	cmp	r5, #7
 801d12e:	d198      	bne.n	801d062 <_scanf_float+0x66>
 801d130:	2508      	movs	r5, #8
 801d132:	e02f      	b.n	801d194 <_scanf_float+0x198>
 801d134:	2b74      	cmp	r3, #116	@ 0x74
 801d136:	d073      	beq.n	801d220 <_scanf_float+0x224>
 801d138:	2b79      	cmp	r3, #121	@ 0x79
 801d13a:	e7f6      	b.n	801d12a <_scanf_float+0x12e>
 801d13c:	6821      	ldr	r1, [r4, #0]
 801d13e:	05c8      	lsls	r0, r1, #23
 801d140:	d51e      	bpl.n	801d180 <_scanf_float+0x184>
 801d142:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801d146:	6021      	str	r1, [r4, #0]
 801d148:	3701      	adds	r7, #1
 801d14a:	f1bb 0f00 	cmp.w	fp, #0
 801d14e:	d003      	beq.n	801d158 <_scanf_float+0x15c>
 801d150:	3201      	adds	r2, #1
 801d152:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 801d156:	60a2      	str	r2, [r4, #8]
 801d158:	68a3      	ldr	r3, [r4, #8]
 801d15a:	3b01      	subs	r3, #1
 801d15c:	60a3      	str	r3, [r4, #8]
 801d15e:	6923      	ldr	r3, [r4, #16]
 801d160:	3301      	adds	r3, #1
 801d162:	6123      	str	r3, [r4, #16]
 801d164:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801d168:	3b01      	subs	r3, #1
 801d16a:	2b00      	cmp	r3, #0
 801d16c:	f8c9 3004 	str.w	r3, [r9, #4]
 801d170:	f340 8082 	ble.w	801d278 <_scanf_float+0x27c>
 801d174:	f8d9 3000 	ldr.w	r3, [r9]
 801d178:	3301      	adds	r3, #1
 801d17a:	f8c9 3000 	str.w	r3, [r9]
 801d17e:	e762      	b.n	801d046 <_scanf_float+0x4a>
 801d180:	eb1a 0105 	adds.w	r1, sl, r5
 801d184:	f47f af6d 	bne.w	801d062 <_scanf_float+0x66>
 801d188:	6822      	ldr	r2, [r4, #0]
 801d18a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801d18e:	6022      	str	r2, [r4, #0]
 801d190:	460d      	mov	r5, r1
 801d192:	468a      	mov	sl, r1
 801d194:	f806 3b01 	strb.w	r3, [r6], #1
 801d198:	e7de      	b.n	801d158 <_scanf_float+0x15c>
 801d19a:	6822      	ldr	r2, [r4, #0]
 801d19c:	0610      	lsls	r0, r2, #24
 801d19e:	f57f af60 	bpl.w	801d062 <_scanf_float+0x66>
 801d1a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801d1a6:	6022      	str	r2, [r4, #0]
 801d1a8:	e7f4      	b.n	801d194 <_scanf_float+0x198>
 801d1aa:	f1ba 0f00 	cmp.w	sl, #0
 801d1ae:	d10c      	bne.n	801d1ca <_scanf_float+0x1ce>
 801d1b0:	b977      	cbnz	r7, 801d1d0 <_scanf_float+0x1d4>
 801d1b2:	6822      	ldr	r2, [r4, #0]
 801d1b4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801d1b8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801d1bc:	d108      	bne.n	801d1d0 <_scanf_float+0x1d4>
 801d1be:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801d1c2:	6022      	str	r2, [r4, #0]
 801d1c4:	f04f 0a01 	mov.w	sl, #1
 801d1c8:	e7e4      	b.n	801d194 <_scanf_float+0x198>
 801d1ca:	f1ba 0f02 	cmp.w	sl, #2
 801d1ce:	d050      	beq.n	801d272 <_scanf_float+0x276>
 801d1d0:	2d01      	cmp	r5, #1
 801d1d2:	d002      	beq.n	801d1da <_scanf_float+0x1de>
 801d1d4:	2d04      	cmp	r5, #4
 801d1d6:	f47f af44 	bne.w	801d062 <_scanf_float+0x66>
 801d1da:	3501      	adds	r5, #1
 801d1dc:	b2ed      	uxtb	r5, r5
 801d1de:	e7d9      	b.n	801d194 <_scanf_float+0x198>
 801d1e0:	f1ba 0f01 	cmp.w	sl, #1
 801d1e4:	f47f af3d 	bne.w	801d062 <_scanf_float+0x66>
 801d1e8:	f04f 0a02 	mov.w	sl, #2
 801d1ec:	e7d2      	b.n	801d194 <_scanf_float+0x198>
 801d1ee:	b975      	cbnz	r5, 801d20e <_scanf_float+0x212>
 801d1f0:	2f00      	cmp	r7, #0
 801d1f2:	f47f af37 	bne.w	801d064 <_scanf_float+0x68>
 801d1f6:	6822      	ldr	r2, [r4, #0]
 801d1f8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801d1fc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801d200:	f040 80fc 	bne.w	801d3fc <_scanf_float+0x400>
 801d204:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801d208:	6022      	str	r2, [r4, #0]
 801d20a:	2501      	movs	r5, #1
 801d20c:	e7c2      	b.n	801d194 <_scanf_float+0x198>
 801d20e:	2d03      	cmp	r5, #3
 801d210:	d0e3      	beq.n	801d1da <_scanf_float+0x1de>
 801d212:	2d05      	cmp	r5, #5
 801d214:	e7df      	b.n	801d1d6 <_scanf_float+0x1da>
 801d216:	2d02      	cmp	r5, #2
 801d218:	f47f af23 	bne.w	801d062 <_scanf_float+0x66>
 801d21c:	2503      	movs	r5, #3
 801d21e:	e7b9      	b.n	801d194 <_scanf_float+0x198>
 801d220:	2d06      	cmp	r5, #6
 801d222:	f47f af1e 	bne.w	801d062 <_scanf_float+0x66>
 801d226:	2507      	movs	r5, #7
 801d228:	e7b4      	b.n	801d194 <_scanf_float+0x198>
 801d22a:	6822      	ldr	r2, [r4, #0]
 801d22c:	0591      	lsls	r1, r2, #22
 801d22e:	f57f af18 	bpl.w	801d062 <_scanf_float+0x66>
 801d232:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801d236:	6022      	str	r2, [r4, #0]
 801d238:	9702      	str	r7, [sp, #8]
 801d23a:	e7ab      	b.n	801d194 <_scanf_float+0x198>
 801d23c:	6822      	ldr	r2, [r4, #0]
 801d23e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801d242:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801d246:	d005      	beq.n	801d254 <_scanf_float+0x258>
 801d248:	0550      	lsls	r0, r2, #21
 801d24a:	f57f af0a 	bpl.w	801d062 <_scanf_float+0x66>
 801d24e:	2f00      	cmp	r7, #0
 801d250:	f000 80d4 	beq.w	801d3fc <_scanf_float+0x400>
 801d254:	0591      	lsls	r1, r2, #22
 801d256:	bf58      	it	pl
 801d258:	9902      	ldrpl	r1, [sp, #8]
 801d25a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801d25e:	bf58      	it	pl
 801d260:	1a79      	subpl	r1, r7, r1
 801d262:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801d266:	bf58      	it	pl
 801d268:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801d26c:	6022      	str	r2, [r4, #0]
 801d26e:	2700      	movs	r7, #0
 801d270:	e790      	b.n	801d194 <_scanf_float+0x198>
 801d272:	f04f 0a03 	mov.w	sl, #3
 801d276:	e78d      	b.n	801d194 <_scanf_float+0x198>
 801d278:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801d27c:	4649      	mov	r1, r9
 801d27e:	4640      	mov	r0, r8
 801d280:	4798      	blx	r3
 801d282:	2800      	cmp	r0, #0
 801d284:	f43f aedf 	beq.w	801d046 <_scanf_float+0x4a>
 801d288:	e6eb      	b.n	801d062 <_scanf_float+0x66>
 801d28a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801d28e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801d292:	464a      	mov	r2, r9
 801d294:	4640      	mov	r0, r8
 801d296:	4798      	blx	r3
 801d298:	6923      	ldr	r3, [r4, #16]
 801d29a:	3b01      	subs	r3, #1
 801d29c:	6123      	str	r3, [r4, #16]
 801d29e:	e6eb      	b.n	801d078 <_scanf_float+0x7c>
 801d2a0:	1e6b      	subs	r3, r5, #1
 801d2a2:	2b06      	cmp	r3, #6
 801d2a4:	d824      	bhi.n	801d2f0 <_scanf_float+0x2f4>
 801d2a6:	2d02      	cmp	r5, #2
 801d2a8:	d836      	bhi.n	801d318 <_scanf_float+0x31c>
 801d2aa:	9b01      	ldr	r3, [sp, #4]
 801d2ac:	429e      	cmp	r6, r3
 801d2ae:	f67f aee7 	bls.w	801d080 <_scanf_float+0x84>
 801d2b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801d2b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801d2ba:	464a      	mov	r2, r9
 801d2bc:	4640      	mov	r0, r8
 801d2be:	4798      	blx	r3
 801d2c0:	6923      	ldr	r3, [r4, #16]
 801d2c2:	3b01      	subs	r3, #1
 801d2c4:	6123      	str	r3, [r4, #16]
 801d2c6:	e7f0      	b.n	801d2aa <_scanf_float+0x2ae>
 801d2c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801d2cc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801d2d0:	464a      	mov	r2, r9
 801d2d2:	4640      	mov	r0, r8
 801d2d4:	4798      	blx	r3
 801d2d6:	6923      	ldr	r3, [r4, #16]
 801d2d8:	3b01      	subs	r3, #1
 801d2da:	6123      	str	r3, [r4, #16]
 801d2dc:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801d2e0:	fa5f fa8a 	uxtb.w	sl, sl
 801d2e4:	f1ba 0f02 	cmp.w	sl, #2
 801d2e8:	d1ee      	bne.n	801d2c8 <_scanf_float+0x2cc>
 801d2ea:	3d03      	subs	r5, #3
 801d2ec:	b2ed      	uxtb	r5, r5
 801d2ee:	1b76      	subs	r6, r6, r5
 801d2f0:	6823      	ldr	r3, [r4, #0]
 801d2f2:	05da      	lsls	r2, r3, #23
 801d2f4:	d530      	bpl.n	801d358 <_scanf_float+0x35c>
 801d2f6:	055b      	lsls	r3, r3, #21
 801d2f8:	d511      	bpl.n	801d31e <_scanf_float+0x322>
 801d2fa:	9b01      	ldr	r3, [sp, #4]
 801d2fc:	429e      	cmp	r6, r3
 801d2fe:	f67f aebf 	bls.w	801d080 <_scanf_float+0x84>
 801d302:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801d306:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801d30a:	464a      	mov	r2, r9
 801d30c:	4640      	mov	r0, r8
 801d30e:	4798      	blx	r3
 801d310:	6923      	ldr	r3, [r4, #16]
 801d312:	3b01      	subs	r3, #1
 801d314:	6123      	str	r3, [r4, #16]
 801d316:	e7f0      	b.n	801d2fa <_scanf_float+0x2fe>
 801d318:	46aa      	mov	sl, r5
 801d31a:	46b3      	mov	fp, r6
 801d31c:	e7de      	b.n	801d2dc <_scanf_float+0x2e0>
 801d31e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801d322:	6923      	ldr	r3, [r4, #16]
 801d324:	2965      	cmp	r1, #101	@ 0x65
 801d326:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801d32a:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 801d32e:	6123      	str	r3, [r4, #16]
 801d330:	d00c      	beq.n	801d34c <_scanf_float+0x350>
 801d332:	2945      	cmp	r1, #69	@ 0x45
 801d334:	d00a      	beq.n	801d34c <_scanf_float+0x350>
 801d336:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801d33a:	464a      	mov	r2, r9
 801d33c:	4640      	mov	r0, r8
 801d33e:	4798      	blx	r3
 801d340:	6923      	ldr	r3, [r4, #16]
 801d342:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801d346:	3b01      	subs	r3, #1
 801d348:	1eb5      	subs	r5, r6, #2
 801d34a:	6123      	str	r3, [r4, #16]
 801d34c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801d350:	464a      	mov	r2, r9
 801d352:	4640      	mov	r0, r8
 801d354:	4798      	blx	r3
 801d356:	462e      	mov	r6, r5
 801d358:	6822      	ldr	r2, [r4, #0]
 801d35a:	f012 0210 	ands.w	r2, r2, #16
 801d35e:	d001      	beq.n	801d364 <_scanf_float+0x368>
 801d360:	2000      	movs	r0, #0
 801d362:	e68e      	b.n	801d082 <_scanf_float+0x86>
 801d364:	7032      	strb	r2, [r6, #0]
 801d366:	6823      	ldr	r3, [r4, #0]
 801d368:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801d36c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801d370:	d123      	bne.n	801d3ba <_scanf_float+0x3be>
 801d372:	9b02      	ldr	r3, [sp, #8]
 801d374:	429f      	cmp	r7, r3
 801d376:	d00a      	beq.n	801d38e <_scanf_float+0x392>
 801d378:	1bda      	subs	r2, r3, r7
 801d37a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801d37e:	429e      	cmp	r6, r3
 801d380:	bf28      	it	cs
 801d382:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801d386:	491e      	ldr	r1, [pc, #120]	@ (801d400 <_scanf_float+0x404>)
 801d388:	4630      	mov	r0, r6
 801d38a:	f000 f873 	bl	801d474 <siprintf>
 801d38e:	9901      	ldr	r1, [sp, #4]
 801d390:	2200      	movs	r2, #0
 801d392:	4640      	mov	r0, r8
 801d394:	f000 ff26 	bl	801e1e4 <_strtod_r>
 801d398:	9b03      	ldr	r3, [sp, #12]
 801d39a:	6821      	ldr	r1, [r4, #0]
 801d39c:	681b      	ldr	r3, [r3, #0]
 801d39e:	f011 0f02 	tst.w	r1, #2
 801d3a2:	f103 0204 	add.w	r2, r3, #4
 801d3a6:	d015      	beq.n	801d3d4 <_scanf_float+0x3d8>
 801d3a8:	9903      	ldr	r1, [sp, #12]
 801d3aa:	600a      	str	r2, [r1, #0]
 801d3ac:	681b      	ldr	r3, [r3, #0]
 801d3ae:	ed83 0b00 	vstr	d0, [r3]
 801d3b2:	68e3      	ldr	r3, [r4, #12]
 801d3b4:	3301      	adds	r3, #1
 801d3b6:	60e3      	str	r3, [r4, #12]
 801d3b8:	e7d2      	b.n	801d360 <_scanf_float+0x364>
 801d3ba:	9b04      	ldr	r3, [sp, #16]
 801d3bc:	2b00      	cmp	r3, #0
 801d3be:	d0e6      	beq.n	801d38e <_scanf_float+0x392>
 801d3c0:	9905      	ldr	r1, [sp, #20]
 801d3c2:	230a      	movs	r3, #10
 801d3c4:	3101      	adds	r1, #1
 801d3c6:	4640      	mov	r0, r8
 801d3c8:	f000 ffda 	bl	801e380 <_strtol_r>
 801d3cc:	9b04      	ldr	r3, [sp, #16]
 801d3ce:	9e05      	ldr	r6, [sp, #20]
 801d3d0:	1ac2      	subs	r2, r0, r3
 801d3d2:	e7d2      	b.n	801d37a <_scanf_float+0x37e>
 801d3d4:	f011 0f04 	tst.w	r1, #4
 801d3d8:	9903      	ldr	r1, [sp, #12]
 801d3da:	600a      	str	r2, [r1, #0]
 801d3dc:	d1e6      	bne.n	801d3ac <_scanf_float+0x3b0>
 801d3de:	eeb4 0b40 	vcmp.f64	d0, d0
 801d3e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d3e6:	681d      	ldr	r5, [r3, #0]
 801d3e8:	d705      	bvc.n	801d3f6 <_scanf_float+0x3fa>
 801d3ea:	4806      	ldr	r0, [pc, #24]	@ (801d404 <_scanf_float+0x408>)
 801d3ec:	f001 f904 	bl	801e5f8 <nanf>
 801d3f0:	ed85 0a00 	vstr	s0, [r5]
 801d3f4:	e7dd      	b.n	801d3b2 <_scanf_float+0x3b6>
 801d3f6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801d3fa:	e7f9      	b.n	801d3f0 <_scanf_float+0x3f4>
 801d3fc:	2700      	movs	r7, #0
 801d3fe:	e635      	b.n	801d06c <_scanf_float+0x70>
 801d400:	08024df0 	.word	0x08024df0
 801d404:	08024ea9 	.word	0x08024ea9

0801d408 <sniprintf>:
 801d408:	b40c      	push	{r2, r3}
 801d40a:	b530      	push	{r4, r5, lr}
 801d40c:	4b18      	ldr	r3, [pc, #96]	@ (801d470 <sniprintf+0x68>)
 801d40e:	1e0c      	subs	r4, r1, #0
 801d410:	681d      	ldr	r5, [r3, #0]
 801d412:	b09d      	sub	sp, #116	@ 0x74
 801d414:	da08      	bge.n	801d428 <sniprintf+0x20>
 801d416:	238b      	movs	r3, #139	@ 0x8b
 801d418:	602b      	str	r3, [r5, #0]
 801d41a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d41e:	b01d      	add	sp, #116	@ 0x74
 801d420:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801d424:	b002      	add	sp, #8
 801d426:	4770      	bx	lr
 801d428:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801d42c:	f8ad 3014 	strh.w	r3, [sp, #20]
 801d430:	f04f 0300 	mov.w	r3, #0
 801d434:	931b      	str	r3, [sp, #108]	@ 0x6c
 801d436:	bf14      	ite	ne
 801d438:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801d43c:	4623      	moveq	r3, r4
 801d43e:	9304      	str	r3, [sp, #16]
 801d440:	9307      	str	r3, [sp, #28]
 801d442:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801d446:	9002      	str	r0, [sp, #8]
 801d448:	9006      	str	r0, [sp, #24]
 801d44a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801d44e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801d450:	ab21      	add	r3, sp, #132	@ 0x84
 801d452:	a902      	add	r1, sp, #8
 801d454:	4628      	mov	r0, r5
 801d456:	9301      	str	r3, [sp, #4]
 801d458:	f002 fab6 	bl	801f9c8 <_svfiprintf_r>
 801d45c:	1c43      	adds	r3, r0, #1
 801d45e:	bfbc      	itt	lt
 801d460:	238b      	movlt	r3, #139	@ 0x8b
 801d462:	602b      	strlt	r3, [r5, #0]
 801d464:	2c00      	cmp	r4, #0
 801d466:	d0da      	beq.n	801d41e <sniprintf+0x16>
 801d468:	9b02      	ldr	r3, [sp, #8]
 801d46a:	2200      	movs	r2, #0
 801d46c:	701a      	strb	r2, [r3, #0]
 801d46e:	e7d6      	b.n	801d41e <sniprintf+0x16>
 801d470:	200001b8 	.word	0x200001b8

0801d474 <siprintf>:
 801d474:	b40e      	push	{r1, r2, r3}
 801d476:	b510      	push	{r4, lr}
 801d478:	b09d      	sub	sp, #116	@ 0x74
 801d47a:	ab1f      	add	r3, sp, #124	@ 0x7c
 801d47c:	9002      	str	r0, [sp, #8]
 801d47e:	9006      	str	r0, [sp, #24]
 801d480:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801d484:	480a      	ldr	r0, [pc, #40]	@ (801d4b0 <siprintf+0x3c>)
 801d486:	9107      	str	r1, [sp, #28]
 801d488:	9104      	str	r1, [sp, #16]
 801d48a:	490a      	ldr	r1, [pc, #40]	@ (801d4b4 <siprintf+0x40>)
 801d48c:	f853 2b04 	ldr.w	r2, [r3], #4
 801d490:	9105      	str	r1, [sp, #20]
 801d492:	2400      	movs	r4, #0
 801d494:	a902      	add	r1, sp, #8
 801d496:	6800      	ldr	r0, [r0, #0]
 801d498:	9301      	str	r3, [sp, #4]
 801d49a:	941b      	str	r4, [sp, #108]	@ 0x6c
 801d49c:	f002 fa94 	bl	801f9c8 <_svfiprintf_r>
 801d4a0:	9b02      	ldr	r3, [sp, #8]
 801d4a2:	701c      	strb	r4, [r3, #0]
 801d4a4:	b01d      	add	sp, #116	@ 0x74
 801d4a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d4aa:	b003      	add	sp, #12
 801d4ac:	4770      	bx	lr
 801d4ae:	bf00      	nop
 801d4b0:	200001b8 	.word	0x200001b8
 801d4b4:	ffff0208 	.word	0xffff0208

0801d4b8 <rand>:
 801d4b8:	4b16      	ldr	r3, [pc, #88]	@ (801d514 <rand+0x5c>)
 801d4ba:	b510      	push	{r4, lr}
 801d4bc:	681c      	ldr	r4, [r3, #0]
 801d4be:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801d4c0:	b9b3      	cbnz	r3, 801d4f0 <rand+0x38>
 801d4c2:	2018      	movs	r0, #24
 801d4c4:	f002 fcbe 	bl	801fe44 <malloc>
 801d4c8:	4602      	mov	r2, r0
 801d4ca:	6320      	str	r0, [r4, #48]	@ 0x30
 801d4cc:	b920      	cbnz	r0, 801d4d8 <rand+0x20>
 801d4ce:	4b12      	ldr	r3, [pc, #72]	@ (801d518 <rand+0x60>)
 801d4d0:	4812      	ldr	r0, [pc, #72]	@ (801d51c <rand+0x64>)
 801d4d2:	2152      	movs	r1, #82	@ 0x52
 801d4d4:	f001 f896 	bl	801e604 <__assert_func>
 801d4d8:	4911      	ldr	r1, [pc, #68]	@ (801d520 <rand+0x68>)
 801d4da:	4b12      	ldr	r3, [pc, #72]	@ (801d524 <rand+0x6c>)
 801d4dc:	e9c0 1300 	strd	r1, r3, [r0]
 801d4e0:	4b11      	ldr	r3, [pc, #68]	@ (801d528 <rand+0x70>)
 801d4e2:	6083      	str	r3, [r0, #8]
 801d4e4:	230b      	movs	r3, #11
 801d4e6:	8183      	strh	r3, [r0, #12]
 801d4e8:	2100      	movs	r1, #0
 801d4ea:	2001      	movs	r0, #1
 801d4ec:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801d4f0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801d4f2:	480e      	ldr	r0, [pc, #56]	@ (801d52c <rand+0x74>)
 801d4f4:	690b      	ldr	r3, [r1, #16]
 801d4f6:	694c      	ldr	r4, [r1, #20]
 801d4f8:	4a0d      	ldr	r2, [pc, #52]	@ (801d530 <rand+0x78>)
 801d4fa:	4358      	muls	r0, r3
 801d4fc:	fb02 0004 	mla	r0, r2, r4, r0
 801d500:	fba3 3202 	umull	r3, r2, r3, r2
 801d504:	3301      	adds	r3, #1
 801d506:	eb40 0002 	adc.w	r0, r0, r2
 801d50a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801d50e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801d512:	bd10      	pop	{r4, pc}
 801d514:	200001b8 	.word	0x200001b8
 801d518:	08024df5 	.word	0x08024df5
 801d51c:	08024e0c 	.word	0x08024e0c
 801d520:	abcd330e 	.word	0xabcd330e
 801d524:	e66d1234 	.word	0xe66d1234
 801d528:	0005deec 	.word	0x0005deec
 801d52c:	5851f42d 	.word	0x5851f42d
 801d530:	4c957f2d 	.word	0x4c957f2d

0801d534 <std>:
 801d534:	2300      	movs	r3, #0
 801d536:	b510      	push	{r4, lr}
 801d538:	4604      	mov	r4, r0
 801d53a:	e9c0 3300 	strd	r3, r3, [r0]
 801d53e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801d542:	6083      	str	r3, [r0, #8]
 801d544:	8181      	strh	r1, [r0, #12]
 801d546:	6643      	str	r3, [r0, #100]	@ 0x64
 801d548:	81c2      	strh	r2, [r0, #14]
 801d54a:	6183      	str	r3, [r0, #24]
 801d54c:	4619      	mov	r1, r3
 801d54e:	2208      	movs	r2, #8
 801d550:	305c      	adds	r0, #92	@ 0x5c
 801d552:	f000 ff7b 	bl	801e44c <memset>
 801d556:	4b0d      	ldr	r3, [pc, #52]	@ (801d58c <std+0x58>)
 801d558:	6263      	str	r3, [r4, #36]	@ 0x24
 801d55a:	4b0d      	ldr	r3, [pc, #52]	@ (801d590 <std+0x5c>)
 801d55c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801d55e:	4b0d      	ldr	r3, [pc, #52]	@ (801d594 <std+0x60>)
 801d560:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801d562:	4b0d      	ldr	r3, [pc, #52]	@ (801d598 <std+0x64>)
 801d564:	6323      	str	r3, [r4, #48]	@ 0x30
 801d566:	4b0d      	ldr	r3, [pc, #52]	@ (801d59c <std+0x68>)
 801d568:	6224      	str	r4, [r4, #32]
 801d56a:	429c      	cmp	r4, r3
 801d56c:	d006      	beq.n	801d57c <std+0x48>
 801d56e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801d572:	4294      	cmp	r4, r2
 801d574:	d002      	beq.n	801d57c <std+0x48>
 801d576:	33d0      	adds	r3, #208	@ 0xd0
 801d578:	429c      	cmp	r4, r3
 801d57a:	d105      	bne.n	801d588 <std+0x54>
 801d57c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801d580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d584:	f000 bfbc 	b.w	801e500 <__retarget_lock_init_recursive>
 801d588:	bd10      	pop	{r4, pc}
 801d58a:	bf00      	nop
 801d58c:	08020a7b 	.word	0x08020a7b
 801d590:	08020a9d 	.word	0x08020a9d
 801d594:	08020ad5 	.word	0x08020ad5
 801d598:	08020af9 	.word	0x08020af9
 801d59c:	2000f49c 	.word	0x2000f49c

0801d5a0 <stdio_exit_handler>:
 801d5a0:	4a02      	ldr	r2, [pc, #8]	@ (801d5ac <stdio_exit_handler+0xc>)
 801d5a2:	4903      	ldr	r1, [pc, #12]	@ (801d5b0 <stdio_exit_handler+0x10>)
 801d5a4:	4803      	ldr	r0, [pc, #12]	@ (801d5b4 <stdio_exit_handler+0x14>)
 801d5a6:	f000 bef7 	b.w	801e398 <_fwalk_sglue>
 801d5aa:	bf00      	nop
 801d5ac:	20000040 	.word	0x20000040
 801d5b0:	080200c5 	.word	0x080200c5
 801d5b4:	200001bc 	.word	0x200001bc

0801d5b8 <cleanup_stdio>:
 801d5b8:	6841      	ldr	r1, [r0, #4]
 801d5ba:	4b0c      	ldr	r3, [pc, #48]	@ (801d5ec <cleanup_stdio+0x34>)
 801d5bc:	4299      	cmp	r1, r3
 801d5be:	b510      	push	{r4, lr}
 801d5c0:	4604      	mov	r4, r0
 801d5c2:	d001      	beq.n	801d5c8 <cleanup_stdio+0x10>
 801d5c4:	f002 fd7e 	bl	80200c4 <_fflush_r>
 801d5c8:	68a1      	ldr	r1, [r4, #8]
 801d5ca:	4b09      	ldr	r3, [pc, #36]	@ (801d5f0 <cleanup_stdio+0x38>)
 801d5cc:	4299      	cmp	r1, r3
 801d5ce:	d002      	beq.n	801d5d6 <cleanup_stdio+0x1e>
 801d5d0:	4620      	mov	r0, r4
 801d5d2:	f002 fd77 	bl	80200c4 <_fflush_r>
 801d5d6:	68e1      	ldr	r1, [r4, #12]
 801d5d8:	4b06      	ldr	r3, [pc, #24]	@ (801d5f4 <cleanup_stdio+0x3c>)
 801d5da:	4299      	cmp	r1, r3
 801d5dc:	d004      	beq.n	801d5e8 <cleanup_stdio+0x30>
 801d5de:	4620      	mov	r0, r4
 801d5e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d5e4:	f002 bd6e 	b.w	80200c4 <_fflush_r>
 801d5e8:	bd10      	pop	{r4, pc}
 801d5ea:	bf00      	nop
 801d5ec:	2000f49c 	.word	0x2000f49c
 801d5f0:	2000f504 	.word	0x2000f504
 801d5f4:	2000f56c 	.word	0x2000f56c

0801d5f8 <global_stdio_init.part.0>:
 801d5f8:	b510      	push	{r4, lr}
 801d5fa:	4b0b      	ldr	r3, [pc, #44]	@ (801d628 <global_stdio_init.part.0+0x30>)
 801d5fc:	4c0b      	ldr	r4, [pc, #44]	@ (801d62c <global_stdio_init.part.0+0x34>)
 801d5fe:	4a0c      	ldr	r2, [pc, #48]	@ (801d630 <global_stdio_init.part.0+0x38>)
 801d600:	601a      	str	r2, [r3, #0]
 801d602:	4620      	mov	r0, r4
 801d604:	2200      	movs	r2, #0
 801d606:	2104      	movs	r1, #4
 801d608:	f7ff ff94 	bl	801d534 <std>
 801d60c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801d610:	2201      	movs	r2, #1
 801d612:	2109      	movs	r1, #9
 801d614:	f7ff ff8e 	bl	801d534 <std>
 801d618:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801d61c:	2202      	movs	r2, #2
 801d61e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d622:	2112      	movs	r1, #18
 801d624:	f7ff bf86 	b.w	801d534 <std>
 801d628:	2000f5d4 	.word	0x2000f5d4
 801d62c:	2000f49c 	.word	0x2000f49c
 801d630:	0801d5a1 	.word	0x0801d5a1

0801d634 <__sfp_lock_acquire>:
 801d634:	4801      	ldr	r0, [pc, #4]	@ (801d63c <__sfp_lock_acquire+0x8>)
 801d636:	f000 bf64 	b.w	801e502 <__retarget_lock_acquire_recursive>
 801d63a:	bf00      	nop
 801d63c:	2000f5d9 	.word	0x2000f5d9

0801d640 <__sfp_lock_release>:
 801d640:	4801      	ldr	r0, [pc, #4]	@ (801d648 <__sfp_lock_release+0x8>)
 801d642:	f000 bf5f 	b.w	801e504 <__retarget_lock_release_recursive>
 801d646:	bf00      	nop
 801d648:	2000f5d9 	.word	0x2000f5d9

0801d64c <__sinit>:
 801d64c:	b510      	push	{r4, lr}
 801d64e:	4604      	mov	r4, r0
 801d650:	f7ff fff0 	bl	801d634 <__sfp_lock_acquire>
 801d654:	6a23      	ldr	r3, [r4, #32]
 801d656:	b11b      	cbz	r3, 801d660 <__sinit+0x14>
 801d658:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d65c:	f7ff bff0 	b.w	801d640 <__sfp_lock_release>
 801d660:	4b04      	ldr	r3, [pc, #16]	@ (801d674 <__sinit+0x28>)
 801d662:	6223      	str	r3, [r4, #32]
 801d664:	4b04      	ldr	r3, [pc, #16]	@ (801d678 <__sinit+0x2c>)
 801d666:	681b      	ldr	r3, [r3, #0]
 801d668:	2b00      	cmp	r3, #0
 801d66a:	d1f5      	bne.n	801d658 <__sinit+0xc>
 801d66c:	f7ff ffc4 	bl	801d5f8 <global_stdio_init.part.0>
 801d670:	e7f2      	b.n	801d658 <__sinit+0xc>
 801d672:	bf00      	nop
 801d674:	0801d5b9 	.word	0x0801d5b9
 801d678:	2000f5d4 	.word	0x2000f5d4

0801d67c <sulp>:
 801d67c:	b570      	push	{r4, r5, r6, lr}
 801d67e:	4604      	mov	r4, r0
 801d680:	460d      	mov	r5, r1
 801d682:	4616      	mov	r6, r2
 801d684:	ec45 4b10 	vmov	d0, r4, r5
 801d688:	f003 f8bc 	bl	8020804 <__ulp>
 801d68c:	b17e      	cbz	r6, 801d6ae <sulp+0x32>
 801d68e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801d692:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801d696:	2b00      	cmp	r3, #0
 801d698:	dd09      	ble.n	801d6ae <sulp+0x32>
 801d69a:	051b      	lsls	r3, r3, #20
 801d69c:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801d6a0:	2000      	movs	r0, #0
 801d6a2:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 801d6a6:	ec41 0b17 	vmov	d7, r0, r1
 801d6aa:	ee20 0b07 	vmul.f64	d0, d0, d7
 801d6ae:	bd70      	pop	{r4, r5, r6, pc}

0801d6b0 <_strtod_l>:
 801d6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d6b4:	ed2d 8b0a 	vpush	{d8-d12}
 801d6b8:	b097      	sub	sp, #92	@ 0x5c
 801d6ba:	4688      	mov	r8, r1
 801d6bc:	920e      	str	r2, [sp, #56]	@ 0x38
 801d6be:	2200      	movs	r2, #0
 801d6c0:	9212      	str	r2, [sp, #72]	@ 0x48
 801d6c2:	9005      	str	r0, [sp, #20]
 801d6c4:	f04f 0a00 	mov.w	sl, #0
 801d6c8:	f04f 0b00 	mov.w	fp, #0
 801d6cc:	460a      	mov	r2, r1
 801d6ce:	9211      	str	r2, [sp, #68]	@ 0x44
 801d6d0:	7811      	ldrb	r1, [r2, #0]
 801d6d2:	292b      	cmp	r1, #43	@ 0x2b
 801d6d4:	d04c      	beq.n	801d770 <_strtod_l+0xc0>
 801d6d6:	d839      	bhi.n	801d74c <_strtod_l+0x9c>
 801d6d8:	290d      	cmp	r1, #13
 801d6da:	d833      	bhi.n	801d744 <_strtod_l+0x94>
 801d6dc:	2908      	cmp	r1, #8
 801d6de:	d833      	bhi.n	801d748 <_strtod_l+0x98>
 801d6e0:	2900      	cmp	r1, #0
 801d6e2:	d03c      	beq.n	801d75e <_strtod_l+0xae>
 801d6e4:	2200      	movs	r2, #0
 801d6e6:	9208      	str	r2, [sp, #32]
 801d6e8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801d6ea:	782a      	ldrb	r2, [r5, #0]
 801d6ec:	2a30      	cmp	r2, #48	@ 0x30
 801d6ee:	f040 80b7 	bne.w	801d860 <_strtod_l+0x1b0>
 801d6f2:	786a      	ldrb	r2, [r5, #1]
 801d6f4:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801d6f8:	2a58      	cmp	r2, #88	@ 0x58
 801d6fa:	d170      	bne.n	801d7de <_strtod_l+0x12e>
 801d6fc:	9302      	str	r3, [sp, #8]
 801d6fe:	9b08      	ldr	r3, [sp, #32]
 801d700:	9301      	str	r3, [sp, #4]
 801d702:	ab12      	add	r3, sp, #72	@ 0x48
 801d704:	9300      	str	r3, [sp, #0]
 801d706:	4a90      	ldr	r2, [pc, #576]	@ (801d948 <_strtod_l+0x298>)
 801d708:	9805      	ldr	r0, [sp, #20]
 801d70a:	ab13      	add	r3, sp, #76	@ 0x4c
 801d70c:	a911      	add	r1, sp, #68	@ 0x44
 801d70e:	f001 fe2f 	bl	801f370 <__gethex>
 801d712:	f010 060f 	ands.w	r6, r0, #15
 801d716:	4604      	mov	r4, r0
 801d718:	d005      	beq.n	801d726 <_strtod_l+0x76>
 801d71a:	2e06      	cmp	r6, #6
 801d71c:	d12a      	bne.n	801d774 <_strtod_l+0xc4>
 801d71e:	3501      	adds	r5, #1
 801d720:	2300      	movs	r3, #0
 801d722:	9511      	str	r5, [sp, #68]	@ 0x44
 801d724:	9308      	str	r3, [sp, #32]
 801d726:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d728:	2b00      	cmp	r3, #0
 801d72a:	f040 8537 	bne.w	801e19c <_strtod_l+0xaec>
 801d72e:	9b08      	ldr	r3, [sp, #32]
 801d730:	ec4b ab10 	vmov	d0, sl, fp
 801d734:	b1cb      	cbz	r3, 801d76a <_strtod_l+0xba>
 801d736:	eeb1 0b40 	vneg.f64	d0, d0
 801d73a:	b017      	add	sp, #92	@ 0x5c
 801d73c:	ecbd 8b0a 	vpop	{d8-d12}
 801d740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d744:	2920      	cmp	r1, #32
 801d746:	d1cd      	bne.n	801d6e4 <_strtod_l+0x34>
 801d748:	3201      	adds	r2, #1
 801d74a:	e7c0      	b.n	801d6ce <_strtod_l+0x1e>
 801d74c:	292d      	cmp	r1, #45	@ 0x2d
 801d74e:	d1c9      	bne.n	801d6e4 <_strtod_l+0x34>
 801d750:	2101      	movs	r1, #1
 801d752:	9108      	str	r1, [sp, #32]
 801d754:	1c51      	adds	r1, r2, #1
 801d756:	9111      	str	r1, [sp, #68]	@ 0x44
 801d758:	7852      	ldrb	r2, [r2, #1]
 801d75a:	2a00      	cmp	r2, #0
 801d75c:	d1c4      	bne.n	801d6e8 <_strtod_l+0x38>
 801d75e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d760:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801d764:	2b00      	cmp	r3, #0
 801d766:	f040 8517 	bne.w	801e198 <_strtod_l+0xae8>
 801d76a:	ec4b ab10 	vmov	d0, sl, fp
 801d76e:	e7e4      	b.n	801d73a <_strtod_l+0x8a>
 801d770:	2100      	movs	r1, #0
 801d772:	e7ee      	b.n	801d752 <_strtod_l+0xa2>
 801d774:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801d776:	b13a      	cbz	r2, 801d788 <_strtod_l+0xd8>
 801d778:	2135      	movs	r1, #53	@ 0x35
 801d77a:	a814      	add	r0, sp, #80	@ 0x50
 801d77c:	f003 f939 	bl	80209f2 <__copybits>
 801d780:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801d782:	9805      	ldr	r0, [sp, #20]
 801d784:	f002 fd12 	bl	80201ac <_Bfree>
 801d788:	1e73      	subs	r3, r6, #1
 801d78a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801d78c:	2b04      	cmp	r3, #4
 801d78e:	d806      	bhi.n	801d79e <_strtod_l+0xee>
 801d790:	e8df f003 	tbb	[pc, r3]
 801d794:	201d0314 	.word	0x201d0314
 801d798:	14          	.byte	0x14
 801d799:	00          	.byte	0x00
 801d79a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 801d79e:	05e3      	lsls	r3, r4, #23
 801d7a0:	bf48      	it	mi
 801d7a2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801d7a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801d7aa:	0d1b      	lsrs	r3, r3, #20
 801d7ac:	051b      	lsls	r3, r3, #20
 801d7ae:	2b00      	cmp	r3, #0
 801d7b0:	d1b9      	bne.n	801d726 <_strtod_l+0x76>
 801d7b2:	f000 fe7b 	bl	801e4ac <__errno>
 801d7b6:	2322      	movs	r3, #34	@ 0x22
 801d7b8:	6003      	str	r3, [r0, #0]
 801d7ba:	e7b4      	b.n	801d726 <_strtod_l+0x76>
 801d7bc:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 801d7c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801d7c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801d7c8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801d7cc:	e7e7      	b.n	801d79e <_strtod_l+0xee>
 801d7ce:	f8df b180 	ldr.w	fp, [pc, #384]	@ 801d950 <_strtod_l+0x2a0>
 801d7d2:	e7e4      	b.n	801d79e <_strtod_l+0xee>
 801d7d4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801d7d8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801d7dc:	e7df      	b.n	801d79e <_strtod_l+0xee>
 801d7de:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d7e0:	1c5a      	adds	r2, r3, #1
 801d7e2:	9211      	str	r2, [sp, #68]	@ 0x44
 801d7e4:	785b      	ldrb	r3, [r3, #1]
 801d7e6:	2b30      	cmp	r3, #48	@ 0x30
 801d7e8:	d0f9      	beq.n	801d7de <_strtod_l+0x12e>
 801d7ea:	2b00      	cmp	r3, #0
 801d7ec:	d09b      	beq.n	801d726 <_strtod_l+0x76>
 801d7ee:	2301      	movs	r3, #1
 801d7f0:	9307      	str	r3, [sp, #28]
 801d7f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d7f4:	930a      	str	r3, [sp, #40]	@ 0x28
 801d7f6:	2300      	movs	r3, #0
 801d7f8:	9306      	str	r3, [sp, #24]
 801d7fa:	4699      	mov	r9, r3
 801d7fc:	461d      	mov	r5, r3
 801d7fe:	220a      	movs	r2, #10
 801d800:	9811      	ldr	r0, [sp, #68]	@ 0x44
 801d802:	7804      	ldrb	r4, [r0, #0]
 801d804:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 801d808:	b2d9      	uxtb	r1, r3
 801d80a:	2909      	cmp	r1, #9
 801d80c:	d92a      	bls.n	801d864 <_strtod_l+0x1b4>
 801d80e:	494f      	ldr	r1, [pc, #316]	@ (801d94c <_strtod_l+0x29c>)
 801d810:	2201      	movs	r2, #1
 801d812:	f000 fe23 	bl	801e45c <strncmp>
 801d816:	b398      	cbz	r0, 801d880 <_strtod_l+0x1d0>
 801d818:	2000      	movs	r0, #0
 801d81a:	4622      	mov	r2, r4
 801d81c:	462b      	mov	r3, r5
 801d81e:	4607      	mov	r7, r0
 801d820:	4601      	mov	r1, r0
 801d822:	2a65      	cmp	r2, #101	@ 0x65
 801d824:	d001      	beq.n	801d82a <_strtod_l+0x17a>
 801d826:	2a45      	cmp	r2, #69	@ 0x45
 801d828:	d118      	bne.n	801d85c <_strtod_l+0x1ac>
 801d82a:	b91b      	cbnz	r3, 801d834 <_strtod_l+0x184>
 801d82c:	9b07      	ldr	r3, [sp, #28]
 801d82e:	4303      	orrs	r3, r0
 801d830:	d095      	beq.n	801d75e <_strtod_l+0xae>
 801d832:	2300      	movs	r3, #0
 801d834:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 801d838:	f108 0201 	add.w	r2, r8, #1
 801d83c:	9211      	str	r2, [sp, #68]	@ 0x44
 801d83e:	f898 2001 	ldrb.w	r2, [r8, #1]
 801d842:	2a2b      	cmp	r2, #43	@ 0x2b
 801d844:	d074      	beq.n	801d930 <_strtod_l+0x280>
 801d846:	2a2d      	cmp	r2, #45	@ 0x2d
 801d848:	d07a      	beq.n	801d940 <_strtod_l+0x290>
 801d84a:	f04f 0e00 	mov.w	lr, #0
 801d84e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 801d852:	2c09      	cmp	r4, #9
 801d854:	f240 8082 	bls.w	801d95c <_strtod_l+0x2ac>
 801d858:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801d85c:	2400      	movs	r4, #0
 801d85e:	e09d      	b.n	801d99c <_strtod_l+0x2ec>
 801d860:	2300      	movs	r3, #0
 801d862:	e7c5      	b.n	801d7f0 <_strtod_l+0x140>
 801d864:	2d08      	cmp	r5, #8
 801d866:	bfc8      	it	gt
 801d868:	9906      	ldrgt	r1, [sp, #24]
 801d86a:	f100 0001 	add.w	r0, r0, #1
 801d86e:	bfca      	itet	gt
 801d870:	fb02 3301 	mlagt	r3, r2, r1, r3
 801d874:	fb02 3909 	mlale	r9, r2, r9, r3
 801d878:	9306      	strgt	r3, [sp, #24]
 801d87a:	3501      	adds	r5, #1
 801d87c:	9011      	str	r0, [sp, #68]	@ 0x44
 801d87e:	e7bf      	b.n	801d800 <_strtod_l+0x150>
 801d880:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d882:	1c5a      	adds	r2, r3, #1
 801d884:	9211      	str	r2, [sp, #68]	@ 0x44
 801d886:	785a      	ldrb	r2, [r3, #1]
 801d888:	b3bd      	cbz	r5, 801d8fa <_strtod_l+0x24a>
 801d88a:	4607      	mov	r7, r0
 801d88c:	462b      	mov	r3, r5
 801d88e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801d892:	2909      	cmp	r1, #9
 801d894:	d912      	bls.n	801d8bc <_strtod_l+0x20c>
 801d896:	2101      	movs	r1, #1
 801d898:	e7c3      	b.n	801d822 <_strtod_l+0x172>
 801d89a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d89c:	1c5a      	adds	r2, r3, #1
 801d89e:	9211      	str	r2, [sp, #68]	@ 0x44
 801d8a0:	785a      	ldrb	r2, [r3, #1]
 801d8a2:	3001      	adds	r0, #1
 801d8a4:	2a30      	cmp	r2, #48	@ 0x30
 801d8a6:	d0f8      	beq.n	801d89a <_strtod_l+0x1ea>
 801d8a8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801d8ac:	2b08      	cmp	r3, #8
 801d8ae:	f200 847a 	bhi.w	801e1a6 <_strtod_l+0xaf6>
 801d8b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d8b4:	930a      	str	r3, [sp, #40]	@ 0x28
 801d8b6:	4607      	mov	r7, r0
 801d8b8:	2000      	movs	r0, #0
 801d8ba:	4603      	mov	r3, r0
 801d8bc:	3a30      	subs	r2, #48	@ 0x30
 801d8be:	f100 0101 	add.w	r1, r0, #1
 801d8c2:	d014      	beq.n	801d8ee <_strtod_l+0x23e>
 801d8c4:	440f      	add	r7, r1
 801d8c6:	469c      	mov	ip, r3
 801d8c8:	f04f 0e0a 	mov.w	lr, #10
 801d8cc:	f10c 0401 	add.w	r4, ip, #1
 801d8d0:	1ae6      	subs	r6, r4, r3
 801d8d2:	42b1      	cmp	r1, r6
 801d8d4:	dc13      	bgt.n	801d8fe <_strtod_l+0x24e>
 801d8d6:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801d8da:	1819      	adds	r1, r3, r0
 801d8dc:	2908      	cmp	r1, #8
 801d8de:	f103 0301 	add.w	r3, r3, #1
 801d8e2:	4403      	add	r3, r0
 801d8e4:	dc19      	bgt.n	801d91a <_strtod_l+0x26a>
 801d8e6:	210a      	movs	r1, #10
 801d8e8:	fb01 2909 	mla	r9, r1, r9, r2
 801d8ec:	2100      	movs	r1, #0
 801d8ee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d8f0:	1c50      	adds	r0, r2, #1
 801d8f2:	9011      	str	r0, [sp, #68]	@ 0x44
 801d8f4:	7852      	ldrb	r2, [r2, #1]
 801d8f6:	4608      	mov	r0, r1
 801d8f8:	e7c9      	b.n	801d88e <_strtod_l+0x1de>
 801d8fa:	4628      	mov	r0, r5
 801d8fc:	e7d2      	b.n	801d8a4 <_strtod_l+0x1f4>
 801d8fe:	f1bc 0f08 	cmp.w	ip, #8
 801d902:	dc03      	bgt.n	801d90c <_strtod_l+0x25c>
 801d904:	fb0e f909 	mul.w	r9, lr, r9
 801d908:	46a4      	mov	ip, r4
 801d90a:	e7df      	b.n	801d8cc <_strtod_l+0x21c>
 801d90c:	2c10      	cmp	r4, #16
 801d90e:	bfde      	ittt	le
 801d910:	9e06      	ldrle	r6, [sp, #24]
 801d912:	fb0e f606 	mulle.w	r6, lr, r6
 801d916:	9606      	strle	r6, [sp, #24]
 801d918:	e7f6      	b.n	801d908 <_strtod_l+0x258>
 801d91a:	290f      	cmp	r1, #15
 801d91c:	bfdf      	itttt	le
 801d91e:	9806      	ldrle	r0, [sp, #24]
 801d920:	210a      	movle	r1, #10
 801d922:	fb01 2200 	mlale	r2, r1, r0, r2
 801d926:	9206      	strle	r2, [sp, #24]
 801d928:	e7e0      	b.n	801d8ec <_strtod_l+0x23c>
 801d92a:	2700      	movs	r7, #0
 801d92c:	2101      	movs	r1, #1
 801d92e:	e77d      	b.n	801d82c <_strtod_l+0x17c>
 801d930:	f04f 0e00 	mov.w	lr, #0
 801d934:	f108 0202 	add.w	r2, r8, #2
 801d938:	9211      	str	r2, [sp, #68]	@ 0x44
 801d93a:	f898 2002 	ldrb.w	r2, [r8, #2]
 801d93e:	e786      	b.n	801d84e <_strtod_l+0x19e>
 801d940:	f04f 0e01 	mov.w	lr, #1
 801d944:	e7f6      	b.n	801d934 <_strtod_l+0x284>
 801d946:	bf00      	nop
 801d948:	08025000 	.word	0x08025000
 801d94c:	08024e64 	.word	0x08024e64
 801d950:	7ff00000 	.word	0x7ff00000
 801d954:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d956:	1c54      	adds	r4, r2, #1
 801d958:	9411      	str	r4, [sp, #68]	@ 0x44
 801d95a:	7852      	ldrb	r2, [r2, #1]
 801d95c:	2a30      	cmp	r2, #48	@ 0x30
 801d95e:	d0f9      	beq.n	801d954 <_strtod_l+0x2a4>
 801d960:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801d964:	2c08      	cmp	r4, #8
 801d966:	f63f af79 	bhi.w	801d85c <_strtod_l+0x1ac>
 801d96a:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 801d96e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d970:	9209      	str	r2, [sp, #36]	@ 0x24
 801d972:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d974:	1c54      	adds	r4, r2, #1
 801d976:	9411      	str	r4, [sp, #68]	@ 0x44
 801d978:	7852      	ldrb	r2, [r2, #1]
 801d97a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 801d97e:	2e09      	cmp	r6, #9
 801d980:	d937      	bls.n	801d9f2 <_strtod_l+0x342>
 801d982:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801d984:	1ba4      	subs	r4, r4, r6
 801d986:	2c08      	cmp	r4, #8
 801d988:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 801d98c:	dc02      	bgt.n	801d994 <_strtod_l+0x2e4>
 801d98e:	4564      	cmp	r4, ip
 801d990:	bfa8      	it	ge
 801d992:	4664      	movge	r4, ip
 801d994:	f1be 0f00 	cmp.w	lr, #0
 801d998:	d000      	beq.n	801d99c <_strtod_l+0x2ec>
 801d99a:	4264      	negs	r4, r4
 801d99c:	2b00      	cmp	r3, #0
 801d99e:	d14d      	bne.n	801da3c <_strtod_l+0x38c>
 801d9a0:	9b07      	ldr	r3, [sp, #28]
 801d9a2:	4318      	orrs	r0, r3
 801d9a4:	f47f aebf 	bne.w	801d726 <_strtod_l+0x76>
 801d9a8:	2900      	cmp	r1, #0
 801d9aa:	f47f aed8 	bne.w	801d75e <_strtod_l+0xae>
 801d9ae:	2a69      	cmp	r2, #105	@ 0x69
 801d9b0:	d027      	beq.n	801da02 <_strtod_l+0x352>
 801d9b2:	dc24      	bgt.n	801d9fe <_strtod_l+0x34e>
 801d9b4:	2a49      	cmp	r2, #73	@ 0x49
 801d9b6:	d024      	beq.n	801da02 <_strtod_l+0x352>
 801d9b8:	2a4e      	cmp	r2, #78	@ 0x4e
 801d9ba:	f47f aed0 	bne.w	801d75e <_strtod_l+0xae>
 801d9be:	4997      	ldr	r1, [pc, #604]	@ (801dc1c <_strtod_l+0x56c>)
 801d9c0:	a811      	add	r0, sp, #68	@ 0x44
 801d9c2:	f001 fef7 	bl	801f7b4 <__match>
 801d9c6:	2800      	cmp	r0, #0
 801d9c8:	f43f aec9 	beq.w	801d75e <_strtod_l+0xae>
 801d9cc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d9ce:	781b      	ldrb	r3, [r3, #0]
 801d9d0:	2b28      	cmp	r3, #40	@ 0x28
 801d9d2:	d12d      	bne.n	801da30 <_strtod_l+0x380>
 801d9d4:	4992      	ldr	r1, [pc, #584]	@ (801dc20 <_strtod_l+0x570>)
 801d9d6:	aa14      	add	r2, sp, #80	@ 0x50
 801d9d8:	a811      	add	r0, sp, #68	@ 0x44
 801d9da:	f001 feff 	bl	801f7dc <__hexnan>
 801d9de:	2805      	cmp	r0, #5
 801d9e0:	d126      	bne.n	801da30 <_strtod_l+0x380>
 801d9e2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801d9e4:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 801d9e8:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801d9ec:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801d9f0:	e699      	b.n	801d726 <_strtod_l+0x76>
 801d9f2:	240a      	movs	r4, #10
 801d9f4:	fb04 2c0c 	mla	ip, r4, ip, r2
 801d9f8:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 801d9fc:	e7b9      	b.n	801d972 <_strtod_l+0x2c2>
 801d9fe:	2a6e      	cmp	r2, #110	@ 0x6e
 801da00:	e7db      	b.n	801d9ba <_strtod_l+0x30a>
 801da02:	4988      	ldr	r1, [pc, #544]	@ (801dc24 <_strtod_l+0x574>)
 801da04:	a811      	add	r0, sp, #68	@ 0x44
 801da06:	f001 fed5 	bl	801f7b4 <__match>
 801da0a:	2800      	cmp	r0, #0
 801da0c:	f43f aea7 	beq.w	801d75e <_strtod_l+0xae>
 801da10:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801da12:	4985      	ldr	r1, [pc, #532]	@ (801dc28 <_strtod_l+0x578>)
 801da14:	3b01      	subs	r3, #1
 801da16:	a811      	add	r0, sp, #68	@ 0x44
 801da18:	9311      	str	r3, [sp, #68]	@ 0x44
 801da1a:	f001 fecb 	bl	801f7b4 <__match>
 801da1e:	b910      	cbnz	r0, 801da26 <_strtod_l+0x376>
 801da20:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801da22:	3301      	adds	r3, #1
 801da24:	9311      	str	r3, [sp, #68]	@ 0x44
 801da26:	f8df b214 	ldr.w	fp, [pc, #532]	@ 801dc3c <_strtod_l+0x58c>
 801da2a:	f04f 0a00 	mov.w	sl, #0
 801da2e:	e67a      	b.n	801d726 <_strtod_l+0x76>
 801da30:	487e      	ldr	r0, [pc, #504]	@ (801dc2c <_strtod_l+0x57c>)
 801da32:	f000 fdd9 	bl	801e5e8 <nan>
 801da36:	ec5b ab10 	vmov	sl, fp, d0
 801da3a:	e674      	b.n	801d726 <_strtod_l+0x76>
 801da3c:	ee07 9a90 	vmov	s15, r9
 801da40:	1be2      	subs	r2, r4, r7
 801da42:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801da46:	2d00      	cmp	r5, #0
 801da48:	bf08      	it	eq
 801da4a:	461d      	moveq	r5, r3
 801da4c:	2b10      	cmp	r3, #16
 801da4e:	9209      	str	r2, [sp, #36]	@ 0x24
 801da50:	461a      	mov	r2, r3
 801da52:	bfa8      	it	ge
 801da54:	2210      	movge	r2, #16
 801da56:	2b09      	cmp	r3, #9
 801da58:	ec5b ab17 	vmov	sl, fp, d7
 801da5c:	dc15      	bgt.n	801da8a <_strtod_l+0x3da>
 801da5e:	1be1      	subs	r1, r4, r7
 801da60:	2900      	cmp	r1, #0
 801da62:	f43f ae60 	beq.w	801d726 <_strtod_l+0x76>
 801da66:	eba4 0107 	sub.w	r1, r4, r7
 801da6a:	dd72      	ble.n	801db52 <_strtod_l+0x4a2>
 801da6c:	2916      	cmp	r1, #22
 801da6e:	dc59      	bgt.n	801db24 <_strtod_l+0x474>
 801da70:	4b6f      	ldr	r3, [pc, #444]	@ (801dc30 <_strtod_l+0x580>)
 801da72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801da74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801da78:	ed93 7b00 	vldr	d7, [r3]
 801da7c:	ec4b ab16 	vmov	d6, sl, fp
 801da80:	ee27 7b06 	vmul.f64	d7, d7, d6
 801da84:	ec5b ab17 	vmov	sl, fp, d7
 801da88:	e64d      	b.n	801d726 <_strtod_l+0x76>
 801da8a:	4969      	ldr	r1, [pc, #420]	@ (801dc30 <_strtod_l+0x580>)
 801da8c:	eddd 6a06 	vldr	s13, [sp, #24]
 801da90:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801da94:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 801da98:	2b0f      	cmp	r3, #15
 801da9a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 801da9e:	eea7 6b05 	vfma.f64	d6, d7, d5
 801daa2:	ec5b ab16 	vmov	sl, fp, d6
 801daa6:	ddda      	ble.n	801da5e <_strtod_l+0x3ae>
 801daa8:	1a9a      	subs	r2, r3, r2
 801daaa:	1be1      	subs	r1, r4, r7
 801daac:	440a      	add	r2, r1
 801daae:	2a00      	cmp	r2, #0
 801dab0:	f340 8094 	ble.w	801dbdc <_strtod_l+0x52c>
 801dab4:	f012 000f 	ands.w	r0, r2, #15
 801dab8:	d00a      	beq.n	801dad0 <_strtod_l+0x420>
 801daba:	495d      	ldr	r1, [pc, #372]	@ (801dc30 <_strtod_l+0x580>)
 801dabc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801dac0:	ed91 7b00 	vldr	d7, [r1]
 801dac4:	ec4b ab16 	vmov	d6, sl, fp
 801dac8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801dacc:	ec5b ab17 	vmov	sl, fp, d7
 801dad0:	f032 020f 	bics.w	r2, r2, #15
 801dad4:	d073      	beq.n	801dbbe <_strtod_l+0x50e>
 801dad6:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 801dada:	dd47      	ble.n	801db6c <_strtod_l+0x4bc>
 801dadc:	2400      	movs	r4, #0
 801dade:	4625      	mov	r5, r4
 801dae0:	9407      	str	r4, [sp, #28]
 801dae2:	4626      	mov	r6, r4
 801dae4:	9a05      	ldr	r2, [sp, #20]
 801dae6:	f8df b154 	ldr.w	fp, [pc, #340]	@ 801dc3c <_strtod_l+0x58c>
 801daea:	2322      	movs	r3, #34	@ 0x22
 801daec:	6013      	str	r3, [r2, #0]
 801daee:	f04f 0a00 	mov.w	sl, #0
 801daf2:	9b07      	ldr	r3, [sp, #28]
 801daf4:	2b00      	cmp	r3, #0
 801daf6:	f43f ae16 	beq.w	801d726 <_strtod_l+0x76>
 801dafa:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801dafc:	9805      	ldr	r0, [sp, #20]
 801dafe:	f002 fb55 	bl	80201ac <_Bfree>
 801db02:	9805      	ldr	r0, [sp, #20]
 801db04:	4631      	mov	r1, r6
 801db06:	f002 fb51 	bl	80201ac <_Bfree>
 801db0a:	9805      	ldr	r0, [sp, #20]
 801db0c:	4629      	mov	r1, r5
 801db0e:	f002 fb4d 	bl	80201ac <_Bfree>
 801db12:	9907      	ldr	r1, [sp, #28]
 801db14:	9805      	ldr	r0, [sp, #20]
 801db16:	f002 fb49 	bl	80201ac <_Bfree>
 801db1a:	9805      	ldr	r0, [sp, #20]
 801db1c:	4621      	mov	r1, r4
 801db1e:	f002 fb45 	bl	80201ac <_Bfree>
 801db22:	e600      	b.n	801d726 <_strtod_l+0x76>
 801db24:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 801db28:	1be0      	subs	r0, r4, r7
 801db2a:	4281      	cmp	r1, r0
 801db2c:	dbbc      	blt.n	801daa8 <_strtod_l+0x3f8>
 801db2e:	4a40      	ldr	r2, [pc, #256]	@ (801dc30 <_strtod_l+0x580>)
 801db30:	f1c3 030f 	rsb	r3, r3, #15
 801db34:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801db38:	ed91 7b00 	vldr	d7, [r1]
 801db3c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801db3e:	ec4b ab16 	vmov	d6, sl, fp
 801db42:	1acb      	subs	r3, r1, r3
 801db44:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801db48:	ee27 7b06 	vmul.f64	d7, d7, d6
 801db4c:	ed92 6b00 	vldr	d6, [r2]
 801db50:	e796      	b.n	801da80 <_strtod_l+0x3d0>
 801db52:	3116      	adds	r1, #22
 801db54:	dba8      	blt.n	801daa8 <_strtod_l+0x3f8>
 801db56:	4b36      	ldr	r3, [pc, #216]	@ (801dc30 <_strtod_l+0x580>)
 801db58:	1b3c      	subs	r4, r7, r4
 801db5a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801db5e:	ed94 7b00 	vldr	d7, [r4]
 801db62:	ec4b ab16 	vmov	d6, sl, fp
 801db66:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801db6a:	e78b      	b.n	801da84 <_strtod_l+0x3d4>
 801db6c:	2000      	movs	r0, #0
 801db6e:	ec4b ab17 	vmov	d7, sl, fp
 801db72:	4e30      	ldr	r6, [pc, #192]	@ (801dc34 <_strtod_l+0x584>)
 801db74:	1112      	asrs	r2, r2, #4
 801db76:	4601      	mov	r1, r0
 801db78:	2a01      	cmp	r2, #1
 801db7a:	dc23      	bgt.n	801dbc4 <_strtod_l+0x514>
 801db7c:	b108      	cbz	r0, 801db82 <_strtod_l+0x4d2>
 801db7e:	ec5b ab17 	vmov	sl, fp, d7
 801db82:	4a2c      	ldr	r2, [pc, #176]	@ (801dc34 <_strtod_l+0x584>)
 801db84:	482c      	ldr	r0, [pc, #176]	@ (801dc38 <_strtod_l+0x588>)
 801db86:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801db8a:	ed92 7b00 	vldr	d7, [r2]
 801db8e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801db92:	ec4b ab16 	vmov	d6, sl, fp
 801db96:	4a29      	ldr	r2, [pc, #164]	@ (801dc3c <_strtod_l+0x58c>)
 801db98:	ee27 7b06 	vmul.f64	d7, d7, d6
 801db9c:	ee17 1a90 	vmov	r1, s15
 801dba0:	400a      	ands	r2, r1
 801dba2:	4282      	cmp	r2, r0
 801dba4:	ec5b ab17 	vmov	sl, fp, d7
 801dba8:	d898      	bhi.n	801dadc <_strtod_l+0x42c>
 801dbaa:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 801dbae:	4282      	cmp	r2, r0
 801dbb0:	bf86      	itte	hi
 801dbb2:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 801dc40 <_strtod_l+0x590>
 801dbb6:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 801dbba:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 801dbbe:	2200      	movs	r2, #0
 801dbc0:	9206      	str	r2, [sp, #24]
 801dbc2:	e076      	b.n	801dcb2 <_strtod_l+0x602>
 801dbc4:	f012 0f01 	tst.w	r2, #1
 801dbc8:	d004      	beq.n	801dbd4 <_strtod_l+0x524>
 801dbca:	ed96 6b00 	vldr	d6, [r6]
 801dbce:	2001      	movs	r0, #1
 801dbd0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801dbd4:	3101      	adds	r1, #1
 801dbd6:	1052      	asrs	r2, r2, #1
 801dbd8:	3608      	adds	r6, #8
 801dbda:	e7cd      	b.n	801db78 <_strtod_l+0x4c8>
 801dbdc:	d0ef      	beq.n	801dbbe <_strtod_l+0x50e>
 801dbde:	4252      	negs	r2, r2
 801dbe0:	f012 000f 	ands.w	r0, r2, #15
 801dbe4:	d00a      	beq.n	801dbfc <_strtod_l+0x54c>
 801dbe6:	4912      	ldr	r1, [pc, #72]	@ (801dc30 <_strtod_l+0x580>)
 801dbe8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801dbec:	ed91 7b00 	vldr	d7, [r1]
 801dbf0:	ec4b ab16 	vmov	d6, sl, fp
 801dbf4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801dbf8:	ec5b ab17 	vmov	sl, fp, d7
 801dbfc:	1112      	asrs	r2, r2, #4
 801dbfe:	d0de      	beq.n	801dbbe <_strtod_l+0x50e>
 801dc00:	2a1f      	cmp	r2, #31
 801dc02:	dd1f      	ble.n	801dc44 <_strtod_l+0x594>
 801dc04:	2400      	movs	r4, #0
 801dc06:	4625      	mov	r5, r4
 801dc08:	9407      	str	r4, [sp, #28]
 801dc0a:	4626      	mov	r6, r4
 801dc0c:	9a05      	ldr	r2, [sp, #20]
 801dc0e:	2322      	movs	r3, #34	@ 0x22
 801dc10:	f04f 0a00 	mov.w	sl, #0
 801dc14:	f04f 0b00 	mov.w	fp, #0
 801dc18:	6013      	str	r3, [r2, #0]
 801dc1a:	e76a      	b.n	801daf2 <_strtod_l+0x442>
 801dc1c:	08024dc9 	.word	0x08024dc9
 801dc20:	08024fec 	.word	0x08024fec
 801dc24:	08024dc1 	.word	0x08024dc1
 801dc28:	08024ead 	.word	0x08024ead
 801dc2c:	08024ea9 	.word	0x08024ea9
 801dc30:	08025178 	.word	0x08025178
 801dc34:	08025150 	.word	0x08025150
 801dc38:	7ca00000 	.word	0x7ca00000
 801dc3c:	7ff00000 	.word	0x7ff00000
 801dc40:	7fefffff 	.word	0x7fefffff
 801dc44:	f012 0110 	ands.w	r1, r2, #16
 801dc48:	bf18      	it	ne
 801dc4a:	216a      	movne	r1, #106	@ 0x6a
 801dc4c:	9106      	str	r1, [sp, #24]
 801dc4e:	ec4b ab17 	vmov	d7, sl, fp
 801dc52:	49af      	ldr	r1, [pc, #700]	@ (801df10 <_strtod_l+0x860>)
 801dc54:	2000      	movs	r0, #0
 801dc56:	07d6      	lsls	r6, r2, #31
 801dc58:	d504      	bpl.n	801dc64 <_strtod_l+0x5b4>
 801dc5a:	ed91 6b00 	vldr	d6, [r1]
 801dc5e:	2001      	movs	r0, #1
 801dc60:	ee27 7b06 	vmul.f64	d7, d7, d6
 801dc64:	1052      	asrs	r2, r2, #1
 801dc66:	f101 0108 	add.w	r1, r1, #8
 801dc6a:	d1f4      	bne.n	801dc56 <_strtod_l+0x5a6>
 801dc6c:	b108      	cbz	r0, 801dc72 <_strtod_l+0x5c2>
 801dc6e:	ec5b ab17 	vmov	sl, fp, d7
 801dc72:	9a06      	ldr	r2, [sp, #24]
 801dc74:	b1b2      	cbz	r2, 801dca4 <_strtod_l+0x5f4>
 801dc76:	f3cb 510a 	ubfx	r1, fp, #20, #11
 801dc7a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 801dc7e:	2a00      	cmp	r2, #0
 801dc80:	4658      	mov	r0, fp
 801dc82:	dd0f      	ble.n	801dca4 <_strtod_l+0x5f4>
 801dc84:	2a1f      	cmp	r2, #31
 801dc86:	dd55      	ble.n	801dd34 <_strtod_l+0x684>
 801dc88:	2a34      	cmp	r2, #52	@ 0x34
 801dc8a:	bfde      	ittt	le
 801dc8c:	f04f 32ff 	movle.w	r2, #4294967295	@ 0xffffffff
 801dc90:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 801dc94:	408a      	lslle	r2, r1
 801dc96:	f04f 0a00 	mov.w	sl, #0
 801dc9a:	bfcc      	ite	gt
 801dc9c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801dca0:	ea02 0b00 	andle.w	fp, r2, r0
 801dca4:	ec4b ab17 	vmov	d7, sl, fp
 801dca8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801dcac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dcb0:	d0a8      	beq.n	801dc04 <_strtod_l+0x554>
 801dcb2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801dcb4:	9805      	ldr	r0, [sp, #20]
 801dcb6:	f8cd 9000 	str.w	r9, [sp]
 801dcba:	462a      	mov	r2, r5
 801dcbc:	f002 fade 	bl	802027c <__s2b>
 801dcc0:	9007      	str	r0, [sp, #28]
 801dcc2:	2800      	cmp	r0, #0
 801dcc4:	f43f af0a 	beq.w	801dadc <_strtod_l+0x42c>
 801dcc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dcca:	1b3f      	subs	r7, r7, r4
 801dccc:	2b00      	cmp	r3, #0
 801dcce:	bfb4      	ite	lt
 801dcd0:	463b      	movlt	r3, r7
 801dcd2:	2300      	movge	r3, #0
 801dcd4:	930a      	str	r3, [sp, #40]	@ 0x28
 801dcd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dcd8:	ed9f bb89 	vldr	d11, [pc, #548]	@ 801df00 <_strtod_l+0x850>
 801dcdc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801dce0:	2400      	movs	r4, #0
 801dce2:	930d      	str	r3, [sp, #52]	@ 0x34
 801dce4:	4625      	mov	r5, r4
 801dce6:	9b07      	ldr	r3, [sp, #28]
 801dce8:	9805      	ldr	r0, [sp, #20]
 801dcea:	6859      	ldr	r1, [r3, #4]
 801dcec:	f002 fa1e 	bl	802012c <_Balloc>
 801dcf0:	4606      	mov	r6, r0
 801dcf2:	2800      	cmp	r0, #0
 801dcf4:	f43f aef6 	beq.w	801dae4 <_strtod_l+0x434>
 801dcf8:	9b07      	ldr	r3, [sp, #28]
 801dcfa:	691a      	ldr	r2, [r3, #16]
 801dcfc:	ec4b ab19 	vmov	d9, sl, fp
 801dd00:	3202      	adds	r2, #2
 801dd02:	f103 010c 	add.w	r1, r3, #12
 801dd06:	0092      	lsls	r2, r2, #2
 801dd08:	300c      	adds	r0, #12
 801dd0a:	f000 fc5f 	bl	801e5cc <memcpy>
 801dd0e:	eeb0 0b49 	vmov.f64	d0, d9
 801dd12:	9805      	ldr	r0, [sp, #20]
 801dd14:	aa14      	add	r2, sp, #80	@ 0x50
 801dd16:	a913      	add	r1, sp, #76	@ 0x4c
 801dd18:	f002 fde4 	bl	80208e4 <__d2b>
 801dd1c:	9012      	str	r0, [sp, #72]	@ 0x48
 801dd1e:	2800      	cmp	r0, #0
 801dd20:	f43f aee0 	beq.w	801dae4 <_strtod_l+0x434>
 801dd24:	9805      	ldr	r0, [sp, #20]
 801dd26:	2101      	movs	r1, #1
 801dd28:	f002 fb3e 	bl	80203a8 <__i2b>
 801dd2c:	4605      	mov	r5, r0
 801dd2e:	b940      	cbnz	r0, 801dd42 <_strtod_l+0x692>
 801dd30:	2500      	movs	r5, #0
 801dd32:	e6d7      	b.n	801dae4 <_strtod_l+0x434>
 801dd34:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801dd38:	fa01 f202 	lsl.w	r2, r1, r2
 801dd3c:	ea02 0a0a 	and.w	sl, r2, sl
 801dd40:	e7b0      	b.n	801dca4 <_strtod_l+0x5f4>
 801dd42:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 801dd44:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801dd46:	2f00      	cmp	r7, #0
 801dd48:	bfab      	itete	ge
 801dd4a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 801dd4c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 801dd4e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801dd52:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 801dd56:	bfac      	ite	ge
 801dd58:	eb07 0903 	addge.w	r9, r7, r3
 801dd5c:	eba3 0807 	sublt.w	r8, r3, r7
 801dd60:	9b06      	ldr	r3, [sp, #24]
 801dd62:	1aff      	subs	r7, r7, r3
 801dd64:	4417      	add	r7, r2
 801dd66:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 801dd6a:	4a6a      	ldr	r2, [pc, #424]	@ (801df14 <_strtod_l+0x864>)
 801dd6c:	3f01      	subs	r7, #1
 801dd6e:	4297      	cmp	r7, r2
 801dd70:	da51      	bge.n	801de16 <_strtod_l+0x766>
 801dd72:	1bd1      	subs	r1, r2, r7
 801dd74:	291f      	cmp	r1, #31
 801dd76:	eba3 0301 	sub.w	r3, r3, r1
 801dd7a:	f04f 0201 	mov.w	r2, #1
 801dd7e:	dc3e      	bgt.n	801ddfe <_strtod_l+0x74e>
 801dd80:	408a      	lsls	r2, r1
 801dd82:	920c      	str	r2, [sp, #48]	@ 0x30
 801dd84:	2200      	movs	r2, #0
 801dd86:	920b      	str	r2, [sp, #44]	@ 0x2c
 801dd88:	eb09 0703 	add.w	r7, r9, r3
 801dd8c:	4498      	add	r8, r3
 801dd8e:	9b06      	ldr	r3, [sp, #24]
 801dd90:	45b9      	cmp	r9, r7
 801dd92:	4498      	add	r8, r3
 801dd94:	464b      	mov	r3, r9
 801dd96:	bfa8      	it	ge
 801dd98:	463b      	movge	r3, r7
 801dd9a:	4543      	cmp	r3, r8
 801dd9c:	bfa8      	it	ge
 801dd9e:	4643      	movge	r3, r8
 801dda0:	2b00      	cmp	r3, #0
 801dda2:	bfc2      	ittt	gt
 801dda4:	1aff      	subgt	r7, r7, r3
 801dda6:	eba8 0803 	subgt.w	r8, r8, r3
 801ddaa:	eba9 0903 	subgt.w	r9, r9, r3
 801ddae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ddb0:	2b00      	cmp	r3, #0
 801ddb2:	dd16      	ble.n	801dde2 <_strtod_l+0x732>
 801ddb4:	4629      	mov	r1, r5
 801ddb6:	9805      	ldr	r0, [sp, #20]
 801ddb8:	461a      	mov	r2, r3
 801ddba:	f002 fbad 	bl	8020518 <__pow5mult>
 801ddbe:	4605      	mov	r5, r0
 801ddc0:	2800      	cmp	r0, #0
 801ddc2:	d0b5      	beq.n	801dd30 <_strtod_l+0x680>
 801ddc4:	4601      	mov	r1, r0
 801ddc6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801ddc8:	9805      	ldr	r0, [sp, #20]
 801ddca:	f002 fb03 	bl	80203d4 <__multiply>
 801ddce:	900f      	str	r0, [sp, #60]	@ 0x3c
 801ddd0:	2800      	cmp	r0, #0
 801ddd2:	f43f ae87 	beq.w	801dae4 <_strtod_l+0x434>
 801ddd6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801ddd8:	9805      	ldr	r0, [sp, #20]
 801ddda:	f002 f9e7 	bl	80201ac <_Bfree>
 801ddde:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801dde0:	9312      	str	r3, [sp, #72]	@ 0x48
 801dde2:	2f00      	cmp	r7, #0
 801dde4:	dc1b      	bgt.n	801de1e <_strtod_l+0x76e>
 801dde6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dde8:	2b00      	cmp	r3, #0
 801ddea:	dd21      	ble.n	801de30 <_strtod_l+0x780>
 801ddec:	4631      	mov	r1, r6
 801ddee:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801ddf0:	9805      	ldr	r0, [sp, #20]
 801ddf2:	f002 fb91 	bl	8020518 <__pow5mult>
 801ddf6:	4606      	mov	r6, r0
 801ddf8:	b9d0      	cbnz	r0, 801de30 <_strtod_l+0x780>
 801ddfa:	2600      	movs	r6, #0
 801ddfc:	e672      	b.n	801dae4 <_strtod_l+0x434>
 801ddfe:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 801de02:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 801de06:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 801de0a:	37e2      	adds	r7, #226	@ 0xe2
 801de0c:	fa02 f107 	lsl.w	r1, r2, r7
 801de10:	910b      	str	r1, [sp, #44]	@ 0x2c
 801de12:	920c      	str	r2, [sp, #48]	@ 0x30
 801de14:	e7b8      	b.n	801dd88 <_strtod_l+0x6d8>
 801de16:	2200      	movs	r2, #0
 801de18:	920b      	str	r2, [sp, #44]	@ 0x2c
 801de1a:	2201      	movs	r2, #1
 801de1c:	e7f9      	b.n	801de12 <_strtod_l+0x762>
 801de1e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801de20:	9805      	ldr	r0, [sp, #20]
 801de22:	463a      	mov	r2, r7
 801de24:	f002 fbd2 	bl	80205cc <__lshift>
 801de28:	9012      	str	r0, [sp, #72]	@ 0x48
 801de2a:	2800      	cmp	r0, #0
 801de2c:	d1db      	bne.n	801dde6 <_strtod_l+0x736>
 801de2e:	e659      	b.n	801dae4 <_strtod_l+0x434>
 801de30:	f1b8 0f00 	cmp.w	r8, #0
 801de34:	dd07      	ble.n	801de46 <_strtod_l+0x796>
 801de36:	4631      	mov	r1, r6
 801de38:	9805      	ldr	r0, [sp, #20]
 801de3a:	4642      	mov	r2, r8
 801de3c:	f002 fbc6 	bl	80205cc <__lshift>
 801de40:	4606      	mov	r6, r0
 801de42:	2800      	cmp	r0, #0
 801de44:	d0d9      	beq.n	801ddfa <_strtod_l+0x74a>
 801de46:	f1b9 0f00 	cmp.w	r9, #0
 801de4a:	dd08      	ble.n	801de5e <_strtod_l+0x7ae>
 801de4c:	4629      	mov	r1, r5
 801de4e:	9805      	ldr	r0, [sp, #20]
 801de50:	464a      	mov	r2, r9
 801de52:	f002 fbbb 	bl	80205cc <__lshift>
 801de56:	4605      	mov	r5, r0
 801de58:	2800      	cmp	r0, #0
 801de5a:	f43f ae43 	beq.w	801dae4 <_strtod_l+0x434>
 801de5e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801de60:	9805      	ldr	r0, [sp, #20]
 801de62:	4632      	mov	r2, r6
 801de64:	f002 fc3a 	bl	80206dc <__mdiff>
 801de68:	4604      	mov	r4, r0
 801de6a:	2800      	cmp	r0, #0
 801de6c:	f43f ae3a 	beq.w	801dae4 <_strtod_l+0x434>
 801de70:	2300      	movs	r3, #0
 801de72:	f8d0 800c 	ldr.w	r8, [r0, #12]
 801de76:	60c3      	str	r3, [r0, #12]
 801de78:	4629      	mov	r1, r5
 801de7a:	f002 fc13 	bl	80206a4 <__mcmp>
 801de7e:	2800      	cmp	r0, #0
 801de80:	da4c      	bge.n	801df1c <_strtod_l+0x86c>
 801de82:	ea58 080a 	orrs.w	r8, r8, sl
 801de86:	d172      	bne.n	801df6e <_strtod_l+0x8be>
 801de88:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801de8c:	2b00      	cmp	r3, #0
 801de8e:	d16e      	bne.n	801df6e <_strtod_l+0x8be>
 801de90:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801de94:	0d1b      	lsrs	r3, r3, #20
 801de96:	051b      	lsls	r3, r3, #20
 801de98:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801de9c:	d967      	bls.n	801df6e <_strtod_l+0x8be>
 801de9e:	6963      	ldr	r3, [r4, #20]
 801dea0:	b913      	cbnz	r3, 801dea8 <_strtod_l+0x7f8>
 801dea2:	6923      	ldr	r3, [r4, #16]
 801dea4:	2b01      	cmp	r3, #1
 801dea6:	dd62      	ble.n	801df6e <_strtod_l+0x8be>
 801dea8:	4621      	mov	r1, r4
 801deaa:	2201      	movs	r2, #1
 801deac:	9805      	ldr	r0, [sp, #20]
 801deae:	f002 fb8d 	bl	80205cc <__lshift>
 801deb2:	4629      	mov	r1, r5
 801deb4:	4604      	mov	r4, r0
 801deb6:	f002 fbf5 	bl	80206a4 <__mcmp>
 801deba:	2800      	cmp	r0, #0
 801debc:	dd57      	ble.n	801df6e <_strtod_l+0x8be>
 801debe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801dec2:	9a06      	ldr	r2, [sp, #24]
 801dec4:	0d1b      	lsrs	r3, r3, #20
 801dec6:	051b      	lsls	r3, r3, #20
 801dec8:	2a00      	cmp	r2, #0
 801deca:	d06e      	beq.n	801dfaa <_strtod_l+0x8fa>
 801decc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801ded0:	d86b      	bhi.n	801dfaa <_strtod_l+0x8fa>
 801ded2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801ded6:	f67f ae99 	bls.w	801dc0c <_strtod_l+0x55c>
 801deda:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 801df08 <_strtod_l+0x858>
 801dede:	ec4b ab16 	vmov	d6, sl, fp
 801dee2:	4b0d      	ldr	r3, [pc, #52]	@ (801df18 <_strtod_l+0x868>)
 801dee4:	ee26 7b07 	vmul.f64	d7, d6, d7
 801dee8:	ee17 2a90 	vmov	r2, s15
 801deec:	4013      	ands	r3, r2
 801deee:	ec5b ab17 	vmov	sl, fp, d7
 801def2:	2b00      	cmp	r3, #0
 801def4:	f47f ae01 	bne.w	801dafa <_strtod_l+0x44a>
 801def8:	9a05      	ldr	r2, [sp, #20]
 801defa:	2322      	movs	r3, #34	@ 0x22
 801defc:	6013      	str	r3, [r2, #0]
 801defe:	e5fc      	b.n	801dafa <_strtod_l+0x44a>
 801df00:	ffc00000 	.word	0xffc00000
 801df04:	41dfffff 	.word	0x41dfffff
 801df08:	00000000 	.word	0x00000000
 801df0c:	39500000 	.word	0x39500000
 801df10:	08025018 	.word	0x08025018
 801df14:	fffffc02 	.word	0xfffffc02
 801df18:	7ff00000 	.word	0x7ff00000
 801df1c:	46d9      	mov	r9, fp
 801df1e:	d15d      	bne.n	801dfdc <_strtod_l+0x92c>
 801df20:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801df24:	f1b8 0f00 	cmp.w	r8, #0
 801df28:	d02a      	beq.n	801df80 <_strtod_l+0x8d0>
 801df2a:	4aa9      	ldr	r2, [pc, #676]	@ (801e1d0 <_strtod_l+0xb20>)
 801df2c:	4293      	cmp	r3, r2
 801df2e:	d12a      	bne.n	801df86 <_strtod_l+0x8d6>
 801df30:	9b06      	ldr	r3, [sp, #24]
 801df32:	4652      	mov	r2, sl
 801df34:	b1fb      	cbz	r3, 801df76 <_strtod_l+0x8c6>
 801df36:	4ba7      	ldr	r3, [pc, #668]	@ (801e1d4 <_strtod_l+0xb24>)
 801df38:	ea0b 0303 	and.w	r3, fp, r3
 801df3c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801df40:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801df44:	d81a      	bhi.n	801df7c <_strtod_l+0x8cc>
 801df46:	0d1b      	lsrs	r3, r3, #20
 801df48:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801df4c:	fa01 f303 	lsl.w	r3, r1, r3
 801df50:	429a      	cmp	r2, r3
 801df52:	d118      	bne.n	801df86 <_strtod_l+0x8d6>
 801df54:	4ba0      	ldr	r3, [pc, #640]	@ (801e1d8 <_strtod_l+0xb28>)
 801df56:	4599      	cmp	r9, r3
 801df58:	d102      	bne.n	801df60 <_strtod_l+0x8b0>
 801df5a:	3201      	adds	r2, #1
 801df5c:	f43f adc2 	beq.w	801dae4 <_strtod_l+0x434>
 801df60:	4b9c      	ldr	r3, [pc, #624]	@ (801e1d4 <_strtod_l+0xb24>)
 801df62:	ea09 0303 	and.w	r3, r9, r3
 801df66:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 801df6a:	f04f 0a00 	mov.w	sl, #0
 801df6e:	9b06      	ldr	r3, [sp, #24]
 801df70:	2b00      	cmp	r3, #0
 801df72:	d1b2      	bne.n	801deda <_strtod_l+0x82a>
 801df74:	e5c1      	b.n	801dafa <_strtod_l+0x44a>
 801df76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801df7a:	e7e9      	b.n	801df50 <_strtod_l+0x8a0>
 801df7c:	460b      	mov	r3, r1
 801df7e:	e7e7      	b.n	801df50 <_strtod_l+0x8a0>
 801df80:	ea53 030a 	orrs.w	r3, r3, sl
 801df84:	d09b      	beq.n	801debe <_strtod_l+0x80e>
 801df86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801df88:	b1c3      	cbz	r3, 801dfbc <_strtod_l+0x90c>
 801df8a:	ea13 0f09 	tst.w	r3, r9
 801df8e:	d0ee      	beq.n	801df6e <_strtod_l+0x8be>
 801df90:	9a06      	ldr	r2, [sp, #24]
 801df92:	4650      	mov	r0, sl
 801df94:	4659      	mov	r1, fp
 801df96:	f1b8 0f00 	cmp.w	r8, #0
 801df9a:	d013      	beq.n	801dfc4 <_strtod_l+0x914>
 801df9c:	f7ff fb6e 	bl	801d67c <sulp>
 801dfa0:	ee39 7b00 	vadd.f64	d7, d9, d0
 801dfa4:	ec5b ab17 	vmov	sl, fp, d7
 801dfa8:	e7e1      	b.n	801df6e <_strtod_l+0x8be>
 801dfaa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801dfae:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801dfb2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801dfb6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801dfba:	e7d8      	b.n	801df6e <_strtod_l+0x8be>
 801dfbc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801dfbe:	ea13 0f0a 	tst.w	r3, sl
 801dfc2:	e7e4      	b.n	801df8e <_strtod_l+0x8de>
 801dfc4:	f7ff fb5a 	bl	801d67c <sulp>
 801dfc8:	ee39 0b40 	vsub.f64	d0, d9, d0
 801dfcc:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801dfd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dfd4:	ec5b ab10 	vmov	sl, fp, d0
 801dfd8:	d1c9      	bne.n	801df6e <_strtod_l+0x8be>
 801dfda:	e617      	b.n	801dc0c <_strtod_l+0x55c>
 801dfdc:	4629      	mov	r1, r5
 801dfde:	4620      	mov	r0, r4
 801dfe0:	f002 fcd8 	bl	8020994 <__ratio>
 801dfe4:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 801dfe8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801dfec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dff0:	d85d      	bhi.n	801e0ae <_strtod_l+0x9fe>
 801dff2:	f1b8 0f00 	cmp.w	r8, #0
 801dff6:	d164      	bne.n	801e0c2 <_strtod_l+0xa12>
 801dff8:	f1ba 0f00 	cmp.w	sl, #0
 801dffc:	d14b      	bne.n	801e096 <_strtod_l+0x9e6>
 801dffe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801e002:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801e006:	2b00      	cmp	r3, #0
 801e008:	d160      	bne.n	801e0cc <_strtod_l+0xa1c>
 801e00a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801e00e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801e012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e016:	d401      	bmi.n	801e01c <_strtod_l+0x96c>
 801e018:	ee20 8b08 	vmul.f64	d8, d0, d8
 801e01c:	eeb1 ab48 	vneg.f64	d10, d8
 801e020:	486c      	ldr	r0, [pc, #432]	@ (801e1d4 <_strtod_l+0xb24>)
 801e022:	496e      	ldr	r1, [pc, #440]	@ (801e1dc <_strtod_l+0xb2c>)
 801e024:	ea09 0700 	and.w	r7, r9, r0
 801e028:	428f      	cmp	r7, r1
 801e02a:	ec53 2b1a 	vmov	r2, r3, d10
 801e02e:	d17d      	bne.n	801e12c <_strtod_l+0xa7c>
 801e030:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 801e034:	ec4b ab1c 	vmov	d12, sl, fp
 801e038:	eeb0 0b4c 	vmov.f64	d0, d12
 801e03c:	f002 fbe2 	bl	8020804 <__ulp>
 801e040:	4864      	ldr	r0, [pc, #400]	@ (801e1d4 <_strtod_l+0xb24>)
 801e042:	eea0 cb0a 	vfma.f64	d12, d0, d10
 801e046:	ee1c 3a90 	vmov	r3, s25
 801e04a:	4a65      	ldr	r2, [pc, #404]	@ (801e1e0 <_strtod_l+0xb30>)
 801e04c:	ea03 0100 	and.w	r1, r3, r0
 801e050:	4291      	cmp	r1, r2
 801e052:	ec5b ab1c 	vmov	sl, fp, d12
 801e056:	d93c      	bls.n	801e0d2 <_strtod_l+0xa22>
 801e058:	ee19 2a90 	vmov	r2, s19
 801e05c:	4b5e      	ldr	r3, [pc, #376]	@ (801e1d8 <_strtod_l+0xb28>)
 801e05e:	429a      	cmp	r2, r3
 801e060:	d104      	bne.n	801e06c <_strtod_l+0x9bc>
 801e062:	ee19 3a10 	vmov	r3, s18
 801e066:	3301      	adds	r3, #1
 801e068:	f43f ad3c 	beq.w	801dae4 <_strtod_l+0x434>
 801e06c:	f8df b168 	ldr.w	fp, [pc, #360]	@ 801e1d8 <_strtod_l+0xb28>
 801e070:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801e074:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801e076:	9805      	ldr	r0, [sp, #20]
 801e078:	f002 f898 	bl	80201ac <_Bfree>
 801e07c:	9805      	ldr	r0, [sp, #20]
 801e07e:	4631      	mov	r1, r6
 801e080:	f002 f894 	bl	80201ac <_Bfree>
 801e084:	9805      	ldr	r0, [sp, #20]
 801e086:	4629      	mov	r1, r5
 801e088:	f002 f890 	bl	80201ac <_Bfree>
 801e08c:	9805      	ldr	r0, [sp, #20]
 801e08e:	4621      	mov	r1, r4
 801e090:	f002 f88c 	bl	80201ac <_Bfree>
 801e094:	e627      	b.n	801dce6 <_strtod_l+0x636>
 801e096:	f1ba 0f01 	cmp.w	sl, #1
 801e09a:	d103      	bne.n	801e0a4 <_strtod_l+0x9f4>
 801e09c:	f1bb 0f00 	cmp.w	fp, #0
 801e0a0:	f43f adb4 	beq.w	801dc0c <_strtod_l+0x55c>
 801e0a4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801e0a8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801e0ac:	e7b8      	b.n	801e020 <_strtod_l+0x970>
 801e0ae:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801e0b2:	ee20 8b08 	vmul.f64	d8, d0, d8
 801e0b6:	f1b8 0f00 	cmp.w	r8, #0
 801e0ba:	d0af      	beq.n	801e01c <_strtod_l+0x96c>
 801e0bc:	eeb0 ab48 	vmov.f64	d10, d8
 801e0c0:	e7ae      	b.n	801e020 <_strtod_l+0x970>
 801e0c2:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 801e0c6:	eeb0 8b4a 	vmov.f64	d8, d10
 801e0ca:	e7a9      	b.n	801e020 <_strtod_l+0x970>
 801e0cc:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801e0d0:	e7a6      	b.n	801e020 <_strtod_l+0x970>
 801e0d2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801e0d6:	9b06      	ldr	r3, [sp, #24]
 801e0d8:	46d9      	mov	r9, fp
 801e0da:	2b00      	cmp	r3, #0
 801e0dc:	d1ca      	bne.n	801e074 <_strtod_l+0x9c4>
 801e0de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801e0e2:	0d1b      	lsrs	r3, r3, #20
 801e0e4:	051b      	lsls	r3, r3, #20
 801e0e6:	429f      	cmp	r7, r3
 801e0e8:	d1c4      	bne.n	801e074 <_strtod_l+0x9c4>
 801e0ea:	ec51 0b18 	vmov	r0, r1, d8
 801e0ee:	f7e2 fad3 	bl	8000698 <__aeabi_d2lz>
 801e0f2:	f7e2 fa8b 	bl	800060c <__aeabi_l2d>
 801e0f6:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801e0fa:	ec41 0b17 	vmov	d7, r0, r1
 801e0fe:	ea49 090a 	orr.w	r9, r9, sl
 801e102:	ea59 0908 	orrs.w	r9, r9, r8
 801e106:	ee38 8b47 	vsub.f64	d8, d8, d7
 801e10a:	d03c      	beq.n	801e186 <_strtod_l+0xad6>
 801e10c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 801e1b8 <_strtod_l+0xb08>
 801e110:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801e114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e118:	f53f acef 	bmi.w	801dafa <_strtod_l+0x44a>
 801e11c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 801e1c0 <_strtod_l+0xb10>
 801e120:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801e124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e128:	dda4      	ble.n	801e074 <_strtod_l+0x9c4>
 801e12a:	e4e6      	b.n	801dafa <_strtod_l+0x44a>
 801e12c:	9906      	ldr	r1, [sp, #24]
 801e12e:	b1e1      	cbz	r1, 801e16a <_strtod_l+0xaba>
 801e130:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 801e134:	d819      	bhi.n	801e16a <_strtod_l+0xaba>
 801e136:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801e13a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e13e:	d811      	bhi.n	801e164 <_strtod_l+0xab4>
 801e140:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 801e144:	ee18 3a10 	vmov	r3, s16
 801e148:	2b01      	cmp	r3, #1
 801e14a:	bf38      	it	cc
 801e14c:	2301      	movcc	r3, #1
 801e14e:	ee08 3a10 	vmov	s16, r3
 801e152:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 801e156:	f1b8 0f00 	cmp.w	r8, #0
 801e15a:	d111      	bne.n	801e180 <_strtod_l+0xad0>
 801e15c:	eeb1 7b48 	vneg.f64	d7, d8
 801e160:	ec53 2b17 	vmov	r2, r3, d7
 801e164:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 801e168:	1bcb      	subs	r3, r1, r7
 801e16a:	eeb0 0b49 	vmov.f64	d0, d9
 801e16e:	ec43 2b1a 	vmov	d10, r2, r3
 801e172:	f002 fb47 	bl	8020804 <__ulp>
 801e176:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801e17a:	ec5b ab19 	vmov	sl, fp, d9
 801e17e:	e7aa      	b.n	801e0d6 <_strtod_l+0xa26>
 801e180:	eeb0 7b48 	vmov.f64	d7, d8
 801e184:	e7ec      	b.n	801e160 <_strtod_l+0xab0>
 801e186:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801e1c8 <_strtod_l+0xb18>
 801e18a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801e18e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e192:	f57f af6f 	bpl.w	801e074 <_strtod_l+0x9c4>
 801e196:	e4b0      	b.n	801dafa <_strtod_l+0x44a>
 801e198:	2300      	movs	r3, #0
 801e19a:	9308      	str	r3, [sp, #32]
 801e19c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e19e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801e1a0:	6013      	str	r3, [r2, #0]
 801e1a2:	f7ff bac4 	b.w	801d72e <_strtod_l+0x7e>
 801e1a6:	2a65      	cmp	r2, #101	@ 0x65
 801e1a8:	f43f abbf 	beq.w	801d92a <_strtod_l+0x27a>
 801e1ac:	2a45      	cmp	r2, #69	@ 0x45
 801e1ae:	f43f abbc 	beq.w	801d92a <_strtod_l+0x27a>
 801e1b2:	2101      	movs	r1, #1
 801e1b4:	f7ff bbf4 	b.w	801d9a0 <_strtod_l+0x2f0>
 801e1b8:	94a03595 	.word	0x94a03595
 801e1bc:	3fdfffff 	.word	0x3fdfffff
 801e1c0:	35afe535 	.word	0x35afe535
 801e1c4:	3fe00000 	.word	0x3fe00000
 801e1c8:	94a03595 	.word	0x94a03595
 801e1cc:	3fcfffff 	.word	0x3fcfffff
 801e1d0:	000fffff 	.word	0x000fffff
 801e1d4:	7ff00000 	.word	0x7ff00000
 801e1d8:	7fefffff 	.word	0x7fefffff
 801e1dc:	7fe00000 	.word	0x7fe00000
 801e1e0:	7c9fffff 	.word	0x7c9fffff

0801e1e4 <_strtod_r>:
 801e1e4:	4b01      	ldr	r3, [pc, #4]	@ (801e1ec <_strtod_r+0x8>)
 801e1e6:	f7ff ba63 	b.w	801d6b0 <_strtod_l>
 801e1ea:	bf00      	nop
 801e1ec:	2000004c 	.word	0x2000004c

0801e1f0 <strtof>:
 801e1f0:	b510      	push	{r4, lr}
 801e1f2:	4c21      	ldr	r4, [pc, #132]	@ (801e278 <strtof+0x88>)
 801e1f4:	4b21      	ldr	r3, [pc, #132]	@ (801e27c <strtof+0x8c>)
 801e1f6:	460a      	mov	r2, r1
 801e1f8:	4601      	mov	r1, r0
 801e1fa:	6820      	ldr	r0, [r4, #0]
 801e1fc:	f7ff fa58 	bl	801d6b0 <_strtod_l>
 801e200:	eeb4 0b40 	vcmp.f64	d0, d0
 801e204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e208:	eeb0 7b40 	vmov.f64	d7, d0
 801e20c:	d70d      	bvc.n	801e22a <strtof+0x3a>
 801e20e:	ee17 3a90 	vmov	r3, s15
 801e212:	2b00      	cmp	r3, #0
 801e214:	481a      	ldr	r0, [pc, #104]	@ (801e280 <strtof+0x90>)
 801e216:	da04      	bge.n	801e222 <strtof+0x32>
 801e218:	f000 f9ee 	bl	801e5f8 <nanf>
 801e21c:	eeb1 0a40 	vneg.f32	s0, s0
 801e220:	bd10      	pop	{r4, pc}
 801e222:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e226:	f000 b9e7 	b.w	801e5f8 <nanf>
 801e22a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801e22e:	eddf 6a15 	vldr	s13, [pc, #84]	@ 801e284 <strtof+0x94>
 801e232:	eeb0 6ac0 	vabs.f32	s12, s0
 801e236:	eeb4 6a66 	vcmp.f32	s12, s13
 801e23a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e23e:	dd08      	ble.n	801e252 <strtof+0x62>
 801e240:	eeb0 6bc7 	vabs.f64	d6, d7
 801e244:	ed9f 5b0a 	vldr	d5, [pc, #40]	@ 801e270 <strtof+0x80>
 801e248:	eeb4 6b45 	vcmp.f64	d6, d5
 801e24c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e250:	dd0a      	ble.n	801e268 <strtof+0x78>
 801e252:	ee10 3a10 	vmov	r3, s0
 801e256:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801e25a:	d1e1      	bne.n	801e220 <strtof+0x30>
 801e25c:	ee17 2a90 	vmov	r2, s15
 801e260:	4b09      	ldr	r3, [pc, #36]	@ (801e288 <strtof+0x98>)
 801e262:	4013      	ands	r3, r2
 801e264:	2b00      	cmp	r3, #0
 801e266:	d0db      	beq.n	801e220 <strtof+0x30>
 801e268:	6823      	ldr	r3, [r4, #0]
 801e26a:	2222      	movs	r2, #34	@ 0x22
 801e26c:	601a      	str	r2, [r3, #0]
 801e26e:	e7d7      	b.n	801e220 <strtof+0x30>
 801e270:	ffffffff 	.word	0xffffffff
 801e274:	7fefffff 	.word	0x7fefffff
 801e278:	200001b8 	.word	0x200001b8
 801e27c:	2000004c 	.word	0x2000004c
 801e280:	08024ea9 	.word	0x08024ea9
 801e284:	7f7fffff 	.word	0x7f7fffff
 801e288:	7ff00000 	.word	0x7ff00000

0801e28c <_strtol_l.isra.0>:
 801e28c:	2b24      	cmp	r3, #36	@ 0x24
 801e28e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e292:	4686      	mov	lr, r0
 801e294:	4690      	mov	r8, r2
 801e296:	d801      	bhi.n	801e29c <_strtol_l.isra.0+0x10>
 801e298:	2b01      	cmp	r3, #1
 801e29a:	d106      	bne.n	801e2aa <_strtol_l.isra.0+0x1e>
 801e29c:	f000 f906 	bl	801e4ac <__errno>
 801e2a0:	2316      	movs	r3, #22
 801e2a2:	6003      	str	r3, [r0, #0]
 801e2a4:	2000      	movs	r0, #0
 801e2a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e2aa:	4834      	ldr	r0, [pc, #208]	@ (801e37c <_strtol_l.isra.0+0xf0>)
 801e2ac:	460d      	mov	r5, r1
 801e2ae:	462a      	mov	r2, r5
 801e2b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e2b4:	5d06      	ldrb	r6, [r0, r4]
 801e2b6:	f016 0608 	ands.w	r6, r6, #8
 801e2ba:	d1f8      	bne.n	801e2ae <_strtol_l.isra.0+0x22>
 801e2bc:	2c2d      	cmp	r4, #45	@ 0x2d
 801e2be:	d110      	bne.n	801e2e2 <_strtol_l.isra.0+0x56>
 801e2c0:	782c      	ldrb	r4, [r5, #0]
 801e2c2:	2601      	movs	r6, #1
 801e2c4:	1c95      	adds	r5, r2, #2
 801e2c6:	f033 0210 	bics.w	r2, r3, #16
 801e2ca:	d115      	bne.n	801e2f8 <_strtol_l.isra.0+0x6c>
 801e2cc:	2c30      	cmp	r4, #48	@ 0x30
 801e2ce:	d10d      	bne.n	801e2ec <_strtol_l.isra.0+0x60>
 801e2d0:	782a      	ldrb	r2, [r5, #0]
 801e2d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801e2d6:	2a58      	cmp	r2, #88	@ 0x58
 801e2d8:	d108      	bne.n	801e2ec <_strtol_l.isra.0+0x60>
 801e2da:	786c      	ldrb	r4, [r5, #1]
 801e2dc:	3502      	adds	r5, #2
 801e2de:	2310      	movs	r3, #16
 801e2e0:	e00a      	b.n	801e2f8 <_strtol_l.isra.0+0x6c>
 801e2e2:	2c2b      	cmp	r4, #43	@ 0x2b
 801e2e4:	bf04      	itt	eq
 801e2e6:	782c      	ldrbeq	r4, [r5, #0]
 801e2e8:	1c95      	addeq	r5, r2, #2
 801e2ea:	e7ec      	b.n	801e2c6 <_strtol_l.isra.0+0x3a>
 801e2ec:	2b00      	cmp	r3, #0
 801e2ee:	d1f6      	bne.n	801e2de <_strtol_l.isra.0+0x52>
 801e2f0:	2c30      	cmp	r4, #48	@ 0x30
 801e2f2:	bf14      	ite	ne
 801e2f4:	230a      	movne	r3, #10
 801e2f6:	2308      	moveq	r3, #8
 801e2f8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801e2fc:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 801e300:	2200      	movs	r2, #0
 801e302:	fbbc f9f3 	udiv	r9, ip, r3
 801e306:	4610      	mov	r0, r2
 801e308:	fb03 ca19 	mls	sl, r3, r9, ip
 801e30c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801e310:	2f09      	cmp	r7, #9
 801e312:	d80f      	bhi.n	801e334 <_strtol_l.isra.0+0xa8>
 801e314:	463c      	mov	r4, r7
 801e316:	42a3      	cmp	r3, r4
 801e318:	dd1b      	ble.n	801e352 <_strtol_l.isra.0+0xc6>
 801e31a:	1c57      	adds	r7, r2, #1
 801e31c:	d007      	beq.n	801e32e <_strtol_l.isra.0+0xa2>
 801e31e:	4581      	cmp	r9, r0
 801e320:	d314      	bcc.n	801e34c <_strtol_l.isra.0+0xc0>
 801e322:	d101      	bne.n	801e328 <_strtol_l.isra.0+0x9c>
 801e324:	45a2      	cmp	sl, r4
 801e326:	db11      	blt.n	801e34c <_strtol_l.isra.0+0xc0>
 801e328:	fb00 4003 	mla	r0, r0, r3, r4
 801e32c:	2201      	movs	r2, #1
 801e32e:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e332:	e7eb      	b.n	801e30c <_strtol_l.isra.0+0x80>
 801e334:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801e338:	2f19      	cmp	r7, #25
 801e33a:	d801      	bhi.n	801e340 <_strtol_l.isra.0+0xb4>
 801e33c:	3c37      	subs	r4, #55	@ 0x37
 801e33e:	e7ea      	b.n	801e316 <_strtol_l.isra.0+0x8a>
 801e340:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801e344:	2f19      	cmp	r7, #25
 801e346:	d804      	bhi.n	801e352 <_strtol_l.isra.0+0xc6>
 801e348:	3c57      	subs	r4, #87	@ 0x57
 801e34a:	e7e4      	b.n	801e316 <_strtol_l.isra.0+0x8a>
 801e34c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801e350:	e7ed      	b.n	801e32e <_strtol_l.isra.0+0xa2>
 801e352:	1c53      	adds	r3, r2, #1
 801e354:	d108      	bne.n	801e368 <_strtol_l.isra.0+0xdc>
 801e356:	2322      	movs	r3, #34	@ 0x22
 801e358:	f8ce 3000 	str.w	r3, [lr]
 801e35c:	4660      	mov	r0, ip
 801e35e:	f1b8 0f00 	cmp.w	r8, #0
 801e362:	d0a0      	beq.n	801e2a6 <_strtol_l.isra.0+0x1a>
 801e364:	1e69      	subs	r1, r5, #1
 801e366:	e006      	b.n	801e376 <_strtol_l.isra.0+0xea>
 801e368:	b106      	cbz	r6, 801e36c <_strtol_l.isra.0+0xe0>
 801e36a:	4240      	negs	r0, r0
 801e36c:	f1b8 0f00 	cmp.w	r8, #0
 801e370:	d099      	beq.n	801e2a6 <_strtol_l.isra.0+0x1a>
 801e372:	2a00      	cmp	r2, #0
 801e374:	d1f6      	bne.n	801e364 <_strtol_l.isra.0+0xd8>
 801e376:	f8c8 1000 	str.w	r1, [r8]
 801e37a:	e794      	b.n	801e2a6 <_strtol_l.isra.0+0x1a>
 801e37c:	08025041 	.word	0x08025041

0801e380 <_strtol_r>:
 801e380:	f7ff bf84 	b.w	801e28c <_strtol_l.isra.0>

0801e384 <strtol>:
 801e384:	4613      	mov	r3, r2
 801e386:	460a      	mov	r2, r1
 801e388:	4601      	mov	r1, r0
 801e38a:	4802      	ldr	r0, [pc, #8]	@ (801e394 <strtol+0x10>)
 801e38c:	6800      	ldr	r0, [r0, #0]
 801e38e:	f7ff bf7d 	b.w	801e28c <_strtol_l.isra.0>
 801e392:	bf00      	nop
 801e394:	200001b8 	.word	0x200001b8

0801e398 <_fwalk_sglue>:
 801e398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e39c:	4607      	mov	r7, r0
 801e39e:	4688      	mov	r8, r1
 801e3a0:	4614      	mov	r4, r2
 801e3a2:	2600      	movs	r6, #0
 801e3a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801e3a8:	f1b9 0901 	subs.w	r9, r9, #1
 801e3ac:	d505      	bpl.n	801e3ba <_fwalk_sglue+0x22>
 801e3ae:	6824      	ldr	r4, [r4, #0]
 801e3b0:	2c00      	cmp	r4, #0
 801e3b2:	d1f7      	bne.n	801e3a4 <_fwalk_sglue+0xc>
 801e3b4:	4630      	mov	r0, r6
 801e3b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e3ba:	89ab      	ldrh	r3, [r5, #12]
 801e3bc:	2b01      	cmp	r3, #1
 801e3be:	d907      	bls.n	801e3d0 <_fwalk_sglue+0x38>
 801e3c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e3c4:	3301      	adds	r3, #1
 801e3c6:	d003      	beq.n	801e3d0 <_fwalk_sglue+0x38>
 801e3c8:	4629      	mov	r1, r5
 801e3ca:	4638      	mov	r0, r7
 801e3cc:	47c0      	blx	r8
 801e3ce:	4306      	orrs	r6, r0
 801e3d0:	3568      	adds	r5, #104	@ 0x68
 801e3d2:	e7e9      	b.n	801e3a8 <_fwalk_sglue+0x10>

0801e3d4 <iprintf>:
 801e3d4:	b40f      	push	{r0, r1, r2, r3}
 801e3d6:	b507      	push	{r0, r1, r2, lr}
 801e3d8:	4906      	ldr	r1, [pc, #24]	@ (801e3f4 <iprintf+0x20>)
 801e3da:	ab04      	add	r3, sp, #16
 801e3dc:	6808      	ldr	r0, [r1, #0]
 801e3de:	f853 2b04 	ldr.w	r2, [r3], #4
 801e3e2:	6881      	ldr	r1, [r0, #8]
 801e3e4:	9301      	str	r3, [sp, #4]
 801e3e6:	f001 fc15 	bl	801fc14 <_vfiprintf_r>
 801e3ea:	b003      	add	sp, #12
 801e3ec:	f85d eb04 	ldr.w	lr, [sp], #4
 801e3f0:	b004      	add	sp, #16
 801e3f2:	4770      	bx	lr
 801e3f4:	200001b8 	.word	0x200001b8

0801e3f8 <memcmp>:
 801e3f8:	b510      	push	{r4, lr}
 801e3fa:	3901      	subs	r1, #1
 801e3fc:	4402      	add	r2, r0
 801e3fe:	4290      	cmp	r0, r2
 801e400:	d101      	bne.n	801e406 <memcmp+0xe>
 801e402:	2000      	movs	r0, #0
 801e404:	e005      	b.n	801e412 <memcmp+0x1a>
 801e406:	7803      	ldrb	r3, [r0, #0]
 801e408:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801e40c:	42a3      	cmp	r3, r4
 801e40e:	d001      	beq.n	801e414 <memcmp+0x1c>
 801e410:	1b18      	subs	r0, r3, r4
 801e412:	bd10      	pop	{r4, pc}
 801e414:	3001      	adds	r0, #1
 801e416:	e7f2      	b.n	801e3fe <memcmp+0x6>

0801e418 <memmove>:
 801e418:	4288      	cmp	r0, r1
 801e41a:	b510      	push	{r4, lr}
 801e41c:	eb01 0402 	add.w	r4, r1, r2
 801e420:	d902      	bls.n	801e428 <memmove+0x10>
 801e422:	4284      	cmp	r4, r0
 801e424:	4623      	mov	r3, r4
 801e426:	d807      	bhi.n	801e438 <memmove+0x20>
 801e428:	1e43      	subs	r3, r0, #1
 801e42a:	42a1      	cmp	r1, r4
 801e42c:	d008      	beq.n	801e440 <memmove+0x28>
 801e42e:	f811 2b01 	ldrb.w	r2, [r1], #1
 801e432:	f803 2f01 	strb.w	r2, [r3, #1]!
 801e436:	e7f8      	b.n	801e42a <memmove+0x12>
 801e438:	4402      	add	r2, r0
 801e43a:	4601      	mov	r1, r0
 801e43c:	428a      	cmp	r2, r1
 801e43e:	d100      	bne.n	801e442 <memmove+0x2a>
 801e440:	bd10      	pop	{r4, pc}
 801e442:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801e446:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801e44a:	e7f7      	b.n	801e43c <memmove+0x24>

0801e44c <memset>:
 801e44c:	4402      	add	r2, r0
 801e44e:	4603      	mov	r3, r0
 801e450:	4293      	cmp	r3, r2
 801e452:	d100      	bne.n	801e456 <memset+0xa>
 801e454:	4770      	bx	lr
 801e456:	f803 1b01 	strb.w	r1, [r3], #1
 801e45a:	e7f9      	b.n	801e450 <memset+0x4>

0801e45c <strncmp>:
 801e45c:	b510      	push	{r4, lr}
 801e45e:	b16a      	cbz	r2, 801e47c <strncmp+0x20>
 801e460:	3901      	subs	r1, #1
 801e462:	1884      	adds	r4, r0, r2
 801e464:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e468:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801e46c:	429a      	cmp	r2, r3
 801e46e:	d103      	bne.n	801e478 <strncmp+0x1c>
 801e470:	42a0      	cmp	r0, r4
 801e472:	d001      	beq.n	801e478 <strncmp+0x1c>
 801e474:	2a00      	cmp	r2, #0
 801e476:	d1f5      	bne.n	801e464 <strncmp+0x8>
 801e478:	1ad0      	subs	r0, r2, r3
 801e47a:	bd10      	pop	{r4, pc}
 801e47c:	4610      	mov	r0, r2
 801e47e:	e7fc      	b.n	801e47a <strncmp+0x1e>

0801e480 <strstr>:
 801e480:	780a      	ldrb	r2, [r1, #0]
 801e482:	b570      	push	{r4, r5, r6, lr}
 801e484:	b96a      	cbnz	r2, 801e4a2 <strstr+0x22>
 801e486:	bd70      	pop	{r4, r5, r6, pc}
 801e488:	429a      	cmp	r2, r3
 801e48a:	d109      	bne.n	801e4a0 <strstr+0x20>
 801e48c:	460c      	mov	r4, r1
 801e48e:	4605      	mov	r5, r0
 801e490:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801e494:	2b00      	cmp	r3, #0
 801e496:	d0f6      	beq.n	801e486 <strstr+0x6>
 801e498:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801e49c:	429e      	cmp	r6, r3
 801e49e:	d0f7      	beq.n	801e490 <strstr+0x10>
 801e4a0:	3001      	adds	r0, #1
 801e4a2:	7803      	ldrb	r3, [r0, #0]
 801e4a4:	2b00      	cmp	r3, #0
 801e4a6:	d1ef      	bne.n	801e488 <strstr+0x8>
 801e4a8:	4618      	mov	r0, r3
 801e4aa:	e7ec      	b.n	801e486 <strstr+0x6>

0801e4ac <__errno>:
 801e4ac:	4b01      	ldr	r3, [pc, #4]	@ (801e4b4 <__errno+0x8>)
 801e4ae:	6818      	ldr	r0, [r3, #0]
 801e4b0:	4770      	bx	lr
 801e4b2:	bf00      	nop
 801e4b4:	200001b8 	.word	0x200001b8

0801e4b8 <__libc_init_array>:
 801e4b8:	b570      	push	{r4, r5, r6, lr}
 801e4ba:	4d0d      	ldr	r5, [pc, #52]	@ (801e4f0 <__libc_init_array+0x38>)
 801e4bc:	4c0d      	ldr	r4, [pc, #52]	@ (801e4f4 <__libc_init_array+0x3c>)
 801e4be:	1b64      	subs	r4, r4, r5
 801e4c0:	10a4      	asrs	r4, r4, #2
 801e4c2:	2600      	movs	r6, #0
 801e4c4:	42a6      	cmp	r6, r4
 801e4c6:	d109      	bne.n	801e4dc <__libc_init_array+0x24>
 801e4c8:	4d0b      	ldr	r5, [pc, #44]	@ (801e4f8 <__libc_init_array+0x40>)
 801e4ca:	4c0c      	ldr	r4, [pc, #48]	@ (801e4fc <__libc_init_array+0x44>)
 801e4cc:	f002 fd3c 	bl	8020f48 <_init>
 801e4d0:	1b64      	subs	r4, r4, r5
 801e4d2:	10a4      	asrs	r4, r4, #2
 801e4d4:	2600      	movs	r6, #0
 801e4d6:	42a6      	cmp	r6, r4
 801e4d8:	d105      	bne.n	801e4e6 <__libc_init_array+0x2e>
 801e4da:	bd70      	pop	{r4, r5, r6, pc}
 801e4dc:	f855 3b04 	ldr.w	r3, [r5], #4
 801e4e0:	4798      	blx	r3
 801e4e2:	3601      	adds	r6, #1
 801e4e4:	e7ee      	b.n	801e4c4 <__libc_init_array+0xc>
 801e4e6:	f855 3b04 	ldr.w	r3, [r5], #4
 801e4ea:	4798      	blx	r3
 801e4ec:	3601      	adds	r6, #1
 801e4ee:	e7f2      	b.n	801e4d6 <__libc_init_array+0x1e>
 801e4f0:	08025248 	.word	0x08025248
 801e4f4:	08025248 	.word	0x08025248
 801e4f8:	08025248 	.word	0x08025248
 801e4fc:	0802524c 	.word	0x0802524c

0801e500 <__retarget_lock_init_recursive>:
 801e500:	4770      	bx	lr

0801e502 <__retarget_lock_acquire_recursive>:
 801e502:	4770      	bx	lr

0801e504 <__retarget_lock_release_recursive>:
 801e504:	4770      	bx	lr
	...

0801e508 <_localeconv_r>:
 801e508:	4800      	ldr	r0, [pc, #0]	@ (801e50c <_localeconv_r+0x4>)
 801e50a:	4770      	bx	lr
 801e50c:	2000013c 	.word	0x2000013c

0801e510 <_reclaim_reent>:
 801e510:	4b2d      	ldr	r3, [pc, #180]	@ (801e5c8 <_reclaim_reent+0xb8>)
 801e512:	681b      	ldr	r3, [r3, #0]
 801e514:	4283      	cmp	r3, r0
 801e516:	b570      	push	{r4, r5, r6, lr}
 801e518:	4604      	mov	r4, r0
 801e51a:	d053      	beq.n	801e5c4 <_reclaim_reent+0xb4>
 801e51c:	69c3      	ldr	r3, [r0, #28]
 801e51e:	b31b      	cbz	r3, 801e568 <_reclaim_reent+0x58>
 801e520:	68db      	ldr	r3, [r3, #12]
 801e522:	b163      	cbz	r3, 801e53e <_reclaim_reent+0x2e>
 801e524:	2500      	movs	r5, #0
 801e526:	69e3      	ldr	r3, [r4, #28]
 801e528:	68db      	ldr	r3, [r3, #12]
 801e52a:	5959      	ldr	r1, [r3, r5]
 801e52c:	b9b1      	cbnz	r1, 801e55c <_reclaim_reent+0x4c>
 801e52e:	3504      	adds	r5, #4
 801e530:	2d80      	cmp	r5, #128	@ 0x80
 801e532:	d1f8      	bne.n	801e526 <_reclaim_reent+0x16>
 801e534:	69e3      	ldr	r3, [r4, #28]
 801e536:	4620      	mov	r0, r4
 801e538:	68d9      	ldr	r1, [r3, #12]
 801e53a:	f000 fe67 	bl	801f20c <_free_r>
 801e53e:	69e3      	ldr	r3, [r4, #28]
 801e540:	6819      	ldr	r1, [r3, #0]
 801e542:	b111      	cbz	r1, 801e54a <_reclaim_reent+0x3a>
 801e544:	4620      	mov	r0, r4
 801e546:	f000 fe61 	bl	801f20c <_free_r>
 801e54a:	69e3      	ldr	r3, [r4, #28]
 801e54c:	689d      	ldr	r5, [r3, #8]
 801e54e:	b15d      	cbz	r5, 801e568 <_reclaim_reent+0x58>
 801e550:	4629      	mov	r1, r5
 801e552:	4620      	mov	r0, r4
 801e554:	682d      	ldr	r5, [r5, #0]
 801e556:	f000 fe59 	bl	801f20c <_free_r>
 801e55a:	e7f8      	b.n	801e54e <_reclaim_reent+0x3e>
 801e55c:	680e      	ldr	r6, [r1, #0]
 801e55e:	4620      	mov	r0, r4
 801e560:	f000 fe54 	bl	801f20c <_free_r>
 801e564:	4631      	mov	r1, r6
 801e566:	e7e1      	b.n	801e52c <_reclaim_reent+0x1c>
 801e568:	6961      	ldr	r1, [r4, #20]
 801e56a:	b111      	cbz	r1, 801e572 <_reclaim_reent+0x62>
 801e56c:	4620      	mov	r0, r4
 801e56e:	f000 fe4d 	bl	801f20c <_free_r>
 801e572:	69e1      	ldr	r1, [r4, #28]
 801e574:	b111      	cbz	r1, 801e57c <_reclaim_reent+0x6c>
 801e576:	4620      	mov	r0, r4
 801e578:	f000 fe48 	bl	801f20c <_free_r>
 801e57c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801e57e:	b111      	cbz	r1, 801e586 <_reclaim_reent+0x76>
 801e580:	4620      	mov	r0, r4
 801e582:	f000 fe43 	bl	801f20c <_free_r>
 801e586:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801e588:	b111      	cbz	r1, 801e590 <_reclaim_reent+0x80>
 801e58a:	4620      	mov	r0, r4
 801e58c:	f000 fe3e 	bl	801f20c <_free_r>
 801e590:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801e592:	b111      	cbz	r1, 801e59a <_reclaim_reent+0x8a>
 801e594:	4620      	mov	r0, r4
 801e596:	f000 fe39 	bl	801f20c <_free_r>
 801e59a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801e59c:	b111      	cbz	r1, 801e5a4 <_reclaim_reent+0x94>
 801e59e:	4620      	mov	r0, r4
 801e5a0:	f000 fe34 	bl	801f20c <_free_r>
 801e5a4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801e5a6:	b111      	cbz	r1, 801e5ae <_reclaim_reent+0x9e>
 801e5a8:	4620      	mov	r0, r4
 801e5aa:	f000 fe2f 	bl	801f20c <_free_r>
 801e5ae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801e5b0:	b111      	cbz	r1, 801e5b8 <_reclaim_reent+0xa8>
 801e5b2:	4620      	mov	r0, r4
 801e5b4:	f000 fe2a 	bl	801f20c <_free_r>
 801e5b8:	6a23      	ldr	r3, [r4, #32]
 801e5ba:	b11b      	cbz	r3, 801e5c4 <_reclaim_reent+0xb4>
 801e5bc:	4620      	mov	r0, r4
 801e5be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801e5c2:	4718      	bx	r3
 801e5c4:	bd70      	pop	{r4, r5, r6, pc}
 801e5c6:	bf00      	nop
 801e5c8:	200001b8 	.word	0x200001b8

0801e5cc <memcpy>:
 801e5cc:	440a      	add	r2, r1
 801e5ce:	4291      	cmp	r1, r2
 801e5d0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801e5d4:	d100      	bne.n	801e5d8 <memcpy+0xc>
 801e5d6:	4770      	bx	lr
 801e5d8:	b510      	push	{r4, lr}
 801e5da:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e5de:	f803 4f01 	strb.w	r4, [r3, #1]!
 801e5e2:	4291      	cmp	r1, r2
 801e5e4:	d1f9      	bne.n	801e5da <memcpy+0xe>
 801e5e6:	bd10      	pop	{r4, pc}

0801e5e8 <nan>:
 801e5e8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801e5f0 <nan+0x8>
 801e5ec:	4770      	bx	lr
 801e5ee:	bf00      	nop
 801e5f0:	00000000 	.word	0x00000000
 801e5f4:	7ff80000 	.word	0x7ff80000

0801e5f8 <nanf>:
 801e5f8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801e600 <nanf+0x8>
 801e5fc:	4770      	bx	lr
 801e5fe:	bf00      	nop
 801e600:	7fc00000 	.word	0x7fc00000

0801e604 <__assert_func>:
 801e604:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801e606:	4614      	mov	r4, r2
 801e608:	461a      	mov	r2, r3
 801e60a:	4b09      	ldr	r3, [pc, #36]	@ (801e630 <__assert_func+0x2c>)
 801e60c:	681b      	ldr	r3, [r3, #0]
 801e60e:	4605      	mov	r5, r0
 801e610:	68d8      	ldr	r0, [r3, #12]
 801e612:	b14c      	cbz	r4, 801e628 <__assert_func+0x24>
 801e614:	4b07      	ldr	r3, [pc, #28]	@ (801e634 <__assert_func+0x30>)
 801e616:	9100      	str	r1, [sp, #0]
 801e618:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801e61c:	4906      	ldr	r1, [pc, #24]	@ (801e638 <__assert_func+0x34>)
 801e61e:	462b      	mov	r3, r5
 801e620:	f002 fa6e 	bl	8020b00 <fiprintf>
 801e624:	f002 fc28 	bl	8020e78 <abort>
 801e628:	4b04      	ldr	r3, [pc, #16]	@ (801e63c <__assert_func+0x38>)
 801e62a:	461c      	mov	r4, r3
 801e62c:	e7f3      	b.n	801e616 <__assert_func+0x12>
 801e62e:	bf00      	nop
 801e630:	200001b8 	.word	0x200001b8
 801e634:	08024e6e 	.word	0x08024e6e
 801e638:	08024e7b 	.word	0x08024e7b
 801e63c:	08024ea9 	.word	0x08024ea9

0801e640 <quorem>:
 801e640:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e644:	6903      	ldr	r3, [r0, #16]
 801e646:	690c      	ldr	r4, [r1, #16]
 801e648:	42a3      	cmp	r3, r4
 801e64a:	4607      	mov	r7, r0
 801e64c:	db7e      	blt.n	801e74c <quorem+0x10c>
 801e64e:	3c01      	subs	r4, #1
 801e650:	f101 0814 	add.w	r8, r1, #20
 801e654:	00a3      	lsls	r3, r4, #2
 801e656:	f100 0514 	add.w	r5, r0, #20
 801e65a:	9300      	str	r3, [sp, #0]
 801e65c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801e660:	9301      	str	r3, [sp, #4]
 801e662:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801e666:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801e66a:	3301      	adds	r3, #1
 801e66c:	429a      	cmp	r2, r3
 801e66e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801e672:	fbb2 f6f3 	udiv	r6, r2, r3
 801e676:	d32e      	bcc.n	801e6d6 <quorem+0x96>
 801e678:	f04f 0a00 	mov.w	sl, #0
 801e67c:	46c4      	mov	ip, r8
 801e67e:	46ae      	mov	lr, r5
 801e680:	46d3      	mov	fp, sl
 801e682:	f85c 3b04 	ldr.w	r3, [ip], #4
 801e686:	b298      	uxth	r0, r3
 801e688:	fb06 a000 	mla	r0, r6, r0, sl
 801e68c:	0c02      	lsrs	r2, r0, #16
 801e68e:	0c1b      	lsrs	r3, r3, #16
 801e690:	fb06 2303 	mla	r3, r6, r3, r2
 801e694:	f8de 2000 	ldr.w	r2, [lr]
 801e698:	b280      	uxth	r0, r0
 801e69a:	b292      	uxth	r2, r2
 801e69c:	1a12      	subs	r2, r2, r0
 801e69e:	445a      	add	r2, fp
 801e6a0:	f8de 0000 	ldr.w	r0, [lr]
 801e6a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801e6a8:	b29b      	uxth	r3, r3
 801e6aa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801e6ae:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801e6b2:	b292      	uxth	r2, r2
 801e6b4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801e6b8:	45e1      	cmp	r9, ip
 801e6ba:	f84e 2b04 	str.w	r2, [lr], #4
 801e6be:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801e6c2:	d2de      	bcs.n	801e682 <quorem+0x42>
 801e6c4:	9b00      	ldr	r3, [sp, #0]
 801e6c6:	58eb      	ldr	r3, [r5, r3]
 801e6c8:	b92b      	cbnz	r3, 801e6d6 <quorem+0x96>
 801e6ca:	9b01      	ldr	r3, [sp, #4]
 801e6cc:	3b04      	subs	r3, #4
 801e6ce:	429d      	cmp	r5, r3
 801e6d0:	461a      	mov	r2, r3
 801e6d2:	d32f      	bcc.n	801e734 <quorem+0xf4>
 801e6d4:	613c      	str	r4, [r7, #16]
 801e6d6:	4638      	mov	r0, r7
 801e6d8:	f001 ffe4 	bl	80206a4 <__mcmp>
 801e6dc:	2800      	cmp	r0, #0
 801e6de:	db25      	blt.n	801e72c <quorem+0xec>
 801e6e0:	4629      	mov	r1, r5
 801e6e2:	2000      	movs	r0, #0
 801e6e4:	f858 2b04 	ldr.w	r2, [r8], #4
 801e6e8:	f8d1 c000 	ldr.w	ip, [r1]
 801e6ec:	fa1f fe82 	uxth.w	lr, r2
 801e6f0:	fa1f f38c 	uxth.w	r3, ip
 801e6f4:	eba3 030e 	sub.w	r3, r3, lr
 801e6f8:	4403      	add	r3, r0
 801e6fa:	0c12      	lsrs	r2, r2, #16
 801e6fc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801e700:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801e704:	b29b      	uxth	r3, r3
 801e706:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801e70a:	45c1      	cmp	r9, r8
 801e70c:	f841 3b04 	str.w	r3, [r1], #4
 801e710:	ea4f 4022 	mov.w	r0, r2, asr #16
 801e714:	d2e6      	bcs.n	801e6e4 <quorem+0xa4>
 801e716:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801e71a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801e71e:	b922      	cbnz	r2, 801e72a <quorem+0xea>
 801e720:	3b04      	subs	r3, #4
 801e722:	429d      	cmp	r5, r3
 801e724:	461a      	mov	r2, r3
 801e726:	d30b      	bcc.n	801e740 <quorem+0x100>
 801e728:	613c      	str	r4, [r7, #16]
 801e72a:	3601      	adds	r6, #1
 801e72c:	4630      	mov	r0, r6
 801e72e:	b003      	add	sp, #12
 801e730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e734:	6812      	ldr	r2, [r2, #0]
 801e736:	3b04      	subs	r3, #4
 801e738:	2a00      	cmp	r2, #0
 801e73a:	d1cb      	bne.n	801e6d4 <quorem+0x94>
 801e73c:	3c01      	subs	r4, #1
 801e73e:	e7c6      	b.n	801e6ce <quorem+0x8e>
 801e740:	6812      	ldr	r2, [r2, #0]
 801e742:	3b04      	subs	r3, #4
 801e744:	2a00      	cmp	r2, #0
 801e746:	d1ef      	bne.n	801e728 <quorem+0xe8>
 801e748:	3c01      	subs	r4, #1
 801e74a:	e7ea      	b.n	801e722 <quorem+0xe2>
 801e74c:	2000      	movs	r0, #0
 801e74e:	e7ee      	b.n	801e72e <quorem+0xee>

0801e750 <_dtoa_r>:
 801e750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e754:	ed2d 8b02 	vpush	{d8}
 801e758:	69c7      	ldr	r7, [r0, #28]
 801e75a:	b091      	sub	sp, #68	@ 0x44
 801e75c:	ed8d 0b02 	vstr	d0, [sp, #8]
 801e760:	ec55 4b10 	vmov	r4, r5, d0
 801e764:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801e766:	9107      	str	r1, [sp, #28]
 801e768:	4681      	mov	r9, r0
 801e76a:	9209      	str	r2, [sp, #36]	@ 0x24
 801e76c:	930d      	str	r3, [sp, #52]	@ 0x34
 801e76e:	b97f      	cbnz	r7, 801e790 <_dtoa_r+0x40>
 801e770:	2010      	movs	r0, #16
 801e772:	f001 fb67 	bl	801fe44 <malloc>
 801e776:	4602      	mov	r2, r0
 801e778:	f8c9 001c 	str.w	r0, [r9, #28]
 801e77c:	b920      	cbnz	r0, 801e788 <_dtoa_r+0x38>
 801e77e:	4ba0      	ldr	r3, [pc, #640]	@ (801ea00 <_dtoa_r+0x2b0>)
 801e780:	21ef      	movs	r1, #239	@ 0xef
 801e782:	48a0      	ldr	r0, [pc, #640]	@ (801ea04 <_dtoa_r+0x2b4>)
 801e784:	f7ff ff3e 	bl	801e604 <__assert_func>
 801e788:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801e78c:	6007      	str	r7, [r0, #0]
 801e78e:	60c7      	str	r7, [r0, #12]
 801e790:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801e794:	6819      	ldr	r1, [r3, #0]
 801e796:	b159      	cbz	r1, 801e7b0 <_dtoa_r+0x60>
 801e798:	685a      	ldr	r2, [r3, #4]
 801e79a:	604a      	str	r2, [r1, #4]
 801e79c:	2301      	movs	r3, #1
 801e79e:	4093      	lsls	r3, r2
 801e7a0:	608b      	str	r3, [r1, #8]
 801e7a2:	4648      	mov	r0, r9
 801e7a4:	f001 fd02 	bl	80201ac <_Bfree>
 801e7a8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801e7ac:	2200      	movs	r2, #0
 801e7ae:	601a      	str	r2, [r3, #0]
 801e7b0:	1e2b      	subs	r3, r5, #0
 801e7b2:	bfbb      	ittet	lt
 801e7b4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801e7b8:	9303      	strlt	r3, [sp, #12]
 801e7ba:	2300      	movge	r3, #0
 801e7bc:	2201      	movlt	r2, #1
 801e7be:	bfac      	ite	ge
 801e7c0:	6033      	strge	r3, [r6, #0]
 801e7c2:	6032      	strlt	r2, [r6, #0]
 801e7c4:	4b90      	ldr	r3, [pc, #576]	@ (801ea08 <_dtoa_r+0x2b8>)
 801e7c6:	9e03      	ldr	r6, [sp, #12]
 801e7c8:	43b3      	bics	r3, r6
 801e7ca:	d110      	bne.n	801e7ee <_dtoa_r+0x9e>
 801e7cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801e7ce:	f242 730f 	movw	r3, #9999	@ 0x270f
 801e7d2:	6013      	str	r3, [r2, #0]
 801e7d4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801e7d8:	4323      	orrs	r3, r4
 801e7da:	f000 84e6 	beq.w	801f1aa <_dtoa_r+0xa5a>
 801e7de:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801e7e0:	4f8a      	ldr	r7, [pc, #552]	@ (801ea0c <_dtoa_r+0x2bc>)
 801e7e2:	2b00      	cmp	r3, #0
 801e7e4:	f000 84e8 	beq.w	801f1b8 <_dtoa_r+0xa68>
 801e7e8:	1cfb      	adds	r3, r7, #3
 801e7ea:	f000 bce3 	b.w	801f1b4 <_dtoa_r+0xa64>
 801e7ee:	ed9d 8b02 	vldr	d8, [sp, #8]
 801e7f2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801e7f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e7fa:	d10a      	bne.n	801e812 <_dtoa_r+0xc2>
 801e7fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801e7fe:	2301      	movs	r3, #1
 801e800:	6013      	str	r3, [r2, #0]
 801e802:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801e804:	b113      	cbz	r3, 801e80c <_dtoa_r+0xbc>
 801e806:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801e808:	4b81      	ldr	r3, [pc, #516]	@ (801ea10 <_dtoa_r+0x2c0>)
 801e80a:	6013      	str	r3, [r2, #0]
 801e80c:	4f81      	ldr	r7, [pc, #516]	@ (801ea14 <_dtoa_r+0x2c4>)
 801e80e:	f000 bcd3 	b.w	801f1b8 <_dtoa_r+0xa68>
 801e812:	aa0e      	add	r2, sp, #56	@ 0x38
 801e814:	a90f      	add	r1, sp, #60	@ 0x3c
 801e816:	4648      	mov	r0, r9
 801e818:	eeb0 0b48 	vmov.f64	d0, d8
 801e81c:	f002 f862 	bl	80208e4 <__d2b>
 801e820:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801e824:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e826:	9001      	str	r0, [sp, #4]
 801e828:	2b00      	cmp	r3, #0
 801e82a:	d045      	beq.n	801e8b8 <_dtoa_r+0x168>
 801e82c:	eeb0 7b48 	vmov.f64	d7, d8
 801e830:	ee18 1a90 	vmov	r1, s17
 801e834:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801e838:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801e83c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801e840:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801e844:	2500      	movs	r5, #0
 801e846:	ee07 1a90 	vmov	s15, r1
 801e84a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801e84e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801e9e8 <_dtoa_r+0x298>
 801e852:	ee37 7b46 	vsub.f64	d7, d7, d6
 801e856:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801e9f0 <_dtoa_r+0x2a0>
 801e85a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801e85e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801e9f8 <_dtoa_r+0x2a8>
 801e862:	ee07 3a90 	vmov	s15, r3
 801e866:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801e86a:	eeb0 7b46 	vmov.f64	d7, d6
 801e86e:	eea4 7b05 	vfma.f64	d7, d4, d5
 801e872:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801e876:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801e87a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e87e:	ee16 8a90 	vmov	r8, s13
 801e882:	d508      	bpl.n	801e896 <_dtoa_r+0x146>
 801e884:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801e888:	eeb4 6b47 	vcmp.f64	d6, d7
 801e88c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e890:	bf18      	it	ne
 801e892:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 801e896:	f1b8 0f16 	cmp.w	r8, #22
 801e89a:	d82b      	bhi.n	801e8f4 <_dtoa_r+0x1a4>
 801e89c:	495e      	ldr	r1, [pc, #376]	@ (801ea18 <_dtoa_r+0x2c8>)
 801e89e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801e8a2:	ed91 7b00 	vldr	d7, [r1]
 801e8a6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801e8aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e8ae:	d501      	bpl.n	801e8b4 <_dtoa_r+0x164>
 801e8b0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801e8b4:	2100      	movs	r1, #0
 801e8b6:	e01e      	b.n	801e8f6 <_dtoa_r+0x1a6>
 801e8b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e8ba:	4413      	add	r3, r2
 801e8bc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801e8c0:	2920      	cmp	r1, #32
 801e8c2:	bfc1      	itttt	gt
 801e8c4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801e8c8:	408e      	lslgt	r6, r1
 801e8ca:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801e8ce:	fa24 f101 	lsrgt.w	r1, r4, r1
 801e8d2:	bfd6      	itet	le
 801e8d4:	f1c1 0120 	rsble	r1, r1, #32
 801e8d8:	4331      	orrgt	r1, r6
 801e8da:	fa04 f101 	lslle.w	r1, r4, r1
 801e8de:	ee07 1a90 	vmov	s15, r1
 801e8e2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801e8e6:	3b01      	subs	r3, #1
 801e8e8:	ee17 1a90 	vmov	r1, s15
 801e8ec:	2501      	movs	r5, #1
 801e8ee:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801e8f2:	e7a8      	b.n	801e846 <_dtoa_r+0xf6>
 801e8f4:	2101      	movs	r1, #1
 801e8f6:	1ad2      	subs	r2, r2, r3
 801e8f8:	1e53      	subs	r3, r2, #1
 801e8fa:	9306      	str	r3, [sp, #24]
 801e8fc:	bf45      	ittet	mi
 801e8fe:	f1c2 0301 	rsbmi	r3, r2, #1
 801e902:	9304      	strmi	r3, [sp, #16]
 801e904:	2300      	movpl	r3, #0
 801e906:	2300      	movmi	r3, #0
 801e908:	bf4c      	ite	mi
 801e90a:	9306      	strmi	r3, [sp, #24]
 801e90c:	9304      	strpl	r3, [sp, #16]
 801e90e:	f1b8 0f00 	cmp.w	r8, #0
 801e912:	910c      	str	r1, [sp, #48]	@ 0x30
 801e914:	db18      	blt.n	801e948 <_dtoa_r+0x1f8>
 801e916:	9b06      	ldr	r3, [sp, #24]
 801e918:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801e91c:	4443      	add	r3, r8
 801e91e:	9306      	str	r3, [sp, #24]
 801e920:	2300      	movs	r3, #0
 801e922:	9a07      	ldr	r2, [sp, #28]
 801e924:	2a09      	cmp	r2, #9
 801e926:	d845      	bhi.n	801e9b4 <_dtoa_r+0x264>
 801e928:	2a05      	cmp	r2, #5
 801e92a:	bfc4      	itt	gt
 801e92c:	3a04      	subgt	r2, #4
 801e92e:	9207      	strgt	r2, [sp, #28]
 801e930:	9a07      	ldr	r2, [sp, #28]
 801e932:	f1a2 0202 	sub.w	r2, r2, #2
 801e936:	bfcc      	ite	gt
 801e938:	2400      	movgt	r4, #0
 801e93a:	2401      	movle	r4, #1
 801e93c:	2a03      	cmp	r2, #3
 801e93e:	d844      	bhi.n	801e9ca <_dtoa_r+0x27a>
 801e940:	e8df f002 	tbb	[pc, r2]
 801e944:	0b173634 	.word	0x0b173634
 801e948:	9b04      	ldr	r3, [sp, #16]
 801e94a:	2200      	movs	r2, #0
 801e94c:	eba3 0308 	sub.w	r3, r3, r8
 801e950:	9304      	str	r3, [sp, #16]
 801e952:	920a      	str	r2, [sp, #40]	@ 0x28
 801e954:	f1c8 0300 	rsb	r3, r8, #0
 801e958:	e7e3      	b.n	801e922 <_dtoa_r+0x1d2>
 801e95a:	2201      	movs	r2, #1
 801e95c:	9208      	str	r2, [sp, #32]
 801e95e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e960:	eb08 0b02 	add.w	fp, r8, r2
 801e964:	f10b 0a01 	add.w	sl, fp, #1
 801e968:	4652      	mov	r2, sl
 801e96a:	2a01      	cmp	r2, #1
 801e96c:	bfb8      	it	lt
 801e96e:	2201      	movlt	r2, #1
 801e970:	e006      	b.n	801e980 <_dtoa_r+0x230>
 801e972:	2201      	movs	r2, #1
 801e974:	9208      	str	r2, [sp, #32]
 801e976:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e978:	2a00      	cmp	r2, #0
 801e97a:	dd29      	ble.n	801e9d0 <_dtoa_r+0x280>
 801e97c:	4693      	mov	fp, r2
 801e97e:	4692      	mov	sl, r2
 801e980:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801e984:	2100      	movs	r1, #0
 801e986:	2004      	movs	r0, #4
 801e988:	f100 0614 	add.w	r6, r0, #20
 801e98c:	4296      	cmp	r6, r2
 801e98e:	d926      	bls.n	801e9de <_dtoa_r+0x28e>
 801e990:	6079      	str	r1, [r7, #4]
 801e992:	4648      	mov	r0, r9
 801e994:	9305      	str	r3, [sp, #20]
 801e996:	f001 fbc9 	bl	802012c <_Balloc>
 801e99a:	9b05      	ldr	r3, [sp, #20]
 801e99c:	4607      	mov	r7, r0
 801e99e:	2800      	cmp	r0, #0
 801e9a0:	d13e      	bne.n	801ea20 <_dtoa_r+0x2d0>
 801e9a2:	4b1e      	ldr	r3, [pc, #120]	@ (801ea1c <_dtoa_r+0x2cc>)
 801e9a4:	4602      	mov	r2, r0
 801e9a6:	f240 11af 	movw	r1, #431	@ 0x1af
 801e9aa:	e6ea      	b.n	801e782 <_dtoa_r+0x32>
 801e9ac:	2200      	movs	r2, #0
 801e9ae:	e7e1      	b.n	801e974 <_dtoa_r+0x224>
 801e9b0:	2200      	movs	r2, #0
 801e9b2:	e7d3      	b.n	801e95c <_dtoa_r+0x20c>
 801e9b4:	2401      	movs	r4, #1
 801e9b6:	2200      	movs	r2, #0
 801e9b8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801e9bc:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 801e9c0:	2100      	movs	r1, #0
 801e9c2:	46da      	mov	sl, fp
 801e9c4:	2212      	movs	r2, #18
 801e9c6:	9109      	str	r1, [sp, #36]	@ 0x24
 801e9c8:	e7da      	b.n	801e980 <_dtoa_r+0x230>
 801e9ca:	2201      	movs	r2, #1
 801e9cc:	9208      	str	r2, [sp, #32]
 801e9ce:	e7f5      	b.n	801e9bc <_dtoa_r+0x26c>
 801e9d0:	f04f 0b01 	mov.w	fp, #1
 801e9d4:	46da      	mov	sl, fp
 801e9d6:	465a      	mov	r2, fp
 801e9d8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801e9dc:	e7d0      	b.n	801e980 <_dtoa_r+0x230>
 801e9de:	3101      	adds	r1, #1
 801e9e0:	0040      	lsls	r0, r0, #1
 801e9e2:	e7d1      	b.n	801e988 <_dtoa_r+0x238>
 801e9e4:	f3af 8000 	nop.w
 801e9e8:	636f4361 	.word	0x636f4361
 801e9ec:	3fd287a7 	.word	0x3fd287a7
 801e9f0:	8b60c8b3 	.word	0x8b60c8b3
 801e9f4:	3fc68a28 	.word	0x3fc68a28
 801e9f8:	509f79fb 	.word	0x509f79fb
 801e9fc:	3fd34413 	.word	0x3fd34413
 801ea00:	08024df5 	.word	0x08024df5
 801ea04:	08024eb7 	.word	0x08024eb7
 801ea08:	7ff00000 	.word	0x7ff00000
 801ea0c:	08024eb3 	.word	0x08024eb3
 801ea10:	08024dcd 	.word	0x08024dcd
 801ea14:	08024dcc 	.word	0x08024dcc
 801ea18:	08025178 	.word	0x08025178
 801ea1c:	08024f0f 	.word	0x08024f0f
 801ea20:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801ea24:	f1ba 0f0e 	cmp.w	sl, #14
 801ea28:	6010      	str	r0, [r2, #0]
 801ea2a:	d86e      	bhi.n	801eb0a <_dtoa_r+0x3ba>
 801ea2c:	2c00      	cmp	r4, #0
 801ea2e:	d06c      	beq.n	801eb0a <_dtoa_r+0x3ba>
 801ea30:	f1b8 0f00 	cmp.w	r8, #0
 801ea34:	f340 80b4 	ble.w	801eba0 <_dtoa_r+0x450>
 801ea38:	4ac8      	ldr	r2, [pc, #800]	@ (801ed5c <_dtoa_r+0x60c>)
 801ea3a:	f008 010f 	and.w	r1, r8, #15
 801ea3e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801ea42:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801ea46:	ed92 7b00 	vldr	d7, [r2]
 801ea4a:	ea4f 1128 	mov.w	r1, r8, asr #4
 801ea4e:	f000 809b 	beq.w	801eb88 <_dtoa_r+0x438>
 801ea52:	4ac3      	ldr	r2, [pc, #780]	@ (801ed60 <_dtoa_r+0x610>)
 801ea54:	ed92 6b08 	vldr	d6, [r2, #32]
 801ea58:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801ea5c:	ed8d 6b02 	vstr	d6, [sp, #8]
 801ea60:	f001 010f 	and.w	r1, r1, #15
 801ea64:	2203      	movs	r2, #3
 801ea66:	48be      	ldr	r0, [pc, #760]	@ (801ed60 <_dtoa_r+0x610>)
 801ea68:	2900      	cmp	r1, #0
 801ea6a:	f040 808f 	bne.w	801eb8c <_dtoa_r+0x43c>
 801ea6e:	ed9d 6b02 	vldr	d6, [sp, #8]
 801ea72:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801ea76:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ea7a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801ea7c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ea80:	2900      	cmp	r1, #0
 801ea82:	f000 80b3 	beq.w	801ebec <_dtoa_r+0x49c>
 801ea86:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801ea8a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801ea8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ea92:	f140 80ab 	bpl.w	801ebec <_dtoa_r+0x49c>
 801ea96:	f1ba 0f00 	cmp.w	sl, #0
 801ea9a:	f000 80a7 	beq.w	801ebec <_dtoa_r+0x49c>
 801ea9e:	f1bb 0f00 	cmp.w	fp, #0
 801eaa2:	dd30      	ble.n	801eb06 <_dtoa_r+0x3b6>
 801eaa4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801eaa8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801eaac:	ed8d 7b02 	vstr	d7, [sp, #8]
 801eab0:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 801eab4:	9105      	str	r1, [sp, #20]
 801eab6:	3201      	adds	r2, #1
 801eab8:	465c      	mov	r4, fp
 801eaba:	ed9d 6b02 	vldr	d6, [sp, #8]
 801eabe:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801eac2:	ee07 2a90 	vmov	s15, r2
 801eac6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801eaca:	eea7 5b06 	vfma.f64	d5, d7, d6
 801eace:	ee15 2a90 	vmov	r2, s11
 801ead2:	ec51 0b15 	vmov	r0, r1, d5
 801ead6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801eada:	2c00      	cmp	r4, #0
 801eadc:	f040 808a 	bne.w	801ebf4 <_dtoa_r+0x4a4>
 801eae0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801eae4:	ee36 6b47 	vsub.f64	d6, d6, d7
 801eae8:	ec41 0b17 	vmov	d7, r0, r1
 801eaec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801eaf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eaf4:	f300 826a 	bgt.w	801efcc <_dtoa_r+0x87c>
 801eaf8:	eeb1 7b47 	vneg.f64	d7, d7
 801eafc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801eb00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eb04:	d423      	bmi.n	801eb4e <_dtoa_r+0x3fe>
 801eb06:	ed8d 8b02 	vstr	d8, [sp, #8]
 801eb0a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801eb0c:	2a00      	cmp	r2, #0
 801eb0e:	f2c0 8129 	blt.w	801ed64 <_dtoa_r+0x614>
 801eb12:	f1b8 0f0e 	cmp.w	r8, #14
 801eb16:	f300 8125 	bgt.w	801ed64 <_dtoa_r+0x614>
 801eb1a:	4b90      	ldr	r3, [pc, #576]	@ (801ed5c <_dtoa_r+0x60c>)
 801eb1c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801eb20:	ed93 6b00 	vldr	d6, [r3]
 801eb24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801eb26:	2b00      	cmp	r3, #0
 801eb28:	f280 80c8 	bge.w	801ecbc <_dtoa_r+0x56c>
 801eb2c:	f1ba 0f00 	cmp.w	sl, #0
 801eb30:	f300 80c4 	bgt.w	801ecbc <_dtoa_r+0x56c>
 801eb34:	d10b      	bne.n	801eb4e <_dtoa_r+0x3fe>
 801eb36:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801eb3a:	ee26 6b07 	vmul.f64	d6, d6, d7
 801eb3e:	ed9d 7b02 	vldr	d7, [sp, #8]
 801eb42:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801eb46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eb4a:	f2c0 823c 	blt.w	801efc6 <_dtoa_r+0x876>
 801eb4e:	2400      	movs	r4, #0
 801eb50:	4625      	mov	r5, r4
 801eb52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801eb54:	43db      	mvns	r3, r3
 801eb56:	9305      	str	r3, [sp, #20]
 801eb58:	463e      	mov	r6, r7
 801eb5a:	f04f 0800 	mov.w	r8, #0
 801eb5e:	4621      	mov	r1, r4
 801eb60:	4648      	mov	r0, r9
 801eb62:	f001 fb23 	bl	80201ac <_Bfree>
 801eb66:	2d00      	cmp	r5, #0
 801eb68:	f000 80a2 	beq.w	801ecb0 <_dtoa_r+0x560>
 801eb6c:	f1b8 0f00 	cmp.w	r8, #0
 801eb70:	d005      	beq.n	801eb7e <_dtoa_r+0x42e>
 801eb72:	45a8      	cmp	r8, r5
 801eb74:	d003      	beq.n	801eb7e <_dtoa_r+0x42e>
 801eb76:	4641      	mov	r1, r8
 801eb78:	4648      	mov	r0, r9
 801eb7a:	f001 fb17 	bl	80201ac <_Bfree>
 801eb7e:	4629      	mov	r1, r5
 801eb80:	4648      	mov	r0, r9
 801eb82:	f001 fb13 	bl	80201ac <_Bfree>
 801eb86:	e093      	b.n	801ecb0 <_dtoa_r+0x560>
 801eb88:	2202      	movs	r2, #2
 801eb8a:	e76c      	b.n	801ea66 <_dtoa_r+0x316>
 801eb8c:	07cc      	lsls	r4, r1, #31
 801eb8e:	d504      	bpl.n	801eb9a <_dtoa_r+0x44a>
 801eb90:	ed90 6b00 	vldr	d6, [r0]
 801eb94:	3201      	adds	r2, #1
 801eb96:	ee27 7b06 	vmul.f64	d7, d7, d6
 801eb9a:	1049      	asrs	r1, r1, #1
 801eb9c:	3008      	adds	r0, #8
 801eb9e:	e763      	b.n	801ea68 <_dtoa_r+0x318>
 801eba0:	d022      	beq.n	801ebe8 <_dtoa_r+0x498>
 801eba2:	f1c8 0100 	rsb	r1, r8, #0
 801eba6:	4a6d      	ldr	r2, [pc, #436]	@ (801ed5c <_dtoa_r+0x60c>)
 801eba8:	f001 000f 	and.w	r0, r1, #15
 801ebac:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801ebb0:	ed92 7b00 	vldr	d7, [r2]
 801ebb4:	ee28 7b07 	vmul.f64	d7, d8, d7
 801ebb8:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ebbc:	4868      	ldr	r0, [pc, #416]	@ (801ed60 <_dtoa_r+0x610>)
 801ebbe:	1109      	asrs	r1, r1, #4
 801ebc0:	2400      	movs	r4, #0
 801ebc2:	2202      	movs	r2, #2
 801ebc4:	b929      	cbnz	r1, 801ebd2 <_dtoa_r+0x482>
 801ebc6:	2c00      	cmp	r4, #0
 801ebc8:	f43f af57 	beq.w	801ea7a <_dtoa_r+0x32a>
 801ebcc:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ebd0:	e753      	b.n	801ea7a <_dtoa_r+0x32a>
 801ebd2:	07ce      	lsls	r6, r1, #31
 801ebd4:	d505      	bpl.n	801ebe2 <_dtoa_r+0x492>
 801ebd6:	ed90 6b00 	vldr	d6, [r0]
 801ebda:	3201      	adds	r2, #1
 801ebdc:	2401      	movs	r4, #1
 801ebde:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ebe2:	1049      	asrs	r1, r1, #1
 801ebe4:	3008      	adds	r0, #8
 801ebe6:	e7ed      	b.n	801ebc4 <_dtoa_r+0x474>
 801ebe8:	2202      	movs	r2, #2
 801ebea:	e746      	b.n	801ea7a <_dtoa_r+0x32a>
 801ebec:	f8cd 8014 	str.w	r8, [sp, #20]
 801ebf0:	4654      	mov	r4, sl
 801ebf2:	e762      	b.n	801eaba <_dtoa_r+0x36a>
 801ebf4:	4a59      	ldr	r2, [pc, #356]	@ (801ed5c <_dtoa_r+0x60c>)
 801ebf6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801ebfa:	ed12 4b02 	vldr	d4, [r2, #-8]
 801ebfe:	9a08      	ldr	r2, [sp, #32]
 801ec00:	ec41 0b17 	vmov	d7, r0, r1
 801ec04:	443c      	add	r4, r7
 801ec06:	b34a      	cbz	r2, 801ec5c <_dtoa_r+0x50c>
 801ec08:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801ec0c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801ec10:	463e      	mov	r6, r7
 801ec12:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801ec16:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801ec1a:	ee35 7b47 	vsub.f64	d7, d5, d7
 801ec1e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801ec22:	ee14 2a90 	vmov	r2, s9
 801ec26:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801ec2a:	3230      	adds	r2, #48	@ 0x30
 801ec2c:	ee36 6b45 	vsub.f64	d6, d6, d5
 801ec30:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801ec34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ec38:	f806 2b01 	strb.w	r2, [r6], #1
 801ec3c:	d438      	bmi.n	801ecb0 <_dtoa_r+0x560>
 801ec3e:	ee32 5b46 	vsub.f64	d5, d2, d6
 801ec42:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801ec46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ec4a:	d46e      	bmi.n	801ed2a <_dtoa_r+0x5da>
 801ec4c:	42a6      	cmp	r6, r4
 801ec4e:	f43f af5a 	beq.w	801eb06 <_dtoa_r+0x3b6>
 801ec52:	ee27 7b03 	vmul.f64	d7, d7, d3
 801ec56:	ee26 6b03 	vmul.f64	d6, d6, d3
 801ec5a:	e7e0      	b.n	801ec1e <_dtoa_r+0x4ce>
 801ec5c:	4621      	mov	r1, r4
 801ec5e:	463e      	mov	r6, r7
 801ec60:	ee27 7b04 	vmul.f64	d7, d7, d4
 801ec64:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801ec68:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801ec6c:	ee14 2a90 	vmov	r2, s9
 801ec70:	3230      	adds	r2, #48	@ 0x30
 801ec72:	f806 2b01 	strb.w	r2, [r6], #1
 801ec76:	42a6      	cmp	r6, r4
 801ec78:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801ec7c:	ee36 6b45 	vsub.f64	d6, d6, d5
 801ec80:	d119      	bne.n	801ecb6 <_dtoa_r+0x566>
 801ec82:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801ec86:	ee37 4b05 	vadd.f64	d4, d7, d5
 801ec8a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801ec8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ec92:	dc4a      	bgt.n	801ed2a <_dtoa_r+0x5da>
 801ec94:	ee35 5b47 	vsub.f64	d5, d5, d7
 801ec98:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801ec9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eca0:	f57f af31 	bpl.w	801eb06 <_dtoa_r+0x3b6>
 801eca4:	460e      	mov	r6, r1
 801eca6:	3901      	subs	r1, #1
 801eca8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801ecac:	2b30      	cmp	r3, #48	@ 0x30
 801ecae:	d0f9      	beq.n	801eca4 <_dtoa_r+0x554>
 801ecb0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801ecb4:	e027      	b.n	801ed06 <_dtoa_r+0x5b6>
 801ecb6:	ee26 6b03 	vmul.f64	d6, d6, d3
 801ecba:	e7d5      	b.n	801ec68 <_dtoa_r+0x518>
 801ecbc:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ecc0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801ecc4:	463e      	mov	r6, r7
 801ecc6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801ecca:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801ecce:	ee15 3a10 	vmov	r3, s10
 801ecd2:	3330      	adds	r3, #48	@ 0x30
 801ecd4:	f806 3b01 	strb.w	r3, [r6], #1
 801ecd8:	1bf3      	subs	r3, r6, r7
 801ecda:	459a      	cmp	sl, r3
 801ecdc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801ece0:	eea3 7b46 	vfms.f64	d7, d3, d6
 801ece4:	d132      	bne.n	801ed4c <_dtoa_r+0x5fc>
 801ece6:	ee37 7b07 	vadd.f64	d7, d7, d7
 801ecea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801ecee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ecf2:	dc18      	bgt.n	801ed26 <_dtoa_r+0x5d6>
 801ecf4:	eeb4 7b46 	vcmp.f64	d7, d6
 801ecf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ecfc:	d103      	bne.n	801ed06 <_dtoa_r+0x5b6>
 801ecfe:	ee15 3a10 	vmov	r3, s10
 801ed02:	07db      	lsls	r3, r3, #31
 801ed04:	d40f      	bmi.n	801ed26 <_dtoa_r+0x5d6>
 801ed06:	9901      	ldr	r1, [sp, #4]
 801ed08:	4648      	mov	r0, r9
 801ed0a:	f001 fa4f 	bl	80201ac <_Bfree>
 801ed0e:	2300      	movs	r3, #0
 801ed10:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801ed12:	7033      	strb	r3, [r6, #0]
 801ed14:	f108 0301 	add.w	r3, r8, #1
 801ed18:	6013      	str	r3, [r2, #0]
 801ed1a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801ed1c:	2b00      	cmp	r3, #0
 801ed1e:	f000 824b 	beq.w	801f1b8 <_dtoa_r+0xa68>
 801ed22:	601e      	str	r6, [r3, #0]
 801ed24:	e248      	b.n	801f1b8 <_dtoa_r+0xa68>
 801ed26:	f8cd 8014 	str.w	r8, [sp, #20]
 801ed2a:	4633      	mov	r3, r6
 801ed2c:	461e      	mov	r6, r3
 801ed2e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ed32:	2a39      	cmp	r2, #57	@ 0x39
 801ed34:	d106      	bne.n	801ed44 <_dtoa_r+0x5f4>
 801ed36:	429f      	cmp	r7, r3
 801ed38:	d1f8      	bne.n	801ed2c <_dtoa_r+0x5dc>
 801ed3a:	9a05      	ldr	r2, [sp, #20]
 801ed3c:	3201      	adds	r2, #1
 801ed3e:	9205      	str	r2, [sp, #20]
 801ed40:	2230      	movs	r2, #48	@ 0x30
 801ed42:	703a      	strb	r2, [r7, #0]
 801ed44:	781a      	ldrb	r2, [r3, #0]
 801ed46:	3201      	adds	r2, #1
 801ed48:	701a      	strb	r2, [r3, #0]
 801ed4a:	e7b1      	b.n	801ecb0 <_dtoa_r+0x560>
 801ed4c:	ee27 7b04 	vmul.f64	d7, d7, d4
 801ed50:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801ed54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ed58:	d1b5      	bne.n	801ecc6 <_dtoa_r+0x576>
 801ed5a:	e7d4      	b.n	801ed06 <_dtoa_r+0x5b6>
 801ed5c:	08025178 	.word	0x08025178
 801ed60:	08025150 	.word	0x08025150
 801ed64:	9908      	ldr	r1, [sp, #32]
 801ed66:	2900      	cmp	r1, #0
 801ed68:	f000 80e9 	beq.w	801ef3e <_dtoa_r+0x7ee>
 801ed6c:	9907      	ldr	r1, [sp, #28]
 801ed6e:	2901      	cmp	r1, #1
 801ed70:	f300 80cb 	bgt.w	801ef0a <_dtoa_r+0x7ba>
 801ed74:	2d00      	cmp	r5, #0
 801ed76:	f000 80c4 	beq.w	801ef02 <_dtoa_r+0x7b2>
 801ed7a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801ed7e:	9e04      	ldr	r6, [sp, #16]
 801ed80:	461c      	mov	r4, r3
 801ed82:	9305      	str	r3, [sp, #20]
 801ed84:	9b04      	ldr	r3, [sp, #16]
 801ed86:	4413      	add	r3, r2
 801ed88:	9304      	str	r3, [sp, #16]
 801ed8a:	9b06      	ldr	r3, [sp, #24]
 801ed8c:	2101      	movs	r1, #1
 801ed8e:	4413      	add	r3, r2
 801ed90:	4648      	mov	r0, r9
 801ed92:	9306      	str	r3, [sp, #24]
 801ed94:	f001 fb08 	bl	80203a8 <__i2b>
 801ed98:	9b05      	ldr	r3, [sp, #20]
 801ed9a:	4605      	mov	r5, r0
 801ed9c:	b166      	cbz	r6, 801edb8 <_dtoa_r+0x668>
 801ed9e:	9a06      	ldr	r2, [sp, #24]
 801eda0:	2a00      	cmp	r2, #0
 801eda2:	dd09      	ble.n	801edb8 <_dtoa_r+0x668>
 801eda4:	42b2      	cmp	r2, r6
 801eda6:	9904      	ldr	r1, [sp, #16]
 801eda8:	bfa8      	it	ge
 801edaa:	4632      	movge	r2, r6
 801edac:	1a89      	subs	r1, r1, r2
 801edae:	9104      	str	r1, [sp, #16]
 801edb0:	9906      	ldr	r1, [sp, #24]
 801edb2:	1ab6      	subs	r6, r6, r2
 801edb4:	1a8a      	subs	r2, r1, r2
 801edb6:	9206      	str	r2, [sp, #24]
 801edb8:	b30b      	cbz	r3, 801edfe <_dtoa_r+0x6ae>
 801edba:	9a08      	ldr	r2, [sp, #32]
 801edbc:	2a00      	cmp	r2, #0
 801edbe:	f000 80c5 	beq.w	801ef4c <_dtoa_r+0x7fc>
 801edc2:	2c00      	cmp	r4, #0
 801edc4:	f000 80bf 	beq.w	801ef46 <_dtoa_r+0x7f6>
 801edc8:	4629      	mov	r1, r5
 801edca:	4622      	mov	r2, r4
 801edcc:	4648      	mov	r0, r9
 801edce:	930b      	str	r3, [sp, #44]	@ 0x2c
 801edd0:	f001 fba2 	bl	8020518 <__pow5mult>
 801edd4:	9a01      	ldr	r2, [sp, #4]
 801edd6:	4601      	mov	r1, r0
 801edd8:	4605      	mov	r5, r0
 801edda:	4648      	mov	r0, r9
 801eddc:	f001 fafa 	bl	80203d4 <__multiply>
 801ede0:	9901      	ldr	r1, [sp, #4]
 801ede2:	9005      	str	r0, [sp, #20]
 801ede4:	4648      	mov	r0, r9
 801ede6:	f001 f9e1 	bl	80201ac <_Bfree>
 801edea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801edec:	1b1b      	subs	r3, r3, r4
 801edee:	f000 80b0 	beq.w	801ef52 <_dtoa_r+0x802>
 801edf2:	9905      	ldr	r1, [sp, #20]
 801edf4:	461a      	mov	r2, r3
 801edf6:	4648      	mov	r0, r9
 801edf8:	f001 fb8e 	bl	8020518 <__pow5mult>
 801edfc:	9001      	str	r0, [sp, #4]
 801edfe:	2101      	movs	r1, #1
 801ee00:	4648      	mov	r0, r9
 801ee02:	f001 fad1 	bl	80203a8 <__i2b>
 801ee06:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ee08:	4604      	mov	r4, r0
 801ee0a:	2b00      	cmp	r3, #0
 801ee0c:	f000 81da 	beq.w	801f1c4 <_dtoa_r+0xa74>
 801ee10:	461a      	mov	r2, r3
 801ee12:	4601      	mov	r1, r0
 801ee14:	4648      	mov	r0, r9
 801ee16:	f001 fb7f 	bl	8020518 <__pow5mult>
 801ee1a:	9b07      	ldr	r3, [sp, #28]
 801ee1c:	2b01      	cmp	r3, #1
 801ee1e:	4604      	mov	r4, r0
 801ee20:	f300 80a0 	bgt.w	801ef64 <_dtoa_r+0x814>
 801ee24:	9b02      	ldr	r3, [sp, #8]
 801ee26:	2b00      	cmp	r3, #0
 801ee28:	f040 8096 	bne.w	801ef58 <_dtoa_r+0x808>
 801ee2c:	9b03      	ldr	r3, [sp, #12]
 801ee2e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801ee32:	2a00      	cmp	r2, #0
 801ee34:	f040 8092 	bne.w	801ef5c <_dtoa_r+0x80c>
 801ee38:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801ee3c:	0d12      	lsrs	r2, r2, #20
 801ee3e:	0512      	lsls	r2, r2, #20
 801ee40:	2a00      	cmp	r2, #0
 801ee42:	f000 808d 	beq.w	801ef60 <_dtoa_r+0x810>
 801ee46:	9b04      	ldr	r3, [sp, #16]
 801ee48:	3301      	adds	r3, #1
 801ee4a:	9304      	str	r3, [sp, #16]
 801ee4c:	9b06      	ldr	r3, [sp, #24]
 801ee4e:	3301      	adds	r3, #1
 801ee50:	9306      	str	r3, [sp, #24]
 801ee52:	2301      	movs	r3, #1
 801ee54:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ee56:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ee58:	2b00      	cmp	r3, #0
 801ee5a:	f000 81b9 	beq.w	801f1d0 <_dtoa_r+0xa80>
 801ee5e:	6922      	ldr	r2, [r4, #16]
 801ee60:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801ee64:	6910      	ldr	r0, [r2, #16]
 801ee66:	f001 fa53 	bl	8020310 <__hi0bits>
 801ee6a:	f1c0 0020 	rsb	r0, r0, #32
 801ee6e:	9b06      	ldr	r3, [sp, #24]
 801ee70:	4418      	add	r0, r3
 801ee72:	f010 001f 	ands.w	r0, r0, #31
 801ee76:	f000 8081 	beq.w	801ef7c <_dtoa_r+0x82c>
 801ee7a:	f1c0 0220 	rsb	r2, r0, #32
 801ee7e:	2a04      	cmp	r2, #4
 801ee80:	dd73      	ble.n	801ef6a <_dtoa_r+0x81a>
 801ee82:	9b04      	ldr	r3, [sp, #16]
 801ee84:	f1c0 001c 	rsb	r0, r0, #28
 801ee88:	4403      	add	r3, r0
 801ee8a:	9304      	str	r3, [sp, #16]
 801ee8c:	9b06      	ldr	r3, [sp, #24]
 801ee8e:	4406      	add	r6, r0
 801ee90:	4403      	add	r3, r0
 801ee92:	9306      	str	r3, [sp, #24]
 801ee94:	9b04      	ldr	r3, [sp, #16]
 801ee96:	2b00      	cmp	r3, #0
 801ee98:	dd05      	ble.n	801eea6 <_dtoa_r+0x756>
 801ee9a:	9901      	ldr	r1, [sp, #4]
 801ee9c:	461a      	mov	r2, r3
 801ee9e:	4648      	mov	r0, r9
 801eea0:	f001 fb94 	bl	80205cc <__lshift>
 801eea4:	9001      	str	r0, [sp, #4]
 801eea6:	9b06      	ldr	r3, [sp, #24]
 801eea8:	2b00      	cmp	r3, #0
 801eeaa:	dd05      	ble.n	801eeb8 <_dtoa_r+0x768>
 801eeac:	4621      	mov	r1, r4
 801eeae:	461a      	mov	r2, r3
 801eeb0:	4648      	mov	r0, r9
 801eeb2:	f001 fb8b 	bl	80205cc <__lshift>
 801eeb6:	4604      	mov	r4, r0
 801eeb8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801eeba:	2b00      	cmp	r3, #0
 801eebc:	d060      	beq.n	801ef80 <_dtoa_r+0x830>
 801eebe:	9801      	ldr	r0, [sp, #4]
 801eec0:	4621      	mov	r1, r4
 801eec2:	f001 fbef 	bl	80206a4 <__mcmp>
 801eec6:	2800      	cmp	r0, #0
 801eec8:	da5a      	bge.n	801ef80 <_dtoa_r+0x830>
 801eeca:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801eece:	9305      	str	r3, [sp, #20]
 801eed0:	9901      	ldr	r1, [sp, #4]
 801eed2:	2300      	movs	r3, #0
 801eed4:	220a      	movs	r2, #10
 801eed6:	4648      	mov	r0, r9
 801eed8:	f001 f98a 	bl	80201f0 <__multadd>
 801eedc:	9b08      	ldr	r3, [sp, #32]
 801eede:	9001      	str	r0, [sp, #4]
 801eee0:	2b00      	cmp	r3, #0
 801eee2:	f000 8177 	beq.w	801f1d4 <_dtoa_r+0xa84>
 801eee6:	4629      	mov	r1, r5
 801eee8:	2300      	movs	r3, #0
 801eeea:	220a      	movs	r2, #10
 801eeec:	4648      	mov	r0, r9
 801eeee:	f001 f97f 	bl	80201f0 <__multadd>
 801eef2:	f1bb 0f00 	cmp.w	fp, #0
 801eef6:	4605      	mov	r5, r0
 801eef8:	dc6e      	bgt.n	801efd8 <_dtoa_r+0x888>
 801eefa:	9b07      	ldr	r3, [sp, #28]
 801eefc:	2b02      	cmp	r3, #2
 801eefe:	dc48      	bgt.n	801ef92 <_dtoa_r+0x842>
 801ef00:	e06a      	b.n	801efd8 <_dtoa_r+0x888>
 801ef02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801ef04:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801ef08:	e739      	b.n	801ed7e <_dtoa_r+0x62e>
 801ef0a:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 801ef0e:	42a3      	cmp	r3, r4
 801ef10:	db07      	blt.n	801ef22 <_dtoa_r+0x7d2>
 801ef12:	f1ba 0f00 	cmp.w	sl, #0
 801ef16:	eba3 0404 	sub.w	r4, r3, r4
 801ef1a:	db0b      	blt.n	801ef34 <_dtoa_r+0x7e4>
 801ef1c:	9e04      	ldr	r6, [sp, #16]
 801ef1e:	4652      	mov	r2, sl
 801ef20:	e72f      	b.n	801ed82 <_dtoa_r+0x632>
 801ef22:	1ae2      	subs	r2, r4, r3
 801ef24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ef26:	9e04      	ldr	r6, [sp, #16]
 801ef28:	4413      	add	r3, r2
 801ef2a:	930a      	str	r3, [sp, #40]	@ 0x28
 801ef2c:	4652      	mov	r2, sl
 801ef2e:	4623      	mov	r3, r4
 801ef30:	2400      	movs	r4, #0
 801ef32:	e726      	b.n	801ed82 <_dtoa_r+0x632>
 801ef34:	9a04      	ldr	r2, [sp, #16]
 801ef36:	eba2 060a 	sub.w	r6, r2, sl
 801ef3a:	2200      	movs	r2, #0
 801ef3c:	e721      	b.n	801ed82 <_dtoa_r+0x632>
 801ef3e:	9e04      	ldr	r6, [sp, #16]
 801ef40:	9d08      	ldr	r5, [sp, #32]
 801ef42:	461c      	mov	r4, r3
 801ef44:	e72a      	b.n	801ed9c <_dtoa_r+0x64c>
 801ef46:	9a01      	ldr	r2, [sp, #4]
 801ef48:	9205      	str	r2, [sp, #20]
 801ef4a:	e752      	b.n	801edf2 <_dtoa_r+0x6a2>
 801ef4c:	9901      	ldr	r1, [sp, #4]
 801ef4e:	461a      	mov	r2, r3
 801ef50:	e751      	b.n	801edf6 <_dtoa_r+0x6a6>
 801ef52:	9b05      	ldr	r3, [sp, #20]
 801ef54:	9301      	str	r3, [sp, #4]
 801ef56:	e752      	b.n	801edfe <_dtoa_r+0x6ae>
 801ef58:	2300      	movs	r3, #0
 801ef5a:	e77b      	b.n	801ee54 <_dtoa_r+0x704>
 801ef5c:	9b02      	ldr	r3, [sp, #8]
 801ef5e:	e779      	b.n	801ee54 <_dtoa_r+0x704>
 801ef60:	920b      	str	r2, [sp, #44]	@ 0x2c
 801ef62:	e778      	b.n	801ee56 <_dtoa_r+0x706>
 801ef64:	2300      	movs	r3, #0
 801ef66:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ef68:	e779      	b.n	801ee5e <_dtoa_r+0x70e>
 801ef6a:	d093      	beq.n	801ee94 <_dtoa_r+0x744>
 801ef6c:	9b04      	ldr	r3, [sp, #16]
 801ef6e:	321c      	adds	r2, #28
 801ef70:	4413      	add	r3, r2
 801ef72:	9304      	str	r3, [sp, #16]
 801ef74:	9b06      	ldr	r3, [sp, #24]
 801ef76:	4416      	add	r6, r2
 801ef78:	4413      	add	r3, r2
 801ef7a:	e78a      	b.n	801ee92 <_dtoa_r+0x742>
 801ef7c:	4602      	mov	r2, r0
 801ef7e:	e7f5      	b.n	801ef6c <_dtoa_r+0x81c>
 801ef80:	f1ba 0f00 	cmp.w	sl, #0
 801ef84:	f8cd 8014 	str.w	r8, [sp, #20]
 801ef88:	46d3      	mov	fp, sl
 801ef8a:	dc21      	bgt.n	801efd0 <_dtoa_r+0x880>
 801ef8c:	9b07      	ldr	r3, [sp, #28]
 801ef8e:	2b02      	cmp	r3, #2
 801ef90:	dd1e      	ble.n	801efd0 <_dtoa_r+0x880>
 801ef92:	f1bb 0f00 	cmp.w	fp, #0
 801ef96:	f47f addc 	bne.w	801eb52 <_dtoa_r+0x402>
 801ef9a:	4621      	mov	r1, r4
 801ef9c:	465b      	mov	r3, fp
 801ef9e:	2205      	movs	r2, #5
 801efa0:	4648      	mov	r0, r9
 801efa2:	f001 f925 	bl	80201f0 <__multadd>
 801efa6:	4601      	mov	r1, r0
 801efa8:	4604      	mov	r4, r0
 801efaa:	9801      	ldr	r0, [sp, #4]
 801efac:	f001 fb7a 	bl	80206a4 <__mcmp>
 801efb0:	2800      	cmp	r0, #0
 801efb2:	f77f adce 	ble.w	801eb52 <_dtoa_r+0x402>
 801efb6:	463e      	mov	r6, r7
 801efb8:	2331      	movs	r3, #49	@ 0x31
 801efba:	f806 3b01 	strb.w	r3, [r6], #1
 801efbe:	9b05      	ldr	r3, [sp, #20]
 801efc0:	3301      	adds	r3, #1
 801efc2:	9305      	str	r3, [sp, #20]
 801efc4:	e5c9      	b.n	801eb5a <_dtoa_r+0x40a>
 801efc6:	f8cd 8014 	str.w	r8, [sp, #20]
 801efca:	4654      	mov	r4, sl
 801efcc:	4625      	mov	r5, r4
 801efce:	e7f2      	b.n	801efb6 <_dtoa_r+0x866>
 801efd0:	9b08      	ldr	r3, [sp, #32]
 801efd2:	2b00      	cmp	r3, #0
 801efd4:	f000 8102 	beq.w	801f1dc <_dtoa_r+0xa8c>
 801efd8:	2e00      	cmp	r6, #0
 801efda:	dd05      	ble.n	801efe8 <_dtoa_r+0x898>
 801efdc:	4629      	mov	r1, r5
 801efde:	4632      	mov	r2, r6
 801efe0:	4648      	mov	r0, r9
 801efe2:	f001 faf3 	bl	80205cc <__lshift>
 801efe6:	4605      	mov	r5, r0
 801efe8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801efea:	2b00      	cmp	r3, #0
 801efec:	d058      	beq.n	801f0a0 <_dtoa_r+0x950>
 801efee:	6869      	ldr	r1, [r5, #4]
 801eff0:	4648      	mov	r0, r9
 801eff2:	f001 f89b 	bl	802012c <_Balloc>
 801eff6:	4606      	mov	r6, r0
 801eff8:	b928      	cbnz	r0, 801f006 <_dtoa_r+0x8b6>
 801effa:	4b82      	ldr	r3, [pc, #520]	@ (801f204 <_dtoa_r+0xab4>)
 801effc:	4602      	mov	r2, r0
 801effe:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801f002:	f7ff bbbe 	b.w	801e782 <_dtoa_r+0x32>
 801f006:	692a      	ldr	r2, [r5, #16]
 801f008:	3202      	adds	r2, #2
 801f00a:	0092      	lsls	r2, r2, #2
 801f00c:	f105 010c 	add.w	r1, r5, #12
 801f010:	300c      	adds	r0, #12
 801f012:	f7ff fadb 	bl	801e5cc <memcpy>
 801f016:	2201      	movs	r2, #1
 801f018:	4631      	mov	r1, r6
 801f01a:	4648      	mov	r0, r9
 801f01c:	f001 fad6 	bl	80205cc <__lshift>
 801f020:	1c7b      	adds	r3, r7, #1
 801f022:	9304      	str	r3, [sp, #16]
 801f024:	eb07 030b 	add.w	r3, r7, fp
 801f028:	9309      	str	r3, [sp, #36]	@ 0x24
 801f02a:	9b02      	ldr	r3, [sp, #8]
 801f02c:	f003 0301 	and.w	r3, r3, #1
 801f030:	46a8      	mov	r8, r5
 801f032:	9308      	str	r3, [sp, #32]
 801f034:	4605      	mov	r5, r0
 801f036:	9b04      	ldr	r3, [sp, #16]
 801f038:	9801      	ldr	r0, [sp, #4]
 801f03a:	4621      	mov	r1, r4
 801f03c:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 801f040:	f7ff fafe 	bl	801e640 <quorem>
 801f044:	4641      	mov	r1, r8
 801f046:	9002      	str	r0, [sp, #8]
 801f048:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801f04c:	9801      	ldr	r0, [sp, #4]
 801f04e:	f001 fb29 	bl	80206a4 <__mcmp>
 801f052:	462a      	mov	r2, r5
 801f054:	9006      	str	r0, [sp, #24]
 801f056:	4621      	mov	r1, r4
 801f058:	4648      	mov	r0, r9
 801f05a:	f001 fb3f 	bl	80206dc <__mdiff>
 801f05e:	68c2      	ldr	r2, [r0, #12]
 801f060:	4606      	mov	r6, r0
 801f062:	b9fa      	cbnz	r2, 801f0a4 <_dtoa_r+0x954>
 801f064:	4601      	mov	r1, r0
 801f066:	9801      	ldr	r0, [sp, #4]
 801f068:	f001 fb1c 	bl	80206a4 <__mcmp>
 801f06c:	4602      	mov	r2, r0
 801f06e:	4631      	mov	r1, r6
 801f070:	4648      	mov	r0, r9
 801f072:	920a      	str	r2, [sp, #40]	@ 0x28
 801f074:	f001 f89a 	bl	80201ac <_Bfree>
 801f078:	9b07      	ldr	r3, [sp, #28]
 801f07a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801f07c:	9e04      	ldr	r6, [sp, #16]
 801f07e:	ea42 0103 	orr.w	r1, r2, r3
 801f082:	9b08      	ldr	r3, [sp, #32]
 801f084:	4319      	orrs	r1, r3
 801f086:	d10f      	bne.n	801f0a8 <_dtoa_r+0x958>
 801f088:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801f08c:	d028      	beq.n	801f0e0 <_dtoa_r+0x990>
 801f08e:	9b06      	ldr	r3, [sp, #24]
 801f090:	2b00      	cmp	r3, #0
 801f092:	dd02      	ble.n	801f09a <_dtoa_r+0x94a>
 801f094:	9b02      	ldr	r3, [sp, #8]
 801f096:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801f09a:	f88b a000 	strb.w	sl, [fp]
 801f09e:	e55e      	b.n	801eb5e <_dtoa_r+0x40e>
 801f0a0:	4628      	mov	r0, r5
 801f0a2:	e7bd      	b.n	801f020 <_dtoa_r+0x8d0>
 801f0a4:	2201      	movs	r2, #1
 801f0a6:	e7e2      	b.n	801f06e <_dtoa_r+0x91e>
 801f0a8:	9b06      	ldr	r3, [sp, #24]
 801f0aa:	2b00      	cmp	r3, #0
 801f0ac:	db04      	blt.n	801f0b8 <_dtoa_r+0x968>
 801f0ae:	9907      	ldr	r1, [sp, #28]
 801f0b0:	430b      	orrs	r3, r1
 801f0b2:	9908      	ldr	r1, [sp, #32]
 801f0b4:	430b      	orrs	r3, r1
 801f0b6:	d120      	bne.n	801f0fa <_dtoa_r+0x9aa>
 801f0b8:	2a00      	cmp	r2, #0
 801f0ba:	ddee      	ble.n	801f09a <_dtoa_r+0x94a>
 801f0bc:	9901      	ldr	r1, [sp, #4]
 801f0be:	2201      	movs	r2, #1
 801f0c0:	4648      	mov	r0, r9
 801f0c2:	f001 fa83 	bl	80205cc <__lshift>
 801f0c6:	4621      	mov	r1, r4
 801f0c8:	9001      	str	r0, [sp, #4]
 801f0ca:	f001 faeb 	bl	80206a4 <__mcmp>
 801f0ce:	2800      	cmp	r0, #0
 801f0d0:	dc03      	bgt.n	801f0da <_dtoa_r+0x98a>
 801f0d2:	d1e2      	bne.n	801f09a <_dtoa_r+0x94a>
 801f0d4:	f01a 0f01 	tst.w	sl, #1
 801f0d8:	d0df      	beq.n	801f09a <_dtoa_r+0x94a>
 801f0da:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801f0de:	d1d9      	bne.n	801f094 <_dtoa_r+0x944>
 801f0e0:	2339      	movs	r3, #57	@ 0x39
 801f0e2:	f88b 3000 	strb.w	r3, [fp]
 801f0e6:	4633      	mov	r3, r6
 801f0e8:	461e      	mov	r6, r3
 801f0ea:	3b01      	subs	r3, #1
 801f0ec:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801f0f0:	2a39      	cmp	r2, #57	@ 0x39
 801f0f2:	d052      	beq.n	801f19a <_dtoa_r+0xa4a>
 801f0f4:	3201      	adds	r2, #1
 801f0f6:	701a      	strb	r2, [r3, #0]
 801f0f8:	e531      	b.n	801eb5e <_dtoa_r+0x40e>
 801f0fa:	2a00      	cmp	r2, #0
 801f0fc:	dd07      	ble.n	801f10e <_dtoa_r+0x9be>
 801f0fe:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801f102:	d0ed      	beq.n	801f0e0 <_dtoa_r+0x990>
 801f104:	f10a 0301 	add.w	r3, sl, #1
 801f108:	f88b 3000 	strb.w	r3, [fp]
 801f10c:	e527      	b.n	801eb5e <_dtoa_r+0x40e>
 801f10e:	9b04      	ldr	r3, [sp, #16]
 801f110:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f112:	f803 ac01 	strb.w	sl, [r3, #-1]
 801f116:	4293      	cmp	r3, r2
 801f118:	d029      	beq.n	801f16e <_dtoa_r+0xa1e>
 801f11a:	9901      	ldr	r1, [sp, #4]
 801f11c:	2300      	movs	r3, #0
 801f11e:	220a      	movs	r2, #10
 801f120:	4648      	mov	r0, r9
 801f122:	f001 f865 	bl	80201f0 <__multadd>
 801f126:	45a8      	cmp	r8, r5
 801f128:	9001      	str	r0, [sp, #4]
 801f12a:	f04f 0300 	mov.w	r3, #0
 801f12e:	f04f 020a 	mov.w	r2, #10
 801f132:	4641      	mov	r1, r8
 801f134:	4648      	mov	r0, r9
 801f136:	d107      	bne.n	801f148 <_dtoa_r+0x9f8>
 801f138:	f001 f85a 	bl	80201f0 <__multadd>
 801f13c:	4680      	mov	r8, r0
 801f13e:	4605      	mov	r5, r0
 801f140:	9b04      	ldr	r3, [sp, #16]
 801f142:	3301      	adds	r3, #1
 801f144:	9304      	str	r3, [sp, #16]
 801f146:	e776      	b.n	801f036 <_dtoa_r+0x8e6>
 801f148:	f001 f852 	bl	80201f0 <__multadd>
 801f14c:	4629      	mov	r1, r5
 801f14e:	4680      	mov	r8, r0
 801f150:	2300      	movs	r3, #0
 801f152:	220a      	movs	r2, #10
 801f154:	4648      	mov	r0, r9
 801f156:	f001 f84b 	bl	80201f0 <__multadd>
 801f15a:	4605      	mov	r5, r0
 801f15c:	e7f0      	b.n	801f140 <_dtoa_r+0x9f0>
 801f15e:	f1bb 0f00 	cmp.w	fp, #0
 801f162:	bfcc      	ite	gt
 801f164:	465e      	movgt	r6, fp
 801f166:	2601      	movle	r6, #1
 801f168:	443e      	add	r6, r7
 801f16a:	f04f 0800 	mov.w	r8, #0
 801f16e:	9901      	ldr	r1, [sp, #4]
 801f170:	2201      	movs	r2, #1
 801f172:	4648      	mov	r0, r9
 801f174:	f001 fa2a 	bl	80205cc <__lshift>
 801f178:	4621      	mov	r1, r4
 801f17a:	9001      	str	r0, [sp, #4]
 801f17c:	f001 fa92 	bl	80206a4 <__mcmp>
 801f180:	2800      	cmp	r0, #0
 801f182:	dcb0      	bgt.n	801f0e6 <_dtoa_r+0x996>
 801f184:	d102      	bne.n	801f18c <_dtoa_r+0xa3c>
 801f186:	f01a 0f01 	tst.w	sl, #1
 801f18a:	d1ac      	bne.n	801f0e6 <_dtoa_r+0x996>
 801f18c:	4633      	mov	r3, r6
 801f18e:	461e      	mov	r6, r3
 801f190:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801f194:	2a30      	cmp	r2, #48	@ 0x30
 801f196:	d0fa      	beq.n	801f18e <_dtoa_r+0xa3e>
 801f198:	e4e1      	b.n	801eb5e <_dtoa_r+0x40e>
 801f19a:	429f      	cmp	r7, r3
 801f19c:	d1a4      	bne.n	801f0e8 <_dtoa_r+0x998>
 801f19e:	9b05      	ldr	r3, [sp, #20]
 801f1a0:	3301      	adds	r3, #1
 801f1a2:	9305      	str	r3, [sp, #20]
 801f1a4:	2331      	movs	r3, #49	@ 0x31
 801f1a6:	703b      	strb	r3, [r7, #0]
 801f1a8:	e4d9      	b.n	801eb5e <_dtoa_r+0x40e>
 801f1aa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801f1ac:	4f16      	ldr	r7, [pc, #88]	@ (801f208 <_dtoa_r+0xab8>)
 801f1ae:	b11b      	cbz	r3, 801f1b8 <_dtoa_r+0xa68>
 801f1b0:	f107 0308 	add.w	r3, r7, #8
 801f1b4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801f1b6:	6013      	str	r3, [r2, #0]
 801f1b8:	4638      	mov	r0, r7
 801f1ba:	b011      	add	sp, #68	@ 0x44
 801f1bc:	ecbd 8b02 	vpop	{d8}
 801f1c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f1c4:	9b07      	ldr	r3, [sp, #28]
 801f1c6:	2b01      	cmp	r3, #1
 801f1c8:	f77f ae2c 	ble.w	801ee24 <_dtoa_r+0x6d4>
 801f1cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801f1ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 801f1d0:	2001      	movs	r0, #1
 801f1d2:	e64c      	b.n	801ee6e <_dtoa_r+0x71e>
 801f1d4:	f1bb 0f00 	cmp.w	fp, #0
 801f1d8:	f77f aed8 	ble.w	801ef8c <_dtoa_r+0x83c>
 801f1dc:	463e      	mov	r6, r7
 801f1de:	9801      	ldr	r0, [sp, #4]
 801f1e0:	4621      	mov	r1, r4
 801f1e2:	f7ff fa2d 	bl	801e640 <quorem>
 801f1e6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801f1ea:	f806 ab01 	strb.w	sl, [r6], #1
 801f1ee:	1bf2      	subs	r2, r6, r7
 801f1f0:	4593      	cmp	fp, r2
 801f1f2:	ddb4      	ble.n	801f15e <_dtoa_r+0xa0e>
 801f1f4:	9901      	ldr	r1, [sp, #4]
 801f1f6:	2300      	movs	r3, #0
 801f1f8:	220a      	movs	r2, #10
 801f1fa:	4648      	mov	r0, r9
 801f1fc:	f000 fff8 	bl	80201f0 <__multadd>
 801f200:	9001      	str	r0, [sp, #4]
 801f202:	e7ec      	b.n	801f1de <_dtoa_r+0xa8e>
 801f204:	08024f0f 	.word	0x08024f0f
 801f208:	08024eaa 	.word	0x08024eaa

0801f20c <_free_r>:
 801f20c:	b538      	push	{r3, r4, r5, lr}
 801f20e:	4605      	mov	r5, r0
 801f210:	2900      	cmp	r1, #0
 801f212:	d041      	beq.n	801f298 <_free_r+0x8c>
 801f214:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f218:	1f0c      	subs	r4, r1, #4
 801f21a:	2b00      	cmp	r3, #0
 801f21c:	bfb8      	it	lt
 801f21e:	18e4      	addlt	r4, r4, r3
 801f220:	f000 ff78 	bl	8020114 <__malloc_lock>
 801f224:	4a1d      	ldr	r2, [pc, #116]	@ (801f29c <_free_r+0x90>)
 801f226:	6813      	ldr	r3, [r2, #0]
 801f228:	b933      	cbnz	r3, 801f238 <_free_r+0x2c>
 801f22a:	6063      	str	r3, [r4, #4]
 801f22c:	6014      	str	r4, [r2, #0]
 801f22e:	4628      	mov	r0, r5
 801f230:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f234:	f000 bf74 	b.w	8020120 <__malloc_unlock>
 801f238:	42a3      	cmp	r3, r4
 801f23a:	d908      	bls.n	801f24e <_free_r+0x42>
 801f23c:	6820      	ldr	r0, [r4, #0]
 801f23e:	1821      	adds	r1, r4, r0
 801f240:	428b      	cmp	r3, r1
 801f242:	bf01      	itttt	eq
 801f244:	6819      	ldreq	r1, [r3, #0]
 801f246:	685b      	ldreq	r3, [r3, #4]
 801f248:	1809      	addeq	r1, r1, r0
 801f24a:	6021      	streq	r1, [r4, #0]
 801f24c:	e7ed      	b.n	801f22a <_free_r+0x1e>
 801f24e:	461a      	mov	r2, r3
 801f250:	685b      	ldr	r3, [r3, #4]
 801f252:	b10b      	cbz	r3, 801f258 <_free_r+0x4c>
 801f254:	42a3      	cmp	r3, r4
 801f256:	d9fa      	bls.n	801f24e <_free_r+0x42>
 801f258:	6811      	ldr	r1, [r2, #0]
 801f25a:	1850      	adds	r0, r2, r1
 801f25c:	42a0      	cmp	r0, r4
 801f25e:	d10b      	bne.n	801f278 <_free_r+0x6c>
 801f260:	6820      	ldr	r0, [r4, #0]
 801f262:	4401      	add	r1, r0
 801f264:	1850      	adds	r0, r2, r1
 801f266:	4283      	cmp	r3, r0
 801f268:	6011      	str	r1, [r2, #0]
 801f26a:	d1e0      	bne.n	801f22e <_free_r+0x22>
 801f26c:	6818      	ldr	r0, [r3, #0]
 801f26e:	685b      	ldr	r3, [r3, #4]
 801f270:	6053      	str	r3, [r2, #4]
 801f272:	4408      	add	r0, r1
 801f274:	6010      	str	r0, [r2, #0]
 801f276:	e7da      	b.n	801f22e <_free_r+0x22>
 801f278:	d902      	bls.n	801f280 <_free_r+0x74>
 801f27a:	230c      	movs	r3, #12
 801f27c:	602b      	str	r3, [r5, #0]
 801f27e:	e7d6      	b.n	801f22e <_free_r+0x22>
 801f280:	6820      	ldr	r0, [r4, #0]
 801f282:	1821      	adds	r1, r4, r0
 801f284:	428b      	cmp	r3, r1
 801f286:	bf04      	itt	eq
 801f288:	6819      	ldreq	r1, [r3, #0]
 801f28a:	685b      	ldreq	r3, [r3, #4]
 801f28c:	6063      	str	r3, [r4, #4]
 801f28e:	bf04      	itt	eq
 801f290:	1809      	addeq	r1, r1, r0
 801f292:	6021      	streq	r1, [r4, #0]
 801f294:	6054      	str	r4, [r2, #4]
 801f296:	e7ca      	b.n	801f22e <_free_r+0x22>
 801f298:	bd38      	pop	{r3, r4, r5, pc}
 801f29a:	bf00      	nop
 801f29c:	2000f5e4 	.word	0x2000f5e4

0801f2a0 <rshift>:
 801f2a0:	6903      	ldr	r3, [r0, #16]
 801f2a2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801f2a6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801f2aa:	ea4f 1261 	mov.w	r2, r1, asr #5
 801f2ae:	f100 0414 	add.w	r4, r0, #20
 801f2b2:	dd45      	ble.n	801f340 <rshift+0xa0>
 801f2b4:	f011 011f 	ands.w	r1, r1, #31
 801f2b8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801f2bc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801f2c0:	d10c      	bne.n	801f2dc <rshift+0x3c>
 801f2c2:	f100 0710 	add.w	r7, r0, #16
 801f2c6:	4629      	mov	r1, r5
 801f2c8:	42b1      	cmp	r1, r6
 801f2ca:	d334      	bcc.n	801f336 <rshift+0x96>
 801f2cc:	1a9b      	subs	r3, r3, r2
 801f2ce:	009b      	lsls	r3, r3, #2
 801f2d0:	1eea      	subs	r2, r5, #3
 801f2d2:	4296      	cmp	r6, r2
 801f2d4:	bf38      	it	cc
 801f2d6:	2300      	movcc	r3, #0
 801f2d8:	4423      	add	r3, r4
 801f2da:	e015      	b.n	801f308 <rshift+0x68>
 801f2dc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801f2e0:	f1c1 0820 	rsb	r8, r1, #32
 801f2e4:	40cf      	lsrs	r7, r1
 801f2e6:	f105 0e04 	add.w	lr, r5, #4
 801f2ea:	46a1      	mov	r9, r4
 801f2ec:	4576      	cmp	r6, lr
 801f2ee:	46f4      	mov	ip, lr
 801f2f0:	d815      	bhi.n	801f31e <rshift+0x7e>
 801f2f2:	1a9a      	subs	r2, r3, r2
 801f2f4:	0092      	lsls	r2, r2, #2
 801f2f6:	3a04      	subs	r2, #4
 801f2f8:	3501      	adds	r5, #1
 801f2fa:	42ae      	cmp	r6, r5
 801f2fc:	bf38      	it	cc
 801f2fe:	2200      	movcc	r2, #0
 801f300:	18a3      	adds	r3, r4, r2
 801f302:	50a7      	str	r7, [r4, r2]
 801f304:	b107      	cbz	r7, 801f308 <rshift+0x68>
 801f306:	3304      	adds	r3, #4
 801f308:	1b1a      	subs	r2, r3, r4
 801f30a:	42a3      	cmp	r3, r4
 801f30c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801f310:	bf08      	it	eq
 801f312:	2300      	moveq	r3, #0
 801f314:	6102      	str	r2, [r0, #16]
 801f316:	bf08      	it	eq
 801f318:	6143      	streq	r3, [r0, #20]
 801f31a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f31e:	f8dc c000 	ldr.w	ip, [ip]
 801f322:	fa0c fc08 	lsl.w	ip, ip, r8
 801f326:	ea4c 0707 	orr.w	r7, ip, r7
 801f32a:	f849 7b04 	str.w	r7, [r9], #4
 801f32e:	f85e 7b04 	ldr.w	r7, [lr], #4
 801f332:	40cf      	lsrs	r7, r1
 801f334:	e7da      	b.n	801f2ec <rshift+0x4c>
 801f336:	f851 cb04 	ldr.w	ip, [r1], #4
 801f33a:	f847 cf04 	str.w	ip, [r7, #4]!
 801f33e:	e7c3      	b.n	801f2c8 <rshift+0x28>
 801f340:	4623      	mov	r3, r4
 801f342:	e7e1      	b.n	801f308 <rshift+0x68>

0801f344 <__hexdig_fun>:
 801f344:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801f348:	2b09      	cmp	r3, #9
 801f34a:	d802      	bhi.n	801f352 <__hexdig_fun+0xe>
 801f34c:	3820      	subs	r0, #32
 801f34e:	b2c0      	uxtb	r0, r0
 801f350:	4770      	bx	lr
 801f352:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801f356:	2b05      	cmp	r3, #5
 801f358:	d801      	bhi.n	801f35e <__hexdig_fun+0x1a>
 801f35a:	3847      	subs	r0, #71	@ 0x47
 801f35c:	e7f7      	b.n	801f34e <__hexdig_fun+0xa>
 801f35e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801f362:	2b05      	cmp	r3, #5
 801f364:	d801      	bhi.n	801f36a <__hexdig_fun+0x26>
 801f366:	3827      	subs	r0, #39	@ 0x27
 801f368:	e7f1      	b.n	801f34e <__hexdig_fun+0xa>
 801f36a:	2000      	movs	r0, #0
 801f36c:	4770      	bx	lr
	...

0801f370 <__gethex>:
 801f370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f374:	b085      	sub	sp, #20
 801f376:	468a      	mov	sl, r1
 801f378:	9302      	str	r3, [sp, #8]
 801f37a:	680b      	ldr	r3, [r1, #0]
 801f37c:	9001      	str	r0, [sp, #4]
 801f37e:	4690      	mov	r8, r2
 801f380:	1c9c      	adds	r4, r3, #2
 801f382:	46a1      	mov	r9, r4
 801f384:	f814 0b01 	ldrb.w	r0, [r4], #1
 801f388:	2830      	cmp	r0, #48	@ 0x30
 801f38a:	d0fa      	beq.n	801f382 <__gethex+0x12>
 801f38c:	eba9 0303 	sub.w	r3, r9, r3
 801f390:	f1a3 0b02 	sub.w	fp, r3, #2
 801f394:	f7ff ffd6 	bl	801f344 <__hexdig_fun>
 801f398:	4605      	mov	r5, r0
 801f39a:	2800      	cmp	r0, #0
 801f39c:	d168      	bne.n	801f470 <__gethex+0x100>
 801f39e:	49a0      	ldr	r1, [pc, #640]	@ (801f620 <__gethex+0x2b0>)
 801f3a0:	2201      	movs	r2, #1
 801f3a2:	4648      	mov	r0, r9
 801f3a4:	f7ff f85a 	bl	801e45c <strncmp>
 801f3a8:	4607      	mov	r7, r0
 801f3aa:	2800      	cmp	r0, #0
 801f3ac:	d167      	bne.n	801f47e <__gethex+0x10e>
 801f3ae:	f899 0001 	ldrb.w	r0, [r9, #1]
 801f3b2:	4626      	mov	r6, r4
 801f3b4:	f7ff ffc6 	bl	801f344 <__hexdig_fun>
 801f3b8:	2800      	cmp	r0, #0
 801f3ba:	d062      	beq.n	801f482 <__gethex+0x112>
 801f3bc:	4623      	mov	r3, r4
 801f3be:	7818      	ldrb	r0, [r3, #0]
 801f3c0:	2830      	cmp	r0, #48	@ 0x30
 801f3c2:	4699      	mov	r9, r3
 801f3c4:	f103 0301 	add.w	r3, r3, #1
 801f3c8:	d0f9      	beq.n	801f3be <__gethex+0x4e>
 801f3ca:	f7ff ffbb 	bl	801f344 <__hexdig_fun>
 801f3ce:	fab0 f580 	clz	r5, r0
 801f3d2:	096d      	lsrs	r5, r5, #5
 801f3d4:	f04f 0b01 	mov.w	fp, #1
 801f3d8:	464a      	mov	r2, r9
 801f3da:	4616      	mov	r6, r2
 801f3dc:	3201      	adds	r2, #1
 801f3de:	7830      	ldrb	r0, [r6, #0]
 801f3e0:	f7ff ffb0 	bl	801f344 <__hexdig_fun>
 801f3e4:	2800      	cmp	r0, #0
 801f3e6:	d1f8      	bne.n	801f3da <__gethex+0x6a>
 801f3e8:	498d      	ldr	r1, [pc, #564]	@ (801f620 <__gethex+0x2b0>)
 801f3ea:	2201      	movs	r2, #1
 801f3ec:	4630      	mov	r0, r6
 801f3ee:	f7ff f835 	bl	801e45c <strncmp>
 801f3f2:	2800      	cmp	r0, #0
 801f3f4:	d13f      	bne.n	801f476 <__gethex+0x106>
 801f3f6:	b944      	cbnz	r4, 801f40a <__gethex+0x9a>
 801f3f8:	1c74      	adds	r4, r6, #1
 801f3fa:	4622      	mov	r2, r4
 801f3fc:	4616      	mov	r6, r2
 801f3fe:	3201      	adds	r2, #1
 801f400:	7830      	ldrb	r0, [r6, #0]
 801f402:	f7ff ff9f 	bl	801f344 <__hexdig_fun>
 801f406:	2800      	cmp	r0, #0
 801f408:	d1f8      	bne.n	801f3fc <__gethex+0x8c>
 801f40a:	1ba4      	subs	r4, r4, r6
 801f40c:	00a7      	lsls	r7, r4, #2
 801f40e:	7833      	ldrb	r3, [r6, #0]
 801f410:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801f414:	2b50      	cmp	r3, #80	@ 0x50
 801f416:	d13e      	bne.n	801f496 <__gethex+0x126>
 801f418:	7873      	ldrb	r3, [r6, #1]
 801f41a:	2b2b      	cmp	r3, #43	@ 0x2b
 801f41c:	d033      	beq.n	801f486 <__gethex+0x116>
 801f41e:	2b2d      	cmp	r3, #45	@ 0x2d
 801f420:	d034      	beq.n	801f48c <__gethex+0x11c>
 801f422:	1c71      	adds	r1, r6, #1
 801f424:	2400      	movs	r4, #0
 801f426:	7808      	ldrb	r0, [r1, #0]
 801f428:	f7ff ff8c 	bl	801f344 <__hexdig_fun>
 801f42c:	1e43      	subs	r3, r0, #1
 801f42e:	b2db      	uxtb	r3, r3
 801f430:	2b18      	cmp	r3, #24
 801f432:	d830      	bhi.n	801f496 <__gethex+0x126>
 801f434:	f1a0 0210 	sub.w	r2, r0, #16
 801f438:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801f43c:	f7ff ff82 	bl	801f344 <__hexdig_fun>
 801f440:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 801f444:	fa5f fc8c 	uxtb.w	ip, ip
 801f448:	f1bc 0f18 	cmp.w	ip, #24
 801f44c:	f04f 030a 	mov.w	r3, #10
 801f450:	d91e      	bls.n	801f490 <__gethex+0x120>
 801f452:	b104      	cbz	r4, 801f456 <__gethex+0xe6>
 801f454:	4252      	negs	r2, r2
 801f456:	4417      	add	r7, r2
 801f458:	f8ca 1000 	str.w	r1, [sl]
 801f45c:	b1ed      	cbz	r5, 801f49a <__gethex+0x12a>
 801f45e:	f1bb 0f00 	cmp.w	fp, #0
 801f462:	bf0c      	ite	eq
 801f464:	2506      	moveq	r5, #6
 801f466:	2500      	movne	r5, #0
 801f468:	4628      	mov	r0, r5
 801f46a:	b005      	add	sp, #20
 801f46c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f470:	2500      	movs	r5, #0
 801f472:	462c      	mov	r4, r5
 801f474:	e7b0      	b.n	801f3d8 <__gethex+0x68>
 801f476:	2c00      	cmp	r4, #0
 801f478:	d1c7      	bne.n	801f40a <__gethex+0x9a>
 801f47a:	4627      	mov	r7, r4
 801f47c:	e7c7      	b.n	801f40e <__gethex+0x9e>
 801f47e:	464e      	mov	r6, r9
 801f480:	462f      	mov	r7, r5
 801f482:	2501      	movs	r5, #1
 801f484:	e7c3      	b.n	801f40e <__gethex+0x9e>
 801f486:	2400      	movs	r4, #0
 801f488:	1cb1      	adds	r1, r6, #2
 801f48a:	e7cc      	b.n	801f426 <__gethex+0xb6>
 801f48c:	2401      	movs	r4, #1
 801f48e:	e7fb      	b.n	801f488 <__gethex+0x118>
 801f490:	fb03 0002 	mla	r0, r3, r2, r0
 801f494:	e7ce      	b.n	801f434 <__gethex+0xc4>
 801f496:	4631      	mov	r1, r6
 801f498:	e7de      	b.n	801f458 <__gethex+0xe8>
 801f49a:	eba6 0309 	sub.w	r3, r6, r9
 801f49e:	3b01      	subs	r3, #1
 801f4a0:	4629      	mov	r1, r5
 801f4a2:	2b07      	cmp	r3, #7
 801f4a4:	dc0a      	bgt.n	801f4bc <__gethex+0x14c>
 801f4a6:	9801      	ldr	r0, [sp, #4]
 801f4a8:	f000 fe40 	bl	802012c <_Balloc>
 801f4ac:	4604      	mov	r4, r0
 801f4ae:	b940      	cbnz	r0, 801f4c2 <__gethex+0x152>
 801f4b0:	4b5c      	ldr	r3, [pc, #368]	@ (801f624 <__gethex+0x2b4>)
 801f4b2:	4602      	mov	r2, r0
 801f4b4:	21e4      	movs	r1, #228	@ 0xe4
 801f4b6:	485c      	ldr	r0, [pc, #368]	@ (801f628 <__gethex+0x2b8>)
 801f4b8:	f7ff f8a4 	bl	801e604 <__assert_func>
 801f4bc:	3101      	adds	r1, #1
 801f4be:	105b      	asrs	r3, r3, #1
 801f4c0:	e7ef      	b.n	801f4a2 <__gethex+0x132>
 801f4c2:	f100 0a14 	add.w	sl, r0, #20
 801f4c6:	2300      	movs	r3, #0
 801f4c8:	4655      	mov	r5, sl
 801f4ca:	469b      	mov	fp, r3
 801f4cc:	45b1      	cmp	r9, r6
 801f4ce:	d337      	bcc.n	801f540 <__gethex+0x1d0>
 801f4d0:	f845 bb04 	str.w	fp, [r5], #4
 801f4d4:	eba5 050a 	sub.w	r5, r5, sl
 801f4d8:	10ad      	asrs	r5, r5, #2
 801f4da:	6125      	str	r5, [r4, #16]
 801f4dc:	4658      	mov	r0, fp
 801f4de:	f000 ff17 	bl	8020310 <__hi0bits>
 801f4e2:	016d      	lsls	r5, r5, #5
 801f4e4:	f8d8 6000 	ldr.w	r6, [r8]
 801f4e8:	1a2d      	subs	r5, r5, r0
 801f4ea:	42b5      	cmp	r5, r6
 801f4ec:	dd54      	ble.n	801f598 <__gethex+0x228>
 801f4ee:	1bad      	subs	r5, r5, r6
 801f4f0:	4629      	mov	r1, r5
 801f4f2:	4620      	mov	r0, r4
 801f4f4:	f001 faa0 	bl	8020a38 <__any_on>
 801f4f8:	4681      	mov	r9, r0
 801f4fa:	b178      	cbz	r0, 801f51c <__gethex+0x1ac>
 801f4fc:	1e6b      	subs	r3, r5, #1
 801f4fe:	1159      	asrs	r1, r3, #5
 801f500:	f003 021f 	and.w	r2, r3, #31
 801f504:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801f508:	f04f 0901 	mov.w	r9, #1
 801f50c:	fa09 f202 	lsl.w	r2, r9, r2
 801f510:	420a      	tst	r2, r1
 801f512:	d003      	beq.n	801f51c <__gethex+0x1ac>
 801f514:	454b      	cmp	r3, r9
 801f516:	dc36      	bgt.n	801f586 <__gethex+0x216>
 801f518:	f04f 0902 	mov.w	r9, #2
 801f51c:	4629      	mov	r1, r5
 801f51e:	4620      	mov	r0, r4
 801f520:	f7ff febe 	bl	801f2a0 <rshift>
 801f524:	442f      	add	r7, r5
 801f526:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801f52a:	42bb      	cmp	r3, r7
 801f52c:	da42      	bge.n	801f5b4 <__gethex+0x244>
 801f52e:	9801      	ldr	r0, [sp, #4]
 801f530:	4621      	mov	r1, r4
 801f532:	f000 fe3b 	bl	80201ac <_Bfree>
 801f536:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801f538:	2300      	movs	r3, #0
 801f53a:	6013      	str	r3, [r2, #0]
 801f53c:	25a3      	movs	r5, #163	@ 0xa3
 801f53e:	e793      	b.n	801f468 <__gethex+0xf8>
 801f540:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801f544:	2a2e      	cmp	r2, #46	@ 0x2e
 801f546:	d012      	beq.n	801f56e <__gethex+0x1fe>
 801f548:	2b20      	cmp	r3, #32
 801f54a:	d104      	bne.n	801f556 <__gethex+0x1e6>
 801f54c:	f845 bb04 	str.w	fp, [r5], #4
 801f550:	f04f 0b00 	mov.w	fp, #0
 801f554:	465b      	mov	r3, fp
 801f556:	7830      	ldrb	r0, [r6, #0]
 801f558:	9303      	str	r3, [sp, #12]
 801f55a:	f7ff fef3 	bl	801f344 <__hexdig_fun>
 801f55e:	9b03      	ldr	r3, [sp, #12]
 801f560:	f000 000f 	and.w	r0, r0, #15
 801f564:	4098      	lsls	r0, r3
 801f566:	ea4b 0b00 	orr.w	fp, fp, r0
 801f56a:	3304      	adds	r3, #4
 801f56c:	e7ae      	b.n	801f4cc <__gethex+0x15c>
 801f56e:	45b1      	cmp	r9, r6
 801f570:	d8ea      	bhi.n	801f548 <__gethex+0x1d8>
 801f572:	492b      	ldr	r1, [pc, #172]	@ (801f620 <__gethex+0x2b0>)
 801f574:	9303      	str	r3, [sp, #12]
 801f576:	2201      	movs	r2, #1
 801f578:	4630      	mov	r0, r6
 801f57a:	f7fe ff6f 	bl	801e45c <strncmp>
 801f57e:	9b03      	ldr	r3, [sp, #12]
 801f580:	2800      	cmp	r0, #0
 801f582:	d1e1      	bne.n	801f548 <__gethex+0x1d8>
 801f584:	e7a2      	b.n	801f4cc <__gethex+0x15c>
 801f586:	1ea9      	subs	r1, r5, #2
 801f588:	4620      	mov	r0, r4
 801f58a:	f001 fa55 	bl	8020a38 <__any_on>
 801f58e:	2800      	cmp	r0, #0
 801f590:	d0c2      	beq.n	801f518 <__gethex+0x1a8>
 801f592:	f04f 0903 	mov.w	r9, #3
 801f596:	e7c1      	b.n	801f51c <__gethex+0x1ac>
 801f598:	da09      	bge.n	801f5ae <__gethex+0x23e>
 801f59a:	1b75      	subs	r5, r6, r5
 801f59c:	4621      	mov	r1, r4
 801f59e:	9801      	ldr	r0, [sp, #4]
 801f5a0:	462a      	mov	r2, r5
 801f5a2:	f001 f813 	bl	80205cc <__lshift>
 801f5a6:	1b7f      	subs	r7, r7, r5
 801f5a8:	4604      	mov	r4, r0
 801f5aa:	f100 0a14 	add.w	sl, r0, #20
 801f5ae:	f04f 0900 	mov.w	r9, #0
 801f5b2:	e7b8      	b.n	801f526 <__gethex+0x1b6>
 801f5b4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801f5b8:	42bd      	cmp	r5, r7
 801f5ba:	dd6f      	ble.n	801f69c <__gethex+0x32c>
 801f5bc:	1bed      	subs	r5, r5, r7
 801f5be:	42ae      	cmp	r6, r5
 801f5c0:	dc34      	bgt.n	801f62c <__gethex+0x2bc>
 801f5c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801f5c6:	2b02      	cmp	r3, #2
 801f5c8:	d022      	beq.n	801f610 <__gethex+0x2a0>
 801f5ca:	2b03      	cmp	r3, #3
 801f5cc:	d024      	beq.n	801f618 <__gethex+0x2a8>
 801f5ce:	2b01      	cmp	r3, #1
 801f5d0:	d115      	bne.n	801f5fe <__gethex+0x28e>
 801f5d2:	42ae      	cmp	r6, r5
 801f5d4:	d113      	bne.n	801f5fe <__gethex+0x28e>
 801f5d6:	2e01      	cmp	r6, #1
 801f5d8:	d10b      	bne.n	801f5f2 <__gethex+0x282>
 801f5da:	9a02      	ldr	r2, [sp, #8]
 801f5dc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801f5e0:	6013      	str	r3, [r2, #0]
 801f5e2:	2301      	movs	r3, #1
 801f5e4:	6123      	str	r3, [r4, #16]
 801f5e6:	f8ca 3000 	str.w	r3, [sl]
 801f5ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801f5ec:	2562      	movs	r5, #98	@ 0x62
 801f5ee:	601c      	str	r4, [r3, #0]
 801f5f0:	e73a      	b.n	801f468 <__gethex+0xf8>
 801f5f2:	1e71      	subs	r1, r6, #1
 801f5f4:	4620      	mov	r0, r4
 801f5f6:	f001 fa1f 	bl	8020a38 <__any_on>
 801f5fa:	2800      	cmp	r0, #0
 801f5fc:	d1ed      	bne.n	801f5da <__gethex+0x26a>
 801f5fe:	9801      	ldr	r0, [sp, #4]
 801f600:	4621      	mov	r1, r4
 801f602:	f000 fdd3 	bl	80201ac <_Bfree>
 801f606:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801f608:	2300      	movs	r3, #0
 801f60a:	6013      	str	r3, [r2, #0]
 801f60c:	2550      	movs	r5, #80	@ 0x50
 801f60e:	e72b      	b.n	801f468 <__gethex+0xf8>
 801f610:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801f612:	2b00      	cmp	r3, #0
 801f614:	d1f3      	bne.n	801f5fe <__gethex+0x28e>
 801f616:	e7e0      	b.n	801f5da <__gethex+0x26a>
 801f618:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801f61a:	2b00      	cmp	r3, #0
 801f61c:	d1dd      	bne.n	801f5da <__gethex+0x26a>
 801f61e:	e7ee      	b.n	801f5fe <__gethex+0x28e>
 801f620:	08024e64 	.word	0x08024e64
 801f624:	08024f0f 	.word	0x08024f0f
 801f628:	08024f20 	.word	0x08024f20
 801f62c:	1e6f      	subs	r7, r5, #1
 801f62e:	f1b9 0f00 	cmp.w	r9, #0
 801f632:	d130      	bne.n	801f696 <__gethex+0x326>
 801f634:	b127      	cbz	r7, 801f640 <__gethex+0x2d0>
 801f636:	4639      	mov	r1, r7
 801f638:	4620      	mov	r0, r4
 801f63a:	f001 f9fd 	bl	8020a38 <__any_on>
 801f63e:	4681      	mov	r9, r0
 801f640:	117a      	asrs	r2, r7, #5
 801f642:	2301      	movs	r3, #1
 801f644:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801f648:	f007 071f 	and.w	r7, r7, #31
 801f64c:	40bb      	lsls	r3, r7
 801f64e:	4213      	tst	r3, r2
 801f650:	4629      	mov	r1, r5
 801f652:	4620      	mov	r0, r4
 801f654:	bf18      	it	ne
 801f656:	f049 0902 	orrne.w	r9, r9, #2
 801f65a:	f7ff fe21 	bl	801f2a0 <rshift>
 801f65e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801f662:	1b76      	subs	r6, r6, r5
 801f664:	2502      	movs	r5, #2
 801f666:	f1b9 0f00 	cmp.w	r9, #0
 801f66a:	d047      	beq.n	801f6fc <__gethex+0x38c>
 801f66c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801f670:	2b02      	cmp	r3, #2
 801f672:	d015      	beq.n	801f6a0 <__gethex+0x330>
 801f674:	2b03      	cmp	r3, #3
 801f676:	d017      	beq.n	801f6a8 <__gethex+0x338>
 801f678:	2b01      	cmp	r3, #1
 801f67a:	d109      	bne.n	801f690 <__gethex+0x320>
 801f67c:	f019 0f02 	tst.w	r9, #2
 801f680:	d006      	beq.n	801f690 <__gethex+0x320>
 801f682:	f8da 3000 	ldr.w	r3, [sl]
 801f686:	ea49 0903 	orr.w	r9, r9, r3
 801f68a:	f019 0f01 	tst.w	r9, #1
 801f68e:	d10e      	bne.n	801f6ae <__gethex+0x33e>
 801f690:	f045 0510 	orr.w	r5, r5, #16
 801f694:	e032      	b.n	801f6fc <__gethex+0x38c>
 801f696:	f04f 0901 	mov.w	r9, #1
 801f69a:	e7d1      	b.n	801f640 <__gethex+0x2d0>
 801f69c:	2501      	movs	r5, #1
 801f69e:	e7e2      	b.n	801f666 <__gethex+0x2f6>
 801f6a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801f6a2:	f1c3 0301 	rsb	r3, r3, #1
 801f6a6:	930f      	str	r3, [sp, #60]	@ 0x3c
 801f6a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801f6aa:	2b00      	cmp	r3, #0
 801f6ac:	d0f0      	beq.n	801f690 <__gethex+0x320>
 801f6ae:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801f6b2:	f104 0314 	add.w	r3, r4, #20
 801f6b6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801f6ba:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801f6be:	f04f 0c00 	mov.w	ip, #0
 801f6c2:	4618      	mov	r0, r3
 801f6c4:	f853 2b04 	ldr.w	r2, [r3], #4
 801f6c8:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 801f6cc:	d01b      	beq.n	801f706 <__gethex+0x396>
 801f6ce:	3201      	adds	r2, #1
 801f6d0:	6002      	str	r2, [r0, #0]
 801f6d2:	2d02      	cmp	r5, #2
 801f6d4:	f104 0314 	add.w	r3, r4, #20
 801f6d8:	d13c      	bne.n	801f754 <__gethex+0x3e4>
 801f6da:	f8d8 2000 	ldr.w	r2, [r8]
 801f6de:	3a01      	subs	r2, #1
 801f6e0:	42b2      	cmp	r2, r6
 801f6e2:	d109      	bne.n	801f6f8 <__gethex+0x388>
 801f6e4:	1171      	asrs	r1, r6, #5
 801f6e6:	2201      	movs	r2, #1
 801f6e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801f6ec:	f006 061f 	and.w	r6, r6, #31
 801f6f0:	fa02 f606 	lsl.w	r6, r2, r6
 801f6f4:	421e      	tst	r6, r3
 801f6f6:	d13a      	bne.n	801f76e <__gethex+0x3fe>
 801f6f8:	f045 0520 	orr.w	r5, r5, #32
 801f6fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801f6fe:	601c      	str	r4, [r3, #0]
 801f700:	9b02      	ldr	r3, [sp, #8]
 801f702:	601f      	str	r7, [r3, #0]
 801f704:	e6b0      	b.n	801f468 <__gethex+0xf8>
 801f706:	4299      	cmp	r1, r3
 801f708:	f843 cc04 	str.w	ip, [r3, #-4]
 801f70c:	d8d9      	bhi.n	801f6c2 <__gethex+0x352>
 801f70e:	68a3      	ldr	r3, [r4, #8]
 801f710:	459b      	cmp	fp, r3
 801f712:	db17      	blt.n	801f744 <__gethex+0x3d4>
 801f714:	6861      	ldr	r1, [r4, #4]
 801f716:	9801      	ldr	r0, [sp, #4]
 801f718:	3101      	adds	r1, #1
 801f71a:	f000 fd07 	bl	802012c <_Balloc>
 801f71e:	4681      	mov	r9, r0
 801f720:	b918      	cbnz	r0, 801f72a <__gethex+0x3ba>
 801f722:	4b1a      	ldr	r3, [pc, #104]	@ (801f78c <__gethex+0x41c>)
 801f724:	4602      	mov	r2, r0
 801f726:	2184      	movs	r1, #132	@ 0x84
 801f728:	e6c5      	b.n	801f4b6 <__gethex+0x146>
 801f72a:	6922      	ldr	r2, [r4, #16]
 801f72c:	3202      	adds	r2, #2
 801f72e:	f104 010c 	add.w	r1, r4, #12
 801f732:	0092      	lsls	r2, r2, #2
 801f734:	300c      	adds	r0, #12
 801f736:	f7fe ff49 	bl	801e5cc <memcpy>
 801f73a:	4621      	mov	r1, r4
 801f73c:	9801      	ldr	r0, [sp, #4]
 801f73e:	f000 fd35 	bl	80201ac <_Bfree>
 801f742:	464c      	mov	r4, r9
 801f744:	6923      	ldr	r3, [r4, #16]
 801f746:	1c5a      	adds	r2, r3, #1
 801f748:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801f74c:	6122      	str	r2, [r4, #16]
 801f74e:	2201      	movs	r2, #1
 801f750:	615a      	str	r2, [r3, #20]
 801f752:	e7be      	b.n	801f6d2 <__gethex+0x362>
 801f754:	6922      	ldr	r2, [r4, #16]
 801f756:	455a      	cmp	r2, fp
 801f758:	dd0b      	ble.n	801f772 <__gethex+0x402>
 801f75a:	2101      	movs	r1, #1
 801f75c:	4620      	mov	r0, r4
 801f75e:	f7ff fd9f 	bl	801f2a0 <rshift>
 801f762:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801f766:	3701      	adds	r7, #1
 801f768:	42bb      	cmp	r3, r7
 801f76a:	f6ff aee0 	blt.w	801f52e <__gethex+0x1be>
 801f76e:	2501      	movs	r5, #1
 801f770:	e7c2      	b.n	801f6f8 <__gethex+0x388>
 801f772:	f016 061f 	ands.w	r6, r6, #31
 801f776:	d0fa      	beq.n	801f76e <__gethex+0x3fe>
 801f778:	4453      	add	r3, sl
 801f77a:	f1c6 0620 	rsb	r6, r6, #32
 801f77e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801f782:	f000 fdc5 	bl	8020310 <__hi0bits>
 801f786:	42b0      	cmp	r0, r6
 801f788:	dbe7      	blt.n	801f75a <__gethex+0x3ea>
 801f78a:	e7f0      	b.n	801f76e <__gethex+0x3fe>
 801f78c:	08024f0f 	.word	0x08024f0f

0801f790 <L_shift>:
 801f790:	f1c2 0208 	rsb	r2, r2, #8
 801f794:	0092      	lsls	r2, r2, #2
 801f796:	b570      	push	{r4, r5, r6, lr}
 801f798:	f1c2 0620 	rsb	r6, r2, #32
 801f79c:	6843      	ldr	r3, [r0, #4]
 801f79e:	6804      	ldr	r4, [r0, #0]
 801f7a0:	fa03 f506 	lsl.w	r5, r3, r6
 801f7a4:	432c      	orrs	r4, r5
 801f7a6:	40d3      	lsrs	r3, r2
 801f7a8:	6004      	str	r4, [r0, #0]
 801f7aa:	f840 3f04 	str.w	r3, [r0, #4]!
 801f7ae:	4288      	cmp	r0, r1
 801f7b0:	d3f4      	bcc.n	801f79c <L_shift+0xc>
 801f7b2:	bd70      	pop	{r4, r5, r6, pc}

0801f7b4 <__match>:
 801f7b4:	b530      	push	{r4, r5, lr}
 801f7b6:	6803      	ldr	r3, [r0, #0]
 801f7b8:	3301      	adds	r3, #1
 801f7ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f7be:	b914      	cbnz	r4, 801f7c6 <__match+0x12>
 801f7c0:	6003      	str	r3, [r0, #0]
 801f7c2:	2001      	movs	r0, #1
 801f7c4:	bd30      	pop	{r4, r5, pc}
 801f7c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f7ca:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801f7ce:	2d19      	cmp	r5, #25
 801f7d0:	bf98      	it	ls
 801f7d2:	3220      	addls	r2, #32
 801f7d4:	42a2      	cmp	r2, r4
 801f7d6:	d0f0      	beq.n	801f7ba <__match+0x6>
 801f7d8:	2000      	movs	r0, #0
 801f7da:	e7f3      	b.n	801f7c4 <__match+0x10>

0801f7dc <__hexnan>:
 801f7dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f7e0:	680b      	ldr	r3, [r1, #0]
 801f7e2:	6801      	ldr	r1, [r0, #0]
 801f7e4:	115e      	asrs	r6, r3, #5
 801f7e6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801f7ea:	f013 031f 	ands.w	r3, r3, #31
 801f7ee:	b087      	sub	sp, #28
 801f7f0:	bf18      	it	ne
 801f7f2:	3604      	addne	r6, #4
 801f7f4:	2500      	movs	r5, #0
 801f7f6:	1f37      	subs	r7, r6, #4
 801f7f8:	4682      	mov	sl, r0
 801f7fa:	4690      	mov	r8, r2
 801f7fc:	9301      	str	r3, [sp, #4]
 801f7fe:	f846 5c04 	str.w	r5, [r6, #-4]
 801f802:	46b9      	mov	r9, r7
 801f804:	463c      	mov	r4, r7
 801f806:	9502      	str	r5, [sp, #8]
 801f808:	46ab      	mov	fp, r5
 801f80a:	784a      	ldrb	r2, [r1, #1]
 801f80c:	1c4b      	adds	r3, r1, #1
 801f80e:	9303      	str	r3, [sp, #12]
 801f810:	b342      	cbz	r2, 801f864 <__hexnan+0x88>
 801f812:	4610      	mov	r0, r2
 801f814:	9105      	str	r1, [sp, #20]
 801f816:	9204      	str	r2, [sp, #16]
 801f818:	f7ff fd94 	bl	801f344 <__hexdig_fun>
 801f81c:	2800      	cmp	r0, #0
 801f81e:	d151      	bne.n	801f8c4 <__hexnan+0xe8>
 801f820:	9a04      	ldr	r2, [sp, #16]
 801f822:	9905      	ldr	r1, [sp, #20]
 801f824:	2a20      	cmp	r2, #32
 801f826:	d818      	bhi.n	801f85a <__hexnan+0x7e>
 801f828:	9b02      	ldr	r3, [sp, #8]
 801f82a:	459b      	cmp	fp, r3
 801f82c:	dd13      	ble.n	801f856 <__hexnan+0x7a>
 801f82e:	454c      	cmp	r4, r9
 801f830:	d206      	bcs.n	801f840 <__hexnan+0x64>
 801f832:	2d07      	cmp	r5, #7
 801f834:	dc04      	bgt.n	801f840 <__hexnan+0x64>
 801f836:	462a      	mov	r2, r5
 801f838:	4649      	mov	r1, r9
 801f83a:	4620      	mov	r0, r4
 801f83c:	f7ff ffa8 	bl	801f790 <L_shift>
 801f840:	4544      	cmp	r4, r8
 801f842:	d952      	bls.n	801f8ea <__hexnan+0x10e>
 801f844:	2300      	movs	r3, #0
 801f846:	f1a4 0904 	sub.w	r9, r4, #4
 801f84a:	f844 3c04 	str.w	r3, [r4, #-4]
 801f84e:	f8cd b008 	str.w	fp, [sp, #8]
 801f852:	464c      	mov	r4, r9
 801f854:	461d      	mov	r5, r3
 801f856:	9903      	ldr	r1, [sp, #12]
 801f858:	e7d7      	b.n	801f80a <__hexnan+0x2e>
 801f85a:	2a29      	cmp	r2, #41	@ 0x29
 801f85c:	d157      	bne.n	801f90e <__hexnan+0x132>
 801f85e:	3102      	adds	r1, #2
 801f860:	f8ca 1000 	str.w	r1, [sl]
 801f864:	f1bb 0f00 	cmp.w	fp, #0
 801f868:	d051      	beq.n	801f90e <__hexnan+0x132>
 801f86a:	454c      	cmp	r4, r9
 801f86c:	d206      	bcs.n	801f87c <__hexnan+0xa0>
 801f86e:	2d07      	cmp	r5, #7
 801f870:	dc04      	bgt.n	801f87c <__hexnan+0xa0>
 801f872:	462a      	mov	r2, r5
 801f874:	4649      	mov	r1, r9
 801f876:	4620      	mov	r0, r4
 801f878:	f7ff ff8a 	bl	801f790 <L_shift>
 801f87c:	4544      	cmp	r4, r8
 801f87e:	d936      	bls.n	801f8ee <__hexnan+0x112>
 801f880:	f1a8 0204 	sub.w	r2, r8, #4
 801f884:	4623      	mov	r3, r4
 801f886:	f853 1b04 	ldr.w	r1, [r3], #4
 801f88a:	f842 1f04 	str.w	r1, [r2, #4]!
 801f88e:	429f      	cmp	r7, r3
 801f890:	d2f9      	bcs.n	801f886 <__hexnan+0xaa>
 801f892:	1b3b      	subs	r3, r7, r4
 801f894:	f023 0303 	bic.w	r3, r3, #3
 801f898:	3304      	adds	r3, #4
 801f89a:	3401      	adds	r4, #1
 801f89c:	3e03      	subs	r6, #3
 801f89e:	42b4      	cmp	r4, r6
 801f8a0:	bf88      	it	hi
 801f8a2:	2304      	movhi	r3, #4
 801f8a4:	4443      	add	r3, r8
 801f8a6:	2200      	movs	r2, #0
 801f8a8:	f843 2b04 	str.w	r2, [r3], #4
 801f8ac:	429f      	cmp	r7, r3
 801f8ae:	d2fb      	bcs.n	801f8a8 <__hexnan+0xcc>
 801f8b0:	683b      	ldr	r3, [r7, #0]
 801f8b2:	b91b      	cbnz	r3, 801f8bc <__hexnan+0xe0>
 801f8b4:	4547      	cmp	r7, r8
 801f8b6:	d128      	bne.n	801f90a <__hexnan+0x12e>
 801f8b8:	2301      	movs	r3, #1
 801f8ba:	603b      	str	r3, [r7, #0]
 801f8bc:	2005      	movs	r0, #5
 801f8be:	b007      	add	sp, #28
 801f8c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f8c4:	3501      	adds	r5, #1
 801f8c6:	2d08      	cmp	r5, #8
 801f8c8:	f10b 0b01 	add.w	fp, fp, #1
 801f8cc:	dd06      	ble.n	801f8dc <__hexnan+0x100>
 801f8ce:	4544      	cmp	r4, r8
 801f8d0:	d9c1      	bls.n	801f856 <__hexnan+0x7a>
 801f8d2:	2300      	movs	r3, #0
 801f8d4:	f844 3c04 	str.w	r3, [r4, #-4]
 801f8d8:	2501      	movs	r5, #1
 801f8da:	3c04      	subs	r4, #4
 801f8dc:	6822      	ldr	r2, [r4, #0]
 801f8de:	f000 000f 	and.w	r0, r0, #15
 801f8e2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801f8e6:	6020      	str	r0, [r4, #0]
 801f8e8:	e7b5      	b.n	801f856 <__hexnan+0x7a>
 801f8ea:	2508      	movs	r5, #8
 801f8ec:	e7b3      	b.n	801f856 <__hexnan+0x7a>
 801f8ee:	9b01      	ldr	r3, [sp, #4]
 801f8f0:	2b00      	cmp	r3, #0
 801f8f2:	d0dd      	beq.n	801f8b0 <__hexnan+0xd4>
 801f8f4:	f1c3 0320 	rsb	r3, r3, #32
 801f8f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801f8fc:	40da      	lsrs	r2, r3
 801f8fe:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801f902:	4013      	ands	r3, r2
 801f904:	f846 3c04 	str.w	r3, [r6, #-4]
 801f908:	e7d2      	b.n	801f8b0 <__hexnan+0xd4>
 801f90a:	3f04      	subs	r7, #4
 801f90c:	e7d0      	b.n	801f8b0 <__hexnan+0xd4>
 801f90e:	2004      	movs	r0, #4
 801f910:	e7d5      	b.n	801f8be <__hexnan+0xe2>

0801f912 <__ssputs_r>:
 801f912:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f916:	688e      	ldr	r6, [r1, #8]
 801f918:	461f      	mov	r7, r3
 801f91a:	42be      	cmp	r6, r7
 801f91c:	680b      	ldr	r3, [r1, #0]
 801f91e:	4682      	mov	sl, r0
 801f920:	460c      	mov	r4, r1
 801f922:	4690      	mov	r8, r2
 801f924:	d82d      	bhi.n	801f982 <__ssputs_r+0x70>
 801f926:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801f92a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801f92e:	d026      	beq.n	801f97e <__ssputs_r+0x6c>
 801f930:	6965      	ldr	r5, [r4, #20]
 801f932:	6909      	ldr	r1, [r1, #16]
 801f934:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801f938:	eba3 0901 	sub.w	r9, r3, r1
 801f93c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801f940:	1c7b      	adds	r3, r7, #1
 801f942:	444b      	add	r3, r9
 801f944:	106d      	asrs	r5, r5, #1
 801f946:	429d      	cmp	r5, r3
 801f948:	bf38      	it	cc
 801f94a:	461d      	movcc	r5, r3
 801f94c:	0553      	lsls	r3, r2, #21
 801f94e:	d527      	bpl.n	801f9a0 <__ssputs_r+0x8e>
 801f950:	4629      	mov	r1, r5
 801f952:	f000 faa1 	bl	801fe98 <_malloc_r>
 801f956:	4606      	mov	r6, r0
 801f958:	b360      	cbz	r0, 801f9b4 <__ssputs_r+0xa2>
 801f95a:	6921      	ldr	r1, [r4, #16]
 801f95c:	464a      	mov	r2, r9
 801f95e:	f7fe fe35 	bl	801e5cc <memcpy>
 801f962:	89a3      	ldrh	r3, [r4, #12]
 801f964:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801f968:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801f96c:	81a3      	strh	r3, [r4, #12]
 801f96e:	6126      	str	r6, [r4, #16]
 801f970:	6165      	str	r5, [r4, #20]
 801f972:	444e      	add	r6, r9
 801f974:	eba5 0509 	sub.w	r5, r5, r9
 801f978:	6026      	str	r6, [r4, #0]
 801f97a:	60a5      	str	r5, [r4, #8]
 801f97c:	463e      	mov	r6, r7
 801f97e:	42be      	cmp	r6, r7
 801f980:	d900      	bls.n	801f984 <__ssputs_r+0x72>
 801f982:	463e      	mov	r6, r7
 801f984:	6820      	ldr	r0, [r4, #0]
 801f986:	4632      	mov	r2, r6
 801f988:	4641      	mov	r1, r8
 801f98a:	f7fe fd45 	bl	801e418 <memmove>
 801f98e:	68a3      	ldr	r3, [r4, #8]
 801f990:	1b9b      	subs	r3, r3, r6
 801f992:	60a3      	str	r3, [r4, #8]
 801f994:	6823      	ldr	r3, [r4, #0]
 801f996:	4433      	add	r3, r6
 801f998:	6023      	str	r3, [r4, #0]
 801f99a:	2000      	movs	r0, #0
 801f99c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f9a0:	462a      	mov	r2, r5
 801f9a2:	f001 f8bf 	bl	8020b24 <_realloc_r>
 801f9a6:	4606      	mov	r6, r0
 801f9a8:	2800      	cmp	r0, #0
 801f9aa:	d1e0      	bne.n	801f96e <__ssputs_r+0x5c>
 801f9ac:	6921      	ldr	r1, [r4, #16]
 801f9ae:	4650      	mov	r0, sl
 801f9b0:	f7ff fc2c 	bl	801f20c <_free_r>
 801f9b4:	230c      	movs	r3, #12
 801f9b6:	f8ca 3000 	str.w	r3, [sl]
 801f9ba:	89a3      	ldrh	r3, [r4, #12]
 801f9bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f9c0:	81a3      	strh	r3, [r4, #12]
 801f9c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801f9c6:	e7e9      	b.n	801f99c <__ssputs_r+0x8a>

0801f9c8 <_svfiprintf_r>:
 801f9c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f9cc:	4698      	mov	r8, r3
 801f9ce:	898b      	ldrh	r3, [r1, #12]
 801f9d0:	061b      	lsls	r3, r3, #24
 801f9d2:	b09d      	sub	sp, #116	@ 0x74
 801f9d4:	4607      	mov	r7, r0
 801f9d6:	460d      	mov	r5, r1
 801f9d8:	4614      	mov	r4, r2
 801f9da:	d510      	bpl.n	801f9fe <_svfiprintf_r+0x36>
 801f9dc:	690b      	ldr	r3, [r1, #16]
 801f9de:	b973      	cbnz	r3, 801f9fe <_svfiprintf_r+0x36>
 801f9e0:	2140      	movs	r1, #64	@ 0x40
 801f9e2:	f000 fa59 	bl	801fe98 <_malloc_r>
 801f9e6:	6028      	str	r0, [r5, #0]
 801f9e8:	6128      	str	r0, [r5, #16]
 801f9ea:	b930      	cbnz	r0, 801f9fa <_svfiprintf_r+0x32>
 801f9ec:	230c      	movs	r3, #12
 801f9ee:	603b      	str	r3, [r7, #0]
 801f9f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801f9f4:	b01d      	add	sp, #116	@ 0x74
 801f9f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f9fa:	2340      	movs	r3, #64	@ 0x40
 801f9fc:	616b      	str	r3, [r5, #20]
 801f9fe:	2300      	movs	r3, #0
 801fa00:	9309      	str	r3, [sp, #36]	@ 0x24
 801fa02:	2320      	movs	r3, #32
 801fa04:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801fa08:	f8cd 800c 	str.w	r8, [sp, #12]
 801fa0c:	2330      	movs	r3, #48	@ 0x30
 801fa0e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801fbac <_svfiprintf_r+0x1e4>
 801fa12:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801fa16:	f04f 0901 	mov.w	r9, #1
 801fa1a:	4623      	mov	r3, r4
 801fa1c:	469a      	mov	sl, r3
 801fa1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801fa22:	b10a      	cbz	r2, 801fa28 <_svfiprintf_r+0x60>
 801fa24:	2a25      	cmp	r2, #37	@ 0x25
 801fa26:	d1f9      	bne.n	801fa1c <_svfiprintf_r+0x54>
 801fa28:	ebba 0b04 	subs.w	fp, sl, r4
 801fa2c:	d00b      	beq.n	801fa46 <_svfiprintf_r+0x7e>
 801fa2e:	465b      	mov	r3, fp
 801fa30:	4622      	mov	r2, r4
 801fa32:	4629      	mov	r1, r5
 801fa34:	4638      	mov	r0, r7
 801fa36:	f7ff ff6c 	bl	801f912 <__ssputs_r>
 801fa3a:	3001      	adds	r0, #1
 801fa3c:	f000 80a7 	beq.w	801fb8e <_svfiprintf_r+0x1c6>
 801fa40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fa42:	445a      	add	r2, fp
 801fa44:	9209      	str	r2, [sp, #36]	@ 0x24
 801fa46:	f89a 3000 	ldrb.w	r3, [sl]
 801fa4a:	2b00      	cmp	r3, #0
 801fa4c:	f000 809f 	beq.w	801fb8e <_svfiprintf_r+0x1c6>
 801fa50:	2300      	movs	r3, #0
 801fa52:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801fa56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801fa5a:	f10a 0a01 	add.w	sl, sl, #1
 801fa5e:	9304      	str	r3, [sp, #16]
 801fa60:	9307      	str	r3, [sp, #28]
 801fa62:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801fa66:	931a      	str	r3, [sp, #104]	@ 0x68
 801fa68:	4654      	mov	r4, sl
 801fa6a:	2205      	movs	r2, #5
 801fa6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fa70:	484e      	ldr	r0, [pc, #312]	@ (801fbac <_svfiprintf_r+0x1e4>)
 801fa72:	f7e0 fbe5 	bl	8000240 <memchr>
 801fa76:	9a04      	ldr	r2, [sp, #16]
 801fa78:	b9d8      	cbnz	r0, 801fab2 <_svfiprintf_r+0xea>
 801fa7a:	06d0      	lsls	r0, r2, #27
 801fa7c:	bf44      	itt	mi
 801fa7e:	2320      	movmi	r3, #32
 801fa80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801fa84:	0711      	lsls	r1, r2, #28
 801fa86:	bf44      	itt	mi
 801fa88:	232b      	movmi	r3, #43	@ 0x2b
 801fa8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801fa8e:	f89a 3000 	ldrb.w	r3, [sl]
 801fa92:	2b2a      	cmp	r3, #42	@ 0x2a
 801fa94:	d015      	beq.n	801fac2 <_svfiprintf_r+0xfa>
 801fa96:	9a07      	ldr	r2, [sp, #28]
 801fa98:	4654      	mov	r4, sl
 801fa9a:	2000      	movs	r0, #0
 801fa9c:	f04f 0c0a 	mov.w	ip, #10
 801faa0:	4621      	mov	r1, r4
 801faa2:	f811 3b01 	ldrb.w	r3, [r1], #1
 801faa6:	3b30      	subs	r3, #48	@ 0x30
 801faa8:	2b09      	cmp	r3, #9
 801faaa:	d94b      	bls.n	801fb44 <_svfiprintf_r+0x17c>
 801faac:	b1b0      	cbz	r0, 801fadc <_svfiprintf_r+0x114>
 801faae:	9207      	str	r2, [sp, #28]
 801fab0:	e014      	b.n	801fadc <_svfiprintf_r+0x114>
 801fab2:	eba0 0308 	sub.w	r3, r0, r8
 801fab6:	fa09 f303 	lsl.w	r3, r9, r3
 801faba:	4313      	orrs	r3, r2
 801fabc:	9304      	str	r3, [sp, #16]
 801fabe:	46a2      	mov	sl, r4
 801fac0:	e7d2      	b.n	801fa68 <_svfiprintf_r+0xa0>
 801fac2:	9b03      	ldr	r3, [sp, #12]
 801fac4:	1d19      	adds	r1, r3, #4
 801fac6:	681b      	ldr	r3, [r3, #0]
 801fac8:	9103      	str	r1, [sp, #12]
 801faca:	2b00      	cmp	r3, #0
 801facc:	bfbb      	ittet	lt
 801face:	425b      	neglt	r3, r3
 801fad0:	f042 0202 	orrlt.w	r2, r2, #2
 801fad4:	9307      	strge	r3, [sp, #28]
 801fad6:	9307      	strlt	r3, [sp, #28]
 801fad8:	bfb8      	it	lt
 801fada:	9204      	strlt	r2, [sp, #16]
 801fadc:	7823      	ldrb	r3, [r4, #0]
 801fade:	2b2e      	cmp	r3, #46	@ 0x2e
 801fae0:	d10a      	bne.n	801faf8 <_svfiprintf_r+0x130>
 801fae2:	7863      	ldrb	r3, [r4, #1]
 801fae4:	2b2a      	cmp	r3, #42	@ 0x2a
 801fae6:	d132      	bne.n	801fb4e <_svfiprintf_r+0x186>
 801fae8:	9b03      	ldr	r3, [sp, #12]
 801faea:	1d1a      	adds	r2, r3, #4
 801faec:	681b      	ldr	r3, [r3, #0]
 801faee:	9203      	str	r2, [sp, #12]
 801faf0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801faf4:	3402      	adds	r4, #2
 801faf6:	9305      	str	r3, [sp, #20]
 801faf8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801fbbc <_svfiprintf_r+0x1f4>
 801fafc:	7821      	ldrb	r1, [r4, #0]
 801fafe:	2203      	movs	r2, #3
 801fb00:	4650      	mov	r0, sl
 801fb02:	f7e0 fb9d 	bl	8000240 <memchr>
 801fb06:	b138      	cbz	r0, 801fb18 <_svfiprintf_r+0x150>
 801fb08:	9b04      	ldr	r3, [sp, #16]
 801fb0a:	eba0 000a 	sub.w	r0, r0, sl
 801fb0e:	2240      	movs	r2, #64	@ 0x40
 801fb10:	4082      	lsls	r2, r0
 801fb12:	4313      	orrs	r3, r2
 801fb14:	3401      	adds	r4, #1
 801fb16:	9304      	str	r3, [sp, #16]
 801fb18:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fb1c:	4824      	ldr	r0, [pc, #144]	@ (801fbb0 <_svfiprintf_r+0x1e8>)
 801fb1e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801fb22:	2206      	movs	r2, #6
 801fb24:	f7e0 fb8c 	bl	8000240 <memchr>
 801fb28:	2800      	cmp	r0, #0
 801fb2a:	d036      	beq.n	801fb9a <_svfiprintf_r+0x1d2>
 801fb2c:	4b21      	ldr	r3, [pc, #132]	@ (801fbb4 <_svfiprintf_r+0x1ec>)
 801fb2e:	bb1b      	cbnz	r3, 801fb78 <_svfiprintf_r+0x1b0>
 801fb30:	9b03      	ldr	r3, [sp, #12]
 801fb32:	3307      	adds	r3, #7
 801fb34:	f023 0307 	bic.w	r3, r3, #7
 801fb38:	3308      	adds	r3, #8
 801fb3a:	9303      	str	r3, [sp, #12]
 801fb3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fb3e:	4433      	add	r3, r6
 801fb40:	9309      	str	r3, [sp, #36]	@ 0x24
 801fb42:	e76a      	b.n	801fa1a <_svfiprintf_r+0x52>
 801fb44:	fb0c 3202 	mla	r2, ip, r2, r3
 801fb48:	460c      	mov	r4, r1
 801fb4a:	2001      	movs	r0, #1
 801fb4c:	e7a8      	b.n	801faa0 <_svfiprintf_r+0xd8>
 801fb4e:	2300      	movs	r3, #0
 801fb50:	3401      	adds	r4, #1
 801fb52:	9305      	str	r3, [sp, #20]
 801fb54:	4619      	mov	r1, r3
 801fb56:	f04f 0c0a 	mov.w	ip, #10
 801fb5a:	4620      	mov	r0, r4
 801fb5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801fb60:	3a30      	subs	r2, #48	@ 0x30
 801fb62:	2a09      	cmp	r2, #9
 801fb64:	d903      	bls.n	801fb6e <_svfiprintf_r+0x1a6>
 801fb66:	2b00      	cmp	r3, #0
 801fb68:	d0c6      	beq.n	801faf8 <_svfiprintf_r+0x130>
 801fb6a:	9105      	str	r1, [sp, #20]
 801fb6c:	e7c4      	b.n	801faf8 <_svfiprintf_r+0x130>
 801fb6e:	fb0c 2101 	mla	r1, ip, r1, r2
 801fb72:	4604      	mov	r4, r0
 801fb74:	2301      	movs	r3, #1
 801fb76:	e7f0      	b.n	801fb5a <_svfiprintf_r+0x192>
 801fb78:	ab03      	add	r3, sp, #12
 801fb7a:	9300      	str	r3, [sp, #0]
 801fb7c:	462a      	mov	r2, r5
 801fb7e:	4b0e      	ldr	r3, [pc, #56]	@ (801fbb8 <_svfiprintf_r+0x1f0>)
 801fb80:	a904      	add	r1, sp, #16
 801fb82:	4638      	mov	r0, r7
 801fb84:	f7fc fe94 	bl	801c8b0 <_printf_float>
 801fb88:	1c42      	adds	r2, r0, #1
 801fb8a:	4606      	mov	r6, r0
 801fb8c:	d1d6      	bne.n	801fb3c <_svfiprintf_r+0x174>
 801fb8e:	89ab      	ldrh	r3, [r5, #12]
 801fb90:	065b      	lsls	r3, r3, #25
 801fb92:	f53f af2d 	bmi.w	801f9f0 <_svfiprintf_r+0x28>
 801fb96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801fb98:	e72c      	b.n	801f9f4 <_svfiprintf_r+0x2c>
 801fb9a:	ab03      	add	r3, sp, #12
 801fb9c:	9300      	str	r3, [sp, #0]
 801fb9e:	462a      	mov	r2, r5
 801fba0:	4b05      	ldr	r3, [pc, #20]	@ (801fbb8 <_svfiprintf_r+0x1f0>)
 801fba2:	a904      	add	r1, sp, #16
 801fba4:	4638      	mov	r0, r7
 801fba6:	f7fd f90b 	bl	801cdc0 <_printf_i>
 801fbaa:	e7ed      	b.n	801fb88 <_svfiprintf_r+0x1c0>
 801fbac:	08024f80 	.word	0x08024f80
 801fbb0:	08024f8a 	.word	0x08024f8a
 801fbb4:	0801c8b1 	.word	0x0801c8b1
 801fbb8:	0801f913 	.word	0x0801f913
 801fbbc:	08024f86 	.word	0x08024f86

0801fbc0 <__sfputc_r>:
 801fbc0:	6893      	ldr	r3, [r2, #8]
 801fbc2:	3b01      	subs	r3, #1
 801fbc4:	2b00      	cmp	r3, #0
 801fbc6:	b410      	push	{r4}
 801fbc8:	6093      	str	r3, [r2, #8]
 801fbca:	da08      	bge.n	801fbde <__sfputc_r+0x1e>
 801fbcc:	6994      	ldr	r4, [r2, #24]
 801fbce:	42a3      	cmp	r3, r4
 801fbd0:	db01      	blt.n	801fbd6 <__sfputc_r+0x16>
 801fbd2:	290a      	cmp	r1, #10
 801fbd4:	d103      	bne.n	801fbde <__sfputc_r+0x1e>
 801fbd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801fbda:	f000 bfd1 	b.w	8020b80 <__swbuf_r>
 801fbde:	6813      	ldr	r3, [r2, #0]
 801fbe0:	1c58      	adds	r0, r3, #1
 801fbe2:	6010      	str	r0, [r2, #0]
 801fbe4:	7019      	strb	r1, [r3, #0]
 801fbe6:	4608      	mov	r0, r1
 801fbe8:	f85d 4b04 	ldr.w	r4, [sp], #4
 801fbec:	4770      	bx	lr

0801fbee <__sfputs_r>:
 801fbee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fbf0:	4606      	mov	r6, r0
 801fbf2:	460f      	mov	r7, r1
 801fbf4:	4614      	mov	r4, r2
 801fbf6:	18d5      	adds	r5, r2, r3
 801fbf8:	42ac      	cmp	r4, r5
 801fbfa:	d101      	bne.n	801fc00 <__sfputs_r+0x12>
 801fbfc:	2000      	movs	r0, #0
 801fbfe:	e007      	b.n	801fc10 <__sfputs_r+0x22>
 801fc00:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fc04:	463a      	mov	r2, r7
 801fc06:	4630      	mov	r0, r6
 801fc08:	f7ff ffda 	bl	801fbc0 <__sfputc_r>
 801fc0c:	1c43      	adds	r3, r0, #1
 801fc0e:	d1f3      	bne.n	801fbf8 <__sfputs_r+0xa>
 801fc10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801fc14 <_vfiprintf_r>:
 801fc14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fc18:	460d      	mov	r5, r1
 801fc1a:	b09d      	sub	sp, #116	@ 0x74
 801fc1c:	4614      	mov	r4, r2
 801fc1e:	4698      	mov	r8, r3
 801fc20:	4606      	mov	r6, r0
 801fc22:	b118      	cbz	r0, 801fc2c <_vfiprintf_r+0x18>
 801fc24:	6a03      	ldr	r3, [r0, #32]
 801fc26:	b90b      	cbnz	r3, 801fc2c <_vfiprintf_r+0x18>
 801fc28:	f7fd fd10 	bl	801d64c <__sinit>
 801fc2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801fc2e:	07d9      	lsls	r1, r3, #31
 801fc30:	d405      	bmi.n	801fc3e <_vfiprintf_r+0x2a>
 801fc32:	89ab      	ldrh	r3, [r5, #12]
 801fc34:	059a      	lsls	r2, r3, #22
 801fc36:	d402      	bmi.n	801fc3e <_vfiprintf_r+0x2a>
 801fc38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801fc3a:	f7fe fc62 	bl	801e502 <__retarget_lock_acquire_recursive>
 801fc3e:	89ab      	ldrh	r3, [r5, #12]
 801fc40:	071b      	lsls	r3, r3, #28
 801fc42:	d501      	bpl.n	801fc48 <_vfiprintf_r+0x34>
 801fc44:	692b      	ldr	r3, [r5, #16]
 801fc46:	b99b      	cbnz	r3, 801fc70 <_vfiprintf_r+0x5c>
 801fc48:	4629      	mov	r1, r5
 801fc4a:	4630      	mov	r0, r6
 801fc4c:	f000 ffd6 	bl	8020bfc <__swsetup_r>
 801fc50:	b170      	cbz	r0, 801fc70 <_vfiprintf_r+0x5c>
 801fc52:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801fc54:	07dc      	lsls	r4, r3, #31
 801fc56:	d504      	bpl.n	801fc62 <_vfiprintf_r+0x4e>
 801fc58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801fc5c:	b01d      	add	sp, #116	@ 0x74
 801fc5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fc62:	89ab      	ldrh	r3, [r5, #12]
 801fc64:	0598      	lsls	r0, r3, #22
 801fc66:	d4f7      	bmi.n	801fc58 <_vfiprintf_r+0x44>
 801fc68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801fc6a:	f7fe fc4b 	bl	801e504 <__retarget_lock_release_recursive>
 801fc6e:	e7f3      	b.n	801fc58 <_vfiprintf_r+0x44>
 801fc70:	2300      	movs	r3, #0
 801fc72:	9309      	str	r3, [sp, #36]	@ 0x24
 801fc74:	2320      	movs	r3, #32
 801fc76:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801fc7a:	f8cd 800c 	str.w	r8, [sp, #12]
 801fc7e:	2330      	movs	r3, #48	@ 0x30
 801fc80:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801fe30 <_vfiprintf_r+0x21c>
 801fc84:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801fc88:	f04f 0901 	mov.w	r9, #1
 801fc8c:	4623      	mov	r3, r4
 801fc8e:	469a      	mov	sl, r3
 801fc90:	f813 2b01 	ldrb.w	r2, [r3], #1
 801fc94:	b10a      	cbz	r2, 801fc9a <_vfiprintf_r+0x86>
 801fc96:	2a25      	cmp	r2, #37	@ 0x25
 801fc98:	d1f9      	bne.n	801fc8e <_vfiprintf_r+0x7a>
 801fc9a:	ebba 0b04 	subs.w	fp, sl, r4
 801fc9e:	d00b      	beq.n	801fcb8 <_vfiprintf_r+0xa4>
 801fca0:	465b      	mov	r3, fp
 801fca2:	4622      	mov	r2, r4
 801fca4:	4629      	mov	r1, r5
 801fca6:	4630      	mov	r0, r6
 801fca8:	f7ff ffa1 	bl	801fbee <__sfputs_r>
 801fcac:	3001      	adds	r0, #1
 801fcae:	f000 80a7 	beq.w	801fe00 <_vfiprintf_r+0x1ec>
 801fcb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fcb4:	445a      	add	r2, fp
 801fcb6:	9209      	str	r2, [sp, #36]	@ 0x24
 801fcb8:	f89a 3000 	ldrb.w	r3, [sl]
 801fcbc:	2b00      	cmp	r3, #0
 801fcbe:	f000 809f 	beq.w	801fe00 <_vfiprintf_r+0x1ec>
 801fcc2:	2300      	movs	r3, #0
 801fcc4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801fcc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801fccc:	f10a 0a01 	add.w	sl, sl, #1
 801fcd0:	9304      	str	r3, [sp, #16]
 801fcd2:	9307      	str	r3, [sp, #28]
 801fcd4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801fcd8:	931a      	str	r3, [sp, #104]	@ 0x68
 801fcda:	4654      	mov	r4, sl
 801fcdc:	2205      	movs	r2, #5
 801fcde:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fce2:	4853      	ldr	r0, [pc, #332]	@ (801fe30 <_vfiprintf_r+0x21c>)
 801fce4:	f7e0 faac 	bl	8000240 <memchr>
 801fce8:	9a04      	ldr	r2, [sp, #16]
 801fcea:	b9d8      	cbnz	r0, 801fd24 <_vfiprintf_r+0x110>
 801fcec:	06d1      	lsls	r1, r2, #27
 801fcee:	bf44      	itt	mi
 801fcf0:	2320      	movmi	r3, #32
 801fcf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801fcf6:	0713      	lsls	r3, r2, #28
 801fcf8:	bf44      	itt	mi
 801fcfa:	232b      	movmi	r3, #43	@ 0x2b
 801fcfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801fd00:	f89a 3000 	ldrb.w	r3, [sl]
 801fd04:	2b2a      	cmp	r3, #42	@ 0x2a
 801fd06:	d015      	beq.n	801fd34 <_vfiprintf_r+0x120>
 801fd08:	9a07      	ldr	r2, [sp, #28]
 801fd0a:	4654      	mov	r4, sl
 801fd0c:	2000      	movs	r0, #0
 801fd0e:	f04f 0c0a 	mov.w	ip, #10
 801fd12:	4621      	mov	r1, r4
 801fd14:	f811 3b01 	ldrb.w	r3, [r1], #1
 801fd18:	3b30      	subs	r3, #48	@ 0x30
 801fd1a:	2b09      	cmp	r3, #9
 801fd1c:	d94b      	bls.n	801fdb6 <_vfiprintf_r+0x1a2>
 801fd1e:	b1b0      	cbz	r0, 801fd4e <_vfiprintf_r+0x13a>
 801fd20:	9207      	str	r2, [sp, #28]
 801fd22:	e014      	b.n	801fd4e <_vfiprintf_r+0x13a>
 801fd24:	eba0 0308 	sub.w	r3, r0, r8
 801fd28:	fa09 f303 	lsl.w	r3, r9, r3
 801fd2c:	4313      	orrs	r3, r2
 801fd2e:	9304      	str	r3, [sp, #16]
 801fd30:	46a2      	mov	sl, r4
 801fd32:	e7d2      	b.n	801fcda <_vfiprintf_r+0xc6>
 801fd34:	9b03      	ldr	r3, [sp, #12]
 801fd36:	1d19      	adds	r1, r3, #4
 801fd38:	681b      	ldr	r3, [r3, #0]
 801fd3a:	9103      	str	r1, [sp, #12]
 801fd3c:	2b00      	cmp	r3, #0
 801fd3e:	bfbb      	ittet	lt
 801fd40:	425b      	neglt	r3, r3
 801fd42:	f042 0202 	orrlt.w	r2, r2, #2
 801fd46:	9307      	strge	r3, [sp, #28]
 801fd48:	9307      	strlt	r3, [sp, #28]
 801fd4a:	bfb8      	it	lt
 801fd4c:	9204      	strlt	r2, [sp, #16]
 801fd4e:	7823      	ldrb	r3, [r4, #0]
 801fd50:	2b2e      	cmp	r3, #46	@ 0x2e
 801fd52:	d10a      	bne.n	801fd6a <_vfiprintf_r+0x156>
 801fd54:	7863      	ldrb	r3, [r4, #1]
 801fd56:	2b2a      	cmp	r3, #42	@ 0x2a
 801fd58:	d132      	bne.n	801fdc0 <_vfiprintf_r+0x1ac>
 801fd5a:	9b03      	ldr	r3, [sp, #12]
 801fd5c:	1d1a      	adds	r2, r3, #4
 801fd5e:	681b      	ldr	r3, [r3, #0]
 801fd60:	9203      	str	r2, [sp, #12]
 801fd62:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801fd66:	3402      	adds	r4, #2
 801fd68:	9305      	str	r3, [sp, #20]
 801fd6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801fe40 <_vfiprintf_r+0x22c>
 801fd6e:	7821      	ldrb	r1, [r4, #0]
 801fd70:	2203      	movs	r2, #3
 801fd72:	4650      	mov	r0, sl
 801fd74:	f7e0 fa64 	bl	8000240 <memchr>
 801fd78:	b138      	cbz	r0, 801fd8a <_vfiprintf_r+0x176>
 801fd7a:	9b04      	ldr	r3, [sp, #16]
 801fd7c:	eba0 000a 	sub.w	r0, r0, sl
 801fd80:	2240      	movs	r2, #64	@ 0x40
 801fd82:	4082      	lsls	r2, r0
 801fd84:	4313      	orrs	r3, r2
 801fd86:	3401      	adds	r4, #1
 801fd88:	9304      	str	r3, [sp, #16]
 801fd8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fd8e:	4829      	ldr	r0, [pc, #164]	@ (801fe34 <_vfiprintf_r+0x220>)
 801fd90:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801fd94:	2206      	movs	r2, #6
 801fd96:	f7e0 fa53 	bl	8000240 <memchr>
 801fd9a:	2800      	cmp	r0, #0
 801fd9c:	d03f      	beq.n	801fe1e <_vfiprintf_r+0x20a>
 801fd9e:	4b26      	ldr	r3, [pc, #152]	@ (801fe38 <_vfiprintf_r+0x224>)
 801fda0:	bb1b      	cbnz	r3, 801fdea <_vfiprintf_r+0x1d6>
 801fda2:	9b03      	ldr	r3, [sp, #12]
 801fda4:	3307      	adds	r3, #7
 801fda6:	f023 0307 	bic.w	r3, r3, #7
 801fdaa:	3308      	adds	r3, #8
 801fdac:	9303      	str	r3, [sp, #12]
 801fdae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fdb0:	443b      	add	r3, r7
 801fdb2:	9309      	str	r3, [sp, #36]	@ 0x24
 801fdb4:	e76a      	b.n	801fc8c <_vfiprintf_r+0x78>
 801fdb6:	fb0c 3202 	mla	r2, ip, r2, r3
 801fdba:	460c      	mov	r4, r1
 801fdbc:	2001      	movs	r0, #1
 801fdbe:	e7a8      	b.n	801fd12 <_vfiprintf_r+0xfe>
 801fdc0:	2300      	movs	r3, #0
 801fdc2:	3401      	adds	r4, #1
 801fdc4:	9305      	str	r3, [sp, #20]
 801fdc6:	4619      	mov	r1, r3
 801fdc8:	f04f 0c0a 	mov.w	ip, #10
 801fdcc:	4620      	mov	r0, r4
 801fdce:	f810 2b01 	ldrb.w	r2, [r0], #1
 801fdd2:	3a30      	subs	r2, #48	@ 0x30
 801fdd4:	2a09      	cmp	r2, #9
 801fdd6:	d903      	bls.n	801fde0 <_vfiprintf_r+0x1cc>
 801fdd8:	2b00      	cmp	r3, #0
 801fdda:	d0c6      	beq.n	801fd6a <_vfiprintf_r+0x156>
 801fddc:	9105      	str	r1, [sp, #20]
 801fdde:	e7c4      	b.n	801fd6a <_vfiprintf_r+0x156>
 801fde0:	fb0c 2101 	mla	r1, ip, r1, r2
 801fde4:	4604      	mov	r4, r0
 801fde6:	2301      	movs	r3, #1
 801fde8:	e7f0      	b.n	801fdcc <_vfiprintf_r+0x1b8>
 801fdea:	ab03      	add	r3, sp, #12
 801fdec:	9300      	str	r3, [sp, #0]
 801fdee:	462a      	mov	r2, r5
 801fdf0:	4b12      	ldr	r3, [pc, #72]	@ (801fe3c <_vfiprintf_r+0x228>)
 801fdf2:	a904      	add	r1, sp, #16
 801fdf4:	4630      	mov	r0, r6
 801fdf6:	f7fc fd5b 	bl	801c8b0 <_printf_float>
 801fdfa:	4607      	mov	r7, r0
 801fdfc:	1c78      	adds	r0, r7, #1
 801fdfe:	d1d6      	bne.n	801fdae <_vfiprintf_r+0x19a>
 801fe00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801fe02:	07d9      	lsls	r1, r3, #31
 801fe04:	d405      	bmi.n	801fe12 <_vfiprintf_r+0x1fe>
 801fe06:	89ab      	ldrh	r3, [r5, #12]
 801fe08:	059a      	lsls	r2, r3, #22
 801fe0a:	d402      	bmi.n	801fe12 <_vfiprintf_r+0x1fe>
 801fe0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801fe0e:	f7fe fb79 	bl	801e504 <__retarget_lock_release_recursive>
 801fe12:	89ab      	ldrh	r3, [r5, #12]
 801fe14:	065b      	lsls	r3, r3, #25
 801fe16:	f53f af1f 	bmi.w	801fc58 <_vfiprintf_r+0x44>
 801fe1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801fe1c:	e71e      	b.n	801fc5c <_vfiprintf_r+0x48>
 801fe1e:	ab03      	add	r3, sp, #12
 801fe20:	9300      	str	r3, [sp, #0]
 801fe22:	462a      	mov	r2, r5
 801fe24:	4b05      	ldr	r3, [pc, #20]	@ (801fe3c <_vfiprintf_r+0x228>)
 801fe26:	a904      	add	r1, sp, #16
 801fe28:	4630      	mov	r0, r6
 801fe2a:	f7fc ffc9 	bl	801cdc0 <_printf_i>
 801fe2e:	e7e4      	b.n	801fdfa <_vfiprintf_r+0x1e6>
 801fe30:	08024f80 	.word	0x08024f80
 801fe34:	08024f8a 	.word	0x08024f8a
 801fe38:	0801c8b1 	.word	0x0801c8b1
 801fe3c:	0801fbef 	.word	0x0801fbef
 801fe40:	08024f86 	.word	0x08024f86

0801fe44 <malloc>:
 801fe44:	4b02      	ldr	r3, [pc, #8]	@ (801fe50 <malloc+0xc>)
 801fe46:	4601      	mov	r1, r0
 801fe48:	6818      	ldr	r0, [r3, #0]
 801fe4a:	f000 b825 	b.w	801fe98 <_malloc_r>
 801fe4e:	bf00      	nop
 801fe50:	200001b8 	.word	0x200001b8

0801fe54 <sbrk_aligned>:
 801fe54:	b570      	push	{r4, r5, r6, lr}
 801fe56:	4e0f      	ldr	r6, [pc, #60]	@ (801fe94 <sbrk_aligned+0x40>)
 801fe58:	460c      	mov	r4, r1
 801fe5a:	6831      	ldr	r1, [r6, #0]
 801fe5c:	4605      	mov	r5, r0
 801fe5e:	b911      	cbnz	r1, 801fe66 <sbrk_aligned+0x12>
 801fe60:	f000 ffc6 	bl	8020df0 <_sbrk_r>
 801fe64:	6030      	str	r0, [r6, #0]
 801fe66:	4621      	mov	r1, r4
 801fe68:	4628      	mov	r0, r5
 801fe6a:	f000 ffc1 	bl	8020df0 <_sbrk_r>
 801fe6e:	1c43      	adds	r3, r0, #1
 801fe70:	d103      	bne.n	801fe7a <sbrk_aligned+0x26>
 801fe72:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801fe76:	4620      	mov	r0, r4
 801fe78:	bd70      	pop	{r4, r5, r6, pc}
 801fe7a:	1cc4      	adds	r4, r0, #3
 801fe7c:	f024 0403 	bic.w	r4, r4, #3
 801fe80:	42a0      	cmp	r0, r4
 801fe82:	d0f8      	beq.n	801fe76 <sbrk_aligned+0x22>
 801fe84:	1a21      	subs	r1, r4, r0
 801fe86:	4628      	mov	r0, r5
 801fe88:	f000 ffb2 	bl	8020df0 <_sbrk_r>
 801fe8c:	3001      	adds	r0, #1
 801fe8e:	d1f2      	bne.n	801fe76 <sbrk_aligned+0x22>
 801fe90:	e7ef      	b.n	801fe72 <sbrk_aligned+0x1e>
 801fe92:	bf00      	nop
 801fe94:	2000f5e0 	.word	0x2000f5e0

0801fe98 <_malloc_r>:
 801fe98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801fe9c:	1ccd      	adds	r5, r1, #3
 801fe9e:	f025 0503 	bic.w	r5, r5, #3
 801fea2:	3508      	adds	r5, #8
 801fea4:	2d0c      	cmp	r5, #12
 801fea6:	bf38      	it	cc
 801fea8:	250c      	movcc	r5, #12
 801feaa:	2d00      	cmp	r5, #0
 801feac:	4606      	mov	r6, r0
 801feae:	db01      	blt.n	801feb4 <_malloc_r+0x1c>
 801feb0:	42a9      	cmp	r1, r5
 801feb2:	d904      	bls.n	801febe <_malloc_r+0x26>
 801feb4:	230c      	movs	r3, #12
 801feb6:	6033      	str	r3, [r6, #0]
 801feb8:	2000      	movs	r0, #0
 801feba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801febe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801ff94 <_malloc_r+0xfc>
 801fec2:	f000 f927 	bl	8020114 <__malloc_lock>
 801fec6:	f8d8 3000 	ldr.w	r3, [r8]
 801feca:	461c      	mov	r4, r3
 801fecc:	bb44      	cbnz	r4, 801ff20 <_malloc_r+0x88>
 801fece:	4629      	mov	r1, r5
 801fed0:	4630      	mov	r0, r6
 801fed2:	f7ff ffbf 	bl	801fe54 <sbrk_aligned>
 801fed6:	1c43      	adds	r3, r0, #1
 801fed8:	4604      	mov	r4, r0
 801feda:	d158      	bne.n	801ff8e <_malloc_r+0xf6>
 801fedc:	f8d8 4000 	ldr.w	r4, [r8]
 801fee0:	4627      	mov	r7, r4
 801fee2:	2f00      	cmp	r7, #0
 801fee4:	d143      	bne.n	801ff6e <_malloc_r+0xd6>
 801fee6:	2c00      	cmp	r4, #0
 801fee8:	d04b      	beq.n	801ff82 <_malloc_r+0xea>
 801feea:	6823      	ldr	r3, [r4, #0]
 801feec:	4639      	mov	r1, r7
 801feee:	4630      	mov	r0, r6
 801fef0:	eb04 0903 	add.w	r9, r4, r3
 801fef4:	f000 ff7c 	bl	8020df0 <_sbrk_r>
 801fef8:	4581      	cmp	r9, r0
 801fefa:	d142      	bne.n	801ff82 <_malloc_r+0xea>
 801fefc:	6821      	ldr	r1, [r4, #0]
 801fefe:	1a6d      	subs	r5, r5, r1
 801ff00:	4629      	mov	r1, r5
 801ff02:	4630      	mov	r0, r6
 801ff04:	f7ff ffa6 	bl	801fe54 <sbrk_aligned>
 801ff08:	3001      	adds	r0, #1
 801ff0a:	d03a      	beq.n	801ff82 <_malloc_r+0xea>
 801ff0c:	6823      	ldr	r3, [r4, #0]
 801ff0e:	442b      	add	r3, r5
 801ff10:	6023      	str	r3, [r4, #0]
 801ff12:	f8d8 3000 	ldr.w	r3, [r8]
 801ff16:	685a      	ldr	r2, [r3, #4]
 801ff18:	bb62      	cbnz	r2, 801ff74 <_malloc_r+0xdc>
 801ff1a:	f8c8 7000 	str.w	r7, [r8]
 801ff1e:	e00f      	b.n	801ff40 <_malloc_r+0xa8>
 801ff20:	6822      	ldr	r2, [r4, #0]
 801ff22:	1b52      	subs	r2, r2, r5
 801ff24:	d420      	bmi.n	801ff68 <_malloc_r+0xd0>
 801ff26:	2a0b      	cmp	r2, #11
 801ff28:	d917      	bls.n	801ff5a <_malloc_r+0xc2>
 801ff2a:	1961      	adds	r1, r4, r5
 801ff2c:	42a3      	cmp	r3, r4
 801ff2e:	6025      	str	r5, [r4, #0]
 801ff30:	bf18      	it	ne
 801ff32:	6059      	strne	r1, [r3, #4]
 801ff34:	6863      	ldr	r3, [r4, #4]
 801ff36:	bf08      	it	eq
 801ff38:	f8c8 1000 	streq.w	r1, [r8]
 801ff3c:	5162      	str	r2, [r4, r5]
 801ff3e:	604b      	str	r3, [r1, #4]
 801ff40:	4630      	mov	r0, r6
 801ff42:	f000 f8ed 	bl	8020120 <__malloc_unlock>
 801ff46:	f104 000b 	add.w	r0, r4, #11
 801ff4a:	1d23      	adds	r3, r4, #4
 801ff4c:	f020 0007 	bic.w	r0, r0, #7
 801ff50:	1ac2      	subs	r2, r0, r3
 801ff52:	bf1c      	itt	ne
 801ff54:	1a1b      	subne	r3, r3, r0
 801ff56:	50a3      	strne	r3, [r4, r2]
 801ff58:	e7af      	b.n	801feba <_malloc_r+0x22>
 801ff5a:	6862      	ldr	r2, [r4, #4]
 801ff5c:	42a3      	cmp	r3, r4
 801ff5e:	bf0c      	ite	eq
 801ff60:	f8c8 2000 	streq.w	r2, [r8]
 801ff64:	605a      	strne	r2, [r3, #4]
 801ff66:	e7eb      	b.n	801ff40 <_malloc_r+0xa8>
 801ff68:	4623      	mov	r3, r4
 801ff6a:	6864      	ldr	r4, [r4, #4]
 801ff6c:	e7ae      	b.n	801fecc <_malloc_r+0x34>
 801ff6e:	463c      	mov	r4, r7
 801ff70:	687f      	ldr	r7, [r7, #4]
 801ff72:	e7b6      	b.n	801fee2 <_malloc_r+0x4a>
 801ff74:	461a      	mov	r2, r3
 801ff76:	685b      	ldr	r3, [r3, #4]
 801ff78:	42a3      	cmp	r3, r4
 801ff7a:	d1fb      	bne.n	801ff74 <_malloc_r+0xdc>
 801ff7c:	2300      	movs	r3, #0
 801ff7e:	6053      	str	r3, [r2, #4]
 801ff80:	e7de      	b.n	801ff40 <_malloc_r+0xa8>
 801ff82:	230c      	movs	r3, #12
 801ff84:	6033      	str	r3, [r6, #0]
 801ff86:	4630      	mov	r0, r6
 801ff88:	f000 f8ca 	bl	8020120 <__malloc_unlock>
 801ff8c:	e794      	b.n	801feb8 <_malloc_r+0x20>
 801ff8e:	6005      	str	r5, [r0, #0]
 801ff90:	e7d6      	b.n	801ff40 <_malloc_r+0xa8>
 801ff92:	bf00      	nop
 801ff94:	2000f5e4 	.word	0x2000f5e4

0801ff98 <__ascii_mbtowc>:
 801ff98:	b082      	sub	sp, #8
 801ff9a:	b901      	cbnz	r1, 801ff9e <__ascii_mbtowc+0x6>
 801ff9c:	a901      	add	r1, sp, #4
 801ff9e:	b142      	cbz	r2, 801ffb2 <__ascii_mbtowc+0x1a>
 801ffa0:	b14b      	cbz	r3, 801ffb6 <__ascii_mbtowc+0x1e>
 801ffa2:	7813      	ldrb	r3, [r2, #0]
 801ffa4:	600b      	str	r3, [r1, #0]
 801ffa6:	7812      	ldrb	r2, [r2, #0]
 801ffa8:	1e10      	subs	r0, r2, #0
 801ffaa:	bf18      	it	ne
 801ffac:	2001      	movne	r0, #1
 801ffae:	b002      	add	sp, #8
 801ffb0:	4770      	bx	lr
 801ffb2:	4610      	mov	r0, r2
 801ffb4:	e7fb      	b.n	801ffae <__ascii_mbtowc+0x16>
 801ffb6:	f06f 0001 	mvn.w	r0, #1
 801ffba:	e7f8      	b.n	801ffae <__ascii_mbtowc+0x16>

0801ffbc <__sflush_r>:
 801ffbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801ffc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ffc4:	0716      	lsls	r6, r2, #28
 801ffc6:	4605      	mov	r5, r0
 801ffc8:	460c      	mov	r4, r1
 801ffca:	d454      	bmi.n	8020076 <__sflush_r+0xba>
 801ffcc:	684b      	ldr	r3, [r1, #4]
 801ffce:	2b00      	cmp	r3, #0
 801ffd0:	dc02      	bgt.n	801ffd8 <__sflush_r+0x1c>
 801ffd2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801ffd4:	2b00      	cmp	r3, #0
 801ffd6:	dd48      	ble.n	802006a <__sflush_r+0xae>
 801ffd8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801ffda:	2e00      	cmp	r6, #0
 801ffdc:	d045      	beq.n	802006a <__sflush_r+0xae>
 801ffde:	2300      	movs	r3, #0
 801ffe0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801ffe4:	682f      	ldr	r7, [r5, #0]
 801ffe6:	6a21      	ldr	r1, [r4, #32]
 801ffe8:	602b      	str	r3, [r5, #0]
 801ffea:	d030      	beq.n	802004e <__sflush_r+0x92>
 801ffec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801ffee:	89a3      	ldrh	r3, [r4, #12]
 801fff0:	0759      	lsls	r1, r3, #29
 801fff2:	d505      	bpl.n	8020000 <__sflush_r+0x44>
 801fff4:	6863      	ldr	r3, [r4, #4]
 801fff6:	1ad2      	subs	r2, r2, r3
 801fff8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801fffa:	b10b      	cbz	r3, 8020000 <__sflush_r+0x44>
 801fffc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801fffe:	1ad2      	subs	r2, r2, r3
 8020000:	2300      	movs	r3, #0
 8020002:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8020004:	6a21      	ldr	r1, [r4, #32]
 8020006:	4628      	mov	r0, r5
 8020008:	47b0      	blx	r6
 802000a:	1c43      	adds	r3, r0, #1
 802000c:	89a3      	ldrh	r3, [r4, #12]
 802000e:	d106      	bne.n	802001e <__sflush_r+0x62>
 8020010:	6829      	ldr	r1, [r5, #0]
 8020012:	291d      	cmp	r1, #29
 8020014:	d82b      	bhi.n	802006e <__sflush_r+0xb2>
 8020016:	4a2a      	ldr	r2, [pc, #168]	@ (80200c0 <__sflush_r+0x104>)
 8020018:	40ca      	lsrs	r2, r1
 802001a:	07d6      	lsls	r6, r2, #31
 802001c:	d527      	bpl.n	802006e <__sflush_r+0xb2>
 802001e:	2200      	movs	r2, #0
 8020020:	6062      	str	r2, [r4, #4]
 8020022:	04d9      	lsls	r1, r3, #19
 8020024:	6922      	ldr	r2, [r4, #16]
 8020026:	6022      	str	r2, [r4, #0]
 8020028:	d504      	bpl.n	8020034 <__sflush_r+0x78>
 802002a:	1c42      	adds	r2, r0, #1
 802002c:	d101      	bne.n	8020032 <__sflush_r+0x76>
 802002e:	682b      	ldr	r3, [r5, #0]
 8020030:	b903      	cbnz	r3, 8020034 <__sflush_r+0x78>
 8020032:	6560      	str	r0, [r4, #84]	@ 0x54
 8020034:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8020036:	602f      	str	r7, [r5, #0]
 8020038:	b1b9      	cbz	r1, 802006a <__sflush_r+0xae>
 802003a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802003e:	4299      	cmp	r1, r3
 8020040:	d002      	beq.n	8020048 <__sflush_r+0x8c>
 8020042:	4628      	mov	r0, r5
 8020044:	f7ff f8e2 	bl	801f20c <_free_r>
 8020048:	2300      	movs	r3, #0
 802004a:	6363      	str	r3, [r4, #52]	@ 0x34
 802004c:	e00d      	b.n	802006a <__sflush_r+0xae>
 802004e:	2301      	movs	r3, #1
 8020050:	4628      	mov	r0, r5
 8020052:	47b0      	blx	r6
 8020054:	4602      	mov	r2, r0
 8020056:	1c50      	adds	r0, r2, #1
 8020058:	d1c9      	bne.n	801ffee <__sflush_r+0x32>
 802005a:	682b      	ldr	r3, [r5, #0]
 802005c:	2b00      	cmp	r3, #0
 802005e:	d0c6      	beq.n	801ffee <__sflush_r+0x32>
 8020060:	2b1d      	cmp	r3, #29
 8020062:	d001      	beq.n	8020068 <__sflush_r+0xac>
 8020064:	2b16      	cmp	r3, #22
 8020066:	d11e      	bne.n	80200a6 <__sflush_r+0xea>
 8020068:	602f      	str	r7, [r5, #0]
 802006a:	2000      	movs	r0, #0
 802006c:	e022      	b.n	80200b4 <__sflush_r+0xf8>
 802006e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020072:	b21b      	sxth	r3, r3
 8020074:	e01b      	b.n	80200ae <__sflush_r+0xf2>
 8020076:	690f      	ldr	r7, [r1, #16]
 8020078:	2f00      	cmp	r7, #0
 802007a:	d0f6      	beq.n	802006a <__sflush_r+0xae>
 802007c:	0793      	lsls	r3, r2, #30
 802007e:	680e      	ldr	r6, [r1, #0]
 8020080:	bf08      	it	eq
 8020082:	694b      	ldreq	r3, [r1, #20]
 8020084:	600f      	str	r7, [r1, #0]
 8020086:	bf18      	it	ne
 8020088:	2300      	movne	r3, #0
 802008a:	eba6 0807 	sub.w	r8, r6, r7
 802008e:	608b      	str	r3, [r1, #8]
 8020090:	f1b8 0f00 	cmp.w	r8, #0
 8020094:	dde9      	ble.n	802006a <__sflush_r+0xae>
 8020096:	6a21      	ldr	r1, [r4, #32]
 8020098:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 802009a:	4643      	mov	r3, r8
 802009c:	463a      	mov	r2, r7
 802009e:	4628      	mov	r0, r5
 80200a0:	47b0      	blx	r6
 80200a2:	2800      	cmp	r0, #0
 80200a4:	dc08      	bgt.n	80200b8 <__sflush_r+0xfc>
 80200a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80200aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80200ae:	81a3      	strh	r3, [r4, #12]
 80200b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80200b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80200b8:	4407      	add	r7, r0
 80200ba:	eba8 0800 	sub.w	r8, r8, r0
 80200be:	e7e7      	b.n	8020090 <__sflush_r+0xd4>
 80200c0:	20400001 	.word	0x20400001

080200c4 <_fflush_r>:
 80200c4:	b538      	push	{r3, r4, r5, lr}
 80200c6:	690b      	ldr	r3, [r1, #16]
 80200c8:	4605      	mov	r5, r0
 80200ca:	460c      	mov	r4, r1
 80200cc:	b913      	cbnz	r3, 80200d4 <_fflush_r+0x10>
 80200ce:	2500      	movs	r5, #0
 80200d0:	4628      	mov	r0, r5
 80200d2:	bd38      	pop	{r3, r4, r5, pc}
 80200d4:	b118      	cbz	r0, 80200de <_fflush_r+0x1a>
 80200d6:	6a03      	ldr	r3, [r0, #32]
 80200d8:	b90b      	cbnz	r3, 80200de <_fflush_r+0x1a>
 80200da:	f7fd fab7 	bl	801d64c <__sinit>
 80200de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80200e2:	2b00      	cmp	r3, #0
 80200e4:	d0f3      	beq.n	80200ce <_fflush_r+0xa>
 80200e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80200e8:	07d0      	lsls	r0, r2, #31
 80200ea:	d404      	bmi.n	80200f6 <_fflush_r+0x32>
 80200ec:	0599      	lsls	r1, r3, #22
 80200ee:	d402      	bmi.n	80200f6 <_fflush_r+0x32>
 80200f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80200f2:	f7fe fa06 	bl	801e502 <__retarget_lock_acquire_recursive>
 80200f6:	4628      	mov	r0, r5
 80200f8:	4621      	mov	r1, r4
 80200fa:	f7ff ff5f 	bl	801ffbc <__sflush_r>
 80200fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8020100:	07da      	lsls	r2, r3, #31
 8020102:	4605      	mov	r5, r0
 8020104:	d4e4      	bmi.n	80200d0 <_fflush_r+0xc>
 8020106:	89a3      	ldrh	r3, [r4, #12]
 8020108:	059b      	lsls	r3, r3, #22
 802010a:	d4e1      	bmi.n	80200d0 <_fflush_r+0xc>
 802010c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802010e:	f7fe f9f9 	bl	801e504 <__retarget_lock_release_recursive>
 8020112:	e7dd      	b.n	80200d0 <_fflush_r+0xc>

08020114 <__malloc_lock>:
 8020114:	4801      	ldr	r0, [pc, #4]	@ (802011c <__malloc_lock+0x8>)
 8020116:	f7fe b9f4 	b.w	801e502 <__retarget_lock_acquire_recursive>
 802011a:	bf00      	nop
 802011c:	2000f5d8 	.word	0x2000f5d8

08020120 <__malloc_unlock>:
 8020120:	4801      	ldr	r0, [pc, #4]	@ (8020128 <__malloc_unlock+0x8>)
 8020122:	f7fe b9ef 	b.w	801e504 <__retarget_lock_release_recursive>
 8020126:	bf00      	nop
 8020128:	2000f5d8 	.word	0x2000f5d8

0802012c <_Balloc>:
 802012c:	b570      	push	{r4, r5, r6, lr}
 802012e:	69c6      	ldr	r6, [r0, #28]
 8020130:	4604      	mov	r4, r0
 8020132:	460d      	mov	r5, r1
 8020134:	b976      	cbnz	r6, 8020154 <_Balloc+0x28>
 8020136:	2010      	movs	r0, #16
 8020138:	f7ff fe84 	bl	801fe44 <malloc>
 802013c:	4602      	mov	r2, r0
 802013e:	61e0      	str	r0, [r4, #28]
 8020140:	b920      	cbnz	r0, 802014c <_Balloc+0x20>
 8020142:	4b18      	ldr	r3, [pc, #96]	@ (80201a4 <_Balloc+0x78>)
 8020144:	4818      	ldr	r0, [pc, #96]	@ (80201a8 <_Balloc+0x7c>)
 8020146:	216b      	movs	r1, #107	@ 0x6b
 8020148:	f7fe fa5c 	bl	801e604 <__assert_func>
 802014c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8020150:	6006      	str	r6, [r0, #0]
 8020152:	60c6      	str	r6, [r0, #12]
 8020154:	69e6      	ldr	r6, [r4, #28]
 8020156:	68f3      	ldr	r3, [r6, #12]
 8020158:	b183      	cbz	r3, 802017c <_Balloc+0x50>
 802015a:	69e3      	ldr	r3, [r4, #28]
 802015c:	68db      	ldr	r3, [r3, #12]
 802015e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8020162:	b9b8      	cbnz	r0, 8020194 <_Balloc+0x68>
 8020164:	2101      	movs	r1, #1
 8020166:	fa01 f605 	lsl.w	r6, r1, r5
 802016a:	1d72      	adds	r2, r6, #5
 802016c:	0092      	lsls	r2, r2, #2
 802016e:	4620      	mov	r0, r4
 8020170:	f000 fe89 	bl	8020e86 <_calloc_r>
 8020174:	b160      	cbz	r0, 8020190 <_Balloc+0x64>
 8020176:	e9c0 5601 	strd	r5, r6, [r0, #4]
 802017a:	e00e      	b.n	802019a <_Balloc+0x6e>
 802017c:	2221      	movs	r2, #33	@ 0x21
 802017e:	2104      	movs	r1, #4
 8020180:	4620      	mov	r0, r4
 8020182:	f000 fe80 	bl	8020e86 <_calloc_r>
 8020186:	69e3      	ldr	r3, [r4, #28]
 8020188:	60f0      	str	r0, [r6, #12]
 802018a:	68db      	ldr	r3, [r3, #12]
 802018c:	2b00      	cmp	r3, #0
 802018e:	d1e4      	bne.n	802015a <_Balloc+0x2e>
 8020190:	2000      	movs	r0, #0
 8020192:	bd70      	pop	{r4, r5, r6, pc}
 8020194:	6802      	ldr	r2, [r0, #0]
 8020196:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 802019a:	2300      	movs	r3, #0
 802019c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80201a0:	e7f7      	b.n	8020192 <_Balloc+0x66>
 80201a2:	bf00      	nop
 80201a4:	08024df5 	.word	0x08024df5
 80201a8:	08024f91 	.word	0x08024f91

080201ac <_Bfree>:
 80201ac:	b570      	push	{r4, r5, r6, lr}
 80201ae:	69c6      	ldr	r6, [r0, #28]
 80201b0:	4605      	mov	r5, r0
 80201b2:	460c      	mov	r4, r1
 80201b4:	b976      	cbnz	r6, 80201d4 <_Bfree+0x28>
 80201b6:	2010      	movs	r0, #16
 80201b8:	f7ff fe44 	bl	801fe44 <malloc>
 80201bc:	4602      	mov	r2, r0
 80201be:	61e8      	str	r0, [r5, #28]
 80201c0:	b920      	cbnz	r0, 80201cc <_Bfree+0x20>
 80201c2:	4b09      	ldr	r3, [pc, #36]	@ (80201e8 <_Bfree+0x3c>)
 80201c4:	4809      	ldr	r0, [pc, #36]	@ (80201ec <_Bfree+0x40>)
 80201c6:	218f      	movs	r1, #143	@ 0x8f
 80201c8:	f7fe fa1c 	bl	801e604 <__assert_func>
 80201cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80201d0:	6006      	str	r6, [r0, #0]
 80201d2:	60c6      	str	r6, [r0, #12]
 80201d4:	b13c      	cbz	r4, 80201e6 <_Bfree+0x3a>
 80201d6:	69eb      	ldr	r3, [r5, #28]
 80201d8:	6862      	ldr	r2, [r4, #4]
 80201da:	68db      	ldr	r3, [r3, #12]
 80201dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80201e0:	6021      	str	r1, [r4, #0]
 80201e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80201e6:	bd70      	pop	{r4, r5, r6, pc}
 80201e8:	08024df5 	.word	0x08024df5
 80201ec:	08024f91 	.word	0x08024f91

080201f0 <__multadd>:
 80201f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80201f4:	690d      	ldr	r5, [r1, #16]
 80201f6:	4607      	mov	r7, r0
 80201f8:	460c      	mov	r4, r1
 80201fa:	461e      	mov	r6, r3
 80201fc:	f101 0c14 	add.w	ip, r1, #20
 8020200:	2000      	movs	r0, #0
 8020202:	f8dc 3000 	ldr.w	r3, [ip]
 8020206:	b299      	uxth	r1, r3
 8020208:	fb02 6101 	mla	r1, r2, r1, r6
 802020c:	0c1e      	lsrs	r6, r3, #16
 802020e:	0c0b      	lsrs	r3, r1, #16
 8020210:	fb02 3306 	mla	r3, r2, r6, r3
 8020214:	b289      	uxth	r1, r1
 8020216:	3001      	adds	r0, #1
 8020218:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 802021c:	4285      	cmp	r5, r0
 802021e:	f84c 1b04 	str.w	r1, [ip], #4
 8020222:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8020226:	dcec      	bgt.n	8020202 <__multadd+0x12>
 8020228:	b30e      	cbz	r6, 802026e <__multadd+0x7e>
 802022a:	68a3      	ldr	r3, [r4, #8]
 802022c:	42ab      	cmp	r3, r5
 802022e:	dc19      	bgt.n	8020264 <__multadd+0x74>
 8020230:	6861      	ldr	r1, [r4, #4]
 8020232:	4638      	mov	r0, r7
 8020234:	3101      	adds	r1, #1
 8020236:	f7ff ff79 	bl	802012c <_Balloc>
 802023a:	4680      	mov	r8, r0
 802023c:	b928      	cbnz	r0, 802024a <__multadd+0x5a>
 802023e:	4602      	mov	r2, r0
 8020240:	4b0c      	ldr	r3, [pc, #48]	@ (8020274 <__multadd+0x84>)
 8020242:	480d      	ldr	r0, [pc, #52]	@ (8020278 <__multadd+0x88>)
 8020244:	21ba      	movs	r1, #186	@ 0xba
 8020246:	f7fe f9dd 	bl	801e604 <__assert_func>
 802024a:	6922      	ldr	r2, [r4, #16]
 802024c:	3202      	adds	r2, #2
 802024e:	f104 010c 	add.w	r1, r4, #12
 8020252:	0092      	lsls	r2, r2, #2
 8020254:	300c      	adds	r0, #12
 8020256:	f7fe f9b9 	bl	801e5cc <memcpy>
 802025a:	4621      	mov	r1, r4
 802025c:	4638      	mov	r0, r7
 802025e:	f7ff ffa5 	bl	80201ac <_Bfree>
 8020262:	4644      	mov	r4, r8
 8020264:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8020268:	3501      	adds	r5, #1
 802026a:	615e      	str	r6, [r3, #20]
 802026c:	6125      	str	r5, [r4, #16]
 802026e:	4620      	mov	r0, r4
 8020270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020274:	08024f0f 	.word	0x08024f0f
 8020278:	08024f91 	.word	0x08024f91

0802027c <__s2b>:
 802027c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020280:	460c      	mov	r4, r1
 8020282:	4615      	mov	r5, r2
 8020284:	461f      	mov	r7, r3
 8020286:	2209      	movs	r2, #9
 8020288:	3308      	adds	r3, #8
 802028a:	4606      	mov	r6, r0
 802028c:	fb93 f3f2 	sdiv	r3, r3, r2
 8020290:	2100      	movs	r1, #0
 8020292:	2201      	movs	r2, #1
 8020294:	429a      	cmp	r2, r3
 8020296:	db09      	blt.n	80202ac <__s2b+0x30>
 8020298:	4630      	mov	r0, r6
 802029a:	f7ff ff47 	bl	802012c <_Balloc>
 802029e:	b940      	cbnz	r0, 80202b2 <__s2b+0x36>
 80202a0:	4602      	mov	r2, r0
 80202a2:	4b19      	ldr	r3, [pc, #100]	@ (8020308 <__s2b+0x8c>)
 80202a4:	4819      	ldr	r0, [pc, #100]	@ (802030c <__s2b+0x90>)
 80202a6:	21d3      	movs	r1, #211	@ 0xd3
 80202a8:	f7fe f9ac 	bl	801e604 <__assert_func>
 80202ac:	0052      	lsls	r2, r2, #1
 80202ae:	3101      	adds	r1, #1
 80202b0:	e7f0      	b.n	8020294 <__s2b+0x18>
 80202b2:	9b08      	ldr	r3, [sp, #32]
 80202b4:	6143      	str	r3, [r0, #20]
 80202b6:	2d09      	cmp	r5, #9
 80202b8:	f04f 0301 	mov.w	r3, #1
 80202bc:	6103      	str	r3, [r0, #16]
 80202be:	dd16      	ble.n	80202ee <__s2b+0x72>
 80202c0:	f104 0909 	add.w	r9, r4, #9
 80202c4:	46c8      	mov	r8, r9
 80202c6:	442c      	add	r4, r5
 80202c8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80202cc:	4601      	mov	r1, r0
 80202ce:	3b30      	subs	r3, #48	@ 0x30
 80202d0:	220a      	movs	r2, #10
 80202d2:	4630      	mov	r0, r6
 80202d4:	f7ff ff8c 	bl	80201f0 <__multadd>
 80202d8:	45a0      	cmp	r8, r4
 80202da:	d1f5      	bne.n	80202c8 <__s2b+0x4c>
 80202dc:	f1a5 0408 	sub.w	r4, r5, #8
 80202e0:	444c      	add	r4, r9
 80202e2:	1b2d      	subs	r5, r5, r4
 80202e4:	1963      	adds	r3, r4, r5
 80202e6:	42bb      	cmp	r3, r7
 80202e8:	db04      	blt.n	80202f4 <__s2b+0x78>
 80202ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80202ee:	340a      	adds	r4, #10
 80202f0:	2509      	movs	r5, #9
 80202f2:	e7f6      	b.n	80202e2 <__s2b+0x66>
 80202f4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80202f8:	4601      	mov	r1, r0
 80202fa:	3b30      	subs	r3, #48	@ 0x30
 80202fc:	220a      	movs	r2, #10
 80202fe:	4630      	mov	r0, r6
 8020300:	f7ff ff76 	bl	80201f0 <__multadd>
 8020304:	e7ee      	b.n	80202e4 <__s2b+0x68>
 8020306:	bf00      	nop
 8020308:	08024f0f 	.word	0x08024f0f
 802030c:	08024f91 	.word	0x08024f91

08020310 <__hi0bits>:
 8020310:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8020314:	4603      	mov	r3, r0
 8020316:	bf36      	itet	cc
 8020318:	0403      	lslcc	r3, r0, #16
 802031a:	2000      	movcs	r0, #0
 802031c:	2010      	movcc	r0, #16
 802031e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8020322:	bf3c      	itt	cc
 8020324:	021b      	lslcc	r3, r3, #8
 8020326:	3008      	addcc	r0, #8
 8020328:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 802032c:	bf3c      	itt	cc
 802032e:	011b      	lslcc	r3, r3, #4
 8020330:	3004      	addcc	r0, #4
 8020332:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8020336:	bf3c      	itt	cc
 8020338:	009b      	lslcc	r3, r3, #2
 802033a:	3002      	addcc	r0, #2
 802033c:	2b00      	cmp	r3, #0
 802033e:	db05      	blt.n	802034c <__hi0bits+0x3c>
 8020340:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8020344:	f100 0001 	add.w	r0, r0, #1
 8020348:	bf08      	it	eq
 802034a:	2020      	moveq	r0, #32
 802034c:	4770      	bx	lr

0802034e <__lo0bits>:
 802034e:	6803      	ldr	r3, [r0, #0]
 8020350:	4602      	mov	r2, r0
 8020352:	f013 0007 	ands.w	r0, r3, #7
 8020356:	d00b      	beq.n	8020370 <__lo0bits+0x22>
 8020358:	07d9      	lsls	r1, r3, #31
 802035a:	d421      	bmi.n	80203a0 <__lo0bits+0x52>
 802035c:	0798      	lsls	r0, r3, #30
 802035e:	bf49      	itett	mi
 8020360:	085b      	lsrmi	r3, r3, #1
 8020362:	089b      	lsrpl	r3, r3, #2
 8020364:	2001      	movmi	r0, #1
 8020366:	6013      	strmi	r3, [r2, #0]
 8020368:	bf5c      	itt	pl
 802036a:	6013      	strpl	r3, [r2, #0]
 802036c:	2002      	movpl	r0, #2
 802036e:	4770      	bx	lr
 8020370:	b299      	uxth	r1, r3
 8020372:	b909      	cbnz	r1, 8020378 <__lo0bits+0x2a>
 8020374:	0c1b      	lsrs	r3, r3, #16
 8020376:	2010      	movs	r0, #16
 8020378:	b2d9      	uxtb	r1, r3
 802037a:	b909      	cbnz	r1, 8020380 <__lo0bits+0x32>
 802037c:	3008      	adds	r0, #8
 802037e:	0a1b      	lsrs	r3, r3, #8
 8020380:	0719      	lsls	r1, r3, #28
 8020382:	bf04      	itt	eq
 8020384:	091b      	lsreq	r3, r3, #4
 8020386:	3004      	addeq	r0, #4
 8020388:	0799      	lsls	r1, r3, #30
 802038a:	bf04      	itt	eq
 802038c:	089b      	lsreq	r3, r3, #2
 802038e:	3002      	addeq	r0, #2
 8020390:	07d9      	lsls	r1, r3, #31
 8020392:	d403      	bmi.n	802039c <__lo0bits+0x4e>
 8020394:	085b      	lsrs	r3, r3, #1
 8020396:	f100 0001 	add.w	r0, r0, #1
 802039a:	d003      	beq.n	80203a4 <__lo0bits+0x56>
 802039c:	6013      	str	r3, [r2, #0]
 802039e:	4770      	bx	lr
 80203a0:	2000      	movs	r0, #0
 80203a2:	4770      	bx	lr
 80203a4:	2020      	movs	r0, #32
 80203a6:	4770      	bx	lr

080203a8 <__i2b>:
 80203a8:	b510      	push	{r4, lr}
 80203aa:	460c      	mov	r4, r1
 80203ac:	2101      	movs	r1, #1
 80203ae:	f7ff febd 	bl	802012c <_Balloc>
 80203b2:	4602      	mov	r2, r0
 80203b4:	b928      	cbnz	r0, 80203c2 <__i2b+0x1a>
 80203b6:	4b05      	ldr	r3, [pc, #20]	@ (80203cc <__i2b+0x24>)
 80203b8:	4805      	ldr	r0, [pc, #20]	@ (80203d0 <__i2b+0x28>)
 80203ba:	f240 1145 	movw	r1, #325	@ 0x145
 80203be:	f7fe f921 	bl	801e604 <__assert_func>
 80203c2:	2301      	movs	r3, #1
 80203c4:	6144      	str	r4, [r0, #20]
 80203c6:	6103      	str	r3, [r0, #16]
 80203c8:	bd10      	pop	{r4, pc}
 80203ca:	bf00      	nop
 80203cc:	08024f0f 	.word	0x08024f0f
 80203d0:	08024f91 	.word	0x08024f91

080203d4 <__multiply>:
 80203d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80203d8:	4617      	mov	r7, r2
 80203da:	690a      	ldr	r2, [r1, #16]
 80203dc:	693b      	ldr	r3, [r7, #16]
 80203de:	429a      	cmp	r2, r3
 80203e0:	bfa8      	it	ge
 80203e2:	463b      	movge	r3, r7
 80203e4:	4689      	mov	r9, r1
 80203e6:	bfa4      	itt	ge
 80203e8:	460f      	movge	r7, r1
 80203ea:	4699      	movge	r9, r3
 80203ec:	693d      	ldr	r5, [r7, #16]
 80203ee:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80203f2:	68bb      	ldr	r3, [r7, #8]
 80203f4:	6879      	ldr	r1, [r7, #4]
 80203f6:	eb05 060a 	add.w	r6, r5, sl
 80203fa:	42b3      	cmp	r3, r6
 80203fc:	b085      	sub	sp, #20
 80203fe:	bfb8      	it	lt
 8020400:	3101      	addlt	r1, #1
 8020402:	f7ff fe93 	bl	802012c <_Balloc>
 8020406:	b930      	cbnz	r0, 8020416 <__multiply+0x42>
 8020408:	4602      	mov	r2, r0
 802040a:	4b41      	ldr	r3, [pc, #260]	@ (8020510 <__multiply+0x13c>)
 802040c:	4841      	ldr	r0, [pc, #260]	@ (8020514 <__multiply+0x140>)
 802040e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8020412:	f7fe f8f7 	bl	801e604 <__assert_func>
 8020416:	f100 0414 	add.w	r4, r0, #20
 802041a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 802041e:	4623      	mov	r3, r4
 8020420:	2200      	movs	r2, #0
 8020422:	4573      	cmp	r3, lr
 8020424:	d320      	bcc.n	8020468 <__multiply+0x94>
 8020426:	f107 0814 	add.w	r8, r7, #20
 802042a:	f109 0114 	add.w	r1, r9, #20
 802042e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8020432:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8020436:	9302      	str	r3, [sp, #8]
 8020438:	1beb      	subs	r3, r5, r7
 802043a:	3b15      	subs	r3, #21
 802043c:	f023 0303 	bic.w	r3, r3, #3
 8020440:	3304      	adds	r3, #4
 8020442:	3715      	adds	r7, #21
 8020444:	42bd      	cmp	r5, r7
 8020446:	bf38      	it	cc
 8020448:	2304      	movcc	r3, #4
 802044a:	9301      	str	r3, [sp, #4]
 802044c:	9b02      	ldr	r3, [sp, #8]
 802044e:	9103      	str	r1, [sp, #12]
 8020450:	428b      	cmp	r3, r1
 8020452:	d80c      	bhi.n	802046e <__multiply+0x9a>
 8020454:	2e00      	cmp	r6, #0
 8020456:	dd03      	ble.n	8020460 <__multiply+0x8c>
 8020458:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 802045c:	2b00      	cmp	r3, #0
 802045e:	d055      	beq.n	802050c <__multiply+0x138>
 8020460:	6106      	str	r6, [r0, #16]
 8020462:	b005      	add	sp, #20
 8020464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020468:	f843 2b04 	str.w	r2, [r3], #4
 802046c:	e7d9      	b.n	8020422 <__multiply+0x4e>
 802046e:	f8b1 a000 	ldrh.w	sl, [r1]
 8020472:	f1ba 0f00 	cmp.w	sl, #0
 8020476:	d01f      	beq.n	80204b8 <__multiply+0xe4>
 8020478:	46c4      	mov	ip, r8
 802047a:	46a1      	mov	r9, r4
 802047c:	2700      	movs	r7, #0
 802047e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8020482:	f8d9 3000 	ldr.w	r3, [r9]
 8020486:	fa1f fb82 	uxth.w	fp, r2
 802048a:	b29b      	uxth	r3, r3
 802048c:	fb0a 330b 	mla	r3, sl, fp, r3
 8020490:	443b      	add	r3, r7
 8020492:	f8d9 7000 	ldr.w	r7, [r9]
 8020496:	0c12      	lsrs	r2, r2, #16
 8020498:	0c3f      	lsrs	r7, r7, #16
 802049a:	fb0a 7202 	mla	r2, sl, r2, r7
 802049e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80204a2:	b29b      	uxth	r3, r3
 80204a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80204a8:	4565      	cmp	r5, ip
 80204aa:	f849 3b04 	str.w	r3, [r9], #4
 80204ae:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80204b2:	d8e4      	bhi.n	802047e <__multiply+0xaa>
 80204b4:	9b01      	ldr	r3, [sp, #4]
 80204b6:	50e7      	str	r7, [r4, r3]
 80204b8:	9b03      	ldr	r3, [sp, #12]
 80204ba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80204be:	3104      	adds	r1, #4
 80204c0:	f1b9 0f00 	cmp.w	r9, #0
 80204c4:	d020      	beq.n	8020508 <__multiply+0x134>
 80204c6:	6823      	ldr	r3, [r4, #0]
 80204c8:	4647      	mov	r7, r8
 80204ca:	46a4      	mov	ip, r4
 80204cc:	f04f 0a00 	mov.w	sl, #0
 80204d0:	f8b7 b000 	ldrh.w	fp, [r7]
 80204d4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80204d8:	fb09 220b 	mla	r2, r9, fp, r2
 80204dc:	4452      	add	r2, sl
 80204de:	b29b      	uxth	r3, r3
 80204e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80204e4:	f84c 3b04 	str.w	r3, [ip], #4
 80204e8:	f857 3b04 	ldr.w	r3, [r7], #4
 80204ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80204f0:	f8bc 3000 	ldrh.w	r3, [ip]
 80204f4:	fb09 330a 	mla	r3, r9, sl, r3
 80204f8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80204fc:	42bd      	cmp	r5, r7
 80204fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8020502:	d8e5      	bhi.n	80204d0 <__multiply+0xfc>
 8020504:	9a01      	ldr	r2, [sp, #4]
 8020506:	50a3      	str	r3, [r4, r2]
 8020508:	3404      	adds	r4, #4
 802050a:	e79f      	b.n	802044c <__multiply+0x78>
 802050c:	3e01      	subs	r6, #1
 802050e:	e7a1      	b.n	8020454 <__multiply+0x80>
 8020510:	08024f0f 	.word	0x08024f0f
 8020514:	08024f91 	.word	0x08024f91

08020518 <__pow5mult>:
 8020518:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802051c:	4615      	mov	r5, r2
 802051e:	f012 0203 	ands.w	r2, r2, #3
 8020522:	4607      	mov	r7, r0
 8020524:	460e      	mov	r6, r1
 8020526:	d007      	beq.n	8020538 <__pow5mult+0x20>
 8020528:	4c25      	ldr	r4, [pc, #148]	@ (80205c0 <__pow5mult+0xa8>)
 802052a:	3a01      	subs	r2, #1
 802052c:	2300      	movs	r3, #0
 802052e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8020532:	f7ff fe5d 	bl	80201f0 <__multadd>
 8020536:	4606      	mov	r6, r0
 8020538:	10ad      	asrs	r5, r5, #2
 802053a:	d03d      	beq.n	80205b8 <__pow5mult+0xa0>
 802053c:	69fc      	ldr	r4, [r7, #28]
 802053e:	b97c      	cbnz	r4, 8020560 <__pow5mult+0x48>
 8020540:	2010      	movs	r0, #16
 8020542:	f7ff fc7f 	bl	801fe44 <malloc>
 8020546:	4602      	mov	r2, r0
 8020548:	61f8      	str	r0, [r7, #28]
 802054a:	b928      	cbnz	r0, 8020558 <__pow5mult+0x40>
 802054c:	4b1d      	ldr	r3, [pc, #116]	@ (80205c4 <__pow5mult+0xac>)
 802054e:	481e      	ldr	r0, [pc, #120]	@ (80205c8 <__pow5mult+0xb0>)
 8020550:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8020554:	f7fe f856 	bl	801e604 <__assert_func>
 8020558:	e9c0 4401 	strd	r4, r4, [r0, #4]
 802055c:	6004      	str	r4, [r0, #0]
 802055e:	60c4      	str	r4, [r0, #12]
 8020560:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8020564:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8020568:	b94c      	cbnz	r4, 802057e <__pow5mult+0x66>
 802056a:	f240 2171 	movw	r1, #625	@ 0x271
 802056e:	4638      	mov	r0, r7
 8020570:	f7ff ff1a 	bl	80203a8 <__i2b>
 8020574:	2300      	movs	r3, #0
 8020576:	f8c8 0008 	str.w	r0, [r8, #8]
 802057a:	4604      	mov	r4, r0
 802057c:	6003      	str	r3, [r0, #0]
 802057e:	f04f 0900 	mov.w	r9, #0
 8020582:	07eb      	lsls	r3, r5, #31
 8020584:	d50a      	bpl.n	802059c <__pow5mult+0x84>
 8020586:	4631      	mov	r1, r6
 8020588:	4622      	mov	r2, r4
 802058a:	4638      	mov	r0, r7
 802058c:	f7ff ff22 	bl	80203d4 <__multiply>
 8020590:	4631      	mov	r1, r6
 8020592:	4680      	mov	r8, r0
 8020594:	4638      	mov	r0, r7
 8020596:	f7ff fe09 	bl	80201ac <_Bfree>
 802059a:	4646      	mov	r6, r8
 802059c:	106d      	asrs	r5, r5, #1
 802059e:	d00b      	beq.n	80205b8 <__pow5mult+0xa0>
 80205a0:	6820      	ldr	r0, [r4, #0]
 80205a2:	b938      	cbnz	r0, 80205b4 <__pow5mult+0x9c>
 80205a4:	4622      	mov	r2, r4
 80205a6:	4621      	mov	r1, r4
 80205a8:	4638      	mov	r0, r7
 80205aa:	f7ff ff13 	bl	80203d4 <__multiply>
 80205ae:	6020      	str	r0, [r4, #0]
 80205b0:	f8c0 9000 	str.w	r9, [r0]
 80205b4:	4604      	mov	r4, r0
 80205b6:	e7e4      	b.n	8020582 <__pow5mult+0x6a>
 80205b8:	4630      	mov	r0, r6
 80205ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80205be:	bf00      	nop
 80205c0:	08025144 	.word	0x08025144
 80205c4:	08024df5 	.word	0x08024df5
 80205c8:	08024f91 	.word	0x08024f91

080205cc <__lshift>:
 80205cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80205d0:	460c      	mov	r4, r1
 80205d2:	6849      	ldr	r1, [r1, #4]
 80205d4:	6923      	ldr	r3, [r4, #16]
 80205d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80205da:	68a3      	ldr	r3, [r4, #8]
 80205dc:	4607      	mov	r7, r0
 80205de:	4691      	mov	r9, r2
 80205e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80205e4:	f108 0601 	add.w	r6, r8, #1
 80205e8:	42b3      	cmp	r3, r6
 80205ea:	db0b      	blt.n	8020604 <__lshift+0x38>
 80205ec:	4638      	mov	r0, r7
 80205ee:	f7ff fd9d 	bl	802012c <_Balloc>
 80205f2:	4605      	mov	r5, r0
 80205f4:	b948      	cbnz	r0, 802060a <__lshift+0x3e>
 80205f6:	4602      	mov	r2, r0
 80205f8:	4b28      	ldr	r3, [pc, #160]	@ (802069c <__lshift+0xd0>)
 80205fa:	4829      	ldr	r0, [pc, #164]	@ (80206a0 <__lshift+0xd4>)
 80205fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8020600:	f7fe f800 	bl	801e604 <__assert_func>
 8020604:	3101      	adds	r1, #1
 8020606:	005b      	lsls	r3, r3, #1
 8020608:	e7ee      	b.n	80205e8 <__lshift+0x1c>
 802060a:	2300      	movs	r3, #0
 802060c:	f100 0114 	add.w	r1, r0, #20
 8020610:	f100 0210 	add.w	r2, r0, #16
 8020614:	4618      	mov	r0, r3
 8020616:	4553      	cmp	r3, sl
 8020618:	db33      	blt.n	8020682 <__lshift+0xb6>
 802061a:	6920      	ldr	r0, [r4, #16]
 802061c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8020620:	f104 0314 	add.w	r3, r4, #20
 8020624:	f019 091f 	ands.w	r9, r9, #31
 8020628:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 802062c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8020630:	d02b      	beq.n	802068a <__lshift+0xbe>
 8020632:	f1c9 0e20 	rsb	lr, r9, #32
 8020636:	468a      	mov	sl, r1
 8020638:	2200      	movs	r2, #0
 802063a:	6818      	ldr	r0, [r3, #0]
 802063c:	fa00 f009 	lsl.w	r0, r0, r9
 8020640:	4310      	orrs	r0, r2
 8020642:	f84a 0b04 	str.w	r0, [sl], #4
 8020646:	f853 2b04 	ldr.w	r2, [r3], #4
 802064a:	459c      	cmp	ip, r3
 802064c:	fa22 f20e 	lsr.w	r2, r2, lr
 8020650:	d8f3      	bhi.n	802063a <__lshift+0x6e>
 8020652:	ebac 0304 	sub.w	r3, ip, r4
 8020656:	3b15      	subs	r3, #21
 8020658:	f023 0303 	bic.w	r3, r3, #3
 802065c:	3304      	adds	r3, #4
 802065e:	f104 0015 	add.w	r0, r4, #21
 8020662:	4560      	cmp	r0, ip
 8020664:	bf88      	it	hi
 8020666:	2304      	movhi	r3, #4
 8020668:	50ca      	str	r2, [r1, r3]
 802066a:	b10a      	cbz	r2, 8020670 <__lshift+0xa4>
 802066c:	f108 0602 	add.w	r6, r8, #2
 8020670:	3e01      	subs	r6, #1
 8020672:	4638      	mov	r0, r7
 8020674:	612e      	str	r6, [r5, #16]
 8020676:	4621      	mov	r1, r4
 8020678:	f7ff fd98 	bl	80201ac <_Bfree>
 802067c:	4628      	mov	r0, r5
 802067e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020682:	f842 0f04 	str.w	r0, [r2, #4]!
 8020686:	3301      	adds	r3, #1
 8020688:	e7c5      	b.n	8020616 <__lshift+0x4a>
 802068a:	3904      	subs	r1, #4
 802068c:	f853 2b04 	ldr.w	r2, [r3], #4
 8020690:	f841 2f04 	str.w	r2, [r1, #4]!
 8020694:	459c      	cmp	ip, r3
 8020696:	d8f9      	bhi.n	802068c <__lshift+0xc0>
 8020698:	e7ea      	b.n	8020670 <__lshift+0xa4>
 802069a:	bf00      	nop
 802069c:	08024f0f 	.word	0x08024f0f
 80206a0:	08024f91 	.word	0x08024f91

080206a4 <__mcmp>:
 80206a4:	690a      	ldr	r2, [r1, #16]
 80206a6:	4603      	mov	r3, r0
 80206a8:	6900      	ldr	r0, [r0, #16]
 80206aa:	1a80      	subs	r0, r0, r2
 80206ac:	b530      	push	{r4, r5, lr}
 80206ae:	d10e      	bne.n	80206ce <__mcmp+0x2a>
 80206b0:	3314      	adds	r3, #20
 80206b2:	3114      	adds	r1, #20
 80206b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80206b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80206bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80206c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80206c4:	4295      	cmp	r5, r2
 80206c6:	d003      	beq.n	80206d0 <__mcmp+0x2c>
 80206c8:	d205      	bcs.n	80206d6 <__mcmp+0x32>
 80206ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80206ce:	bd30      	pop	{r4, r5, pc}
 80206d0:	42a3      	cmp	r3, r4
 80206d2:	d3f3      	bcc.n	80206bc <__mcmp+0x18>
 80206d4:	e7fb      	b.n	80206ce <__mcmp+0x2a>
 80206d6:	2001      	movs	r0, #1
 80206d8:	e7f9      	b.n	80206ce <__mcmp+0x2a>
	...

080206dc <__mdiff>:
 80206dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80206e0:	4689      	mov	r9, r1
 80206e2:	4606      	mov	r6, r0
 80206e4:	4611      	mov	r1, r2
 80206e6:	4648      	mov	r0, r9
 80206e8:	4614      	mov	r4, r2
 80206ea:	f7ff ffdb 	bl	80206a4 <__mcmp>
 80206ee:	1e05      	subs	r5, r0, #0
 80206f0:	d112      	bne.n	8020718 <__mdiff+0x3c>
 80206f2:	4629      	mov	r1, r5
 80206f4:	4630      	mov	r0, r6
 80206f6:	f7ff fd19 	bl	802012c <_Balloc>
 80206fa:	4602      	mov	r2, r0
 80206fc:	b928      	cbnz	r0, 802070a <__mdiff+0x2e>
 80206fe:	4b3f      	ldr	r3, [pc, #252]	@ (80207fc <__mdiff+0x120>)
 8020700:	f240 2137 	movw	r1, #567	@ 0x237
 8020704:	483e      	ldr	r0, [pc, #248]	@ (8020800 <__mdiff+0x124>)
 8020706:	f7fd ff7d 	bl	801e604 <__assert_func>
 802070a:	2301      	movs	r3, #1
 802070c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8020710:	4610      	mov	r0, r2
 8020712:	b003      	add	sp, #12
 8020714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020718:	bfbc      	itt	lt
 802071a:	464b      	movlt	r3, r9
 802071c:	46a1      	movlt	r9, r4
 802071e:	4630      	mov	r0, r6
 8020720:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8020724:	bfba      	itte	lt
 8020726:	461c      	movlt	r4, r3
 8020728:	2501      	movlt	r5, #1
 802072a:	2500      	movge	r5, #0
 802072c:	f7ff fcfe 	bl	802012c <_Balloc>
 8020730:	4602      	mov	r2, r0
 8020732:	b918      	cbnz	r0, 802073c <__mdiff+0x60>
 8020734:	4b31      	ldr	r3, [pc, #196]	@ (80207fc <__mdiff+0x120>)
 8020736:	f240 2145 	movw	r1, #581	@ 0x245
 802073a:	e7e3      	b.n	8020704 <__mdiff+0x28>
 802073c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8020740:	6926      	ldr	r6, [r4, #16]
 8020742:	60c5      	str	r5, [r0, #12]
 8020744:	f109 0310 	add.w	r3, r9, #16
 8020748:	f109 0514 	add.w	r5, r9, #20
 802074c:	f104 0e14 	add.w	lr, r4, #20
 8020750:	f100 0b14 	add.w	fp, r0, #20
 8020754:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8020758:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 802075c:	9301      	str	r3, [sp, #4]
 802075e:	46d9      	mov	r9, fp
 8020760:	f04f 0c00 	mov.w	ip, #0
 8020764:	9b01      	ldr	r3, [sp, #4]
 8020766:	f85e 0b04 	ldr.w	r0, [lr], #4
 802076a:	f853 af04 	ldr.w	sl, [r3, #4]!
 802076e:	9301      	str	r3, [sp, #4]
 8020770:	fa1f f38a 	uxth.w	r3, sl
 8020774:	4619      	mov	r1, r3
 8020776:	b283      	uxth	r3, r0
 8020778:	1acb      	subs	r3, r1, r3
 802077a:	0c00      	lsrs	r0, r0, #16
 802077c:	4463      	add	r3, ip
 802077e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8020782:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8020786:	b29b      	uxth	r3, r3
 8020788:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 802078c:	4576      	cmp	r6, lr
 802078e:	f849 3b04 	str.w	r3, [r9], #4
 8020792:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8020796:	d8e5      	bhi.n	8020764 <__mdiff+0x88>
 8020798:	1b33      	subs	r3, r6, r4
 802079a:	3b15      	subs	r3, #21
 802079c:	f023 0303 	bic.w	r3, r3, #3
 80207a0:	3415      	adds	r4, #21
 80207a2:	3304      	adds	r3, #4
 80207a4:	42a6      	cmp	r6, r4
 80207a6:	bf38      	it	cc
 80207a8:	2304      	movcc	r3, #4
 80207aa:	441d      	add	r5, r3
 80207ac:	445b      	add	r3, fp
 80207ae:	461e      	mov	r6, r3
 80207b0:	462c      	mov	r4, r5
 80207b2:	4544      	cmp	r4, r8
 80207b4:	d30e      	bcc.n	80207d4 <__mdiff+0xf8>
 80207b6:	f108 0103 	add.w	r1, r8, #3
 80207ba:	1b49      	subs	r1, r1, r5
 80207bc:	f021 0103 	bic.w	r1, r1, #3
 80207c0:	3d03      	subs	r5, #3
 80207c2:	45a8      	cmp	r8, r5
 80207c4:	bf38      	it	cc
 80207c6:	2100      	movcc	r1, #0
 80207c8:	440b      	add	r3, r1
 80207ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80207ce:	b191      	cbz	r1, 80207f6 <__mdiff+0x11a>
 80207d0:	6117      	str	r7, [r2, #16]
 80207d2:	e79d      	b.n	8020710 <__mdiff+0x34>
 80207d4:	f854 1b04 	ldr.w	r1, [r4], #4
 80207d8:	46e6      	mov	lr, ip
 80207da:	0c08      	lsrs	r0, r1, #16
 80207dc:	fa1c fc81 	uxtah	ip, ip, r1
 80207e0:	4471      	add	r1, lr
 80207e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80207e6:	b289      	uxth	r1, r1
 80207e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80207ec:	f846 1b04 	str.w	r1, [r6], #4
 80207f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80207f4:	e7dd      	b.n	80207b2 <__mdiff+0xd6>
 80207f6:	3f01      	subs	r7, #1
 80207f8:	e7e7      	b.n	80207ca <__mdiff+0xee>
 80207fa:	bf00      	nop
 80207fc:	08024f0f 	.word	0x08024f0f
 8020800:	08024f91 	.word	0x08024f91

08020804 <__ulp>:
 8020804:	b082      	sub	sp, #8
 8020806:	ed8d 0b00 	vstr	d0, [sp]
 802080a:	9a01      	ldr	r2, [sp, #4]
 802080c:	4b0f      	ldr	r3, [pc, #60]	@ (802084c <__ulp+0x48>)
 802080e:	4013      	ands	r3, r2
 8020810:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8020814:	2b00      	cmp	r3, #0
 8020816:	dc08      	bgt.n	802082a <__ulp+0x26>
 8020818:	425b      	negs	r3, r3
 802081a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 802081e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8020822:	da04      	bge.n	802082e <__ulp+0x2a>
 8020824:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8020828:	4113      	asrs	r3, r2
 802082a:	2200      	movs	r2, #0
 802082c:	e008      	b.n	8020840 <__ulp+0x3c>
 802082e:	f1a2 0314 	sub.w	r3, r2, #20
 8020832:	2b1e      	cmp	r3, #30
 8020834:	bfda      	itte	le
 8020836:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 802083a:	40da      	lsrle	r2, r3
 802083c:	2201      	movgt	r2, #1
 802083e:	2300      	movs	r3, #0
 8020840:	4619      	mov	r1, r3
 8020842:	4610      	mov	r0, r2
 8020844:	ec41 0b10 	vmov	d0, r0, r1
 8020848:	b002      	add	sp, #8
 802084a:	4770      	bx	lr
 802084c:	7ff00000 	.word	0x7ff00000

08020850 <__b2d>:
 8020850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020854:	6906      	ldr	r6, [r0, #16]
 8020856:	f100 0814 	add.w	r8, r0, #20
 802085a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 802085e:	1f37      	subs	r7, r6, #4
 8020860:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8020864:	4610      	mov	r0, r2
 8020866:	f7ff fd53 	bl	8020310 <__hi0bits>
 802086a:	f1c0 0320 	rsb	r3, r0, #32
 802086e:	280a      	cmp	r0, #10
 8020870:	600b      	str	r3, [r1, #0]
 8020872:	491b      	ldr	r1, [pc, #108]	@ (80208e0 <__b2d+0x90>)
 8020874:	dc15      	bgt.n	80208a2 <__b2d+0x52>
 8020876:	f1c0 0c0b 	rsb	ip, r0, #11
 802087a:	fa22 f30c 	lsr.w	r3, r2, ip
 802087e:	45b8      	cmp	r8, r7
 8020880:	ea43 0501 	orr.w	r5, r3, r1
 8020884:	bf34      	ite	cc
 8020886:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 802088a:	2300      	movcs	r3, #0
 802088c:	3015      	adds	r0, #21
 802088e:	fa02 f000 	lsl.w	r0, r2, r0
 8020892:	fa23 f30c 	lsr.w	r3, r3, ip
 8020896:	4303      	orrs	r3, r0
 8020898:	461c      	mov	r4, r3
 802089a:	ec45 4b10 	vmov	d0, r4, r5
 802089e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80208a2:	45b8      	cmp	r8, r7
 80208a4:	bf3a      	itte	cc
 80208a6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80208aa:	f1a6 0708 	subcc.w	r7, r6, #8
 80208ae:	2300      	movcs	r3, #0
 80208b0:	380b      	subs	r0, #11
 80208b2:	d012      	beq.n	80208da <__b2d+0x8a>
 80208b4:	f1c0 0120 	rsb	r1, r0, #32
 80208b8:	fa23 f401 	lsr.w	r4, r3, r1
 80208bc:	4082      	lsls	r2, r0
 80208be:	4322      	orrs	r2, r4
 80208c0:	4547      	cmp	r7, r8
 80208c2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80208c6:	bf8c      	ite	hi
 80208c8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80208cc:	2200      	movls	r2, #0
 80208ce:	4083      	lsls	r3, r0
 80208d0:	40ca      	lsrs	r2, r1
 80208d2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80208d6:	4313      	orrs	r3, r2
 80208d8:	e7de      	b.n	8020898 <__b2d+0x48>
 80208da:	ea42 0501 	orr.w	r5, r2, r1
 80208de:	e7db      	b.n	8020898 <__b2d+0x48>
 80208e0:	3ff00000 	.word	0x3ff00000

080208e4 <__d2b>:
 80208e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80208e8:	460f      	mov	r7, r1
 80208ea:	2101      	movs	r1, #1
 80208ec:	ec59 8b10 	vmov	r8, r9, d0
 80208f0:	4616      	mov	r6, r2
 80208f2:	f7ff fc1b 	bl	802012c <_Balloc>
 80208f6:	4604      	mov	r4, r0
 80208f8:	b930      	cbnz	r0, 8020908 <__d2b+0x24>
 80208fa:	4602      	mov	r2, r0
 80208fc:	4b23      	ldr	r3, [pc, #140]	@ (802098c <__d2b+0xa8>)
 80208fe:	4824      	ldr	r0, [pc, #144]	@ (8020990 <__d2b+0xac>)
 8020900:	f240 310f 	movw	r1, #783	@ 0x30f
 8020904:	f7fd fe7e 	bl	801e604 <__assert_func>
 8020908:	f3c9 550a 	ubfx	r5, r9, #20, #11
 802090c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8020910:	b10d      	cbz	r5, 8020916 <__d2b+0x32>
 8020912:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8020916:	9301      	str	r3, [sp, #4]
 8020918:	f1b8 0300 	subs.w	r3, r8, #0
 802091c:	d023      	beq.n	8020966 <__d2b+0x82>
 802091e:	4668      	mov	r0, sp
 8020920:	9300      	str	r3, [sp, #0]
 8020922:	f7ff fd14 	bl	802034e <__lo0bits>
 8020926:	e9dd 1200 	ldrd	r1, r2, [sp]
 802092a:	b1d0      	cbz	r0, 8020962 <__d2b+0x7e>
 802092c:	f1c0 0320 	rsb	r3, r0, #32
 8020930:	fa02 f303 	lsl.w	r3, r2, r3
 8020934:	430b      	orrs	r3, r1
 8020936:	40c2      	lsrs	r2, r0
 8020938:	6163      	str	r3, [r4, #20]
 802093a:	9201      	str	r2, [sp, #4]
 802093c:	9b01      	ldr	r3, [sp, #4]
 802093e:	61a3      	str	r3, [r4, #24]
 8020940:	2b00      	cmp	r3, #0
 8020942:	bf0c      	ite	eq
 8020944:	2201      	moveq	r2, #1
 8020946:	2202      	movne	r2, #2
 8020948:	6122      	str	r2, [r4, #16]
 802094a:	b1a5      	cbz	r5, 8020976 <__d2b+0x92>
 802094c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8020950:	4405      	add	r5, r0
 8020952:	603d      	str	r5, [r7, #0]
 8020954:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8020958:	6030      	str	r0, [r6, #0]
 802095a:	4620      	mov	r0, r4
 802095c:	b003      	add	sp, #12
 802095e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8020962:	6161      	str	r1, [r4, #20]
 8020964:	e7ea      	b.n	802093c <__d2b+0x58>
 8020966:	a801      	add	r0, sp, #4
 8020968:	f7ff fcf1 	bl	802034e <__lo0bits>
 802096c:	9b01      	ldr	r3, [sp, #4]
 802096e:	6163      	str	r3, [r4, #20]
 8020970:	3020      	adds	r0, #32
 8020972:	2201      	movs	r2, #1
 8020974:	e7e8      	b.n	8020948 <__d2b+0x64>
 8020976:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 802097a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 802097e:	6038      	str	r0, [r7, #0]
 8020980:	6918      	ldr	r0, [r3, #16]
 8020982:	f7ff fcc5 	bl	8020310 <__hi0bits>
 8020986:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 802098a:	e7e5      	b.n	8020958 <__d2b+0x74>
 802098c:	08024f0f 	.word	0x08024f0f
 8020990:	08024f91 	.word	0x08024f91

08020994 <__ratio>:
 8020994:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020998:	4688      	mov	r8, r1
 802099a:	4669      	mov	r1, sp
 802099c:	4681      	mov	r9, r0
 802099e:	f7ff ff57 	bl	8020850 <__b2d>
 80209a2:	a901      	add	r1, sp, #4
 80209a4:	4640      	mov	r0, r8
 80209a6:	ec55 4b10 	vmov	r4, r5, d0
 80209aa:	f7ff ff51 	bl	8020850 <__b2d>
 80209ae:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80209b2:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80209b6:	1ad2      	subs	r2, r2, r3
 80209b8:	e9dd 3100 	ldrd	r3, r1, [sp]
 80209bc:	1a5b      	subs	r3, r3, r1
 80209be:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80209c2:	ec57 6b10 	vmov	r6, r7, d0
 80209c6:	2b00      	cmp	r3, #0
 80209c8:	bfd6      	itet	le
 80209ca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80209ce:	462a      	movgt	r2, r5
 80209d0:	463a      	movle	r2, r7
 80209d2:	46ab      	mov	fp, r5
 80209d4:	46a2      	mov	sl, r4
 80209d6:	bfce      	itee	gt
 80209d8:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80209dc:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 80209e0:	ee00 3a90 	vmovle	s1, r3
 80209e4:	ec4b ab17 	vmov	d7, sl, fp
 80209e8:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80209ec:	b003      	add	sp, #12
 80209ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080209f2 <__copybits>:
 80209f2:	3901      	subs	r1, #1
 80209f4:	b570      	push	{r4, r5, r6, lr}
 80209f6:	1149      	asrs	r1, r1, #5
 80209f8:	6914      	ldr	r4, [r2, #16]
 80209fa:	3101      	adds	r1, #1
 80209fc:	f102 0314 	add.w	r3, r2, #20
 8020a00:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8020a04:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8020a08:	1f05      	subs	r5, r0, #4
 8020a0a:	42a3      	cmp	r3, r4
 8020a0c:	d30c      	bcc.n	8020a28 <__copybits+0x36>
 8020a0e:	1aa3      	subs	r3, r4, r2
 8020a10:	3b11      	subs	r3, #17
 8020a12:	f023 0303 	bic.w	r3, r3, #3
 8020a16:	3211      	adds	r2, #17
 8020a18:	42a2      	cmp	r2, r4
 8020a1a:	bf88      	it	hi
 8020a1c:	2300      	movhi	r3, #0
 8020a1e:	4418      	add	r0, r3
 8020a20:	2300      	movs	r3, #0
 8020a22:	4288      	cmp	r0, r1
 8020a24:	d305      	bcc.n	8020a32 <__copybits+0x40>
 8020a26:	bd70      	pop	{r4, r5, r6, pc}
 8020a28:	f853 6b04 	ldr.w	r6, [r3], #4
 8020a2c:	f845 6f04 	str.w	r6, [r5, #4]!
 8020a30:	e7eb      	b.n	8020a0a <__copybits+0x18>
 8020a32:	f840 3b04 	str.w	r3, [r0], #4
 8020a36:	e7f4      	b.n	8020a22 <__copybits+0x30>

08020a38 <__any_on>:
 8020a38:	f100 0214 	add.w	r2, r0, #20
 8020a3c:	6900      	ldr	r0, [r0, #16]
 8020a3e:	114b      	asrs	r3, r1, #5
 8020a40:	4298      	cmp	r0, r3
 8020a42:	b510      	push	{r4, lr}
 8020a44:	db11      	blt.n	8020a6a <__any_on+0x32>
 8020a46:	dd0a      	ble.n	8020a5e <__any_on+0x26>
 8020a48:	f011 011f 	ands.w	r1, r1, #31
 8020a4c:	d007      	beq.n	8020a5e <__any_on+0x26>
 8020a4e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8020a52:	fa24 f001 	lsr.w	r0, r4, r1
 8020a56:	fa00 f101 	lsl.w	r1, r0, r1
 8020a5a:	428c      	cmp	r4, r1
 8020a5c:	d10b      	bne.n	8020a76 <__any_on+0x3e>
 8020a5e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8020a62:	4293      	cmp	r3, r2
 8020a64:	d803      	bhi.n	8020a6e <__any_on+0x36>
 8020a66:	2000      	movs	r0, #0
 8020a68:	bd10      	pop	{r4, pc}
 8020a6a:	4603      	mov	r3, r0
 8020a6c:	e7f7      	b.n	8020a5e <__any_on+0x26>
 8020a6e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8020a72:	2900      	cmp	r1, #0
 8020a74:	d0f5      	beq.n	8020a62 <__any_on+0x2a>
 8020a76:	2001      	movs	r0, #1
 8020a78:	e7f6      	b.n	8020a68 <__any_on+0x30>

08020a7a <__sread>:
 8020a7a:	b510      	push	{r4, lr}
 8020a7c:	460c      	mov	r4, r1
 8020a7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020a82:	f000 f9a3 	bl	8020dcc <_read_r>
 8020a86:	2800      	cmp	r0, #0
 8020a88:	bfab      	itete	ge
 8020a8a:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8020a8c:	89a3      	ldrhlt	r3, [r4, #12]
 8020a8e:	181b      	addge	r3, r3, r0
 8020a90:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8020a94:	bfac      	ite	ge
 8020a96:	6563      	strge	r3, [r4, #84]	@ 0x54
 8020a98:	81a3      	strhlt	r3, [r4, #12]
 8020a9a:	bd10      	pop	{r4, pc}

08020a9c <__swrite>:
 8020a9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020aa0:	461f      	mov	r7, r3
 8020aa2:	898b      	ldrh	r3, [r1, #12]
 8020aa4:	05db      	lsls	r3, r3, #23
 8020aa6:	4605      	mov	r5, r0
 8020aa8:	460c      	mov	r4, r1
 8020aaa:	4616      	mov	r6, r2
 8020aac:	d505      	bpl.n	8020aba <__swrite+0x1e>
 8020aae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020ab2:	2302      	movs	r3, #2
 8020ab4:	2200      	movs	r2, #0
 8020ab6:	f000 f977 	bl	8020da8 <_lseek_r>
 8020aba:	89a3      	ldrh	r3, [r4, #12]
 8020abc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020ac0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8020ac4:	81a3      	strh	r3, [r4, #12]
 8020ac6:	4632      	mov	r2, r6
 8020ac8:	463b      	mov	r3, r7
 8020aca:	4628      	mov	r0, r5
 8020acc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020ad0:	f000 b99e 	b.w	8020e10 <_write_r>

08020ad4 <__sseek>:
 8020ad4:	b510      	push	{r4, lr}
 8020ad6:	460c      	mov	r4, r1
 8020ad8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020adc:	f000 f964 	bl	8020da8 <_lseek_r>
 8020ae0:	1c43      	adds	r3, r0, #1
 8020ae2:	89a3      	ldrh	r3, [r4, #12]
 8020ae4:	bf15      	itete	ne
 8020ae6:	6560      	strne	r0, [r4, #84]	@ 0x54
 8020ae8:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8020aec:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8020af0:	81a3      	strheq	r3, [r4, #12]
 8020af2:	bf18      	it	ne
 8020af4:	81a3      	strhne	r3, [r4, #12]
 8020af6:	bd10      	pop	{r4, pc}

08020af8 <__sclose>:
 8020af8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020afc:	f000 b99a 	b.w	8020e34 <_close_r>

08020b00 <fiprintf>:
 8020b00:	b40e      	push	{r1, r2, r3}
 8020b02:	b503      	push	{r0, r1, lr}
 8020b04:	4601      	mov	r1, r0
 8020b06:	ab03      	add	r3, sp, #12
 8020b08:	4805      	ldr	r0, [pc, #20]	@ (8020b20 <fiprintf+0x20>)
 8020b0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8020b0e:	6800      	ldr	r0, [r0, #0]
 8020b10:	9301      	str	r3, [sp, #4]
 8020b12:	f7ff f87f 	bl	801fc14 <_vfiprintf_r>
 8020b16:	b002      	add	sp, #8
 8020b18:	f85d eb04 	ldr.w	lr, [sp], #4
 8020b1c:	b003      	add	sp, #12
 8020b1e:	4770      	bx	lr
 8020b20:	200001b8 	.word	0x200001b8

08020b24 <_realloc_r>:
 8020b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020b28:	4607      	mov	r7, r0
 8020b2a:	4614      	mov	r4, r2
 8020b2c:	460d      	mov	r5, r1
 8020b2e:	b921      	cbnz	r1, 8020b3a <_realloc_r+0x16>
 8020b30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020b34:	4611      	mov	r1, r2
 8020b36:	f7ff b9af 	b.w	801fe98 <_malloc_r>
 8020b3a:	b92a      	cbnz	r2, 8020b48 <_realloc_r+0x24>
 8020b3c:	f7fe fb66 	bl	801f20c <_free_r>
 8020b40:	4625      	mov	r5, r4
 8020b42:	4628      	mov	r0, r5
 8020b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020b48:	f000 f9b1 	bl	8020eae <_malloc_usable_size_r>
 8020b4c:	4284      	cmp	r4, r0
 8020b4e:	4606      	mov	r6, r0
 8020b50:	d802      	bhi.n	8020b58 <_realloc_r+0x34>
 8020b52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8020b56:	d8f4      	bhi.n	8020b42 <_realloc_r+0x1e>
 8020b58:	4621      	mov	r1, r4
 8020b5a:	4638      	mov	r0, r7
 8020b5c:	f7ff f99c 	bl	801fe98 <_malloc_r>
 8020b60:	4680      	mov	r8, r0
 8020b62:	b908      	cbnz	r0, 8020b68 <_realloc_r+0x44>
 8020b64:	4645      	mov	r5, r8
 8020b66:	e7ec      	b.n	8020b42 <_realloc_r+0x1e>
 8020b68:	42b4      	cmp	r4, r6
 8020b6a:	4622      	mov	r2, r4
 8020b6c:	4629      	mov	r1, r5
 8020b6e:	bf28      	it	cs
 8020b70:	4632      	movcs	r2, r6
 8020b72:	f7fd fd2b 	bl	801e5cc <memcpy>
 8020b76:	4629      	mov	r1, r5
 8020b78:	4638      	mov	r0, r7
 8020b7a:	f7fe fb47 	bl	801f20c <_free_r>
 8020b7e:	e7f1      	b.n	8020b64 <_realloc_r+0x40>

08020b80 <__swbuf_r>:
 8020b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020b82:	460e      	mov	r6, r1
 8020b84:	4614      	mov	r4, r2
 8020b86:	4605      	mov	r5, r0
 8020b88:	b118      	cbz	r0, 8020b92 <__swbuf_r+0x12>
 8020b8a:	6a03      	ldr	r3, [r0, #32]
 8020b8c:	b90b      	cbnz	r3, 8020b92 <__swbuf_r+0x12>
 8020b8e:	f7fc fd5d 	bl	801d64c <__sinit>
 8020b92:	69a3      	ldr	r3, [r4, #24]
 8020b94:	60a3      	str	r3, [r4, #8]
 8020b96:	89a3      	ldrh	r3, [r4, #12]
 8020b98:	071a      	lsls	r2, r3, #28
 8020b9a:	d501      	bpl.n	8020ba0 <__swbuf_r+0x20>
 8020b9c:	6923      	ldr	r3, [r4, #16]
 8020b9e:	b943      	cbnz	r3, 8020bb2 <__swbuf_r+0x32>
 8020ba0:	4621      	mov	r1, r4
 8020ba2:	4628      	mov	r0, r5
 8020ba4:	f000 f82a 	bl	8020bfc <__swsetup_r>
 8020ba8:	b118      	cbz	r0, 8020bb2 <__swbuf_r+0x32>
 8020baa:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8020bae:	4638      	mov	r0, r7
 8020bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020bb2:	6823      	ldr	r3, [r4, #0]
 8020bb4:	6922      	ldr	r2, [r4, #16]
 8020bb6:	1a98      	subs	r0, r3, r2
 8020bb8:	6963      	ldr	r3, [r4, #20]
 8020bba:	b2f6      	uxtb	r6, r6
 8020bbc:	4283      	cmp	r3, r0
 8020bbe:	4637      	mov	r7, r6
 8020bc0:	dc05      	bgt.n	8020bce <__swbuf_r+0x4e>
 8020bc2:	4621      	mov	r1, r4
 8020bc4:	4628      	mov	r0, r5
 8020bc6:	f7ff fa7d 	bl	80200c4 <_fflush_r>
 8020bca:	2800      	cmp	r0, #0
 8020bcc:	d1ed      	bne.n	8020baa <__swbuf_r+0x2a>
 8020bce:	68a3      	ldr	r3, [r4, #8]
 8020bd0:	3b01      	subs	r3, #1
 8020bd2:	60a3      	str	r3, [r4, #8]
 8020bd4:	6823      	ldr	r3, [r4, #0]
 8020bd6:	1c5a      	adds	r2, r3, #1
 8020bd8:	6022      	str	r2, [r4, #0]
 8020bda:	701e      	strb	r6, [r3, #0]
 8020bdc:	6962      	ldr	r2, [r4, #20]
 8020bde:	1c43      	adds	r3, r0, #1
 8020be0:	429a      	cmp	r2, r3
 8020be2:	d004      	beq.n	8020bee <__swbuf_r+0x6e>
 8020be4:	89a3      	ldrh	r3, [r4, #12]
 8020be6:	07db      	lsls	r3, r3, #31
 8020be8:	d5e1      	bpl.n	8020bae <__swbuf_r+0x2e>
 8020bea:	2e0a      	cmp	r6, #10
 8020bec:	d1df      	bne.n	8020bae <__swbuf_r+0x2e>
 8020bee:	4621      	mov	r1, r4
 8020bf0:	4628      	mov	r0, r5
 8020bf2:	f7ff fa67 	bl	80200c4 <_fflush_r>
 8020bf6:	2800      	cmp	r0, #0
 8020bf8:	d0d9      	beq.n	8020bae <__swbuf_r+0x2e>
 8020bfa:	e7d6      	b.n	8020baa <__swbuf_r+0x2a>

08020bfc <__swsetup_r>:
 8020bfc:	b538      	push	{r3, r4, r5, lr}
 8020bfe:	4b29      	ldr	r3, [pc, #164]	@ (8020ca4 <__swsetup_r+0xa8>)
 8020c00:	4605      	mov	r5, r0
 8020c02:	6818      	ldr	r0, [r3, #0]
 8020c04:	460c      	mov	r4, r1
 8020c06:	b118      	cbz	r0, 8020c10 <__swsetup_r+0x14>
 8020c08:	6a03      	ldr	r3, [r0, #32]
 8020c0a:	b90b      	cbnz	r3, 8020c10 <__swsetup_r+0x14>
 8020c0c:	f7fc fd1e 	bl	801d64c <__sinit>
 8020c10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020c14:	0719      	lsls	r1, r3, #28
 8020c16:	d422      	bmi.n	8020c5e <__swsetup_r+0x62>
 8020c18:	06da      	lsls	r2, r3, #27
 8020c1a:	d407      	bmi.n	8020c2c <__swsetup_r+0x30>
 8020c1c:	2209      	movs	r2, #9
 8020c1e:	602a      	str	r2, [r5, #0]
 8020c20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020c24:	81a3      	strh	r3, [r4, #12]
 8020c26:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8020c2a:	e033      	b.n	8020c94 <__swsetup_r+0x98>
 8020c2c:	0758      	lsls	r0, r3, #29
 8020c2e:	d512      	bpl.n	8020c56 <__swsetup_r+0x5a>
 8020c30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8020c32:	b141      	cbz	r1, 8020c46 <__swsetup_r+0x4a>
 8020c34:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8020c38:	4299      	cmp	r1, r3
 8020c3a:	d002      	beq.n	8020c42 <__swsetup_r+0x46>
 8020c3c:	4628      	mov	r0, r5
 8020c3e:	f7fe fae5 	bl	801f20c <_free_r>
 8020c42:	2300      	movs	r3, #0
 8020c44:	6363      	str	r3, [r4, #52]	@ 0x34
 8020c46:	89a3      	ldrh	r3, [r4, #12]
 8020c48:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8020c4c:	81a3      	strh	r3, [r4, #12]
 8020c4e:	2300      	movs	r3, #0
 8020c50:	6063      	str	r3, [r4, #4]
 8020c52:	6923      	ldr	r3, [r4, #16]
 8020c54:	6023      	str	r3, [r4, #0]
 8020c56:	89a3      	ldrh	r3, [r4, #12]
 8020c58:	f043 0308 	orr.w	r3, r3, #8
 8020c5c:	81a3      	strh	r3, [r4, #12]
 8020c5e:	6923      	ldr	r3, [r4, #16]
 8020c60:	b94b      	cbnz	r3, 8020c76 <__swsetup_r+0x7a>
 8020c62:	89a3      	ldrh	r3, [r4, #12]
 8020c64:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8020c68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8020c6c:	d003      	beq.n	8020c76 <__swsetup_r+0x7a>
 8020c6e:	4621      	mov	r1, r4
 8020c70:	4628      	mov	r0, r5
 8020c72:	f000 f84c 	bl	8020d0e <__smakebuf_r>
 8020c76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020c7a:	f013 0201 	ands.w	r2, r3, #1
 8020c7e:	d00a      	beq.n	8020c96 <__swsetup_r+0x9a>
 8020c80:	2200      	movs	r2, #0
 8020c82:	60a2      	str	r2, [r4, #8]
 8020c84:	6962      	ldr	r2, [r4, #20]
 8020c86:	4252      	negs	r2, r2
 8020c88:	61a2      	str	r2, [r4, #24]
 8020c8a:	6922      	ldr	r2, [r4, #16]
 8020c8c:	b942      	cbnz	r2, 8020ca0 <__swsetup_r+0xa4>
 8020c8e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8020c92:	d1c5      	bne.n	8020c20 <__swsetup_r+0x24>
 8020c94:	bd38      	pop	{r3, r4, r5, pc}
 8020c96:	0799      	lsls	r1, r3, #30
 8020c98:	bf58      	it	pl
 8020c9a:	6962      	ldrpl	r2, [r4, #20]
 8020c9c:	60a2      	str	r2, [r4, #8]
 8020c9e:	e7f4      	b.n	8020c8a <__swsetup_r+0x8e>
 8020ca0:	2000      	movs	r0, #0
 8020ca2:	e7f7      	b.n	8020c94 <__swsetup_r+0x98>
 8020ca4:	200001b8 	.word	0x200001b8

08020ca8 <__ascii_wctomb>:
 8020ca8:	4603      	mov	r3, r0
 8020caa:	4608      	mov	r0, r1
 8020cac:	b141      	cbz	r1, 8020cc0 <__ascii_wctomb+0x18>
 8020cae:	2aff      	cmp	r2, #255	@ 0xff
 8020cb0:	d904      	bls.n	8020cbc <__ascii_wctomb+0x14>
 8020cb2:	228a      	movs	r2, #138	@ 0x8a
 8020cb4:	601a      	str	r2, [r3, #0]
 8020cb6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8020cba:	4770      	bx	lr
 8020cbc:	700a      	strb	r2, [r1, #0]
 8020cbe:	2001      	movs	r0, #1
 8020cc0:	4770      	bx	lr

08020cc2 <__swhatbuf_r>:
 8020cc2:	b570      	push	{r4, r5, r6, lr}
 8020cc4:	460c      	mov	r4, r1
 8020cc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020cca:	2900      	cmp	r1, #0
 8020ccc:	b096      	sub	sp, #88	@ 0x58
 8020cce:	4615      	mov	r5, r2
 8020cd0:	461e      	mov	r6, r3
 8020cd2:	da0d      	bge.n	8020cf0 <__swhatbuf_r+0x2e>
 8020cd4:	89a3      	ldrh	r3, [r4, #12]
 8020cd6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8020cda:	f04f 0100 	mov.w	r1, #0
 8020cde:	bf14      	ite	ne
 8020ce0:	2340      	movne	r3, #64	@ 0x40
 8020ce2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8020ce6:	2000      	movs	r0, #0
 8020ce8:	6031      	str	r1, [r6, #0]
 8020cea:	602b      	str	r3, [r5, #0]
 8020cec:	b016      	add	sp, #88	@ 0x58
 8020cee:	bd70      	pop	{r4, r5, r6, pc}
 8020cf0:	466a      	mov	r2, sp
 8020cf2:	f000 f8af 	bl	8020e54 <_fstat_r>
 8020cf6:	2800      	cmp	r0, #0
 8020cf8:	dbec      	blt.n	8020cd4 <__swhatbuf_r+0x12>
 8020cfa:	9901      	ldr	r1, [sp, #4]
 8020cfc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8020d00:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8020d04:	4259      	negs	r1, r3
 8020d06:	4159      	adcs	r1, r3
 8020d08:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8020d0c:	e7eb      	b.n	8020ce6 <__swhatbuf_r+0x24>

08020d0e <__smakebuf_r>:
 8020d0e:	898b      	ldrh	r3, [r1, #12]
 8020d10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8020d12:	079d      	lsls	r5, r3, #30
 8020d14:	4606      	mov	r6, r0
 8020d16:	460c      	mov	r4, r1
 8020d18:	d507      	bpl.n	8020d2a <__smakebuf_r+0x1c>
 8020d1a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8020d1e:	6023      	str	r3, [r4, #0]
 8020d20:	6123      	str	r3, [r4, #16]
 8020d22:	2301      	movs	r3, #1
 8020d24:	6163      	str	r3, [r4, #20]
 8020d26:	b003      	add	sp, #12
 8020d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020d2a:	ab01      	add	r3, sp, #4
 8020d2c:	466a      	mov	r2, sp
 8020d2e:	f7ff ffc8 	bl	8020cc2 <__swhatbuf_r>
 8020d32:	9f00      	ldr	r7, [sp, #0]
 8020d34:	4605      	mov	r5, r0
 8020d36:	4639      	mov	r1, r7
 8020d38:	4630      	mov	r0, r6
 8020d3a:	f7ff f8ad 	bl	801fe98 <_malloc_r>
 8020d3e:	b948      	cbnz	r0, 8020d54 <__smakebuf_r+0x46>
 8020d40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020d44:	059a      	lsls	r2, r3, #22
 8020d46:	d4ee      	bmi.n	8020d26 <__smakebuf_r+0x18>
 8020d48:	f023 0303 	bic.w	r3, r3, #3
 8020d4c:	f043 0302 	orr.w	r3, r3, #2
 8020d50:	81a3      	strh	r3, [r4, #12]
 8020d52:	e7e2      	b.n	8020d1a <__smakebuf_r+0xc>
 8020d54:	89a3      	ldrh	r3, [r4, #12]
 8020d56:	6020      	str	r0, [r4, #0]
 8020d58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8020d5c:	81a3      	strh	r3, [r4, #12]
 8020d5e:	9b01      	ldr	r3, [sp, #4]
 8020d60:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8020d64:	b15b      	cbz	r3, 8020d7e <__smakebuf_r+0x70>
 8020d66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020d6a:	4630      	mov	r0, r6
 8020d6c:	f000 f80c 	bl	8020d88 <_isatty_r>
 8020d70:	b128      	cbz	r0, 8020d7e <__smakebuf_r+0x70>
 8020d72:	89a3      	ldrh	r3, [r4, #12]
 8020d74:	f023 0303 	bic.w	r3, r3, #3
 8020d78:	f043 0301 	orr.w	r3, r3, #1
 8020d7c:	81a3      	strh	r3, [r4, #12]
 8020d7e:	89a3      	ldrh	r3, [r4, #12]
 8020d80:	431d      	orrs	r5, r3
 8020d82:	81a5      	strh	r5, [r4, #12]
 8020d84:	e7cf      	b.n	8020d26 <__smakebuf_r+0x18>
	...

08020d88 <_isatty_r>:
 8020d88:	b538      	push	{r3, r4, r5, lr}
 8020d8a:	4d06      	ldr	r5, [pc, #24]	@ (8020da4 <_isatty_r+0x1c>)
 8020d8c:	2300      	movs	r3, #0
 8020d8e:	4604      	mov	r4, r0
 8020d90:	4608      	mov	r0, r1
 8020d92:	602b      	str	r3, [r5, #0]
 8020d94:	f7e1 f982 	bl	800209c <_isatty>
 8020d98:	1c43      	adds	r3, r0, #1
 8020d9a:	d102      	bne.n	8020da2 <_isatty_r+0x1a>
 8020d9c:	682b      	ldr	r3, [r5, #0]
 8020d9e:	b103      	cbz	r3, 8020da2 <_isatty_r+0x1a>
 8020da0:	6023      	str	r3, [r4, #0]
 8020da2:	bd38      	pop	{r3, r4, r5, pc}
 8020da4:	2000f5dc 	.word	0x2000f5dc

08020da8 <_lseek_r>:
 8020da8:	b538      	push	{r3, r4, r5, lr}
 8020daa:	4d07      	ldr	r5, [pc, #28]	@ (8020dc8 <_lseek_r+0x20>)
 8020dac:	4604      	mov	r4, r0
 8020dae:	4608      	mov	r0, r1
 8020db0:	4611      	mov	r1, r2
 8020db2:	2200      	movs	r2, #0
 8020db4:	602a      	str	r2, [r5, #0]
 8020db6:	461a      	mov	r2, r3
 8020db8:	f7e1 f97b 	bl	80020b2 <_lseek>
 8020dbc:	1c43      	adds	r3, r0, #1
 8020dbe:	d102      	bne.n	8020dc6 <_lseek_r+0x1e>
 8020dc0:	682b      	ldr	r3, [r5, #0]
 8020dc2:	b103      	cbz	r3, 8020dc6 <_lseek_r+0x1e>
 8020dc4:	6023      	str	r3, [r4, #0]
 8020dc6:	bd38      	pop	{r3, r4, r5, pc}
 8020dc8:	2000f5dc 	.word	0x2000f5dc

08020dcc <_read_r>:
 8020dcc:	b538      	push	{r3, r4, r5, lr}
 8020dce:	4d07      	ldr	r5, [pc, #28]	@ (8020dec <_read_r+0x20>)
 8020dd0:	4604      	mov	r4, r0
 8020dd2:	4608      	mov	r0, r1
 8020dd4:	4611      	mov	r1, r2
 8020dd6:	2200      	movs	r2, #0
 8020dd8:	602a      	str	r2, [r5, #0]
 8020dda:	461a      	mov	r2, r3
 8020ddc:	f7e1 f909 	bl	8001ff2 <_read>
 8020de0:	1c43      	adds	r3, r0, #1
 8020de2:	d102      	bne.n	8020dea <_read_r+0x1e>
 8020de4:	682b      	ldr	r3, [r5, #0]
 8020de6:	b103      	cbz	r3, 8020dea <_read_r+0x1e>
 8020de8:	6023      	str	r3, [r4, #0]
 8020dea:	bd38      	pop	{r3, r4, r5, pc}
 8020dec:	2000f5dc 	.word	0x2000f5dc

08020df0 <_sbrk_r>:
 8020df0:	b538      	push	{r3, r4, r5, lr}
 8020df2:	4d06      	ldr	r5, [pc, #24]	@ (8020e0c <_sbrk_r+0x1c>)
 8020df4:	2300      	movs	r3, #0
 8020df6:	4604      	mov	r4, r0
 8020df8:	4608      	mov	r0, r1
 8020dfa:	602b      	str	r3, [r5, #0]
 8020dfc:	f7e1 f966 	bl	80020cc <_sbrk>
 8020e00:	1c43      	adds	r3, r0, #1
 8020e02:	d102      	bne.n	8020e0a <_sbrk_r+0x1a>
 8020e04:	682b      	ldr	r3, [r5, #0]
 8020e06:	b103      	cbz	r3, 8020e0a <_sbrk_r+0x1a>
 8020e08:	6023      	str	r3, [r4, #0]
 8020e0a:	bd38      	pop	{r3, r4, r5, pc}
 8020e0c:	2000f5dc 	.word	0x2000f5dc

08020e10 <_write_r>:
 8020e10:	b538      	push	{r3, r4, r5, lr}
 8020e12:	4d07      	ldr	r5, [pc, #28]	@ (8020e30 <_write_r+0x20>)
 8020e14:	4604      	mov	r4, r0
 8020e16:	4608      	mov	r0, r1
 8020e18:	4611      	mov	r1, r2
 8020e1a:	2200      	movs	r2, #0
 8020e1c:	602a      	str	r2, [r5, #0]
 8020e1e:	461a      	mov	r2, r3
 8020e20:	f7e1 f904 	bl	800202c <_write>
 8020e24:	1c43      	adds	r3, r0, #1
 8020e26:	d102      	bne.n	8020e2e <_write_r+0x1e>
 8020e28:	682b      	ldr	r3, [r5, #0]
 8020e2a:	b103      	cbz	r3, 8020e2e <_write_r+0x1e>
 8020e2c:	6023      	str	r3, [r4, #0]
 8020e2e:	bd38      	pop	{r3, r4, r5, pc}
 8020e30:	2000f5dc 	.word	0x2000f5dc

08020e34 <_close_r>:
 8020e34:	b538      	push	{r3, r4, r5, lr}
 8020e36:	4d06      	ldr	r5, [pc, #24]	@ (8020e50 <_close_r+0x1c>)
 8020e38:	2300      	movs	r3, #0
 8020e3a:	4604      	mov	r4, r0
 8020e3c:	4608      	mov	r0, r1
 8020e3e:	602b      	str	r3, [r5, #0]
 8020e40:	f7e1 f910 	bl	8002064 <_close>
 8020e44:	1c43      	adds	r3, r0, #1
 8020e46:	d102      	bne.n	8020e4e <_close_r+0x1a>
 8020e48:	682b      	ldr	r3, [r5, #0]
 8020e4a:	b103      	cbz	r3, 8020e4e <_close_r+0x1a>
 8020e4c:	6023      	str	r3, [r4, #0]
 8020e4e:	bd38      	pop	{r3, r4, r5, pc}
 8020e50:	2000f5dc 	.word	0x2000f5dc

08020e54 <_fstat_r>:
 8020e54:	b538      	push	{r3, r4, r5, lr}
 8020e56:	4d07      	ldr	r5, [pc, #28]	@ (8020e74 <_fstat_r+0x20>)
 8020e58:	2300      	movs	r3, #0
 8020e5a:	4604      	mov	r4, r0
 8020e5c:	4608      	mov	r0, r1
 8020e5e:	4611      	mov	r1, r2
 8020e60:	602b      	str	r3, [r5, #0]
 8020e62:	f7e1 f90b 	bl	800207c <_fstat>
 8020e66:	1c43      	adds	r3, r0, #1
 8020e68:	d102      	bne.n	8020e70 <_fstat_r+0x1c>
 8020e6a:	682b      	ldr	r3, [r5, #0]
 8020e6c:	b103      	cbz	r3, 8020e70 <_fstat_r+0x1c>
 8020e6e:	6023      	str	r3, [r4, #0]
 8020e70:	bd38      	pop	{r3, r4, r5, pc}
 8020e72:	bf00      	nop
 8020e74:	2000f5dc 	.word	0x2000f5dc

08020e78 <abort>:
 8020e78:	b508      	push	{r3, lr}
 8020e7a:	2006      	movs	r0, #6
 8020e7c:	f000 f848 	bl	8020f10 <raise>
 8020e80:	2001      	movs	r0, #1
 8020e82:	f7e1 f8ab 	bl	8001fdc <_exit>

08020e86 <_calloc_r>:
 8020e86:	b570      	push	{r4, r5, r6, lr}
 8020e88:	fba1 5402 	umull	r5, r4, r1, r2
 8020e8c:	b934      	cbnz	r4, 8020e9c <_calloc_r+0x16>
 8020e8e:	4629      	mov	r1, r5
 8020e90:	f7ff f802 	bl	801fe98 <_malloc_r>
 8020e94:	4606      	mov	r6, r0
 8020e96:	b928      	cbnz	r0, 8020ea4 <_calloc_r+0x1e>
 8020e98:	4630      	mov	r0, r6
 8020e9a:	bd70      	pop	{r4, r5, r6, pc}
 8020e9c:	220c      	movs	r2, #12
 8020e9e:	6002      	str	r2, [r0, #0]
 8020ea0:	2600      	movs	r6, #0
 8020ea2:	e7f9      	b.n	8020e98 <_calloc_r+0x12>
 8020ea4:	462a      	mov	r2, r5
 8020ea6:	4621      	mov	r1, r4
 8020ea8:	f7fd fad0 	bl	801e44c <memset>
 8020eac:	e7f4      	b.n	8020e98 <_calloc_r+0x12>

08020eae <_malloc_usable_size_r>:
 8020eae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8020eb2:	1f18      	subs	r0, r3, #4
 8020eb4:	2b00      	cmp	r3, #0
 8020eb6:	bfbc      	itt	lt
 8020eb8:	580b      	ldrlt	r3, [r1, r0]
 8020eba:	18c0      	addlt	r0, r0, r3
 8020ebc:	4770      	bx	lr

08020ebe <_raise_r>:
 8020ebe:	291f      	cmp	r1, #31
 8020ec0:	b538      	push	{r3, r4, r5, lr}
 8020ec2:	4605      	mov	r5, r0
 8020ec4:	460c      	mov	r4, r1
 8020ec6:	d904      	bls.n	8020ed2 <_raise_r+0x14>
 8020ec8:	2316      	movs	r3, #22
 8020eca:	6003      	str	r3, [r0, #0]
 8020ecc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8020ed0:	bd38      	pop	{r3, r4, r5, pc}
 8020ed2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8020ed4:	b112      	cbz	r2, 8020edc <_raise_r+0x1e>
 8020ed6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8020eda:	b94b      	cbnz	r3, 8020ef0 <_raise_r+0x32>
 8020edc:	4628      	mov	r0, r5
 8020ede:	f000 f831 	bl	8020f44 <_getpid_r>
 8020ee2:	4622      	mov	r2, r4
 8020ee4:	4601      	mov	r1, r0
 8020ee6:	4628      	mov	r0, r5
 8020ee8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020eec:	f000 b818 	b.w	8020f20 <_kill_r>
 8020ef0:	2b01      	cmp	r3, #1
 8020ef2:	d00a      	beq.n	8020f0a <_raise_r+0x4c>
 8020ef4:	1c59      	adds	r1, r3, #1
 8020ef6:	d103      	bne.n	8020f00 <_raise_r+0x42>
 8020ef8:	2316      	movs	r3, #22
 8020efa:	6003      	str	r3, [r0, #0]
 8020efc:	2001      	movs	r0, #1
 8020efe:	e7e7      	b.n	8020ed0 <_raise_r+0x12>
 8020f00:	2100      	movs	r1, #0
 8020f02:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8020f06:	4620      	mov	r0, r4
 8020f08:	4798      	blx	r3
 8020f0a:	2000      	movs	r0, #0
 8020f0c:	e7e0      	b.n	8020ed0 <_raise_r+0x12>
	...

08020f10 <raise>:
 8020f10:	4b02      	ldr	r3, [pc, #8]	@ (8020f1c <raise+0xc>)
 8020f12:	4601      	mov	r1, r0
 8020f14:	6818      	ldr	r0, [r3, #0]
 8020f16:	f7ff bfd2 	b.w	8020ebe <_raise_r>
 8020f1a:	bf00      	nop
 8020f1c:	200001b8 	.word	0x200001b8

08020f20 <_kill_r>:
 8020f20:	b538      	push	{r3, r4, r5, lr}
 8020f22:	4d07      	ldr	r5, [pc, #28]	@ (8020f40 <_kill_r+0x20>)
 8020f24:	2300      	movs	r3, #0
 8020f26:	4604      	mov	r4, r0
 8020f28:	4608      	mov	r0, r1
 8020f2a:	4611      	mov	r1, r2
 8020f2c:	602b      	str	r3, [r5, #0]
 8020f2e:	f7e1 f843 	bl	8001fb8 <_kill>
 8020f32:	1c43      	adds	r3, r0, #1
 8020f34:	d102      	bne.n	8020f3c <_kill_r+0x1c>
 8020f36:	682b      	ldr	r3, [r5, #0]
 8020f38:	b103      	cbz	r3, 8020f3c <_kill_r+0x1c>
 8020f3a:	6023      	str	r3, [r4, #0]
 8020f3c:	bd38      	pop	{r3, r4, r5, pc}
 8020f3e:	bf00      	nop
 8020f40:	2000f5dc 	.word	0x2000f5dc

08020f44 <_getpid_r>:
 8020f44:	f7e1 b830 	b.w	8001fa8 <_getpid>

08020f48 <_init>:
 8020f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020f4a:	bf00      	nop
 8020f4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020f4e:	bc08      	pop	{r3}
 8020f50:	469e      	mov	lr, r3
 8020f52:	4770      	bx	lr

08020f54 <_fini>:
 8020f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020f56:	bf00      	nop
 8020f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020f5a:	bc08      	pop	{r3}
 8020f5c:	469e      	mov	lr, r3
 8020f5e:	4770      	bx	lr
