$date
        2019-Nov-27 15:29:52
$end
$version
        Vivado v2019.1.3 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 1 " pcie/design_1_i/system_ila_0/inst/probe0_1 $end
$var reg 1 # pcie/design_1_i/system_ila_0/inst/probe1_1 $end
$var reg 1 $ _TRIGGER $end
$var reg 1 % _WINDOW $end
$var reg 1 & _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0#
0$
1%
0&
$end
#512
1$
