Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Reading design: main_schem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_schem.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_schem"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : main_schem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_0.vhd" in Library work.
Architecture behavior of Entity sbox_0 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_1.vhd" in Library work.
Architecture behavior of Entity sbox_1 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_2.vhd" in Library work.
Architecture behavior of Entity sbox_2 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_3.vhd" in Library work.
Architecture behavior of Entity sbox_3 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_4.vhd" in Library work.
Architecture behavior of Entity sbox_4 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_5.vhd" in Library work.
Architecture behavior of Entity sbox_5 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_6.vhd" in Library work.
Architecture behavior of Entity sbox_6 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_7.vhd" in Library work.
Architecture behavior of Entity sbox_7 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/PC2.vhd" in Library work.
Architecture behavior of Entity pc2 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/expPerm.vhd" in Library work.
Architecture behavior of Entity expperm is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/xor48.vhd" in Library work.
Architecture behavioral of Entity xor48 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sboxes.vhd" in Library work.
Architecture behavior of Entity sboxes is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/pblockPerm.vhd" in Library work.
Architecture behavior of Entity pblockperm is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sumLR.vhd" in Library work.
Architecture behavioral of Entity sumlr is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/rotL2.vhd" in Library work.
Architecture behavioral of Entity rotl2 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/rotL1.vhd" in Library work.
Architecture behavioral of Entity rotl1 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/rotR2.vhd" in Library work.
Architecture behavioral of Entity rotr2 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/rotR1.vhd" in Library work.
Architecture behavioral of Entity rotr1 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/initPerm.vhd" in Library work.
Architecture behavior of Entity initperm is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/PC1.vhd" in Library work.
Architecture behavior of Entity pc1 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/revPerm.vhd" in Library work.
Architecture behavior of Entity revperm is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/main_schem.vhf" in Library work.
Entity <decr_roundRot2_MUSER_main_schem> compiled.
Entity <decr_roundRot2_MUSER_main_schem> (Architecture <BEHAVIORAL>) compiled.
Entity <decr_roundRot1_MUSER_main_schem> compiled.
Entity <decr_roundRot1_MUSER_main_schem> (Architecture <BEHAVIORAL>) compiled.
Entity <decr_schem_MUSER_main_schem> compiled.
Entity <decr_schem_MUSER_main_schem> (Architecture <BEHAVIORAL>) compiled.
Entity <roundRot1_MUSER_main_schem> compiled.
Entity <roundRot1_MUSER_main_schem> (Architecture <BEHAVIORAL>) compiled.
Entity <roundRot2_MUSER_main_schem> compiled.
Entity <roundRot2_MUSER_main_schem> (Architecture <BEHAVIORAL>) compiled.
Entity <schem_MUSER_main_schem> compiled.
Entity <schem_MUSER_main_schem> (Architecture <BEHAVIORAL>) compiled.
Entity <main_schem> compiled.
Entity <main_schem> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/decr_schem.vhf" in Library work.
Entity <decr_roundRot2_MUSER_decr_schem> compiled.
Entity <decr_roundRot2_MUSER_decr_schem> (Architecture <BEHAVIORAL>) compiled.
Entity <decr_roundRot1_MUSER_decr_schem> compiled.
Entity <decr_roundRot1_MUSER_decr_schem> (Architecture <BEHAVIORAL>) compiled.
Entity <decr_schem> compiled.
Entity <decr_schem> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/schem.vhf" in Library work.
Architecture behavioral of Entity roundrot1_muser_schem is up to date.
Architecture behavioral of Entity roundrot2_muser_schem is up to date.
Architecture behavioral of Entity schem is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/decr_roundRot1.vhf" in Library work.
Entity <decr_roundRot1> compiled.
Entity <decr_roundRot1> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/decr_roundRot2.vhf" in Library work.
Entity <decr_roundRot2> compiled.
Entity <decr_roundRot2> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/roundRot1.vhf" in Library work.
Architecture behavioral of Entity roundrot1 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/roundRot2.vhf" in Library work.
Architecture behavioral of Entity roundrot2 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main_schem> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <schem_MUSER_main_schem> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <decr_schem_MUSER_main_schem> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <initPerm> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <PC1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <revPerm> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <roundRot1_MUSER_main_schem> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <roundRot2_MUSER_main_schem> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <decr_roundRot1_MUSER_main_schem> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <decr_roundRot2_MUSER_main_schem> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <rotL1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <expPerm> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xor48> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sboxes> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <pblockPerm> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sumLR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rotL2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rotR1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rotR2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sbox_0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_7> in library <work> (architecture <behavior>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main_schem> in library <work> (Architecture <BEHAVIORAL>).
Entity <main_schem> analyzed. Unit <main_schem> generated.

Analyzing Entity <schem_MUSER_main_schem> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:753 - "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/main_schem.vhf" line 970: Unconnected output port 'rightKeyOut' of component 'roundRot1_MUSER_main_schem'.
WARNING:Xst:753 - "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/main_schem.vhf" line 970: Unconnected output port 'leftKeyOut' of component 'roundRot1_MUSER_main_schem'.
Entity <schem_MUSER_main_schem> analyzed. Unit <schem_MUSER_main_schem> generated.

Analyzing Entity <initPerm> in library <work> (Architecture <behavior>).
Entity <initPerm> analyzed. Unit <initPerm> generated.

Analyzing Entity <PC1> in library <work> (Architecture <behavior>).
Entity <PC1> analyzed. Unit <PC1> generated.

Analyzing Entity <revPerm> in library <work> (Architecture <behavior>).
Entity <revPerm> analyzed. Unit <revPerm> generated.

Analyzing Entity <roundRot1_MUSER_main_schem> in library <work> (Architecture <BEHAVIORAL>).
Entity <roundRot1_MUSER_main_schem> analyzed. Unit <roundRot1_MUSER_main_schem> generated.

Analyzing Entity <PC2> in library <work> (Architecture <behavior>).
Entity <PC2> analyzed. Unit <PC2> generated.

Analyzing Entity <expPerm> in library <work> (Architecture <behavior>).
Entity <expPerm> analyzed. Unit <expPerm> generated.

Analyzing Entity <xor48> in library <work> (Architecture <behavioral>).
Entity <xor48> analyzed. Unit <xor48> generated.

Analyzing Entity <sboxes> in library <work> (Architecture <behavior>).
Entity <sboxes> analyzed. Unit <sboxes> generated.

Analyzing Entity <sbox_0> in library <work> (Architecture <behavior>).
Entity <sbox_0> analyzed. Unit <sbox_0> generated.

Analyzing Entity <sbox_1> in library <work> (Architecture <behavior>).
Entity <sbox_1> analyzed. Unit <sbox_1> generated.

Analyzing Entity <sbox_2> in library <work> (Architecture <behavior>).
Entity <sbox_2> analyzed. Unit <sbox_2> generated.

Analyzing Entity <sbox_3> in library <work> (Architecture <behavior>).
Entity <sbox_3> analyzed. Unit <sbox_3> generated.

Analyzing Entity <sbox_4> in library <work> (Architecture <behavior>).
Entity <sbox_4> analyzed. Unit <sbox_4> generated.

Analyzing Entity <sbox_5> in library <work> (Architecture <behavior>).
Entity <sbox_5> analyzed. Unit <sbox_5> generated.

Analyzing Entity <sbox_6> in library <work> (Architecture <behavior>).
Entity <sbox_6> analyzed. Unit <sbox_6> generated.

Analyzing Entity <sbox_7> in library <work> (Architecture <behavior>).
Entity <sbox_7> analyzed. Unit <sbox_7> generated.

Analyzing Entity <pblockPerm> in library <work> (Architecture <behavior>).
Entity <pblockPerm> analyzed. Unit <pblockPerm> generated.

Analyzing Entity <sumLR> in library <work> (Architecture <behavioral>).
Entity <sumLR> analyzed. Unit <sumLR> generated.

Analyzing Entity <rotL1> in library <work> (Architecture <behavioral>).
Entity <rotL1> analyzed. Unit <rotL1> generated.

Analyzing Entity <roundRot2_MUSER_main_schem> in library <work> (Architecture <BEHAVIORAL>).
Entity <roundRot2_MUSER_main_schem> analyzed. Unit <roundRot2_MUSER_main_schem> generated.

Analyzing Entity <rotL2> in library <work> (Architecture <behavioral>).
Entity <rotL2> analyzed. Unit <rotL2> generated.

Analyzing Entity <decr_schem_MUSER_main_schem> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:753 - "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/main_schem.vhf" line 455: Unconnected output port 'leftKeyOut' of component 'decr_roundRot1_MUSER_main_schem'.
WARNING:Xst:753 - "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/main_schem.vhf" line 455: Unconnected output port 'rightKeyOut' of component 'decr_roundRot1_MUSER_main_schem'.
Entity <decr_schem_MUSER_main_schem> analyzed. Unit <decr_schem_MUSER_main_schem> generated.

Analyzing Entity <decr_roundRot1_MUSER_main_schem> in library <work> (Architecture <BEHAVIORAL>).
Entity <decr_roundRot1_MUSER_main_schem> analyzed. Unit <decr_roundRot1_MUSER_main_schem> generated.

Analyzing Entity <rotR1> in library <work> (Architecture <behavioral>).
Entity <rotR1> analyzed. Unit <rotR1> generated.

Analyzing Entity <decr_roundRot2_MUSER_main_schem> in library <work> (Architecture <BEHAVIORAL>).
Entity <decr_roundRot2_MUSER_main_schem> analyzed. Unit <decr_roundRot2_MUSER_main_schem> generated.

Analyzing Entity <rotR2> in library <work> (Architecture <behavioral>).
Entity <rotR2> analyzed. Unit <rotR2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <initPerm>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/initPerm.vhd".
Unit <initPerm> synthesized.


Synthesizing Unit <PC1>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/PC1.vhd".
WARNING:Xst:647 - Input <myinput<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<39>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<55>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <PC1> synthesized.


Synthesizing Unit <revPerm>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/revPerm.vhd".
Unit <revPerm> synthesized.


Synthesizing Unit <PC2>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/PC2.vhd".
WARNING:Xst:646 - Signal <myMerge<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<17>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<34>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<37>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<42>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<53>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <myArray<48:55>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <PC2> synthesized.


Synthesizing Unit <expPerm>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/expPerm.vhd".
Unit <expPerm> synthesized.


Synthesizing Unit <xor48>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/xor48.vhd".
    Found 48-bit xor2 for signal <myoutput>.
Unit <xor48> synthesized.


Synthesizing Unit <pblockPerm>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/pblockPerm.vhd".
Unit <pblockPerm> synthesized.


Synthesizing Unit <sumLR>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sumLR.vhd".
    Found 32-bit xor2 for signal <rightoutput>.
Unit <sumLR> synthesized.


Synthesizing Unit <rotL1>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/rotL1.vhd".
Unit <rotL1> synthesized.


Synthesizing Unit <sbox_0>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_0.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_0> synthesized.


Synthesizing Unit <sbox_1>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_1.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_1> synthesized.


Synthesizing Unit <sbox_2>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_2.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_2> synthesized.


Synthesizing Unit <sbox_3>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_3.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_3> synthesized.


Synthesizing Unit <sbox_4>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_4.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_4> synthesized.


Synthesizing Unit <sbox_5>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_5.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_5> synthesized.


Synthesizing Unit <sbox_6>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_6.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_6> synthesized.


Synthesizing Unit <sbox_7>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_7.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_7> synthesized.


Synthesizing Unit <rotL2>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/rotL2.vhd".
Unit <rotL2> synthesized.


Synthesizing Unit <rotR1>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/rotR1.vhd".
Unit <rotR1> synthesized.


Synthesizing Unit <rotR2>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/rotR2.vhd".
Unit <rotR2> synthesized.


Synthesizing Unit <sboxes>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sboxes.vhd".
Unit <sboxes> synthesized.


Synthesizing Unit <roundRot1_MUSER_main_schem>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/main_schem.vhf".
Unit <roundRot1_MUSER_main_schem> synthesized.


Synthesizing Unit <roundRot2_MUSER_main_schem>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/main_schem.vhf".
Unit <roundRot2_MUSER_main_schem> synthesized.


Synthesizing Unit <decr_roundRot1_MUSER_main_schem>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/main_schem.vhf".
Unit <decr_roundRot1_MUSER_main_schem> synthesized.


Synthesizing Unit <decr_roundRot2_MUSER_main_schem>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/main_schem.vhf".
Unit <decr_roundRot2_MUSER_main_schem> synthesized.


Synthesizing Unit <schem_MUSER_main_schem>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/main_schem.vhf".
Unit <schem_MUSER_main_schem> synthesized.


Synthesizing Unit <decr_schem_MUSER_main_schem>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/main_schem.vhf".
Unit <decr_schem_MUSER_main_schem> synthesized.


Synthesizing Unit <main_schem>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/main_schem.vhf".
Unit <main_schem> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 256
 4x64-bit ROM                                          : 256
# Multiplexers                                         : 256
 4-bit 16-to-1 multiplexer                             : 256
# Xors                                                 : 64
 32-bit xor2                                           : 32
 48-bit xor2                                           : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 256
 4x64-bit ROM                                          : 256
# Multiplexers                                         : 256
 4-bit 16-to-1 multiplexer                             : 256
# Xors                                                 : 64
 32-bit xor2                                           : 32
 48-bit xor2                                           : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main_schem> ...

Optimizing unit <schem_MUSER_main_schem> ...

Optimizing unit <decr_schem_MUSER_main_schem> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_schem, actual ratio is 152.
Optimizing block <main_schem> to meet ratio 100 (+ 5) of 4656 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <main_schem>, final ratio is 118.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main_schem.ngr
Top Level Output File Name         : main_schem
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 320

Cell Usage :
# BELS                             : 17701
#      LUT2                        : 490
#      LUT3                        : 4892
#      LUT4                        : 5201
#      MUXF5                       : 4110
#      MUXF6                       : 2016
#      MUXF7                       : 992
# IO Buffers                       : 312
#      IBUF                        : 184
#      OBUF                        : 128
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     5477  out of   4656   117% (*) 
 Number of 4 input LUTs:              10583  out of   9312   113% (*) 
 Number of IOs:                         320
 Number of bonded IOBs:                 312  out of    232   134% (*) 

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 91.168ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 81928604684396279000000000 / 128
-------------------------------------------------------------------------
Delay:               91.168ns (Levels of Logic = 94)
  Source:            decoderIn<7> (PAD)
  Destination:       decoderOut<41> (PAD)

  Data Path: decoderIn<7> to decoderOut<41>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            43   1.106   1.228  decoderIn_7_IBUF (decoderIn_7_IBUF)
     LUT2:I0->O           29   0.612   1.075  XLXI_2/XLXI_204/XLXI_3/Mxor_myoutput_Result<47>1 (XLXI_2/XLXI_204/XLXI_4/sb0/Mrom_row_rom000013)
     LUT4:I3->O            1   0.612   0.000  XLXI_2/XLXI_204/XLXI_4/sb0/Mmux_decimalOutput_9_f5_G (N779)
     MUXF5:I1->O           1   0.278   0.387  XLXI_2/XLXI_204/XLXI_4/sb0/Mmux_decimalOutput_9_f5 (XLXI_2/XLXI_204/XLXI_4/sb0/Mmux_decimalOutput_9_f5)
     LUT4:I2->O            1   0.612   0.360  XLXI_2/XLXI_204/XLXN_18<1>50 (XLXI_2/XLXI_204/XLXN_18<1>50)
     LUT4:I3->O            5   0.612   0.568  XLXI_2/XLXI_204/XLXN_18<1>81 (XLXI_2/XLXI_204/XLXN_19<0>)
     LUT3:I2->O           24   0.612   1.067  XLXI_2/XLXI_237/XLXI_3/Mxor_myoutput_Result<36>1 (XLXI_2/XLXI_237/XLXI_4/sb1/Mrom_row_rom000020)
     LUT4:I3->O            5   0.612   0.541  XLXI_2/XLXI_237/XLXI_4/sb1/Mrom_row_rom0000171 (XLXI_2/XLXI_237/XLXI_4/sb1/Mrom_row_rom000017)
     LUT4:I3->O            1   0.612   0.000  XLXI_2/XLXI_237/XLXI_4/sb1/Mmux_decimalOutput_5_f5_01 (XLXI_2/XLXI_237/XLXI_4/sb1/Mmux_decimalOutput_5_f5_0)
     MUXF5:I0->O           1   0.278   0.000  XLXI_2/XLXI_237/XLXI_4/sb1/Mmux_decimalOutput_5_f5_0 (XLXI_2/XLXI_237/XLXI_4/sb1/Mmux_decimalOutput_5_f51)
     MUXF6:I1->O           1   0.451   0.000  XLXI_2/XLXI_237/XLXI_4/sb1/Mmux_decimalOutput_4_f6 (XLXI_2/XLXI_237/XLXI_4/sb1/Mmux_decimalOutput_4_f6)
     MUXF7:I0->O           6   0.451   0.721  XLXI_2/XLXI_237/XLXI_4/sb1/Mmux_decimalOutput_2_f7 (XLXI_2/XLXI_237/XLXN_19<4>)
     LUT3:I0->O           24   0.612   1.067  XLXI_2/XLXI_211/XLXI_3/Mxor_myoutput_Result<30>1 (XLXI_2/XLXI_211/XLXI_4/sb2/Mrom_row_rom000033)
     LUT4:I3->O            7   0.612   0.605  XLXI_2/XLXI_211/XLXI_4/sb2/Mrom_row_rom00001 (XLXI_2/XLXI_211/XLXI_4/sb2/Mmux_decimalOutput_83)
     LUT4:I3->O            1   0.612   0.000  XLXI_2/XLXI_211/XLXI_4/sb2/Mmux_decimalOutput_6 (XLXI_2/XLXI_211/XLXI_4/sb2/Mmux_decimalOutput_6)
     MUXF5:I0->O           1   0.278   0.000  XLXI_2/XLXI_211/XLXI_4/sb2/Mmux_decimalOutput_5_f5_6 (XLXI_2/XLXI_211/XLXI_4/sb2/Mmux_decimalOutput_5_f57)
     MUXF6:I1->O           1   0.451   0.000  XLXI_2/XLXI_211/XLXI_4/sb2/Mmux_decimalOutput_4_f6_2 (XLXI_2/XLXI_211/XLXI_4/sb2/Mmux_decimalOutput_4_f63)
     MUXF7:I0->O           4   0.451   0.502  XLXI_2/XLXI_211/XLXI_4/sb2/Mmux_decimalOutput_2_f7_2 (XLXI_2/XLXI_211/XLXN_19<9>)
     LUT4:I3->O           31   0.612   1.225  XLXI_2/XLXI_212/XLXI_3/Mxor_myoutput_Result<23>1 (XLXI_2/XLXI_212/XLXI_4/sb4/Mrom_row_rom000027)
     LUT3:I0->O            1   0.612   0.000  XLXI_2/XLXI_212/XLXI_4/sb4/Mmux_decimalOutput_6 (XLXI_2/XLXI_212/XLXI_4/sb4/Mmux_decimalOutput_6)
     MUXF5:I0->O           1   0.278   0.000  XLXI_2/XLXI_212/XLXI_4/sb4/Mmux_decimalOutput_4_f5 (XLXI_2/XLXI_212/XLXI_4/sb4/Mmux_decimalOutput_4_f5)
     MUXF6:I1->O           1   0.451   0.000  XLXI_2/XLXI_212/XLXI_4/sb4/Mmux_decimalOutput_3_f6 (XLXI_2/XLXI_212/XLXI_4/sb4/Mmux_decimalOutput_3_f6)
     MUXF7:I1->O          16   0.451   0.948  XLXI_2/XLXI_212/XLXI_4/sb4/Mmux_decimalOutput_2_f7 (XLXI_2/XLXI_212/XLXN_19<16>)
     LUT4:I1->O           25   0.612   1.223  XLXI_2/XLXI_213/XLXI_3/Mxor_myoutput_Result<35>1 (XLXI_2/XLXI_213/XLXI_4/sb2/Mrom_row_rom00002)
     LUT2:I0->O            7   0.612   0.605  XLXI_2/XLXI_213/XLXI_4/sb2/Mrom_row_rom00001 (XLXI_2/XLXI_213/XLXI_4/sb2/Mmux_decimalOutput_83)
     LUT4:I3->O            1   0.612   0.000  XLXI_2/XLXI_213/XLXI_4/sb2/Mmux_decimalOutput_6 (XLXI_2/XLXI_213/XLXI_4/sb2/Mmux_decimalOutput_6)
     MUXF5:I0->O           1   0.278   0.000  XLXI_2/XLXI_213/XLXI_4/sb2/Mmux_decimalOutput_5_f5_6 (XLXI_2/XLXI_213/XLXI_4/sb2/Mmux_decimalOutput_5_f57)
     MUXF6:I1->O           1   0.451   0.000  XLXI_2/XLXI_213/XLXI_4/sb2/Mmux_decimalOutput_4_f6_2 (XLXI_2/XLXI_213/XLXI_4/sb2/Mmux_decimalOutput_4_f63)
     MUXF7:I0->O           1   0.451   0.387  XLXI_2/XLXI_213/XLXI_4/sb2/Mmux_decimalOutput_2_f7_2 (XLXI_2/XLXI_213/XLXN_19<9>)
     LUT4:I2->O           48   0.612   1.229  XLXI_2/XLXI_213/XLXI_9/Mxor_rightoutput_Result<16>1 (XLXI_2/XLXN_508<15>)
     LUT2:I0->O           30   0.612   1.102  XLXI_2/XLXI_214/XLXI_3/Mxor_myoutput_Result<23>1 (XLXI_2/XLXI_214/XLXI_4/sb4/Mrom_row_rom000027)
     LUT4:I2->O            1   0.612   0.360  XLXI_2/XLXI_214/XLXI_4/sb4/Mmux_decimalOutput_83_SW0 (N664)
     LUT4:I3->O            1   0.612   0.000  XLXI_2/XLXI_214/XLXI_4/sb4/Mmux_decimalOutput_83 (XLXI_2/XLXI_214/XLXI_4/sb4/Mmux_decimalOutput_83)
     MUXF5:I0->O           1   0.278   0.000  XLXI_2/XLXI_214/XLXI_4/sb4/Mmux_decimalOutput_6_f5_2 (XLXI_2/XLXI_214/XLXI_4/sb4/Mmux_decimalOutput_6_f53)
     MUXF6:I0->O           1   0.451   0.000  XLXI_2/XLXI_214/XLXI_4/sb4/Mmux_decimalOutput_4_f6_2 (XLXI_2/XLXI_214/XLXI_4/sb4/Mmux_decimalOutput_4_f63)
     MUXF7:I0->O           3   0.451   0.520  XLXI_2/XLXI_214/XLXI_4/sb4/Mmux_decimalOutput_2_f7_2 (XLXI_2/XLXI_214/XLXN_19<19>)
     LUT4:I1->O           15   0.612   0.864  XLXI_2/XLXI_215/XLXI_3/Mxor_myoutput_Result<44>1 (XLXI_2/XLXI_215/XLXN_18<3>)
     MUXF5:S->O            1   0.641   0.000  XLXI_2/XLXI_215/XLXI_4/sb0/Mmux_decimalOutput_6_f5 (XLXI_2/XLXI_215/XLXI_4/sb0/Mmux_decimalOutput_6_f5)
     MUXF6:I1->O           1   0.451   0.426  XLXI_2/XLXI_215/XLXI_4/sb0/Mmux_decimalOutput_5_f6 (XLXI_2/XLXI_215/XLXI_4/sb0/Mmux_decimalOutput_5_f6)
     LUT3:I1->O            5   0.612   0.607  XLXI_2/XLXI_215/XLXN_18<1>81 (XLXI_2/XLXI_215/XLXN_19<0>)
     LUT3:I1->O           24   0.612   1.067  XLXI_2/XLXI_239/XLXI_3/Mxor_myoutput_Result<36>1 (XLXI_2/XLXI_239/XLXI_4/sb1/Mrom_row_rom000020)
     LUT4:I3->O            5   0.612   0.541  XLXI_2/XLXI_239/XLXI_4/sb1/Mrom_row_rom0000171 (XLXI_2/XLXI_239/XLXI_4/sb1/Mrom_row_rom000017)
     LUT4:I3->O            1   0.612   0.000  XLXI_2/XLXI_239/XLXI_4/sb1/Mmux_decimalOutput_71 (XLXI_2/XLXI_239/XLXI_4/sb1/Mmux_decimalOutput_71)
     MUXF5:I0->O           1   0.278   0.000  XLXI_2/XLXI_239/XLXI_4/sb1/Mmux_decimalOutput_5_f5_1 (XLXI_2/XLXI_239/XLXI_4/sb1/Mmux_decimalOutput_5_f52)
     MUXF6:I0->O           1   0.451   0.000  XLXI_2/XLXI_239/XLXI_4/sb1/Mmux_decimalOutput_3_f6_0 (XLXI_2/XLXI_239/XLXI_4/sb1/Mmux_decimalOutput_3_f61)
     MUXF7:I1->O           3   0.451   0.603  XLXI_2/XLXI_239/XLXI_4/sb1/Mmux_decimalOutput_2_f7_0 (XLXI_2/XLXI_239/XLXN_19<5>)
     LUT4:I0->O           46   0.612   1.229  XLXI_2/XLXI_239/XLXI_9/Mxor_rightoutput_Result<4>1 (XLXI_2/XLXN_517<27>)
     LUT2:I0->O           29   0.612   1.102  XLXI_2/XLXI_238/XLXI_3/Mxor_myoutput_Result<5>1 (XLXI_2/XLXI_238/XLXI_4/sb7/Mrom_row_rom000013)
     LUT4:I2->O            1   0.612   0.000  XLXI_2/XLXI_238/XLXI_4/sb7/Mmux_decimalOutput_72 (XLXI_2/XLXI_238/XLXI_4/sb7/Mmux_decimalOutput_72)
     MUXF5:I1->O           1   0.278   0.000  XLXI_2/XLXI_238/XLXI_4/sb7/Mmux_decimalOutput_6_f5 (XLXI_2/XLXI_238/XLXI_4/sb7/Mmux_decimalOutput_6_f5)
     MUXF6:I0->O           1   0.451   0.000  XLXI_2/XLXI_238/XLXI_4/sb7/Mmux_decimalOutput_4_f6 (XLXI_2/XLXI_238/XLXI_4/sb7/Mmux_decimalOutput_4_f6)
     MUXF7:I0->O           3   0.451   0.603  XLXI_2/XLXI_238/XLXI_4/sb7/Mmux_decimalOutput_2_f7 (XLXI_2/XLXI_238/XLXN_19<28>)
     LUT4:I0->O           31   0.612   1.225  XLXI_2/XLXI_218/XLXI_3/Mxor_myoutput_Result<42>1 (XLXI_2/XLXI_218/XLXI_4/sb0/Mrom_row_rom000015)
     LUT2:I0->O            1   0.612   0.387  XLXI_2/XLXI_218/XLXI_4/sb0/Mrom_row_rom00001 (XLXI_2/XLXI_218/XLXI_4/sb0/Mrom_row_rom0000)
     LUT4:I2->O            1   0.612   0.387  XLXI_2/XLXI_218/XLXI_4/sb0/Mmux_decimalOutput_9_f5 (XLXI_2/XLXI_218/XLXI_4/sb0/Mmux_decimalOutput_9_f5)
     LUT4:I2->O            1   0.612   0.000  XLXI_2/XLXI_218/XLXN_18<1>811 (XLXI_2/XLXI_218/XLXN_18<1>81)
     MUXF5:I1->O           5   0.278   0.607  XLXI_2/XLXI_218/XLXN_18<1>81_f5 (XLXI_2/XLXI_218/XLXN_19<0>)
     LUT3:I1->O           24   0.612   1.067  XLXI_2/XLXI_219/XLXI_3/Mxor_myoutput_Result<36>1 (XLXI_2/XLXI_219/XLXI_4/sb1/Mrom_row_rom000020)
     LUT4:I3->O            5   0.612   0.541  XLXI_2/XLXI_219/XLXI_4/sb1/Mrom_row_rom0000171 (XLXI_2/XLXI_219/XLXI_4/sb1/Mrom_row_rom000017)
     LUT4:I3->O            1   0.612   0.000  XLXI_2/XLXI_219/XLXI_4/sb1/Mmux_decimalOutput_5_f5_01 (XLXI_2/XLXI_219/XLXI_4/sb1/Mmux_decimalOutput_5_f5_0)
     MUXF5:I0->O           1   0.278   0.000  XLXI_2/XLXI_219/XLXI_4/sb1/Mmux_decimalOutput_5_f5_0 (XLXI_2/XLXI_219/XLXI_4/sb1/Mmux_decimalOutput_5_f51)
     MUXF6:I1->O           1   0.451   0.000  XLXI_2/XLXI_219/XLXI_4/sb1/Mmux_decimalOutput_4_f6 (XLXI_2/XLXI_219/XLXI_4/sb1/Mmux_decimalOutput_4_f6)
     MUXF7:I0->O           6   0.451   0.638  XLXI_2/XLXI_219/XLXI_4/sb1/Mmux_decimalOutput_2_f7 (XLXI_2/XLXI_219/XLXN_19<4>)
     LUT3:I1->O           24   0.612   1.067  XLXI_2/XLXI_220/XLXI_3/Mxor_myoutput_Result<30>1 (XLXI_2/XLXI_220/XLXI_4/sb2/Mrom_row_rom000033)
     LUT4:I3->O            7   0.612   0.605  XLXI_2/XLXI_220/XLXI_4/sb2/Mrom_row_rom00001 (XLXI_2/XLXI_220/XLXI_4/sb2/Mmux_decimalOutput_83)
     LUT4:I3->O            1   0.612   0.000  XLXI_2/XLXI_220/XLXI_4/sb2/Mmux_decimalOutput_6 (XLXI_2/XLXI_220/XLXI_4/sb2/Mmux_decimalOutput_6)
     MUXF5:I0->O           1   0.278   0.000  XLXI_2/XLXI_220/XLXI_4/sb2/Mmux_decimalOutput_5_f5_6 (XLXI_2/XLXI_220/XLXI_4/sb2/Mmux_decimalOutput_5_f57)
     MUXF6:I1->O           1   0.451   0.000  XLXI_2/XLXI_220/XLXI_4/sb2/Mmux_decimalOutput_4_f6_2 (XLXI_2/XLXI_220/XLXI_4/sb2/Mmux_decimalOutput_4_f63)
     MUXF7:I0->O           4   0.451   0.568  XLXI_2/XLXI_220/XLXI_4/sb2/Mmux_decimalOutput_2_f7_2 (XLXI_2/XLXI_220/XLXN_19<9>)
     LUT4:I1->O           32   0.612   1.225  XLXI_2/XLXI_221/XLXI_3/Mxor_myoutput_Result<25>1 (XLXI_2/XLXI_221/XLXN_18<22>)
     LUT3:I0->O            1   0.612   0.000  XLXI_2/XLXI_221/XLXI_4/sb3/Mmux_decimalOutput_4_f5_01 (XLXI_2/XLXI_221/XLXI_4/sb3/Mmux_decimalOutput_4_f5_0)
     MUXF5:I0->O           1   0.278   0.000  XLXI_2/XLXI_221/XLXI_4/sb3/Mmux_decimalOutput_4_f5_0 (XLXI_2/XLXI_221/XLXI_4/sb3/Mmux_decimalOutput_4_f51)
     MUXF6:I1->O           1   0.451   0.000  XLXI_2/XLXI_221/XLXI_4/sb3/Mmux_decimalOutput_3_f6_0 (XLXI_2/XLXI_221/XLXI_4/sb3/Mmux_decimalOutput_3_f61)
     MUXF7:I1->O           4   0.451   0.568  XLXI_2/XLXI_221/XLXI_4/sb3/Mmux_decimalOutput_2_f7_0 (XLXI_2/XLXI_221/XLXN_19<13>)
     LUT4:I1->O           31   0.612   1.225  XLXI_2/XLXI_222/XLXI_3/Mxor_myoutput_Result<19>1 (XLXI_2/XLXI_222/XLXN_18<28>)
     LUT3:I0->O            1   0.612   0.000  XLXI_2/XLXI_222/XLXI_4/sb4/Mmux_decimalOutput_5_f5_01 (XLXI_2/XLXI_222/XLXI_4/sb4/Mmux_decimalOutput_5_f5_0)
     MUXF5:I0->O           1   0.278   0.000  XLXI_2/XLXI_222/XLXI_4/sb4/Mmux_decimalOutput_5_f5_0 (XLXI_2/XLXI_222/XLXI_4/sb4/Mmux_decimalOutput_5_f51)
     MUXF6:I1->O           1   0.451   0.000  XLXI_2/XLXI_222/XLXI_4/sb4/Mmux_decimalOutput_4_f6 (XLXI_2/XLXI_222/XLXI_4/sb4/Mmux_decimalOutput_4_f6)
     MUXF7:I0->O           2   0.451   0.532  XLXI_2/XLXI_222/XLXI_4/sb4/Mmux_decimalOutput_2_f7 (XLXI_2/XLXI_222/XLXN_19<16>)
     LUT4:I0->O           34   0.612   1.225  XLXI_2/XLXI_222/XLXI_9/Mxor_rightoutput_Result<24>1 (XLXI_2/XLXN_545<7>)
     LUT2:I0->O           31   0.612   1.225  XLXI_2/XLXI_240/XLXI_3/Mxor_myoutput_Result<35>1 (XLXI_2/XLXI_240/XLXI_4/sb2/Mrom_row_rom00002)
     LUT4:I0->O            1   0.612   0.000  XLXI_2/XLXI_240/XLXI_4/sb2/Mmux_decimalOutput_53 (XLXI_2/XLXI_240/XLXI_4/sb2/Mmux_decimalOutput_53)
     MUXF5:I1->O           1   0.278   0.000  XLXI_2/XLXI_240/XLXI_4/sb2/Mmux_decimalOutput_4_f5_2 (XLXI_2/XLXI_240/XLXI_4/sb2/Mmux_decimalOutput_4_f53)
     MUXF6:I1->O           1   0.451   0.000  XLXI_2/XLXI_240/XLXI_4/sb2/Mmux_decimalOutput_3_f6_2 (XLXI_2/XLXI_240/XLXI_4/sb2/Mmux_decimalOutput_3_f63)
     MUXF7:I1->O           1   0.451   0.509  XLXI_2/XLXI_240/XLXI_4/sb2/Mmux_decimalOutput_2_f7_2 (XLXI_2/XLXI_240/XLXN_19<9>)
     LUT4:I0->O           36   0.612   1.226  XLXI_2/XLXI_240/XLXI_9/Mxor_rightoutput_Result<16>1 (decoderOut_2_OBUF)
     LUT2:I0->O           30   0.612   1.102  XLXI_2/XLXI_224/XLXI_3/Mxor_myoutput_Result<23>1 (XLXI_2/XLXI_224/XLXI_4/sb4/Mrom_row_rom000027)
     LUT4:I2->O            1   0.612   0.360  XLXI_2/XLXI_224/XLXI_4/sb4/Mmux_decimalOutput_83_SW0 (N584)
     LUT4:I3->O            1   0.612   0.000  XLXI_2/XLXI_224/XLXI_4/sb4/Mmux_decimalOutput_83 (XLXI_2/XLXI_224/XLXI_4/sb4/Mmux_decimalOutput_83)
     MUXF5:I0->O           1   0.278   0.000  XLXI_2/XLXI_224/XLXI_4/sb4/Mmux_decimalOutput_6_f5_2 (XLXI_2/XLXI_224/XLXI_4/sb4/Mmux_decimalOutput_6_f53)
     MUXF6:I0->O           1   0.451   0.000  XLXI_2/XLXI_224/XLXI_4/sb4/Mmux_decimalOutput_4_f6_2 (XLXI_2/XLXI_224/XLXI_4/sb4/Mmux_decimalOutput_4_f63)
     MUXF7:I0->O           1   0.451   0.509  XLXI_2/XLXI_224/XLXI_4/sb4/Mmux_decimalOutput_2_f7_2 (XLXI_2/XLXI_224/XLXN_19<19>)
     LUT2:I0->O            1   0.612   0.357  XLXI_2/XLXI_224/XLXI_9/Mxor_rightoutput_Result<29>1 (decoderOut_41_OBUF)
     OBUF:I->O                 3.169          decoderOut_41_OBUF (decoderOut<41>)
    ----------------------------------------
    Total                     91.168ns (51.251ns logic, 39.917ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================


Total REAL time to Xst completion: 110.00 secs
Total CPU time to Xst completion: 110.76 secs
 
--> 

Total memory usage is 607228 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    0 (   0 filtered)

