Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Thu May 30 22:03:13 2024
| Host         : Hephaestion running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file filtering_wrapper_timing_summary_routed.rpt -pb filtering_wrapper_timing_summary_routed.pb -rpx filtering_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : filtering_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                   Violations  
---------  --------  ----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert  3           
TIMING-16  Warning   Large setup violation         365         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.173    -2126.896                   5226                87144        0.018        0.000                      0                87144        3.750        0.000                       0                 32296  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -2.173    -2126.896                   5226                87048        0.018        0.000                      0                87048        3.750        0.000                       0                 32296  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.837        0.000                      0                   96        0.545        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         5226  Failing Endpoints,  Worst Slack       -2.173ns,  Total Violation    -2126.896ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.173ns  (required time - arrival time)
  Source:                 filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[187].cache_mem/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.498ns  (logic 3.503ns (30.465%)  route 7.995ns (69.535%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.699     2.993    filtering_i/LinearImageFilter/inst/ap_clk
    SLICE_X56Y79         FDRE                                         r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/Q
                         net (fo=29, routed)          0.970     4.419    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[31]_9[1]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     4.543 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10/O
                         net (fo=1, routed)           0.000     4.543    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.093 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.093    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.207    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.321    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.435    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.549    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.663    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.011 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[27]_i_1__10/O[1]
                         net (fo=4, routed)           0.811     6.822    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/col_12_reg_2890_reg[30][25]
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.303     7.125 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12/O
                         net (fo=1, routed)           0.000     7.125    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.657 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[566]_i_2/CO[3]
                         net (fo=5, routed)           0.629     8.287    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/cols_read_reg_2171_reg[30]_1[0]
    SLICE_X62Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.411 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_43/O
                         net (fo=67, routed)          0.677     9.088    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/image_in_ARADDR113_out
    SLICE_X62Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_39_replica/O
                         net (fo=1, routed)           0.294     9.506    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[523]_repN
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.630 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_14_comp/O
                         net (fo=3, routed)           0.721    10.351    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/full_n_reg_2
    SLICE_X62Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/mem_reg_i_3__0/O
                         net (fo=32, routed)          1.939    12.414    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[176].cache_mem/mem_reg_5
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.538 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[176].cache_mem/mem_reg_i_1__251/O
                         net (fo=3, routed)           1.953    14.491    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[187].cache_mem/mem_reg_0
    RAMB18_X0Y3          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[187].cache_mem/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.622    12.801    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[187].cache_mem/ap_clk
    RAMB18_X0Y3          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[187].cache_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.916    
                         clock uncertainty           -0.154    12.762    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.319    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[187].cache_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                         -14.491    
  -------------------------------------------------------------------
                         slack                                 -2.173    

Slack (VIOLATED) :        -2.096ns  (required time - arrival time)
  Source:                 filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[57].cache_mem/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.412ns  (logic 3.503ns (30.695%)  route 7.909ns (69.305%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.699     2.993    filtering_i/LinearImageFilter/inst/ap_clk
    SLICE_X56Y79         FDRE                                         r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/Q
                         net (fo=29, routed)          0.970     4.419    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[31]_9[1]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     4.543 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10/O
                         net (fo=1, routed)           0.000     4.543    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.093 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.093    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.207    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.321    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.435    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.549    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.663    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.011 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[27]_i_1__10/O[1]
                         net (fo=4, routed)           0.811     6.822    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/col_12_reg_2890_reg[30][25]
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.303     7.125 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12/O
                         net (fo=1, routed)           0.000     7.125    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.657 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[566]_i_2/CO[3]
                         net (fo=5, routed)           0.629     8.287    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/cols_read_reg_2171_reg[30]_1[0]
    SLICE_X62Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.411 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_43/O
                         net (fo=67, routed)          0.677     9.088    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/image_in_ARADDR113_out
    SLICE_X62Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_39_replica/O
                         net (fo=1, routed)           0.294     9.506    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[523]_repN
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.630 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_14_comp/O
                         net (fo=3, routed)           0.721    10.351    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/full_n_reg_2
    SLICE_X62Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/mem_reg_i_3__0/O
                         net (fo=32, routed)          2.033    12.509    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[52].cache_mem/mem_reg_6
    SLICE_X39Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.633 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[52].cache_mem/mem_reg_i_1__256/O
                         net (fo=16, routed)          1.773    14.405    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[57].cache_mem/mem_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[57].cache_mem/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.613    12.792    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[57].cache_mem/ap_clk
    RAMB18_X0Y6          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[57].cache_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.907    
                         clock uncertainty           -0.154    12.753    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.310    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[57].cache_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -14.405    
  -------------------------------------------------------------------
                         slack                                 -2.096    

Slack (VIOLATED) :        -2.096ns  (required time - arrival time)
  Source:                 filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[63].cache_mem/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.412ns  (logic 3.503ns (30.695%)  route 7.909ns (69.305%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.699     2.993    filtering_i/LinearImageFilter/inst/ap_clk
    SLICE_X56Y79         FDRE                                         r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/Q
                         net (fo=29, routed)          0.970     4.419    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[31]_9[1]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     4.543 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10/O
                         net (fo=1, routed)           0.000     4.543    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.093 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.093    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.207    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.321    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.435    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.549    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.663    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.011 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[27]_i_1__10/O[1]
                         net (fo=4, routed)           0.811     6.822    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/col_12_reg_2890_reg[30][25]
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.303     7.125 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12/O
                         net (fo=1, routed)           0.000     7.125    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.657 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[566]_i_2/CO[3]
                         net (fo=5, routed)           0.629     8.287    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/cols_read_reg_2171_reg[30]_1[0]
    SLICE_X62Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.411 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_43/O
                         net (fo=67, routed)          0.677     9.088    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/image_in_ARADDR113_out
    SLICE_X62Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_39_replica/O
                         net (fo=1, routed)           0.294     9.506    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[523]_repN
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.630 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_14_comp/O
                         net (fo=3, routed)           0.721    10.351    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/full_n_reg_2
    SLICE_X62Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/mem_reg_i_3__0/O
                         net (fo=32, routed)          2.033    12.509    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[52].cache_mem/mem_reg_6
    SLICE_X39Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.633 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[52].cache_mem/mem_reg_i_1__256/O
                         net (fo=16, routed)          1.773    14.405    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[63].cache_mem/mem_reg_0
    RAMB18_X0Y7          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[63].cache_mem/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.613    12.792    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[63].cache_mem/ap_clk
    RAMB18_X0Y7          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[63].cache_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.907    
                         clock uncertainty           -0.154    12.753    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.310    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[63].cache_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -14.405    
  -------------------------------------------------------------------
                         slack                                 -2.096    

Slack (VIOLATED) :        -2.066ns  (required time - arrival time)
  Source:                 filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[183].cache_mem/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.391ns  (logic 3.503ns (30.753%)  route 7.888ns (69.247%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 12.800 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.699     2.993    filtering_i/LinearImageFilter/inst/ap_clk
    SLICE_X56Y79         FDRE                                         r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/Q
                         net (fo=29, routed)          0.970     4.419    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[31]_9[1]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     4.543 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10/O
                         net (fo=1, routed)           0.000     4.543    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.093 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.093    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.207    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.321    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.435    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.549    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.663    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.011 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[27]_i_1__10/O[1]
                         net (fo=4, routed)           0.811     6.822    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/col_12_reg_2890_reg[30][25]
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.303     7.125 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12/O
                         net (fo=1, routed)           0.000     7.125    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.657 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[566]_i_2/CO[3]
                         net (fo=5, routed)           0.629     8.287    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/cols_read_reg_2171_reg[30]_1[0]
    SLICE_X62Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.411 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_43/O
                         net (fo=67, routed)          0.677     9.088    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/image_in_ARADDR113_out
    SLICE_X62Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_39_replica/O
                         net (fo=1, routed)           0.294     9.506    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[523]_repN
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.630 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_14_comp/O
                         net (fo=3, routed)           0.721    10.351    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/full_n_reg_2
    SLICE_X62Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/mem_reg_i_3__0/O
                         net (fo=32, routed)          1.939    12.414    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[176].cache_mem/mem_reg_5
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.538 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[176].cache_mem/mem_reg_i_1__251/O
                         net (fo=3, routed)           1.845    14.384    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[183].cache_mem/mem_reg_0
    RAMB18_X1Y0          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[183].cache_mem/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.621    12.800    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[183].cache_mem/ap_clk
    RAMB18_X1Y0          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[183].cache_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.915    
                         clock uncertainty           -0.154    12.761    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.318    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[183].cache_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -14.384    
  -------------------------------------------------------------------
                         slack                                 -2.066    

Slack (VIOLATED) :        -2.066ns  (required time - arrival time)
  Source:                 filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[188].cache_mem/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.391ns  (logic 3.503ns (30.753%)  route 7.888ns (69.247%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 12.800 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.699     2.993    filtering_i/LinearImageFilter/inst/ap_clk
    SLICE_X56Y79         FDRE                                         r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/Q
                         net (fo=29, routed)          0.970     4.419    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[31]_9[1]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     4.543 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10/O
                         net (fo=1, routed)           0.000     4.543    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.093 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.093    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.207    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.321    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.435    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.549    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.663    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.011 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[27]_i_1__10/O[1]
                         net (fo=4, routed)           0.811     6.822    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/col_12_reg_2890_reg[30][25]
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.303     7.125 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12/O
                         net (fo=1, routed)           0.000     7.125    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.657 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[566]_i_2/CO[3]
                         net (fo=5, routed)           0.629     8.287    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/cols_read_reg_2171_reg[30]_1[0]
    SLICE_X62Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.411 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_43/O
                         net (fo=67, routed)          0.677     9.088    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/image_in_ARADDR113_out
    SLICE_X62Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_39_replica/O
                         net (fo=1, routed)           0.294     9.506    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[523]_repN
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.630 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_14_comp/O
                         net (fo=3, routed)           0.721    10.351    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/full_n_reg_2
    SLICE_X62Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/mem_reg_i_3__0/O
                         net (fo=32, routed)          1.939    12.414    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[176].cache_mem/mem_reg_5
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.538 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[176].cache_mem/mem_reg_i_1__251/O
                         net (fo=3, routed)           1.845    14.384    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[188].cache_mem/mem_reg_0
    RAMB18_X1Y1          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[188].cache_mem/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.621    12.800    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[188].cache_mem/ap_clk
    RAMB18_X1Y1          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[188].cache_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.915    
                         clock uncertainty           -0.154    12.761    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.318    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[188].cache_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -14.384    
  -------------------------------------------------------------------
                         slack                                 -2.066    

Slack (VIOLATED) :        -2.045ns  (required time - arrival time)
  Source:                 filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[182].cache_mem/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.365ns  (logic 3.503ns (30.824%)  route 7.862ns (69.176%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.699     2.993    filtering_i/LinearImageFilter/inst/ap_clk
    SLICE_X56Y79         FDRE                                         r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/Q
                         net (fo=29, routed)          0.970     4.419    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[31]_9[1]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     4.543 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10/O
                         net (fo=1, routed)           0.000     4.543    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.093 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.093    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.207    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.321    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.435    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.549    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.663    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.011 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[27]_i_1__10/O[1]
                         net (fo=4, routed)           0.811     6.822    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/col_12_reg_2890_reg[30][25]
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.303     7.125 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12/O
                         net (fo=1, routed)           0.000     7.125    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.657 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[566]_i_2/CO[3]
                         net (fo=5, routed)           0.629     8.287    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/cols_read_reg_2171_reg[30]_1[0]
    SLICE_X62Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.411 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_43/O
                         net (fo=67, routed)          0.677     9.088    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/image_in_ARADDR113_out
    SLICE_X62Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_39_replica/O
                         net (fo=1, routed)           0.294     9.506    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[523]_repN
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.630 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_14_comp/O
                         net (fo=3, routed)           0.721    10.351    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/full_n_reg_2
    SLICE_X62Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/mem_reg_i_3__0/O
                         net (fo=32, routed)          2.252    12.727    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[176].cache_mem/mem_reg_5
    SLICE_X55Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.851 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[176].cache_mem/mem_reg_i_1__251_replica_4/O
                         net (fo=2, routed)           1.507    14.358    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[182].cache_mem/ap_rst_n_0_repN_4_alias
    RAMB18_X1Y4          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[182].cache_mem/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.616    12.795    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[182].cache_mem/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[182].cache_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.313    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[182].cache_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                         -14.358    
  -------------------------------------------------------------------
                         slack                                 -2.045    

Slack (VIOLATED) :        -2.045ns  (required time - arrival time)
  Source:                 filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[190].cache_mem/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.365ns  (logic 3.503ns (30.824%)  route 7.862ns (69.176%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.699     2.993    filtering_i/LinearImageFilter/inst/ap_clk
    SLICE_X56Y79         FDRE                                         r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/Q
                         net (fo=29, routed)          0.970     4.419    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[31]_9[1]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     4.543 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10/O
                         net (fo=1, routed)           0.000     4.543    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.093 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.093    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.207    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.321    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.435    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.549    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.663    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.011 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[27]_i_1__10/O[1]
                         net (fo=4, routed)           0.811     6.822    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/col_12_reg_2890_reg[30][25]
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.303     7.125 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12/O
                         net (fo=1, routed)           0.000     7.125    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.657 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[566]_i_2/CO[3]
                         net (fo=5, routed)           0.629     8.287    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/cols_read_reg_2171_reg[30]_1[0]
    SLICE_X62Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.411 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_43/O
                         net (fo=67, routed)          0.677     9.088    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/image_in_ARADDR113_out
    SLICE_X62Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_39_replica/O
                         net (fo=1, routed)           0.294     9.506    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[523]_repN
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.630 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_14_comp/O
                         net (fo=3, routed)           0.721    10.351    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/full_n_reg_2
    SLICE_X62Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/mem_reg_i_3__0/O
                         net (fo=32, routed)          2.252    12.727    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[176].cache_mem/mem_reg_5
    SLICE_X55Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.851 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[176].cache_mem/mem_reg_i_1__251_replica_4/O
                         net (fo=2, routed)           1.507    14.358    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[190].cache_mem/ap_rst_n_0_repN_4_alias
    RAMB18_X1Y5          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[190].cache_mem/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.616    12.795    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[190].cache_mem/ap_clk
    RAMB18_X1Y5          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[190].cache_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.313    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[190].cache_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                         -14.358    
  -------------------------------------------------------------------
                         slack                                 -2.045    

Slack (VIOLATED) :        -1.929ns  (required time - arrival time)
  Source:                 filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[11].cache_mem/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.298ns  (logic 3.503ns (31.006%)  route 7.795ns (68.994%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 12.844 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.699     2.993    filtering_i/LinearImageFilter/inst/ap_clk
    SLICE_X56Y79         FDRE                                         r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/Q
                         net (fo=29, routed)          0.970     4.419    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[31]_9[1]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     4.543 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10/O
                         net (fo=1, routed)           0.000     4.543    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.093 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.093    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.207    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.321    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.435    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.549    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.663    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.011 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[27]_i_1__10/O[1]
                         net (fo=4, routed)           0.811     6.822    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/col_12_reg_2890_reg[30][25]
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.303     7.125 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12/O
                         net (fo=1, routed)           0.000     7.125    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.657 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[566]_i_2/CO[3]
                         net (fo=5, routed)           0.629     8.287    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/cols_read_reg_2171_reg[30]_1[0]
    SLICE_X62Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.411 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_43/O
                         net (fo=67, routed)          0.677     9.088    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/image_in_ARADDR113_out
    SLICE_X62Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_39_replica/O
                         net (fo=1, routed)           0.294     9.506    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[523]_repN
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.630 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_14_comp/O
                         net (fo=3, routed)           0.721    10.351    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/full_n_reg_2
    SLICE_X62Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/mem_reg_i_3__0/O
                         net (fo=32, routed)          2.349    12.824    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[0].cache_mem/mem_reg_5
    SLICE_X97Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.948 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[0].cache_mem/mem_reg_i_1__241/O
                         net (fo=16, routed)          1.342    14.291    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[11].cache_mem/mem_reg_0
    RAMB18_X4Y0          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[11].cache_mem/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.665    12.844    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[11].cache_mem/ap_clk
    RAMB18_X4Y0          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[11].cache_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.959    
                         clock uncertainty           -0.154    12.805    
    RAMB18_X4Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.362    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[11].cache_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                         -14.291    
  -------------------------------------------------------------------
                         slack                                 -1.929    

Slack (VIOLATED) :        -1.927ns  (required time - arrival time)
  Source:                 filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[48].cache_mem/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.241ns  (logic 3.503ns (31.161%)  route 7.738ns (68.839%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.699     2.993    filtering_i/LinearImageFilter/inst/ap_clk
    SLICE_X56Y79         FDRE                                         r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/Q
                         net (fo=29, routed)          0.970     4.419    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[31]_9[1]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     4.543 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10/O
                         net (fo=1, routed)           0.000     4.543    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.093 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.093    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.207    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.321    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.435    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.549    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.663    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.011 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[27]_i_1__10/O[1]
                         net (fo=4, routed)           0.811     6.822    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/col_12_reg_2890_reg[30][25]
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.303     7.125 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12/O
                         net (fo=1, routed)           0.000     7.125    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.657 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[566]_i_2/CO[3]
                         net (fo=5, routed)           0.629     8.287    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/cols_read_reg_2171_reg[30]_1[0]
    SLICE_X62Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.411 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_43/O
                         net (fo=67, routed)          0.677     9.088    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/image_in_ARADDR113_out
    SLICE_X62Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_39_replica/O
                         net (fo=1, routed)           0.294     9.506    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[523]_repN
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.630 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_14_comp/O
                         net (fo=3, routed)           0.721    10.351    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/full_n_reg_2
    SLICE_X62Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/mem_reg_i_3__0/O
                         net (fo=32, routed)          2.033    12.509    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[52].cache_mem/mem_reg_6
    SLICE_X39Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.633 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[52].cache_mem/mem_reg_i_1__256/O
                         net (fo=16, routed)          1.602    14.234    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[48].cache_mem/mem_reg_0
    RAMB18_X1Y6          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[48].cache_mem/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.611    12.790    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[48].cache_mem/ap_clk
    RAMB18_X1Y6          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[48].cache_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.905    
                         clock uncertainty           -0.154    12.751    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.308    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[48].cache_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -14.234    
  -------------------------------------------------------------------
                         slack                                 -1.927    

Slack (VIOLATED) :        -1.927ns  (required time - arrival time)
  Source:                 filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[53].cache_mem/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.241ns  (logic 3.503ns (31.161%)  route 7.738ns (68.839%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.699     2.993    filtering_i/LinearImageFilter/inst/ap_clk
    SLICE_X56Y79         FDRE                                         r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  filtering_i/LinearImageFilter/inst/stride_col_read_reg_2087_reg[1]/Q
                         net (fo=29, routed)          0.970     4.419    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[31]_9[1]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     4.543 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10/O
                         net (fo=1, routed)           0.000     4.543    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0[3]_i_4__10_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.093 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.093    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[3]_i_1__10_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.207    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[7]_i_1__10_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.321    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[11]_i_1__10_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.435    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[15]_i_1__10_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.549    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[19]_i_1__10_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.663    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[23]_i_1__10_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.011 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/dividend0_reg[27]_i_1__10/O[1]
                         net (fo=4, routed)           0.811     6.822    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/col_12_reg_2890_reg[30][25]
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.303     7.125 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12/O
                         net (fo=1, routed)           0.000     7.125    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm[566]_i_12_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.657 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[566]_i_2/CO[3]
                         net (fo=5, routed)           0.629     8.287    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/cols_read_reg_2171_reg[30]_1[0]
    SLICE_X62Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.411 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_43/O
                         net (fo=67, routed)          0.677     9.088    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/image_in_ARADDR113_out
    SLICE_X62Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_39_replica/O
                         net (fo=1, routed)           0.294     9.506    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[523]_repN
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.630 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/cache_preprocessor/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6_i_14_comp/O
                         net (fo=3, routed)           0.721    10.351    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/full_n_reg_2
    SLICE_X62Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/mem_reg_i_3__0/O
                         net (fo=32, routed)          2.033    12.509    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[52].cache_mem/mem_reg_6
    SLICE_X39Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.633 r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[52].cache_mem/mem_reg_i_1__256/O
                         net (fo=16, routed)          1.602    14.234    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[53].cache_mem/mem_reg_0
    RAMB18_X1Y7          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[53].cache_mem/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.611    12.790    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[53].cache_mem/ap_clk
    RAMB18_X1Y7          RAMB18E1                                     r  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[53].cache_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.905    
                         clock uncertainty           -0.154    12.751    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.308    filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[53].cache_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -14.234    
  -------------------------------------------------------------------
                         slack                                 -1.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/add_ln39_2_reg_874_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/indvar_flatten126_fu_134_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.697%)  route 0.205ns (59.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.614     0.950    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/ap_clk
    SLICE_X95Y49         FDRE                                         r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/add_ln39_2_reg_874_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y49         FDRE (Prop_fdre_C_Q)         0.141     1.091 r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/add_ln39_2_reg_874_reg[8]/Q
                         net (fo=1, routed)           0.205     1.296    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/add_ln39_2_reg_874[8]
    SLICE_X94Y50         FDRE                                         r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/indvar_flatten126_fu_134_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.878     1.244    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/ap_clk
    SLICE_X94Y50         FDRE                                         r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/indvar_flatten126_fu_134_reg[8]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X94Y50         FDRE (Hold_fdre_C_D)         0.064     1.278    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/indvar_flatten126_fu_134_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/add_ln39_2_reg_874_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/indvar_flatten126_fu_134_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.814%)  route 0.204ns (59.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.614     0.950    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/ap_clk
    SLICE_X95Y49         FDRE                                         r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/add_ln39_2_reg_874_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y49         FDRE (Prop_fdre_C_Q)         0.141     1.091 r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/add_ln39_2_reg_874_reg[6]/Q
                         net (fo=1, routed)           0.204     1.295    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/add_ln39_2_reg_874[6]
    SLICE_X94Y50         FDRE                                         r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/indvar_flatten126_fu_134_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.878     1.244    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/ap_clk
    SLICE_X94Y50         FDRE                                         r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/indvar_flatten126_fu_134_reg[6]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X94Y50         FDRE (Hold_fdre_C_D)         0.060     1.274    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/indvar_flatten126_fu_134_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719/i_fu_130_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719/select_ln39_reg_889_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.348ns (68.369%)  route 0.161ns (31.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.578     0.914    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719/ap_clk
    SLICE_X56Y99         FDRE                                         r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719/i_fu_130_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719/i_fu_130_reg[11]/Q
                         net (fo=1, routed)           0.160     1.215    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719/i_fu_130_reg_n_0_[11]
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.369 r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719/select_ln39_reg_889_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.370    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719/select_ln39_reg_889_reg[11]_i_1__0_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.423 r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719/select_ln39_reg_889_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.423    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719/select_ln39_reg_889_reg[15]_i_1__0_n_7
    SLICE_X58Y100        FDRE                                         r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719/select_ln39_reg_889_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.934     1.300    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719/ap_clk
    SLICE_X58Y100        FDRE                                         r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719/select_ln39_reg_889_reg[12]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.134     1.399    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719/select_ln39_reg_889_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U367/quot_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/udiv_ln59_12_reg_2848_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.604%)  route 0.159ns (55.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.592     0.928    filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U367/ap_clk
    SLICE_X24Y49         FDRE                                         r  filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U367/quot_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.128     1.056 r  filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U367/quot_reg[22]/Q
                         net (fo=1, routed)           0.159     1.214    filtering_i/LinearImageFilter/inst/grp_fu_1673_p2[22]
    SLICE_X26Y50         FDRE                                         r  filtering_i/LinearImageFilter/inst/udiv_ln59_12_reg_2848_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.844     1.210    filtering_i/LinearImageFilter/inst/ap_clk
    SLICE_X26Y50         FDRE                                         r  filtering_i/LinearImageFilter/inst/udiv_ln59_12_reg_2848_reg[22]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.010     1.190    filtering_i/LinearImageFilter/inst/udiv_ln59_12_reg_2848_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/ap_phi_reg_pp0_iter1_newCol_6_ph_2_reg_263_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/newCol_6_ph_2_reg_263_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.023%)  route 0.314ns (68.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.580     0.916    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/ap_clk
    SLICE_X61Y99         FDRE                                         r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/ap_phi_reg_pp0_iter1_newCol_6_ph_2_reg_263_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/ap_phi_reg_pp0_iter1_newCol_6_ph_2_reg_263_reg[16]/Q
                         net (fo=1, routed)           0.314     1.370    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/ap_phi_reg_pp0_iter1_newCol_6_ph_2_reg_263[16]
    SLICE_X58Y112        FDRE                                         r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/newCol_6_ph_2_reg_263_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.929     1.295    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/ap_clk
    SLICE_X58Y112        FDRE                                         r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/newCol_6_ph_2_reg_263_reg[16]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X58Y112        FDRE (Hold_fdre_C_D)         0.085     1.345    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/newCol_6_ph_2_reg_263_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/j_fu_126_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/j_load_reg_879_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.510%)  route 0.199ns (58.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.543     0.879    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/ap_clk
    SLICE_X49Y73         FDRE                                         r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/j_fu_126_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/j_fu_126_reg[20]/Q
                         net (fo=2, routed)           0.199     1.218    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/j_fu_126[20]
    SLICE_X53Y72         FDRE                                         r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/j_load_reg_879_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.807     1.173    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/ap_clk
    SLICE_X53Y72         FDRE                                         r  filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/j_load_reg_879_reg[20]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y72         FDRE (Hold_fdre_C_D)         0.055     1.193    filtering_i/LinearImageFilter/inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/j_load_reg_879_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/dividend0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1_divseq_u/dividend0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.084%)  route 0.229ns (61.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.580     0.916    filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/ap_clk
    SLICE_X67Y50         FDRE                                         r  filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/dividend0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/dividend0_reg[5]/Q
                         net (fo=1, routed)           0.229     1.286    filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1_divseq_u/dividend0_reg[31]_0[5]
    SLICE_X67Y49         FDRE                                         r  filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1_divseq_u/dividend0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.854     1.220    filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1_divseq_u/ap_clk
    SLICE_X67Y49         FDRE                                         r  filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1_divseq_u/dividend0_reg[5]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X67Y49         FDRE (Hold_fdre_C_D)         0.070     1.260    filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1_divseq_u/dividend0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U367/quot_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/udiv_ln59_12_reg_2848_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.958%)  route 0.157ns (55.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.592     0.928    filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U367/ap_clk
    SLICE_X24Y49         FDRE                                         r  filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U367/quot_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.128     1.056 r  filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U367/quot_reg[18]/Q
                         net (fo=1, routed)           0.157     1.212    filtering_i/LinearImageFilter/inst/grp_fu_1673_p2[18]
    SLICE_X26Y50         FDRE                                         r  filtering_i/LinearImageFilter/inst/udiv_ln59_12_reg_2848_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.844     1.210    filtering_i/LinearImageFilter/inst/ap_clk
    SLICE_X26Y50         FDRE                                         r  filtering_i/LinearImageFilter/inst/udiv_ln59_12_reg_2848_reg[18]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.005     1.185    filtering_i/LinearImageFilter/inst/udiv_ln59_12_reg_2848_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/quot_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/udiv_ln59_13_reg_2874_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.640%)  route 0.203ns (55.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.586     0.922    filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/ap_clk
    SLICE_X66Y49         FDRE                                         r  filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/quot_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164     1.086 r  filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/quot_reg[4]/Q
                         net (fo=1, routed)           0.203     1.289    filtering_i/LinearImageFilter/inst/grp_fu_1737_p2[4]
    SLICE_X61Y50         FDRE                                         r  filtering_i/LinearImageFilter/inst/udiv_ln59_13_reg_2874_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.849     1.215    filtering_i/LinearImageFilter/inst/ap_clk
    SLICE_X61Y50         FDRE                                         r  filtering_i/LinearImageFilter/inst/udiv_ln59_13_reg_2874_reg[4]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.072     1.257    filtering_i/LinearImageFilter/inst/udiv_ln59_13_reg_2874_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/quot_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/LinearImageFilter/inst/udiv_ln59_13_reg_2874_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.495%)  route 0.205ns (55.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.586     0.922    filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/ap_clk
    SLICE_X66Y49         FDRE                                         r  filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/quot_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164     1.086 r  filtering_i/LinearImageFilter/inst/udiv_32ns_32ns_30_36_seq_1_U368/quot_reg[3]/Q
                         net (fo=1, routed)           0.205     1.290    filtering_i/LinearImageFilter/inst/grp_fu_1737_p2[3]
    SLICE_X61Y50         FDRE                                         r  filtering_i/LinearImageFilter/inst/udiv_ln59_13_reg_2874_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.849     1.215    filtering_i/LinearImageFilter/inst/ap_clk
    SLICE_X61Y50         FDRE                                         r  filtering_i/LinearImageFilter/inst/udiv_ln59_13_reg_2874_reg[3]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.070     1.255    filtering_i/LinearImageFilter/inst/udiv_ln59_13_reg_2874_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y44   filtering_i/LinearImageFilter/inst/mul_30s_30s_30_2_1_U375/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y19   filtering_i/LinearImageFilter/inst/mul_32ns_32ns_64_2_1_U353/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y17   filtering_i/LinearImageFilter/inst/mul_32ns_32ns_64_2_1_U353/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y46   filtering_i/LinearImageFilter/inst/mul_30s_30s_30_2_1_U375/buff0_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y2   filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[0].cache_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y2   filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[0].cache_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y26  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[100].cache_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y26  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[100].cache_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y24  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[101].cache_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y24  filtering_i/LinearImageFilter/inst/image_in_m_axi_U/load_unit/read_cache/genblk1[101].cache_mem/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y22   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y22   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y22   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y22   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y22   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y22   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y22   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y22   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39   filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.545ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.718ns (28.253%)  route 1.823ns (71.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.825     3.119    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y29          FDRE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419     3.538 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.451     3.989    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.299     4.288 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.373     5.660    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y21          FDCE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.647    12.826    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y21          FDCE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230    13.056    
                         clock uncertainty           -0.154    12.902    
    SLICE_X1Y21          FDCE (Recov_fdce_C_CLR)     -0.405    12.497    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.718ns (28.253%)  route 1.823ns (71.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.825     3.119    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y29          FDRE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419     3.538 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.451     3.989    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.299     4.288 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.373     5.660    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y21          FDCE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.647    12.826    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y21          FDCE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230    13.056    
                         clock uncertainty           -0.154    12.902    
    SLICE_X1Y21          FDCE (Recov_fdce_C_CLR)     -0.405    12.497    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.718ns (28.253%)  route 1.823ns (71.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.825     3.119    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y29          FDRE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419     3.538 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.451     3.989    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.299     4.288 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.373     5.660    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y21          FDCE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.647    12.826    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y21          FDCE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.230    13.056    
                         clock uncertainty           -0.154    12.902    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.361    12.541    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.541    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.718ns (28.253%)  route 1.823ns (71.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.825     3.119    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y29          FDRE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419     3.538 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.451     3.989    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.299     4.288 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.373     5.660    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y21          FDPE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.647    12.826    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y21          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.230    13.056    
                         clock uncertainty           -0.154    12.902    
    SLICE_X0Y21          FDPE (Recov_fdpe_C_PRE)     -0.361    12.541    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.541    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.580ns (24.582%)  route 1.779ns (75.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.835     3.129    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y38          FDRE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     3.585 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.666     4.251    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y38          LUT3 (Prop_lut3_I0_O)        0.124     4.375 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.113     5.488    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y40          FDCE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.657    12.837    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y40          FDCE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.269    13.105    
                         clock uncertainty           -0.154    12.951    
    SLICE_X2Y40          FDCE (Recov_fdce_C_CLR)     -0.361    12.590    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.580ns (24.582%)  route 1.779ns (75.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.835     3.129    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y38          FDRE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     3.585 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.666     4.251    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y38          LUT3 (Prop_lut3_I0_O)        0.124     4.375 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.113     5.488    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y40          FDPE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.657    12.837    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y40          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.269    13.105    
                         clock uncertainty           -0.154    12.951    
    SLICE_X2Y40          FDPE (Recov_fdpe_C_PRE)     -0.361    12.590    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.143ns  (required time - arrival time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.580ns (24.582%)  route 1.779ns (75.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.835     3.129    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y38          FDRE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     3.585 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.666     4.251    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y38          LUT3 (Prop_lut3_I0_O)        0.124     4.375 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.113     5.488    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y40          FDCE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.657    12.837    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y40          FDCE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.269    13.105    
                         clock uncertainty           -0.154    12.951    
    SLICE_X2Y40          FDCE (Recov_fdce_C_CLR)     -0.319    12.632    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  7.143    

Slack (MET) :             7.143ns  (required time - arrival time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.580ns (24.582%)  route 1.779ns (75.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.835     3.129    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y38          FDRE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     3.585 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.666     4.251    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y38          LUT3 (Prop_lut3_I0_O)        0.124     4.375 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.113     5.488    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y40          FDCE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.657    12.837    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y40          FDCE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.269    13.105    
                         clock uncertainty           -0.154    12.951    
    SLICE_X2Y40          FDCE (Recov_fdce_C_CLR)     -0.319    12.632    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  7.143    

Slack (MET) :             7.255ns  (required time - arrival time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.718ns (33.853%)  route 1.403ns (66.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.825     3.119    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y29          FDRE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419     3.538 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.451     3.989    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.299     4.288 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.952     5.240    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y22          FDCE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.645    12.825    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y22          FDCE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    13.054    
                         clock uncertainty           -0.154    12.900    
    SLICE_X1Y22          FDCE (Recov_fdce_C_CLR)     -0.405    12.495    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                  7.255    

Slack (MET) :             7.255ns  (required time - arrival time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.718ns (33.853%)  route 1.403ns (66.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.825     3.119    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y29          FDRE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419     3.538 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.451     3.989    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.299     4.288 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.952     5.240    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y22          FDCE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.645    12.825    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y22          FDCE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.230    13.054    
                         clock uncertainty           -0.154    12.900    
    SLICE_X1Y22          FDCE (Recov_fdce_C_CLR)     -0.405    12.495    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                  7.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.227ns (46.033%)  route 0.266ns (53.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.624     0.960    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y40          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.123     1.211    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y38          LUT3 (Prop_lut3_I2_O)        0.099     1.310 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.453    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y38          FDCE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.893     1.259    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y38          FDCE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y38          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.227ns (46.033%)  route 0.266ns (53.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.624     0.960    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y40          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.123     1.211    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y38          LUT3 (Prop_lut3_I2_O)        0.099     1.310 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.453    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y38          FDPE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.893     1.259    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y38          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y38          FDPE (Remov_fdpe_C_PRE)     -0.071     0.904    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.227ns (46.033%)  route 0.266ns (53.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.624     0.960    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y40          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.123     1.211    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y38          LUT3 (Prop_lut3_I2_O)        0.099     1.310 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.453    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y38          FDPE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.893     1.259    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y38          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y38          FDPE (Remov_fdpe_C_PRE)     -0.071     0.904    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.916%)  route 0.318ns (63.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.622     0.958    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.182     1.281    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.326 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.135     1.461    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y37          FDCE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.891     1.257    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y37          FDCE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.973    
    SLICE_X2Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.916%)  route 0.318ns (63.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.622     0.958    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.182     1.281    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.326 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.135     1.461    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y37          FDCE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.891     1.257    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y37          FDCE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.973    
    SLICE_X2Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.916%)  route 0.318ns (63.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.622     0.958    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.182     1.281    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.326 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.135     1.461    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y37          FDCE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.891     1.257    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y37          FDCE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.284     0.973    
    SLICE_X2Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.916%)  route 0.318ns (63.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.622     0.958    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.182     1.281    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.326 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.135     1.461    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y37          FDCE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.891     1.257    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y37          FDCE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.284     0.973    
    SLICE_X2Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.916%)  route 0.318ns (63.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.622     0.958    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.182     1.281    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.326 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.135     1.461    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y37          FDCE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.891     1.257    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y37          FDCE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.284     0.973    
    SLICE_X2Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.916%)  route 0.318ns (63.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.622     0.958    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.182     1.281    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.326 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.135     1.461    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y37          FDCE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.891     1.257    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y37          FDCE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.284     0.973    
    SLICE_X2Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.916%)  route 0.318ns (63.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.622     0.958    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.182     1.281    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.326 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.135     1.461    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y37          FDCE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.891     1.257    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y37          FDCE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.284     0.973    
    SLICE_X2Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.556    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filtering_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            filtering_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.787ns  (logic 0.124ns (3.274%)  route 3.663ns (96.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  filtering_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.663     3.663    filtering_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X52Y148        LUT1 (Prop_lut1_I0_O)        0.124     3.787 r  filtering_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.787    filtering_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X52Y148        FDRE                                         r  filtering_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.641     2.820    filtering_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X52Y148        FDRE                                         r  filtering_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filtering_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            filtering_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.045ns (2.856%)  route 1.530ns (97.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  filtering_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.530     1.530    filtering_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X52Y148        LUT1 (Prop_lut1_I0_O)        0.045     1.575 r  filtering_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.575    filtering_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X52Y148        FDRE                                         r  filtering_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.907     1.273    filtering_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X52Y148        FDRE                                         r  filtering_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.806ns  (logic 0.575ns (6.529%)  route 8.231ns (93.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.908     3.202    filtering_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=389, routed)         7.011    10.669    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X5Y36          LUT1 (Prop_lut1_I0_O)        0.119    10.788 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=240, routed)         1.220    12.008    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y40          FDPE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.657     2.836    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y40          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.806ns  (logic 0.575ns (6.529%)  route 8.231ns (93.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.908     3.202    filtering_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=389, routed)         7.011    10.669    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X5Y36          LUT1 (Prop_lut1_I0_O)        0.119    10.788 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=240, routed)         1.220    12.008    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y40          FDPE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.657     2.836    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y40          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.764ns  (logic 0.575ns (6.561%)  route 8.189ns (93.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.908     3.202    filtering_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=389, routed)         7.011    10.669    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X5Y36          LUT1 (Prop_lut1_I0_O)        0.119    10.788 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=240, routed)         1.177    11.966    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y29          FDPE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.647     2.826    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y29          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.764ns  (logic 0.575ns (6.561%)  route 8.189ns (93.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.908     3.202    filtering_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=389, routed)         7.011    10.669    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X5Y36          LUT1 (Prop_lut1_I0_O)        0.119    10.788 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=240, routed)         1.177    11.966    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y29          FDPE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.647     2.826    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y29          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.465ns  (logic 0.575ns (6.792%)  route 7.890ns (93.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.908     3.202    filtering_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=389, routed)         7.011    10.669    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X5Y36          LUT1 (Prop_lut1_I0_O)        0.119    10.788 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=240, routed)         0.879    11.667    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y36          FDPE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.654     2.833    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y36          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.465ns  (logic 0.575ns (6.792%)  route 7.890ns (93.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.908     3.202    filtering_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=389, routed)         7.011    10.669    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X5Y36          LUT1 (Prop_lut1_I0_O)        0.119    10.788 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=240, routed)         0.879    11.667    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y36          FDPE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.654     2.833    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y36          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.687ns  (logic 0.190ns (5.153%)  route 3.497ns (94.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.662     0.998    filtering_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=389, routed)         3.063     4.202    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X5Y36          LUT1 (Prop_lut1_I0_O)        0.049     4.251 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=240, routed)         0.434     4.685    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y36          FDPE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.890     1.256    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y36          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.687ns  (logic 0.190ns (5.153%)  route 3.497ns (94.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.662     0.998    filtering_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=389, routed)         3.063     4.202    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X5Y36          LUT1 (Prop_lut1_I0_O)        0.049     4.251 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=240, routed)         0.434     4.685    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y36          FDPE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.890     1.256    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y36          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.823ns  (logic 0.190ns (4.970%)  route 3.633ns (95.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.662     0.998    filtering_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=389, routed)         3.063     4.202    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X5Y36          LUT1 (Prop_lut1_I0_O)        0.049     4.251 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=240, routed)         0.569     4.821    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y29          FDPE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.883     1.249    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y29          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.823ns  (logic 0.190ns (4.970%)  route 3.633ns (95.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.662     0.998    filtering_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=389, routed)         3.063     4.202    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X5Y36          LUT1 (Prop_lut1_I0_O)        0.049     4.251 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=240, routed)         0.569     4.821    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y29          FDPE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.883     1.249    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y29          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.832ns  (logic 0.190ns (4.958%)  route 3.642ns (95.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.662     0.998    filtering_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=389, routed)         3.063     4.202    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X5Y36          LUT1 (Prop_lut1_I0_O)        0.049     4.251 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=240, routed)         0.579     4.830    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y40          FDPE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.894     1.260    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y40          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.832ns  (logic 0.190ns (4.958%)  route 3.642ns (95.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.662     0.998    filtering_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  filtering_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=389, routed)         3.063     4.202    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X5Y36          LUT1 (Prop_lut1_I0_O)        0.049     4.251 f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=240, routed)         0.579     4.830    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y40          FDPE                                         f  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       0.894     1.260    filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y40          FDPE                                         r  filtering_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[0]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.711     2.890    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[10]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.711     2.890    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[11]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.711     2.890    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[12]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.711     2.890    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[13]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.711     2.890    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[14]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.711     2.890    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[15]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.711     2.890    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[16]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.711     2.890    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[17]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.711     2.890    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[18]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.711     2.890    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[0]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.889     3.183    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[10]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.889     3.183    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[11]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.889     3.183    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[12]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.889     3.183    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[13]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.889     3.183    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[14]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.889     3.183    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[15]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.889     3.183    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[16]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.889     3.183    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[17]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.889     3.183    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                            (internal pin)
  Destination:            filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1                      0.000     0.000 r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[18]
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  filtering_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    filtering_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  filtering_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32303, routed)       1.889     3.183    filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y3           DSP48E1                                      r  filtering_i/LinearImageFilter/inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK





