Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Mar 31 14:23:02 2021
| Host         : T480 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              41 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              27 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | uart_tx_inst/txd_reg_i_1_n_0         |                                         |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | uart_tx_inst/bit_cnt[3]_i_1_n_0      |                                         |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG |                                      |                                         |                3 |              7 |         2.33 |
|  CLK_IBUF_BUFG | uart_rx_inst/data_reg_0              | uart_rx_inst/data_reg[7]_i_1__0_n_0     |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | uart_rx_inst/m_axis_tvalid_reg       |                                         |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | uart_tx_inst/data_reg[8]_i_1_n_0     |                                         |                3 |              9 |         3.00 |
|  CLK_IBUF_BUFG | uart_rx_inst/prescale_reg[0]_i_2_n_0 | uart_rx_inst/prescale_reg[0]_i_1__0_n_0 |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG | uart_tx_inst/prescale_reg[0]_i_1_n_0 |                                         |                5 |             19 |         3.80 |
+----------------+--------------------------------------+-----------------------------------------+------------------+----------------+--------------+


