#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Sep 17 13:28:18 2018
# Process ID: 56901
# Current directory: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery
# Command line: vivado
# Log file: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/vivado.log
# Journal file: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/vivado.jou
#-----------------------------------------------------------
start_gui
create_project seg7 /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/uio/kant/ifi-project06/robin/programs/Vivado/2016.4/data/ip'.
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 6140.258 ; gain = 8.000 ; free physical = 82404 ; free virtual = 117446
add_files -norecurse {/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7model_beh.vhd /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_pck.vhd /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_rtl.vhd /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7model_ent.vhd /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_bdy.vhd /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_ent.vhd /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/decoder.vhd /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/timer.vhd}
launch_runs synth_1 -jobs 32
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/decoder.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_ent.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_ent.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_rtl.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7model_beh.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7model_beh.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7model_ent.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7model_ent.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_bdy.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_bdy.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_pck.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_pck.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/timer.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/timer.vhd:1]
[Mon Sep 17 13:35:27 2018] Launched synth_1...
Run output will be captured here: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7/seg7.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:59 ; elapsed = 00:00:21 . Memory (MB): peak = 6656.883 ; gain = 321.426 ; free physical = 81869 ; free virtual = 116965
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: seg7ctrl
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:17 ; elapsed = 00:11:13 . Memory (MB): peak = 6970.586 ; gain = 5937.852 ; free physical = 81461 ; free virtual = 116586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'seg7ctrl' [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_rtl.vhd:5]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'TIMER' declared at '/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/timer.vhd:6' bound to instance 'counter' of component 'timer' [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_rtl.vhd:35]
INFO: [Synth 8-638] synthesizing module 'TIMER' [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/timer.vhd:16]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TIMER' (1#1) [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/timer.vhd:16]
INFO: [Synth 8-3491] module 'DECODER' declared at '/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/decoder.vhd:5' bound to instance 'dec2to4' of component 'decoder' [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_rtl.vhd:42]
INFO: [Synth 8-638] synthesizing module 'DECODER' [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/decoder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'DECODER' (2#1) [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/decoder.vhd:15]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_bdy.vhd:63]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_bdy.vhd:63]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_bdy.vhd:63]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_bdy.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'seg7ctrl' (3#1) [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_rtl.vhd:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:18 ; elapsed = 00:11:14 . Memory (MB): peak = 6979.859 ; gain = 5947.125 ; free physical = 81430 ; free virtual = 116555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:18 ; elapsed = 00:11:14 . Memory (MB): peak = 6979.859 ; gain = 5947.125 ; free physical = 81430 ; free virtual = 116555
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:07:19 ; elapsed = 00:11:22 . Memory (MB): peak = 7160.945 ; gain = 6128.211 ; free physical = 81329 ; free virtual = 116454
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:19 . Memory (MB): peak = 7160.945 ; gain = 190.359 ; free physical = 81329 ; free virtual = 116454
current_design synth_1
add_files -norecurse {/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_str.vhd /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/regctrl_ent.vhd /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_ent.vhd /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/regctrl_rtl.vhd}
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:12:18 ; elapsed = 01:39:57 . Memory (MB): peak = 7190.891 ; gain = 6158.156 ; free physical = 82059 ; free virtual = 117181
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module '\reg ' [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_str.vhd:4]
INFO: [Synth 8-3491] module 'seg7ctrl' declared at '/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_ent.vhd:4' bound to instance 'seg' of component 'seg7ctrl' [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_str.vhd:40]
INFO: [Synth 8-638] synthesizing module 'seg7ctrl' [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_rtl.vhd:5]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'TIMER' declared at '/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/timer.vhd:6' bound to instance 'counter' of component 'timer' [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_rtl.vhd:35]
INFO: [Synth 8-638] synthesizing module 'TIMER' [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/timer.vhd:16]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TIMER' (1#1) [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/timer.vhd:16]
INFO: [Synth 8-3491] module 'DECODER' declared at '/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/decoder.vhd:5' bound to instance 'dec2to4' of component 'decoder' [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_rtl.vhd:42]
INFO: [Synth 8-638] synthesizing module 'DECODER' [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/decoder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'DECODER' (2#1) [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/decoder.vhd:15]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_bdy.vhd:63]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_bdy.vhd:63]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_bdy.vhd:63]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_bdy.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'seg7ctrl' (3#1) [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_rtl.vhd:5]
INFO: [Synth 8-3491] module 'regctrl' declared at '/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/regctrl_ent.vhd:4' bound to instance 'reg' of component 'regctrl' [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_str.vhd:51]
INFO: [Synth 8-638] synthesizing module 'regctrl' [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/regctrl_rtl.vhd:4]
INFO: [Synth 8-256] done synthesizing module 'regctrl' (4#1) [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/regctrl_rtl.vhd:4]
INFO: [Synth 8-256] done synthesizing module '\reg ' (5#1) [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_str.vhd:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:12:20 ; elapsed = 01:39:59 . Memory (MB): peak = 7190.891 ; gain = 6158.156 ; free physical = 82027 ; free virtual = 117172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:12:20 ; elapsed = 01:39:59 . Memory (MB): peak = 7190.891 ; gain = 6158.156 ; free physical = 82031 ; free virtual = 117176
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:18 . Memory (MB): peak = 7234.496 ; gain = 43.605 ; free physical = 82010 ; free virtual = 117156
set_property IOSTANDARD LVCMOS33 [get_ports [list {a_n[3]} {a_n[2]} {a_n[1]} {a_n[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {abcdefgdec_n[7]} {abcdefgdec_n[6]} {abcdefgdec_n[5]} {abcdefgdec_n[4]} {abcdefgdec_n[3]} {abcdefgdec_n[2]} {abcdefgdec_n[1]} {abcdefgdec_n[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {di[3]} {di[2]} {di[1]} {di[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sel[1]} {sel[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list load]]
set_property IOSTANDARD LVCMOS33 [get_ports [list mclk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property package_pin "" [get_ports [list  {abcdefgdec_n[1]}]]
set_property package_pin "" [get_ports [list  {abcdefgdec_n[0]}]]
set_property package_pin "" [get_ports [list  {abcdefgdec_n[0]}]]
set_property target_language VHDL [current_project]
set_property package_pin "" [get_ports [list  {abcdefgdec_n[0]}]]
set_property package_pin "" [get_ports [list  {abcdefgdec_n[0]}]]
set_property package_pin "" [get_ports [list  {abcdefgdec_n[1]}]]
set_property package_pin "" [get_ports [list  load]]
place_ports {abcdefgdec_n[0]} W8
place_ports {abcdefgdec_n[7]} V12
place_ports {abcdefgdec_n[6]} W12
place_ports {abcdefgdec_n[5]} W10
place_ports {abcdefgdec_n[4]} W11
place_ports {abcdefgdec_n[3]} V9
place_ports {abcdefgdec_n[2]} V10
place_ports {abcdefgdec_n[1]} V8
place_ports {a_n[0]} AA8
place_ports {a_n[1]} AB9
place_ports {a_n[2]} AB10
place_ports {a_n[3]} AB11
set_property package_pin "" [get_ports [list  mclk]]
place_ports load N15
place_ports reset R18
place_ports {sel[1]} M15
place_ports {sel[0]} H17
place_ports {di[0]} F22
place_ports {di[1]} G22
place_ports {di[2]} H22
place_ports {di[3]} H19
set_property package_pin "" [get_ports [list  mclk]]
place_ports mclk Y9
file mkdir /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7/seg7.srcs/constrs_1/new
close [ open /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7/seg7.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7/seg7.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7/seg7.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 32
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_ent.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_ent.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_str.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_str.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/regctrl_ent.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/regctrl_ent.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/regctrl_rtl.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/regctrl_rtl.vhd:1]
[Mon Sep 17 15:30:51 2018] Launched synth_1...
Run output will be captured here: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7/seg7.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7/seg7.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7/seg7.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:07 . Memory (MB): peak = 7245.496 ; gain = 11.000 ; free physical = 82110 ; free virtual = 117286
create_clock -period 10.000 -waveform {0.000 5.000} [get_ports mclk]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 32
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_ent.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_ent.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_str.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_str.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/regctrl_ent.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/regctrl_ent.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/regctrl_rtl.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/regctrl_rtl.vhd:1]
[Mon Sep 17 15:34:55 2018] Launched synth_1...
Run output will be captured here: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7/seg7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 32
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Sep 17 15:36:29 2018] Launched impl_1...
Run output will be captured here: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7/seg7.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Mon Sep 17 15:38:16 2018] Launched impl_1...
Run output will be captured here: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7/seg7.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:kensington:3121
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Labtools 27-2223] Unable to connect to hw_server with URL "TCP:kensington:3121".
Resolution: 1. Check the host name, port number and network connectivity.
2. Check to ensure the hw_server is running on the target.
connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:01:22 . Memory (MB): peak = 7245.496 ; gain = 0.000 ; free physical = 82195 ; free virtual = 117374
INFO: [Common 17-344] 'connect_hw_server' was cancelled
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:kensington.ifi.uio.no:3121
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Labtools 27-2223] Unable to connect to hw_server with URL "TCP:kensington.ifi.uio.no:3121".
Resolution: 1. Check the host name, port number and network connectivity.
2. Check to ensure the hw_server is running on the target.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 7245.496 ; gain = 0.000 ; free physical = 82194 ; free virtual = 117375
INFO: [Common 17-344] 'connect_hw_server' was cancelled
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:28:34
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 17 15:43:03 2018...
