#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f963f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f88bd0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1f54a00 .functor NOT 1, L_0x1fd29a0, C4<0>, C4<0>, C4<0>;
L_0x1fd2820 .functor XOR 8, L_0x1fd23c0, L_0x1fd2780, C4<00000000>, C4<00000000>;
L_0x1fd2930 .functor XOR 8, L_0x1fd2820, L_0x1fd2890, C4<00000000>, C4<00000000>;
v0x1fcc220_0 .net "B3_next_dut", 0 0, L_0x1fd0d40;  1 drivers
v0x1fcc2e0_0 .net "B3_next_ref", 0 0, L_0x1fcd8b0;  1 drivers
v0x1fcc380_0 .net "Count_next_dut", 0 0, L_0x1fd0e80;  1 drivers
v0x1fcc420_0 .net "Count_next_ref", 0 0, L_0x1fceae0;  1 drivers
v0x1fcc4c0_0 .net "S1_next_dut", 0 0, L_0x1fd0b50;  1 drivers
v0x1fcc5b0_0 .net "S1_next_ref", 0 0, L_0x1fce660;  1 drivers
v0x1fcc680_0 .net "S_next_dut", 0 0, L_0x1fd0330;  1 drivers
v0x1fcc750_0 .net "S_next_ref", 0 0, L_0x1fce410;  1 drivers
v0x1fcc820_0 .net "Wait_next_dut", 0 0, L_0x1fd13a0;  1 drivers
v0x1fcc8f0_0 .net "Wait_next_ref", 0 0, L_0x1fcf070;  1 drivers
v0x1fcc9c0_0 .net *"_ivl_10", 7 0, L_0x1fd2890;  1 drivers
v0x1fcca60_0 .net *"_ivl_12", 7 0, L_0x1fd2930;  1 drivers
v0x1fccb00_0 .net *"_ivl_2", 7 0, L_0x1fd22d0;  1 drivers
v0x1fccba0_0 .net *"_ivl_4", 7 0, L_0x1fd23c0;  1 drivers
v0x1fccc40_0 .net *"_ivl_6", 7 0, L_0x1fd2780;  1 drivers
v0x1fccce0_0 .net *"_ivl_8", 7 0, L_0x1fd2820;  1 drivers
v0x1fccda0_0 .net "ack", 0 0, v0x1fc8590_0;  1 drivers
v0x1fcce40_0 .var "clk", 0 0;
v0x1fccf10_0 .net "counting_dut", 0 0, L_0x1fd1670;  1 drivers
v0x1fccfe0_0 .net "counting_ref", 0 0, L_0x1fcf360;  1 drivers
v0x1fcd0b0_0 .net "d", 0 0, v0x1fc86f0_0;  1 drivers
v0x1fcd150_0 .net "done_counting", 0 0, v0x1fc8790_0;  1 drivers
v0x1fcd1f0_0 .net "done_dut", 0 0, L_0x1fd11f0;  1 drivers
v0x1fcd2c0_0 .net "done_ref", 0 0, L_0x1fcf270;  1 drivers
v0x1fcd390_0 .net "shift_ena_dut", 0 0, L_0x1fd2170;  1 drivers
v0x1fcd460_0 .net "shift_ena_ref", 0 0, L_0x1fcf770;  1 drivers
v0x1fcd530_0 .net "state", 9 0, v0x1fc89f0_0;  1 drivers
v0x1fcd5d0_0 .var/2u "stats1", 607 0;
v0x1fcd670_0 .var/2u "strobe", 0 0;
v0x1fcd710_0 .net "tb_match", 0 0, L_0x1fd29a0;  1 drivers
v0x1fcd7e0_0 .net "tb_mismatch", 0 0, L_0x1f54a00;  1 drivers
LS_0x1fd22d0_0_0 .concat [ 1 1 1 1], L_0x1fcf770, L_0x1fcf360, L_0x1fcf270, L_0x1fcf070;
LS_0x1fd22d0_0_4 .concat [ 1 1 1 1], L_0x1fceae0, L_0x1fce660, L_0x1fce410, L_0x1fcd8b0;
L_0x1fd22d0 .concat [ 4 4 0 0], LS_0x1fd22d0_0_0, LS_0x1fd22d0_0_4;
LS_0x1fd23c0_0_0 .concat [ 1 1 1 1], L_0x1fcf770, L_0x1fcf360, L_0x1fcf270, L_0x1fcf070;
LS_0x1fd23c0_0_4 .concat [ 1 1 1 1], L_0x1fceae0, L_0x1fce660, L_0x1fce410, L_0x1fcd8b0;
L_0x1fd23c0 .concat [ 4 4 0 0], LS_0x1fd23c0_0_0, LS_0x1fd23c0_0_4;
LS_0x1fd2780_0_0 .concat [ 1 1 1 1], L_0x1fd2170, L_0x1fd1670, L_0x1fd11f0, L_0x1fd13a0;
LS_0x1fd2780_0_4 .concat [ 1 1 1 1], L_0x1fd0e80, L_0x1fd0b50, L_0x1fd0330, L_0x1fd0d40;
L_0x1fd2780 .concat [ 4 4 0 0], LS_0x1fd2780_0_0, LS_0x1fd2780_0_4;
LS_0x1fd2890_0_0 .concat [ 1 1 1 1], L_0x1fcf770, L_0x1fcf360, L_0x1fcf270, L_0x1fcf070;
LS_0x1fd2890_0_4 .concat [ 1 1 1 1], L_0x1fceae0, L_0x1fce660, L_0x1fce410, L_0x1fcd8b0;
L_0x1fd2890 .concat [ 4 4 0 0], LS_0x1fd2890_0_0, LS_0x1fd2890_0_4;
L_0x1fd29a0 .cmp/eeq 8, L_0x1fd22d0, L_0x1fd2930;
S_0x1f93b10 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1f88bd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1f65850 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1f65890 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1f658d0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1f65910 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1f65950 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1f65990 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1f659d0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1f65a10 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1f65a50 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1f65a90 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1f6c800 .functor NOT 1, v0x1fc86f0_0, C4<0>, C4<0>, C4<0>;
L_0x1f61e80 .functor AND 1, L_0x1fcd9a0, L_0x1f6c800, C4<1>, C4<1>;
L_0x1f979d0 .functor NOT 1, v0x1fc86f0_0, C4<0>, C4<0>, C4<0>;
L_0x1f97a40 .functor AND 1, L_0x1fcdb00, L_0x1f979d0, C4<1>, C4<1>;
L_0x1fcdca0 .functor OR 1, L_0x1f61e80, L_0x1f97a40, C4<0>, C4<0>;
L_0x1fcde80 .functor NOT 1, v0x1fc86f0_0, C4<0>, C4<0>, C4<0>;
L_0x1fcdf30 .functor AND 1, L_0x1fcddb0, L_0x1fcde80, C4<1>, C4<1>;
L_0x1fce040 .functor OR 1, L_0x1fcdca0, L_0x1fcdf30, C4<0>, C4<0>;
L_0x1fce350 .functor AND 1, L_0x1fce1a0, v0x1fc8590_0, C4<1>, C4<1>;
L_0x1fce410 .functor OR 1, L_0x1fce040, L_0x1fce350, C4<0>, C4<0>;
L_0x1fce660 .functor AND 1, L_0x1fce580, v0x1fc86f0_0, C4<1>, C4<1>;
L_0x1fce8b0 .functor NOT 1, v0x1fc8790_0, C4<0>, C4<0>, C4<0>;
L_0x1fcea20 .functor AND 1, L_0x1fce7c0, L_0x1fce8b0, C4<1>, C4<1>;
L_0x1fceae0 .functor OR 1, L_0x1fce720, L_0x1fcea20, C4<0>, C4<0>;
L_0x1fce9b0 .functor AND 1, L_0x1fcecc0, v0x1fc8790_0, C4<1>, C4<1>;
L_0x1fceeb0 .functor NOT 1, v0x1fc8590_0, C4<0>, C4<0>, C4<0>;
L_0x1fcefb0 .functor AND 1, L_0x1fcedb0, L_0x1fceeb0, C4<1>, C4<1>;
L_0x1fcf070 .functor OR 1, L_0x1fce9b0, L_0x1fcefb0, C4<0>, C4<0>;
v0x1f97b40_0 .net "B3_next", 0 0, L_0x1fcd8b0;  alias, 1 drivers
v0x1f532c0_0 .net "Count_next", 0 0, L_0x1fceae0;  alias, 1 drivers
v0x1f533c0_0 .net "S1_next", 0 0, L_0x1fce660;  alias, 1 drivers
v0x1f54b50_0 .net "S_next", 0 0, L_0x1fce410;  alias, 1 drivers
v0x1f54bf0_0 .net "Wait_next", 0 0, L_0x1fcf070;  alias, 1 drivers
v0x1f54ee0_0 .net *"_ivl_10", 0 0, L_0x1f979d0;  1 drivers
v0x1f97be0_0 .net *"_ivl_12", 0 0, L_0x1f97a40;  1 drivers
v0x1fc6770_0 .net *"_ivl_14", 0 0, L_0x1fcdca0;  1 drivers
v0x1fc6850_0 .net *"_ivl_17", 0 0, L_0x1fcddb0;  1 drivers
v0x1fc6930_0 .net *"_ivl_18", 0 0, L_0x1fcde80;  1 drivers
v0x1fc6a10_0 .net *"_ivl_20", 0 0, L_0x1fcdf30;  1 drivers
v0x1fc6af0_0 .net *"_ivl_22", 0 0, L_0x1fce040;  1 drivers
v0x1fc6bd0_0 .net *"_ivl_25", 0 0, L_0x1fce1a0;  1 drivers
v0x1fc6cb0_0 .net *"_ivl_26", 0 0, L_0x1fce350;  1 drivers
v0x1fc6d90_0 .net *"_ivl_3", 0 0, L_0x1fcd9a0;  1 drivers
v0x1fc6e70_0 .net *"_ivl_31", 0 0, L_0x1fce580;  1 drivers
v0x1fc6f50_0 .net *"_ivl_35", 0 0, L_0x1fce720;  1 drivers
v0x1fc7030_0 .net *"_ivl_37", 0 0, L_0x1fce7c0;  1 drivers
v0x1fc7110_0 .net *"_ivl_38", 0 0, L_0x1fce8b0;  1 drivers
v0x1fc71f0_0 .net *"_ivl_4", 0 0, L_0x1f6c800;  1 drivers
v0x1fc72d0_0 .net *"_ivl_40", 0 0, L_0x1fcea20;  1 drivers
v0x1fc73b0_0 .net *"_ivl_45", 0 0, L_0x1fcecc0;  1 drivers
v0x1fc7490_0 .net *"_ivl_46", 0 0, L_0x1fce9b0;  1 drivers
v0x1fc7570_0 .net *"_ivl_49", 0 0, L_0x1fcedb0;  1 drivers
v0x1fc7650_0 .net *"_ivl_50", 0 0, L_0x1fceeb0;  1 drivers
v0x1fc7730_0 .net *"_ivl_52", 0 0, L_0x1fcefb0;  1 drivers
v0x1fc7810_0 .net *"_ivl_6", 0 0, L_0x1f61e80;  1 drivers
v0x1fc78f0_0 .net *"_ivl_61", 3 0, L_0x1fcf4c0;  1 drivers
v0x1fc79d0_0 .net *"_ivl_9", 0 0, L_0x1fcdb00;  1 drivers
v0x1fc7ab0_0 .net "ack", 0 0, v0x1fc8590_0;  alias, 1 drivers
v0x1fc7b70_0 .net "counting", 0 0, L_0x1fcf360;  alias, 1 drivers
v0x1fc7c30_0 .net "d", 0 0, v0x1fc86f0_0;  alias, 1 drivers
v0x1fc7cf0_0 .net "done", 0 0, L_0x1fcf270;  alias, 1 drivers
v0x1fc7fc0_0 .net "done_counting", 0 0, v0x1fc8790_0;  alias, 1 drivers
v0x1fc8080_0 .net "shift_ena", 0 0, L_0x1fcf770;  alias, 1 drivers
v0x1fc8140_0 .net "state", 9 0, v0x1fc89f0_0;  alias, 1 drivers
L_0x1fcd8b0 .part v0x1fc89f0_0, 6, 1;
L_0x1fcd9a0 .part v0x1fc89f0_0, 0, 1;
L_0x1fcdb00 .part v0x1fc89f0_0, 1, 1;
L_0x1fcddb0 .part v0x1fc89f0_0, 3, 1;
L_0x1fce1a0 .part v0x1fc89f0_0, 9, 1;
L_0x1fce580 .part v0x1fc89f0_0, 0, 1;
L_0x1fce720 .part v0x1fc89f0_0, 7, 1;
L_0x1fce7c0 .part v0x1fc89f0_0, 8, 1;
L_0x1fcecc0 .part v0x1fc89f0_0, 8, 1;
L_0x1fcedb0 .part v0x1fc89f0_0, 9, 1;
L_0x1fcf270 .part v0x1fc89f0_0, 9, 1;
L_0x1fcf360 .part v0x1fc89f0_0, 8, 1;
L_0x1fcf4c0 .part v0x1fc89f0_0, 4, 4;
L_0x1fcf770 .reduce/or L_0x1fcf4c0;
S_0x1fc83a0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1f88bd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1fc8590_0 .var "ack", 0 0;
v0x1fc8650_0 .net "clk", 0 0, v0x1fcce40_0;  1 drivers
v0x1fc86f0_0 .var "d", 0 0;
v0x1fc8790_0 .var "done_counting", 0 0;
v0x1fc8860_0 .var/2u "fail_onehot", 0 0;
v0x1fc8950_0 .var/2u "failed", 0 0;
v0x1fc89f0_0 .var "state", 9 0;
v0x1fc8a90_0 .net "tb_match", 0 0, L_0x1fd29a0;  alias, 1 drivers
E_0x1f61e40 .event posedge, v0x1fc8650_0;
E_0x1f60ab0/0 .event negedge, v0x1fc8650_0;
E_0x1f60ab0/1 .event posedge, v0x1fc8650_0;
E_0x1f60ab0 .event/or E_0x1f60ab0/0, E_0x1f60ab0/1;
S_0x1fc8bf0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1f88bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1fc8e00 .param/l "B0" 1 4 21, C4<0000010000>;
P_0x1fc8e40 .param/l "B1" 1 4 22, C4<0000100000>;
P_0x1fc8e80 .param/l "B2" 1 4 23, C4<0001000000>;
P_0x1fc8ec0 .param/l "B3" 1 4 24, C4<0010000000>;
P_0x1fc8f00 .param/l "Count" 1 4 25, C4<0100000000>;
P_0x1fc8f40 .param/l "S" 1 4 17, C4<0000000001>;
P_0x1fc8f80 .param/l "S1" 1 4 18, C4<0000000010>;
P_0x1fc8fc0 .param/l "S11" 1 4 19, C4<0000000100>;
P_0x1fc9000 .param/l "S110" 1 4 20, C4<0000001000>;
P_0x1fc9040 .param/l "Wait" 1 4 26, C4<1000000000>;
L_0x1fcf450 .functor NOT 1, v0x1fc86f0_0, C4<0>, C4<0>, C4<0>;
L_0x1fcf9d0 .functor AND 1, L_0x1fcf930, L_0x1fcf450, C4<1>, C4<1>;
L_0x1fcfb80 .functor NOT 1, v0x1fc86f0_0, C4<0>, C4<0>, C4<0>;
L_0x1fcfbf0 .functor AND 1, L_0x1fcfae0, L_0x1fcfb80, C4<1>, C4<1>;
L_0x1fcfd00 .functor OR 1, L_0x1fcf9d0, L_0x1fcfbf0, C4<0>, C4<0>;
L_0x1fcfeb0 .functor NOT 1, v0x1fc86f0_0, C4<0>, C4<0>, C4<0>;
L_0x1fcff60 .functor AND 1, L_0x1fcfe10, L_0x1fcfeb0, C4<1>, C4<1>;
L_0x1fd0070 .functor OR 1, L_0x1fcfd00, L_0x1fcff60, C4<0>, C4<0>;
L_0x1fd0270 .functor AND 1, L_0x1fd01d0, v0x1fc8590_0, C4<1>, C4<1>;
L_0x1fd0330 .functor OR 1, L_0x1fd0070, L_0x1fd0270, C4<0>, C4<0>;
L_0x1fd0590 .functor AND 1, L_0x1fd04f0, v0x1fc86f0_0, C4<1>, C4<1>;
L_0x1fd06e0 .functor AND 1, L_0x1fd0600, v0x1fc86f0_0, C4<1>, C4<1>;
L_0x1fd0810 .functor OR 1, L_0x1fd0590, L_0x1fd06e0, C4<0>, C4<0>;
L_0x1fd09c0 .functor NOT 1, v0x1fc86f0_0, C4<0>, C4<0>, C4<0>;
L_0x1fd07a0 .functor AND 1, L_0x1fd0920, L_0x1fd09c0, C4<1>, C4<1>;
L_0x1fd0b50 .functor OR 1, L_0x1fd0810, L_0x1fd07a0, C4<0>, C4<0>;
L_0x1fd1070 .functor AND 1, L_0x1fd0f70, v0x1fc8790_0, C4<1>, C4<1>;
L_0x1fd1180 .functor NOT 1, v0x1fc8590_0, C4<0>, C4<0>, C4<0>;
L_0x1fd1290 .functor AND 1, L_0x1fd10e0, L_0x1fd1180, C4<1>, C4<1>;
L_0x1fd13a0 .functor OR 1, L_0x1fd1070, L_0x1fd1290, C4<0>, C4<0>;
L_0x1fd1600 .functor OR 1, L_0x1fd1760, L_0x1fd1880, C4<0>, C4<0>;
L_0x1fd1f00 .functor OR 1, L_0x1fd1600, L_0x1fd19c0, C4<0>, C4<0>;
L_0x1fd2170 .functor OR 1, L_0x1fd1f00, L_0x1fd20d0, C4<0>, C4<0>;
v0x1fc9690_0 .net "B3_next", 0 0, L_0x1fd0d40;  alias, 1 drivers
v0x1fc9770_0 .net "Count_next", 0 0, L_0x1fd0e80;  alias, 1 drivers
v0x1fc9830_0 .net "S1_next", 0 0, L_0x1fd0b50;  alias, 1 drivers
v0x1fc98d0_0 .net "S_next", 0 0, L_0x1fd0330;  alias, 1 drivers
v0x1fc9990_0 .net "Wait_next", 0 0, L_0x1fd13a0;  alias, 1 drivers
v0x1fc9aa0_0 .net *"_ivl_1", 0 0, L_0x1fcf930;  1 drivers
v0x1fc9b80_0 .net *"_ivl_10", 0 0, L_0x1fcfbf0;  1 drivers
v0x1fc9c60_0 .net *"_ivl_12", 0 0, L_0x1fcfd00;  1 drivers
v0x1fc9d40_0 .net *"_ivl_15", 0 0, L_0x1fcfe10;  1 drivers
v0x1fc9e20_0 .net *"_ivl_16", 0 0, L_0x1fcfeb0;  1 drivers
v0x1fc9f00_0 .net *"_ivl_18", 0 0, L_0x1fcff60;  1 drivers
v0x1fc9fe0_0 .net *"_ivl_2", 0 0, L_0x1fcf450;  1 drivers
v0x1fca0c0_0 .net *"_ivl_20", 0 0, L_0x1fd0070;  1 drivers
v0x1fca1a0_0 .net *"_ivl_23", 0 0, L_0x1fd01d0;  1 drivers
v0x1fca280_0 .net *"_ivl_24", 0 0, L_0x1fd0270;  1 drivers
v0x1fca360_0 .net *"_ivl_29", 0 0, L_0x1fd04f0;  1 drivers
v0x1fca440_0 .net *"_ivl_30", 0 0, L_0x1fd0590;  1 drivers
v0x1fca520_0 .net *"_ivl_33", 0 0, L_0x1fd0600;  1 drivers
v0x1fca600_0 .net *"_ivl_34", 0 0, L_0x1fd06e0;  1 drivers
v0x1fca6e0_0 .net *"_ivl_36", 0 0, L_0x1fd0810;  1 drivers
v0x1fca7c0_0 .net *"_ivl_39", 0 0, L_0x1fd0920;  1 drivers
v0x1fca8a0_0 .net *"_ivl_4", 0 0, L_0x1fcf9d0;  1 drivers
v0x1fca980_0 .net *"_ivl_40", 0 0, L_0x1fd09c0;  1 drivers
v0x1fcaa60_0 .net *"_ivl_42", 0 0, L_0x1fd07a0;  1 drivers
v0x1fcab40_0 .net *"_ivl_51", 0 0, L_0x1fd0f70;  1 drivers
v0x1fcac20_0 .net *"_ivl_52", 0 0, L_0x1fd1070;  1 drivers
v0x1fcad00_0 .net *"_ivl_55", 0 0, L_0x1fd10e0;  1 drivers
v0x1fcade0_0 .net *"_ivl_56", 0 0, L_0x1fd1180;  1 drivers
v0x1fcaec0_0 .net *"_ivl_58", 0 0, L_0x1fd1290;  1 drivers
v0x1fcafa0_0 .net *"_ivl_67", 0 0, L_0x1fd1760;  1 drivers
v0x1fcb080_0 .net *"_ivl_69", 0 0, L_0x1fd1880;  1 drivers
v0x1fcb160_0 .net *"_ivl_7", 0 0, L_0x1fcfae0;  1 drivers
v0x1fcb240_0 .net *"_ivl_70", 0 0, L_0x1fd1600;  1 drivers
v0x1fcb530_0 .net *"_ivl_73", 0 0, L_0x1fd19c0;  1 drivers
v0x1fcb610_0 .net *"_ivl_74", 0 0, L_0x1fd1f00;  1 drivers
v0x1fcb6f0_0 .net *"_ivl_77", 0 0, L_0x1fd20d0;  1 drivers
v0x1fcb7d0_0 .net *"_ivl_8", 0 0, L_0x1fcfb80;  1 drivers
v0x1fcb8b0_0 .net "ack", 0 0, v0x1fc8590_0;  alias, 1 drivers
v0x1fcb950_0 .net "counting", 0 0, L_0x1fd1670;  alias, 1 drivers
v0x1fcba10_0 .net "d", 0 0, v0x1fc86f0_0;  alias, 1 drivers
v0x1fcbb00_0 .net "done", 0 0, L_0x1fd11f0;  alias, 1 drivers
v0x1fcbbc0_0 .net "done_counting", 0 0, v0x1fc8790_0;  alias, 1 drivers
v0x1fcbcb0_0 .net "shift_ena", 0 0, L_0x1fd2170;  alias, 1 drivers
v0x1fcbd70_0 .net "state", 9 0, v0x1fc89f0_0;  alias, 1 drivers
L_0x1fcf930 .part v0x1fc89f0_0, 0, 1;
L_0x1fcfae0 .part v0x1fc89f0_0, 1, 1;
L_0x1fcfe10 .part v0x1fc89f0_0, 3, 1;
L_0x1fd01d0 .part v0x1fc89f0_0, 9, 1;
L_0x1fd04f0 .part v0x1fc89f0_0, 0, 1;
L_0x1fd0600 .part v0x1fc89f0_0, 1, 1;
L_0x1fd0920 .part v0x1fc89f0_0, 2, 1;
L_0x1fd0d40 .part v0x1fc89f0_0, 6, 1;
L_0x1fd0e80 .part v0x1fc89f0_0, 7, 1;
L_0x1fd0f70 .part v0x1fc89f0_0, 8, 1;
L_0x1fd10e0 .part v0x1fc89f0_0, 9, 1;
L_0x1fd11f0 .part v0x1fc89f0_0, 9, 1;
L_0x1fd1670 .part v0x1fc89f0_0, 8, 1;
L_0x1fd1760 .part v0x1fc89f0_0, 4, 1;
L_0x1fd1880 .part v0x1fc89f0_0, 5, 1;
L_0x1fd19c0 .part v0x1fc89f0_0, 6, 1;
L_0x1fd20d0 .part v0x1fc89f0_0, 7, 1;
S_0x1fcc000 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1f88bd0;
 .timescale -12 -12;
E_0x1f604b0 .event anyedge, v0x1fcd670_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fcd670_0;
    %nor/r;
    %assign/vec4 v0x1fcd670_0, 0;
    %wait E_0x1f604b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fc83a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fc8950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fc8860_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1fc83a0;
T_2 ;
    %wait E_0x1f60ab0;
    %load/vec4 v0x1fc8a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fc8950_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1fc83a0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fc8590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc8790_0, 0;
    %assign/vec4 v0x1fc86f0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1fc89f0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f60ab0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1fc8590_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1fc8790_0, 0, 1;
    %store/vec4 v0x1fc86f0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1fc89f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1f61e40;
    %load/vec4 v0x1fc8950_0;
    %assign/vec4 v0x1fc8860_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f60ab0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1fc8590_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1fc8790_0, 0, 1;
    %store/vec4 v0x1fc86f0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1fc89f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1f61e40;
    %load/vec4 v0x1fc8860_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1fc8950_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f88bd0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fcce40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fcd670_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1f88bd0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fcce40_0;
    %inv;
    %store/vec4 v0x1fcce40_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1f88bd0;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fc8650_0, v0x1fcd7e0_0, v0x1fcd0b0_0, v0x1fcd150_0, v0x1fccda0_0, v0x1fcd530_0, v0x1fcc2e0_0, v0x1fcc220_0, v0x1fcc750_0, v0x1fcc680_0, v0x1fcc5b0_0, v0x1fcc4c0_0, v0x1fcc420_0, v0x1fcc380_0, v0x1fcc8f0_0, v0x1fcc820_0, v0x1fcd2c0_0, v0x1fcd1f0_0, v0x1fccfe0_0, v0x1fccf10_0, v0x1fcd460_0, v0x1fcd390_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1f88bd0;
T_7 ;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1f88bd0;
T_8 ;
    %wait E_0x1f60ab0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fcd5d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
    %load/vec4 v0x1fcd710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fcd5d0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1fcc2e0_0;
    %load/vec4 v0x1fcc2e0_0;
    %load/vec4 v0x1fcc220_0;
    %xor;
    %load/vec4 v0x1fcc2e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1fcc750_0;
    %load/vec4 v0x1fcc750_0;
    %load/vec4 v0x1fcc680_0;
    %xor;
    %load/vec4 v0x1fcc750_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1fcc5b0_0;
    %load/vec4 v0x1fcc5b0_0;
    %load/vec4 v0x1fcc4c0_0;
    %xor;
    %load/vec4 v0x1fcc5b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1fcc420_0;
    %load/vec4 v0x1fcc420_0;
    %load/vec4 v0x1fcc380_0;
    %xor;
    %load/vec4 v0x1fcc420_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1fcc8f0_0;
    %load/vec4 v0x1fcc8f0_0;
    %load/vec4 v0x1fcc820_0;
    %xor;
    %load/vec4 v0x1fcc8f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1fcd2c0_0;
    %load/vec4 v0x1fcd2c0_0;
    %load/vec4 v0x1fcd1f0_0;
    %xor;
    %load/vec4 v0x1fcd2c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1fccfe0_0;
    %load/vec4 v0x1fccfe0_0;
    %load/vec4 v0x1fccf10_0;
    %xor;
    %load/vec4 v0x1fccfe0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1fcd460_0;
    %load/vec4 v0x1fcd460_0;
    %load/vec4 v0x1fcd390_0;
    %xor;
    %load/vec4 v0x1fcd460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1fcd5d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcd5d0_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/review2015_fsmonehot/iter4/response2/top_module.sv";
