# Reading pref.tcl
# do op_amp_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Anuj/ai/Verilog/op_amp/code {D:/Anuj/ai/Verilog/op_amp/code/op_amp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:27 on Oct 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Anuj/ai/Verilog/op_amp/code" D:/Anuj/ai/Verilog/op_amp/code/op_amp.v 
# -- Compiling module op_amp
# 
# Top level modules:
# 	op_amp
# End time: 22:39:27 on Oct 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Anuj/ai/Verilog/op_amp/code {D:/Anuj/ai/Verilog/op_amp/code/diff_amplifier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:27 on Oct 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Anuj/ai/Verilog/op_amp/code" D:/Anuj/ai/Verilog/op_amp/code/diff_amplifier.v 
# -- Compiling module diff_amplifier
# 
# Top level modules:
# 	diff_amplifier
# End time: 22:39:27 on Oct 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Anuj/ai/Verilog/op_amp/code {D:/Anuj/ai/Verilog/op_amp/code/output_stage.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:27 on Oct 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Anuj/ai/Verilog/op_amp/code" D:/Anuj/ai/Verilog/op_amp/code/output_stage.v 
# -- Compiling module output_stage
# 
# Top level modules:
# 	output_stage
# End time: 22:39:27 on Oct 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Anuj/ai/Verilog/op_amp/code {D:/Anuj/ai/Verilog/op_amp/code/gain_stage.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:27 on Oct 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Anuj/ai/Verilog/op_amp/code" D:/Anuj/ai/Verilog/op_amp/code/gain_stage.v 
# -- Compiling module gain_stage
# 
# Top level modules:
# 	gain_stage
# End time: 22:39:28 on Oct 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vlog D:/Anuj/ai/Verilog/op_amp/.tb/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:29 on Oct 28,2025
# vlog -reportprogress 300 D:/Anuj/ai/Verilog/op_amp/.tb/tb.v 
# -- Compiling module tb_opamp
# 
# Top level modules:
# 	tb_opamp
# End time: 22:41:29 on Oct 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim tb_opamp
# vsim tb_opamp 
# Start time: 22:42:02 on Oct 28,2025
# Loading work.tb_opamp
# Loading work.op_amp
# Loading work.diff_amplifier
# Loading work.gain_stage
# Loading work.output_stage
restart -f
run -all
# ========================================
#    OPERATIONAL AMPLIFIER IC TEST
# ========================================
# Starting IC verification...
# 
# Power Supply Configuration:
#   Pin 7 (VCC): +15V
#   Pin 4 (VEE): -15V
# 
# Test# | Pin2(-) | Pin3(+) | Pin6(Out) | Status
# ------|---------|---------|-----------|--------
#   1   |    100  |    110  |     500   | PASS
#   2   |    110  |    100  |   -1500   | PASS
#   3   |      0  |    500  |   13000   | PASS (Sat+)
#   4   |    500  |      0  |  -13000   | PASS (Sat-)
#   5   |    200  |    200  |    -500   | PASS (Zero)
#   6   |      0  |      0  |    -500   | PASS
# 
# ========================================
#          TEST SUMMARY
# ========================================
# Total Tests Run    : 6
# Tests Passed       : 6
# Tests Failed       : 0
# Success Rate       : 100%
# ========================================
# 
# *** IC IS WORKING PROPERLY ***
# All tests passed successfully!
# 
# Simulation completed at time: 400
# ========================================
# 
# ** Note: $stop    : D:/Anuj/ai/Verilog/op_amp/.tb/tb.v(157)
#    Time: 400 ps  Iteration: 0  Instance: /tb_opamp
# Break in Module tb_opamp at D:/Anuj/ai/Verilog/op_amp/.tb/tb.v line 157
# End time: 22:44:38 on Oct 28,2025, Elapsed time: 0:02:36
# Errors: 0, Warnings: 0
