PASS 0
PASS 1 - name gt_ini gt_fni: input list
 18					link count = 0
 IB1					link count = 1
 IB2					link count = 2
 IB3					link count = 3
 IB4					link count = 4
 QB1        ARN  ARITH:	IB1,	IB2,		link count = 7
 QB1_0      ARN   OUTW:	QB1,		link count = 9
 QB2        ARN  ARITH:	IB3,	IB4,		link count = 11
 QB2_0      ARN   OUTW:	QB2,		link count = 13
 QB3        ARN  ARITH:	IB1,	IB2,	IB3,	IB4,		link count = 17
 QB3_0      ARN   OUTW:	QB3,		link count = 19
 QB4        ARN  ARITH:	IB3,	IB4,		link count = 21
 QB4_0      ARN   OUTW:	QB4,		link count = 23
 QB5        ARN  ARITH:	IB3,	IB4,		link count = 25
 QB5_0      ARN   OUTW:	QB5,		link count = 27
 QB6					link count = 27
 QB6_0      ARN   OUTW:	18,		link count = 28
 iClock					link count = 28
 iConst					link count = 28
 link count = 29
PASS 2 - symbol table: name inputs outputs delay-references
 18        -1   1
 IB1       -1   2
 IB2       -1   2
 IB3       -1   4
 IB4       -1   4
 QB1        2   1
 QB1_0      1   0
 QB2        2   1
 QB2_0      1   0
 QB3        4   1
 QB3_0      1   0
 QB4        2   1
 QB4_0      1   0
 QB5        2   1
 QB5_0      1   0
 QB6@	 18
 QB6_0      1   0
 iClock    -1   0
 iConst     1   0 - DELETED
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 18      NCONST  ARITH:	QB6_0,
 IB1       INPW  ARITH:	QB1,	QB3,
 IB2       INPW  ARITH:	QB1,	QB3,
 IB3       INPW  ARITH:	QB2,	QB3,	QB4,	QB5,
 IB4       INPW  ARITH:	QB2,	QB3,	QB4,	QB5,
 QB1        ARN  ARITH:	0x0()	QB1_0,
 QB1_0      ARN   OUTW:	0x0()	0x101
 QB2        ARN  ARITH:	0x0()	QB2_0,
 QB2_0      ARN   OUTW:	0x0()	0x101
 QB3        ARN  ARITH:	0x0()	QB3_0,
 QB3_0      ARN   OUTW:	0x0()	0x101
 QB4        ARN  ARITH:	0x0()	QB4_0,
 QB4_0      ARN   OUTW:	0x0()	0x101
 QB5        ARN  ARITH:	0x0()	QB5_0,
 QB5_0      ARN   OUTW:	0x0()	0x101
 QB6      ALIAS  ARITH:	18
 QB6_0      ARN   OUTW:	0x0()	0x101
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    =	18:	0000 inputs
	    [	IB1:	0000 inputs
	    [	IB2:	0000 inputs
	    [	IB3:	0000 inputs
	    [	IB4:	0000 inputs
	    +	QB1:	2 inputs
	    +	QB1_0:	1 inputs
	    +	QB2:	2 inputs
	    +	QB2_0:	1 inputs
	    +	QB3:	4 inputs
	    +	QB3_0:	1 inputs
	    +	QB4:	2 inputs
	    +	QB4_0:	1 inputs
	    +	QB5:	2 inputs
	    +	QB5_0:	1 inputs
	    +	QB6_0:	1 inputs
== Pass 4:
18:	18	QB6_0 0 ==>> 18
IB1:	0	QB1 0 ==>> 8	QB3 0 ==> 0
IB2:	0	QB1 8 ==> 8	QB3 0 ==> 0
IB3:	0	QB2 0 ==>> 8	QB3 0 ==> 0	QB4 0 ==>> 16
		QB5 0 ==>> 16
IB4:	0	QB2 8 ==> 8	QB3 0 ==> 0	QB4 16 ==> 16
		QB5 16 ==> 16
QB1:	8	QB1_0 0 ==>> 8
QB2:	8	QB2_0 0 ==>> 8
QB3:	0	QB3_0 0 ==> 0
QB4:	16	QB4_0 0 ==>> 16
QB5:	16	QB5_0 0 ==>> 16
== Init complete =======
