-- Test program 3
-- test miss with clean bit where instructions get replaced by data in cache.
-- program should output 1.

-- The system will replace the instructions by data to output block 5 word 1 (miss),
-- It will then bring back the instructions to halt.

-- Code:
-- x"7008",			-- output<- M[8]    (test output from block 5 word 1)
-- x"F000",         -- halt

WIDTH=32;
DEPTH=512;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
    0           :       F0007008;       -- halt, output<- M[8]
    1           :       00000000;       -- 0, 0
    2           :       00000000;       -- 0, 0
    3           :       00000000;       -- 0, 0
    4           :       00000000;       -- 0, 0
    5           :       00000000;       -- 0, 0
    6           :       00000000;       -- 0, 0
    7           :       00000000;       -- 0, 0
    8           :       00000001;       -- 0, 1
    [9..511]    :       00000000;       -- 0, 0
END;
