

Microchip MPLAB XC8 Assembler V2.35 build 20211206165544 
                                                                                               Tue Feb 15 12:44:18 2022

Microchip MPLAB XC8 C Compiler v2.35 (Free license) build 20211206165544 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _OSCCON	set	4051
    49  0000                     _LATB7	set	31831
    50  0000                     _TRISB7	set	31903
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55  007F7C                     __pcinit:
    56                           	callstack 0
    57  007F7C                     start_initialization:
    58                           	callstack 0
    59  007F7C                     __initialization:
    60                           	callstack 0
    61  007F7C                     end_of_initialization:
    62                           	callstack 0
    63  007F7C                     __end_of__initialization:
    64                           	callstack 0
    65  007F7C  0100               	movlb	0
    66  007F7E  EFC1  F03F         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69  000001                     __pcstackCOMRAM:
    70                           	callstack 0
    71  000001                     delay@val:
    72                           	callstack 0
    73                           
    74                           ; 2 bytes @ 0x0
    75  000001                     	ds	2
    76  000003                     delay@i:
    77                           	callstack 0
    78                           
    79                           ; 2 bytes @ 0x2
    80  000003                     	ds	2
    81  000005                     delay@j:
    82                           	callstack 0
    83                           
    84                           ; 2 bytes @ 0x4
    85  000005                     	ds	2
    86  000007                     ??_main:
    87                           
    88                           ; 1 bytes @ 0x6
    89  000007                     	ds	2
    90                           
    91 ;;
    92 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    93 ;;
    94 ;; *************** function _main *****************
    95 ;; Defined at:
    96 ;;		line 39 in file "blinktest.c"
    97 ;; Parameters:    Size  Location     Type
    98 ;;		None
    99 ;; Auto vars:     Size  Location     Type
   100 ;;		None
   101 ;; Return value:  Size  Location     Type
   102 ;;                  1    wreg      void 
   103 ;; Registers used:
   104 ;;		wreg, status,2, status,0, cstack
   105 ;; Tracked objects:
   106 ;;		On entry : 0/0
   107 ;;		On exit  : 0/0
   108 ;;		Unchanged: 0/0
   109 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   110 ;;      Params:         0       0       0       0       0       0       0       0       0
   111 ;;      Locals:         0       0       0       0       0       0       0       0       0
   112 ;;      Temps:          2       0       0       0       0       0       0       0       0
   113 ;;      Totals:         2       0       0       0       0       0       0       0       0
   114 ;;Total ram usage:        2 bytes
   115 ;; Hardware stack levels required when called: 1
   116 ;; This function calls:
   117 ;;		_delay
   118 ;; This function is called by:
   119 ;;		Startup code after reset
   120 ;; This function uses a non-reentrant model
   121 ;;
   122                           
   123                           	psect	text0
   124  007F82                     __ptext0:
   125                           	callstack 0
   126  007F82                     _main:
   127                           	callstack 30
   128  007F82                     
   129                           ;blinktest.c: 41:     OSCCON = 0b01110010;
   130  007F82  0E72               	movlw	114
   131  007F84  6ED3               	movwf	211,c	;volatile
   132  007F86                     
   133                           ;blinktest.c: 42:     TRISB7 = 0;
   134  007F86  9E93               	bcf	3987,7,c	;volatile
   135  007F88                     l750:
   136                           
   137                           ;blinktest.c: 45:         LATB7 = 1;
   138  007F88  8E8A               	bsf	3978,7,c	;volatile
   139  007F8A                     
   140                           ;blinktest.c: 46:         _delay((unsigned long)((500)*(8000000/4000.0)));
   141  007F8A  0E06               	movlw	6
   142  007F8C  6E08               	movwf	(??_main+1)^0,c
   143  007F8E  0E13               	movlw	19
   144  007F90  6E07               	movwf	??_main^0,c
   145  007F92  0EAE               	movlw	174
   146  007F94                     u57:
   147  007F94  2EE8               	decfsz	wreg,f,c
   148  007F96  D7FE               	bra	u57
   149  007F98  2E07               	decfsz	??_main^0,f,c
   150  007F9A  D7FC               	bra	u57
   151  007F9C  2E08               	decfsz	(??_main+1)^0,f,c
   152  007F9E  D7FA               	bra	u57
   153  007FA0                     
   154                           ;blinktest.c: 47:         LATB7 = 0;
   155  007FA0  9E8A               	bcf	3978,7,c	;volatile
   156  007FA2                     
   157                           ;blinktest.c: 48:         delay(500);
   158  007FA2  0E01               	movlw	1
   159  007FA4  6E02               	movwf	(delay@val+1)^0,c
   160  007FA6  0EF4               	movlw	244
   161  007FA8  6E01               	movwf	delay@val^0,c
   162  007FAA  ECDB  F03F         	call	_delay	;wreg free
   163  007FAE  EFC4  F03F         	goto	l750
   164  007FB2  EF00  F000         	goto	start
   165  007FB6                     __end_of_main:
   166                           	callstack 0
   167                           
   168 ;; *************** function _delay *****************
   169 ;; Defined at:
   170 ;;		line 53 in file "blinktest.c"
   171 ;; Parameters:    Size  Location     Type
   172 ;;  val             2    0[COMRAM] unsigned int 
   173 ;; Auto vars:     Size  Location     Type
   174 ;;  j               2    4[COMRAM] unsigned int 
   175 ;;  i               2    2[COMRAM] unsigned int 
   176 ;; Return value:  Size  Location     Type
   177 ;;                  1    wreg      void 
   178 ;; Registers used:
   179 ;;		wreg, status,2, status,0
   180 ;; Tracked objects:
   181 ;;		On entry : 0/0
   182 ;;		On exit  : 0/0
   183 ;;		Unchanged: 0/0
   184 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   185 ;;      Params:         2       0       0       0       0       0       0       0       0
   186 ;;      Locals:         4       0       0       0       0       0       0       0       0
   187 ;;      Temps:          0       0       0       0       0       0       0       0       0
   188 ;;      Totals:         6       0       0       0       0       0       0       0       0
   189 ;;Total ram usage:        6 bytes
   190 ;; Hardware stack levels used: 1
   191 ;; This function calls:
   192 ;;		Nothing
   193 ;; This function is called by:
   194 ;;		_main
   195 ;; This function uses a non-reentrant model
   196 ;;
   197                           
   198                           	psect	text1
   199  007FB6                     __ptext1:
   200                           	callstack 0
   201  007FB6                     _delay:
   202                           	callstack 30
   203  007FB6                     
   204                           ;blinktest.c: 54:     unsigned int i, j;;blinktest.c: 55:     for(i=0;i<val;i++){
   205  007FB6  0E00               	movlw	0
   206  007FB8  6E04               	movwf	(delay@i+1)^0,c
   207  007FBA  0E00               	movlw	0
   208  007FBC  6E03               	movwf	delay@i^0,c
   209  007FBE  EFF4  F03F         	goto	l744
   210  007FC2                     l732:
   211                           
   212                           ;blinktest.c: 56:         for(j=0;j<204;j++);
   213  007FC2  0E00               	movlw	0
   214  007FC4  6E06               	movwf	(delay@j+1)^0,c
   215  007FC6  0E00               	movlw	0
   216  007FC8  6E05               	movwf	delay@j^0,c
   217  007FCA                     l738:
   218  007FCA  4A05               	infsnz	delay@j^0,f,c
   219  007FCC  2A06               	incf	(delay@j+1)^0,f,c
   220  007FCE  5006               	movf	(delay@j+1)^0,w,c
   221  007FD0  E109               	bnz	u30
   222  007FD2  0ECC               	movlw	204
   223  007FD4  5C05               	subwf	delay@j^0,w,c
   224  007FD6  A0D8               	btfss	status,0,c
   225  007FD8  EFF0  F03F         	goto	u31
   226  007FDC  EFF2  F03F         	goto	u30
   227  007FE0                     u31:
   228  007FE0  EFE5  F03F         	goto	l738
   229  007FE4                     u30:
   230  007FE4                     
   231                           ;blinktest.c: 57:     }
   232  007FE4  4A03               	infsnz	delay@i^0,f,c
   233  007FE6  2A04               	incf	(delay@i+1)^0,f,c
   234  007FE8                     l744:
   235  007FE8  5001               	movf	delay@val^0,w,c
   236  007FEA  5C03               	subwf	delay@i^0,w,c
   237  007FEC  5002               	movf	(delay@val+1)^0,w,c
   238  007FEE  5804               	subwfb	(delay@i+1)^0,w,c
   239  007FF0  A0D8               	btfss	status,0,c
   240  007FF2  EFFD  F03F         	goto	u41
   241  007FF6  EFFF  F03F         	goto	u40
   242  007FFA                     u41:
   243  007FFA  EFE1  F03F         	goto	l732
   244  007FFE                     u40:
   245  007FFE  0012               	return		;funcret
   246  008000                     __end_of_delay:
   247                           	callstack 0
   248  0000                     
   249                           	psect	rparam
   250  0000                     
   251                           	psect	idloc
   252                           
   253                           ;Config register IDLOC0 @ 0x200000
   254                           ;	unspecified, using default values
   255  200000                     	org	2097152
   256  200000  FF                 	db	255
   257                           
   258                           ;Config register IDLOC1 @ 0x200001
   259                           ;	unspecified, using default values
   260  200001                     	org	2097153
   261  200001  FF                 	db	255
   262                           
   263                           ;Config register IDLOC2 @ 0x200002
   264                           ;	unspecified, using default values
   265  200002                     	org	2097154
   266  200002  FF                 	db	255
   267                           
   268                           ;Config register IDLOC3 @ 0x200003
   269                           ;	unspecified, using default values
   270  200003                     	org	2097155
   271  200003  FF                 	db	255
   272                           
   273                           ;Config register IDLOC4 @ 0x200004
   274                           ;	unspecified, using default values
   275  200004                     	org	2097156
   276  200004  FF                 	db	255
   277                           
   278                           ;Config register IDLOC5 @ 0x200005
   279                           ;	unspecified, using default values
   280  200005                     	org	2097157
   281  200005  FF                 	db	255
   282                           
   283                           ;Config register IDLOC6 @ 0x200006
   284                           ;	unspecified, using default values
   285  200006                     	org	2097158
   286  200006  FF                 	db	255
   287                           
   288                           ;Config register IDLOC7 @ 0x200007
   289                           ;	unspecified, using default values
   290  200007                     	org	2097159
   291  200007  FF                 	db	255
   292                           
   293                           	psect	config
   294                           
   295                           ;Config register CONFIG1L @ 0x300000
   296                           ;	PLL Prescaler Selection bits
   297                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   298                           ;	System Clock Postscaler Selection bits
   299                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   300                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   301                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   302  300000                     	org	3145728
   303  300000  00                 	db	0
   304                           
   305                           ;Config register CONFIG1H @ 0x300001
   306                           ;	Oscillator Selection bits
   307                           ;	FOSC = INTOSC_XT, Internal oscillator, XT used by USB (INTXT)
   308                           ;	Fail-Safe Clock Monitor Enable bit
   309                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   310                           ;	Internal/External Oscillator Switchover bit
   311                           ;	IESO = OFF, Oscillator Switchover mode disabled
   312  300001                     	org	3145729
   313  300001  0A                 	db	10
   314                           
   315                           ;Config register CONFIG2L @ 0x300002
   316                           ;	Power-up Timer Enable bit
   317                           ;	PWRT = OFF, PWRT disabled
   318                           ;	Brown-out Reset Enable bits
   319                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   320                           ;	Brown-out Reset Voltage bits
   321                           ;	BORV = 3, Minimum setting 2.05V
   322                           ;	USB Voltage Regulator Enable bit
   323                           ;	VREGEN = OFF, USB voltage regulator disabled
   324  300002                     	org	3145730
   325  300002  1F                 	db	31
   326                           
   327                           ;Config register CONFIG2H @ 0x300003
   328                           ;	Watchdog Timer Enable bit
   329                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   330                           ;	Watchdog Timer Postscale Select bits
   331                           ;	WDTPS = 32768, 1:32768
   332  300003                     	org	3145731
   333  300003  1E                 	db	30
   334                           
   335                           ; Padding undefined space
   336  300004                     	org	3145732
   337  300004  FF                 	db	255
   338                           
   339                           ;Config register CONFIG3H @ 0x300005
   340                           ;	CCP2 MUX bit
   341                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   342                           ;	PORTB A/D Enable bit
   343                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   344                           ;	Low-Power Timer 1 Oscillator Enable bit
   345                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   346                           ;	MCLR Pin Enable bit
   347                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   348  300005                     	org	3145733
   349  300005  83                 	db	131
   350                           
   351                           ;Config register CONFIG4L @ 0x300006
   352                           ;	Stack Full/Underflow Reset Enable bit
   353                           ;	STVREN = ON, Stack full/underflow will cause Reset
   354                           ;	Single-Supply ICSP Enable bit
   355                           ;	LVP = ON, Single-Supply ICSP enabled
   356                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   357                           ;	ICPRT = OFF, ICPORT disabled
   358                           ;	Extended Instruction Set Enable bit
   359                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   360                           ;	Background Debugger Enable bit
   361                           ;	DEBUG = 0x1, unprogrammed default
   362  300006                     	org	3145734
   363  300006  85                 	db	133
   364                           
   365                           ; Padding undefined space
   366  300007                     	org	3145735
   367  300007  FF                 	db	255
   368                           
   369                           ;Config register CONFIG5L @ 0x300008
   370                           ;	Code Protection bit
   371                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   372                           ;	Code Protection bit
   373                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   374                           ;	Code Protection bit
   375                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   376                           ;	Code Protection bit
   377                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   378  300008                     	org	3145736
   379  300008  0F                 	db	15
   380                           
   381                           ;Config register CONFIG5H @ 0x300009
   382                           ;	Boot Block Code Protection bit
   383                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   384                           ;	Data EEPROM Code Protection bit
   385                           ;	CPD = OFF, Data EEPROM is not code-protected
   386  300009                     	org	3145737
   387  300009  C0                 	db	192
   388                           
   389                           ;Config register CONFIG6L @ 0x30000A
   390                           ;	Write Protection bit
   391                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   392                           ;	Write Protection bit
   393                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   394                           ;	Write Protection bit
   395                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   396                           ;	Write Protection bit
   397                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   398  30000A                     	org	3145738
   399  30000A  0F                 	db	15
   400                           
   401                           ;Config register CONFIG6H @ 0x30000B
   402                           ;	Configuration Register Write Protection bit
   403                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   404                           ;	Boot Block Write Protection bit
   405                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   406                           ;	Data EEPROM Write Protection bit
   407                           ;	WRTD = OFF, Data EEPROM is not write-protected
   408  30000B                     	org	3145739
   409  30000B  E0                 	db	224
   410                           
   411                           ;Config register CONFIG7L @ 0x30000C
   412                           ;	Table Read Protection bit
   413                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   414                           ;	Table Read Protection bit
   415                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   416                           ;	Table Read Protection bit
   417                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   418                           ;	Table Read Protection bit
   419                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   420  30000C                     	org	3145740
   421  30000C  0F                 	db	15
   422                           
   423                           ;Config register CONFIG7H @ 0x30000D
   424                           ;	Boot Block Table Read Protection bit
   425                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   426  30000D                     	org	3145741
   427  30000D  40                 	db	64
   428                           tosu	equ	0xFFF
   429                           tosh	equ	0xFFE
   430                           tosl	equ	0xFFD
   431                           stkptr	equ	0xFFC
   432                           pclatu	equ	0xFFB
   433                           pclath	equ	0xFFA
   434                           pcl	equ	0xFF9
   435                           tblptru	equ	0xFF8
   436                           tblptrh	equ	0xFF7
   437                           tblptrl	equ	0xFF6
   438                           tablat	equ	0xFF5
   439                           prodh	equ	0xFF4
   440                           prodl	equ	0xFF3
   441                           indf0	equ	0xFEF
   442                           postinc0	equ	0xFEE
   443                           postdec0	equ	0xFED
   444                           preinc0	equ	0xFEC
   445                           plusw0	equ	0xFEB
   446                           fsr0h	equ	0xFEA
   447                           fsr0l	equ	0xFE9
   448                           wreg	equ	0xFE8
   449                           indf1	equ	0xFE7
   450                           postinc1	equ	0xFE6
   451                           postdec1	equ	0xFE5
   452                           preinc1	equ	0xFE4
   453                           plusw1	equ	0xFE3
   454                           fsr1h	equ	0xFE2
   455                           fsr1l	equ	0xFE1
   456                           bsr	equ	0xFE0
   457                           indf2	equ	0xFDF
   458                           postinc2	equ	0xFDE
   459                           postdec2	equ	0xFDD
   460                           preinc2	equ	0xFDC
   461                           plusw2	equ	0xFDB
   462                           fsr2h	equ	0xFDA
   463                           fsr2l	equ	0xFD9
   464                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      8       8
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_delay

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0     168
                                              6 COMRAM     2     2      0
                              _delay
 ---------------------------------------------------------------------------------
 (1) _delay                                                6     4      2     168
                                              0 COMRAM     6     4      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _delay

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      8       8       1        8.4%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          2C      0       0      20        0.0%
BITBIGSFRlh         3F      0       0      21        0.0%
BITBIGSFRllh         8      0       0      22        0.0%
BITBIGSFRlll        2A      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.35 build 20211206165544 
Symbol Table                                                                                   Tue Feb 15 12:44:18 2022

                     l26 7FFE                       u30 7FE4                       u31 7FE0  
                     u40 7FFE                       u41 7FFA                       u57 7F94  
                    l730 7FB6                      l740 7FCE                      l732 7FC2  
                    l742 7FE4                      l750 7F88                      l744 7FE8  
                    l752 7F8A                      l738 7FCA                      l754 7FA0  
                    l746 7F82                      l756 7FA2                      l748 7F86  
                    wreg 000FE8                     _main 7F82                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _LATB7 007C57  
                  _delay 7FB6                    status 000FD8          __initialization 7F7C  
           __end_of_main 7FB6                   ??_main 0007            __activetblptr 000000  
                 ?_delay 0001                   _OSCCON 000FD3                   _TRISB7 007C9F  
                 delay@i 0003                   delay@j 0005                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7F7C            ___rparam_used 000001  
         __pcstackCOMRAM 0001            __end_of_delay 8000                  ??_delay 0003  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F7C  
                __ramtop 0800                  __ptext0 7F82                  __ptext1 7FB6  
   end_of_initialization 7F7C      start_initialization 7F7C                 __Hrparam 0000  
               __Lrparam 0000                 delay@val 0001                 isa$xinst 000000  
