#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct 16 14:50:12 2024
# Process ID: 24840
# Current directory: E:/vivado/DualFlashingLights/DualFlashingLights.runs/synth_1
# Command line: vivado.exe -log DualFlashingLights.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DualFlashingLights.tcl
# Log file: E:/vivado/DualFlashingLights/DualFlashingLights.runs/synth_1/DualFlashingLights.vds
# Journal file: E:/vivado/DualFlashingLights/DualFlashingLights.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DualFlashingLights.tcl -notrace
Command: synth_design -top DualFlashingLights -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 966.648 ; gain = 235.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DualFlashingLights' [E:/vivado/DualFlashingLights/DualFlashingLights.srcs/sources_1/new/DualFlashingLights.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider' [E:/vivado/DualFlashingLights/DualFlashingLights.srcs/sources_1/new/ClockDivider.sv:2]
	Parameter DIVISOR bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider' (1#1) [E:/vivado/DualFlashingLights/DualFlashingLights.srcs/sources_1/new/ClockDivider.sv:2]
INFO: [Synth 8-6157] synthesizing module 'D_FF' [E:/vivado/DualFlashingLights/DualFlashingLights.srcs/sources_1/new/D_FF.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'D_FF' (2#1) [E:/vivado/DualFlashingLights/DualFlashingLights.srcs/sources_1/new/D_FF.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'DualFlashingLights' (3#1) [E:/vivado/DualFlashingLights/DualFlashingLights.srcs/sources_1/new/DualFlashingLights.sv:2]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[14]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[13]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[12]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[11]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[10]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[9]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[8]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[7]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[6]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[5]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[4]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[3]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[2]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1039.074 ; gain = 307.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1039.074 ; gain = 307.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1039.074 ; gain = 307.551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1039.074 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivado/FlipFlop/FlipFlop.srcs/constrs_1/imports/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'SW_IBUF[2]'. [E:/vivado/FlipFlop/FlipFlop.srcs/constrs_1/imports/Nexys4DDR_Master.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado/FlipFlop/FlipFlop.srcs/constrs_1/imports/Nexys4DDR_Master.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/vivado/FlipFlop/FlipFlop.srcs/constrs_1/imports/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/FlipFlop/FlipFlop.srcs/constrs_1/imports/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DualFlashingLights_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DualFlashingLights_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1105.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1105.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.965 ; gain = 374.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.965 ; gain = 374.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.965 ; gain = 374.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.965 ; gain = 374.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DualFlashingLights 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ClockDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[14]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[13]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[12]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[11]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[10]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[9]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[8]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[7]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[6]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[5]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[4]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[3]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[2]
WARNING: [Synth 8-3331] design DualFlashingLights has unconnected port SW[1]
INFO: [Synth 8-3886] merging instance 'LED_reg[0]' (FDE) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[1]' (FDE) to 'LED_reg[15]'
INFO: [Synth 8-3886] merging instance 'LED_reg[2]' (FDE) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[3]' (FDE) to 'LED_reg[15]'
INFO: [Synth 8-3886] merging instance 'LED_reg[4]' (FDE) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[5]' (FDE) to 'LED_reg[15]'
INFO: [Synth 8-3886] merging instance 'LED_reg[6]' (FDE) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[7]' (FDE) to 'LED_reg[15]'
INFO: [Synth 8-3886] merging instance 'LED_reg[8]' (FDE) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[9]' (FDE) to 'LED_reg[15]'
INFO: [Synth 8-3886] merging instance 'LED_reg[10]' (FDE) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[11]' (FDE) to 'LED_reg[15]'
INFO: [Synth 8-3886] merging instance 'LED_reg[12]' (FDE) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[13]' (FDE) to 'LED_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1105.965 ; gain = 374.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1114.895 ; gain = 383.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.539 ; gain = 405.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1137.336 ; gain = 405.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1144.109 ; gain = 412.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1144.109 ; gain = 412.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1144.109 ; gain = 412.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1144.109 ; gain = 412.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1144.109 ; gain = 412.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1144.109 ; gain = 412.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |     3|
|6     |LUT4   |     5|
|7     |LUT5   |     5|
|8     |FDRE   |    38|
|9     |IBUF   |     3|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    81|
|2     |  DFF    |D_FF         |     4|
|3     |  div1   |ClockDivider |    52|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1144.109 ; gain = 412.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1144.109 ; gain = 345.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1144.109 ; gain = 412.586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1154.438 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1158.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 29 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1158.621 ; gain = 733.852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1158.621 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado/DualFlashingLights/DualFlashingLights.runs/synth_1/DualFlashingLights.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DualFlashingLights_utilization_synth.rpt -pb DualFlashingLights_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 16 14:50:33 2024...
