
placaAdicionalChopper.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000034  00800100  00001a52  00001ae6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001a52  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000046  00800134  00800134  00001b1a  2**0
                  ALLOC
  3 .comment      00000011  00000000  00000000  00001b1a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000048  00000000  00000000  00001b2b  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003381  00000000  00000000  00001b73  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000006c5  00000000  00000000  00004ef4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000804  00000000  00000000  000055b9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000dac  00000000  00000000  00005dc0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00002575  00000000  00000000  00006b6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001a81  00000000  00000000  000090e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  0000ab62  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 64 00 	jmp	0xc8	; 0xc8 <__ctors_end>
       4:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
       8:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
       c:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      10:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      14:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      18:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      1c:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      20:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      24:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      28:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      2c:	0c 94 6e 01 	jmp	0x2dc	; 0x2dc <__vector_11>
      30:	0c 94 84 01 	jmp	0x308	; 0x308 <__vector_12>
      34:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      38:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      3c:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      40:	0c 94 95 01 	jmp	0x32a	; 0x32a <__vector_16>
      44:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      48:	0c 94 24 02 	jmp	0x448	; 0x448 <__vector_18>
      4c:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      50:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      54:	0c 94 64 01 	jmp	0x2c8	; 0x2c8 <__vector_21>
      58:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      5c:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      60:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      64:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      68:	b5 0b       	sbc	r27, r21
      6a:	b8 0b       	sbc	r27, r24
      6c:	c2 0b       	sbc	r28, r18
      6e:	c5 0b       	sbc	r28, r21
      70:	c8 0b       	sbc	r28, r24
      72:	cb 0b       	sbc	r28, r27
      74:	ce 0b       	sbc	r28, r30
      76:	d5 0b       	sbc	r29, r21
      78:	dc 0b       	sbc	r29, r28
      7a:	df 0b       	sbc	r29, r31
      7c:	e2 0b       	sbc	r30, r18
      7e:	e5 0b       	sbc	r30, r21
      80:	e8 0b       	sbc	r30, r24
      82:	eb 0b       	sbc	r30, r27
      84:	25 0c       	add	r2, r5
      86:	5d 0c       	add	r5, r13
      88:	64 0c       	add	r6, r4
      8a:	6b 0c       	add	r6, r11
      8c:	76 0c       	add	r7, r6
      8e:	7d 0c       	add	r7, r13
      90:	8a 0c       	add	r8, r10
      92:	99 0c       	add	r9, r9
      94:	a0 0c       	add	r10, r0
      96:	a7 0c       	add	r10, r7
      98:	5f 02       	muls	r21, r31
      9a:	6f 02       	muls	r22, r31
      9c:	61 02       	muls	r22, r17
      9e:	63 02       	muls	r22, r19
      a0:	65 02       	muls	r22, r21
      a2:	67 02       	muls	r22, r23
      a4:	69 02       	muls	r22, r25
      a6:	6b 02       	muls	r22, r27
      a8:	6d 02       	muls	r22, r29
      aa:	92 06       	cpc	r9, r18
      ac:	85 06       	cpc	r8, r21
      ae:	87 06       	cpc	r8, r23
      b0:	89 06       	cpc	r8, r25
      b2:	8b 06       	cpc	r8, r27
      b4:	8d 06       	cpc	r8, r29
      b6:	8f 06       	cpc	r8, r31
      b8:	91 06       	cpc	r9, r17
      ba:	8d 08       	sbc	r8, r13
      bc:	8f 08       	sbc	r8, r15
      be:	91 08       	sbc	r9, r1
      c0:	93 08       	sbc	r9, r3
      c2:	95 08       	sbc	r9, r5
      c4:	97 08       	sbc	r9, r7
      c6:	99 08       	sbc	r9, r9

000000c8 <__ctors_end>:
      c8:	11 24       	eor	r1, r1
      ca:	1f be       	out	0x3f, r1	; 63
      cc:	cf ef       	ldi	r28, 0xFF	; 255
      ce:	d8 e0       	ldi	r29, 0x08	; 8
      d0:	de bf       	out	0x3e, r29	; 62
      d2:	cd bf       	out	0x3d, r28	; 61

000000d4 <__do_copy_data>:
      d4:	11 e0       	ldi	r17, 0x01	; 1
      d6:	a0 e0       	ldi	r26, 0x00	; 0
      d8:	b1 e0       	ldi	r27, 0x01	; 1
      da:	e2 e5       	ldi	r30, 0x52	; 82
      dc:	fa e1       	ldi	r31, 0x1A	; 26
      de:	02 c0       	rjmp	.+4      	; 0xe4 <__do_copy_data+0x10>
      e0:	05 90       	lpm	r0, Z+
      e2:	0d 92       	st	X+, r0
      e4:	a4 33       	cpi	r26, 0x34	; 52
      e6:	b1 07       	cpc	r27, r17
      e8:	d9 f7       	brne	.-10     	; 0xe0 <__do_copy_data+0xc>

000000ea <__do_clear_bss>:
      ea:	21 e0       	ldi	r18, 0x01	; 1
      ec:	a4 e3       	ldi	r26, 0x34	; 52
      ee:	b1 e0       	ldi	r27, 0x01	; 1
      f0:	01 c0       	rjmp	.+2      	; 0xf4 <.do_clear_bss_start>

000000f2 <.do_clear_bss_loop>:
      f2:	1d 92       	st	X+, r1

000000f4 <.do_clear_bss_start>:
      f4:	aa 37       	cpi	r26, 0x7A	; 122
      f6:	b2 07       	cpc	r27, r18
      f8:	e1 f7       	brne	.-8      	; 0xf2 <.do_clear_bss_loop>
      fa:	0e 94 bc 0a 	call	0x1578	; 0x1578 <main>
      fe:	0c 94 27 0d 	jmp	0x1a4e	; 0x1a4e <_exit>

00000102 <__bad_interrupt>:
     102:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000106 <seta_dc>:
uint8 maxTemp = 70;				//temperatura maxima, desliga o sistema
uint8 criticalTemp = 60;		//temperatura critica
uint8 minVotage = 30;

void seta_dc(uint8 d_cycle)		//função para definição do Duty Cicle do PWM
{
     106:	cf 93       	push	r28
     108:	c8 2f       	mov	r28, r24
	if(d_cycle < minDC)				// Comparação com o valor mínimo de Duty Cicle
     10a:	80 91 05 01 	lds	r24, 0x0105
     10e:	c8 17       	cp	r28, r24
     110:	18 f4       	brcc	.+6      	; 0x118 <seta_dc+0x12>
		status.dc = 0;
     112:	10 92 3b 01 	sts	0x013B, r1
     116:	1a c0       	rjmp	.+52     	; 0x14c <seta_dc+0x46>
	else
	{
		if(d_cycle > maxDC)			//Comparação com o valor máximo de Duty Cicle
     118:	80 91 04 01 	lds	r24, 0x0104
     11c:	8c 17       	cp	r24, r28
     11e:	20 f4       	brcc	.+8      	; 0x128 <seta_dc+0x22>
			status.dc = 100;
     120:	84 e6       	ldi	r24, 0x64	; 100
     122:	80 93 3b 01 	sts	0x013B, r24
     126:	12 c0       	rjmp	.+36     	; 0x14c <seta_dc+0x46>
		else
		{
			status.dc = d_cycle;
     128:	c0 93 3b 01 	sts	0x013B, r28
			timer1SetCompareBValue((status.dc * (timer1GetCompareAValue()))/100);		//seta o valor do comparador B para gerar o DC requerido
     12c:	0e 94 bf 07 	call	0xf7e	; 0xf7e <timer1GetCompareAValue>
     130:	9c 01       	movw	r18, r24
     132:	c2 9f       	mul	r28, r18
     134:	c0 01       	movw	r24, r0
     136:	c3 9f       	mul	r28, r19
     138:	90 0d       	add	r25, r0
     13a:	11 24       	eor	r1, r1
     13c:	64 e6       	ldi	r22, 0x64	; 100
     13e:	70 e0       	ldi	r23, 0x00	; 0
     140:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__udivmodhi4>
     144:	cb 01       	movw	r24, r22
		}
	}
}
     146:	cf 91       	pop	r28
		if(d_cycle > maxDC)			//Comparação com o valor máximo de Duty Cicle
			status.dc = 100;
		else
		{
			status.dc = d_cycle;
			timer1SetCompareBValue((status.dc * (timer1GetCompareAValue()))/100);		//seta o valor do comparador B para gerar o DC requerido
     148:	0c 94 c4 07 	jmp	0xf88	; 0xf88 <timer1SetCompareBValue>
		}
	}
}
     14c:	cf 91       	pop	r28
     14e:	08 95       	ret

00000150 <esvaziaBuffer>:
}

//esvazia o buffer de entrada da usart
void esvaziaBuffer()
{
	while(!usartIsReceiverBufferEmpty())
     150:	0e 94 a6 0a 	call	0x154c	; 0x154c <usartIsReceiverBufferEmpty>
     154:	81 11       	cpse	r24, r1
     156:	03 c0       	rjmp	.+6      	; 0x15e <esvaziaBuffer+0xe>
		usartGetDataFromReceiverBuffer();
     158:	0e 94 84 0a 	call	0x1508	; 0x1508 <usartGetDataFromReceiverBuffer>
     15c:	f9 cf       	rjmp	.-14     	; 0x150 <esvaziaBuffer>
}
     15e:	08 95       	ret

00000160 <stringTransmit>:

//envia uma msg usando o protocolo GUI
void stringTransmit(char* texto)
{
     160:	1f 93       	push	r17
     162:	cf 93       	push	r28
     164:	df 93       	push	r29
     166:	ec 01       	movw	r28, r24
	uint8 i = 0;
	usartTransmit(INICIODOPACOTE);
     168:	80 e4       	ldi	r24, 0x40	; 64
     16a:	0e 94 0c 0a 	call	0x1418	; 0x1418 <usartTransmit>
	for(i = 0; texto[i] != '\0'; i++)
     16e:	10 e0       	ldi	r17, 0x00	; 0
     170:	fe 01       	movw	r30, r28
     172:	e1 0f       	add	r30, r17
     174:	f1 1d       	adc	r31, r1
     176:	80 81       	ld	r24, Z
     178:	88 23       	and	r24, r24
     17a:	21 f0       	breq	.+8      	; 0x184 <stringTransmit+0x24>
		usartTransmit(texto[i]);
     17c:	0e 94 0c 0a 	call	0x1418	; 0x1418 <usartTransmit>
//envia uma msg usando o protocolo GUI
void stringTransmit(char* texto)
{
	uint8 i = 0;
	usartTransmit(INICIODOPACOTE);
	for(i = 0; texto[i] != '\0'; i++)
     180:	1f 5f       	subi	r17, 0xFF	; 255
     182:	f6 cf       	rjmp	.-20     	; 0x170 <stringTransmit+0x10>
		usartTransmit(texto[i]);
	usartTransmit(FINALDOPACOTE);
     184:	8a e2       	ldi	r24, 0x2A	; 42
}
     186:	df 91       	pop	r29
     188:	cf 91       	pop	r28
     18a:	1f 91       	pop	r17
{
	uint8 i = 0;
	usartTransmit(INICIODOPACOTE);
	for(i = 0; texto[i] != '\0'; i++)
		usartTransmit(texto[i]);
	usartTransmit(FINALDOPACOTE);
     18c:	0c 94 0c 0a 	jmp	0x1418	; 0x1418 <usartTransmit>

00000190 <uint16ToString4>:
}

//convert uint16 to string of 4 characters
void uint16ToString4(char* str,uint16 value)
{
     190:	0f 93       	push	r16
     192:	1f 93       	push	r17
     194:	cf 93       	push	r28
     196:	df 93       	push	r29
     198:	fc 01       	movw	r30, r24
     19a:	9b 01       	movw	r18, r22
	str[4] = '\0';
     19c:	14 82       	std	Z+4, r1	; 0x04
	str[3] = (char ) (value%10 + 48);
     19e:	ca e0       	ldi	r28, 0x0A	; 10
     1a0:	d0 e0       	ldi	r29, 0x00	; 0
     1a2:	cb 01       	movw	r24, r22
     1a4:	be 01       	movw	r22, r28
     1a6:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__udivmodhi4>
     1aa:	80 5d       	subi	r24, 0xD0	; 208
     1ac:	83 83       	std	Z+3, r24	; 0x03
	str[2] = (char) ((value%100) / 10 + 48);
     1ae:	04 e6       	ldi	r16, 0x64	; 100
     1b0:	10 e0       	ldi	r17, 0x00	; 0
     1b2:	c9 01       	movw	r24, r18
     1b4:	b8 01       	movw	r22, r16
     1b6:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__udivmodhi4>
     1ba:	be 01       	movw	r22, r28
     1bc:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__udivmodhi4>
     1c0:	60 5d       	subi	r22, 0xD0	; 208
     1c2:	62 83       	std	Z+2, r22	; 0x02
	str[1] = (char) ((value%1000) / 100 + 48);
     1c4:	c8 ee       	ldi	r28, 0xE8	; 232
     1c6:	d3 e0       	ldi	r29, 0x03	; 3
     1c8:	c9 01       	movw	r24, r18
     1ca:	be 01       	movw	r22, r28
     1cc:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__udivmodhi4>
     1d0:	b8 01       	movw	r22, r16
     1d2:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__udivmodhi4>
     1d6:	60 5d       	subi	r22, 0xD0	; 208
     1d8:	61 83       	std	Z+1, r22	; 0x01
	str[0] = (char) ((value%10000) / 1000 + 48);
     1da:	c9 01       	movw	r24, r18
     1dc:	60 e1       	ldi	r22, 0x10	; 16
     1de:	77 e2       	ldi	r23, 0x27	; 39
     1e0:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__udivmodhi4>
     1e4:	be 01       	movw	r22, r28
     1e6:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__udivmodhi4>
     1ea:	60 5d       	subi	r22, 0xD0	; 208
     1ec:	60 83       	st	Z, r22
}
     1ee:	df 91       	pop	r29
     1f0:	cf 91       	pop	r28
     1f2:	1f 91       	pop	r17
     1f4:	0f 91       	pop	r16
     1f6:	08 95       	ret

000001f8 <uint8ToString4>:

//convert uint8 to string of 4 characters
void uint8ToString4(char* str,uint16 value)
{
     1f8:	0f 93       	push	r16
     1fa:	1f 93       	push	r17
     1fc:	cf 93       	push	r28
     1fe:	df 93       	push	r29
     200:	fc 01       	movw	r30, r24
     202:	9b 01       	movw	r18, r22
	str[4] = '\0';
     204:	14 82       	std	Z+4, r1	; 0x04
	str[3] = (char ) (value%10 + 48);
     206:	0a e0       	ldi	r16, 0x0A	; 10
     208:	10 e0       	ldi	r17, 0x00	; 0
     20a:	cb 01       	movw	r24, r22
     20c:	b8 01       	movw	r22, r16
     20e:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__udivmodhi4>
     212:	80 5d       	subi	r24, 0xD0	; 208
     214:	83 83       	std	Z+3, r24	; 0x03
	str[2] = (char) ((value%100) / 10 + 48);
     216:	c4 e6       	ldi	r28, 0x64	; 100
     218:	d0 e0       	ldi	r29, 0x00	; 0
     21a:	c9 01       	movw	r24, r18
     21c:	be 01       	movw	r22, r28
     21e:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__udivmodhi4>
     222:	b8 01       	movw	r22, r16
     224:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__udivmodhi4>
     228:	60 5d       	subi	r22, 0xD0	; 208
     22a:	62 83       	std	Z+2, r22	; 0x02
	str[1] = (char) ((value%1000) / 100 + 48);
     22c:	c9 01       	movw	r24, r18
     22e:	68 ee       	ldi	r22, 0xE8	; 232
     230:	73 e0       	ldi	r23, 0x03	; 3
     232:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__udivmodhi4>
     236:	be 01       	movw	r22, r28
     238:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__udivmodhi4>
     23c:	60 5d       	subi	r22, 0xD0	; 208
     23e:	61 83       	std	Z+1, r22	; 0x01
	str[0] = '0';
     240:	80 e3       	ldi	r24, 0x30	; 48
     242:	80 83       	st	Z, r24
}
     244:	df 91       	pop	r29
     246:	cf 91       	pop	r28
     248:	1f 91       	pop	r17
     24a:	0f 91       	pop	r16
     24c:	08 95       	ret

0000024e <string4ToUint16>:

//convert string of 4 characters uint16
uint16 string4ToUint16(char* str)
{
     24e:	fc 01       	movw	r30, r24
	uint16 value;
	value = (uint16) (str[0]-48)*1000 + (str[1]-48)*100 
	+ (str[2]-48)*10 + str[3]-48;
     250:	23 81       	ldd	r18, Z+3	; 0x03
     252:	30 e0       	ldi	r19, 0x00	; 0

//convert string of 4 characters uint16
uint16 string4ToUint16(char* str)
{
	uint16 value;
	value = (uint16) (str[0]-48)*1000 + (str[1]-48)*100 
     254:	20 53       	subi	r18, 0x30	; 48
     256:	31 09       	sbc	r19, r1
     258:	80 81       	ld	r24, Z
     25a:	90 e0       	ldi	r25, 0x00	; 0
     25c:	c0 97       	sbiw	r24, 0x30	; 48
     25e:	68 ee       	ldi	r22, 0xE8	; 232
     260:	73 e0       	ldi	r23, 0x03	; 3
     262:	86 9f       	mul	r24, r22
     264:	a0 01       	movw	r20, r0
     266:	87 9f       	mul	r24, r23
     268:	50 0d       	add	r21, r0
     26a:	96 9f       	mul	r25, r22
     26c:	50 0d       	add	r21, r0
     26e:	11 24       	eor	r1, r1
	+ (str[2]-48)*10 + str[3]-48;
     270:	24 0f       	add	r18, r20
     272:	35 1f       	adc	r19, r21

//convert string of 4 characters uint16
uint16 string4ToUint16(char* str)
{
	uint16 value;
	value = (uint16) (str[0]-48)*1000 + (str[1]-48)*100 
     274:	81 81       	ldd	r24, Z+1	; 0x01
     276:	90 e0       	ldi	r25, 0x00	; 0
     278:	c0 97       	sbiw	r24, 0x30	; 48
     27a:	64 e6       	ldi	r22, 0x64	; 100
     27c:	68 9f       	mul	r22, r24
     27e:	a0 01       	movw	r20, r0
     280:	69 9f       	mul	r22, r25
     282:	50 0d       	add	r21, r0
     284:	11 24       	eor	r1, r1
	+ (str[2]-48)*10 + str[3]-48;
     286:	24 0f       	add	r18, r20
     288:	35 1f       	adc	r19, r21
     28a:	42 81       	ldd	r20, Z+2	; 0x02
     28c:	50 e0       	ldi	r21, 0x00	; 0
     28e:	40 53       	subi	r20, 0x30	; 48
     290:	51 09       	sbc	r21, r1
     292:	6a e0       	ldi	r22, 0x0A	; 10
     294:	64 9f       	mul	r22, r20
     296:	c0 01       	movw	r24, r0
     298:	65 9f       	mul	r22, r21
     29a:	90 0d       	add	r25, r0
     29c:	11 24       	eor	r1, r1
	return value;
}
     29e:	82 0f       	add	r24, r18
     2a0:	93 1f       	adc	r25, r19
     2a2:	08 95       	ret

000002a4 <string4Touint8>:

//convert string of 4 characters uint8
uint8 string4Touint8(char* str)
{
     2a4:	fc 01       	movw	r30, r24
	uint8 value;
	value = (uint8) ((str[1]-48)*100 
     2a6:	83 81       	ldd	r24, Z+3	; 0x03
     2a8:	80 53       	subi	r24, 0x30	; 48
     2aa:	91 81       	ldd	r25, Z+1	; 0x01
     2ac:	90 53       	subi	r25, 0x30	; 48
     2ae:	24 e6       	ldi	r18, 0x64	; 100
     2b0:	92 9f       	mul	r25, r18
     2b2:	80 0d       	add	r24, r0
     2b4:	11 24       	eor	r1, r1
	+ (str[2]-48)*10 + str[3]-48);
     2b6:	92 81       	ldd	r25, Z+2	; 0x02
     2b8:	99 0f       	add	r25, r25

//convert string of 4 characters uint8
uint8 string4Touint8(char* str)
{
	uint8 value;
	value = (uint8) ((str[1]-48)*100 
     2ba:	90 56       	subi	r25, 0x60	; 96
     2bc:	29 2f       	mov	r18, r25
     2be:	22 0f       	add	r18, r18
     2c0:	22 0f       	add	r18, r18
     2c2:	29 0f       	add	r18, r25
	+ (str[2]-48)*10 + str[3]-48);
	return value;
}
     2c4:	82 0f       	add	r24, r18
     2c6:	08 95       	ret

000002c8 <__vector_21>:
		}
    }
}

ISR(ADC_vect)
{
     2c8:	1f 92       	push	r1
     2ca:	0f 92       	push	r0
     2cc:	0f b6       	in	r0, 0x3f	; 63
     2ce:	0f 92       	push	r0
     2d0:	11 24       	eor	r1, r1
		channel ++;
	*
	//adcSelectChannel(channel);
	adcStartConversion();
*/
}
     2d2:	0f 90       	pop	r0
     2d4:	0f be       	out	0x3f, r0	; 63
     2d6:	0f 90       	pop	r0
     2d8:	1f 90       	pop	r1
     2da:	18 95       	reti

000002dc <__vector_11>:

ISR(TIMER1_COMPA_vect)
{
     2dc:	1f 92       	push	r1
     2de:	0f 92       	push	r0
     2e0:	0f b6       	in	r0, 0x3f	; 63
     2e2:	0f 92       	push	r0
     2e4:	11 24       	eor	r1, r1
     2e6:	8f 93       	push	r24
	if(status.dc > 0 && flags.on && flags.dms)
     2e8:	80 91 3b 01 	lds	r24, 0x013B
     2ec:	88 23       	and	r24, r24
     2ee:	31 f0       	breq	.+12     	; 0x2fc <__vector_11+0x20>
     2f0:	80 91 37 01 	lds	r24, 0x0137
     2f4:	80 73       	andi	r24, 0x30	; 48
     2f6:	80 33       	cpi	r24, 0x30	; 48
     2f8:	09 f4       	brne	.+2      	; 0x2fc <__vector_11+0x20>
		setBit(PWM_PORT,PWM_BIT);		//Inicia o período em nível alto do PWM
     2fa:	29 9a       	sbi	0x05, 1	; 5
}
     2fc:	8f 91       	pop	r24
     2fe:	0f 90       	pop	r0
     300:	0f be       	out	0x3f, r0	; 63
     302:	0f 90       	pop	r0
     304:	1f 90       	pop	r1
     306:	18 95       	reti

00000308 <__vector_12>:

ISR(TIMER1_COMPB_vect)
{
     308:	1f 92       	push	r1
     30a:	0f 92       	push	r0
     30c:	0f b6       	in	r0, 0x3f	; 63
     30e:	0f 92       	push	r0
     310:	11 24       	eor	r1, r1
     312:	8f 93       	push	r24
	if(status.dc < 100)
     314:	80 91 3b 01 	lds	r24, 0x013B
     318:	84 36       	cpi	r24, 0x64	; 100
     31a:	08 f4       	brcc	.+2      	; 0x31e <__vector_12+0x16>
		clrBit(PWM_PORT,PWM_BIT);		//Inicia o período em nível baixo do PWM
     31c:	29 98       	cbi	0x05, 1	; 5
}
     31e:	8f 91       	pop	r24
     320:	0f 90       	pop	r0
     322:	0f be       	out	0x3f, r0	; 63
     324:	0f 90       	pop	r0
     326:	1f 90       	pop	r1
     328:	18 95       	reti

0000032a <__vector_16>:

//controle 60Hz
ISR(TIMER0_OVF_vect)
{
     32a:	1f 92       	push	r1
     32c:	0f 92       	push	r0
     32e:	0f b6       	in	r0, 0x3f	; 63
     330:	0f 92       	push	r0
     332:	11 24       	eor	r1, r1
     334:	2f 93       	push	r18
     336:	3f 93       	push	r19
     338:	4f 93       	push	r20
     33a:	5f 93       	push	r21
     33c:	6f 93       	push	r22
     33e:	7f 93       	push	r23
     340:	8f 93       	push	r24
     342:	9f 93       	push	r25
     344:	af 93       	push	r26
     346:	bf 93       	push	r27
     348:	ef 93       	push	r30
     34a:	ff 93       	push	r31
	//setBit(PIND,PD0);
	if(flags.mode == POT_MODE)
     34c:	90 91 37 01 	lds	r25, 0x0137
     350:	89 2f       	mov	r24, r25
     352:	8c 70       	andi	r24, 0x0C	; 12
     354:	88 30       	cpi	r24, 0x08	; 8
     356:	91 f4       	brne	.+36     	; 0x37c <__vector_16+0x52>
	{
		flags.on = isBitClr(ON_PIN,ON_BIT);
     358:	89 b1       	in	r24, 0x09	; 9
     35a:	85 fb       	bst	r24, 5
     35c:	88 27       	eor	r24, r24
     35e:	80 f9       	bld	r24, 0
     360:	21 e0       	ldi	r18, 0x01	; 1
     362:	82 27       	eor	r24, r18
     364:	80 fb       	bst	r24, 0
     366:	94 f9       	bld	r25, 4
     368:	90 93 37 01 	sts	0x0137, r25
		flags.dms = isBitClr(DMS_PIN,DMS_BIT);
     36c:	89 b1       	in	r24, 0x09	; 9
     36e:	82 95       	swap	r24
     370:	81 70       	andi	r24, 0x01	; 1
     372:	82 27       	eor	r24, r18
     374:	80 fb       	bst	r24, 0
     376:	95 f9       	bld	r25, 5
     378:	90 93 37 01 	sts	0x0137, r25
	}
	if(flags.on && flags.dms)
     37c:	80 91 37 01 	lds	r24, 0x0137
     380:	80 73       	andi	r24, 0x30	; 48
     382:	90 91 3b 01 	lds	r25, 0x013B
     386:	80 33       	cpi	r24, 0x30	; 48
     388:	79 f5       	brne	.+94     	; 0x3e8 <__vector_16+0xbe>
	{
		//stringTransmit("@teste*");
    	if(status.dc != dcReq)
     38a:	80 91 34 01 	lds	r24, 0x0134
     38e:	98 17       	cp	r25, r24
     390:	81 f1       	breq	.+96     	; 0x3f2 <__vector_16+0xc8>
    	{
    		if(dcReq > status.dc && dcReq > (minDC + 5))
     392:	98 17       	cp	r25, r24
     394:	30 f5       	brcc	.+76     	; 0x3e2 <__vector_16+0xb8>
     396:	60 91 05 01 	lds	r22, 0x0105
     39a:	48 2f       	mov	r20, r24
     39c:	50 e0       	ldi	r21, 0x00	; 0
     39e:	26 2f       	mov	r18, r22
     3a0:	30 e0       	ldi	r19, 0x00	; 0
     3a2:	2b 5f       	subi	r18, 0xFB	; 251
     3a4:	3f 4f       	sbci	r19, 0xFF	; 255
     3a6:	24 17       	cp	r18, r20
     3a8:	35 07       	cpc	r19, r21
     3aa:	dc f4       	brge	.+54     	; 0x3e2 <__vector_16+0xb8>
    		{
    			if(cont == maxCont)
     3ac:	20 91 35 01 	lds	r18, 0x0135
     3b0:	30 91 36 01 	lds	r19, 0x0136
     3b4:	23 30       	cpi	r18, 0x03	; 3
     3b6:	31 05       	cpc	r19, r1
     3b8:	69 f4       	brne	.+26     	; 0x3d4 <__vector_16+0xaa>
    			{
    				if(status.dc == 0)
     3ba:	91 11       	cpse	r25, r1
     3bc:	02 c0       	rjmp	.+4      	; 0x3c2 <__vector_16+0x98>
    					seta_dc(minDC);
     3be:	86 2f       	mov	r24, r22
     3c0:	02 c0       	rjmp	.+4      	; 0x3c6 <__vector_16+0x9c>
    				else
    					seta_dc(status.dc+1);
     3c2:	81 e0       	ldi	r24, 0x01	; 1
     3c4:	89 0f       	add	r24, r25
     3c6:	0e 94 83 00 	call	0x106	; 0x106 <seta_dc>
    				cont = 0;
     3ca:	10 92 36 01 	sts	0x0136, r1
     3ce:	10 92 35 01 	sts	0x0135, r1
     3d2:	0f c0       	rjmp	.+30     	; 0x3f2 <__vector_16+0xc8>
    			}
    			else
    				cont++;
     3d4:	2f 5f       	subi	r18, 0xFF	; 255
     3d6:	3f 4f       	sbci	r19, 0xFF	; 255
     3d8:	30 93 36 01 	sts	0x0136, r19
     3dc:	20 93 35 01 	sts	0x0135, r18
     3e0:	08 c0       	rjmp	.+16     	; 0x3f2 <__vector_16+0xc8>
    		}
    		else
    			if (dcReq < status.dc)
     3e2:	89 17       	cp	r24, r25
     3e4:	30 f4       	brcc	.+12     	; 0x3f2 <__vector_16+0xc8>
     3e6:	03 c0       	rjmp	.+6      	; 0x3ee <__vector_16+0xc4>
    				seta_dc(dcReq);			//definição do Duty Cicle do PWM
    	}
	}
	else
	{
		if(status.dc != 0)			//se o sistema ainda nao esta desligado
     3e8:	99 23       	and	r25, r25
     3ea:	19 f0       	breq	.+6      	; 0x3f2 <__vector_16+0xc8>
			seta_dc(0);				//desliga o sistema
     3ec:	80 e0       	ldi	r24, 0x00	; 0
     3ee:	0e 94 83 00 	call	0x106	; 0x106 <seta_dc>
	}
	if(status.temperature > criticalTemp && !flags.warning)
     3f2:	90 91 3c 01 	lds	r25, 0x013C
     3f6:	80 91 01 01 	lds	r24, 0x0101
     3fa:	89 17       	cp	r24, r25
     3fc:	50 f4       	brcc	.+20     	; 0x412 <__vector_16+0xe8>
     3fe:	20 91 37 01 	lds	r18, 0x0137
     402:	20 fd       	sbrc	r18, 0
     404:	06 c0       	rjmp	.+12     	; 0x412 <__vector_16+0xe8>
	{
		flags.warning = 1;
     406:	82 2f       	mov	r24, r18
     408:	81 60       	ori	r24, 0x01	; 1
     40a:	80 93 37 01 	sts	0x0137, r24
		setBit(BUZZER_PORT,BUZZER_BIT);
     40e:	44 9a       	sbi	0x08, 4	; 8
     410:	0a c0       	rjmp	.+20     	; 0x426 <__vector_16+0xfc>
	}
	else
		if(status.temperature < criticalTemp && flags.warning)
     412:	98 17       	cp	r25, r24
     414:	40 f4       	brcc	.+16     	; 0x426 <__vector_16+0xfc>
     416:	80 91 37 01 	lds	r24, 0x0137
     41a:	80 ff       	sbrs	r24, 0
     41c:	04 c0       	rjmp	.+8      	; 0x426 <__vector_16+0xfc>
		{
			flags.warning = 0;
     41e:	8e 7f       	andi	r24, 0xFE	; 254
     420:	80 93 37 01 	sts	0x0137, r24
			clrBit(BUZZER_PORT,BUZZER_BIT);
     424:	44 98       	cbi	0x08, 4	; 8
		}
}
     426:	ff 91       	pop	r31
     428:	ef 91       	pop	r30
     42a:	bf 91       	pop	r27
     42c:	af 91       	pop	r26
     42e:	9f 91       	pop	r25
     430:	8f 91       	pop	r24
     432:	7f 91       	pop	r23
     434:	6f 91       	pop	r22
     436:	5f 91       	pop	r21
     438:	4f 91       	pop	r20
     43a:	3f 91       	pop	r19
     43c:	2f 91       	pop	r18
     43e:	0f 90       	pop	r0
     440:	0f be       	out	0x3f, r0	; 63
     442:	0f 90       	pop	r0
     444:	1f 90       	pop	r1
     446:	18 95       	reti

00000448 <__vector_18>:

ISR(USART_RX_vect)
{
     448:	1f 92       	push	r1
     44a:	0f 92       	push	r0
     44c:	0f b6       	in	r0, 0x3f	; 63
     44e:	0f 92       	push	r0
     450:	11 24       	eor	r1, r1
     452:	2f 93       	push	r18
     454:	3f 93       	push	r19
     456:	4f 93       	push	r20
     458:	5f 93       	push	r21
     45a:	6f 93       	push	r22
     45c:	7f 93       	push	r23
     45e:	8f 93       	push	r24
     460:	9f 93       	push	r25
     462:	af 93       	push	r26
     464:	bf 93       	push	r27
     466:	ef 93       	push	r30
     468:	ff 93       	push	r31
	usartAddDataToReceiverBuffer(UDR0);
     46a:	80 91 c6 00 	lds	r24, 0x00C6
     46e:	0e 94 54 0a 	call	0x14a8	; 0x14a8 <usartAddDataToReceiverBuffer>
     472:	ff 91       	pop	r31
     474:	ef 91       	pop	r30
     476:	bf 91       	pop	r27
     478:	af 91       	pop	r26
     47a:	9f 91       	pop	r25
     47c:	8f 91       	pop	r24
     47e:	7f 91       	pop	r23
     480:	6f 91       	pop	r22
     482:	5f 91       	pop	r21
     484:	4f 91       	pop	r20
     486:	3f 91       	pop	r19
     488:	2f 91       	pop	r18
     48a:	0f 90       	pop	r0
     48c:	0f be       	out	0x3f, r0	; 63
     48e:	0f 90       	pop	r0
     490:	1f 90       	pop	r1
     492:	18 95       	reti

00000494 <usartReceiveStd>:
 * Checks if a reception has been completed
 * -------------------------------------------------------------------------- */

bool_t usartIsReceptionComplete(void)
{
	return isBitSet(UCSR0A, RXC0);
     494:	80 91 c0 00 	lds	r24, 0x00C0
 * standard input heandler
 * -------------------------------------------------------------------------- */

int16 usartReceiveStd(FILE * stream)
{
	while(!usartIsReceptionComplete())
     498:	87 ff       	sbrs	r24, 7
     49a:	fc cf       	rjmp	.-8      	; 0x494 <usartReceiveStd>
		;	// Waits until last reception ends
	return (int16)UDR0;
     49c:	80 91 c6 00 	lds	r24, 0x00C6
}
     4a0:	90 e0       	ldi	r25, 0x00	; 0
     4a2:	08 95       	ret

000004a4 <globalInterruptEnable>:
 * Enable global interrupts
 * -------------------------------------------------------------------------- */

void globalInterruptEnable(void)
{
	sei();
     4a4:	78 94       	sei
     4a6:	08 95       	ret

000004a8 <globalInterruptDisable>:
 * Disable global interrupts
 * -------------------------------------------------------------------------- */

void globalInterruptDisable(void)
{
	cli();
     4a8:	f8 94       	cli
     4aa:	08 95       	ret

000004ac <systemClockSetPrescaler>:

resultValue_t systemClockSetPrescaler(systemPrescalerValue_t prescaler)
{
	uint8 aux8 = 0;

	switch(prescaler){
     4ac:	90 e0       	ldi	r25, 0x00	; 0
     4ae:	89 30       	cpi	r24, 0x09	; 9
     4b0:	91 05       	cpc	r25, r1
     4b2:	00 f5       	brcc	.+64     	; 0x4f4 <systemClockSetPrescaler+0x48>
     4b4:	fc 01       	movw	r30, r24
     4b6:	e4 5b       	subi	r30, 0xB4	; 180
     4b8:	ff 4f       	sbci	r31, 0xFF	; 255
     4ba:	0c 94 f1 0c 	jmp	0x19e2	; 0x19e2 <__tablejump2__>
		case SYSTEM_PRESCALER_OFF:		aux8 = 0;	break;
     4be:	80 e0       	ldi	r24, 0x00	; 0
     4c0:	0f c0       	rjmp	.+30     	; 0x4e0 <systemClockSetPrescaler+0x34>
		case SYSTEM_PRESCALER_2:		aux8 = 1;	break;
		case SYSTEM_PRESCALER_4:		aux8 = 2;	break;
     4c2:	82 e0       	ldi	r24, 0x02	; 2
     4c4:	0d c0       	rjmp	.+26     	; 0x4e0 <systemClockSetPrescaler+0x34>
		case SYSTEM_PRESCALER_8:		aux8 = 3;	break;
     4c6:	83 e0       	ldi	r24, 0x03	; 3
     4c8:	0b c0       	rjmp	.+22     	; 0x4e0 <systemClockSetPrescaler+0x34>
		case SYSTEM_PRESCALER_16:		aux8 = 4;	break;
     4ca:	84 e0       	ldi	r24, 0x04	; 4
     4cc:	09 c0       	rjmp	.+18     	; 0x4e0 <systemClockSetPrescaler+0x34>
		case SYSTEM_PRESCALER_32:		aux8 = 5;	break;
     4ce:	85 e0       	ldi	r24, 0x05	; 5
     4d0:	07 c0       	rjmp	.+14     	; 0x4e0 <systemClockSetPrescaler+0x34>
		case SYSTEM_PRESCALER_64:		aux8 = 6;	break;
     4d2:	86 e0       	ldi	r24, 0x06	; 6
     4d4:	05 c0       	rjmp	.+10     	; 0x4e0 <systemClockSetPrescaler+0x34>
		case SYSTEM_PRESCALER_128:		aux8 = 7;	break;
     4d6:	87 e0       	ldi	r24, 0x07	; 7
     4d8:	03 c0       	rjmp	.+6      	; 0x4e0 <systemClockSetPrescaler+0x34>
		case SYSTEM_PRESCALER_256:		aux8 = 8;	break;
     4da:	88 e0       	ldi	r24, 0x08	; 8
     4dc:	01 c0       	rjmp	.+2      	; 0x4e0 <systemClockSetPrescaler+0x34>
{
	uint8 aux8 = 0;

	switch(prescaler){
		case SYSTEM_PRESCALER_OFF:		aux8 = 0;	break;
		case SYSTEM_PRESCALER_2:		aux8 = 1;	break;
     4de:	81 e0       	ldi	r24, 0x01	; 1
		case SYSTEM_PRESCALER_64:		aux8 = 6;	break;
		case SYSTEM_PRESCALER_128:		aux8 = 7;	break;
		case SYSTEM_PRESCALER_256:		aux8 = 8;	break;
		default:						return RESULT_UNSUPPORTED_VALUE;	break;
	}
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE){
     4e0:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     4e2:	f8 94       	cli
		CLKPR = 0b10000000;
     4e4:	20 e8       	ldi	r18, 0x80	; 128
     4e6:	20 93 61 00 	sts	0x0061, r18
		CLKPR = aux8;
     4ea:	80 93 61 00 	sts	0x0061, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     4ee:	9f bf       	out	0x3f, r25	; 63
	}

	return RESULT_OK;
     4f0:	80 e0       	ldi	r24, 0x00	; 0
     4f2:	08 95       	ret
		case SYSTEM_PRESCALER_16:		aux8 = 4;	break;
		case SYSTEM_PRESCALER_32:		aux8 = 5;	break;
		case SYSTEM_PRESCALER_64:		aux8 = 6;	break;
		case SYSTEM_PRESCALER_128:		aux8 = 7;	break;
		case SYSTEM_PRESCALER_256:		aux8 = 8;	break;
		default:						return RESULT_UNSUPPORTED_VALUE;	break;
     4f4:	87 e0       	ldi	r24, 0x07	; 7
		CLKPR = 0b10000000;
		CLKPR = aux8;
	}

	return RESULT_OK;
}
     4f6:	08 95       	ret

000004f8 <eepromSetOperationMode>:

void eepromSetOperationMode(eepromMode_t mode)
{
	uint8 aux8 = 0;

	aux8 = EECR & ~(0x03 << EEPM0);
     4f8:	2f b3       	in	r18, 0x1f	; 31
	aux8 |= (mode << EEPM0);
     4fa:	30 e1       	ldi	r19, 0x10	; 16
     4fc:	83 9f       	mul	r24, r19
     4fe:	c0 01       	movw	r24, r0
     500:	11 24       	eor	r1, r1

void eepromSetOperationMode(eepromMode_t mode)
{
	uint8 aux8 = 0;

	aux8 = EECR & ~(0x03 << EEPM0);
     502:	2f 7c       	andi	r18, 0xCF	; 207
	aux8 |= (mode << EEPM0);
     504:	28 2b       	or	r18, r24
	EECR = aux8;
     506:	2f bb       	out	0x1f, r18	; 31
     508:	08 95       	ret

0000050a <eepromReadyActivateInterrupt>:
 * Activates the EEPROM ready interrupt
 * -------------------------------------------------------------------------- */

void eepromReadyActivateInterrupt(void)
{
	setBit(EECR, EERIE);
     50a:	fb 9a       	sbi	0x1f, 3	; 31
     50c:	08 95       	ret

0000050e <eepromReadyDeactivateInterrupt>:
 * Deactivates the EEPROM ready interrupt
 * -------------------------------------------------------------------------- */

void eepromReadyDeactivateInterrupt(void)
{
	clrBit(EECR, EERIE);
     50e:	fb 98       	cbi	0x1f, 3	; 31
     510:	08 95       	ret

00000512 <eepromWrite>:
 * Writes a byte in the specified address in the EEPROM
 * -------------------------------------------------------------------------- */

void eepromWrite(uint16 address, uint8 data)
{
	waitUntilBitIsClear(EECR, EEPE);
     512:	f9 99       	sbic	0x1f, 1	; 31
     514:	fe cf       	rjmp	.-4      	; 0x512 <eepromWrite>
	waitUntilBitIsClear(SPMEN, SPMCSR);
     516:	27 b7       	in	r18, 0x37	; 55
	EEAR = (address & EEPROM_ADDRESS_MASK);
     518:	93 70       	andi	r25, 0x03	; 3
     51a:	92 bd       	out	0x22, r25	; 34
     51c:	81 bd       	out	0x21, r24	; 33
	EEDR = data;
     51e:	60 bd       	out	0x20, r22	; 32
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE){
     520:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     522:	f8 94       	cli
		setBit(EECR, EEMPE);
     524:	fa 9a       	sbi	0x1f, 2	; 31
		setBit(EECR, EEPE);
     526:	f9 9a       	sbi	0x1f, 1	; 31
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     528:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     52a:	08 95       	ret

0000052c <eepromRead>:
 * Reads a byte from the specified address in the EEPROM
 * -------------------------------------------------------------------------- */

uint8 eepromRead(uint16 address)
{
	waitUntilBitIsClear(EECR, EEPE);
     52c:	f9 99       	sbic	0x1f, 1	; 31
     52e:	fe cf       	rjmp	.-4      	; 0x52c <eepromRead>
	EEAR = (address & EEPROM_ADDRESS_MASK);
     530:	93 70       	andi	r25, 0x03	; 3
     532:	92 bd       	out	0x22, r25	; 34
     534:	81 bd       	out	0x21, r24	; 33
	setBit(EECR, EERE);
     536:	f8 9a       	sbi	0x1f, 0	; 31
	return EEDR;
     538:	80 b5       	in	r24, 0x20	; 32
}
     53a:	08 95       	ret

0000053c <globalPullUpEnable>:
 * Enables the global pull-up
 * -------------------------------------------------------------------------- */

void globalPullUpEnable(void)
{
	clrBit(MCUCR, PUD);
     53c:	85 b7       	in	r24, 0x35	; 53
     53e:	8f 7e       	andi	r24, 0xEF	; 239
     540:	85 bf       	out	0x35, r24	; 53
     542:	08 95       	ret

00000544 <pullUpDisable>:
 * Disables the global pull-up
 * -------------------------------------------------------------------------- */

void pullUpDisable(void)
{
	setBit(MCUCR, PUD);
     544:	85 b7       	in	r24, 0x35	; 53
     546:	80 61       	ori	r24, 0x10	; 16
     548:	85 bf       	out	0x35, r24	; 53
     54a:	08 95       	ret

0000054c <int0Config>:

resultValue_t int0Config(portMode_t port, senseMode_t sense)
{
	uint8 aux8 = 0;

	switch(port){
     54c:	82 30       	cpi	r24, 0x02	; 2
     54e:	79 f0       	breq	.+30     	; 0x56e <int0Config+0x22>
     550:	30 f4       	brcc	.+12     	; 0x55e <int0Config+0x12>
     552:	88 23       	and	r24, r24
     554:	49 f0       	breq	.+18     	; 0x568 <int0Config+0x1c>
     556:	81 30       	cpi	r24, 0x01	; 1
     558:	11 f5       	brne	.+68     	; 0x59e <int0Config+0x52>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD2); setBit(DDRD, PD2);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD2); setBit(DDRD, PD2);	break;
     55a:	5a 9a       	sbi	0x0b, 2	; 11
     55c:	06 c0       	rjmp	.+12     	; 0x56a <int0Config+0x1e>

resultValue_t int0Config(portMode_t port, senseMode_t sense)
{
	uint8 aux8 = 0;

	switch(port){
     55e:	83 30       	cpi	r24, 0x03	; 3
     560:	41 f0       	breq	.+16     	; 0x572 <int0Config+0x26>
     562:	8f 3f       	cpi	r24, 0xFF	; 255
     564:	41 f0       	breq	.+16     	; 0x576 <int0Config+0x2a>
     566:	1b c0       	rjmp	.+54     	; 0x59e <int0Config+0x52>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD2); setBit(DDRD, PD2);	break;
     568:	5a 98       	cbi	0x0b, 2	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD2); setBit(DDRD, PD2);	break;
     56a:	52 9a       	sbi	0x0a, 2	; 10
     56c:	04 c0       	rjmp	.+8      	; 0x576 <int0Config+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD2); clrBit(DDRD, PD2);	break;
     56e:	5a 98       	cbi	0x0b, 2	; 11
     570:	01 c0       	rjmp	.+2      	; 0x574 <int0Config+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD2); clrBit(DDRD, PD2);	break;
     572:	5a 9a       	sbi	0x0b, 2	; 11
     574:	52 98       	cbi	0x0a, 2	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}

	if(sense != SENSE_NO_CHANGE){
     576:	6f 3f       	cpi	r22, 0xFF	; 255
     578:	a1 f0       	breq	.+40     	; 0x5a2 <int0Config+0x56>
		aux8 = EICRA & ~(0x03 << ISC00);
     57a:	80 91 69 00 	lds	r24, 0x0069
     57e:	8c 7f       	andi	r24, 0xFC	; 252
		switch(sense){
     580:	61 30       	cpi	r22, 0x01	; 1
     582:	39 f0       	breq	.+14     	; 0x592 <int0Config+0x46>
     584:	48 f0       	brcs	.+18     	; 0x598 <int0Config+0x4c>
     586:	62 30       	cpi	r22, 0x02	; 2
     588:	31 f0       	breq	.+12     	; 0x596 <int0Config+0x4a>
     58a:	63 30       	cpi	r22, 0x03	; 3
     58c:	61 f4       	brne	.+24     	; 0x5a6 <int0Config+0x5a>
			case SENSE_LOW_LEVEL:		break;
			case SENSE_ANY_EDGE:		aux8 |= (0x01 << ISC00);			break;
			case SENSE_FALLING_EDGE:	aux8 |= (0x02 << ISC00);			break;
			case SENSE_RISING_EDGE:		aux8 |= (0x03 << ISC00);			break;
     58e:	83 60       	ori	r24, 0x03	; 3
     590:	03 c0       	rjmp	.+6      	; 0x598 <int0Config+0x4c>

	if(sense != SENSE_NO_CHANGE){
		aux8 = EICRA & ~(0x03 << ISC00);
		switch(sense){
			case SENSE_LOW_LEVEL:		break;
			case SENSE_ANY_EDGE:		aux8 |= (0x01 << ISC00);			break;
     592:	81 60       	ori	r24, 0x01	; 1
     594:	01 c0       	rjmp	.+2      	; 0x598 <int0Config+0x4c>
			case SENSE_FALLING_EDGE:	aux8 |= (0x02 << ISC00);			break;
     596:	82 60       	ori	r24, 0x02	; 2
			case SENSE_RISING_EDGE:		aux8 |= (0x03 << ISC00);			break;
			case SENSE_NO_CHANGE:		break;
			default:					return RESULT_INT_SENSE_VALUE_UNSUPPORTED;	break;
		}
		EICRA = aux8;
     598:	80 93 69 00 	sts	0x0069, r24
     59c:	02 c0       	rjmp	.+4      	; 0x5a2 <int0Config+0x56>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD2); setBit(DDRD, PD2);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD2); setBit(DDRD, PD2);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD2); clrBit(DDRD, PD2);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD2); clrBit(DDRD, PD2);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     59e:	81 e0       	ldi	r24, 0x01	; 1
     5a0:	08 95       	ret
			default:					return RESULT_INT_SENSE_VALUE_UNSUPPORTED;	break;
		}
		EICRA = aux8;
	}

	return RESULT_OK;
     5a2:	80 e0       	ldi	r24, 0x00	; 0
     5a4:	08 95       	ret
			case SENSE_LOW_LEVEL:		break;
			case SENSE_ANY_EDGE:		aux8 |= (0x01 << ISC00);			break;
			case SENSE_FALLING_EDGE:	aux8 |= (0x02 << ISC00);			break;
			case SENSE_RISING_EDGE:		aux8 |= (0x03 << ISC00);			break;
			case SENSE_NO_CHANGE:		break;
			default:					return RESULT_INT_SENSE_VALUE_UNSUPPORTED;	break;
     5a6:	82 e0       	ldi	r24, 0x02	; 2
		}
		EICRA = aux8;
	}

	return RESULT_OK;
}
     5a8:	08 95       	ret

000005aa <int0ActivateInterrupt>:
 * Activates the external interrupt int0
 * -------------------------------------------------------------------------- */

void int0ActivateInterrupt(void)
{
	setBit(EIMSK, INT0);
     5aa:	e8 9a       	sbi	0x1d, 0	; 29
     5ac:	08 95       	ret

000005ae <int0DeactivateInterrupt>:
 * Deactivates the external interrupt int0
 * -------------------------------------------------------------------------- */

void int0DeactivateInterrupt(void)
{
	clrBit(EIMSK, INT0);
     5ae:	e8 98       	cbi	0x1d, 0	; 29
     5b0:	08 95       	ret

000005b2 <int0ClearInterruptRequest>:
 * Clears the external interrupt int0 request
 * -------------------------------------------------------------------------- */

void int0ClearInterruptRequest(void)
{
	setBit(EIFR, INTF0);
     5b2:	e0 9a       	sbi	0x1c, 0	; 28
     5b4:	08 95       	ret

000005b6 <int1Config>:

resultValue_t int1Config(portMode_t port, senseMode_t sense)
{
	uint8 aux8 = 0;

	switch(port){
     5b6:	82 30       	cpi	r24, 0x02	; 2
     5b8:	79 f0       	breq	.+30     	; 0x5d8 <int1Config+0x22>
     5ba:	30 f4       	brcc	.+12     	; 0x5c8 <int1Config+0x12>
     5bc:	88 23       	and	r24, r24
     5be:	49 f0       	breq	.+18     	; 0x5d2 <int1Config+0x1c>
     5c0:	81 30       	cpi	r24, 0x01	; 1
     5c2:	11 f5       	brne	.+68     	; 0x608 <int1Config+0x52>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD3); setBit(DDRD, PD3);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD3); setBit(DDRD, PD3);	break;
     5c4:	5b 9a       	sbi	0x0b, 3	; 11
     5c6:	06 c0       	rjmp	.+12     	; 0x5d4 <int1Config+0x1e>

resultValue_t int1Config(portMode_t port, senseMode_t sense)
{
	uint8 aux8 = 0;

	switch(port){
     5c8:	83 30       	cpi	r24, 0x03	; 3
     5ca:	41 f0       	breq	.+16     	; 0x5dc <int1Config+0x26>
     5cc:	8f 3f       	cpi	r24, 0xFF	; 255
     5ce:	41 f0       	breq	.+16     	; 0x5e0 <int1Config+0x2a>
     5d0:	1b c0       	rjmp	.+54     	; 0x608 <int1Config+0x52>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD3); setBit(DDRD, PD3);	break;
     5d2:	5b 98       	cbi	0x0b, 3	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD3); setBit(DDRD, PD3);	break;
     5d4:	53 9a       	sbi	0x0a, 3	; 10
     5d6:	04 c0       	rjmp	.+8      	; 0x5e0 <int1Config+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD3); clrBit(DDRD, PD3);	break;
     5d8:	5b 98       	cbi	0x0b, 3	; 11
     5da:	01 c0       	rjmp	.+2      	; 0x5de <int1Config+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD3); clrBit(DDRD, PD3);	break;
     5dc:	5b 9a       	sbi	0x0b, 3	; 11
     5de:	53 98       	cbi	0x0a, 3	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}

	if(sense != SENSE_NO_CHANGE){
     5e0:	6f 3f       	cpi	r22, 0xFF	; 255
     5e2:	a1 f0       	breq	.+40     	; 0x60c <int1Config+0x56>
		aux8 = EICRA & ~(0x03 << ISC10);
     5e4:	80 91 69 00 	lds	r24, 0x0069
     5e8:	83 7f       	andi	r24, 0xF3	; 243
		switch(sense){
     5ea:	61 30       	cpi	r22, 0x01	; 1
     5ec:	39 f0       	breq	.+14     	; 0x5fc <int1Config+0x46>
     5ee:	48 f0       	brcs	.+18     	; 0x602 <int1Config+0x4c>
     5f0:	62 30       	cpi	r22, 0x02	; 2
     5f2:	31 f0       	breq	.+12     	; 0x600 <int1Config+0x4a>
     5f4:	63 30       	cpi	r22, 0x03	; 3
     5f6:	61 f4       	brne	.+24     	; 0x610 <int1Config+0x5a>
			case SENSE_LOW_LEVEL:		break;
			case SENSE_ANY_EDGE:		aux8 |= (0x01 << ISC10);			break;
			case SENSE_FALLING_EDGE:	aux8 |= (0x02 << ISC10);			break;
			case SENSE_RISING_EDGE:		aux8 |= (0x03 << ISC10);			break;
     5f8:	8c 60       	ori	r24, 0x0C	; 12
     5fa:	03 c0       	rjmp	.+6      	; 0x602 <int1Config+0x4c>

	if(sense != SENSE_NO_CHANGE){
		aux8 = EICRA & ~(0x03 << ISC10);
		switch(sense){
			case SENSE_LOW_LEVEL:		break;
			case SENSE_ANY_EDGE:		aux8 |= (0x01 << ISC10);			break;
     5fc:	84 60       	ori	r24, 0x04	; 4
     5fe:	01 c0       	rjmp	.+2      	; 0x602 <int1Config+0x4c>
			case SENSE_FALLING_EDGE:	aux8 |= (0x02 << ISC10);			break;
     600:	88 60       	ori	r24, 0x08	; 8
			case SENSE_RISING_EDGE:		aux8 |= (0x03 << ISC10);			break;
			case SENSE_NO_CHANGE:		break;
			default:					return RESULT_INT_SENSE_VALUE_UNSUPPORTED;	break;
		}
		EICRA = aux8;
     602:	80 93 69 00 	sts	0x0069, r24
     606:	02 c0       	rjmp	.+4      	; 0x60c <int1Config+0x56>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD3); setBit(DDRD, PD3);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD3); setBit(DDRD, PD3);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD3); clrBit(DDRD, PD3);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD3); clrBit(DDRD, PD3);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     608:	81 e0       	ldi	r24, 0x01	; 1
     60a:	08 95       	ret
			default:					return RESULT_INT_SENSE_VALUE_UNSUPPORTED;	break;
		}
		EICRA = aux8;
	}

	return RESULT_OK;
     60c:	80 e0       	ldi	r24, 0x00	; 0
     60e:	08 95       	ret
			case SENSE_LOW_LEVEL:		break;
			case SENSE_ANY_EDGE:		aux8 |= (0x01 << ISC10);			break;
			case SENSE_FALLING_EDGE:	aux8 |= (0x02 << ISC10);			break;
			case SENSE_RISING_EDGE:		aux8 |= (0x03 << ISC10);			break;
			case SENSE_NO_CHANGE:		break;
			default:					return RESULT_INT_SENSE_VALUE_UNSUPPORTED;	break;
     610:	82 e0       	ldi	r24, 0x02	; 2
		}
		EICRA = aux8;
	}

	return RESULT_OK;
}
     612:	08 95       	ret

00000614 <int1ActivateInterrupt>:
 * Activates the external interrupt int1
 * -------------------------------------------------------------------------- */

void int1ActivateInterrupt(void)
{
	setBit(EIMSK, INT1);
     614:	e9 9a       	sbi	0x1d, 1	; 29
     616:	08 95       	ret

00000618 <int1DeactivateInterrupt>:
 * Deactivates the external interrupt int1
 * -------------------------------------------------------------------------- */

void int1DeactivateInterrupt(void)
{
	clrBit(EIMSK, INT1);
     618:	e9 98       	cbi	0x1d, 1	; 29
     61a:	08 95       	ret

0000061c <int1ClearInterruptRequest>:
 * Clears the external interrupt int1 request
 * -------------------------------------------------------------------------- */

void int1ClearInterruptRequest(void)
{
	setBit(EIFR, INTF1);
     61c:	e1 9a       	sbi	0x1c, 1	; 28
     61e:	08 95       	ret

00000620 <pcint7_0Enable>:
 * Enables the external interrupt pcint in port B
 * -------------------------------------------------------------------------- */

void pcint7_0Enable(void)
{
	setBit(PCICR, PCIE0);
     620:	e8 e6       	ldi	r30, 0x68	; 104
     622:	f0 e0       	ldi	r31, 0x00	; 0
     624:	80 81       	ld	r24, Z
     626:	81 60       	ori	r24, 0x01	; 1
     628:	80 83       	st	Z, r24
     62a:	08 95       	ret

0000062c <pcint7_0Disable>:
 * Disables the external interrupt pcint in port B
 * -------------------------------------------------------------------------- */

void pcint7_0Disable(void)
{
	clrBit(PCICR, PCIE0);
     62c:	e8 e6       	ldi	r30, 0x68	; 104
     62e:	f0 e0       	ldi	r31, 0x00	; 0
     630:	80 81       	ld	r24, Z
     632:	8e 7f       	andi	r24, 0xFE	; 254
     634:	80 83       	st	Z, r24
     636:	08 95       	ret

00000638 <pcint7_0ClearInterruptRequest>:
 * Disables the external interrupt pcint in port B
 * -------------------------------------------------------------------------- */

void pcint7_0ClearInterruptRequest(void)
{
	setBit(PCIFR, PCIF0);
     638:	d8 9a       	sbi	0x1b, 0	; 27
     63a:	08 95       	ret

0000063c <pcint0ActivateInterrupt>:
 * Activates the external interrupt pcint0 and configures port mode in PB0
 * -------------------------------------------------------------------------- */

resultValue_t pcint0ActivateInterrupt(portMode_t port)
{
	switch(port){
     63c:	82 30       	cpi	r24, 0x02	; 2
     63e:	79 f0       	breq	.+30     	; 0x65e <pcint0ActivateInterrupt+0x22>
     640:	30 f4       	brcc	.+12     	; 0x64e <pcint0ActivateInterrupt+0x12>
     642:	88 23       	and	r24, r24
     644:	49 f0       	breq	.+18     	; 0x658 <pcint0ActivateInterrupt+0x1c>
     646:	81 30       	cpi	r24, 0x01	; 1
     648:	a9 f4       	brne	.+42     	; 0x674 <pcint0ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB0); setBit(DDRB, PB0);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB0); setBit(DDRB, PB0);	break;
     64a:	28 9a       	sbi	0x05, 0	; 5
     64c:	06 c0       	rjmp	.+12     	; 0x65a <pcint0ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint0 and configures port mode in PB0
 * -------------------------------------------------------------------------- */

resultValue_t pcint0ActivateInterrupt(portMode_t port)
{
	switch(port){
     64e:	83 30       	cpi	r24, 0x03	; 3
     650:	41 f0       	breq	.+16     	; 0x662 <pcint0ActivateInterrupt+0x26>
     652:	8f 3f       	cpi	r24, 0xFF	; 255
     654:	41 f0       	breq	.+16     	; 0x666 <pcint0ActivateInterrupt+0x2a>
     656:	0e c0       	rjmp	.+28     	; 0x674 <pcint0ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB0); setBit(DDRB, PB0);	break;
     658:	28 98       	cbi	0x05, 0	; 5
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB0); setBit(DDRB, PB0);	break;
     65a:	20 9a       	sbi	0x04, 0	; 4
     65c:	04 c0       	rjmp	.+8      	; 0x666 <pcint0ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB0); clrBit(DDRB, PB0);	break;
     65e:	28 98       	cbi	0x05, 0	; 5
     660:	01 c0       	rjmp	.+2      	; 0x664 <pcint0ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB0); clrBit(DDRB, PB0);	break;
     662:	28 9a       	sbi	0x05, 0	; 5
     664:	20 98       	cbi	0x04, 0	; 4
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK0, PCINT0);
     666:	80 91 6b 00 	lds	r24, 0x006B
     66a:	81 60       	ori	r24, 0x01	; 1
     66c:	80 93 6b 00 	sts	0x006B, r24
	return RESULT_OK;
     670:	80 e0       	ldi	r24, 0x00	; 0
     672:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB0); setBit(DDRB, PB0);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB0); setBit(DDRB, PB0);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB0); clrBit(DDRB, PB0);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB0); clrBit(DDRB, PB0);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     674:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK0, PCINT0);
	return RESULT_OK;
}
     676:	08 95       	ret

00000678 <pcint0DeactivateInterrupt>:
 * Deactivates the external interrupt pcint0 in PB0
 * -------------------------------------------------------------------------- */

void pcint0DeactivateInterrupt(void)
{
	clrBit(PCMSK0, PCINT0);
     678:	eb e6       	ldi	r30, 0x6B	; 107
     67a:	f0 e0       	ldi	r31, 0x00	; 0
     67c:	80 81       	ld	r24, Z
     67e:	8e 7f       	andi	r24, 0xFE	; 254
     680:	80 83       	st	Z, r24
     682:	08 95       	ret

00000684 <pcint1ActivateInterrupt>:
 * Activates the external interrupt pcint1 and configures port mode in PB1
 * -------------------------------------------------------------------------- */

resultValue_t pcint1ActivateInterrupt(portMode_t port)
{
	switch(port){
     684:	82 30       	cpi	r24, 0x02	; 2
     686:	79 f0       	breq	.+30     	; 0x6a6 <pcint1ActivateInterrupt+0x22>
     688:	30 f4       	brcc	.+12     	; 0x696 <pcint1ActivateInterrupt+0x12>
     68a:	88 23       	and	r24, r24
     68c:	49 f0       	breq	.+18     	; 0x6a0 <pcint1ActivateInterrupt+0x1c>
     68e:	81 30       	cpi	r24, 0x01	; 1
     690:	a9 f4       	brne	.+42     	; 0x6bc <pcint1ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB1); setBit(DDRB, PB1);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB1); setBit(DDRB, PB1);	break;
     692:	29 9a       	sbi	0x05, 1	; 5
     694:	06 c0       	rjmp	.+12     	; 0x6a2 <pcint1ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint1 and configures port mode in PB1
 * -------------------------------------------------------------------------- */

resultValue_t pcint1ActivateInterrupt(portMode_t port)
{
	switch(port){
     696:	83 30       	cpi	r24, 0x03	; 3
     698:	41 f0       	breq	.+16     	; 0x6aa <pcint1ActivateInterrupt+0x26>
     69a:	8f 3f       	cpi	r24, 0xFF	; 255
     69c:	41 f0       	breq	.+16     	; 0x6ae <pcint1ActivateInterrupt+0x2a>
     69e:	0e c0       	rjmp	.+28     	; 0x6bc <pcint1ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB1); setBit(DDRB, PB1);	break;
     6a0:	29 98       	cbi	0x05, 1	; 5
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB1); setBit(DDRB, PB1);	break;
     6a2:	21 9a       	sbi	0x04, 1	; 4
     6a4:	04 c0       	rjmp	.+8      	; 0x6ae <pcint1ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB1); clrBit(DDRB, PB1);	break;
     6a6:	29 98       	cbi	0x05, 1	; 5
     6a8:	01 c0       	rjmp	.+2      	; 0x6ac <pcint1ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB1); clrBit(DDRB, PB1);	break;
     6aa:	29 9a       	sbi	0x05, 1	; 5
     6ac:	21 98       	cbi	0x04, 1	; 4
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK0, PCINT1);
     6ae:	80 91 6b 00 	lds	r24, 0x006B
     6b2:	82 60       	ori	r24, 0x02	; 2
     6b4:	80 93 6b 00 	sts	0x006B, r24
	return RESULT_OK;
     6b8:	80 e0       	ldi	r24, 0x00	; 0
     6ba:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB1); setBit(DDRB, PB1);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB1); setBit(DDRB, PB1);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB1); clrBit(DDRB, PB1);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB1); clrBit(DDRB, PB1);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     6bc:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK0, PCINT1);
	return RESULT_OK;
}
     6be:	08 95       	ret

000006c0 <pcint1DeactivateInterrupt>:
 * Deactivates the external interrupt pcint1 in PB1
 * -------------------------------------------------------------------------- */

void pcint1DeactivateInterrupt(void)
{
	clrBit(PCMSK0, PCINT1);
     6c0:	eb e6       	ldi	r30, 0x6B	; 107
     6c2:	f0 e0       	ldi	r31, 0x00	; 0
     6c4:	80 81       	ld	r24, Z
     6c6:	8d 7f       	andi	r24, 0xFD	; 253
     6c8:	80 83       	st	Z, r24
     6ca:	08 95       	ret

000006cc <pcint2ActivateInterrupt>:
 * Activates the external interrupt pcint2 and configures port mode in PB2
 * -------------------------------------------------------------------------- */

resultValue_t pcint2ActivateInterrupt(portMode_t port)
{
	switch(port){
     6cc:	82 30       	cpi	r24, 0x02	; 2
     6ce:	79 f0       	breq	.+30     	; 0x6ee <pcint2ActivateInterrupt+0x22>
     6d0:	30 f4       	brcc	.+12     	; 0x6de <pcint2ActivateInterrupt+0x12>
     6d2:	88 23       	and	r24, r24
     6d4:	49 f0       	breq	.+18     	; 0x6e8 <pcint2ActivateInterrupt+0x1c>
     6d6:	81 30       	cpi	r24, 0x01	; 1
     6d8:	a9 f4       	brne	.+42     	; 0x704 <pcint2ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB2); setBit(DDRB, PB2);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB2); setBit(DDRB, PB2);	break;
     6da:	2a 9a       	sbi	0x05, 2	; 5
     6dc:	06 c0       	rjmp	.+12     	; 0x6ea <pcint2ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint2 and configures port mode in PB2
 * -------------------------------------------------------------------------- */

resultValue_t pcint2ActivateInterrupt(portMode_t port)
{
	switch(port){
     6de:	83 30       	cpi	r24, 0x03	; 3
     6e0:	41 f0       	breq	.+16     	; 0x6f2 <pcint2ActivateInterrupt+0x26>
     6e2:	8f 3f       	cpi	r24, 0xFF	; 255
     6e4:	41 f0       	breq	.+16     	; 0x6f6 <pcint2ActivateInterrupt+0x2a>
     6e6:	0e c0       	rjmp	.+28     	; 0x704 <pcint2ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB2); setBit(DDRB, PB2);	break;
     6e8:	2a 98       	cbi	0x05, 2	; 5
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB2); setBit(DDRB, PB2);	break;
     6ea:	22 9a       	sbi	0x04, 2	; 4
     6ec:	04 c0       	rjmp	.+8      	; 0x6f6 <pcint2ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB2); clrBit(DDRB, PB2);	break;
     6ee:	2a 98       	cbi	0x05, 2	; 5
     6f0:	01 c0       	rjmp	.+2      	; 0x6f4 <pcint2ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB2); clrBit(DDRB, PB2);	break;
     6f2:	2a 9a       	sbi	0x05, 2	; 5
     6f4:	22 98       	cbi	0x04, 2	; 4
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK0, PCINT2);
     6f6:	80 91 6b 00 	lds	r24, 0x006B
     6fa:	84 60       	ori	r24, 0x04	; 4
     6fc:	80 93 6b 00 	sts	0x006B, r24
	return RESULT_OK;
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB2); setBit(DDRB, PB2);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB2); setBit(DDRB, PB2);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB2); clrBit(DDRB, PB2);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB2); clrBit(DDRB, PB2);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     704:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK0, PCINT2);
	return RESULT_OK;
}
     706:	08 95       	ret

00000708 <pcint2DeactivateInterrupt>:
 * Deactivates the external interrupt pcint2 in PB2
 * -------------------------------------------------------------------------- */

void pcint2DeactivateInterrupt(void)
{
	clrBit(PCMSK0, PCINT2);
     708:	eb e6       	ldi	r30, 0x6B	; 107
     70a:	f0 e0       	ldi	r31, 0x00	; 0
     70c:	80 81       	ld	r24, Z
     70e:	8b 7f       	andi	r24, 0xFB	; 251
     710:	80 83       	st	Z, r24
     712:	08 95       	ret

00000714 <pcint3ActivateInterrupt>:
 * Activates the external interrupt pcint3 and configures port mode in PB3
 * -------------------------------------------------------------------------- */

resultValue_t pcint3ActivateInterrupt(portMode_t port)
{
	switch(port){
     714:	82 30       	cpi	r24, 0x02	; 2
     716:	79 f0       	breq	.+30     	; 0x736 <pcint3ActivateInterrupt+0x22>
     718:	30 f4       	brcc	.+12     	; 0x726 <pcint3ActivateInterrupt+0x12>
     71a:	88 23       	and	r24, r24
     71c:	49 f0       	breq	.+18     	; 0x730 <pcint3ActivateInterrupt+0x1c>
     71e:	81 30       	cpi	r24, 0x01	; 1
     720:	a9 f4       	brne	.+42     	; 0x74c <pcint3ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB3); setBit(DDRB, PB3);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB3); setBit(DDRB, PB3);	break;
     722:	2b 9a       	sbi	0x05, 3	; 5
     724:	06 c0       	rjmp	.+12     	; 0x732 <pcint3ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint3 and configures port mode in PB3
 * -------------------------------------------------------------------------- */

resultValue_t pcint3ActivateInterrupt(portMode_t port)
{
	switch(port){
     726:	83 30       	cpi	r24, 0x03	; 3
     728:	41 f0       	breq	.+16     	; 0x73a <pcint3ActivateInterrupt+0x26>
     72a:	8f 3f       	cpi	r24, 0xFF	; 255
     72c:	41 f0       	breq	.+16     	; 0x73e <pcint3ActivateInterrupt+0x2a>
     72e:	0e c0       	rjmp	.+28     	; 0x74c <pcint3ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB3); setBit(DDRB, PB3);	break;
     730:	2b 98       	cbi	0x05, 3	; 5
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB3); setBit(DDRB, PB3);	break;
     732:	23 9a       	sbi	0x04, 3	; 4
     734:	04 c0       	rjmp	.+8      	; 0x73e <pcint3ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB3); clrBit(DDRB, PB3);	break;
     736:	2b 98       	cbi	0x05, 3	; 5
     738:	01 c0       	rjmp	.+2      	; 0x73c <pcint3ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB3); clrBit(DDRB, PB3);	break;
     73a:	2b 9a       	sbi	0x05, 3	; 5
     73c:	23 98       	cbi	0x04, 3	; 4
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK0, PCINT3);
     73e:	80 91 6b 00 	lds	r24, 0x006B
     742:	88 60       	ori	r24, 0x08	; 8
     744:	80 93 6b 00 	sts	0x006B, r24
	return RESULT_OK;
     748:	80 e0       	ldi	r24, 0x00	; 0
     74a:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB3); setBit(DDRB, PB3);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB3); setBit(DDRB, PB3);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB3); clrBit(DDRB, PB3);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB3); clrBit(DDRB, PB3);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     74c:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK0, PCINT3);
	return RESULT_OK;
}
     74e:	08 95       	ret

00000750 <pcint3DeactivateInterrupt>:
 * Deactivates the external interrupt pcint3 in PB3
 * -------------------------------------------------------------------------- */

void pcint3DeactivateInterrupt(void)
{
	clrBit(PCMSK0, PCINT3);
     750:	eb e6       	ldi	r30, 0x6B	; 107
     752:	f0 e0       	ldi	r31, 0x00	; 0
     754:	80 81       	ld	r24, Z
     756:	87 7f       	andi	r24, 0xF7	; 247
     758:	80 83       	st	Z, r24
     75a:	08 95       	ret

0000075c <pcint4ActivateInterrupt>:
 * Activates the external interrupt pcint4 and configures port mode in PB4
 * -------------------------------------------------------------------------- */

resultValue_t pcint4ActivateInterrupt(portMode_t port)
{
	switch(port){
     75c:	82 30       	cpi	r24, 0x02	; 2
     75e:	79 f0       	breq	.+30     	; 0x77e <pcint4ActivateInterrupt+0x22>
     760:	30 f4       	brcc	.+12     	; 0x76e <pcint4ActivateInterrupt+0x12>
     762:	88 23       	and	r24, r24
     764:	49 f0       	breq	.+18     	; 0x778 <pcint4ActivateInterrupt+0x1c>
     766:	81 30       	cpi	r24, 0x01	; 1
     768:	a9 f4       	brne	.+42     	; 0x794 <pcint4ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB4); setBit(DDRB, PB4);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB4); setBit(DDRB, PB4);	break;
     76a:	2c 9a       	sbi	0x05, 4	; 5
     76c:	06 c0       	rjmp	.+12     	; 0x77a <pcint4ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint4 and configures port mode in PB4
 * -------------------------------------------------------------------------- */

resultValue_t pcint4ActivateInterrupt(portMode_t port)
{
	switch(port){
     76e:	83 30       	cpi	r24, 0x03	; 3
     770:	41 f0       	breq	.+16     	; 0x782 <pcint4ActivateInterrupt+0x26>
     772:	8f 3f       	cpi	r24, 0xFF	; 255
     774:	41 f0       	breq	.+16     	; 0x786 <pcint4ActivateInterrupt+0x2a>
     776:	0e c0       	rjmp	.+28     	; 0x794 <pcint4ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB4); setBit(DDRB, PB4);	break;
     778:	2c 98       	cbi	0x05, 4	; 5
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB4); setBit(DDRB, PB4);	break;
     77a:	24 9a       	sbi	0x04, 4	; 4
     77c:	04 c0       	rjmp	.+8      	; 0x786 <pcint4ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB4); clrBit(DDRB, PB4);	break;
     77e:	2c 98       	cbi	0x05, 4	; 5
     780:	01 c0       	rjmp	.+2      	; 0x784 <pcint4ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB4); clrBit(DDRB, PB4);	break;
     782:	2c 9a       	sbi	0x05, 4	; 5
     784:	24 98       	cbi	0x04, 4	; 4
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK0, PCINT4);
     786:	80 91 6b 00 	lds	r24, 0x006B
     78a:	80 61       	ori	r24, 0x10	; 16
     78c:	80 93 6b 00 	sts	0x006B, r24
	return RESULT_OK;
     790:	80 e0       	ldi	r24, 0x00	; 0
     792:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB4); setBit(DDRB, PB4);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB4); setBit(DDRB, PB4);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB4); clrBit(DDRB, PB4);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB4); clrBit(DDRB, PB4);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     794:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK0, PCINT4);
	return RESULT_OK;
}
     796:	08 95       	ret

00000798 <pcint4DeactivateInterrupt>:
 * Deactivates the external interrupt pcint4 in PB4
 * -------------------------------------------------------------------------- */

void pcint4DeactivateInterrupt(void)
{
	clrBit(PCMSK0, PCINT4);
     798:	eb e6       	ldi	r30, 0x6B	; 107
     79a:	f0 e0       	ldi	r31, 0x00	; 0
     79c:	80 81       	ld	r24, Z
     79e:	8f 7e       	andi	r24, 0xEF	; 239
     7a0:	80 83       	st	Z, r24
     7a2:	08 95       	ret

000007a4 <pcint5ActivateInterrupt>:
 * Activates the external interrupt pcint5 and configures port mode in PB5
 * -------------------------------------------------------------------------- */

resultValue_t pcint5ActivateInterrupt(portMode_t port)
{
	switch(port){
     7a4:	82 30       	cpi	r24, 0x02	; 2
     7a6:	79 f0       	breq	.+30     	; 0x7c6 <pcint5ActivateInterrupt+0x22>
     7a8:	30 f4       	brcc	.+12     	; 0x7b6 <pcint5ActivateInterrupt+0x12>
     7aa:	88 23       	and	r24, r24
     7ac:	49 f0       	breq	.+18     	; 0x7c0 <pcint5ActivateInterrupt+0x1c>
     7ae:	81 30       	cpi	r24, 0x01	; 1
     7b0:	a9 f4       	brne	.+42     	; 0x7dc <pcint5ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB5); setBit(DDRB, PB5);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB5); setBit(DDRB, PB5);	break;
     7b2:	2d 9a       	sbi	0x05, 5	; 5
     7b4:	06 c0       	rjmp	.+12     	; 0x7c2 <pcint5ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint5 and configures port mode in PB5
 * -------------------------------------------------------------------------- */

resultValue_t pcint5ActivateInterrupt(portMode_t port)
{
	switch(port){
     7b6:	83 30       	cpi	r24, 0x03	; 3
     7b8:	41 f0       	breq	.+16     	; 0x7ca <pcint5ActivateInterrupt+0x26>
     7ba:	8f 3f       	cpi	r24, 0xFF	; 255
     7bc:	41 f0       	breq	.+16     	; 0x7ce <pcint5ActivateInterrupt+0x2a>
     7be:	0e c0       	rjmp	.+28     	; 0x7dc <pcint5ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB5); setBit(DDRB, PB5);	break;
     7c0:	2d 98       	cbi	0x05, 5	; 5
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB5); setBit(DDRB, PB5);	break;
     7c2:	25 9a       	sbi	0x04, 5	; 4
     7c4:	04 c0       	rjmp	.+8      	; 0x7ce <pcint5ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB5); clrBit(DDRB, PB5);	break;
     7c6:	2d 98       	cbi	0x05, 5	; 5
     7c8:	01 c0       	rjmp	.+2      	; 0x7cc <pcint5ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB5); clrBit(DDRB, PB5);	break;
     7ca:	2d 9a       	sbi	0x05, 5	; 5
     7cc:	25 98       	cbi	0x04, 5	; 4
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK0, PCINT5);
     7ce:	80 91 6b 00 	lds	r24, 0x006B
     7d2:	80 62       	ori	r24, 0x20	; 32
     7d4:	80 93 6b 00 	sts	0x006B, r24
	return RESULT_OK;
     7d8:	80 e0       	ldi	r24, 0x00	; 0
     7da:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB5); setBit(DDRB, PB5);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB5); setBit(DDRB, PB5);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB5); clrBit(DDRB, PB5);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB5); clrBit(DDRB, PB5);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     7dc:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK0, PCINT5);
	return RESULT_OK;
}
     7de:	08 95       	ret

000007e0 <pcint5DeactivateInterrupt>:
 * Deactivates the external interrupt pcint5 in PB5
 * -------------------------------------------------------------------------- */

void pcint5DeactivateInterrupt(void)
{
	clrBit(PCMSK0, PCINT5);
     7e0:	eb e6       	ldi	r30, 0x6B	; 107
     7e2:	f0 e0       	ldi	r31, 0x00	; 0
     7e4:	80 81       	ld	r24, Z
     7e6:	8f 7d       	andi	r24, 0xDF	; 223
     7e8:	80 83       	st	Z, r24
     7ea:	08 95       	ret

000007ec <pcint6ActivateInterrupt>:
 * Activates the external interrupt pcint6 and configures port mode in PB6
 * -------------------------------------------------------------------------- */

resultValue_t pcint6ActivateInterrupt(portMode_t port)
{
	switch(port){
     7ec:	82 30       	cpi	r24, 0x02	; 2
     7ee:	79 f0       	breq	.+30     	; 0x80e <pcint6ActivateInterrupt+0x22>
     7f0:	30 f4       	brcc	.+12     	; 0x7fe <pcint6ActivateInterrupt+0x12>
     7f2:	88 23       	and	r24, r24
     7f4:	49 f0       	breq	.+18     	; 0x808 <pcint6ActivateInterrupt+0x1c>
     7f6:	81 30       	cpi	r24, 0x01	; 1
     7f8:	a9 f4       	brne	.+42     	; 0x824 <pcint6ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB6); setBit(DDRB, PB6);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB6); setBit(DDRB, PB6);	break;
     7fa:	2e 9a       	sbi	0x05, 6	; 5
     7fc:	06 c0       	rjmp	.+12     	; 0x80a <pcint6ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint6 and configures port mode in PB6
 * -------------------------------------------------------------------------- */

resultValue_t pcint6ActivateInterrupt(portMode_t port)
{
	switch(port){
     7fe:	83 30       	cpi	r24, 0x03	; 3
     800:	41 f0       	breq	.+16     	; 0x812 <pcint6ActivateInterrupt+0x26>
     802:	8f 3f       	cpi	r24, 0xFF	; 255
     804:	41 f0       	breq	.+16     	; 0x816 <pcint6ActivateInterrupt+0x2a>
     806:	0e c0       	rjmp	.+28     	; 0x824 <pcint6ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB6); setBit(DDRB, PB6);	break;
     808:	2e 98       	cbi	0x05, 6	; 5
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB6); setBit(DDRB, PB6);	break;
     80a:	26 9a       	sbi	0x04, 6	; 4
     80c:	04 c0       	rjmp	.+8      	; 0x816 <pcint6ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB6); clrBit(DDRB, PB6);	break;
     80e:	2e 98       	cbi	0x05, 6	; 5
     810:	01 c0       	rjmp	.+2      	; 0x814 <pcint6ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB6); clrBit(DDRB, PB6);	break;
     812:	2e 9a       	sbi	0x05, 6	; 5
     814:	26 98       	cbi	0x04, 6	; 4
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK0, PCINT6);
     816:	80 91 6b 00 	lds	r24, 0x006B
     81a:	80 64       	ori	r24, 0x40	; 64
     81c:	80 93 6b 00 	sts	0x006B, r24
	return RESULT_OK;
     820:	80 e0       	ldi	r24, 0x00	; 0
     822:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB6); setBit(DDRB, PB6);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB6); setBit(DDRB, PB6);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB6); clrBit(DDRB, PB6);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB6); clrBit(DDRB, PB6);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     824:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK0, PCINT6);
	return RESULT_OK;
}
     826:	08 95       	ret

00000828 <pcint6DeactivateInterrupt>:
 * Deactivates the external interrupt pcint6 in PB6
 * -------------------------------------------------------------------------- */

void pcint6DeactivateInterrupt(void)
{
	clrBit(PCMSK0, PCINT6);
     828:	eb e6       	ldi	r30, 0x6B	; 107
     82a:	f0 e0       	ldi	r31, 0x00	; 0
     82c:	80 81       	ld	r24, Z
     82e:	8f 7b       	andi	r24, 0xBF	; 191
     830:	80 83       	st	Z, r24
     832:	08 95       	ret

00000834 <pcint7ActivateInterrupt>:
 * Activates the external interrupt pcint7 and configures port mode in PB7
 * -------------------------------------------------------------------------- */

resultValue_t pcint7ActivateInterrupt(portMode_t port)
{
	switch(port){
     834:	82 30       	cpi	r24, 0x02	; 2
     836:	79 f0       	breq	.+30     	; 0x856 <pcint7ActivateInterrupt+0x22>
     838:	30 f4       	brcc	.+12     	; 0x846 <pcint7ActivateInterrupt+0x12>
     83a:	88 23       	and	r24, r24
     83c:	49 f0       	breq	.+18     	; 0x850 <pcint7ActivateInterrupt+0x1c>
     83e:	81 30       	cpi	r24, 0x01	; 1
     840:	a9 f4       	brne	.+42     	; 0x86c <pcint7ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB7); setBit(DDRB, PB7);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB7); setBit(DDRB, PB7);	break;
     842:	2f 9a       	sbi	0x05, 7	; 5
     844:	06 c0       	rjmp	.+12     	; 0x852 <pcint7ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint7 and configures port mode in PB7
 * -------------------------------------------------------------------------- */

resultValue_t pcint7ActivateInterrupt(portMode_t port)
{
	switch(port){
     846:	83 30       	cpi	r24, 0x03	; 3
     848:	41 f0       	breq	.+16     	; 0x85a <pcint7ActivateInterrupt+0x26>
     84a:	8f 3f       	cpi	r24, 0xFF	; 255
     84c:	41 f0       	breq	.+16     	; 0x85e <pcint7ActivateInterrupt+0x2a>
     84e:	0e c0       	rjmp	.+28     	; 0x86c <pcint7ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB7); setBit(DDRB, PB7);	break;
     850:	2f 98       	cbi	0x05, 7	; 5
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB7); setBit(DDRB, PB7);	break;
     852:	27 9a       	sbi	0x04, 7	; 4
     854:	04 c0       	rjmp	.+8      	; 0x85e <pcint7ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB7); clrBit(DDRB, PB7);	break;
     856:	2f 98       	cbi	0x05, 7	; 5
     858:	01 c0       	rjmp	.+2      	; 0x85c <pcint7ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB7); clrBit(DDRB, PB7);	break;
     85a:	2f 9a       	sbi	0x05, 7	; 5
     85c:	27 98       	cbi	0x04, 7	; 4
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK0, PCINT7);
     85e:	80 91 6b 00 	lds	r24, 0x006B
     862:	80 68       	ori	r24, 0x80	; 128
     864:	80 93 6b 00 	sts	0x006B, r24
	return RESULT_OK;
     868:	80 e0       	ldi	r24, 0x00	; 0
     86a:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB7); setBit(DDRB, PB7);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB7); setBit(DDRB, PB7);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB7); clrBit(DDRB, PB7);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB7); clrBit(DDRB, PB7);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     86c:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK0, PCINT7);
	return RESULT_OK;
}
     86e:	08 95       	ret

00000870 <pcint7DeactivateInterrupt>:
 * Deactivates the external interrupt pcint7 in PB7
 * -------------------------------------------------------------------------- */

void pcint7DeactivateInterrupt(void)
{
	clrBit(PCMSK0, PCINT7);
     870:	eb e6       	ldi	r30, 0x6B	; 107
     872:	f0 e0       	ldi	r31, 0x00	; 0
     874:	80 81       	ld	r24, Z
     876:	8f 77       	andi	r24, 0x7F	; 127
     878:	80 83       	st	Z, r24
     87a:	08 95       	ret

0000087c <pcint14_8Enable>:
 * Enables the external interrupt pcint in port C
 * -------------------------------------------------------------------------- */

void pcint14_8Enable(void)
{
	setBit(PCICR, PCIE1);
     87c:	e8 e6       	ldi	r30, 0x68	; 104
     87e:	f0 e0       	ldi	r31, 0x00	; 0
     880:	80 81       	ld	r24, Z
     882:	82 60       	ori	r24, 0x02	; 2
     884:	80 83       	st	Z, r24
     886:	08 95       	ret

00000888 <pcint14_8Disable>:
 * Disables the external interrupt pcint in port C
 * -------------------------------------------------------------------------- */

void pcint14_8Disable(void)
{
	clrBit(PCICR, PCIE1);
     888:	e8 e6       	ldi	r30, 0x68	; 104
     88a:	f0 e0       	ldi	r31, 0x00	; 0
     88c:	80 81       	ld	r24, Z
     88e:	8d 7f       	andi	r24, 0xFD	; 253
     890:	80 83       	st	Z, r24
     892:	08 95       	ret

00000894 <pcint14_8ClearInterruptRequest>:
 * Disables the external interrupt pcint in port C
 * -------------------------------------------------------------------------- */

void pcint14_8ClearInterruptRequest(void)
{
	setBit(PCIFR, PCIF1);
     894:	d9 9a       	sbi	0x1b, 1	; 27
     896:	08 95       	ret

00000898 <pcint8ActivateInterrupt>:
 * Activates the external interrupt pcint8 and configures port mode in PC0
 * -------------------------------------------------------------------------- */

resultValue_t pcint8ActivateInterrupt(portMode_t port)
{
	switch(port){
     898:	82 30       	cpi	r24, 0x02	; 2
     89a:	79 f0       	breq	.+30     	; 0x8ba <pcint8ActivateInterrupt+0x22>
     89c:	30 f4       	brcc	.+12     	; 0x8aa <pcint8ActivateInterrupt+0x12>
     89e:	88 23       	and	r24, r24
     8a0:	49 f0       	breq	.+18     	; 0x8b4 <pcint8ActivateInterrupt+0x1c>
     8a2:	81 30       	cpi	r24, 0x01	; 1
     8a4:	a9 f4       	brne	.+42     	; 0x8d0 <pcint8ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC0); setBit(DDRC, PC0);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC0); setBit(DDRC, PC0);	break;
     8a6:	40 9a       	sbi	0x08, 0	; 8
     8a8:	06 c0       	rjmp	.+12     	; 0x8b6 <pcint8ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint8 and configures port mode in PC0
 * -------------------------------------------------------------------------- */

resultValue_t pcint8ActivateInterrupt(portMode_t port)
{
	switch(port){
     8aa:	83 30       	cpi	r24, 0x03	; 3
     8ac:	41 f0       	breq	.+16     	; 0x8be <pcint8ActivateInterrupt+0x26>
     8ae:	8f 3f       	cpi	r24, 0xFF	; 255
     8b0:	41 f0       	breq	.+16     	; 0x8c2 <pcint8ActivateInterrupt+0x2a>
     8b2:	0e c0       	rjmp	.+28     	; 0x8d0 <pcint8ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC0); setBit(DDRC, PC0);	break;
     8b4:	40 98       	cbi	0x08, 0	; 8
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC0); setBit(DDRC, PC0);	break;
     8b6:	38 9a       	sbi	0x07, 0	; 7
     8b8:	04 c0       	rjmp	.+8      	; 0x8c2 <pcint8ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC0); clrBit(DDRC, PC0);	break;
     8ba:	40 98       	cbi	0x08, 0	; 8
     8bc:	01 c0       	rjmp	.+2      	; 0x8c0 <pcint8ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC0); clrBit(DDRC, PC0);	break;
     8be:	40 9a       	sbi	0x08, 0	; 8
     8c0:	38 98       	cbi	0x07, 0	; 7
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK1, PCINT8);
     8c2:	80 91 6c 00 	lds	r24, 0x006C
     8c6:	81 60       	ori	r24, 0x01	; 1
     8c8:	80 93 6c 00 	sts	0x006C, r24
	return RESULT_OK;
     8cc:	80 e0       	ldi	r24, 0x00	; 0
     8ce:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC0); setBit(DDRC, PC0);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC0); setBit(DDRC, PC0);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC0); clrBit(DDRC, PC0);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC0); clrBit(DDRC, PC0);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     8d0:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK1, PCINT8);
	return RESULT_OK;
}
     8d2:	08 95       	ret

000008d4 <pcint8DeactivateInterrupt>:
 * Deactivates the external interrupt pcint8 in PC0
 * -------------------------------------------------------------------------- */

void pcint8DeactivateInterrupt(void)
{
	clrBit(PCMSK1, PCINT8);
     8d4:	ec e6       	ldi	r30, 0x6C	; 108
     8d6:	f0 e0       	ldi	r31, 0x00	; 0
     8d8:	80 81       	ld	r24, Z
     8da:	8e 7f       	andi	r24, 0xFE	; 254
     8dc:	80 83       	st	Z, r24
     8de:	08 95       	ret

000008e0 <pcint9ActivateInterrupt>:
 * Activates the external interrupt pcint9 and configures port mode in PC1
 * -------------------------------------------------------------------------- */

resultValue_t pcint9ActivateInterrupt(portMode_t port)
{
	switch(port){
     8e0:	82 30       	cpi	r24, 0x02	; 2
     8e2:	79 f0       	breq	.+30     	; 0x902 <__stack+0x3>
     8e4:	30 f4       	brcc	.+12     	; 0x8f2 <pcint9ActivateInterrupt+0x12>
     8e6:	88 23       	and	r24, r24
     8e8:	49 f0       	breq	.+18     	; 0x8fc <pcint9ActivateInterrupt+0x1c>
     8ea:	81 30       	cpi	r24, 0x01	; 1
     8ec:	a9 f4       	brne	.+42     	; 0x918 <__stack+0x19>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC1); setBit(DDRC, PC1);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC1); setBit(DDRC, PC1);	break;
     8ee:	41 9a       	sbi	0x08, 1	; 8
     8f0:	06 c0       	rjmp	.+12     	; 0x8fe <pcint9ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint9 and configures port mode in PC1
 * -------------------------------------------------------------------------- */

resultValue_t pcint9ActivateInterrupt(portMode_t port)
{
	switch(port){
     8f2:	83 30       	cpi	r24, 0x03	; 3
     8f4:	41 f0       	breq	.+16     	; 0x906 <__stack+0x7>
     8f6:	8f 3f       	cpi	r24, 0xFF	; 255
     8f8:	41 f0       	breq	.+16     	; 0x90a <__stack+0xb>
     8fa:	0e c0       	rjmp	.+28     	; 0x918 <__stack+0x19>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC1); setBit(DDRC, PC1);	break;
     8fc:	41 98       	cbi	0x08, 1	; 8
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC1); setBit(DDRC, PC1);	break;
     8fe:	39 9a       	sbi	0x07, 1	; 7
     900:	04 c0       	rjmp	.+8      	; 0x90a <__stack+0xb>
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC1); clrBit(DDRC, PC1);	break;
     902:	41 98       	cbi	0x08, 1	; 8
     904:	01 c0       	rjmp	.+2      	; 0x908 <__stack+0x9>
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC1); clrBit(DDRC, PC1);	break;
     906:	41 9a       	sbi	0x08, 1	; 8
     908:	39 98       	cbi	0x07, 1	; 7
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK1, PCINT9);
     90a:	80 91 6c 00 	lds	r24, 0x006C
     90e:	82 60       	ori	r24, 0x02	; 2
     910:	80 93 6c 00 	sts	0x006C, r24
	return RESULT_OK;
     914:	80 e0       	ldi	r24, 0x00	; 0
     916:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC1); setBit(DDRC, PC1);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC1); setBit(DDRC, PC1);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC1); clrBit(DDRC, PC1);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC1); clrBit(DDRC, PC1);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     918:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK1, PCINT9);
	return RESULT_OK;
}
     91a:	08 95       	ret

0000091c <pcint9DeactivateInterrupt>:
 * Deactivates the external interrupt pcint9 in PC1
 * -------------------------------------------------------------------------- */

void pcint9DeactivateInterrupt(void)
{
	clrBit(PCMSK1, PCINT9);
     91c:	ec e6       	ldi	r30, 0x6C	; 108
     91e:	f0 e0       	ldi	r31, 0x00	; 0
     920:	80 81       	ld	r24, Z
     922:	8d 7f       	andi	r24, 0xFD	; 253
     924:	80 83       	st	Z, r24
     926:	08 95       	ret

00000928 <pcint10ActivateInterrupt>:
 * Activates the external interrupt pcint10 and configures port mode in PC2
 * -------------------------------------------------------------------------- */

resultValue_t pcint10ActivateInterrupt(portMode_t port)
{
	switch(port){
     928:	82 30       	cpi	r24, 0x02	; 2
     92a:	79 f0       	breq	.+30     	; 0x94a <pcint10ActivateInterrupt+0x22>
     92c:	30 f4       	brcc	.+12     	; 0x93a <pcint10ActivateInterrupt+0x12>
     92e:	88 23       	and	r24, r24
     930:	49 f0       	breq	.+18     	; 0x944 <pcint10ActivateInterrupt+0x1c>
     932:	81 30       	cpi	r24, 0x01	; 1
     934:	a9 f4       	brne	.+42     	; 0x960 <pcint10ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC2); setBit(DDRC, PC2);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC2); setBit(DDRC, PC2);	break;
     936:	42 9a       	sbi	0x08, 2	; 8
     938:	06 c0       	rjmp	.+12     	; 0x946 <pcint10ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint10 and configures port mode in PC2
 * -------------------------------------------------------------------------- */

resultValue_t pcint10ActivateInterrupt(portMode_t port)
{
	switch(port){
     93a:	83 30       	cpi	r24, 0x03	; 3
     93c:	41 f0       	breq	.+16     	; 0x94e <pcint10ActivateInterrupt+0x26>
     93e:	8f 3f       	cpi	r24, 0xFF	; 255
     940:	41 f0       	breq	.+16     	; 0x952 <pcint10ActivateInterrupt+0x2a>
     942:	0e c0       	rjmp	.+28     	; 0x960 <pcint10ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC2); setBit(DDRC, PC2);	break;
     944:	42 98       	cbi	0x08, 2	; 8
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC2); setBit(DDRC, PC2);	break;
     946:	3a 9a       	sbi	0x07, 2	; 7
     948:	04 c0       	rjmp	.+8      	; 0x952 <pcint10ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC2); clrBit(DDRC, PC2);	break;
     94a:	42 98       	cbi	0x08, 2	; 8
     94c:	01 c0       	rjmp	.+2      	; 0x950 <pcint10ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC2); clrBit(DDRC, PC2);	break;
     94e:	42 9a       	sbi	0x08, 2	; 8
     950:	3a 98       	cbi	0x07, 2	; 7
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK1, PCINT10);
     952:	80 91 6c 00 	lds	r24, 0x006C
     956:	84 60       	ori	r24, 0x04	; 4
     958:	80 93 6c 00 	sts	0x006C, r24
	return RESULT_OK;
     95c:	80 e0       	ldi	r24, 0x00	; 0
     95e:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC2); setBit(DDRC, PC2);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC2); setBit(DDRC, PC2);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC2); clrBit(DDRC, PC2);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC2); clrBit(DDRC, PC2);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     960:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK1, PCINT10);
	return RESULT_OK;
}
     962:	08 95       	ret

00000964 <pcint10DeactivateInterrupt>:
 * Deactivates the external interrupt pcint10 in PC2
 * -------------------------------------------------------------------------- */

void pcint10DeactivateInterrupt(void)
{
	clrBit(PCMSK1, PCINT10);
     964:	ec e6       	ldi	r30, 0x6C	; 108
     966:	f0 e0       	ldi	r31, 0x00	; 0
     968:	80 81       	ld	r24, Z
     96a:	8b 7f       	andi	r24, 0xFB	; 251
     96c:	80 83       	st	Z, r24
     96e:	08 95       	ret

00000970 <pcint11ActivateInterrupt>:
 * Activates the external interrupt pcint11 and configures port mode in PC3
 * -------------------------------------------------------------------------- */

resultValue_t pcint11ActivateInterrupt(portMode_t port)
{
	switch(port){
     970:	82 30       	cpi	r24, 0x02	; 2
     972:	79 f0       	breq	.+30     	; 0x992 <pcint11ActivateInterrupt+0x22>
     974:	30 f4       	brcc	.+12     	; 0x982 <pcint11ActivateInterrupt+0x12>
     976:	88 23       	and	r24, r24
     978:	49 f0       	breq	.+18     	; 0x98c <pcint11ActivateInterrupt+0x1c>
     97a:	81 30       	cpi	r24, 0x01	; 1
     97c:	a9 f4       	brne	.+42     	; 0x9a8 <pcint11ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC3); setBit(DDRC, PC3);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC3); setBit(DDRC, PC3);	break;
     97e:	43 9a       	sbi	0x08, 3	; 8
     980:	06 c0       	rjmp	.+12     	; 0x98e <pcint11ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint11 and configures port mode in PC3
 * -------------------------------------------------------------------------- */

resultValue_t pcint11ActivateInterrupt(portMode_t port)
{
	switch(port){
     982:	83 30       	cpi	r24, 0x03	; 3
     984:	41 f0       	breq	.+16     	; 0x996 <pcint11ActivateInterrupt+0x26>
     986:	8f 3f       	cpi	r24, 0xFF	; 255
     988:	41 f0       	breq	.+16     	; 0x99a <pcint11ActivateInterrupt+0x2a>
     98a:	0e c0       	rjmp	.+28     	; 0x9a8 <pcint11ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC3); setBit(DDRC, PC3);	break;
     98c:	43 98       	cbi	0x08, 3	; 8
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC3); setBit(DDRC, PC3);	break;
     98e:	3b 9a       	sbi	0x07, 3	; 7
     990:	04 c0       	rjmp	.+8      	; 0x99a <pcint11ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC3); clrBit(DDRC, PC3);	break;
     992:	43 98       	cbi	0x08, 3	; 8
     994:	01 c0       	rjmp	.+2      	; 0x998 <pcint11ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC3); clrBit(DDRC, PC3);	break;
     996:	43 9a       	sbi	0x08, 3	; 8
     998:	3b 98       	cbi	0x07, 3	; 7
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK1, PCINT11);
     99a:	80 91 6c 00 	lds	r24, 0x006C
     99e:	88 60       	ori	r24, 0x08	; 8
     9a0:	80 93 6c 00 	sts	0x006C, r24
	return RESULT_OK;
     9a4:	80 e0       	ldi	r24, 0x00	; 0
     9a6:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC3); setBit(DDRC, PC3);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC3); setBit(DDRC, PC3);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC3); clrBit(DDRC, PC3);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC3); clrBit(DDRC, PC3);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     9a8:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK1, PCINT11);
	return RESULT_OK;
}
     9aa:	08 95       	ret

000009ac <pcint11DeactivateInterrupt>:
 * Deactivates the external interrupt pcint11 in PC3
 * -------------------------------------------------------------------------- */

void pcint11DeactivateInterrupt(void)
{
	clrBit(PCMSK1, PCINT11);
     9ac:	ec e6       	ldi	r30, 0x6C	; 108
     9ae:	f0 e0       	ldi	r31, 0x00	; 0
     9b0:	80 81       	ld	r24, Z
     9b2:	87 7f       	andi	r24, 0xF7	; 247
     9b4:	80 83       	st	Z, r24
     9b6:	08 95       	ret

000009b8 <pcint12ActivateInterrupt>:
 * Activates the external interrupt pcint12 and configures port mode in PC4
 * -------------------------------------------------------------------------- */

resultValue_t pcint12ActivateInterrupt(portMode_t port)
{
	switch(port){
     9b8:	82 30       	cpi	r24, 0x02	; 2
     9ba:	79 f0       	breq	.+30     	; 0x9da <pcint12ActivateInterrupt+0x22>
     9bc:	30 f4       	brcc	.+12     	; 0x9ca <pcint12ActivateInterrupt+0x12>
     9be:	88 23       	and	r24, r24
     9c0:	49 f0       	breq	.+18     	; 0x9d4 <pcint12ActivateInterrupt+0x1c>
     9c2:	81 30       	cpi	r24, 0x01	; 1
     9c4:	a9 f4       	brne	.+42     	; 0x9f0 <pcint12ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC4); setBit(DDRC, PC4);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC4); setBit(DDRC, PC4);	break;
     9c6:	44 9a       	sbi	0x08, 4	; 8
     9c8:	06 c0       	rjmp	.+12     	; 0x9d6 <pcint12ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint12 and configures port mode in PC4
 * -------------------------------------------------------------------------- */

resultValue_t pcint12ActivateInterrupt(portMode_t port)
{
	switch(port){
     9ca:	83 30       	cpi	r24, 0x03	; 3
     9cc:	41 f0       	breq	.+16     	; 0x9de <pcint12ActivateInterrupt+0x26>
     9ce:	8f 3f       	cpi	r24, 0xFF	; 255
     9d0:	41 f0       	breq	.+16     	; 0x9e2 <pcint12ActivateInterrupt+0x2a>
     9d2:	0e c0       	rjmp	.+28     	; 0x9f0 <pcint12ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC4); setBit(DDRC, PC4);	break;
     9d4:	44 98       	cbi	0x08, 4	; 8
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC4); setBit(DDRC, PC4);	break;
     9d6:	3c 9a       	sbi	0x07, 4	; 7
     9d8:	04 c0       	rjmp	.+8      	; 0x9e2 <pcint12ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC4); clrBit(DDRC, PC4);	break;
     9da:	44 98       	cbi	0x08, 4	; 8
     9dc:	01 c0       	rjmp	.+2      	; 0x9e0 <pcint12ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC4); clrBit(DDRC, PC4);	break;
     9de:	44 9a       	sbi	0x08, 4	; 8
     9e0:	3c 98       	cbi	0x07, 4	; 7
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK1, PCINT12);
     9e2:	80 91 6c 00 	lds	r24, 0x006C
     9e6:	80 61       	ori	r24, 0x10	; 16
     9e8:	80 93 6c 00 	sts	0x006C, r24
	return RESULT_OK;
     9ec:	80 e0       	ldi	r24, 0x00	; 0
     9ee:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC4); setBit(DDRC, PC4);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC4); setBit(DDRC, PC4);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC4); clrBit(DDRC, PC4);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC4); clrBit(DDRC, PC4);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     9f0:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK1, PCINT12);
	return RESULT_OK;
}
     9f2:	08 95       	ret

000009f4 <pcint12DeactivateInterrupt>:
 * Deactivates the external interrupt pcint12 in PC4
 * -------------------------------------------------------------------------- */

void pcint12DeactivateInterrupt(void)
{
	clrBit(PCMSK1, PCINT12);
     9f4:	ec e6       	ldi	r30, 0x6C	; 108
     9f6:	f0 e0       	ldi	r31, 0x00	; 0
     9f8:	80 81       	ld	r24, Z
     9fa:	8f 7e       	andi	r24, 0xEF	; 239
     9fc:	80 83       	st	Z, r24
     9fe:	08 95       	ret

00000a00 <pcint13ActivateInterrupt>:
 * Activates the external interrupt pcint13 and configures port mode in PC5
 * -------------------------------------------------------------------------- */

resultValue_t pcint13ActivateInterrupt(portMode_t port)
{
	switch(port){
     a00:	82 30       	cpi	r24, 0x02	; 2
     a02:	79 f0       	breq	.+30     	; 0xa22 <pcint13ActivateInterrupt+0x22>
     a04:	30 f4       	brcc	.+12     	; 0xa12 <pcint13ActivateInterrupt+0x12>
     a06:	88 23       	and	r24, r24
     a08:	49 f0       	breq	.+18     	; 0xa1c <pcint13ActivateInterrupt+0x1c>
     a0a:	81 30       	cpi	r24, 0x01	; 1
     a0c:	a9 f4       	brne	.+42     	; 0xa38 <pcint13ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC5); setBit(DDRC, PC5);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC5); setBit(DDRC, PC5);	break;
     a0e:	45 9a       	sbi	0x08, 5	; 8
     a10:	06 c0       	rjmp	.+12     	; 0xa1e <pcint13ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint13 and configures port mode in PC5
 * -------------------------------------------------------------------------- */

resultValue_t pcint13ActivateInterrupt(portMode_t port)
{
	switch(port){
     a12:	83 30       	cpi	r24, 0x03	; 3
     a14:	41 f0       	breq	.+16     	; 0xa26 <pcint13ActivateInterrupt+0x26>
     a16:	8f 3f       	cpi	r24, 0xFF	; 255
     a18:	41 f0       	breq	.+16     	; 0xa2a <pcint13ActivateInterrupt+0x2a>
     a1a:	0e c0       	rjmp	.+28     	; 0xa38 <pcint13ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC5); setBit(DDRC, PC5);	break;
     a1c:	45 98       	cbi	0x08, 5	; 8
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC5); setBit(DDRC, PC5);	break;
     a1e:	3d 9a       	sbi	0x07, 5	; 7
     a20:	04 c0       	rjmp	.+8      	; 0xa2a <pcint13ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC5); clrBit(DDRC, PC5);	break;
     a22:	45 98       	cbi	0x08, 5	; 8
     a24:	01 c0       	rjmp	.+2      	; 0xa28 <pcint13ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC5); clrBit(DDRC, PC5);	break;
     a26:	45 9a       	sbi	0x08, 5	; 8
     a28:	3d 98       	cbi	0x07, 5	; 7
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK1, PCINT13);
     a2a:	80 91 6c 00 	lds	r24, 0x006C
     a2e:	80 62       	ori	r24, 0x20	; 32
     a30:	80 93 6c 00 	sts	0x006C, r24
	return RESULT_OK;
     a34:	80 e0       	ldi	r24, 0x00	; 0
     a36:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC5); setBit(DDRC, PC5);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC5); setBit(DDRC, PC5);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC5); clrBit(DDRC, PC5);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC5); clrBit(DDRC, PC5);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     a38:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK1, PCINT13);
	return RESULT_OK;
}
     a3a:	08 95       	ret

00000a3c <pcint13DeactivateInterrupt>:
 * Deactivates the external interrupt pcint13 in PC5
 * -------------------------------------------------------------------------- */

void pcint13DeactivateInterrupt(void)
{
	clrBit(PCMSK1, PCINT13);
     a3c:	ec e6       	ldi	r30, 0x6C	; 108
     a3e:	f0 e0       	ldi	r31, 0x00	; 0
     a40:	80 81       	ld	r24, Z
     a42:	8f 7d       	andi	r24, 0xDF	; 223
     a44:	80 83       	st	Z, r24
     a46:	08 95       	ret

00000a48 <pcint14ActivateInterrupt>:
 * Activates the external interrupt pcint14 and configures port mode in PC6
 * -------------------------------------------------------------------------- */

resultValue_t pcint14ActivateInterrupt(portMode_t port)
{
	switch(port){
     a48:	82 30       	cpi	r24, 0x02	; 2
     a4a:	79 f0       	breq	.+30     	; 0xa6a <pcint14ActivateInterrupt+0x22>
     a4c:	30 f4       	brcc	.+12     	; 0xa5a <pcint14ActivateInterrupt+0x12>
     a4e:	88 23       	and	r24, r24
     a50:	49 f0       	breq	.+18     	; 0xa64 <pcint14ActivateInterrupt+0x1c>
     a52:	81 30       	cpi	r24, 0x01	; 1
     a54:	a9 f4       	brne	.+42     	; 0xa80 <pcint14ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC6); setBit(DDRC, PC6);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC6); setBit(DDRC, PC6);	break;
     a56:	46 9a       	sbi	0x08, 6	; 8
     a58:	06 c0       	rjmp	.+12     	; 0xa66 <pcint14ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint14 and configures port mode in PC6
 * -------------------------------------------------------------------------- */

resultValue_t pcint14ActivateInterrupt(portMode_t port)
{
	switch(port){
     a5a:	83 30       	cpi	r24, 0x03	; 3
     a5c:	41 f0       	breq	.+16     	; 0xa6e <pcint14ActivateInterrupt+0x26>
     a5e:	8f 3f       	cpi	r24, 0xFF	; 255
     a60:	41 f0       	breq	.+16     	; 0xa72 <pcint14ActivateInterrupt+0x2a>
     a62:	0e c0       	rjmp	.+28     	; 0xa80 <pcint14ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC6); setBit(DDRC, PC6);	break;
     a64:	46 98       	cbi	0x08, 6	; 8
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC6); setBit(DDRC, PC6);	break;
     a66:	3e 9a       	sbi	0x07, 6	; 7
     a68:	04 c0       	rjmp	.+8      	; 0xa72 <pcint14ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC6); clrBit(DDRC, PC6);	break;
     a6a:	46 98       	cbi	0x08, 6	; 8
     a6c:	01 c0       	rjmp	.+2      	; 0xa70 <pcint14ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC6); clrBit(DDRC, PC6);	break;
     a6e:	46 9a       	sbi	0x08, 6	; 8
     a70:	3e 98       	cbi	0x07, 6	; 7
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK1, PCINT14);
     a72:	80 91 6c 00 	lds	r24, 0x006C
     a76:	80 64       	ori	r24, 0x40	; 64
     a78:	80 93 6c 00 	sts	0x006C, r24
	return RESULT_OK;
     a7c:	80 e0       	ldi	r24, 0x00	; 0
     a7e:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC6); setBit(DDRC, PC6);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC6); setBit(DDRC, PC6);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC6); clrBit(DDRC, PC6);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC6); clrBit(DDRC, PC6);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     a80:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK1, PCINT14);
	return RESULT_OK;
}
     a82:	08 95       	ret

00000a84 <pcint14DeactivateInterrupt>:
 * Deactivates the external interrupt pcint14 in PC6
 * -------------------------------------------------------------------------- */

void pcint14DeactivateInterrupt(void)
{
	clrBit(PCMSK1, PCINT14);
     a84:	ec e6       	ldi	r30, 0x6C	; 108
     a86:	f0 e0       	ldi	r31, 0x00	; 0
     a88:	80 81       	ld	r24, Z
     a8a:	8f 7b       	andi	r24, 0xBF	; 191
     a8c:	80 83       	st	Z, r24
     a8e:	08 95       	ret

00000a90 <pcint23_16Enable>:
 * Enables the external interrupt pcint in port D
 * -------------------------------------------------------------------------- */

void pcint23_16Enable(void)
{
	setBit(PCICR, PCIE2);
     a90:	e8 e6       	ldi	r30, 0x68	; 104
     a92:	f0 e0       	ldi	r31, 0x00	; 0
     a94:	80 81       	ld	r24, Z
     a96:	84 60       	ori	r24, 0x04	; 4
     a98:	80 83       	st	Z, r24
     a9a:	08 95       	ret

00000a9c <pcint23_16Disable>:
 * Disables the external interrupt pcint in port D
 * -------------------------------------------------------------------------- */

void pcint23_16Disable(void)
{
	clrBit(PCICR, PCIE2);
     a9c:	e8 e6       	ldi	r30, 0x68	; 104
     a9e:	f0 e0       	ldi	r31, 0x00	; 0
     aa0:	80 81       	ld	r24, Z
     aa2:	8b 7f       	andi	r24, 0xFB	; 251
     aa4:	80 83       	st	Z, r24
     aa6:	08 95       	ret

00000aa8 <pcint23_16ClearInterruptRequest>:
 * Disables the external interrupt pcint in port D
 * -------------------------------------------------------------------------- */

void pcint23_16ClearInterruptRequest(void)
{
	setBit(PCIFR, PCIF2);
     aa8:	da 9a       	sbi	0x1b, 2	; 27
     aaa:	08 95       	ret

00000aac <pcint16ActivateInterrupt>:
 * Activates the external interrupt pcint16 and configures port mode in PD0
 * -------------------------------------------------------------------------- */

resultValue_t pcint16ActivateInterrupt(portMode_t port)
{
	switch(port){
     aac:	82 30       	cpi	r24, 0x02	; 2
     aae:	79 f0       	breq	.+30     	; 0xace <pcint16ActivateInterrupt+0x22>
     ab0:	30 f4       	brcc	.+12     	; 0xabe <pcint16ActivateInterrupt+0x12>
     ab2:	88 23       	and	r24, r24
     ab4:	49 f0       	breq	.+18     	; 0xac8 <pcint16ActivateInterrupt+0x1c>
     ab6:	81 30       	cpi	r24, 0x01	; 1
     ab8:	a9 f4       	brne	.+42     	; 0xae4 <pcint16ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD0); setBit(DDRD, PD0);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD0); setBit(DDRD, PD0);	break;
     aba:	58 9a       	sbi	0x0b, 0	; 11
     abc:	06 c0       	rjmp	.+12     	; 0xaca <pcint16ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint16 and configures port mode in PD0
 * -------------------------------------------------------------------------- */

resultValue_t pcint16ActivateInterrupt(portMode_t port)
{
	switch(port){
     abe:	83 30       	cpi	r24, 0x03	; 3
     ac0:	41 f0       	breq	.+16     	; 0xad2 <pcint16ActivateInterrupt+0x26>
     ac2:	8f 3f       	cpi	r24, 0xFF	; 255
     ac4:	41 f0       	breq	.+16     	; 0xad6 <pcint16ActivateInterrupt+0x2a>
     ac6:	0e c0       	rjmp	.+28     	; 0xae4 <pcint16ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD0); setBit(DDRD, PD0);	break;
     ac8:	58 98       	cbi	0x0b, 0	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD0); setBit(DDRD, PD0);	break;
     aca:	50 9a       	sbi	0x0a, 0	; 10
     acc:	04 c0       	rjmp	.+8      	; 0xad6 <pcint16ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD0); clrBit(DDRD, PD0);	break;
     ace:	58 98       	cbi	0x0b, 0	; 11
     ad0:	01 c0       	rjmp	.+2      	; 0xad4 <pcint16ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD0); clrBit(DDRD, PD0);	break;
     ad2:	58 9a       	sbi	0x0b, 0	; 11
     ad4:	50 98       	cbi	0x0a, 0	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK2, PCINT16);
     ad6:	80 91 6d 00 	lds	r24, 0x006D
     ada:	81 60       	ori	r24, 0x01	; 1
     adc:	80 93 6d 00 	sts	0x006D, r24
	return RESULT_OK;
     ae0:	80 e0       	ldi	r24, 0x00	; 0
     ae2:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD0); setBit(DDRD, PD0);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD0); setBit(DDRD, PD0);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD0); clrBit(DDRD, PD0);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD0); clrBit(DDRD, PD0);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     ae4:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK2, PCINT16);
	return RESULT_OK;
}
     ae6:	08 95       	ret

00000ae8 <pcint16DeactivateInterrupt>:
 * Deactivates the external interrupt pcint16 in PD0
 * -------------------------------------------------------------------------- */

void pcint16DeactivateInterrupt(void)
{
	clrBit(PCMSK2, PCINT16);
     ae8:	ed e6       	ldi	r30, 0x6D	; 109
     aea:	f0 e0       	ldi	r31, 0x00	; 0
     aec:	80 81       	ld	r24, Z
     aee:	8e 7f       	andi	r24, 0xFE	; 254
     af0:	80 83       	st	Z, r24
     af2:	08 95       	ret

00000af4 <pcint17ActivateInterrupt>:
 * Activates the external interrupt pcint17 and configures port mode in PD1
 * -------------------------------------------------------------------------- */

resultValue_t pcint17ActivateInterrupt(portMode_t port)
{
	switch(port){
     af4:	82 30       	cpi	r24, 0x02	; 2
     af6:	79 f0       	breq	.+30     	; 0xb16 <pcint17ActivateInterrupt+0x22>
     af8:	30 f4       	brcc	.+12     	; 0xb06 <pcint17ActivateInterrupt+0x12>
     afa:	88 23       	and	r24, r24
     afc:	49 f0       	breq	.+18     	; 0xb10 <pcint17ActivateInterrupt+0x1c>
     afe:	81 30       	cpi	r24, 0x01	; 1
     b00:	a9 f4       	brne	.+42     	; 0xb2c <pcint17ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD1); setBit(DDRD, PD1);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD1); setBit(DDRD, PD1);	break;
     b02:	59 9a       	sbi	0x0b, 1	; 11
     b04:	06 c0       	rjmp	.+12     	; 0xb12 <pcint17ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint17 and configures port mode in PD1
 * -------------------------------------------------------------------------- */

resultValue_t pcint17ActivateInterrupt(portMode_t port)
{
	switch(port){
     b06:	83 30       	cpi	r24, 0x03	; 3
     b08:	41 f0       	breq	.+16     	; 0xb1a <pcint17ActivateInterrupt+0x26>
     b0a:	8f 3f       	cpi	r24, 0xFF	; 255
     b0c:	41 f0       	breq	.+16     	; 0xb1e <pcint17ActivateInterrupt+0x2a>
     b0e:	0e c0       	rjmp	.+28     	; 0xb2c <pcint17ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD1); setBit(DDRD, PD1);	break;
     b10:	59 98       	cbi	0x0b, 1	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD1); setBit(DDRD, PD1);	break;
     b12:	51 9a       	sbi	0x0a, 1	; 10
     b14:	04 c0       	rjmp	.+8      	; 0xb1e <pcint17ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD1); clrBit(DDRD, PD1);	break;
     b16:	59 98       	cbi	0x0b, 1	; 11
     b18:	01 c0       	rjmp	.+2      	; 0xb1c <pcint17ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD1); clrBit(DDRD, PD1);	break;
     b1a:	59 9a       	sbi	0x0b, 1	; 11
     b1c:	51 98       	cbi	0x0a, 1	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK2, PCINT17);
     b1e:	80 91 6d 00 	lds	r24, 0x006D
     b22:	82 60       	ori	r24, 0x02	; 2
     b24:	80 93 6d 00 	sts	0x006D, r24
	return RESULT_OK;
     b28:	80 e0       	ldi	r24, 0x00	; 0
     b2a:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD1); setBit(DDRD, PD1);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD1); setBit(DDRD, PD1);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD1); clrBit(DDRD, PD1);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD1); clrBit(DDRD, PD1);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     b2c:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK2, PCINT17);
	return RESULT_OK;
}
     b2e:	08 95       	ret

00000b30 <pcint17DeactivateInterrupt>:
 * Deactivates the external interrupt pcint17 in PD1
 * -------------------------------------------------------------------------- */

void pcint17DeactivateInterrupt(void)
{
	clrBit(PCMSK2, PCINT17);
     b30:	ed e6       	ldi	r30, 0x6D	; 109
     b32:	f0 e0       	ldi	r31, 0x00	; 0
     b34:	80 81       	ld	r24, Z
     b36:	8d 7f       	andi	r24, 0xFD	; 253
     b38:	80 83       	st	Z, r24
     b3a:	08 95       	ret

00000b3c <pcint18ActivateInterrupt>:
 * Activates the external interrupt pcint18 and configures port mode in PD2
 * -------------------------------------------------------------------------- */

resultValue_t pcint18ActivateInterrupt(portMode_t port)
{
	switch(port){
     b3c:	82 30       	cpi	r24, 0x02	; 2
     b3e:	79 f0       	breq	.+30     	; 0xb5e <pcint18ActivateInterrupt+0x22>
     b40:	30 f4       	brcc	.+12     	; 0xb4e <pcint18ActivateInterrupt+0x12>
     b42:	88 23       	and	r24, r24
     b44:	49 f0       	breq	.+18     	; 0xb58 <pcint18ActivateInterrupt+0x1c>
     b46:	81 30       	cpi	r24, 0x01	; 1
     b48:	a9 f4       	brne	.+42     	; 0xb74 <pcint18ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD2); setBit(DDRD, PD2);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD2); setBit(DDRD, PD2);	break;
     b4a:	5a 9a       	sbi	0x0b, 2	; 11
     b4c:	06 c0       	rjmp	.+12     	; 0xb5a <pcint18ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint18 and configures port mode in PD2
 * -------------------------------------------------------------------------- */

resultValue_t pcint18ActivateInterrupt(portMode_t port)
{
	switch(port){
     b4e:	83 30       	cpi	r24, 0x03	; 3
     b50:	41 f0       	breq	.+16     	; 0xb62 <pcint18ActivateInterrupt+0x26>
     b52:	8f 3f       	cpi	r24, 0xFF	; 255
     b54:	41 f0       	breq	.+16     	; 0xb66 <pcint18ActivateInterrupt+0x2a>
     b56:	0e c0       	rjmp	.+28     	; 0xb74 <pcint18ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD2); setBit(DDRD, PD2);	break;
     b58:	5a 98       	cbi	0x0b, 2	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD2); setBit(DDRD, PD2);	break;
     b5a:	52 9a       	sbi	0x0a, 2	; 10
     b5c:	04 c0       	rjmp	.+8      	; 0xb66 <pcint18ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD2); clrBit(DDRD, PD2);	break;
     b5e:	5a 98       	cbi	0x0b, 2	; 11
     b60:	01 c0       	rjmp	.+2      	; 0xb64 <pcint18ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD2); clrBit(DDRD, PD2);	break;
     b62:	5a 9a       	sbi	0x0b, 2	; 11
     b64:	52 98       	cbi	0x0a, 2	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK2, PCINT18);
     b66:	80 91 6d 00 	lds	r24, 0x006D
     b6a:	84 60       	ori	r24, 0x04	; 4
     b6c:	80 93 6d 00 	sts	0x006D, r24
	return RESULT_OK;
     b70:	80 e0       	ldi	r24, 0x00	; 0
     b72:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD2); setBit(DDRD, PD2);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD2); setBit(DDRD, PD2);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD2); clrBit(DDRD, PD2);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD2); clrBit(DDRD, PD2);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     b74:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK2, PCINT18);
	return RESULT_OK;
}
     b76:	08 95       	ret

00000b78 <pcint18DeactivateInterrupt>:
 * Deactivates the external interrupt pcint18 in PD2
 * -------------------------------------------------------------------------- */

void pcint18DeactivateInterrupt(void)
{
	clrBit(PCMSK2, PCINT18);
     b78:	ed e6       	ldi	r30, 0x6D	; 109
     b7a:	f0 e0       	ldi	r31, 0x00	; 0
     b7c:	80 81       	ld	r24, Z
     b7e:	8b 7f       	andi	r24, 0xFB	; 251
     b80:	80 83       	st	Z, r24
     b82:	08 95       	ret

00000b84 <pcint19ActivateInterrupt>:
 * Activates the external interrupt pcint19 and configures port mode in PD3
 * -------------------------------------------------------------------------- */

resultValue_t pcint19ActivateInterrupt(portMode_t port)
{
	switch(port){
     b84:	82 30       	cpi	r24, 0x02	; 2
     b86:	79 f0       	breq	.+30     	; 0xba6 <pcint19ActivateInterrupt+0x22>
     b88:	30 f4       	brcc	.+12     	; 0xb96 <pcint19ActivateInterrupt+0x12>
     b8a:	88 23       	and	r24, r24
     b8c:	49 f0       	breq	.+18     	; 0xba0 <pcint19ActivateInterrupt+0x1c>
     b8e:	81 30       	cpi	r24, 0x01	; 1
     b90:	a9 f4       	brne	.+42     	; 0xbbc <pcint19ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD3); setBit(DDRD, PD3);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD3); setBit(DDRD, PD3);	break;
     b92:	5b 9a       	sbi	0x0b, 3	; 11
     b94:	06 c0       	rjmp	.+12     	; 0xba2 <pcint19ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint19 and configures port mode in PD3
 * -------------------------------------------------------------------------- */

resultValue_t pcint19ActivateInterrupt(portMode_t port)
{
	switch(port){
     b96:	83 30       	cpi	r24, 0x03	; 3
     b98:	41 f0       	breq	.+16     	; 0xbaa <pcint19ActivateInterrupt+0x26>
     b9a:	8f 3f       	cpi	r24, 0xFF	; 255
     b9c:	41 f0       	breq	.+16     	; 0xbae <pcint19ActivateInterrupt+0x2a>
     b9e:	0e c0       	rjmp	.+28     	; 0xbbc <pcint19ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD3); setBit(DDRD, PD3);	break;
     ba0:	5b 98       	cbi	0x0b, 3	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD3); setBit(DDRD, PD3);	break;
     ba2:	53 9a       	sbi	0x0a, 3	; 10
     ba4:	04 c0       	rjmp	.+8      	; 0xbae <pcint19ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD3); clrBit(DDRD, PD3);	break;
     ba6:	5b 98       	cbi	0x0b, 3	; 11
     ba8:	01 c0       	rjmp	.+2      	; 0xbac <pcint19ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD3); clrBit(DDRD, PD3);	break;
     baa:	5b 9a       	sbi	0x0b, 3	; 11
     bac:	53 98       	cbi	0x0a, 3	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK2, PCINT19);
     bae:	80 91 6d 00 	lds	r24, 0x006D
     bb2:	88 60       	ori	r24, 0x08	; 8
     bb4:	80 93 6d 00 	sts	0x006D, r24
	return RESULT_OK;
     bb8:	80 e0       	ldi	r24, 0x00	; 0
     bba:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD3); setBit(DDRD, PD3);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD3); setBit(DDRD, PD3);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD3); clrBit(DDRD, PD3);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD3); clrBit(DDRD, PD3);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     bbc:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK2, PCINT19);
	return RESULT_OK;
}
     bbe:	08 95       	ret

00000bc0 <pcint19DeactivateInterrupt>:
 * Deactivates the external interrupt pcint19 in PD3
 * -------------------------------------------------------------------------- */

void pcint19DeactivateInterrupt(void)
{
	clrBit(PCMSK2, PCINT19);
     bc0:	ed e6       	ldi	r30, 0x6D	; 109
     bc2:	f0 e0       	ldi	r31, 0x00	; 0
     bc4:	80 81       	ld	r24, Z
     bc6:	87 7f       	andi	r24, 0xF7	; 247
     bc8:	80 83       	st	Z, r24
     bca:	08 95       	ret

00000bcc <pcint20ActivateInterrupt>:
 * Activates the external interrupt pcint20 and configures port mode in PD4
 * -------------------------------------------------------------------------- */

resultValue_t pcint20ActivateInterrupt(portMode_t port)
{
	switch(port){
     bcc:	82 30       	cpi	r24, 0x02	; 2
     bce:	79 f0       	breq	.+30     	; 0xbee <pcint20ActivateInterrupt+0x22>
     bd0:	30 f4       	brcc	.+12     	; 0xbde <pcint20ActivateInterrupt+0x12>
     bd2:	88 23       	and	r24, r24
     bd4:	49 f0       	breq	.+18     	; 0xbe8 <pcint20ActivateInterrupt+0x1c>
     bd6:	81 30       	cpi	r24, 0x01	; 1
     bd8:	a9 f4       	brne	.+42     	; 0xc04 <pcint20ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD4); setBit(DDRD, PD4);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD4); setBit(DDRD, PD4);	break;
     bda:	5c 9a       	sbi	0x0b, 4	; 11
     bdc:	06 c0       	rjmp	.+12     	; 0xbea <pcint20ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint20 and configures port mode in PD4
 * -------------------------------------------------------------------------- */

resultValue_t pcint20ActivateInterrupt(portMode_t port)
{
	switch(port){
     bde:	83 30       	cpi	r24, 0x03	; 3
     be0:	41 f0       	breq	.+16     	; 0xbf2 <pcint20ActivateInterrupt+0x26>
     be2:	8f 3f       	cpi	r24, 0xFF	; 255
     be4:	41 f0       	breq	.+16     	; 0xbf6 <pcint20ActivateInterrupt+0x2a>
     be6:	0e c0       	rjmp	.+28     	; 0xc04 <pcint20ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD4); setBit(DDRD, PD4);	break;
     be8:	5c 98       	cbi	0x0b, 4	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD4); setBit(DDRD, PD4);	break;
     bea:	54 9a       	sbi	0x0a, 4	; 10
     bec:	04 c0       	rjmp	.+8      	; 0xbf6 <pcint20ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD4); clrBit(DDRD, PD4);	break;
     bee:	5c 98       	cbi	0x0b, 4	; 11
     bf0:	01 c0       	rjmp	.+2      	; 0xbf4 <pcint20ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD4); clrBit(DDRD, PD4);	break;
     bf2:	5c 9a       	sbi	0x0b, 4	; 11
     bf4:	54 98       	cbi	0x0a, 4	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK2, PCINT20);
     bf6:	80 91 6d 00 	lds	r24, 0x006D
     bfa:	80 61       	ori	r24, 0x10	; 16
     bfc:	80 93 6d 00 	sts	0x006D, r24
	return RESULT_OK;
     c00:	80 e0       	ldi	r24, 0x00	; 0
     c02:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD4); setBit(DDRD, PD4);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD4); setBit(DDRD, PD4);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD4); clrBit(DDRD, PD4);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD4); clrBit(DDRD, PD4);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     c04:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK2, PCINT20);
	return RESULT_OK;
}
     c06:	08 95       	ret

00000c08 <pcint20DeactivateInterrupt>:
 * Deactivates the external interrupt pcint20 in PD4
 * -------------------------------------------------------------------------- */

void pcint20DeactivateInterrupt(void)
{
	clrBit(PCMSK2, PCINT20);
     c08:	ed e6       	ldi	r30, 0x6D	; 109
     c0a:	f0 e0       	ldi	r31, 0x00	; 0
     c0c:	80 81       	ld	r24, Z
     c0e:	8f 7e       	andi	r24, 0xEF	; 239
     c10:	80 83       	st	Z, r24
     c12:	08 95       	ret

00000c14 <pcint21ActivateInterrupt>:
 * Activates the external interrupt pcint21 and configures port mode in PD5
 * -------------------------------------------------------------------------- */

resultValue_t pcint21ActivateInterrupt(portMode_t port)
{
	switch(port){
     c14:	82 30       	cpi	r24, 0x02	; 2
     c16:	79 f0       	breq	.+30     	; 0xc36 <pcint21ActivateInterrupt+0x22>
     c18:	30 f4       	brcc	.+12     	; 0xc26 <pcint21ActivateInterrupt+0x12>
     c1a:	88 23       	and	r24, r24
     c1c:	49 f0       	breq	.+18     	; 0xc30 <pcint21ActivateInterrupt+0x1c>
     c1e:	81 30       	cpi	r24, 0x01	; 1
     c20:	a9 f4       	brne	.+42     	; 0xc4c <pcint21ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD5); setBit(DDRD, PD5);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD5); setBit(DDRD, PD5);	break;
     c22:	5d 9a       	sbi	0x0b, 5	; 11
     c24:	06 c0       	rjmp	.+12     	; 0xc32 <pcint21ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint21 and configures port mode in PD5
 * -------------------------------------------------------------------------- */

resultValue_t pcint21ActivateInterrupt(portMode_t port)
{
	switch(port){
     c26:	83 30       	cpi	r24, 0x03	; 3
     c28:	41 f0       	breq	.+16     	; 0xc3a <pcint21ActivateInterrupt+0x26>
     c2a:	8f 3f       	cpi	r24, 0xFF	; 255
     c2c:	41 f0       	breq	.+16     	; 0xc3e <pcint21ActivateInterrupt+0x2a>
     c2e:	0e c0       	rjmp	.+28     	; 0xc4c <pcint21ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD5); setBit(DDRD, PD5);	break;
     c30:	5d 98       	cbi	0x0b, 5	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD5); setBit(DDRD, PD5);	break;
     c32:	55 9a       	sbi	0x0a, 5	; 10
     c34:	04 c0       	rjmp	.+8      	; 0xc3e <pcint21ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD5); clrBit(DDRD, PD5);	break;
     c36:	5d 98       	cbi	0x0b, 5	; 11
     c38:	01 c0       	rjmp	.+2      	; 0xc3c <pcint21ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD5); clrBit(DDRD, PD5);	break;
     c3a:	5d 9a       	sbi	0x0b, 5	; 11
     c3c:	55 98       	cbi	0x0a, 5	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK2, PCINT21);
     c3e:	80 91 6d 00 	lds	r24, 0x006D
     c42:	80 62       	ori	r24, 0x20	; 32
     c44:	80 93 6d 00 	sts	0x006D, r24
	return RESULT_OK;
     c48:	80 e0       	ldi	r24, 0x00	; 0
     c4a:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD5); setBit(DDRD, PD5);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD5); setBit(DDRD, PD5);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD5); clrBit(DDRD, PD5);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD5); clrBit(DDRD, PD5);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     c4c:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK2, PCINT21);
	return RESULT_OK;
}
     c4e:	08 95       	ret

00000c50 <pcint21DeactivateInterrupt>:
 * Deactivates the external interrupt pcint21 in PD5
 * -------------------------------------------------------------------------- */

void pcint21DeactivateInterrupt(void)
{
	clrBit(PCMSK2, PCINT21);
     c50:	ed e6       	ldi	r30, 0x6D	; 109
     c52:	f0 e0       	ldi	r31, 0x00	; 0
     c54:	80 81       	ld	r24, Z
     c56:	8f 7d       	andi	r24, 0xDF	; 223
     c58:	80 83       	st	Z, r24
     c5a:	08 95       	ret

00000c5c <pcint22ActivateInterrupt>:
 * Activates the external interrupt pcint22 and configures port mode in PD6
 * -------------------------------------------------------------------------- */

resultValue_t pcint22ActivateInterrupt(portMode_t port)
{
	switch(port){
     c5c:	82 30       	cpi	r24, 0x02	; 2
     c5e:	79 f0       	breq	.+30     	; 0xc7e <pcint22ActivateInterrupt+0x22>
     c60:	30 f4       	brcc	.+12     	; 0xc6e <pcint22ActivateInterrupt+0x12>
     c62:	88 23       	and	r24, r24
     c64:	49 f0       	breq	.+18     	; 0xc78 <pcint22ActivateInterrupt+0x1c>
     c66:	81 30       	cpi	r24, 0x01	; 1
     c68:	a9 f4       	brne	.+42     	; 0xc94 <pcint22ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD6); setBit(DDRD, PD6);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD6); setBit(DDRD, PD6);	break;
     c6a:	5e 9a       	sbi	0x0b, 6	; 11
     c6c:	06 c0       	rjmp	.+12     	; 0xc7a <pcint22ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint22 and configures port mode in PD6
 * -------------------------------------------------------------------------- */

resultValue_t pcint22ActivateInterrupt(portMode_t port)
{
	switch(port){
     c6e:	83 30       	cpi	r24, 0x03	; 3
     c70:	41 f0       	breq	.+16     	; 0xc82 <pcint22ActivateInterrupt+0x26>
     c72:	8f 3f       	cpi	r24, 0xFF	; 255
     c74:	41 f0       	breq	.+16     	; 0xc86 <pcint22ActivateInterrupt+0x2a>
     c76:	0e c0       	rjmp	.+28     	; 0xc94 <pcint22ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD6); setBit(DDRD, PD6);	break;
     c78:	5e 98       	cbi	0x0b, 6	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD6); setBit(DDRD, PD6);	break;
     c7a:	56 9a       	sbi	0x0a, 6	; 10
     c7c:	04 c0       	rjmp	.+8      	; 0xc86 <pcint22ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD6); clrBit(DDRD, PD6);	break;
     c7e:	5e 98       	cbi	0x0b, 6	; 11
     c80:	01 c0       	rjmp	.+2      	; 0xc84 <pcint22ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD6); clrBit(DDRD, PD6);	break;
     c82:	5e 9a       	sbi	0x0b, 6	; 11
     c84:	56 98       	cbi	0x0a, 6	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK2, PCINT22);
     c86:	80 91 6d 00 	lds	r24, 0x006D
     c8a:	80 64       	ori	r24, 0x40	; 64
     c8c:	80 93 6d 00 	sts	0x006D, r24
	return RESULT_OK;
     c90:	80 e0       	ldi	r24, 0x00	; 0
     c92:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD6); setBit(DDRD, PD6);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD6); setBit(DDRD, PD6);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD6); clrBit(DDRD, PD6);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD6); clrBit(DDRD, PD6);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     c94:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK2, PCINT22);
	return RESULT_OK;
}
     c96:	08 95       	ret

00000c98 <pcint22DeactivateInterrupt>:
 * Deactivates the external interrupt pcint22 in PD6
 * -------------------------------------------------------------------------- */

void pcint22DeactivateInterrupt(void)
{
	clrBit(PCMSK2, PCINT22);
     c98:	ed e6       	ldi	r30, 0x6D	; 109
     c9a:	f0 e0       	ldi	r31, 0x00	; 0
     c9c:	80 81       	ld	r24, Z
     c9e:	8f 7b       	andi	r24, 0xBF	; 191
     ca0:	80 83       	st	Z, r24
     ca2:	08 95       	ret

00000ca4 <pcint23ActivateInterrupt>:
 * Activates the external interrupt pcint23 and configures port mode in PD7
 * -------------------------------------------------------------------------- */

resultValue_t pcint23ActivateInterrupt(portMode_t port)
{
	switch(port){
     ca4:	82 30       	cpi	r24, 0x02	; 2
     ca6:	79 f0       	breq	.+30     	; 0xcc6 <pcint23ActivateInterrupt+0x22>
     ca8:	30 f4       	brcc	.+12     	; 0xcb6 <pcint23ActivateInterrupt+0x12>
     caa:	88 23       	and	r24, r24
     cac:	49 f0       	breq	.+18     	; 0xcc0 <pcint23ActivateInterrupt+0x1c>
     cae:	81 30       	cpi	r24, 0x01	; 1
     cb0:	a9 f4       	brne	.+42     	; 0xcdc <pcint23ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD7); setBit(DDRD, PD7);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD7); setBit(DDRD, PD7);	break;
     cb2:	5f 9a       	sbi	0x0b, 7	; 11
     cb4:	06 c0       	rjmp	.+12     	; 0xcc2 <pcint23ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint23 and configures port mode in PD7
 * -------------------------------------------------------------------------- */

resultValue_t pcint23ActivateInterrupt(portMode_t port)
{
	switch(port){
     cb6:	83 30       	cpi	r24, 0x03	; 3
     cb8:	41 f0       	breq	.+16     	; 0xcca <pcint23ActivateInterrupt+0x26>
     cba:	8f 3f       	cpi	r24, 0xFF	; 255
     cbc:	41 f0       	breq	.+16     	; 0xcce <pcint23ActivateInterrupt+0x2a>
     cbe:	0e c0       	rjmp	.+28     	; 0xcdc <pcint23ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD7); setBit(DDRD, PD7);	break;
     cc0:	5f 98       	cbi	0x0b, 7	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD7); setBit(DDRD, PD7);	break;
     cc2:	57 9a       	sbi	0x0a, 7	; 10
     cc4:	04 c0       	rjmp	.+8      	; 0xcce <pcint23ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD7); clrBit(DDRD, PD7);	break;
     cc6:	5f 98       	cbi	0x0b, 7	; 11
     cc8:	01 c0       	rjmp	.+2      	; 0xccc <pcint23ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD7); clrBit(DDRD, PD7);	break;
     cca:	5f 9a       	sbi	0x0b, 7	; 11
     ccc:	57 98       	cbi	0x0a, 7	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK2, PCINT23);
     cce:	80 91 6d 00 	lds	r24, 0x006D
     cd2:	80 68       	ori	r24, 0x80	; 128
     cd4:	80 93 6d 00 	sts	0x006D, r24
	return RESULT_OK;
     cd8:	80 e0       	ldi	r24, 0x00	; 0
     cda:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD7); setBit(DDRD, PD7);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD7); setBit(DDRD, PD7);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD7); clrBit(DDRD, PD7);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD7); clrBit(DDRD, PD7);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     cdc:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK2, PCINT23);
	return RESULT_OK;
}
     cde:	08 95       	ret

00000ce0 <pcint23DeactivateInterrupt>:
 * Deactivates the external interrupt pcint23 in PD7
 * -------------------------------------------------------------------------- */

void pcint23DeactivateInterrupt(void)
{
	clrBit(PCMSK2, PCINT23);
     ce0:	ed e6       	ldi	r30, 0x6D	; 109
     ce2:	f0 e0       	ldi	r31, 0x00	; 0
     ce4:	80 81       	ld	r24, Z
     ce6:	8f 77       	andi	r24, 0x7F	; 127
     ce8:	80 83       	st	Z, r24
     cea:	08 95       	ret

00000cec <timer0Config>:
 * Configures the timer0 mode and prescaler
 * -------------------------------------------------------------------------- */

resultValue_t timer0Config(timerModeA_t mode, timerPrescalerValueA_t prescaler)
{
	uint8 regA = TCCR0A;
     cec:	24 b5       	in	r18, 0x24	; 36
	uint8 regB = TCCR0B;
     cee:	95 b5       	in	r25, 0x25	; 37

	if(prescaler != TIMER_A_PRESCALER_NO_CHANGE){
     cf0:	6f 3f       	cpi	r22, 0xFF	; 255
     cf2:	c1 f0       	breq	.+48     	; 0xd24 <timer0Config+0x38>
		regB &= ~(0x07 << CS00);
     cf4:	98 7f       	andi	r25, 0xF8	; 248
		switch(prescaler){
     cf6:	46 2f       	mov	r20, r22
     cf8:	50 e0       	ldi	r21, 0x00	; 0
     cfa:	48 30       	cpi	r20, 0x08	; 8
     cfc:	51 05       	cpc	r21, r1
     cfe:	80 f5       	brcc	.+96     	; 0xd60 <timer0Config+0x74>
     d00:	fa 01       	movw	r30, r20
     d02:	eb 5a       	subi	r30, 0xAB	; 171
     d04:	ff 4f       	sbci	r31, 0xFF	; 255
     d06:	0c 94 f1 0c 	jmp	0x19e2	; 0x19e2 <__tablejump2__>
			case TIMER_A_CLOCK_DISABLE:					break;
			case TIMER_A_PRESCALER_OFF:					regB |= (1 << CS00);	break;
     d0a:	91 60       	ori	r25, 0x01	; 1
     d0c:	0b c0       	rjmp	.+22     	; 0xd24 <timer0Config+0x38>
			case TIMER_A_PRESCALER_8:					regB |= (2 << CS00);	break;
     d0e:	92 60       	ori	r25, 0x02	; 2
     d10:	09 c0       	rjmp	.+18     	; 0xd24 <timer0Config+0x38>
			case TIMER_A_PRESCALER_64:					regB |= (3 << CS00);	break;
     d12:	93 60       	ori	r25, 0x03	; 3
     d14:	07 c0       	rjmp	.+14     	; 0xd24 <timer0Config+0x38>
			case TIMER_A_PRESCALER_256:					regB |= (4 << CS00);	break;
     d16:	94 60       	ori	r25, 0x04	; 4
     d18:	05 c0       	rjmp	.+10     	; 0xd24 <timer0Config+0x38>
			case TIMER_A_PRESCALER_1024:				regB |= (5 << CS00);	break;
     d1a:	95 60       	ori	r25, 0x05	; 5
     d1c:	03 c0       	rjmp	.+6      	; 0xd24 <timer0Config+0x38>
			case TIMER_A_PRESCALER_T0_FALLING_EDGE:		regB |= (6 << CS00);	break;
     d1e:	96 60       	ori	r25, 0x06	; 6
     d20:	01 c0       	rjmp	.+2      	; 0xd24 <timer0Config+0x38>
			case TIMER_A_PRESCALER_T0_RISING_EDGE:		regB |= (7 << CS00);	break;
     d22:	97 60       	ori	r25, 0x07	; 7
			case TIMER_A_PRESCALER_NO_CHANGE:			break;
			default:									return RESULT_TIMER_PRESCALER_VALUE_UNSUPPORTED;	break;
		}
	}

	if(mode != TIMER_A_MODE_NO_CHANGE){
     d24:	8f 3f       	cpi	r24, 0xFF	; 255
     d26:	c1 f0       	breq	.+48     	; 0xd58 <timer0Config+0x6c>
		regA &= ~(0x03 << WGM00);
     d28:	2c 7f       	andi	r18, 0xFC	; 252
		clrBit(regB, WGM02);
     d2a:	97 7f       	andi	r25, 0xF7	; 247
		switch(mode){
     d2c:	82 30       	cpi	r24, 0x02	; 2
     d2e:	69 f0       	breq	.+26     	; 0xd4a <timer0Config+0x5e>
     d30:	28 f4       	brcc	.+10     	; 0xd3c <timer0Config+0x50>
     d32:	88 23       	and	r24, r24
     d34:	89 f0       	breq	.+34     	; 0xd58 <timer0Config+0x6c>
     d36:	81 30       	cpi	r24, 0x01	; 1
     d38:	59 f0       	breq	.+22     	; 0xd50 <timer0Config+0x64>
     d3a:	14 c0       	rjmp	.+40     	; 0xd64 <timer0Config+0x78>
     d3c:	85 30       	cpi	r24, 0x05	; 5
     d3e:	39 f0       	breq	.+14     	; 0xd4e <timer0Config+0x62>
     d40:	87 30       	cpi	r24, 0x07	; 7
     d42:	41 f0       	breq	.+16     	; 0xd54 <timer0Config+0x68>
     d44:	83 30       	cpi	r24, 0x03	; 3
     d46:	71 f4       	brne	.+28     	; 0xd64 <timer0Config+0x78>
     d48:	06 c0       	rjmp	.+12     	; 0xd56 <timer0Config+0x6a>
			case TIMER_A_MODE_NORMAL:						break;
			case TIMER_A_MODE_PWM_PHASE_CORRECTED_MAX:		regA |= (1 << WGM00);	break;
			case TIMER_A_MODE_CTC:							regA |= (2 << WGM00);	break;
     d4a:	22 60       	ori	r18, 0x02	; 2
     d4c:	05 c0       	rjmp	.+10     	; 0xd58 <timer0Config+0x6c>
			case TIMER_A_MODE_FAST_PWM_MAX:					regA |= (3 << WGM00);	break;
			case TIMER_A_MODE_PWM_PHASE_CORRECTED_OCRA:		setBit(regB, WGM02);regA |= (1 << WGM00);	break;
     d4e:	98 60       	ori	r25, 0x08	; 8
     d50:	21 60       	ori	r18, 0x01	; 1
     d52:	02 c0       	rjmp	.+4      	; 0xd58 <timer0Config+0x6c>
			case TIMER_A_MODE_FAST_PWM_OCRA:				setBit(regB, WGM02);regA |= (3 << WGM00);	break;
     d54:	98 60       	ori	r25, 0x08	; 8
     d56:	23 60       	ori	r18, 0x03	; 3
			case TIMER_A_MODE_NO_CHANGE:					break;
			default:										return RESULT_TIMER_MODE_VALUE_UNSUPPORTED;	break;
		}
	}
	TCCR0A = regA;
     d58:	24 bd       	out	0x24, r18	; 36
	TCCR0B = regB;
     d5a:	95 bd       	out	0x25, r25	; 37

	return RESULT_OK;
     d5c:	80 e0       	ldi	r24, 0x00	; 0
     d5e:	08 95       	ret
			case TIMER_A_PRESCALER_256:					regB |= (4 << CS00);	break;
			case TIMER_A_PRESCALER_1024:				regB |= (5 << CS00);	break;
			case TIMER_A_PRESCALER_T0_FALLING_EDGE:		regB |= (6 << CS00);	break;
			case TIMER_A_PRESCALER_T0_RISING_EDGE:		regB |= (7 << CS00);	break;
			case TIMER_A_PRESCALER_NO_CHANGE:			break;
			default:									return RESULT_TIMER_PRESCALER_VALUE_UNSUPPORTED;	break;
     d60:	83 e0       	ldi	r24, 0x03	; 3
     d62:	08 95       	ret
			case TIMER_A_MODE_CTC:							regA |= (2 << WGM00);	break;
			case TIMER_A_MODE_FAST_PWM_MAX:					regA |= (3 << WGM00);	break;
			case TIMER_A_MODE_PWM_PHASE_CORRECTED_OCRA:		setBit(regB, WGM02);regA |= (1 << WGM00);	break;
			case TIMER_A_MODE_FAST_PWM_OCRA:				setBit(regB, WGM02);regA |= (3 << WGM00);	break;
			case TIMER_A_MODE_NO_CHANGE:					break;
			default:										return RESULT_TIMER_MODE_VALUE_UNSUPPORTED;	break;
     d64:	84 e0       	ldi	r24, 0x04	; 4
	}
	TCCR0A = regA;
	TCCR0B = regB;

	return RESULT_OK;
}
     d66:	08 95       	ret

00000d68 <timer0OutputConfig>:
 * Configures the timer0 compare outputs
 * -------------------------------------------------------------------------- */

resultValue_t timer0OutputConfig(timerOutput_t compA, timerOutput_t compB)
{
	uint8 reg = TCCR0A;
     d68:	94 b5       	in	r25, 0x24	; 36

	if(compA != TIMER_PORT_NO_CHANGE){
     d6a:	8f 3f       	cpi	r24, 0xFF	; 255
     d6c:	69 f0       	breq	.+26     	; 0xd88 <timer0OutputConfig+0x20>
		reg &= ~(0x03 << COM0A0);
     d6e:	9f 73       	andi	r25, 0x3F	; 63
		switch(compA){
     d70:	81 30       	cpi	r24, 0x01	; 1
     d72:	39 f0       	breq	.+14     	; 0xd82 <timer0OutputConfig+0x1a>
     d74:	48 f0       	brcs	.+18     	; 0xd88 <timer0OutputConfig+0x20>
     d76:	82 30       	cpi	r24, 0x02	; 2
     d78:	31 f0       	breq	.+12     	; 0xd86 <timer0OutputConfig+0x1e>
     d7a:	83 30       	cpi	r24, 0x03	; 3
     d7c:	e1 f4       	brne	.+56     	; 0xdb6 <timer0OutputConfig+0x4e>
			case TIMER_PORT_NORMAL:				break;
			case TIMER_PORT_TOGGLE_ON_COMPARE:	reg |= (1 << COM0A0);	break;
			case TIMER_PORT_CLEAR_ON_COMPARE:	reg |= (2 << COM0A0);	break;
			case TIMER_PORT_SET_ON_COMPARE:		reg |= (3 << COM0A0);	break;
     d7e:	90 6c       	ori	r25, 0xC0	; 192
     d80:	03 c0       	rjmp	.+6      	; 0xd88 <timer0OutputConfig+0x20>

	if(compA != TIMER_PORT_NO_CHANGE){
		reg &= ~(0x03 << COM0A0);
		switch(compA){
			case TIMER_PORT_NORMAL:				break;
			case TIMER_PORT_TOGGLE_ON_COMPARE:	reg |= (1 << COM0A0);	break;
     d82:	90 64       	ori	r25, 0x40	; 64
     d84:	01 c0       	rjmp	.+2      	; 0xd88 <timer0OutputConfig+0x20>
			case TIMER_PORT_CLEAR_ON_COMPARE:	reg |= (2 << COM0A0);	break;
     d86:	90 68       	ori	r25, 0x80	; 128
			case TIMER_PORT_SET_ON_COMPARE:		reg |= (3 << COM0A0);	break;
			case TIMER_PORT_NO_CHANGE:			break;
			default:							return RESULT_PORT_VALUE_UNSUPPORTED;	break;
		}
	}
	if(compB != TIMER_PORT_NO_CHANGE){
     d88:	6f 3f       	cpi	r22, 0xFF	; 255
     d8a:	91 f0       	breq	.+36     	; 0xdb0 <timer0OutputConfig+0x48>
		reg &= ~(0x03 << COM0B0);
     d8c:	9f 7c       	andi	r25, 0xCF	; 207
		switch(compA){
     d8e:	82 30       	cpi	r24, 0x02	; 2
     d90:	61 f0       	breq	.+24     	; 0xdaa <timer0OutputConfig+0x42>
     d92:	30 f4       	brcc	.+12     	; 0xda0 <timer0OutputConfig+0x38>
     d94:	88 23       	and	r24, r24
     d96:	61 f0       	breq	.+24     	; 0xdb0 <timer0OutputConfig+0x48>
     d98:	81 30       	cpi	r24, 0x01	; 1
     d9a:	69 f4       	brne	.+26     	; 0xdb6 <timer0OutputConfig+0x4e>
			case TIMER_PORT_NORMAL:				break;
			case TIMER_PORT_TOGGLE_ON_COMPARE:	reg |= (1 << COM0B0);	break;
     d9c:	90 61       	ori	r25, 0x10	; 16
     d9e:	08 c0       	rjmp	.+16     	; 0xdb0 <timer0OutputConfig+0x48>
			default:							return RESULT_PORT_VALUE_UNSUPPORTED;	break;
		}
	}
	if(compB != TIMER_PORT_NO_CHANGE){
		reg &= ~(0x03 << COM0B0);
		switch(compA){
     da0:	83 30       	cpi	r24, 0x03	; 3
     da2:	29 f0       	breq	.+10     	; 0xdae <timer0OutputConfig+0x46>
     da4:	8f 3f       	cpi	r24, 0xFF	; 255
     da6:	21 f0       	breq	.+8      	; 0xdb0 <timer0OutputConfig+0x48>
     da8:	06 c0       	rjmp	.+12     	; 0xdb6 <timer0OutputConfig+0x4e>
			case TIMER_PORT_NORMAL:				break;
			case TIMER_PORT_TOGGLE_ON_COMPARE:	reg |= (1 << COM0B0);	break;
			case TIMER_PORT_CLEAR_ON_COMPARE:	reg |= (2 << COM0B0);	break;
     daa:	90 62       	ori	r25, 0x20	; 32
     dac:	01 c0       	rjmp	.+2      	; 0xdb0 <timer0OutputConfig+0x48>
			case TIMER_PORT_SET_ON_COMPARE:		reg |= (3 << COM0B0);	break;
     dae:	90 63       	ori	r25, 0x30	; 48
			case TIMER_PORT_NO_CHANGE:			break;
			default:							return RESULT_PORT_VALUE_UNSUPPORTED;	break;
		}
	}
	TCCR0A = reg;
     db0:	94 bd       	out	0x24, r25	; 36
	return RESULT_OK;
     db2:	80 e0       	ldi	r24, 0x00	; 0
     db4:	08 95       	ret
			case TIMER_PORT_NORMAL:				break;
			case TIMER_PORT_TOGGLE_ON_COMPARE:	reg |= (1 << COM0B0);	break;
			case TIMER_PORT_CLEAR_ON_COMPARE:	reg |= (2 << COM0B0);	break;
			case TIMER_PORT_SET_ON_COMPARE:		reg |= (3 << COM0B0);	break;
			case TIMER_PORT_NO_CHANGE:			break;
			default:							return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     db6:	81 e0       	ldi	r24, 0x01	; 1
		}
	}
	TCCR0A = reg;
	return RESULT_OK;
}
     db8:	08 95       	ret

00000dba <timer0ActivateOverflowInterrupt>:
 * Activates the timer0 overflow interrupt
 * -------------------------------------------------------------------------- */

void timer0ActivateOverflowInterrupt(void)
{
	setBit(TIMSK0, TOIE0);
     dba:	ee e6       	ldi	r30, 0x6E	; 110
     dbc:	f0 e0       	ldi	r31, 0x00	; 0
     dbe:	80 81       	ld	r24, Z
     dc0:	81 60       	ori	r24, 0x01	; 1
     dc2:	80 83       	st	Z, r24
     dc4:	08 95       	ret

00000dc6 <timer0DeactivateOverflowInterrupt>:
 * Deactivates the timer0 overflow interrupt
 * -------------------------------------------------------------------------- */

void timer0DeactivateOverflowInterrupt(void)
{
	clrBit(TIMSK0, TOIE0);
     dc6:	ee e6       	ldi	r30, 0x6E	; 110
     dc8:	f0 e0       	ldi	r31, 0x00	; 0
     dca:	80 81       	ld	r24, Z
     dcc:	8e 7f       	andi	r24, 0xFE	; 254
     dce:	80 83       	st	Z, r24
     dd0:	08 95       	ret

00000dd2 <timer0ClearOverflowInterruptRequest>:
 * Clears the timer0 overflow interrupt request
 * -------------------------------------------------------------------------- */

void timer0ClearOverflowInterruptRequest(void)
{
	setBit(TIFR0, TOV0);
     dd2:	a8 9a       	sbi	0x15, 0	; 21
     dd4:	08 95       	ret

00000dd6 <timer0ActivateCompareAInterrupt>:
 * Activates the timer0 compare A interrupt
 * -------------------------------------------------------------------------- */

void timer0ActivateCompareAInterrupt(void)
{
	setBit(TIMSK0, OCIE0A);
     dd6:	ee e6       	ldi	r30, 0x6E	; 110
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	80 81       	ld	r24, Z
     ddc:	82 60       	ori	r24, 0x02	; 2
     dde:	80 83       	st	Z, r24
     de0:	08 95       	ret

00000de2 <timer0DeactivateCompareAInterrupt>:
 * Deactivates the timer0 compare A interrupt
 * -------------------------------------------------------------------------- */

void timer0DeactivateCompareAInterrupt(void)
{
	clrBit(TIMSK0, OCIE0A);
     de2:	ee e6       	ldi	r30, 0x6E	; 110
     de4:	f0 e0       	ldi	r31, 0x00	; 0
     de6:	80 81       	ld	r24, Z
     de8:	8d 7f       	andi	r24, 0xFD	; 253
     dea:	80 83       	st	Z, r24
     dec:	08 95       	ret

00000dee <timer0ClearCompareAInterruptRequest>:
 * Clears the timer0 compare A interrupt request
 * -------------------------------------------------------------------------- */

void timer0ClearCompareAInterruptRequest(void)
{
	setBit(TIFR0, OCF0A);
     dee:	a9 9a       	sbi	0x15, 1	; 21
     df0:	08 95       	ret

00000df2 <timer0ActivateCompareBInterrupt>:
 * Activates the timer0 compare B interrupt
 * -------------------------------------------------------------------------- */

void timer0ActivateCompareBInterrupt(void)
{
	setBit(TIMSK0, OCIE0B);
     df2:	ee e6       	ldi	r30, 0x6E	; 110
     df4:	f0 e0       	ldi	r31, 0x00	; 0
     df6:	80 81       	ld	r24, Z
     df8:	84 60       	ori	r24, 0x04	; 4
     dfa:	80 83       	st	Z, r24
     dfc:	08 95       	ret

00000dfe <timer0DeactivateCompareBInterrupt>:
 * Deactivates the timer0 compare B interrupt
 * -------------------------------------------------------------------------- */

void timer0DeactivateCompareBInterrupt(void)
{
	clrBit(TIMSK0, OCIE0B);
     dfe:	ee e6       	ldi	r30, 0x6E	; 110
     e00:	f0 e0       	ldi	r31, 0x00	; 0
     e02:	80 81       	ld	r24, Z
     e04:	8b 7f       	andi	r24, 0xFB	; 251
     e06:	80 83       	st	Z, r24
     e08:	08 95       	ret

00000e0a <timer0ClearCompareBInterruptRequest>:
 * Clears the timer0 compare B interrupt request
 * -------------------------------------------------------------------------- */

void timer0ClearCompareBInterruptRequest(void)
{
	setBit(TIFR0, OCF0B);
     e0a:	aa 9a       	sbi	0x15, 2	; 21
     e0c:	08 95       	ret

00000e0e <timer0ForceCompareA>:
 * Forces a comparison on the output compare A of the timer0
 * -------------------------------------------------------------------------- */

void timer0ForceCompareA(void)
{
	setBit(TCCR0B, FOC0A);
     e0e:	85 b5       	in	r24, 0x25	; 37
     e10:	80 68       	ori	r24, 0x80	; 128
     e12:	85 bd       	out	0x25, r24	; 37
     e14:	08 95       	ret

00000e16 <timer0ForceCompareB>:
 * Forces a comparison on the output compare B of the timer0
 * -------------------------------------------------------------------------- */

void timer0ForceCompareB(void)
{
	setBit(TCCR0B, FOC0B);
     e16:	85 b5       	in	r24, 0x25	; 37
     e18:	80 64       	ori	r24, 0x40	; 64
     e1a:	85 bd       	out	0x25, r24	; 37
     e1c:	08 95       	ret

00000e1e <timer0SetCounterValue>:
 * Sets the timer0 counter value
 * -------------------------------------------------------------------------- */

void timer0SetCounterValue(uint8 value)
{
	TCNT0 = value;
     e1e:	86 bd       	out	0x26, r24	; 38
     e20:	08 95       	ret

00000e22 <timer0GetCounterValue>:
 * Gets the timer0 counter value
 * -------------------------------------------------------------------------- */

uint8 timer0GetCounterValue(void)
{
	return TCNT0;
     e22:	86 b5       	in	r24, 0x26	; 38
}
     e24:	08 95       	ret

00000e26 <timer0SetCompareAValue>:
 * Sets the timer0 compare A value
 * -------------------------------------------------------------------------- */

void timer0SetCompareAValue(uint8 value)
{
	OCR0A = value;
     e26:	87 bd       	out	0x27, r24	; 39
     e28:	08 95       	ret

00000e2a <timer0GetCompareAValue>:
 * Gets the timer0 compare A value
 * -------------------------------------------------------------------------- */

uint8 timer0GetCompareAValue(void)
{
	return OCR0A;
     e2a:	87 b5       	in	r24, 0x27	; 39
}
     e2c:	08 95       	ret

00000e2e <timer0SetCompareBValue>:
 * Sets the timer0 compare B value
 * -------------------------------------------------------------------------- */

void timer0SetCompareBValue(uint8 value)
{
	OCR0B = value;
     e2e:	88 bd       	out	0x28, r24	; 40
     e30:	08 95       	ret

00000e32 <timer0GetCompareBValue>:
 * Gets the timer0 compare B value
 * -------------------------------------------------------------------------- */

uint8 timer0GetCompareBValue(void)
{
	return OCR0B;
     e32:	88 b5       	in	r24, 0x28	; 40
}
     e34:	08 95       	ret

00000e36 <timer1Config>:
 * Configures the timer1 mode and prescaler
 * -------------------------------------------------------------------------- */

resultValue_t timer1Config(timerModeB_t mode, timerPrescalerValueA_t prescaler)
{
	uint8 reg1 = TCCR1A;
     e36:	20 91 80 00 	lds	r18, 0x0080
	uint8 reg2 = TCCR1B;
     e3a:	90 91 81 00 	lds	r25, 0x0081

	if(prescaler != TIMER_A_PRESCALER_NO_CHANGE){
     e3e:	6f 3f       	cpi	r22, 0xFF	; 255
     e40:	11 f0       	breq	.+4      	; 0xe46 <timer1Config+0x10>
		reg2 &= ~(0x07 << CS10);
     e42:	98 7f       	andi	r25, 0xF8	; 248
		reg2 |= prescaler;
     e44:	96 2b       	or	r25, r22
	}

	if(mode != TIMER_B_MODE_NO_CHANGE){
     e46:	8f 3f       	cpi	r24, 0xFF	; 255
     e48:	69 f0       	breq	.+26     	; 0xe64 <timer1Config+0x2e>
		if(isBitSet(mode, 3))
     e4a:	83 ff       	sbrs	r24, 3
     e4c:	02 c0       	rjmp	.+4      	; 0xe52 <timer1Config+0x1c>
			setBit(reg2, WGM13);
     e4e:	90 61       	ori	r25, 0x10	; 16
     e50:	01 c0       	rjmp	.+2      	; 0xe54 <timer1Config+0x1e>
		else
			clrBit(reg2, WGM13);
     e52:	9f 7e       	andi	r25, 0xEF	; 239
		if(isBitSet(mode, 2))
     e54:	82 ff       	sbrs	r24, 2
     e56:	02 c0       	rjmp	.+4      	; 0xe5c <timer1Config+0x26>
			setBit(reg2, WGM12);
     e58:	98 60       	ori	r25, 0x08	; 8
     e5a:	01 c0       	rjmp	.+2      	; 0xe5e <timer1Config+0x28>
		else
			clrBit(reg2, WGM12);
     e5c:	97 7f       	andi	r25, 0xF7	; 247
		reg1 &= ~(0x03 << WGM10);
		reg1 |= (mode & 0x03);
     e5e:	83 70       	andi	r24, 0x03	; 3
			clrBit(reg2, WGM13);
		if(isBitSet(mode, 2))
			setBit(reg2, WGM12);
		else
			clrBit(reg2, WGM12);
		reg1 &= ~(0x03 << WGM10);
     e60:	2c 7f       	andi	r18, 0xFC	; 252
		reg1 |= (mode & 0x03);
     e62:	28 2b       	or	r18, r24
	}
	TCCR1A = reg1;
     e64:	20 93 80 00 	sts	0x0080, r18
	TCCR1B = reg2;
     e68:	90 93 81 00 	sts	0x0081, r25

	return RESULT_OK;
}
     e6c:	80 e0       	ldi	r24, 0x00	; 0
     e6e:	08 95       	ret

00000e70 <timer1OutputConfig>:
 * Configures the timer1 compare outputs
 * -------------------------------------------------------------------------- */

resultValue_t timer1OutputConfig(timerOutput_t compA, timerOutput_t compB)
{
	uint8 aux8 = TCCR1A;
     e70:	20 91 80 00 	lds	r18, 0x0080

	if(compA != TIMER_PORT_NO_CHANGE){
     e74:	8f 3f       	cpi	r24, 0xFF	; 255
     e76:	31 f0       	breq	.+12     	; 0xe84 <timer1OutputConfig+0x14>
		aux8 &= ~(0x03 << COM1A0);
		aux8 |= (compA << COM1A0); 
     e78:	30 e4       	ldi	r19, 0x40	; 64
     e7a:	83 9f       	mul	r24, r19
     e7c:	c0 01       	movw	r24, r0
     e7e:	11 24       	eor	r1, r1
resultValue_t timer1OutputConfig(timerOutput_t compA, timerOutput_t compB)
{
	uint8 aux8 = TCCR1A;

	if(compA != TIMER_PORT_NO_CHANGE){
		aux8 &= ~(0x03 << COM1A0);
     e80:	2f 73       	andi	r18, 0x3F	; 63
		aux8 |= (compA << COM1A0); 
     e82:	28 2b       	or	r18, r24
	}
	if(compB != TIMER_PORT_NO_CHANGE){
     e84:	6f 3f       	cpi	r22, 0xFF	; 255
     e86:	31 f0       	breq	.+12     	; 0xe94 <timer1OutputConfig+0x24>
		aux8 &= ~(0x03 << COM1B0);
     e88:	2f 7c       	andi	r18, 0xCF	; 207
		aux8 |= (compB << COM1B0); 
     e8a:	80 e1       	ldi	r24, 0x10	; 16
     e8c:	68 9f       	mul	r22, r24
     e8e:	b0 01       	movw	r22, r0
     e90:	11 24       	eor	r1, r1
     e92:	26 2b       	or	r18, r22
	}
	TCCR1A = aux8;
     e94:	20 93 80 00 	sts	0x0080, r18
	return RESULT_OK;
}
     e98:	80 e0       	ldi	r24, 0x00	; 0
     e9a:	08 95       	ret

00000e9c <timer1InputCaptureNoiseCancelerConfig>:
 * Configures the noise canceler of input capture of timer1
 * -------------------------------------------------------------------------- */

resultValue_t	timer1InputCaptureNoiseCancelerConfig(timerInputCaptureNoiseCanceler_t mode)
{
	uint8 aux8 = TCCR1B;
     e9c:	e1 e8       	ldi	r30, 0x81	; 129
     e9e:	f0 e0       	ldi	r31, 0x00	; 0
     ea0:	90 81       	ld	r25, Z

	aux8 &= ~(0x03 << ICES1);
     ea2:	9f 73       	andi	r25, 0x3F	; 63
	aux8 |= mode;
     ea4:	98 2b       	or	r25, r24

	TCCR1B = aux8;
     ea6:	90 83       	st	Z, r25
	return RESULT_OK;
}
     ea8:	80 e0       	ldi	r24, 0x00	; 0
     eaa:	08 95       	ret

00000eac <timer1ActivateOverflowInterrupt>:
 * Activates the timer1 overflow interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer1ActivateOverflowInterrupt(void)
{
	setBit(TIMSK1, TOIE1);
     eac:	ef e6       	ldi	r30, 0x6F	; 111
     eae:	f0 e0       	ldi	r31, 0x00	; 0
     eb0:	80 81       	ld	r24, Z
     eb2:	81 60       	ori	r24, 0x01	; 1
     eb4:	80 83       	st	Z, r24
	return RESULT_OK;
}
     eb6:	80 e0       	ldi	r24, 0x00	; 0
     eb8:	08 95       	ret

00000eba <timer1DeactivateOverflowInterrupt>:
 * Deactivates the timer1 overflow interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer1DeactivateOverflowInterrupt(void)
{
	clrBit(TIMSK1, TOIE1);
     eba:	ef e6       	ldi	r30, 0x6F	; 111
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	8e 7f       	andi	r24, 0xFE	; 254
     ec2:	80 83       	st	Z, r24
	return RESULT_OK;
}
     ec4:	80 e0       	ldi	r24, 0x00	; 0
     ec6:	08 95       	ret

00000ec8 <timer1ClearOverflowInterruptRequest>:
 * Clears the timer1 overflow interrupt request
 * -------------------------------------------------------------------------- */

resultValue_t timer1ClearOverflowInterruptRequest(void)
{
	setBit(TIFR1, TOV1);
     ec8:	b0 9a       	sbi	0x16, 0	; 22
	return RESULT_OK;
}
     eca:	80 e0       	ldi	r24, 0x00	; 0
     ecc:	08 95       	ret

00000ece <timer1ActivateCompareAInterrupt>:
 * Activates the timer1 compare A interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer1ActivateCompareAInterrupt(void)
{
	setBit(TIMSK1, OCIE1A);
     ece:	ef e6       	ldi	r30, 0x6F	; 111
     ed0:	f0 e0       	ldi	r31, 0x00	; 0
     ed2:	80 81       	ld	r24, Z
     ed4:	82 60       	ori	r24, 0x02	; 2
     ed6:	80 83       	st	Z, r24
	return RESULT_OK;
}
     ed8:	80 e0       	ldi	r24, 0x00	; 0
     eda:	08 95       	ret

00000edc <timer1DeactivateCompareAInterrupt>:
 * Deactivates the timer1 compare A interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer1DeactivateCompareAInterrupt(void)
{
	clrBit(TIMSK1, OCIE1A);
     edc:	ef e6       	ldi	r30, 0x6F	; 111
     ede:	f0 e0       	ldi	r31, 0x00	; 0
     ee0:	80 81       	ld	r24, Z
     ee2:	8d 7f       	andi	r24, 0xFD	; 253
     ee4:	80 83       	st	Z, r24
	return RESULT_OK;
}
     ee6:	80 e0       	ldi	r24, 0x00	; 0
     ee8:	08 95       	ret

00000eea <timer1ClearCompareAInterruptRequest>:
 * Clears the timer1 compare A interrupt request
 * -------------------------------------------------------------------------- */

resultValue_t timer1ClearCompareAInterruptRequest(void)
{
	setBit(TIFR1, OCF1A);
     eea:	b1 9a       	sbi	0x16, 1	; 22
	return RESULT_OK;
}
     eec:	80 e0       	ldi	r24, 0x00	; 0
     eee:	08 95       	ret

00000ef0 <timer1ActivateCompareBInterrupt>:
 * Activates the timer1 compare B interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer1ActivateCompareBInterrupt(void)
{
	setBit(TIMSK1, OCIE1B);
     ef0:	ef e6       	ldi	r30, 0x6F	; 111
     ef2:	f0 e0       	ldi	r31, 0x00	; 0
     ef4:	80 81       	ld	r24, Z
     ef6:	84 60       	ori	r24, 0x04	; 4
     ef8:	80 83       	st	Z, r24
	return RESULT_OK;
}
     efa:	80 e0       	ldi	r24, 0x00	; 0
     efc:	08 95       	ret

00000efe <timer1DeactivateCompareBInterrupt>:
 * Deactivates the timer1 compare B interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer1DeactivateCompareBInterrupt(void)
{
	clrBit(TIMSK1, OCIE1B);
     efe:	ef e6       	ldi	r30, 0x6F	; 111
     f00:	f0 e0       	ldi	r31, 0x00	; 0
     f02:	80 81       	ld	r24, Z
     f04:	8b 7f       	andi	r24, 0xFB	; 251
     f06:	80 83       	st	Z, r24
	return RESULT_OK;
}
     f08:	80 e0       	ldi	r24, 0x00	; 0
     f0a:	08 95       	ret

00000f0c <timer1ClearCompareBInterruptRequest>:
 * Clears the timer1 compare B interrupt request
 * -------------------------------------------------------------------------- */

resultValue_t timer1ClearCompareBInterruptRequest(void)
{
	setBit(TIFR1, OCF1B);
     f0c:	b2 9a       	sbi	0x16, 2	; 22
	return RESULT_OK;
}
     f0e:	80 e0       	ldi	r24, 0x00	; 0
     f10:	08 95       	ret

00000f12 <timer1ActivateInputCaptureInterrupt>:
 * Activates the timer1 input capture interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer1ActivateInputCaptureInterrupt(void)
{
	setBit(TIMSK1, ICIE1);
     f12:	ef e6       	ldi	r30, 0x6F	; 111
     f14:	f0 e0       	ldi	r31, 0x00	; 0
     f16:	80 81       	ld	r24, Z
     f18:	80 62       	ori	r24, 0x20	; 32
     f1a:	80 83       	st	Z, r24
	return RESULT_OK;
}
     f1c:	80 e0       	ldi	r24, 0x00	; 0
     f1e:	08 95       	ret

00000f20 <timer1DeactivateInputCaptureInterrupt>:
 * Deactivates the timer1 input capture interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer1DeactivateInputCaptureInterrupt(void)
{
	clrBit(TIMSK1, ICIE1);
     f20:	ef e6       	ldi	r30, 0x6F	; 111
     f22:	f0 e0       	ldi	r31, 0x00	; 0
     f24:	80 81       	ld	r24, Z
     f26:	8f 7d       	andi	r24, 0xDF	; 223
     f28:	80 83       	st	Z, r24
	return RESULT_OK;
}
     f2a:	80 e0       	ldi	r24, 0x00	; 0
     f2c:	08 95       	ret

00000f2e <timer1ClearInputCaptureInterruptRequest>:
 * Clears the timer1 input capture interrupt request
 * -------------------------------------------------------------------------- */

resultValue_t timer1ClearInputCaptureInterruptRequest(void)
{
	setBit(TIFR1, ICF1);
     f2e:	b5 9a       	sbi	0x16, 5	; 22
	return RESULT_OK;
}
     f30:	80 e0       	ldi	r24, 0x00	; 0
     f32:	08 95       	ret

00000f34 <timer1ForceCompareA>:
 * Forces a comparison on the output compare A of the timer1
 * -------------------------------------------------------------------------- */

resultValue_t timer1ForceCompareA(void)
{
	setBit(TCCR1C, FOC1A);
     f34:	e2 e8       	ldi	r30, 0x82	; 130
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	80 81       	ld	r24, Z
     f3a:	80 68       	ori	r24, 0x80	; 128
     f3c:	80 83       	st	Z, r24
	return RESULT_OK;
}
     f3e:	80 e0       	ldi	r24, 0x00	; 0
     f40:	08 95       	ret

00000f42 <timer1ForceCompareB>:
 * Forces a comparison on the output compare B of the timer1
 * -------------------------------------------------------------------------- */

resultValue_t timer1ForceCompareB(void)
{
	setBit(TCCR1C, FOC1B);
     f42:	e2 e8       	ldi	r30, 0x82	; 130
     f44:	f0 e0       	ldi	r31, 0x00	; 0
     f46:	80 81       	ld	r24, Z
     f48:	80 64       	ori	r24, 0x40	; 64
     f4a:	80 83       	st	Z, r24
	return RESULT_OK;
}
     f4c:	80 e0       	ldi	r24, 0x00	; 0
     f4e:	08 95       	ret

00000f50 <timer1SetCounterValue>:
 * Sets the timer1 counter value
 * -------------------------------------------------------------------------- */

resultValue_t timer1SetCounterValue(uint16 value)
{
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE){
     f50:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f52:	f8 94       	cli
		TCNT1 = value;
     f54:	90 93 85 00 	sts	0x0085, r25
     f58:	80 93 84 00 	sts	0x0084, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     f5c:	2f bf       	out	0x3f, r18	; 63
	}
	return RESULT_OK;
}
     f5e:	80 e0       	ldi	r24, 0x00	; 0
     f60:	08 95       	ret

00000f62 <timer1GetCounterValue>:
 * Gets the timer1 counter value
 * -------------------------------------------------------------------------- */

uint16 timer1GetCounterValue(void)
{
	return TCNT1;
     f62:	80 91 84 00 	lds	r24, 0x0084
     f66:	90 91 85 00 	lds	r25, 0x0085
}
     f6a:	08 95       	ret

00000f6c <timer1SetCompareAValue>:
 * Sets the timer1 compare A value
 * -------------------------------------------------------------------------- */

resultValue_t timer1SetCompareAValue(uint16 value)
{
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE){
     f6c:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f6e:	f8 94       	cli
		OCR1A = value;
     f70:	90 93 89 00 	sts	0x0089, r25
     f74:	80 93 88 00 	sts	0x0088, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     f78:	2f bf       	out	0x3f, r18	; 63
	}
	return RESULT_OK;
}
     f7a:	80 e0       	ldi	r24, 0x00	; 0
     f7c:	08 95       	ret

00000f7e <timer1GetCompareAValue>:
 * Gets the timer1 compare A value
 * -------------------------------------------------------------------------- */

uint16 timer1GetCompareAValue(void)
{
	return OCR1A;
     f7e:	80 91 88 00 	lds	r24, 0x0088
     f82:	90 91 89 00 	lds	r25, 0x0089
}
     f86:	08 95       	ret

00000f88 <timer1SetCompareBValue>:
 * Sets the timer1 compare B value
 * -------------------------------------------------------------------------- */

resultValue_t timer1SetCompareBValue(uint16 value)
{
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE){
     f88:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f8a:	f8 94       	cli
		OCR1B = value;
     f8c:	90 93 8b 00 	sts	0x008B, r25
     f90:	80 93 8a 00 	sts	0x008A, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     f94:	2f bf       	out	0x3f, r18	; 63
	}
	return RESULT_OK;
}
     f96:	80 e0       	ldi	r24, 0x00	; 0
     f98:	08 95       	ret

00000f9a <timer1GetCompareBValue>:
 * Gets the timer1 compare B value
 * -------------------------------------------------------------------------- */

uint16 timer1GetCompareBValue(void)
{
	return OCR1B;
     f9a:	80 91 8a 00 	lds	r24, 0x008A
     f9e:	90 91 8b 00 	lds	r25, 0x008B
}
     fa2:	08 95       	ret

00000fa4 <timer1SetInputCaptureValue>:
 * Sets the timer1 input capture value
 * -------------------------------------------------------------------------- */

resultValue_t timer1SetInputCaptureValue(uint16 value)
{
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE){
     fa4:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     fa6:	f8 94       	cli
		ICR1 = value;
     fa8:	90 93 87 00 	sts	0x0087, r25
     fac:	80 93 86 00 	sts	0x0086, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     fb0:	2f bf       	out	0x3f, r18	; 63
	}
	return RESULT_OK;
}
     fb2:	80 e0       	ldi	r24, 0x00	; 0
     fb4:	08 95       	ret

00000fb6 <timer1GetInputCaptureValue>:
 * Gets the timer1 input capture value
 * -------------------------------------------------------------------------- */

uint16 timer1GetInputCaptureValue(void)
{
	return ICR1;
     fb6:	80 91 86 00 	lds	r24, 0x0086
     fba:	90 91 87 00 	lds	r25, 0x0087
}
     fbe:	08 95       	ret

00000fc0 <timer2Config>:
 * Configures the timer2 mode and prescaler
 * -------------------------------------------------------------------------- */

resultValue_t timer2Config(timerModeA_t mode, timerPrescalerValueB_t prescaler)
{
	uint8 reg1 = TCCR2A;
     fc0:	20 91 b0 00 	lds	r18, 0x00B0
	uint8 reg2 = TCCR2B;
     fc4:	90 91 b1 00 	lds	r25, 0x00B1

	if(prescaler != TIMER_B_PRESCALER_NO_CHANGE){
     fc8:	6f 3f       	cpi	r22, 0xFF	; 255
     fca:	11 f0       	breq	.+4      	; 0xfd0 <timer2Config+0x10>
		reg2 &= ~(0x07 << CS20);
     fcc:	98 7f       	andi	r25, 0xF8	; 248
		reg2 |= prescaler;
     fce:	96 2b       	or	r25, r22
	}

	if(mode != TIMER_A_MODE_NO_CHANGE){
     fd0:	8f 3f       	cpi	r24, 0xFF	; 255
     fd2:	41 f0       	breq	.+16     	; 0xfe4 <timer2Config+0x24>
		if(isBitSet(mode, 2))
     fd4:	82 ff       	sbrs	r24, 2
     fd6:	02 c0       	rjmp	.+4      	; 0xfdc <timer2Config+0x1c>
			setBit(reg2, WGM22);
     fd8:	98 60       	ori	r25, 0x08	; 8
     fda:	01 c0       	rjmp	.+2      	; 0xfde <timer2Config+0x1e>
		else
			clrBit(reg2, WGM22);
     fdc:	97 7f       	andi	r25, 0xF7	; 247
		reg1 &= ~(0x03 << WGM20);
		reg1 |= (mode & 0x03);
     fde:	83 70       	andi	r24, 0x03	; 3
	if(mode != TIMER_A_MODE_NO_CHANGE){
		if(isBitSet(mode, 2))
			setBit(reg2, WGM22);
		else
			clrBit(reg2, WGM22);
		reg1 &= ~(0x03 << WGM20);
     fe0:	2c 7f       	andi	r18, 0xFC	; 252
		reg1 |= (mode & 0x03);
     fe2:	28 2b       	or	r18, r24
	}
	TCCR2A = reg1;
     fe4:	20 93 b0 00 	sts	0x00B0, r18
	TCCR2B = reg2;
     fe8:	90 93 b1 00 	sts	0x00B1, r25

	return RESULT_OK;
}
     fec:	80 e0       	ldi	r24, 0x00	; 0
     fee:	08 95       	ret

00000ff0 <timer2OutputConfig>:
 * Configures the timer2 compare outputs
 * -------------------------------------------------------------------------- */

resultValue_t timer2OutputConfig(timerOutput_t compA, timerOutput_t compB)
{
	uint8 aux8 = TCCR2A;
     ff0:	20 91 b0 00 	lds	r18, 0x00B0

	if(compA != TIMER_PORT_NO_CHANGE){
     ff4:	8f 3f       	cpi	r24, 0xFF	; 255
     ff6:	31 f0       	breq	.+12     	; 0x1004 <timer2OutputConfig+0x14>
		aux8 &= ~(0x03 << COM2A0);
		aux8 |= (compA << COM2A0); 
     ff8:	30 e4       	ldi	r19, 0x40	; 64
     ffa:	83 9f       	mul	r24, r19
     ffc:	c0 01       	movw	r24, r0
     ffe:	11 24       	eor	r1, r1
resultValue_t timer2OutputConfig(timerOutput_t compA, timerOutput_t compB)
{
	uint8 aux8 = TCCR2A;

	if(compA != TIMER_PORT_NO_CHANGE){
		aux8 &= ~(0x03 << COM2A0);
    1000:	2f 73       	andi	r18, 0x3F	; 63
		aux8 |= (compA << COM2A0); 
    1002:	28 2b       	or	r18, r24
	}
	if(compB != TIMER_PORT_NO_CHANGE){
    1004:	6f 3f       	cpi	r22, 0xFF	; 255
    1006:	31 f0       	breq	.+12     	; 0x1014 <timer2OutputConfig+0x24>
		aux8 &= ~(0x03 << COM2B0);
    1008:	2f 7c       	andi	r18, 0xCF	; 207
		aux8 |= (compB << COM2B0); 
    100a:	80 e1       	ldi	r24, 0x10	; 16
    100c:	68 9f       	mul	r22, r24
    100e:	b0 01       	movw	r22, r0
    1010:	11 24       	eor	r1, r1
    1012:	26 2b       	or	r18, r22
	}
	TCCR2A = aux8;
    1014:	20 93 b0 00 	sts	0x00B0, r18
	return RESULT_OK;
}
    1018:	80 e0       	ldi	r24, 0x00	; 0
    101a:	08 95       	ret

0000101c <timer2ActivateOverflowInterrupt>:
 * Activates the timer2 overflow interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer2ActivateOverflowInterrupt(void)
{
	setBit(TIMSK2, TOIE2);
    101c:	e0 e7       	ldi	r30, 0x70	; 112
    101e:	f0 e0       	ldi	r31, 0x00	; 0
    1020:	80 81       	ld	r24, Z
    1022:	81 60       	ori	r24, 0x01	; 1
    1024:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1026:	80 e0       	ldi	r24, 0x00	; 0
    1028:	08 95       	ret

0000102a <timer2DeactivateOverflowInterrupt>:
 * Deactivates the timer2 overflow interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer2DeactivateOverflowInterrupt(void)
{
	clrBit(TIMSK2, TOIE2);
    102a:	e0 e7       	ldi	r30, 0x70	; 112
    102c:	f0 e0       	ldi	r31, 0x00	; 0
    102e:	80 81       	ld	r24, Z
    1030:	8e 7f       	andi	r24, 0xFE	; 254
    1032:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1034:	80 e0       	ldi	r24, 0x00	; 0
    1036:	08 95       	ret

00001038 <timer2ClearOverflowInterruptRequest>:
 * Clears the timer2 overflow interrupt request
 * -------------------------------------------------------------------------- */

resultValue_t timer2ClearOverflowInterruptRequest(void)
{
	setBit(TIFR2, TOV2);
    1038:	b8 9a       	sbi	0x17, 0	; 23
	return RESULT_OK;
}
    103a:	80 e0       	ldi	r24, 0x00	; 0
    103c:	08 95       	ret

0000103e <timer2ActivateCompareAInterrupt>:
 * Activates the timer2 compare A interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer2ActivateCompareAInterrupt(void)
{
	setBit(TIMSK2, OCIE2A);
    103e:	e0 e7       	ldi	r30, 0x70	; 112
    1040:	f0 e0       	ldi	r31, 0x00	; 0
    1042:	80 81       	ld	r24, Z
    1044:	82 60       	ori	r24, 0x02	; 2
    1046:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1048:	80 e0       	ldi	r24, 0x00	; 0
    104a:	08 95       	ret

0000104c <timer2DeactivateCompareAInterrupt>:
 * Deactivates the timer2 compare A interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer2DeactivateCompareAInterrupt(void)
{
	clrBit(TIMSK2, OCIE2A);
    104c:	e0 e7       	ldi	r30, 0x70	; 112
    104e:	f0 e0       	ldi	r31, 0x00	; 0
    1050:	80 81       	ld	r24, Z
    1052:	8d 7f       	andi	r24, 0xFD	; 253
    1054:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1056:	80 e0       	ldi	r24, 0x00	; 0
    1058:	08 95       	ret

0000105a <timer2ClearCompareAInterruptRequest>:
 * Clears the timer2 compare A interrupt request
 * -------------------------------------------------------------------------- */

resultValue_t timer2ClearCompareAInterruptRequest(void)
{
	setBit(TIFR2, OCF2A);
    105a:	b9 9a       	sbi	0x17, 1	; 23
	return RESULT_OK;
}
    105c:	80 e0       	ldi	r24, 0x00	; 0
    105e:	08 95       	ret

00001060 <timer2ActivateCompareBInterrupt>:
 * Activates the timer2 compare B interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer2ActivateCompareBInterrupt(void)
{
	setBit(TIMSK2, OCIE2B);
    1060:	e0 e7       	ldi	r30, 0x70	; 112
    1062:	f0 e0       	ldi	r31, 0x00	; 0
    1064:	80 81       	ld	r24, Z
    1066:	84 60       	ori	r24, 0x04	; 4
    1068:	80 83       	st	Z, r24
	return RESULT_OK;
}
    106a:	80 e0       	ldi	r24, 0x00	; 0
    106c:	08 95       	ret

0000106e <timer2DeactivateCompareBInterrupt>:
 * Deactivates the timer2 compare B interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer2DeactivateCompareBInterrupt(void)
{
	clrBit(TIMSK2, OCIE2B);
    106e:	e0 e7       	ldi	r30, 0x70	; 112
    1070:	f0 e0       	ldi	r31, 0x00	; 0
    1072:	80 81       	ld	r24, Z
    1074:	8b 7f       	andi	r24, 0xFB	; 251
    1076:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1078:	80 e0       	ldi	r24, 0x00	; 0
    107a:	08 95       	ret

0000107c <timer2ClearCompareBInterruptRequest>:
 * Clears the timer2 compare B interrupt request
 * -------------------------------------------------------------------------- */

resultValue_t timer2ClearCompareBInterruptRequest(void)
{
	setBit(TIFR2, OCF2B);
    107c:	ba 9a       	sbi	0x17, 2	; 23
	return RESULT_OK;
}
    107e:	80 e0       	ldi	r24, 0x00	; 0
    1080:	08 95       	ret

00001082 <timer2ForceCompareA>:
 * Forces a comparison on the output compare A of the timer2
 * -------------------------------------------------------------------------- */

resultValue_t timer2ForceCompareA(void)
{
	setBit(TCCR2B, FOC2A);
    1082:	e1 eb       	ldi	r30, 0xB1	; 177
    1084:	f0 e0       	ldi	r31, 0x00	; 0
    1086:	80 81       	ld	r24, Z
    1088:	80 68       	ori	r24, 0x80	; 128
    108a:	80 83       	st	Z, r24
	return RESULT_OK;
}
    108c:	80 e0       	ldi	r24, 0x00	; 0
    108e:	08 95       	ret

00001090 <timer2ForceCompareB>:
 * Forces a comparison on the output compare B of the timer2
 * -------------------------------------------------------------------------- */

resultValue_t timer2ForceCompareB(void)
{
	setBit(TCCR2B, FOC2B);
    1090:	e1 eb       	ldi	r30, 0xB1	; 177
    1092:	f0 e0       	ldi	r31, 0x00	; 0
    1094:	80 81       	ld	r24, Z
    1096:	80 64       	ori	r24, 0x40	; 64
    1098:	80 83       	st	Z, r24
	return RESULT_OK;
}
    109a:	80 e0       	ldi	r24, 0x00	; 0
    109c:	08 95       	ret

0000109e <timer2SetCounterValue>:
 * Sets the timer2 counter value
 * -------------------------------------------------------------------------- */

resultValue_t timer2SetCounterValue(uint8 value)
{
	TCNT2 = value;
    109e:	80 93 b2 00 	sts	0x00B2, r24
	return RESULT_OK;
}
    10a2:	80 e0       	ldi	r24, 0x00	; 0
    10a4:	08 95       	ret

000010a6 <timer2GetCounterValue>:
 * Gets the timer2 counter value
 * -------------------------------------------------------------------------- */

uint8 timer2GetCounterValue(void)
{
	return TCNT2;
    10a6:	80 91 b2 00 	lds	r24, 0x00B2
}
    10aa:	08 95       	ret

000010ac <timer2SetCompareAValue>:
 * Sets the timer2 compare A value
 * -------------------------------------------------------------------------- */

resultValue_t timer2SetCompareAValue(uint8 value)
{
	OCR2A = value;
    10ac:	80 93 b3 00 	sts	0x00B3, r24
	return RESULT_OK;
}
    10b0:	80 e0       	ldi	r24, 0x00	; 0
    10b2:	08 95       	ret

000010b4 <timer2GetCompareAValue>:
 * Gets the timer2 compare A value
 * -------------------------------------------------------------------------- */

uint8 timer2GetCompareAValue(void)
{
	return OCR2A;
    10b4:	80 91 b3 00 	lds	r24, 0x00B3
}
    10b8:	08 95       	ret

000010ba <timer2SetCompareBValue>:
 * Sets the timer2 compare B value
 * -------------------------------------------------------------------------- */

resultValue_t timer2SetCompareBValue(uint8 value)
{
	OCR2B = value;
    10ba:	80 93 b4 00 	sts	0x00B4, r24
	return RESULT_OK;
}
    10be:	80 e0       	ldi	r24, 0x00	; 0
    10c0:	08 95       	ret

000010c2 <timer2GetCompareBValue>:
 * Gets the timer2 compare B value
 * -------------------------------------------------------------------------- */

uint8 timer2GetCompareBValue(void)
{
	return OCR2B;
    10c2:	80 91 b4 00 	lds	r24, 0x00B4
}
    10c6:	08 95       	ret

000010c8 <adcConfig>:

resultValue_t adcConfig(adcMode_t mode, adcReference_t reference, adcPrescaler_t  prescaler)
{
	uint8 reg = 0;

	if(reference != ADC_REFERENCE_NO_CHANGE){
    10c8:	6f 3f       	cpi	r22, 0xFF	; 255
    10ca:	51 f0       	breq	.+20     	; 0x10e0 <adcConfig+0x18>
		reg = ADMUX;
    10cc:	90 91 7c 00 	lds	r25, 0x007C
		reg &= ~(0x03 << REFS0);
		reg |= reference << REFS0;
    10d0:	20 e4       	ldi	r18, 0x40	; 64
    10d2:	62 9f       	mul	r22, r18
    10d4:	b0 01       	movw	r22, r0
    10d6:	11 24       	eor	r1, r1
{
	uint8 reg = 0;

	if(reference != ADC_REFERENCE_NO_CHANGE){
		reg = ADMUX;
		reg &= ~(0x03 << REFS0);
    10d8:	9f 73       	andi	r25, 0x3F	; 63
		reg |= reference << REFS0;
    10da:	96 2b       	or	r25, r22
		ADMUX = reg;
    10dc:	90 93 7c 00 	sts	0x007C, r25
	}

	if(prescaler != ADC_PRESCALER_NO_CHANGE){
    10e0:	4f 3f       	cpi	r20, 0xFF	; 255
    10e2:	31 f0       	breq	.+12     	; 0x10f0 <adcConfig+0x28>
		reg = ADCSRA;
    10e4:	90 91 7a 00 	lds	r25, 0x007A
		reg &= ~(0x07 << ADPS0);
    10e8:	98 7f       	andi	r25, 0xF8	; 248
		reg |= prescaler << ADPS0;
    10ea:	94 2b       	or	r25, r20
		ADCSRA = reg;
    10ec:	90 93 7a 00 	sts	0x007A, r25
	}

	if(mode != ADC_MODE_NO_CHANGE){
    10f0:	8f 3f       	cpi	r24, 0xFF	; 255
    10f2:	39 f1       	breq	.+78     	; 0x1142 <adcConfig+0x7a>
		if(mode == ADC_MODE_SINGLE_CONVERSION)
    10f4:	81 11       	cpse	r24, r1
    10f6:	04 c0       	rjmp	.+8      	; 0x1100 <adcConfig+0x38>
			clrBit(ADCSRA, ADATE);
    10f8:	80 91 7a 00 	lds	r24, 0x007A
    10fc:	8f 7d       	andi	r24, 0xDF	; 223
    10fe:	1f c0       	rjmp	.+62     	; 0x113e <adcConfig+0x76>
		else{
			reg = ADCSRB;
    1100:	20 91 7b 00 	lds	r18, 0x007B
			reg &= ~(0x07 << ADTS0);
    1104:	28 7f       	andi	r18, 0xF8	; 248
			switch(mode){
    1106:	90 e0       	ldi	r25, 0x00	; 0
    1108:	fc 01       	movw	r30, r24
    110a:	32 97       	sbiw	r30, 0x02	; 2
    110c:	e7 30       	cpi	r30, 0x07	; 7
    110e:	f1 05       	cpc	r31, r1
    1110:	d0 f4       	brcc	.+52     	; 0x1146 <adcConfig+0x7e>
    1112:	e3 5a       	subi	r30, 0xA3	; 163
    1114:	ff 4f       	sbci	r31, 0xFF	; 255
    1116:	0c 94 f1 0c 	jmp	0x19e2	; 0x19e2 <__tablejump2__>
				case ADC_MODE_AUTO_ANALOG_COMP:		reg |= (1 << ADTS0);	break;
    111a:	21 60       	ori	r18, 0x01	; 1
    111c:	0b c0       	rjmp	.+22     	; 0x1134 <adcConfig+0x6c>
				case ADC_MODE_AUTO_INT0:			reg |= (2 << ADTS0);	break;
    111e:	22 60       	ori	r18, 0x02	; 2
    1120:	09 c0       	rjmp	.+18     	; 0x1134 <adcConfig+0x6c>
				case ADC_MODE_AUTO_TIMER0_COMPA:	reg |= (3 << ADTS0);	break;
    1122:	23 60       	ori	r18, 0x03	; 3
    1124:	07 c0       	rjmp	.+14     	; 0x1134 <adcConfig+0x6c>
				case ADC_MODE_AUTO_TIMER0_OVERFLOW:	reg |= (4 << ADTS0);	break;
    1126:	24 60       	ori	r18, 0x04	; 4
    1128:	05 c0       	rjmp	.+10     	; 0x1134 <adcConfig+0x6c>
				case ADC_MODE_AUTO_TIMER1_COMPB:	reg |= (5 << ADTS0);	break;
    112a:	25 60       	ori	r18, 0x05	; 5
    112c:	03 c0       	rjmp	.+6      	; 0x1134 <adcConfig+0x6c>
				case ADC_MODE_AUTO_TIMER1_OVERFLOW:	reg |= (6 << ADTS0);	break;
    112e:	26 60       	ori	r18, 0x06	; 6
    1130:	01 c0       	rjmp	.+2      	; 0x1134 <adcConfig+0x6c>
				case ADC_MODE_AUTO_TIMER1_CAPTURE:	reg |= (7 << ADTS0);	break;
    1132:	27 60       	ori	r18, 0x07	; 7
				default:							return RESULT_UNSUPPORTED_VALUE;	break;
			}
			ADCSRB = reg;
    1134:	20 93 7b 00 	sts	0x007B, r18
			setBit(ADCSRA, ADATE);
    1138:	80 91 7a 00 	lds	r24, 0x007A
    113c:	80 62       	ori	r24, 0x20	; 32
    113e:	80 93 7a 00 	sts	0x007A, r24
		}
	}

	return RESULT_OK;
    1142:	80 e0       	ldi	r24, 0x00	; 0
    1144:	08 95       	ret
				case ADC_MODE_AUTO_TIMER0_COMPA:	reg |= (3 << ADTS0);	break;
				case ADC_MODE_AUTO_TIMER0_OVERFLOW:	reg |= (4 << ADTS0);	break;
				case ADC_MODE_AUTO_TIMER1_COMPB:	reg |= (5 << ADTS0);	break;
				case ADC_MODE_AUTO_TIMER1_OVERFLOW:	reg |= (6 << ADTS0);	break;
				case ADC_MODE_AUTO_TIMER1_CAPTURE:	reg |= (7 << ADTS0);	break;
				default:							return RESULT_UNSUPPORTED_VALUE;	break;
    1146:	87 e0       	ldi	r24, 0x07	; 7
			setBit(ADCSRA, ADATE);
		}
	}

	return RESULT_OK;
 }
    1148:	08 95       	ret

0000114a <adcSelectChannel>:
 * Selects the adc channel
 * -------------------------------------------------------------------------- */

resultValue_t adcSelectChannel(adcChannel_t channel)
{
	uint8 reg = ADMUX;
    114a:	ec e7       	ldi	r30, 0x7C	; 124
    114c:	f0 e0       	ldi	r31, 0x00	; 0
    114e:	90 81       	ld	r25, Z

	reg &= ~(0x0F << MUX0);
    1150:	90 7f       	andi	r25, 0xF0	; 240
	reg |= (channel << MUX0);
    1152:	98 2b       	or	r25, r24
	ADMUX = reg;
    1154:	90 83       	st	Z, r25

	return RESULT_OK;
}
    1156:	80 e0       	ldi	r24, 0x00	; 0
    1158:	08 95       	ret

0000115a <adcEnableDigitalInput>:
 * Enable adc digital inputs
 * -------------------------------------------------------------------------- */

resultValue_t adcEnableDigitalInput(uint8 flagInputs)
{
	DIDR0 &= (~flagInputs);
    115a:	ee e7       	ldi	r30, 0x7E	; 126
    115c:	f0 e0       	ldi	r31, 0x00	; 0
    115e:	90 81       	ld	r25, Z
    1160:	80 95       	com	r24
    1162:	89 23       	and	r24, r25
    1164:	80 83       	st	Z, r24

	return RESULT_OK;
}
    1166:	80 e0       	ldi	r24, 0x00	; 0
    1168:	08 95       	ret

0000116a <adcDisableDigitalInput>:
 * Enable adc digital inputs
 * -------------------------------------------------------------------------- */

resultValue_t adcDisableDigitalInput(uint8 flagInputs)
{
	DIDR0 |= flagInputs;
    116a:	ee e7       	ldi	r30, 0x7E	; 126
    116c:	f0 e0       	ldi	r31, 0x00	; 0
    116e:	90 81       	ld	r25, Z
    1170:	98 2b       	or	r25, r24
    1172:	90 83       	st	Z, r25

	return RESULT_OK;
}
    1174:	80 e0       	ldi	r24, 0x00	; 0
    1176:	08 95       	ret

00001178 <adcDataPresentation>:
 * Sets the adc data presentation
 * -------------------------------------------------------------------------- */

resultValue_t adcDataPresentation(adcDataPresentation_t presentation)
{
	if(presentation == ADC_LEFT_ADJUSTED)
    1178:	81 11       	cpse	r24, r1
    117a:	04 c0       	rjmp	.+8      	; 0x1184 <adcDataPresentation+0xc>
		setBit(ADMUX, ADLAR);
    117c:	80 91 7c 00 	lds	r24, 0x007C
    1180:	80 62       	ori	r24, 0x20	; 32
    1182:	03 c0       	rjmp	.+6      	; 0x118a <adcDataPresentation+0x12>
	else
		clrBit(ADMUX, ADLAR);
    1184:	80 91 7c 00 	lds	r24, 0x007C
    1188:	8f 7d       	andi	r24, 0xDF	; 223
    118a:	80 93 7c 00 	sts	0x007C, r24

	return RESULT_OK;
}
    118e:	80 e0       	ldi	r24, 0x00	; 0
    1190:	08 95       	ret

00001192 <adcEnable>:
 * Enables the adc module
 * -------------------------------------------------------------------------- */

resultValue_t adcEnable(void)
{
	setBit(ADCSRA, ADEN);
    1192:	ea e7       	ldi	r30, 0x7A	; 122
    1194:	f0 e0       	ldi	r31, 0x00	; 0
    1196:	80 81       	ld	r24, Z
    1198:	80 68       	ori	r24, 0x80	; 128
    119a:	80 83       	st	Z, r24

	return RESULT_OK;
}
    119c:	80 e0       	ldi	r24, 0x00	; 0
    119e:	08 95       	ret

000011a0 <adcDisable>:
 * Disables the adc module
 * -------------------------------------------------------------------------- */

resultValue_t adcDisable(void)
{
	clrBit(ADCSRA, ADEN);
    11a0:	ea e7       	ldi	r30, 0x7A	; 122
    11a2:	f0 e0       	ldi	r31, 0x00	; 0
    11a4:	80 81       	ld	r24, Z
    11a6:	8f 77       	andi	r24, 0x7F	; 127
    11a8:	80 83       	st	Z, r24

	return RESULT_OK;
}
    11aa:	80 e0       	ldi	r24, 0x00	; 0
    11ac:	08 95       	ret

000011ae <adcClearInterruptRequest>:
 * Clears the adc interrupt request
 * -------------------------------------------------------------------------- */

resultValue_t adcClearInterruptRequest(void)
{
	setBit(ADCSRA, ADIF);
    11ae:	ea e7       	ldi	r30, 0x7A	; 122
    11b0:	f0 e0       	ldi	r31, 0x00	; 0
    11b2:	80 81       	ld	r24, Z
    11b4:	80 61       	ori	r24, 0x10	; 16
    11b6:	80 83       	st	Z, r24

	return RESULT_OK;
}
    11b8:	80 e0       	ldi	r24, 0x00	; 0
    11ba:	08 95       	ret

000011bc <adcActivateInterrupt>:
 * Enables the adc interrupt
 * -------------------------------------------------------------------------- */

resultValue_t adcActivateInterrupt(void)
{
	setBit(ADCSRA, ADIE);
    11bc:	ea e7       	ldi	r30, 0x7A	; 122
    11be:	f0 e0       	ldi	r31, 0x00	; 0
    11c0:	80 81       	ld	r24, Z
    11c2:	88 60       	ori	r24, 0x08	; 8
    11c4:	80 83       	st	Z, r24

	return RESULT_OK;
}
    11c6:	80 e0       	ldi	r24, 0x00	; 0
    11c8:	08 95       	ret

000011ca <adcDeactivateInterrupt>:
 * Disables the adc interrupt
 * -------------------------------------------------------------------------- */

resultValue_t adcDeactivateInterrupt(void)
{
	clrBit(ADCSRA, ADIE);
    11ca:	ea e7       	ldi	r30, 0x7A	; 122
    11cc:	f0 e0       	ldi	r31, 0x00	; 0
    11ce:	80 81       	ld	r24, Z
    11d0:	87 7f       	andi	r24, 0xF7	; 247
    11d2:	80 83       	st	Z, r24

	return RESULT_OK;
}
    11d4:	80 e0       	ldi	r24, 0x00	; 0
    11d6:	08 95       	ret

000011d8 <adcStartConversion>:
 * Starts an adc conversion
 * -------------------------------------------------------------------------- */

resultValue_t adcStartConversion(void)
{
	setBit(ADCSRA, ADSC);
    11d8:	ea e7       	ldi	r30, 0x7A	; 122
    11da:	f0 e0       	ldi	r31, 0x00	; 0
    11dc:	80 81       	ld	r24, Z
    11de:	80 64       	ori	r24, 0x40	; 64
    11e0:	80 83       	st	Z, r24

	return RESULT_OK;
}
    11e2:	80 e0       	ldi	r24, 0x00	; 0
    11e4:	08 95       	ret

000011e6 <adcIsBusy>:
 * Returns if an adc conversion is running
 * -------------------------------------------------------------------------- */

bool_t adcIsBusy(void)
{
	return isBitSet(ADCSRA, ADSC);
    11e6:	80 91 7a 00 	lds	r24, 0x007A
}
    11ea:	86 fb       	bst	r24, 6
    11ec:	88 27       	eor	r24, r24
    11ee:	80 f9       	bld	r24, 0
    11f0:	08 95       	ret

000011f2 <adcWaitUntilConversionFinish>:
 * Waits until the current conversion is finished
 * -------------------------------------------------------------------------- */

resultValue_t adcWaitUntilConversionFinish(void)
{
	waitUntilBitIsClear(ADCSRA, ADSC);
    11f2:	80 91 7a 00 	lds	r24, 0x007A
    11f6:	86 fd       	sbrc	r24, 6
    11f8:	fc cf       	rjmp	.-8      	; 0x11f2 <adcWaitUntilConversionFinish>
	return RESULT_OK;
}
    11fa:	80 e0       	ldi	r24, 0x00	; 0
    11fc:	08 95       	ret

000011fe <usartConfig>:
/* -----------------------------------------------------------------------------
 * Configures the USART controller
 * -------------------------------------------------------------------------- */

resultValue_t usartConfig(usartMode_t mode, usartBaudRate_t baudRate, usartDataBits_t dataBits, usartParity_t parity, usartStopBits_t stopBits)
{
    11fe:	8f 92       	push	r8
    1200:	9f 92       	push	r9
    1202:	af 92       	push	r10
    1204:	bf 92       	push	r11
    1206:	cf 92       	push	r12
    1208:	df 92       	push	r13
    120a:	ef 92       	push	r14
    120c:	ff 92       	push	r15
    120e:	0f 93       	push	r16
    1210:	4a 01       	movw	r8, r20
    1212:	5b 01       	movw	r10, r22
    1214:	9e 2d       	mov	r25, r14
	uint8 reg1 = UCSR0A;
    1216:	30 91 c0 00 	lds	r19, 0x00C0
	uint8 reg2 = UCSR0B;
    121a:	30 91 c1 00 	lds	r19, 0x00C1
	uint8 reg3 = UCSR0C;
    121e:	30 91 c2 00 	lds	r19, 0x00C2

	// Clear errors
	reg1 &= ~((1 << FE0) | (1 << DOR0) | (1 << UPE0));

	// USART stop bits
	if(stopBits != USART_STOP_BIT_NO_CHANGE){
    1222:	9f 3f       	cpi	r25, 0xFF	; 255
    1224:	19 f0       	breq	.+6      	; 0x122c <usartConfig+0x2e>
		switch(stopBits){
    1226:	92 30       	cpi	r25, 0x02	; 2
    1228:	08 f0       	brcs	.+2      	; 0x122c <usartConfig+0x2e>
    122a:	5f c0       	rjmp	.+190    	; 0x12ea <usartConfig+0xec>
			default:					return RESULT_UNSUPPORTED_VALUE;	break;
		}
	}

	// USART parity bits
	if(parity != USART_PARITY_NO_CHANGE){
    122c:	0f 3f       	cpi	r16, 0xFF	; 255
    122e:	19 f0       	breq	.+6      	; 0x1236 <usartConfig+0x38>
		reg3 &= ~(0x03 << UPM00);
		switch(parity){
    1230:	03 30       	cpi	r16, 0x03	; 3
    1232:	08 f0       	brcs	.+2      	; 0x1236 <usartConfig+0x38>
    1234:	5c c0       	rjmp	.+184    	; 0x12ee <usartConfig+0xf0>
			default:					return RESULT_USART_PARITY_UNSUPORTED;	break;
		}
	}

	// USART data bits
	if(dataBits != USART_DATA_BITS_NO_CHANGE){
    1236:	2f 3f       	cpi	r18, 0xFF	; 255
    1238:	19 f0       	breq	.+6      	; 0x1240 <usartConfig+0x42>
		clrBit(reg2, UCSZ02);
		reg3 &= ~(0x03 << UCSZ00);
		switch(dataBits){
    123a:	25 30       	cpi	r18, 0x05	; 5
    123c:	08 f0       	brcs	.+2      	; 0x1240 <usartConfig+0x42>
    123e:	57 c0       	rjmp	.+174    	; 0x12ee <usartConfig+0xf0>
			break;
		}
	}

	// USART mode
	if(mode != USART_MODE_NO_CHANGE){
    1240:	8f 3f       	cpi	r24, 0xFF	; 255
    1242:	79 f4       	brne	.+30     	; 0x1262 <usartConfig+0x64>
			reg3 |= (3 << UMSEL00);		// Synchronous SPI Mode
			setBit(reg3, UCPOL0);		// Polarity
			break;
		}
	}else{
		aux8 = (0x03 & (UCSR0C >> UMSEL00));
    1244:	80 91 c2 00 	lds	r24, 0x00C2
    1248:	82 95       	swap	r24
    124a:	86 95       	lsr	r24
    124c:	86 95       	lsr	r24
    124e:	83 70       	andi	r24, 0x03	; 3
		switch(aux8){
    1250:	21 f0       	breq	.+8      	; 0x125a <usartConfig+0x5c>
    1252:	83 30       	cpi	r24, 0x03	; 3
    1254:	e9 f0       	breq	.+58     	; 0x1290 <usartConfig+0x92>
resultValue_t usartConfig(usartMode_t mode, usartBaudRate_t baudRate, usartDataBits_t dataBits, usartParity_t parity, usartStopBits_t stopBits)
{
	uint8 reg1 = UCSR0A;
	uint8 reg2 = UCSR0B;
	uint8 reg3 = UCSR0C;
	uint8 modeAux = 0;
    1256:	80 e0       	ldi	r24, 0x00	; 0
    1258:	04 c0       	rjmp	.+8      	; 0x1262 <usartConfig+0x64>
		}
	}else{
		aux8 = (0x03 & (UCSR0C >> UMSEL00));
		switch(aux8){
		case 0:	// Asynchronous mode
			if(isBitClr(UCSR0A, U2X0)){	// Single speed
    125a:	80 91 c0 00 	lds	r24, 0x00C0
    125e:	86 95       	lsr	r24
    1260:	81 70       	andi	r24, 0x01	; 1
			modeAux = USART_MODE_SYNCHRONOUS_SPI;
			break;
		}
	}

	if(baudRate != USART_BAUD_NO_CHANGE){
    1262:	9f ef       	ldi	r25, 0xFF	; 255
    1264:	89 16       	cp	r8, r25
    1266:	99 06       	cpc	r9, r25
    1268:	a9 06       	cpc	r10, r25
    126a:	b9 06       	cpc	r11, r25
    126c:	09 f4       	brne	.+2      	; 0x1270 <usartConfig+0x72>
    126e:	41 c0       	rjmp	.+130    	; 0x12f2 <usartConfig+0xf4>
		switch(modeAux){
    1270:	81 30       	cpi	r24, 0x01	; 1
    1272:	49 f0       	breq	.+18     	; 0x1286 <usartConfig+0x88>
    1274:	18 f0       	brcs	.+6      	; 0x127c <usartConfig+0x7e>
    1276:	84 30       	cpi	r24, 0x04	; 4
    1278:	89 f0       	breq	.+34     	; 0x129c <usartConfig+0x9e>
    127a:	22 c0       	rjmp	.+68     	; 0x12c0 <usartConfig+0xc2>
		case USART_MODE_ASYNCHRONOUS:
			aux64 = (F_CPU / 16 / baudRate) - 1;
    127c:	60 e4       	ldi	r22, 0x40	; 64
    127e:	72 e4       	ldi	r23, 0x42	; 66
    1280:	8f e0       	ldi	r24, 0x0F	; 15
    1282:	90 e0       	ldi	r25, 0x00	; 0
    1284:	0f c0       	rjmp	.+30     	; 0x12a4 <usartConfig+0xa6>
			break;
		case USART_MODE_ASYNCHRONOUS_DOUBLE_SPEED:
			aux64 = (F_CPU / 8 / baudRate) - 1;
    1286:	60 e8       	ldi	r22, 0x80	; 128
    1288:	74 e8       	ldi	r23, 0x84	; 132
    128a:	8e e1       	ldi	r24, 0x1E	; 30
    128c:	90 e0       	ldi	r25, 0x00	; 0
    128e:	0a c0       	rjmp	.+20     	; 0x12a4 <usartConfig+0xa6>
			modeAux = USART_MODE_SYNCHRONOUS_SPI;
			break;
		}
	}

	if(baudRate != USART_BAUD_NO_CHANGE){
    1290:	8f ef       	ldi	r24, 0xFF	; 255
    1292:	88 16       	cp	r8, r24
    1294:	98 06       	cpc	r9, r24
    1296:	a8 06       	cpc	r10, r24
    1298:	b8 06       	cpc	r11, r24
    129a:	59 f1       	breq	.+86     	; 0x12f2 <usartConfig+0xf4>
			break;
		case USART_MODE_ASYNCHRONOUS_DOUBLE_SPEED:
			aux64 = (F_CPU / 8 / baudRate) - 1;
			break;
		case USART_MODE_SYNCHRONOUS_SPI:
			aux64 = (F_CPU / 2 / baudRate) - 1;
    129c:	60 e0       	ldi	r22, 0x00	; 0
    129e:	72 e1       	ldi	r23, 0x12	; 18
    12a0:	8a e7       	ldi	r24, 0x7A	; 122
    12a2:	90 e0       	ldi	r25, 0x00	; 0
    12a4:	a5 01       	movw	r20, r10
    12a6:	94 01       	movw	r18, r8
    12a8:	0e 94 cf 0c 	call	0x199e	; 0x199e <__udivmodsi4>
    12ac:	21 50       	subi	r18, 0x01	; 1
    12ae:	31 09       	sbc	r19, r1
    12b0:	41 09       	sbc	r20, r1
    12b2:	51 09       	sbc	r21, r1
    12b4:	49 01       	movw	r8, r18
    12b6:	5a 01       	movw	r10, r20
    12b8:	c1 2c       	mov	r12, r1
    12ba:	d1 2c       	mov	r13, r1
    12bc:	76 01       	movw	r14, r12
			break;
    12be:	08 c0       	rjmp	.+16     	; 0x12d0 <usartConfig+0xd2>
	uint8 reg1 = UCSR0A;
	uint8 reg2 = UCSR0B;
	uint8 reg3 = UCSR0C;
	uint8 modeAux = 0;
	uint8 aux8 = 0;
	uint64 aux64 = 0;
    12c0:	81 2c       	mov	r8, r1
    12c2:	91 2c       	mov	r9, r1
    12c4:	a1 2c       	mov	r10, r1
    12c6:	b1 2c       	mov	r11, r1
    12c8:	c1 2c       	mov	r12, r1
    12ca:	d1 2c       	mov	r13, r1
    12cc:	e1 2c       	mov	r14, r1
    12ce:	f1 2c       	mov	r15, r1
			aux64 = (F_CPU / 2 / baudRate) - 1;
			break;
		}
//		if((aux64 > (1.05 * baudRate)) || (aux64 < (0.95 * baudRate)))
//			return RESULT_USART_BAUD_RATE_UNSUPORTED;
		UBRR0H = 0x0F & (aux64 >> 8);
    12d0:	94 01       	movw	r18, r8
    12d2:	a5 01       	movw	r20, r10
    12d4:	b6 01       	movw	r22, r12
    12d6:	c7 01       	movw	r24, r14
    12d8:	08 e0       	ldi	r16, 0x08	; 8
    12da:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <__lshrdi3>
    12de:	2f 70       	andi	r18, 0x0F	; 15
    12e0:	20 93 c5 00 	sts	0x00C5, r18
		UBRR0L = (0xFF & aux64);
    12e4:	80 92 c4 00 	sts	0x00C4, r8
    12e8:	04 c0       	rjmp	.+8      	; 0x12f2 <usartConfig+0xf4>
	// USART stop bits
	if(stopBits != USART_STOP_BIT_NO_CHANGE){
		switch(stopBits){
			case USART_STOP_BIT_SINGLE:	clrBit(reg3, USBS0);				break;
			case USART_STOP_BIT_DOUBLE:	setBit(reg3, USBS0);				break;
			default:					return RESULT_UNSUPPORTED_VALUE;	break;
    12ea:	87 e0       	ldi	r24, 0x07	; 7
    12ec:	03 c0       	rjmp	.+6      	; 0x12f4 <usartConfig+0xf6>
		case USART_DATA_BITS_9:
			setBit(reg2, UCSZ02);
			reg3 |= (0x03 << UCSZ00);
			break;
		default:
			return RESULT_USART_PARITY_UNSUPORTED;
    12ee:	85 e0       	ldi	r24, 0x05	; 5
    12f0:	01 c0       	rjmp	.+2      	; 0x12f4 <usartConfig+0xf6>
//			return RESULT_USART_BAUD_RATE_UNSUPORTED;
		UBRR0H = 0x0F & (aux64 >> 8);
		UBRR0L = (0xFF & aux64);
	}

	return RESULT_OK;
    12f2:	80 e0       	ldi	r24, 0x00	; 0
}
    12f4:	0f 91       	pop	r16
    12f6:	ff 90       	pop	r15
    12f8:	ef 90       	pop	r14
    12fa:	df 90       	pop	r13
    12fc:	cf 90       	pop	r12
    12fe:	bf 90       	pop	r11
    1300:	af 90       	pop	r10
    1302:	9f 90       	pop	r9
    1304:	8f 90       	pop	r8
    1306:	08 95       	ret

00001308 <usartEnableReceiver>:
 * Enables USART reception module
 * -------------------------------------------------------------------------- */

resultValue_t usartEnableReceiver(void)
{
	setBit(UCSR0B, RXEN0);
    1308:	e1 ec       	ldi	r30, 0xC1	; 193
    130a:	f0 e0       	ldi	r31, 0x00	; 0
    130c:	80 81       	ld	r24, Z
    130e:	80 61       	ori	r24, 0x10	; 16
    1310:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1312:	80 e0       	ldi	r24, 0x00	; 0
    1314:	08 95       	ret

00001316 <usartDisableReceiver>:
 * Disables USART reception module
 * -------------------------------------------------------------------------- */

resultValue_t usartDisableReceiver(void)
{
	clrBit(UCSR0B, RXEN0);
    1316:	e1 ec       	ldi	r30, 0xC1	; 193
    1318:	f0 e0       	ldi	r31, 0x00	; 0
    131a:	80 81       	ld	r24, Z
    131c:	8f 7e       	andi	r24, 0xEF	; 239
    131e:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1320:	80 e0       	ldi	r24, 0x00	; 0
    1322:	08 95       	ret

00001324 <usartEnableTransmitter>:
 * Enables USART transmission module
 * -------------------------------------------------------------------------- */

resultValue_t usartEnableTransmitter(void)
{
	setBit(UCSR0B, TXEN0);
    1324:	e1 ec       	ldi	r30, 0xC1	; 193
    1326:	f0 e0       	ldi	r31, 0x00	; 0
    1328:	80 81       	ld	r24, Z
    132a:	88 60       	ori	r24, 0x08	; 8
    132c:	80 83       	st	Z, r24
	return RESULT_OK;
}
    132e:	80 e0       	ldi	r24, 0x00	; 0
    1330:	08 95       	ret

00001332 <usartDisableTransmitter>:
 * Disables USART transmission module
 * -------------------------------------------------------------------------- */

resultValue_t usartDisableTransmitter(void)
{
	clrBit(UCSR0B, TXEN0);
    1332:	e1 ec       	ldi	r30, 0xC1	; 193
    1334:	f0 e0       	ldi	r31, 0x00	; 0
    1336:	80 81       	ld	r24, Z
    1338:	87 7f       	andi	r24, 0xF7	; 247
    133a:	80 83       	st	Z, r24
	return RESULT_OK;
}
    133c:	80 e0       	ldi	r24, 0x00	; 0
    133e:	08 95       	ret

00001340 <usartActivateReceptionCompleteInterrupt>:
 * Activates USART reception complete interrupt
 * -------------------------------------------------------------------------- */

resultValue_t usartActivateReceptionCompleteInterrupt(void)
{
	setBit(UCSR0B, RXCIE0);
    1340:	e1 ec       	ldi	r30, 0xC1	; 193
    1342:	f0 e0       	ldi	r31, 0x00	; 0
    1344:	80 81       	ld	r24, Z
    1346:	80 68       	ori	r24, 0x80	; 128
    1348:	80 83       	st	Z, r24
	return RESULT_OK;
}
    134a:	80 e0       	ldi	r24, 0x00	; 0
    134c:	08 95       	ret

0000134e <usartDeactivateReceptionCompleteInterrupt>:
 * Deactivates USART reception complete interrupt
 * -------------------------------------------------------------------------- */

resultValue_t usartDeactivateReceptionCompleteInterrupt(void)
{
	clrBit(UCSR0B, RXCIE0);
    134e:	e1 ec       	ldi	r30, 0xC1	; 193
    1350:	f0 e0       	ldi	r31, 0x00	; 0
    1352:	80 81       	ld	r24, Z
    1354:	8f 77       	andi	r24, 0x7F	; 127
    1356:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1358:	80 e0       	ldi	r24, 0x00	; 0
    135a:	08 95       	ret

0000135c <usartActivateTransmissionCompleteInterrupt>:
 * Activates USART transmission complete interrupt
 * -------------------------------------------------------------------------- */

resultValue_t usartActivateTransmissionCompleteInterrupt(void)
{
	setBit(UCSR0B, TXCIE0);
    135c:	e1 ec       	ldi	r30, 0xC1	; 193
    135e:	f0 e0       	ldi	r31, 0x00	; 0
    1360:	80 81       	ld	r24, Z
    1362:	80 64       	ori	r24, 0x40	; 64
    1364:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1366:	80 e0       	ldi	r24, 0x00	; 0
    1368:	08 95       	ret

0000136a <usartDeactivateTransmissionCompleteInterrupt>:
 * Deactivates USART transmission complete interrupt
 * -------------------------------------------------------------------------- */

resultValue_t usartDeactivateTransmissionCompleteInterrupt(void)
{
	clrBit(UCSR0B, TXCIE0);
    136a:	e1 ec       	ldi	r30, 0xC1	; 193
    136c:	f0 e0       	ldi	r31, 0x00	; 0
    136e:	80 81       	ld	r24, Z
    1370:	8f 7b       	andi	r24, 0xBF	; 191
    1372:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1374:	80 e0       	ldi	r24, 0x00	; 0
    1376:	08 95       	ret

00001378 <usartActivateBufferEmptyInterrupt>:
 * Activates USART buffer empty interrupt
 * -------------------------------------------------------------------------- */

resultValue_t usartActivateBufferEmptyInterrupt(void)
{
	setBit(UCSR0B, UDRIE0);
    1378:	e1 ec       	ldi	r30, 0xC1	; 193
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	80 81       	ld	r24, Z
    137e:	80 62       	ori	r24, 0x20	; 32
    1380:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1382:	80 e0       	ldi	r24, 0x00	; 0
    1384:	08 95       	ret

00001386 <usartDeactivateBufferEmptyInterrupt>:
 * Deactivates USART buffer empty interrupt
 * -------------------------------------------------------------------------- */

resultValue_t usartDeactivateBufferEmptyInterrupt(void)
{
	clrBit(UCSR0B, UDRIE0);
    1386:	e1 ec       	ldi	r30, 0xC1	; 193
    1388:	f0 e0       	ldi	r31, 0x00	; 0
    138a:	80 81       	ld	r24, Z
    138c:	8f 7d       	andi	r24, 0xDF	; 223
    138e:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1390:	80 e0       	ldi	r24, 0x00	; 0
    1392:	08 95       	ret

00001394 <usartStdio>:
 * Changes the std handlers to usart module
 * -------------------------------------------------------------------------- */

resultValue_t usartStdio(void)
{
	stdin = stdout = stderr = &usartStream;
    1394:	88 e0       	ldi	r24, 0x08	; 8
    1396:	91 e0       	ldi	r25, 0x01	; 1
    1398:	90 93 79 01 	sts	0x0179, r25
    139c:	80 93 78 01 	sts	0x0178, r24
    13a0:	90 93 77 01 	sts	0x0177, r25
    13a4:	80 93 76 01 	sts	0x0176, r24
    13a8:	90 93 75 01 	sts	0x0175, r25
    13ac:	80 93 74 01 	sts	0x0174, r24
	return RESULT_OK;
}
    13b0:	80 e0       	ldi	r24, 0x00	; 0
    13b2:	08 95       	ret

000013b4 <usartIsReceptionComplete>:
 * Checks if a reception has been completed
 * -------------------------------------------------------------------------- */

bool_t usartIsReceptionComplete(void)
{
	return isBitSet(UCSR0A, RXC0);
    13b4:	80 91 c0 00 	lds	r24, 0x00C0
}
    13b8:	88 1f       	adc	r24, r24
    13ba:	88 27       	eor	r24, r24
    13bc:	88 1f       	adc	r24, r24
    13be:	08 95       	ret

000013c0 <usartIsTransmissionComplete>:
 * Checks if a transmission has been completed
 * -------------------------------------------------------------------------- */

bool_t usartIsTransmissionComplete(void)
{
	return isBitSet(UCSR0A, TXC0);
    13c0:	80 91 c0 00 	lds	r24, 0x00C0
}
    13c4:	86 fb       	bst	r24, 6
    13c6:	88 27       	eor	r24, r24
    13c8:	80 f9       	bld	r24, 0
    13ca:	08 95       	ret

000013cc <usartIsBufferEmpty>:
 * Checks if the buffer is empty
 * -------------------------------------------------------------------------- */

bool_t usartIsBufferEmpty(void)
{
	return isBitSet(UCSR0A, UDRE0);
    13cc:	80 91 c0 00 	lds	r24, 0x00C0
}
    13d0:	85 fb       	bst	r24, 5
    13d2:	88 27       	eor	r24, r24
    13d4:	80 f9       	bld	r24, 0
    13d6:	08 95       	ret

000013d8 <usartTransmitStd>:
 * Transmits data in 5, 6, 7 or 8 bits modes using the USART controller and
 * standard output heandler
 * -------------------------------------------------------------------------- */

resultValue_t usartTransmitStd(int8 data, FILE * stream)
{
    13d8:	cf 93       	push	r28
    13da:	c8 2f       	mov	r28, r24
	while(!usartIsBufferEmpty())
    13dc:	0e 94 e6 09 	call	0x13cc	; 0x13cc <usartIsBufferEmpty>
    13e0:	88 23       	and	r24, r24
    13e2:	e1 f3       	breq	.-8      	; 0x13dc <usartTransmitStd+0x4>
		;	// Waits until last transmission ends
	UDR0 = data;
    13e4:	c0 93 c6 00 	sts	0x00C6, r28
	return RESULT_OK;
}
    13e8:	80 e0       	ldi	r24, 0x00	; 0
    13ea:	cf 91       	pop	r28
    13ec:	08 95       	ret

000013ee <usartCheckError>:

usartError_t usartCheckError(void)
{
	usartError_t error = 0;

	if(isBitSet(UCSR0A, FE0))
    13ee:	80 91 c0 00 	lds	r24, 0x00C0
    13f2:	84 fd       	sbrc	r24, 4
    13f4:	02 c0       	rjmp	.+4      	; 0x13fa <usartCheckError+0xc>
 * Checks if an error occurred during transmission or reception
 * -------------------------------------------------------------------------- */

usartError_t usartCheckError(void)
{
	usartError_t error = 0;
    13f6:	80 e0       	ldi	r24, 0x00	; 0
    13f8:	01 c0       	rjmp	.+2      	; 0x13fc <usartCheckError+0xe>

	if(isBitSet(UCSR0A, FE0))
		error |= USART_FRAME_ERROR;
    13fa:	82 e0       	ldi	r24, 0x02	; 2
	if(isBitSet(UCSR0A, DOR0))
    13fc:	90 91 c0 00 	lds	r25, 0x00C0
    1400:	93 fd       	sbrc	r25, 3
		error |= USART_PARITY_ERROR;
    1402:	84 60       	ori	r24, 0x04	; 4
	if(isBitSet(UCSR0A, UPE0))
    1404:	90 91 c0 00 	lds	r25, 0x00C0
    1408:	92 ff       	sbrs	r25, 2
    140a:	02 c0       	rjmp	.+4      	; 0x1410 <usartCheckError+0x22>
		error |= USART_BUFFER_OVERFLOW_ERROR;
    140c:	88 60       	ori	r24, 0x08	; 8
    140e:	08 95       	ret

	if(error == 0)
    1410:	81 11       	cpse	r24, r1
    1412:	01 c0       	rjmp	.+2      	; 0x1416 <usartCheckError+0x28>
		return USART_OK;
    1414:	81 e0       	ldi	r24, 0x01	; 1
	return error;
}
    1416:	08 95       	ret

00001418 <usartTransmit>:
/* -----------------------------------------------------------------------------
 * Transmits data in 5, 6, 7 or 8 bits modes using the USART controller
 * -------------------------------------------------------------------------- */

resultValue_t usartTransmit(int8 data)
{
    1418:	cf 93       	push	r28
    141a:	c8 2f       	mov	r28, r24
	while(!usartIsBufferEmpty())
    141c:	0e 94 e6 09 	call	0x13cc	; 0x13cc <usartIsBufferEmpty>
    1420:	88 23       	and	r24, r24
    1422:	e1 f3       	breq	.-8      	; 0x141c <usartTransmit+0x4>
		;	// Waits until last transmission ends
	UDR0 = data;
    1424:	c0 93 c6 00 	sts	0x00C6, r28
	return RESULT_OK;
}
    1428:	80 e0       	ldi	r24, 0x00	; 0
    142a:	cf 91       	pop	r28
    142c:	08 95       	ret

0000142e <usartTransmit9bits>:
/* -----------------------------------------------------------------------------
 * Transmits data in 9 bits mode using the USART controller
 * -------------------------------------------------------------------------- */

resultValue_t usartTransmit9bits(uint16 data)
{
    142e:	cf 93       	push	r28
    1430:	df 93       	push	r29
    1432:	ec 01       	movw	r28, r24
	uint8 aux;

	while(!usartIsBufferEmpty())
    1434:	0e 94 e6 09 	call	0x13cc	; 0x13cc <usartIsBufferEmpty>
    1438:	88 23       	and	r24, r24
    143a:	e1 f3       	breq	.-8      	; 0x1434 <usartTransmit9bits+0x6>
		;	// Waits until last transmission ends
	aux = ((data & 0x100) >> 8);
    143c:	ce 01       	movw	r24, r28
    143e:	88 27       	eor	r24, r24
    1440:	91 70       	andi	r25, 0x01	; 1
	if(aux)
		setBit(UCSR0B, TXB80);
    1442:	80 91 c1 00 	lds	r24, 0x00C1
	uint8 aux;

	while(!usartIsBufferEmpty())
		;	// Waits until last transmission ends
	aux = ((data & 0x100) >> 8);
	if(aux)
    1446:	99 23       	and	r25, r25
    1448:	11 f0       	breq	.+4      	; 0x144e <usartTransmit9bits+0x20>
		setBit(UCSR0B, TXB80);
    144a:	81 60       	ori	r24, 0x01	; 1
    144c:	01 c0       	rjmp	.+2      	; 0x1450 <usartTransmit9bits+0x22>
	else
		clrBit(UCSR0B, TXB80);
    144e:	8e 7f       	andi	r24, 0xFE	; 254
    1450:	80 93 c1 00 	sts	0x00C1, r24
	UDR0 = (uint8)data;
    1454:	c0 93 c6 00 	sts	0x00C6, r28
	return RESULT_OK;
}
    1458:	80 e0       	ldi	r24, 0x00	; 0
    145a:	df 91       	pop	r29
    145c:	cf 91       	pop	r28
    145e:	08 95       	ret

00001460 <usartReceive>:
 * Checks if a reception has been completed
 * -------------------------------------------------------------------------- */

bool_t usartIsReceptionComplete(void)
{
	return isBitSet(UCSR0A, RXC0);
    1460:	80 91 c0 00 	lds	r24, 0x00C0

uint8 usartReceive(void)
{
	uint8 status;

	while(!usartIsReceptionComplete())
    1464:	87 ff       	sbrs	r24, 7
    1466:	fc cf       	rjmp	.-8      	; 0x1460 <usartReceive>
		;	// Waits until last reception ends
	status = UCSR0A;
    1468:	80 91 c0 00 	lds	r24, 0x00C0
	return UDR0;
    146c:	80 91 c6 00 	lds	r24, 0x00C6
}
    1470:	08 95       	ret

00001472 <usartReceive9bits>:
 * Checks if a reception has been completed
 * -------------------------------------------------------------------------- */

bool_t usartIsReceptionComplete(void)
{
	return isBitSet(UCSR0A, RXC0);
    1472:	80 91 c0 00 	lds	r24, 0x00C0
	uint8 status;
	uint8 byteh;
	uint8 bytel;
	uint16 byte;

	while(!usartIsReceptionComplete())
    1476:	87 ff       	sbrs	r24, 7
    1478:	fc cf       	rjmp	.-8      	; 0x1472 <usartReceive9bits>
		;	// Waits until last reception ends
	status = UCSR0A;
    147a:	80 91 c0 00 	lds	r24, 0x00C0
	byteh = UCSR0B;
    147e:	80 91 c1 00 	lds	r24, 0x00C1
	bytel = UDR0;
    1482:	20 91 c6 00 	lds	r18, 0x00C6

	byte = (uint16)(byteh & 0x02) << 7;
    1486:	82 70       	andi	r24, 0x02	; 2
    1488:	90 e0       	ldi	r25, 0x00	; 0
    148a:	96 95       	lsr	r25
    148c:	98 2f       	mov	r25, r24
    148e:	88 27       	eor	r24, r24
    1490:	97 95       	ror	r25
    1492:	87 95       	ror	r24
	byte |= bytel;
	return  byte;
}
    1494:	82 2b       	or	r24, r18
    1496:	08 95       	ret

00001498 <usartClearReceptionBuffer>:
 * Checks if a reception has been completed
 * -------------------------------------------------------------------------- */

bool_t usartIsReceptionComplete(void)
{
	return isBitSet(UCSR0A, RXC0);
    1498:	80 91 c0 00 	lds	r24, 0x00C0
 * -------------------------------------------------------------------------- */

void usartClearReceptionBuffer(void)
{
	uint8 aux;
	while(usartIsReceptionComplete())
    149c:	87 ff       	sbrs	r24, 7
    149e:	03 c0       	rjmp	.+6      	; 0x14a6 <usartClearReceptionBuffer+0xe>
		aux = UDR0;
    14a0:	80 91 c6 00 	lds	r24, 0x00C6
    14a4:	f9 cf       	rjmp	.-14     	; 0x1498 <usartClearReceptionBuffer>
	return;
}
    14a6:	08 95       	ret

000014a8 <usartAddDataToReceiverBuffer>:
/* -----------------------------------------------------------------------------
 * Adds data to the reception buffer. The function has NO CONTROL of lost data.
 * -------------------------------------------------------------------------- */

void usartAddDataToReceiverBuffer(uint8 data)
{
    14a8:	ff 92       	push	r15
    14aa:	0f 93       	push	r16
    14ac:	1f 93       	push	r17
    14ae:	cf 93       	push	r28
    14b0:	df 93       	push	r29
    14b2:	f8 2e       	mov	r15, r24
	if(((usartReceiverBufferNextWrite + 1) % USART_RECEIVER_BUFFER_SIZE) != usartReceiverBufferNextRead){
    14b4:	c0 91 71 01 	lds	r28, 0x0171
    14b8:	d0 e0       	ldi	r29, 0x00	; 0
    14ba:	be 01       	movw	r22, r28
    14bc:	6f 5f       	subi	r22, 0xFF	; 255
    14be:	7f 4f       	sbci	r23, 0xFF	; 255
    14c0:	88 27       	eor	r24, r24
    14c2:	77 fd       	sbrc	r23, 7
    14c4:	80 95       	com	r24
    14c6:	98 2f       	mov	r25, r24
    14c8:	22 e3       	ldi	r18, 0x32	; 50
    14ca:	30 e0       	ldi	r19, 0x00	; 0
    14cc:	40 e0       	ldi	r20, 0x00	; 0
    14ce:	50 e0       	ldi	r21, 0x00	; 0
    14d0:	0e 94 cf 0c 	call	0x199e	; 0x199e <__udivmodsi4>
    14d4:	00 91 73 01 	lds	r16, 0x0173
    14d8:	10 e0       	ldi	r17, 0x00	; 0
    14da:	20 e0       	ldi	r18, 0x00	; 0
    14dc:	30 e0       	ldi	r19, 0x00	; 0
    14de:	60 17       	cp	r22, r16
    14e0:	71 07       	cpc	r23, r17
    14e2:	82 07       	cpc	r24, r18
    14e4:	93 07       	cpc	r25, r19
    14e6:	51 f0       	breq	.+20     	; 0x14fc <usartAddDataToReceiverBuffer+0x54>
		usartReceiverBuffer[usartReceiverBufferNextWrite] = data;
    14e8:	c1 5c       	subi	r28, 0xC1	; 193
    14ea:	de 4f       	sbci	r29, 0xFE	; 254
    14ec:	f8 82       	st	Y, r15
		usartReceiverBufferNextWrite = (usartReceiverBufferNextWrite + 1) % USART_RECEIVER_BUFFER_SIZE;
    14ee:	60 93 71 01 	sts	0x0171, r22
		usartReceiverBufferLength++;
    14f2:	80 91 72 01 	lds	r24, 0x0172
    14f6:	8f 5f       	subi	r24, 0xFF	; 255
    14f8:	80 93 72 01 	sts	0x0172, r24
	}
	return;
}
    14fc:	df 91       	pop	r29
    14fe:	cf 91       	pop	r28
    1500:	1f 91       	pop	r17
    1502:	0f 91       	pop	r16
    1504:	ff 90       	pop	r15
    1506:	08 95       	ret

00001508 <usartGetDataFromReceiverBuffer>:
 * usartIsReceiverBufferEmpty() function must be called to check if there is new
 * data in the buffer.
 * -------------------------------------------------------------------------- */

uint8 usartGetDataFromReceiverBuffer(void)
{
    1508:	cf 93       	push	r28
    150a:	df 93       	push	r29
	uint8 data = usartReceiverBuffer[usartReceiverBufferNextRead];
    150c:	60 91 73 01 	lds	r22, 0x0173
    1510:	70 e0       	ldi	r23, 0x00	; 0
    1512:	fb 01       	movw	r30, r22
    1514:	e1 5c       	subi	r30, 0xC1	; 193
    1516:	fe 4f       	sbci	r31, 0xFE	; 254
    1518:	d0 81       	ld	r29, Z
	if(usartReceiverBufferLength > 0){
    151a:	c0 91 72 01 	lds	r28, 0x0172
    151e:	cc 23       	and	r28, r28
    1520:	89 f0       	breq	.+34     	; 0x1544 <usartGetDataFromReceiverBuffer+0x3c>
		usartReceiverBufferNextRead = (usartReceiverBufferNextRead + 1) % USART_RECEIVER_BUFFER_SIZE;
    1522:	6f 5f       	subi	r22, 0xFF	; 255
    1524:	7f 4f       	sbci	r23, 0xFF	; 255
    1526:	88 27       	eor	r24, r24
    1528:	77 fd       	sbrc	r23, 7
    152a:	80 95       	com	r24
    152c:	98 2f       	mov	r25, r24
    152e:	22 e3       	ldi	r18, 0x32	; 50
    1530:	30 e0       	ldi	r19, 0x00	; 0
    1532:	40 e0       	ldi	r20, 0x00	; 0
    1534:	50 e0       	ldi	r21, 0x00	; 0
    1536:	0e 94 cf 0c 	call	0x199e	; 0x199e <__udivmodsi4>
    153a:	60 93 73 01 	sts	0x0173, r22
		usartReceiverBufferLength--;
    153e:	c1 50       	subi	r28, 0x01	; 1
    1540:	c0 93 72 01 	sts	0x0172, r28
	}
	return data;
}
    1544:	8d 2f       	mov	r24, r29
    1546:	df 91       	pop	r29
    1548:	cf 91       	pop	r28
    154a:	08 95       	ret

0000154c <usartIsReceiverBufferEmpty>:
 * reading the buffer.
 * -------------------------------------------------------------------------- */

uint8 usartIsReceiverBufferEmpty(void)
{
	if(usartReceiverBufferLength == 0)
    154c:	81 e0       	ldi	r24, 0x01	; 1
    154e:	90 91 72 01 	lds	r25, 0x0172
    1552:	91 11       	cpse	r25, r1
    1554:	80 e0       	ldi	r24, 0x00	; 0
		return TRUE;
	return FALSE;
}
    1556:	08 95       	ret

00001558 <usartGetCurrentBaudRate>:
//	case 2:
//		aux32 = F_CPU / 2 / (UBRR0 + 1);
//		break;
//	}
	return aux32;
 }
    1558:	60 e0       	ldi	r22, 0x00	; 0
    155a:	70 e0       	ldi	r23, 0x00	; 0
    155c:	cb 01       	movw	r24, r22
    155e:	08 95       	ret

00001560 <spiInit>:
/* -----------------------------------------------------------------------------
 * Configures the SPI controller
 * -------------------------------------------------------------------------- */

void spiInit(void)
{
    1560:	08 95       	ret

00001562 <spiMasterTransmit>:
 * Transmit data at the SPI bus in master mode
 * -------------------------------------------------------------------------- */

uint8 spiMasterTransmit(uint8 data)
{
	SPDR = data;
    1562:	8e bd       	out	0x2e, r24	; 46
	waitUntilBitIsClear(SPSR, SPIF);
    1564:	0d b4       	in	r0, 0x2d	; 45
    1566:	07 fc       	sbrc	r0, 7
    1568:	fd cf       	rjmp	.-6      	; 0x1564 <spiMasterTransmit+0x2>
	return SPDR;
    156a:	8e b5       	in	r24, 0x2e	; 46
}
    156c:	08 95       	ret

0000156e <spiSlaveTransmit>:
 * Receives data from the SPI bus
 * -------------------------------------------------------------------------- */

uint8 spiSlaveTransmit(void)
{
	waitUntilBitIsClear(SPSR, SPIF);
    156e:	0d b4       	in	r0, 0x2d	; 45
    1570:	07 fc       	sbrc	r0, 7
    1572:	fd cf       	rjmp	.-6      	; 0x156e <spiSlaveTransmit>
	return SPDR;
    1574:	8e b5       	in	r24, 0x2e	; 46
}
    1576:	08 95       	ret

00001578 <main>:
	+ (str[2]-48)*10 + str[3]-48);
	return value;
}

int main(void)
{
    1578:	cf 93       	push	r28
    157a:	df 93       	push	r29
    157c:	cd b7       	in	r28, 0x3d	; 61
    157e:	de b7       	in	r29, 0x3e	; 62
    1580:	ce 59       	subi	r28, 0x9E	; 158
    1582:	d1 09       	sbc	r29, r1
    1584:	0f b6       	in	r0, 0x3f	; 63
    1586:	f8 94       	cli
    1588:	de bf       	out	0x3e, r29	; 62
    158a:	0f be       	out	0x3f, r0	; 63
    158c:	cd bf       	out	0x3d, r28	; 61
	flags.mode = SERIAL_MODE;
    158e:	20 91 37 01 	lds	r18, 0x0137
    1592:	23 7f       	andi	r18, 0xF3	; 243
	status.freq = 1000;
    1594:	88 ee       	ldi	r24, 0xE8	; 232
    1596:	93 e0       	ldi	r25, 0x03	; 3
    1598:	90 93 39 01 	sts	0x0139, r25
    159c:	80 93 38 01 	sts	0x0138, r24
	flags.on = 1;
	flags.dms = 1;
    15a0:	24 61       	ori	r18, 0x14	; 20
    15a2:	20 62       	ori	r18, 0x20	; 32
    15a4:	20 93 37 01 	sts	0x0137, r18
	// VARIAVEIS LOCAIS;
	char frameData[50];
	uint8 frameIndex = 0;
	char recebido[100] = "";
    15a8:	19 82       	std	Y+1, r1	; 0x01
    15aa:	1a 82       	std	Y+2, r1	; 0x02
    15ac:	1b 82       	std	Y+3, r1	; 0x03
    15ae:	1c 82       	std	Y+4, r1	; 0x04
    15b0:	fe 01       	movw	r30, r28
    15b2:	35 96       	adiw	r30, 0x05	; 5
    15b4:	80 e6       	ldi	r24, 0x60	; 96
    15b6:	df 01       	movw	r26, r30
    15b8:	1d 92       	st	X+, r1
    15ba:	8a 95       	dec	r24
    15bc:	e9 f7       	brne	.-6      	; 0x15b8 <main+0x40>
	char msgToSend[8] = "";
    15be:	c9 56       	subi	r28, 0x69	; 105
    15c0:	df 4f       	sbci	r29, 0xFF	; 255
    15c2:	18 82       	st	Y, r1
    15c4:	19 82       	std	Y+1, r1	; 0x01
    15c6:	1a 82       	std	Y+2, r1	; 0x02
    15c8:	1b 82       	std	Y+3, r1	; 0x03
    15ca:	c7 59       	subi	r28, 0x97	; 151
    15cc:	d0 40       	sbci	r29, 0x00	; 0
    15ce:	c5 56       	subi	r28, 0x65	; 101
    15d0:	df 4f       	sbci	r29, 0xFF	; 255
    15d2:	18 82       	st	Y, r1
    15d4:	19 82       	std	Y+1, r1	; 0x01
    15d6:	1a 82       	std	Y+2, r1	; 0x02
    15d8:	1b 82       	std	Y+3, r1	; 0x03
    15da:	cb 59       	subi	r28, 0x9B	; 155
    15dc:	d0 40       	sbci	r29, 0x00	; 0
	uint8 pos =  0;
	
	// CONFIGURA ADC
	clrBit(DDRC,POT_BIT);		//SETA O PINO DO ADC COMO ENTRADA
    15de:	39 98       	cbi	0x07, 1	; 7
	adcConfig(ADC_MODE_SINGLE_CONVERSION, ADC_REFRENCE_POWER_SUPPLY , ADC_PRESCALER_128);
    15e0:	47 e0       	ldi	r20, 0x07	; 7
    15e2:	61 e0       	ldi	r22, 0x01	; 1
    15e4:	80 e0       	ldi	r24, 0x00	; 0
    15e6:	0e 94 64 08 	call	0x10c8	; 0x10c8 <adcConfig>
	adcSelectChannel(POT_CHANNEL);
    15ea:	81 e0       	ldi	r24, 0x01	; 1
    15ec:	0e 94 a5 08 	call	0x114a	; 0x114a <adcSelectChannel>
	adcClearInterruptRequest();
    15f0:	0e 94 d7 08 	call	0x11ae	; 0x11ae <adcClearInterruptRequest>
	adcActivateInterrupt();
    15f4:	0e 94 de 08 	call	0x11bc	; 0x11bc <adcActivateInterrupt>
	adcEnable();
    15f8:	0e 94 c9 08 	call	0x1192	; 0x1192 <adcEnable>
	adcStartConversion();
    15fc:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <adcStartConversion>
	
	// CONFIGURA PWM
	timer1Config(TIMER_B_MODE_CTC, TIMER_A_PRESCALER_64);
    1600:	63 e0       	ldi	r22, 0x03	; 3
    1602:	84 e0       	ldi	r24, 0x04	; 4
    1604:	0e 94 1b 07 	call	0xe36	; 0xe36 <timer1Config>
	timer1ClearCompareBInterruptRequest();									
    1608:	0e 94 86 07 	call	0xf0c	; 0xf0c <timer1ClearCompareBInterruptRequest>
	timer1ClearCompareAInterruptRequest();
    160c:	0e 94 75 07 	call	0xeea	; 0xeea <timer1ClearCompareAInterruptRequest>
	timer1ActivateCompareBInterrupt();									//ativa a interrupcao do compA
    1610:	0e 94 78 07 	call	0xef0	; 0xef0 <timer1ActivateCompareBInterrupt>
	timer1ActivateCompareAInterrupt();									//ativa a interrupcao do compB
    1614:	0e 94 67 07 	call	0xece	; 0xece <timer1ActivateCompareAInterrupt>
	timer1SetCompareAValue((F_CPU/64)/status.freq);							//valor do comparador A,  define a frequencia
    1618:	20 91 38 01 	lds	r18, 0x0138
    161c:	30 91 39 01 	lds	r19, 0x0139
    1620:	40 e0       	ldi	r20, 0x00	; 0
    1622:	50 e0       	ldi	r21, 0x00	; 0
    1624:	60 e9       	ldi	r22, 0x90	; 144
    1626:	70 ed       	ldi	r23, 0xD0	; 208
    1628:	83 e0       	ldi	r24, 0x03	; 3
    162a:	90 e0       	ldi	r25, 0x00	; 0
    162c:	0e 94 cf 0c 	call	0x199e	; 0x199e <__udivmodsi4>
    1630:	c9 01       	movw	r24, r18
    1632:	0e 94 b6 07 	call	0xf6c	; 0xf6c <timer1SetCompareAValue>
	timer1SetCompareBValue((status.dc * (timer1GetCompareAValue()))/100);		//valor do comparador B,  define Duty Cicle
    1636:	00 91 3b 01 	lds	r16, 0x013B
    163a:	10 e0       	ldi	r17, 0x00	; 0
    163c:	0e 94 bf 07 	call	0xf7e	; 0xf7e <timer1GetCompareAValue>
    1640:	9c 01       	movw	r18, r24
    1642:	20 9f       	mul	r18, r16
    1644:	c0 01       	movw	r24, r0
    1646:	21 9f       	mul	r18, r17
    1648:	90 0d       	add	r25, r0
    164a:	30 9f       	mul	r19, r16
    164c:	90 0d       	add	r25, r0
    164e:	11 24       	eor	r1, r1
    1650:	64 e6       	ldi	r22, 0x64	; 100
    1652:	70 e0       	ldi	r23, 0x00	; 0
    1654:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__udivmodhi4>
    1658:	cb 01       	movw	r24, r22
    165a:	0e 94 c4 07 	call	0xf88	; 0xf88 <timer1SetCompareBValue>

	// CONFIGURA A INTERRUPÇÃO DE CONTROLE(60Hz)
	timer0Config(TIMER_A_MODE_NORMAL, TIMER_A_PRESCALER_1024);			
    165e:	65 e0       	ldi	r22, 0x05	; 5
    1660:	80 e0       	ldi	r24, 0x00	; 0
    1662:	0e 94 76 06 	call	0xcec	; 0xcec <timer0Config>
	timer0ClearOverflowInterruptRequest();								//limpa a interrupcao de OVF
    1666:	0e 94 e9 06 	call	0xdd2	; 0xdd2 <timer0ClearOverflowInterruptRequest>
	timer0ActivateOverflowInterrupt();
    166a:	0e 94 dd 06 	call	0xdba	; 0xdba <timer0ActivateOverflowInterrupt>

	//se estiver no modo Serial configura a usart							
	if (flags.mode == SERIAL_MODE)
    166e:	80 91 37 01 	lds	r24, 0x0137
    1672:	8c 70       	andi	r24, 0x0C	; 12
    1674:	84 30       	cpi	r24, 0x04	; 4
    1676:	81 f4       	brne	.+32     	; 0x1698 <main+0x120>
	{
		// CONFIGURA A USART
		usartConfig(USART_MODE_ASYNCHRONOUS,USART_BAUD_115200 ,USART_DATA_BITS_8,USART_PARITY_NONE,USART_STOP_BIT_SINGLE);
    1678:	e1 2c       	mov	r14, r1
    167a:	00 e0       	ldi	r16, 0x00	; 0
    167c:	23 e0       	ldi	r18, 0x03	; 3
    167e:	40 e0       	ldi	r20, 0x00	; 0
    1680:	52 ec       	ldi	r21, 0xC2	; 194
    1682:	61 e0       	ldi	r22, 0x01	; 1
    1684:	70 e0       	ldi	r23, 0x00	; 0
    1686:	80 e0       	ldi	r24, 0x00	; 0
    1688:	0e 94 ff 08 	call	0x11fe	; 0x11fe <usartConfig>
		usartEnableReceiver();
    168c:	0e 94 84 09 	call	0x1308	; 0x1308 <usartEnableReceiver>
		usartEnableTransmitter();
    1690:	0e 94 92 09 	call	0x1324	; 0x1324 <usartEnableTransmitter>
		usartActivateReceptionCompleteInterrupt();
    1694:	0e 94 a0 09 	call	0x1340	; 0x1340 <usartActivateReceptionCompleteInterrupt>
	}

	sei();
    1698:	78 94       	sei
	
	setBit(PWM_DDR,PWM_BIT);			//define o pino do pwm como saída
    169a:	21 9a       	sbi	0x04, 1	; 4

	setBit(ON_PORT,ON_BIT);				//habilita o pull-up da chave on
    169c:	5d 9a       	sbi	0x0b, 5	; 11
	setBit(DMS_PORT,DMS_BIT);			//habilita o pull-up da chave dms
    169e:	5c 9a       	sbi	0x0b, 4	; 11

	//configura o buzzer e da sinal de alerta de ligação
	setBit(BUZZER_DDR,BUZZER_BIT);			
    16a0:	3c 9a       	sbi	0x07, 4	; 7
	setBit(BUZZER_PORT,BUZZER_BIT);
    16a2:	44 9a       	sbi	0x08, 4	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    16a4:	3f ef       	ldi	r19, 0xFF	; 255
    16a6:	83 ed       	ldi	r24, 0xD3	; 211
    16a8:	90 e3       	ldi	r25, 0x30	; 48
    16aa:	31 50       	subi	r19, 0x01	; 1
    16ac:	80 40       	sbci	r24, 0x00	; 0
    16ae:	90 40       	sbci	r25, 0x00	; 0
    16b0:	e1 f7       	brne	.-8      	; 0x16aa <main+0x132>
    16b2:	00 c0       	rjmp	.+0      	; 0x16b4 <main+0x13c>
    16b4:	00 00       	nop
	_delay_ms(1000);
	clrBit(BUZZER_PORT,BUZZER_BIT);
    16b6:	44 98       	cbi	0x08, 4	; 8
	status.freq = 1000;
	flags.on = 1;
	flags.dms = 1;
	// VARIAVEIS LOCAIS;
	char frameData[50];
	uint8 frameIndex = 0;
    16b8:	81 2c       	mov	r8, r1
	else
		if(freqReq > MAX_FREQ)
			status.freq = MAX_FREQ;
		else
			status.freq = freqReq;
	timer1SetCompareAValue((F_CPU/1024)/status.freq);
    16ba:	09 e0       	ldi	r16, 0x09	; 9
    16bc:	1d e3       	ldi	r17, 0x3D	; 61
	timer1SetCompareBValue((status.dc * (timer1GetCompareAValue()))/100);//bota o dc
    16be:	24 e6       	ldi	r18, 0x64	; 100
    16c0:	e2 2e       	mov	r14, r18
    16c2:	f1 2c       	mov	r15, r1
	setBit(PORTD,PD0);			
	*/

    while(1)
    {
    	if(flags.mode == SERIAL_MODE)
    16c4:	80 91 37 01 	lds	r24, 0x0137
    16c8:	8c 70       	andi	r24, 0x0C	; 12
    16ca:	84 30       	cpi	r24, 0x04	; 4
    16cc:	09 f0       	breq	.+2      	; 0x16d0 <main+0x158>
    16ce:	ff cf       	rjmp	.-2      	; 0x16ce <main+0x156>
{
	if(freqReq < MIN_FREQ)
		status.freq = MIN_FREQ;
	else
		if(freqReq > MAX_FREQ)
			status.freq = MAX_FREQ;
    16d0:	88 ee       	ldi	r24, 0xE8	; 232
    16d2:	c8 2e       	mov	r12, r24
    16d4:	83 e0       	ldi	r24, 0x03	; 3
    16d6:	d8 2e       	mov	r13, r24
}

inline void seta_freq(uint16 freqReq)		//função para definição da frequencia do PWM
{
	if(freqReq < MIN_FREQ)
		status.freq = MIN_FREQ;
    16d8:	94 ef       	ldi	r25, 0xF4	; 244
    16da:	a9 2e       	mov	r10, r25
    16dc:	bb 24       	eor	r11, r11
    16de:	b3 94       	inc	r11

    while(1)
    {
    	if(flags.mode == SERIAL_MODE)
    	{
	    	while(!usartIsReceiverBufferEmpty())
    16e0:	0e 94 a6 0a 	call	0x154c	; 0x154c <usartIsReceiverBufferEmpty>
    16e4:	81 11       	cpse	r24, r1
    16e6:	ee cf       	rjmp	.-36     	; 0x16c4 <main+0x14c>
	    	{
				frameData[frameIndex++] = usartGetDataFromReceiverBuffer();
    16e8:	99 24       	eor	r9, r9
    16ea:	93 94       	inc	r9
    16ec:	98 0c       	add	r9, r8
    16ee:	0e 94 84 0a 	call	0x1508	; 0x1508 <usartGetDataFromReceiverBuffer>
    16f2:	e5 e6       	ldi	r30, 0x65	; 101
    16f4:	f0 e0       	ldi	r31, 0x00	; 0
    16f6:	ec 0f       	add	r30, r28
    16f8:	fd 1f       	adc	r31, r29
    16fa:	e8 0d       	add	r30, r8
    16fc:	f1 1d       	adc	r31, r1
    16fe:	80 83       	st	Z, r24
				if ((frameData[frameIndex-1] == FINALDOPACOTE))
    1700:	e5 e6       	ldi	r30, 0x65	; 101
    1702:	f0 e0       	ldi	r31, 0x00	; 0
    1704:	ec 0f       	add	r30, r28
    1706:	fd 1f       	adc	r31, r29
    1708:	e9 0d       	add	r30, r9
    170a:	f1 1d       	adc	r31, r1
    170c:	31 97       	sbiw	r30, 0x01	; 1
    170e:	80 81       	ld	r24, Z
    1710:	8a 32       	cpi	r24, 0x2A	; 42
    1712:	11 f0       	breq	.+4      	; 0x1718 <main+0x1a0>
    {
    	if(flags.mode == SERIAL_MODE)
    	{
	    	while(!usartIsReceiverBufferEmpty())
	    	{
				frameData[frameIndex++] = usartGetDataFromReceiverBuffer();
    1714:	89 2c       	mov	r8, r9
    1716:	e4 cf       	rjmp	.-56     	; 0x16e0 <main+0x168>
				if ((frameData[frameIndex-1] == FINALDOPACOTE))
				{//se esta no final da palavra
					if(frameData[0] == INICIODOPACOTE )
    1718:	a6 96       	adiw	r28, 0x26	; 38
    171a:	8f ad       	ldd	r24, Y+63	; 0x3f
    171c:	a6 97       	sbiw	r28, 0x26	; 38
    171e:	80 34       	cpi	r24, 0x40	; 64
    1720:	09 f0       	breq	.+2      	; 0x1724 <main+0x1ac>
    1722:	25 c1       	rjmp	.+586    	; 0x196e <main+0x3f6>
					{//verifica se o inicio da palavra esta correto
						strcpy(recebido,frameData);
    1724:	be 01       	movw	r22, r28
    1726:	6b 59       	subi	r22, 0x9B	; 155
    1728:	7f 4f       	sbci	r23, 0xFF	; 255
    172a:	ce 01       	movw	r24, r28
    172c:	01 96       	adiw	r24, 0x01	; 1
    172e:	0e 94 20 0d 	call	0x1a40	; 0x1a40 <strcpy>
						pos = (recebido[2]-48) + (recebido[1] - 48)*10;
    1732:	8b 81       	ldd	r24, Y+3	; 0x03
    1734:	80 53       	subi	r24, 0x30	; 48
    1736:	9a 81       	ldd	r25, Y+2	; 0x02
    1738:	99 0f       	add	r25, r25
    173a:	90 56       	subi	r25, 0x60	; 96
    173c:	29 2f       	mov	r18, r25
    173e:	22 0f       	add	r18, r18
    1740:	22 0f       	add	r18, r18
    1742:	29 0f       	add	r18, r25
    1744:	82 0f       	add	r24, r18
						if(frameIndex == GETWORDSIZE)
    1746:	a4 e0       	ldi	r26, 0x04	; 4
    1748:	9a 12       	cpse	r9, r26
    174a:	68 c0       	rjmp	.+208    	; 0x181c <main+0x2a4>
						{
							memcpy( recebido,  (recebido+1), 2);
    174c:	2a 81       	ldd	r18, Y+2	; 0x02
    174e:	3b 81       	ldd	r19, Y+3	; 0x03
    1750:	3a 83       	std	Y+2, r19	; 0x02
    1752:	29 83       	std	Y+1, r18	; 0x01
							recebido[2] = '\0';//isola o id
    1754:	1b 82       	std	Y+3, r1	; 0x03
							switch (pos)
    1756:	90 e0       	ldi	r25, 0x00	; 0
    1758:	8e 30       	cpi	r24, 0x0E	; 14
    175a:	91 05       	cpc	r25, r1
    175c:	08 f0       	brcs	.+2      	; 0x1760 <main+0x1e8>
    175e:	44 c0       	rjmp	.+136    	; 0x17e8 <main+0x270>
    1760:	fc 01       	movw	r30, r24
    1762:	ec 5c       	subi	r30, 0xCC	; 204
    1764:	ff 4f       	sbci	r31, 0xFF	; 255
    1766:	0c 94 f1 0c 	jmp	0x19e2	; 0x19e2 <__tablejump2__>
							{
								case 0:
									strcpy(msgToSend,"OK");
    176a:	66 e1       	ldi	r22, 0x16	; 22
    176c:	71 e0       	ldi	r23, 0x01	; 1
    176e:	3e c0       	rjmp	.+124    	; 0x17ec <main+0x274>
									break;
								case 1:
									uint16ToString4(msgToSend,status.freq);
    1770:	60 91 38 01 	lds	r22, 0x0138
    1774:	70 91 39 01 	lds	r23, 0x0139
    1778:	ce 01       	movw	r24, r28
    177a:	89 56       	subi	r24, 0x69	; 105
    177c:	9f 4f       	sbci	r25, 0xFF	; 255
    177e:	0e 94 c8 00 	call	0x190	; 0x190 <uint16ToString4>
									break;
    1782:	39 c0       	rjmp	.+114    	; 0x17f6 <main+0x27e>
								case 2:
									uint8ToString4(msgToSend,maxCurrent);
    1784:	60 91 06 01 	lds	r22, 0x0106
    1788:	28 c0       	rjmp	.+80     	; 0x17da <main+0x262>
									break;
								case 3:
									uint8ToString4(msgToSend,maxDC);
    178a:	60 91 04 01 	lds	r22, 0x0104
    178e:	25 c0       	rjmp	.+74     	; 0x17da <main+0x262>
									break;
								case 4:
									uint8ToString4(msgToSend,minDC);
    1790:	60 91 05 01 	lds	r22, 0x0105
    1794:	22 c0       	rjmp	.+68     	; 0x17da <main+0x262>
									break;
								case 5:
									uint8ToString4(msgToSend,maxDV);
    1796:	60 91 03 01 	lds	r22, 0x0103
    179a:	1f c0       	rjmp	.+62     	; 0x17da <main+0x262>
									break;
								case 6 :
									if(flags.on)
    179c:	80 91 37 01 	lds	r24, 0x0137
    17a0:	84 ff       	sbrs	r24, 4
    17a2:	07 c0       	rjmp	.+14     	; 0x17b2 <main+0x23a>
										strcpy(msgToSend, "0001");
    17a4:	69 e1       	ldi	r22, 0x19	; 25
    17a6:	71 e0       	ldi	r23, 0x01	; 1
    17a8:	21 c0       	rjmp	.+66     	; 0x17ec <main+0x274>
									else
										strcpy(msgToSend, "0000");
									break;
								case 7:
									if(flags.dms)
    17aa:	80 91 37 01 	lds	r24, 0x0137
    17ae:	85 fd       	sbrc	r24, 5
    17b0:	f9 cf       	rjmp	.-14     	; 0x17a4 <main+0x22c>
									break;
								case 6 :
									if(flags.on)
										strcpy(msgToSend, "0001");
									else
										strcpy(msgToSend, "0000");
    17b2:	6e e1       	ldi	r22, 0x1E	; 30
    17b4:	71 e0       	ldi	r23, 0x01	; 1
    17b6:	1a c0       	rjmp	.+52     	; 0x17ec <main+0x274>
										strcpy(msgToSend, "0001");
									else
										strcpy(msgToSend, "0000");
									break;
								case 8:
									uint8ToString4(msgToSend,maxTemp);
    17b8:	60 91 02 01 	lds	r22, 0x0102
    17bc:	0e c0       	rjmp	.+28     	; 0x17da <main+0x262>
									break;
								case 9:
									uint8ToString4(msgToSend,minVotage);
    17be:	60 91 00 01 	lds	r22, 0x0100
    17c2:	0b c0       	rjmp	.+22     	; 0x17da <main+0x262>
									break;
								case 10:
									uint8ToString4(msgToSend,status.dc);
    17c4:	60 91 3b 01 	lds	r22, 0x013B
    17c8:	08 c0       	rjmp	.+16     	; 0x17da <main+0x262>
									break;
								case 11:
									uint8ToString4(msgToSend,status.temperature);
    17ca:	60 91 3c 01 	lds	r22, 0x013C
    17ce:	05 c0       	rjmp	.+10     	; 0x17da <main+0x262>
									break;
								case 12:
									uint8ToString4(msgToSend,status.current);
    17d0:	60 91 3a 01 	lds	r22, 0x013A
    17d4:	02 c0       	rjmp	.+4      	; 0x17da <main+0x262>
									break;
								case 13:
									uint8ToString4(msgToSend,status.voltage);
    17d6:	60 91 3d 01 	lds	r22, 0x013D
    17da:	70 e0       	ldi	r23, 0x00	; 0
    17dc:	ce 01       	movw	r24, r28
    17de:	89 56       	subi	r24, 0x69	; 105
    17e0:	9f 4f       	sbci	r25, 0xFF	; 255
    17e2:	0e 94 fc 00 	call	0x1f8	; 0x1f8 <uint8ToString4>
									break;
    17e6:	07 c0       	rjmp	.+14     	; 0x17f6 <main+0x27e>
								default:
									strcpy(msgToSend,"ERRO");
    17e8:	63 e2       	ldi	r22, 0x23	; 35
    17ea:	71 e0       	ldi	r23, 0x01	; 1
    17ec:	ce 01       	movw	r24, r28
    17ee:	89 56       	subi	r24, 0x69	; 105
    17f0:	9f 4f       	sbci	r25, 0xFF	; 255
    17f2:	0e 94 20 0d 	call	0x1a40	; 0x1a40 <strcpy>
							}
							strcat(recebido,msgToSend);
    17f6:	be 01       	movw	r22, r28
    17f8:	69 56       	subi	r22, 0x69	; 105
    17fa:	7f 4f       	sbci	r23, 0xFF	; 255
    17fc:	ce 01       	movw	r24, r28
    17fe:	01 96       	adiw	r24, 0x01	; 1
    1800:	0e 94 15 0d 	call	0x1a2a	; 0x1a2a <strcat>
							strcpy(msgToSend,recebido);
    1804:	be 01       	movw	r22, r28
    1806:	6f 5f       	subi	r22, 0xFF	; 255
    1808:	7f 4f       	sbci	r23, 0xFF	; 255
    180a:	ce 01       	movw	r24, r28
    180c:	89 56       	subi	r24, 0x69	; 105
    180e:	9f 4f       	sbci	r25, 0xFF	; 255
    1810:	0e 94 20 0d 	call	0x1a40	; 0x1a40 <strcpy>

							stringTransmit(msgToSend);
    1814:	ce 01       	movw	r24, r28
    1816:	89 56       	subi	r24, 0x69	; 105
    1818:	9f 4f       	sbci	r25, 0xFF	; 255
    181a:	a2 c0       	rjmp	.+324    	; 0x1960 <main+0x3e8>
						}
						else
						{
							if(frameIndex == SETWORDSIZE)
    181c:	b8 e0       	ldi	r27, 0x08	; 8
    181e:	9b 12       	cpse	r9, r27
    1820:	a2 c0       	rjmp	.+324    	; 0x1966 <main+0x3ee>
							{
								memcpy((void *) recebido, (void *) (recebido+3), 4);//isola somente o valor, usando 4 caracteres
    1822:	4c 81       	ldd	r20, Y+4	; 0x04
    1824:	5d 81       	ldd	r21, Y+5	; 0x05
    1826:	6e 81       	ldd	r22, Y+6	; 0x06
    1828:	7f 81       	ldd	r23, Y+7	; 0x07
    182a:	49 83       	std	Y+1, r20	; 0x01
    182c:	5a 83       	std	Y+2, r21	; 0x02
    182e:	6b 83       	std	Y+3, r22	; 0x03
    1830:	7c 83       	std	Y+4, r23	; 0x04
								recebido[4] = '\0';
    1832:	1d 82       	std	Y+5, r1	; 0x05

								switch (pos){
    1834:	90 e0       	ldi	r25, 0x00	; 0
    1836:	fc 01       	movw	r30, r24
    1838:	31 97       	sbiw	r30, 0x01	; 1
    183a:	ea 30       	cpi	r30, 0x0A	; 10
    183c:	f1 05       	cpc	r31, r1
    183e:	08 f0       	brcs	.+2      	; 0x1842 <main+0x2ca>
    1840:	8d c0       	rjmp	.+282    	; 0x195c <main+0x3e4>
    1842:	ee 5b       	subi	r30, 0xBE	; 190
    1844:	ff 4f       	sbci	r31, 0xFF	; 255
    1846:	0c 94 f1 0c 	jmp	0x19e2	; 0x19e2 <__tablejump2__>
									case 1:
										seta_freq(string4ToUint16(recebido));
    184a:	ce 01       	movw	r24, r28
    184c:	01 96       	adiw	r24, 0x01	; 1
    184e:	0e 94 27 01 	call	0x24e	; 0x24e <string4ToUint16>
	}
}

inline void seta_freq(uint16 freqReq)		//função para definição da frequencia do PWM
{
	if(freqReq < MIN_FREQ)
    1852:	84 3f       	cpi	r24, 0xF4	; 244
    1854:	21 e0       	ldi	r18, 0x01	; 1
    1856:	92 07       	cpc	r25, r18
    1858:	28 f4       	brcc	.+10     	; 0x1864 <main+0x2ec>
		status.freq = MIN_FREQ;
    185a:	b0 92 39 01 	sts	0x0139, r11
    185e:	a0 92 38 01 	sts	0x0138, r10
    1862:	0d c0       	rjmp	.+26     	; 0x187e <main+0x306>
	else
		if(freqReq > MAX_FREQ)
    1864:	89 3e       	cpi	r24, 0xE9	; 233
    1866:	33 e0       	ldi	r19, 0x03	; 3
    1868:	93 07       	cpc	r25, r19
    186a:	28 f0       	brcs	.+10     	; 0x1876 <main+0x2fe>
			status.freq = MAX_FREQ;
    186c:	d0 92 39 01 	sts	0x0139, r13
    1870:	c0 92 38 01 	sts	0x0138, r12
    1874:	04 c0       	rjmp	.+8      	; 0x187e <main+0x306>
		else
			status.freq = freqReq;
    1876:	90 93 39 01 	sts	0x0139, r25
    187a:	80 93 38 01 	sts	0x0138, r24
	timer1SetCompareAValue((F_CPU/1024)/status.freq);
    187e:	60 91 38 01 	lds	r22, 0x0138
    1882:	70 91 39 01 	lds	r23, 0x0139
    1886:	c8 01       	movw	r24, r16
    1888:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__udivmodhi4>
    188c:	cb 01       	movw	r24, r22
    188e:	0e 94 b6 07 	call	0xf6c	; 0xf6c <timer1SetCompareAValue>
	timer1SetCompareBValue((status.dc * (timer1GetCompareAValue()))/100);//bota o dc
    1892:	80 90 3b 01 	lds	r8, 0x013B
    1896:	91 2c       	mov	r9, r1
    1898:	0e 94 bf 07 	call	0xf7e	; 0xf7e <timer1GetCompareAValue>
    189c:	dc 01       	movw	r26, r24
    189e:	a8 9d       	mul	r26, r8
    18a0:	c0 01       	movw	r24, r0
    18a2:	a9 9d       	mul	r26, r9
    18a4:	90 0d       	add	r25, r0
    18a6:	b8 9d       	mul	r27, r8
    18a8:	90 0d       	add	r25, r0
    18aa:	11 24       	eor	r1, r1
    18ac:	b7 01       	movw	r22, r14
    18ae:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__udivmodhi4>
    18b2:	cb 01       	movw	r24, r22
    18b4:	0e 94 c4 07 	call	0xf88	; 0xf88 <timer1SetCompareBValue>
    18b8:	5c c0       	rjmp	.+184    	; 0x1972 <main+0x3fa>
								switch (pos){
									case 1:
										seta_freq(string4ToUint16(recebido));
										break;
									case 2:
										maxCurrent = string4Touint8(recebido);
    18ba:	ce 01       	movw	r24, r28
    18bc:	01 96       	adiw	r24, 0x01	; 1
    18be:	0e 94 52 01 	call	0x2a4	; 0x2a4 <string4Touint8>
    18c2:	80 93 06 01 	sts	0x0106, r24
										break;
    18c6:	55 c0       	rjmp	.+170    	; 0x1972 <main+0x3fa>
									case 3:
										maxDC = string4Touint8(recebido);
    18c8:	ce 01       	movw	r24, r28
    18ca:	01 96       	adiw	r24, 0x01	; 1
    18cc:	0e 94 52 01 	call	0x2a4	; 0x2a4 <string4Touint8>
    18d0:	80 93 04 01 	sts	0x0104, r24
										break;
    18d4:	4e c0       	rjmp	.+156    	; 0x1972 <main+0x3fa>
									case 4:
										minDC = string4Touint8(recebido);
    18d6:	ce 01       	movw	r24, r28
    18d8:	01 96       	adiw	r24, 0x01	; 1
    18da:	0e 94 52 01 	call	0x2a4	; 0x2a4 <string4Touint8>
    18de:	80 93 05 01 	sts	0x0105, r24
										seta_dc(dcReq);
    18e2:	80 91 34 01 	lds	r24, 0x0134
    18e6:	0e 94 83 00 	call	0x106	; 0x106 <seta_dc>
										break;
    18ea:	43 c0       	rjmp	.+134    	; 0x1972 <main+0x3fa>
									case 5:
										maxDV = string4Touint8(recebido);
    18ec:	ce 01       	movw	r24, r28
    18ee:	01 96       	adiw	r24, 0x01	; 1
    18f0:	0e 94 52 01 	call	0x2a4	; 0x2a4 <string4Touint8>
    18f4:	80 93 03 01 	sts	0x0103, r24
										break;
    18f8:	3c c0       	rjmp	.+120    	; 0x1972 <main+0x3fa>
									case 6 :
										if(recebido[3] == '1')
    18fa:	8c 81       	ldd	r24, Y+4	; 0x04
    18fc:	81 33       	cpi	r24, 0x31	; 49
    18fe:	21 f4       	brne	.+8      	; 0x1908 <main+0x390>
											flags.on = 1;
    1900:	80 91 37 01 	lds	r24, 0x0137
    1904:	80 61       	ori	r24, 0x10	; 16
    1906:	0c c0       	rjmp	.+24     	; 0x1920 <main+0x3a8>
										if(recebido[3] == '0')
    1908:	80 33       	cpi	r24, 0x30	; 48
    190a:	99 f5       	brne	.+102    	; 0x1972 <main+0x3fa>
											flags.on = 0;
    190c:	80 91 37 01 	lds	r24, 0x0137
    1910:	8f 7e       	andi	r24, 0xEF	; 239
    1912:	06 c0       	rjmp	.+12     	; 0x1920 <main+0x3a8>
										break;
									case 7:
										if(recebido[3] == '1')
    1914:	8c 81       	ldd	r24, Y+4	; 0x04
    1916:	81 33       	cpi	r24, 0x31	; 49
    1918:	31 f4       	brne	.+12     	; 0x1926 <main+0x3ae>
											flags.dms = 1;
    191a:	80 91 37 01 	lds	r24, 0x0137
    191e:	80 62       	ori	r24, 0x20	; 32
    1920:	80 93 37 01 	sts	0x0137, r24
    1924:	26 c0       	rjmp	.+76     	; 0x1972 <main+0x3fa>
										if(recebido[3] == '0')
    1926:	80 33       	cpi	r24, 0x30	; 48
    1928:	21 f5       	brne	.+72     	; 0x1972 <main+0x3fa>
											flags.dms = 0;
    192a:	80 91 37 01 	lds	r24, 0x0137
    192e:	8f 7d       	andi	r24, 0xDF	; 223
    1930:	f7 cf       	rjmp	.-18     	; 0x1920 <main+0x3a8>
										break;
									case 8:
										maxTemp = string4Touint8(recebido);
    1932:	ce 01       	movw	r24, r28
    1934:	01 96       	adiw	r24, 0x01	; 1
    1936:	0e 94 52 01 	call	0x2a4	; 0x2a4 <string4Touint8>
    193a:	80 93 02 01 	sts	0x0102, r24
										break;
    193e:	19 c0       	rjmp	.+50     	; 0x1972 <main+0x3fa>
									case 9:
										minVotage = string4Touint8(recebido);
    1940:	ce 01       	movw	r24, r28
    1942:	01 96       	adiw	r24, 0x01	; 1
    1944:	0e 94 52 01 	call	0x2a4	; 0x2a4 <string4Touint8>
    1948:	80 93 00 01 	sts	0x0100, r24
										break;
    194c:	12 c0       	rjmp	.+36     	; 0x1972 <main+0x3fa>
									case 10:
										//seta_dc(string4Touint8(recebido));
										dcReq = string4Touint8(recebido);
    194e:	ce 01       	movw	r24, r28
    1950:	01 96       	adiw	r24, 0x01	; 1
    1952:	0e 94 52 01 	call	0x2a4	; 0x2a4 <string4Touint8>
    1956:	80 93 34 01 	sts	0x0134, r24
										break;
    195a:	0b c0       	rjmp	.+22     	; 0x1972 <main+0x3fa>
									case 11:
									case 12:
									case 13:

									default:
										stringTransmit("ERRO");
    195c:	83 e2       	ldi	r24, 0x23	; 35
    195e:	91 e0       	ldi	r25, 0x01	; 1
    1960:	0e 94 b0 00 	call	0x160	; 0x160 <stringTransmit>
    1964:	06 c0       	rjmp	.+12     	; 0x1972 <main+0x3fa>
								}
							}
							else
							{
								stringTransmit("wrong size");	
    1966:	88 e2       	ldi	r24, 0x28	; 40
    1968:	91 e0       	ldi	r25, 0x01	; 1
    196a:	0e 94 b0 00 	call	0x160	; 0x160 <stringTransmit>
							}
						}
					}
					else
					{//se o inicio da palavra nao esta correto
						esvaziaBuffer();
    196e:	0e 94 a8 00 	call	0x150	; 0x150 <esvaziaBuffer>
    1972:	81 2c       	mov	r8, r1
    1974:	b5 ce       	rjmp	.-662    	; 0x16e0 <main+0x168>

00001976 <__udivmodhi4>:
    1976:	aa 1b       	sub	r26, r26
    1978:	bb 1b       	sub	r27, r27
    197a:	51 e1       	ldi	r21, 0x11	; 17
    197c:	07 c0       	rjmp	.+14     	; 0x198c <__udivmodhi4_ep>

0000197e <__udivmodhi4_loop>:
    197e:	aa 1f       	adc	r26, r26
    1980:	bb 1f       	adc	r27, r27
    1982:	a6 17       	cp	r26, r22
    1984:	b7 07       	cpc	r27, r23
    1986:	10 f0       	brcs	.+4      	; 0x198c <__udivmodhi4_ep>
    1988:	a6 1b       	sub	r26, r22
    198a:	b7 0b       	sbc	r27, r23

0000198c <__udivmodhi4_ep>:
    198c:	88 1f       	adc	r24, r24
    198e:	99 1f       	adc	r25, r25
    1990:	5a 95       	dec	r21
    1992:	a9 f7       	brne	.-22     	; 0x197e <__udivmodhi4_loop>
    1994:	80 95       	com	r24
    1996:	90 95       	com	r25
    1998:	bc 01       	movw	r22, r24
    199a:	cd 01       	movw	r24, r26
    199c:	08 95       	ret

0000199e <__udivmodsi4>:
    199e:	a1 e2       	ldi	r26, 0x21	; 33
    19a0:	1a 2e       	mov	r1, r26
    19a2:	aa 1b       	sub	r26, r26
    19a4:	bb 1b       	sub	r27, r27
    19a6:	fd 01       	movw	r30, r26
    19a8:	0d c0       	rjmp	.+26     	; 0x19c4 <__udivmodsi4_ep>

000019aa <__udivmodsi4_loop>:
    19aa:	aa 1f       	adc	r26, r26
    19ac:	bb 1f       	adc	r27, r27
    19ae:	ee 1f       	adc	r30, r30
    19b0:	ff 1f       	adc	r31, r31
    19b2:	a2 17       	cp	r26, r18
    19b4:	b3 07       	cpc	r27, r19
    19b6:	e4 07       	cpc	r30, r20
    19b8:	f5 07       	cpc	r31, r21
    19ba:	20 f0       	brcs	.+8      	; 0x19c4 <__udivmodsi4_ep>
    19bc:	a2 1b       	sub	r26, r18
    19be:	b3 0b       	sbc	r27, r19
    19c0:	e4 0b       	sbc	r30, r20
    19c2:	f5 0b       	sbc	r31, r21

000019c4 <__udivmodsi4_ep>:
    19c4:	66 1f       	adc	r22, r22
    19c6:	77 1f       	adc	r23, r23
    19c8:	88 1f       	adc	r24, r24
    19ca:	99 1f       	adc	r25, r25
    19cc:	1a 94       	dec	r1
    19ce:	69 f7       	brne	.-38     	; 0x19aa <__udivmodsi4_loop>
    19d0:	60 95       	com	r22
    19d2:	70 95       	com	r23
    19d4:	80 95       	com	r24
    19d6:	90 95       	com	r25
    19d8:	9b 01       	movw	r18, r22
    19da:	ac 01       	movw	r20, r24
    19dc:	bd 01       	movw	r22, r26
    19de:	cf 01       	movw	r24, r30
    19e0:	08 95       	ret

000019e2 <__tablejump2__>:
    19e2:	ee 0f       	add	r30, r30
    19e4:	ff 1f       	adc	r31, r31

000019e6 <__tablejump__>:
    19e6:	05 90       	lpm	r0, Z+
    19e8:	f4 91       	lpm	r31, Z
    19ea:	e0 2d       	mov	r30, r0
    19ec:	09 94       	ijmp

000019ee <__ashrdi3>:
    19ee:	97 fb       	bst	r25, 7
    19f0:	10 f8       	bld	r1, 0

000019f2 <__lshrdi3>:
    19f2:	16 94       	lsr	r1
    19f4:	00 08       	sbc	r0, r0
    19f6:	0f 93       	push	r16
    19f8:	08 30       	cpi	r16, 0x08	; 8
    19fa:	98 f0       	brcs	.+38     	; 0x1a22 <__lshrdi3+0x30>
    19fc:	08 50       	subi	r16, 0x08	; 8
    19fe:	23 2f       	mov	r18, r19
    1a00:	34 2f       	mov	r19, r20
    1a02:	45 2f       	mov	r20, r21
    1a04:	56 2f       	mov	r21, r22
    1a06:	67 2f       	mov	r22, r23
    1a08:	78 2f       	mov	r23, r24
    1a0a:	89 2f       	mov	r24, r25
    1a0c:	90 2d       	mov	r25, r0
    1a0e:	f4 cf       	rjmp	.-24     	; 0x19f8 <__lshrdi3+0x6>
    1a10:	05 94       	asr	r0
    1a12:	97 95       	ror	r25
    1a14:	87 95       	ror	r24
    1a16:	77 95       	ror	r23
    1a18:	67 95       	ror	r22
    1a1a:	57 95       	ror	r21
    1a1c:	47 95       	ror	r20
    1a1e:	37 95       	ror	r19
    1a20:	27 95       	ror	r18
    1a22:	0a 95       	dec	r16
    1a24:	aa f7       	brpl	.-22     	; 0x1a10 <__lshrdi3+0x1e>
    1a26:	0f 91       	pop	r16
    1a28:	08 95       	ret

00001a2a <strcat>:
    1a2a:	fb 01       	movw	r30, r22
    1a2c:	dc 01       	movw	r26, r24
    1a2e:	0d 90       	ld	r0, X+
    1a30:	00 20       	and	r0, r0
    1a32:	e9 f7       	brne	.-6      	; 0x1a2e <strcat+0x4>
    1a34:	11 97       	sbiw	r26, 0x01	; 1
    1a36:	01 90       	ld	r0, Z+
    1a38:	0d 92       	st	X+, r0
    1a3a:	00 20       	and	r0, r0
    1a3c:	e1 f7       	brne	.-8      	; 0x1a36 <strcat+0xc>
    1a3e:	08 95       	ret

00001a40 <strcpy>:
    1a40:	fb 01       	movw	r30, r22
    1a42:	dc 01       	movw	r26, r24
    1a44:	01 90       	ld	r0, Z+
    1a46:	0d 92       	st	X+, r0
    1a48:	00 20       	and	r0, r0
    1a4a:	e1 f7       	brne	.-8      	; 0x1a44 <strcpy+0x4>
    1a4c:	08 95       	ret

00001a4e <_exit>:
    1a4e:	f8 94       	cli

00001a50 <__stop_program>:
    1a50:	ff cf       	rjmp	.-2      	; 0x1a50 <__stop_program>
