# FYS4220-Exercises

This repository consists of different exercises done in VHDL and quartus for the course FYS4220 Real-time and embedded data systems.
## Exercises

- [x] Exercise 1: Your first FPGA project
- [ ] Exercise 2: Adder
- [ ] Exercise 3: 4-bit up-counter
- [ ] Exercise 4. State machine