Subprocess had a non-zero exit.
Last 10 line(s):
Storing AST representation for module `$abstract\pixel_processor'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/raster.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/raster.sv' to AST representation.
Storing AST representation for module `$abstract\raster'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/tile_processor.sv
/home/asic/workspace/lab3/rtl/tile_processor.sv:216: ERROR: syntax error, unexpected TOK_ID

Full log file: 'runs/RUN_2025-05-10_06-29-41/05-yosys-jsonheader/yosys-jsonheader.log'
