
---------- Begin Simulation Statistics ----------
final_tick                               132900648125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    457                       # Simulator instruction rate (inst/s)
host_mem_usage                               27929732                       # Number of bytes of host memory used
host_op_rate                                      470                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                151442.86                       # Real time elapsed on the host
host_tick_rate                                 532855                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69260852                       # Number of instructions simulated
sim_ops                                      71108083                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080697                       # Number of seconds simulated
sim_ticks                                 80697063750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.360669                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  337672                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               415031                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3327                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26265                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            429268                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46999                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           54051                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7052                       # Number of indirect misses.
system.cpu.branchPred.lookups                  739027                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  123147                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5277                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4627278                       # Number of instructions committed
system.cpu.committedOps                       4962754                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.591369                       # CPI: cycles per instruction
system.cpu.discardedOps                         72842                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3243552                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            748968                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           337051                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6399965                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.385896                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3149                       # number of quiesce instructions executed
system.cpu.numCycles                         11990986                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3149                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3625210     73.05%     73.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9466      0.19%     73.24% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.24% # Class of committed instruction
system.cpu.op_class_0::MemRead                 815431     16.43%     89.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite                512647     10.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4962754                       # Class of committed instruction
system.cpu.quiesceCycles                    117124316                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5591021                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36030                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1242849                       # Transaction distribution
system.membus.trans_dist::ReadResp            1259301                       # Transaction distribution
system.membus.trans_dist::WriteReq             547532                       # Transaction distribution
system.membus.trans_dist::WriteResp            547532                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3560                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14365                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1629                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1629                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12804                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3656                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        38248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        38248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        13074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        53776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        82705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3513904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3513904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3634857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       819456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       819456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        26148                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       561280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       664344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    112442180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    112442180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               113925980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1811638                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000627                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025033                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1810502     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1136      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1811638                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4325682715                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            68021000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            37023686                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            12915625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           66902824                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7424398106                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           64814250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4060619                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1015155                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5075773                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1015155                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4060619                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5075773                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5075773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5075773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10151547                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1265664                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1265664                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2736929                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2736928                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        23968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        53776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       397736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       528808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      6991882                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7274506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         9855                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         9855                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8005185                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28226                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        72116                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6362124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8459276                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    111869972                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    116391956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       157444                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       157444                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    127292632                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        13351279125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          8701894                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          748                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11057023869                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6540832000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2605056                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       509952                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12181856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7309114                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5481835                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7309114                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     32281918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7309114                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5481835                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12790949                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12181856                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7309114                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12790949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12790949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45072867                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       157444                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       599812                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4928                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447296                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5481835                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12790949                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18272784                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5481835                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1951050                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7432885                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5481835                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18272784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1951050                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25705669                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1239580                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1239572                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       517376                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       517376                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       133332                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3354634                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4946                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3513904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4264972                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    107347988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       157476                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    112442180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2106530                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2106530    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2106530                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4642831340                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6715135000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    161992616                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    168415144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3802688                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3871756                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7674444                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     40498154                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     40698858                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       950672                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       121044                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1071716                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2007416484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30860702                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48727423                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2087004609                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47123003                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47978896                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95101899                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2054539488                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     78839597                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48727423                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2182106508                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1114112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    150667284                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29949952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    182059028                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     84082688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     81920020                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    166002708                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37666821                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       935936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38647813                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21020672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2560005                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23580677                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     13806103                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1867072691                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    371140542                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4060619                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2256079956                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1041954739                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1015154904                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2057109643                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     13806103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2909027430                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1386295446                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4060619                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4313189599                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       819456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       824256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       819456                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       819456                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        12804                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           75                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        12879                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10154719                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        59482                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10214201                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10154719                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10154719                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10154719                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        59482                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10214201                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1774604                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     77398036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       157668                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         333440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           79663748                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       227840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29949952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33339904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        27754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1209349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1244785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       467968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             520936                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     21990936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    959118367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1953826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4131997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             987195126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2823399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30860702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    371140542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7309114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1015155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            413148911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2823399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     52851638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1330258909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7309114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1015155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1953826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4131997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1400344037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     66666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1676232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003455471250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2250                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2250                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2233030                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             551891                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1244790                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     520936                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1244790                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   520936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1089                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             77759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             77753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             77703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             77687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             77775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             77679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             77676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             77703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             77687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            77759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            77759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            77759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            77770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            77781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32534                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  42283084665                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6218505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74930235915                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33997.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60247.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3154                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1158936                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  483316                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    14                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1244776                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               520936                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1062027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   43010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   42443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   42750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   11320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9783                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    922.800889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   828.237489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.139745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4188      3.42%      3.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3759      3.07%      6.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1895      1.55%      8.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2160      1.76%      9.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2699      2.21%     12.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1525      1.25%     13.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1825      1.49%     14.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2159      1.76%     16.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       102174     83.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122384                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     552.745778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1327.207372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1764     78.40%     78.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.18%     78.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.09%     78.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     78.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.13%     78.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.18%     79.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.31%     79.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          188      8.36%     87.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     87.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.13%     87.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.09%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           28      1.24%     89.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.13%     89.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.09%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     89.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           71      3.16%     92.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           81      3.60%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.04%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            2      0.09%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      0.13%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.22%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            1      0.04%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      0.27%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5503            1      0.04%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           64      2.84%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2250                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     231.524889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.511899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    407.537939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1679     74.62%     74.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            44      1.96%     76.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      0.58%     77.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.22%     77.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            5      0.22%     77.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.40%     78.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      0.31%     78.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.18%     78.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      0.22%     78.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.13%     78.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.09%     78.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.09%     79.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     79.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     79.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            4      0.18%     79.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     79.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            4      0.18%     79.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     79.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     79.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.04%     79.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     79.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.13%     79.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      0.44%     80.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          443     19.69%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1696-1727            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2250                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               79596864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   69696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33339584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                79664068                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33339904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       986.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       413.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    987.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    413.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80697187625                       # Total gap between requests
system.mem_ctrls.avgGap                      45701.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1774604                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     77328596                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       157988                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       333184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       228800                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29948672                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 21990936.442219682038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 958257864.741701841354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1957791.184192869579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4128824.327886403073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2835295.230924681295                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30860701.545661874115                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 371124680.481326639652                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7309113.523972549476                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1015154.656107298448                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        27754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1209349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2477                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       467968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2283330275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  72062593255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    363894245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    220418140                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 122188631805                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 153732458210                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1110939193740                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  91292623450                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   7745331105                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     82270.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59587.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    146909.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42306.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34322649.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3950772.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2373964.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   9905883.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   6051039.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         60394233.150001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         42153526.799999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2262026662.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       723988872.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     772558995.600181                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     693600003.824475                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1043535434.700056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5598257729.325695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         69.373748                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54472150865                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4365480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21861535260                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                6298                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3149                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23246730.469990                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    135996825.043781                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3149    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3149                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59696693875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  73203954250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1469769                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1469769                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1469769                       # number of overall hits
system.cpu.icache.overall_hits::total         1469769                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12804                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12804                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12804                       # number of overall misses
system.cpu.icache.overall_misses::total         12804                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    555949375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    555949375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    555949375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    555949375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1482573                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1482573                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1482573                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1482573                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008636                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008636                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008636                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008636                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43419.976179                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43419.976179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43419.976179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43419.976179                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        12804                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12804                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12804                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12804                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    536035875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    536035875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    536035875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    536035875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008636                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008636                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008636                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008636                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41864.720009                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41864.720009                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41864.720009                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41864.720009                       # average overall mshr miss latency
system.cpu.icache.replacements                  12640                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1469769                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1469769                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12804                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12804                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    555949375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    555949375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1482573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1482573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008636                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008636                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43419.976179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43419.976179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12804                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12804                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    536035875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    536035875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008636                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008636                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41864.720009                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41864.720009                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           437.346357                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5488672                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12640                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            434.230380                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   437.346357                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.854192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.854192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2977950                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2977950                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1295719                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1295719                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1295719                       # number of overall hits
system.cpu.dcache.overall_hits::total         1295719                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6845                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6845                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6845                       # number of overall misses
system.cpu.dcache.overall_misses::total          6845                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    517486375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    517486375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    517486375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    517486375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1302564                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1302564                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1302564                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1302564                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005255                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005255                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005255                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005255                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75600.639153                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75600.639153                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75600.639153                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75600.639153                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3560                       # number of writebacks
system.cpu.dcache.writebacks::total              3560                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1560                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1560                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        33425                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        33425                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    394793500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    394793500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    394793500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    394793500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     71140500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     71140500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004057                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004057                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004057                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004057                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74700.756859                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74700.756859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74700.756859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74700.756859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2128.362004                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2128.362004                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5285                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       818446                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          818446                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3941                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3941                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    304240000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    304240000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       822387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       822387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004792                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004792                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77198.680538                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77198.680538                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          277                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          277                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3269                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3269                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    280100375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    280100375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     71140500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     71140500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76446.608897                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76446.608897                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21762.159682                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21762.159682                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       477273                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         477273                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    213246375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    213246375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       480177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       480177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73431.947314                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73431.947314                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1283                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1283                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1621                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1621                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        30156                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        30156                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    114693125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    114693125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70754.549661                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70754.549661                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              164600                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5285                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.144749                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5215541                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5215541                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132900648125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               132902243125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    457                       # Simulator instruction rate (inst/s)
host_mem_usage                               27929732                       # Number of bytes of host memory used
host_op_rate                                      470                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                151444.20                       # Real time elapsed on the host
host_tick_rate                                 532861                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69262919                       # Number of instructions simulated
sim_ops                                      71110636                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080699                       # Number of seconds simulated
sim_ticks                                 80698658750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.351936                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  337783                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               415212                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3327                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26282                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            429316                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46999                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           54051                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7052                       # Number of indirect misses.
system.cpu.branchPred.lookups                  739327                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  123246                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5277                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4629345                       # Number of instructions committed
system.cpu.committedOps                       4965307                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.590763                       # CPI: cycles per instruction
system.cpu.discardedOps                         72885                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3244789                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            749479                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           337252                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6400131                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.385987                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3149                       # number of quiesce instructions executed
system.cpu.numCycles                         11993538                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3149                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3626685     73.04%     73.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9466      0.19%     73.23% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.23% # Class of committed instruction
system.cpu.op_class_0::MemRead                 816022     16.43%     89.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite                513133     10.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4965307                       # Class of committed instruction
system.cpu.quiesceCycles                    117124316                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5593407                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17957                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36032                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1242992                       # Transaction distribution
system.membus.trans_dist::ReadResp            1259446                       # Transaction distribution
system.membus.trans_dist::WriteReq             547532                       # Transaction distribution
system.membus.trans_dist::WriteResp            547532                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3561                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14365                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1629                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1629                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12804                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3657                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        38248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        38248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        13074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        53776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        82708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3514191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3514191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3635147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       819456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       819456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        26148                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       561408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       664472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    112451396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    112451396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               113935324                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1811782                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000627                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025032                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1810646     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1136      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1811782                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4325868090                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            68021000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            37023686                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            12915625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           66908609                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7425214131                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           64814250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4060538                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1015135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5075673                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1015135                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4060538                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5075673                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5075673                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5075673                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10151346                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1265664                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1265664                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2737216                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2737216                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        23968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        53776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       397736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       528808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      6991882                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7274506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10430                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10430                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8005760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28226                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        72116                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6362124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8459276                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    111869972                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    116391956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       166628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       166628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    127301816                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        13352319875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          8702469                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          748                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11057920619                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6541120000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2605056                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       509952                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12181615                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7308969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5481727                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7308969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     32281280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7308969                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5481727                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12790696                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12181615                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7308969                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12790696                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12790696                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45071976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       166628                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       608996                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5215                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447583                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5481727                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12790696                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18272423                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5481727                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2064817                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7546544                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5481727                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18272423                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2064817                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25818967                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1239723                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1239715                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       517376                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       517376                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       133332                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3354634                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3514190                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4264972                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    107347988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       166628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    112451332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2106674                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2106674    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2106674                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4643011090                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6715850000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    161995976                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    168418504                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3802756                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3871756                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7674512                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     40498994                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     40699698                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       950689                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       121044                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1071733                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2007418444                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30860092                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48726460                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2087004996                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47122915                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47977947                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95100862                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2054541359                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     78838039                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48726460                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2182105858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1114112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    150667284                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29949952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    182059028                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     84082688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     81920020                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    166002708                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37666821                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       935936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38647813                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21020672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2560005                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23580677                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     13805830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1867035789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    371133207                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4060538                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2256035364                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1041934145                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1015134840                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2057068984                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     13805830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2908969934                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1386268046                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4060538                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4313104349                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       819456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       824256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       819456                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       819456                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        12804                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           75                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        12879                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10154518                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        59481                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10213999                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10154518                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10154518                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10154518                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        59481                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10213999                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1774604                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     77398036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       166884                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         333504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           79673028                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       227904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29949952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33339968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        27754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1209349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1244930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3561                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       467968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             520937                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     21990502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    959099410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2067990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4132708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             987290610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2824136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30860092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    371133207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7308969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1015135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            413141538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2824136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     52850593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1330232617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7308969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1015135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2067990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4132708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1400432148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     66666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1676232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003455471250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2250                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2250                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2233283                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             551891                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1244934                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     520937                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1244934                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   520937                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1089                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             77759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             77753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             77703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             77687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             77786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             77711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             77708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             77735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             77719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            77763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            77759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            77759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            77771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            77781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32534                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  42287103905                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6219225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74938035155                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33997.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60247.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3154                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1159069                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  483316                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    14                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1244920                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               520937                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1062148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   43022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   42448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   42755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   11320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9783                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    922.808331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   828.250411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.131712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4188      3.42%      3.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3759      3.07%      6.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1895      1.55%      8.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2160      1.76%      9.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2699      2.21%     12.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1525      1.25%     13.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1825      1.49%     14.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2159      1.76%     16.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       102183     83.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122393                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     552.745778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1327.207372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1764     78.40%     78.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.18%     78.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.09%     78.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     78.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.13%     78.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.18%     79.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.31%     79.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          188      8.36%     87.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     87.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.13%     87.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.09%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           28      1.24%     89.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.13%     89.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.09%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     89.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           71      3.16%     92.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           81      3.60%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.04%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            2      0.09%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      0.13%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.22%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            1      0.04%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      0.27%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5503            1      0.04%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           64      2.84%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2250                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     231.524889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.511899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    407.537939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1679     74.62%     74.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            44      1.96%     76.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      0.58%     77.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.22%     77.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            5      0.22%     77.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.40%     78.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      0.31%     78.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.18%     78.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      0.22%     78.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.13%     78.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.09%     78.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.09%     79.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     79.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     79.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            4      0.18%     79.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     79.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            4      0.18%     79.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     79.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     79.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.04%     79.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     79.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.13%     79.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      0.44%     80.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          443     19.69%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1696-1727            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2250                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               79606080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   69696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33339584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                79673284                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33339968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       986.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       413.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    987.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    413.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80698777625                       # Total gap between requests
system.mem_ctrls.avgGap                      45699.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1774604                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     77328596                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       167140                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       333248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       228800                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29948672                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 21990501.793810792267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 958238924.881759643555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2071162.056333433138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4129535.796033289284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2835239.191630307119                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30860091.587333846837                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 371117345.243361949921                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7308969.060158017091                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1015134.591688613407                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        27754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1209349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3561                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       467968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2283330275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  72062593255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    371617270                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    220494355                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 122188631805                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 153732458210                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1110939193740                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  91292623450                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   7745331105                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     82270.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59587.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    141838.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42313.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34313010.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3950772.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2373964.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   9905883.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   6051039.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         60399660.825001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         42156626.399999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2262288562.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       723988872.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     772558995.600181                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     693642643.649475                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1043535766.500056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5598571128.225695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         69.376260                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54472150865                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4365480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21863130260                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                6298                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3149                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23246730.469990                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    135996825.043781                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3149    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3149                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59698288875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  73203954250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1470425                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1470425                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1470425                       # number of overall hits
system.cpu.icache.overall_hits::total         1470425                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12804                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12804                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12804                       # number of overall misses
system.cpu.icache.overall_misses::total         12804                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    555949375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    555949375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    555949375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    555949375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1483229                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1483229                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1483229                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1483229                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008633                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008633                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008633                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008633                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43419.976179                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43419.976179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43419.976179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43419.976179                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        12804                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12804                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12804                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12804                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    536035875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    536035875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    536035875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    536035875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008633                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008633                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008633                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008633                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41864.720009                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41864.720009                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41864.720009                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41864.720009                       # average overall mshr miss latency
system.cpu.icache.replacements                  12640                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1470425                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1470425                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12804                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12804                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    555949375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    555949375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1483229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1483229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008633                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008633                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43419.976179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43419.976179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12804                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12804                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    536035875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    536035875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008633                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008633                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41864.720009                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41864.720009                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           437.346390                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14833863                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13079                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1134.174096                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   437.346390                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.854192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.854192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2979262                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2979262                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1296811                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1296811                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1296811                       # number of overall hits
system.cpu.dcache.overall_hits::total         1296811                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6846                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6846                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6846                       # number of overall misses
system.cpu.dcache.overall_misses::total          6846                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    517597000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    517597000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    517597000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    517597000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1303657                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1303657                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1303657                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1303657                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005251                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005251                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005251                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005251                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75605.755186                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75605.755186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75605.755186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75605.755186                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3561                       # number of writebacks
system.cpu.dcache.writebacks::total              3561                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1560                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1560                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5286                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5286                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5286                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5286                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        33425                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        33425                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    394902375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    394902375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    394902375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    394902375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     71140500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     71140500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004055                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004055                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004055                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004055                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74707.221907                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74707.221907                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74707.221907                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74707.221907                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2128.362004                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2128.362004                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5286                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       819052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          819052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3942                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3942                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    304350625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    304350625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       822994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       822994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77207.160071                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77207.160071                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          277                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          277                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3665                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3665                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3269                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3269                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    280209250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    280209250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     71140500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     71140500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76455.457026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76455.457026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21762.159682                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21762.159682                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       477759                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         477759                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    213246375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    213246375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       480663                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       480663                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73431.947314                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73431.947314                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1283                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1283                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1621                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1621                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        30156                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        30156                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    114693125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    114693125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70754.549661                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70754.549661                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1304755                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5798                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            225.035357                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5219914                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5219914                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132902243125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
