// Seed: 936546057
module module_0 (
    output wire id_0,
    output tri0 id_1
);
  specify
    $width(posedge id_3, 1 + 1 - 1);
    (id_4 => id_5) = (1  : 1  : id_4 >= id_3, id_4);
  endspecify
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input wire id_6,
    input uwire id_7,
    input uwire id_8
);
  always @(posedge id_5 !=? 1) begin : LABEL_0
    assert ("");
  end
  id_10 :
  assert property (@(posedge 1) 1 & 1'b0)
  else $display(id_8);
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
