# qc-mips-cpu

A toy 5-stage-pipelined MIPS CPU using Clash.

Follows [VNMCC](https://github.com/SchrodingerZhu/VNMCC), with some modifications.

## Requirements

- [Icarus Verilog](http://iverilog.icarus.com/)
- [Stack](haskellstack.org)

## Usage

### Generate Verilog Files

```console
$ make gen
```

### Build

```console
$ make build
```

### Run

```console
$ make run
```

### Clean

```console
$ make clean
```

### Test

```console
$ make test
```
