@W: MT420 |Found inferred clock shift_reg32|CLK with period 10.00ns. Please declare a user-defined clock on port CLK.
