
"FMC":
  BCR1:
    WFDIS:
      Enabled: [0, "Write FIFO enabled"]
      Disabled: [1, "Write FIFO disabled"]
    CCLKEN:
      Enabled: [1, "FMC_CLK clock output to external memory devices enabled"]
      Disabled: [0, "FMC_CLK clock output to external memory devices disabled"]
    CBURSTRW:
      Enabled: [1, "Write operations are performed in synchronous mode"]
      Disabled: [0, "Write operations are always performed in asynchronous mode"]
    CPSIZE:
      NoBurstSplit: [0, "No burst split when crossing page boundary"]
      CPSize128Bytes: [1, "128 bytes CRAM page size"]
      CPSize256Bytes: [2, "256 bytes CRAM page size"]
      CPSize512Bytes: [3, "512 bytes CRAM page size"]
      CPSize1024Bytes: [4, "1024 bytes CRAM page size"]
    ASYNCWAIT:
      Enabled: [1, "Wait signal used even in asynchronous mode"]
      Disabled: [1, "Wait signal not used in asynchronous mode"]
    EXTMOD:
      Enabled: [0, "Values inside the FMC_BWTR are not taken into account"]
      Disabled: [1, "Values inside the FMC_BWTR are taken into account"]
    WAITEN:
      Enabled: [1, "NWAIT signal enabled"]
      Disabled: [0, "Values inside the FMC_BWTR are taken into account"]
    WREN:
      Enabled: [1, "Write operations enabled for the bank by the FMC"]
      Disabled: [0, "Write operations disabled for the bank by the FMC"]
    WAITCFG:
      ActiveDuringWaitState: [1, "NWAIT signal is active during wait state"]
      ActiveOneCycleBeforeWaitState: [1, "NWAIT signal is active one data cycle before wait state"]
    WAITPOL:
      ActiveLow: [0, "NWAIT active low"]
      ActiveHigh: [1, "NWAIT active high"]
    BURSTEN:
      Enabled: [1, "Burst mode enabled"]
      Disabled: [0, "Burst mode disabled"]
    FACCEN:
      Enabled: [1, "Corresponding NOR Flash memory access is enabled"]
      Disabled: [0, "Corresponding NOR Flash memory access is disabled"]
    MWID:
      MWID8Bits: [0, "Memory data bus width 8 bits"]
      MWID16Bits: [1, "Memory data bus width 16 bits"]
      MWID32Bits: [2, "Memory data bus width 32 bits"]
    MTYP:
      SRAM: [0, "SRAM memory type"]
      PSRAM: [1, "PSRAM (CRAM) memory type"]
      NORFlashOneNANDFlash: [2, "NOR Flash/OneNAND Flash"]
    MUXEN:
      Enabled: [1, "Address/Data multiplexed on databus"]
      Disabled: [0, "Address/Data non-multiplexed"]
    MBKEN:
      Enabled: [1, "Corresponding memory bank is enabled"]
      Disabled: [0, "Corresponding memory bank is disabled"]

  BTR?:
    ACCMOD:
      A: [0, "Access mode A"]
      B: [1, "Access mode B"]
      C: [2, "Access mode C"]
      D: [3, "Access mode D"]
    DATLAT: [0, 15]
    CLKDIV: [1, 15]
    BUSTURN: [0, 15]
    DATAST: [0, 255]
    ADDHLD: [1, 15]
    ADDSET: [0, 15]

  BCR[234]:
    CBURSTRW:
      Enabled: [1, "Write operations are performed in synchronous mode"]
      Disabled: [0, "Write operations are always performed in asynchronous mode"]
    CPSIZE:
      NoBurstSplit: [0, "No burst split when crossing page boundary"]
      CPSize128Bytes: [1, "128 bytes CRAM page size"]
      CPSize256Bytes: [2, "256 bytes CRAM page size"]
      CPSize512Bytes: [3, "512 bytes CRAM page size"]
      CPSize1024Bytes: [4, "1024 bytes CRAM page size"]
    ASYNCWAIT:
      Enabled: [1, "Wait signal used even in asynchronous mode"]
      Disabled: [1, "Wait signal not used in asynchronous mode"]
    EXTMOD:
      Enabled: [0, "Values inside the FMC_BWTR are not taken into account"]
      Disabled: [1, "Values inside the FMC_BWTR are taken into account"]
    WAITEN:
      Enabled: [1, "NWAIT signal enabled"]
      Disabled: [0, "Values inside the FMC_BWTR are taken into account"]
    WREN:
      Enabled: [1, "Write operations enabled for the bank by the FMC"]
      Disabled: [0, "Write operations disabled for the bank by the FMC"]
    WAITCFG:
      ActiveDuringWaitState: [1, "NWAIT signal is active during wait state"]
      ActiveOneCycleBeforeWaitState: [1, "NWAIT signal is active one data cycle before wait state"]
    WAITPOL:
      ActiveLow: [0, "NWAIT active low"]
      ActiveHigh: [1, "NWAIT active high"]
    BURSTEN:
      Enabled: [1, "Burst mode enabled"]
      Disabled: [0, "Burst mode disabled"]
    FACCEN:
      Enabled: [1, "Corresponding NOR Flash memory access is enabled"]
      Disabled: [0, "Corresponding NOR Flash memory access is disabled"]
    MWID:
      MWID8Bits: [0, "Memory data bus width 8 bits"]
      MWID16Bits: [1, "Memory data bus width 16 bits"]
      MWID32Bits: [2, "Memory data bus width 32 bits"]
    MTYP:
      SRAM: [0, "SRAM memory type"]
      PSRAM: [1, "PSRAM (CRAM) memory type"]
      NORFlashOneNANDFlash: [2, "NOR Flash/OneNAND Flash"]
    MUXEN:
      Enabled: [1, "Address/Data multiplexed on databus"]
      Disabled: [0, "Address/Data non-multiplexed"]
    MBKEN:
      Enabled: [1, "Corresponding memory bank is enabled"]
      Disabled: [0, "Corresponding memory bank is disabled"]

  PCR:
    ECCPS:
      PageSize256Bytes: [0, "ECC page size 256 bytes"]
      PageSize512Bytes: [1, "ECC page size 512 bytes"]
      PageSize1024Bytes: [2, "ECC page size 1024 bytes"]
      PageSize2048Bytes: [3, "ECC page size 2048 bytes"]
      PageSize4096Bytes: [4, "ECC page size 4096 bytes"]
      PageSize8192Bytes: [5, "ECC page size 8192 bytes"]
    TAR: [0, 15]
    TCLR: [0, 15]
    ECCEN:
      Enabled: [1, "ECC logic is enabled"]
      Disabled: [0, "ECC logic is disabled and reset"]
    PWID:
      Width8Bits: [0, "External memory device width 8 bits"]
      Width16Bits: [1, "External memory device width 16 bits"]
    PTYP:
      NANDFlash: [1, "NAND Flash"]
    PBKEN:
      Enabled: [1, "Corresponding memory bank is enabled"]
      Disabled: [0, "Corresponding memory bank is disabled"]
    PWAITEN:
      Enabled: [1, "Wait feature enabled"]
      Disabled: [0, "Wait feature disabled"]

  SR:
    FEMPT:
      NotEmpty: [0, "FIFO not empty"]
      Empty: [1, "FIFO empty"]
    IFEN:
      Enabled: [1: "Interrupt falling edge detection request enabled"]
      Disabled: [0: "Interrupt falling edge detection request disabled"]
    ILEN:
      Enabled: [1, "Interrupt high-level detection request enabled"]
      Disabled: [0, "Interrupt high-level detection request disabled"]
    IREN:
      Enabled: [1, "Interrupt rising edge detection request enabled"]
      Disabled: [0, "Interrupt rising edge detection request disabled"]
    IFS:
      Occurred: [1, "Interrupt falling edge occurred"]
      DidNotOccur: [0, "Interrupt falling edge did not occur"]
    ILS:
      Occurred: [1, "Interrupt high-level occurred"]
      DidNotOccur: [0, "Interrupt high-level did not occur"]
    IRS:
      Occurred: [1, "Interrupt rising edge occurred"]
      DidNotOccur: [0, "Interrupt rising edge did not occur"]

  PMEM:
    MEMHIZx:
    MEMHOLDx:
    MEMWAITx:
    MEMSETx:

  PATT:
    ATTHIZx:
    ATTHOLDx:
    ATTWAITx:
    ATTSETx:

  ECCR:
    ECCx:

  BWTR?:
    ACCMOD:
    BUSTURN:
    DATAST:
    ADDHLD:
    ADDSET:

  SDCR?:
    RPIPE:
    RBURST:
    SDCLK:
    WP:
    CAS:
    NB:
    MWID:
    NR:
    NC:

  SDTR?:
    TRCD:
    TRP:
    TWR:
    TRC:
    TRAS:
    TXSR:
    TMRD:

  SDCMR:
    MRD:
    NRFS:
    CTB1:
    CTB2:
    MODE:

  SDRTR:
    REIE:
      Disabled: [0, ""]
      Enabled: [1, ""]
    COUNT:
    CRE:
      Disabled: [0, ""]
      Enabled: [1, ""]

  SDSR:
    BUSY:
    MODES2:
    MODES1:
