<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Legion\Desktop\final_udp\impl\gwsynthesis\ov5640_udp_pc.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Legion\Desktop\final_udp\src\ov5640_udp_pc.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov 30 10:55:57 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>10008</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8279</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>cam_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cam_pclk_ibuf/I </td>
</tr>
<tr>
<td>gmii_rx_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>gmii_rx_clk_ibuf/I </td>
</tr>
<tr>
<td>dri_clk_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_i2c_dri/dri_clk_s1/Q </td>
</tr>
<tr>
<td>cam_pclk_g</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dqce_inst/CLKOUT </td>
</tr>
<tr>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F </td>
</tr>
<tr>
<td>u_clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_clk_wiz_0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_clk_wiz_0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_clk_wiz_0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>59.829</td>
<td>16.714
<td>0.000</td>
<td>29.915</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_clk_wiz_0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875
<td>0.000</td>
<td>4.004</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875
<td>0.000</td>
<td>4.004</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.016</td>
<td>62.438
<td>0.000</td>
<td>8.008</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.024</td>
<td>41.625
<td>0.000</td>
<td>12.012</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>gmii_rx_clk</td>
<td>100.000(MHz)</td>
<td>124.503(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>dri_clk_2</td>
<td>100.000(MHz)</td>
<td>176.852(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cam_pclk_g</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">81.041(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>50.143(MHz)</td>
<td>340.062(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>124.875(MHz)</td>
<td>139.047(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of cam_pclk!</h4>
<h4>No timing paths to get frequency of u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val!</h4>
<h4>No timing paths to get frequency of u_clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_eth_top/tx_clk_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_eth_top/tx_clk_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_eth_top/tx_clk_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gmii_rx_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gmii_rx_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dri_clk_2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dri_clk_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam_pclk_g</td>
<td>Setup</td>
<td>-2.339</td>
<td>1</td>
</tr>
<tr>
<td>cam_pclk_g</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.339</td>
<td>vip_u0/VIP_RGB888_YCbCr444_u0/per_img_href_r_2_s0/Q</td>
<td>vip_u0/img_sel_u0/duibi_u0/ycbcr_to_rgb_duibi/n5_s1/A[2]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.084</td>
</tr>
<tr>
<td>2</td>
<td>0.268</td>
<td>vip_u0/VIP_RGB888_YCbCr444_u0/per_img_href_r_2_s0/Q</td>
<td>vip_u0/img_sel_u0/duibi_u0/ycbcr_to_rgb_duibi/n5_s1/A[1]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.476</td>
</tr>
<tr>
<td>3</td>
<td>0.295</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_9_s0/D</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>cam_pclk_g:[R]</td>
<td>5.000</td>
<td>1.386</td>
<td>3.250</td>
</tr>
<tr>
<td>4</td>
<td>0.295</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_10_s0/D</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>cam_pclk_g:[R]</td>
<td>5.000</td>
<td>1.386</td>
<td>3.250</td>
</tr>
<tr>
<td>5</td>
<td>0.536</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_11_s0/D</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>cam_pclk_g:[R]</td>
<td>5.000</td>
<td>1.386</td>
<td>3.009</td>
</tr>
<tr>
<td>6</td>
<td>0.554</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_6_s0/D</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>cam_pclk_g:[R]</td>
<td>5.000</td>
<td>1.386</td>
<td>2.990</td>
</tr>
<tr>
<td>7</td>
<td>0.555</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_8_s0/D</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>cam_pclk_g:[R]</td>
<td>5.000</td>
<td>1.386</td>
<td>2.989</td>
</tr>
<tr>
<td>8</td>
<td>0.601</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_4_s0/D</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>cam_pclk_g:[R]</td>
<td>5.000</td>
<td>1.386</td>
<td>2.943</td>
</tr>
<tr>
<td>9</td>
<td>0.601</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_5_s0/D</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>cam_pclk_g:[R]</td>
<td>5.000</td>
<td>1.386</td>
<td>2.943</td>
</tr>
<tr>
<td>10</td>
<td>0.601</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_10_s0/D</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>cam_pclk_g:[R]</td>
<td>5.000</td>
<td>1.386</td>
<td>2.943</td>
</tr>
<tr>
<td>11</td>
<td>0.634</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s/CEA</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>cam_pclk_g:[R]</td>
<td>5.000</td>
<td>1.386</td>
<td>2.858</td>
</tr>
<tr>
<td>12</td>
<td>0.694</td>
<td>vip_u0/VIP_RGB888_YCbCr444_u0/per_img_href_r_2_s0/Q</td>
<td>vip_u0/img_sel_u0/duibi_u0/ycbcr_to_rgb_duibi/n5_s1/A[0]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.050</td>
</tr>
<tr>
<td>13</td>
<td>0.759</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_15_s/CEA</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>cam_pclk_g:[R]</td>
<td>5.000</td>
<td>1.386</td>
<td>2.733</td>
</tr>
<tr>
<td>14</td>
<td>0.767</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_9_s/CEA</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>cam_pclk_g:[R]</td>
<td>5.000</td>
<td>1.386</td>
<td>2.725</td>
</tr>
<tr>
<td>15</td>
<td>0.786</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_8_s0/D</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>cam_pclk_g:[R]</td>
<td>5.000</td>
<td>1.386</td>
<td>2.759</td>
</tr>
<tr>
<td>16</td>
<td>0.793</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_12_s0/D</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>cam_pclk_g:[R]</td>
<td>5.000</td>
<td>1.386</td>
<td>2.752</td>
</tr>
<tr>
<td>17</td>
<td>0.793</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_11_s0/D</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>cam_pclk_g:[R]</td>
<td>5.000</td>
<td>1.386</td>
<td>2.752</td>
</tr>
<tr>
<td>18</td>
<td>0.793</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_12_s0/D</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>cam_pclk_g:[R]</td>
<td>5.000</td>
<td>1.386</td>
<td>2.752</td>
</tr>
<tr>
<td>19</td>
<td>0.793</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_13_s0/D</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>cam_pclk_g:[R]</td>
<td>5.000</td>
<td>1.386</td>
<td>2.752</td>
</tr>
<tr>
<td>20</td>
<td>0.803</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_13_s/CEA</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>cam_pclk_g:[R]</td>
<td>5.000</td>
<td>1.386</td>
<td>2.690</td>
</tr>
<tr>
<td>21</td>
<td>0.816</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0/Q</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_13_s0/CE</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>7.157</td>
</tr>
<tr>
<td>22</td>
<td>0.816</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0/Q</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_14_s0/CE</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>7.157</td>
</tr>
<tr>
<td>23</td>
<td>0.816</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0/Q</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_15_s0/CE</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>7.157</td>
</tr>
<tr>
<td>24</td>
<td>0.820</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0/Q</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_3_s0/CE</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>7.153</td>
</tr>
<tr>
<td>25</td>
<td>0.820</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0/Q</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_7_s0/CE</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>7.153</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.225</td>
<td>u_img_data_pkt/wr_fifo_data_24_s0/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_12_s/DI[0]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>2</td>
<td>0.314</td>
<td>vip_u0/img_sel_u0/key_filter_img/key_flag_s0/Q</td>
<td>vip_u0/img_sel_u0/cnt_img_s1/CE</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>3</td>
<td>0.331</td>
<td>u_i2c_dri/st_done_s0/Q</td>
<td>u_i2c_dri/cur_state.st_data_rd_s1/CE</td>
<td>dri_clk_2:[R]</td>
<td>dri_clk_2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.342</td>
</tr>
<tr>
<td>4</td>
<td>0.331</td>
<td>u_i2c_dri/st_done_s0/Q</td>
<td>u_i2c_dri/cur_state.st_addr_rd_s1/CE</td>
<td>dri_clk_2:[R]</td>
<td>dri_clk_2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.342</td>
</tr>
<tr>
<td>5</td>
<td>0.331</td>
<td>u_i2c_dri/st_done_s0/Q</td>
<td>u_i2c_dri/cur_state.st_data_wr_s1/CE</td>
<td>dri_clk_2:[R]</td>
<td>dri_clk_2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.342</td>
</tr>
<tr>
<td>6</td>
<td>0.332</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/rbin_3_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[5]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>7</td>
<td>0.332</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/wbin_7_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_1_s/ADA[9]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>8</td>
<td>0.335</td>
<td>u_img_data_pkt/wr_fifo_data_22_s0/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_11_s/DI[0]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>u_img_data_pkt/wr_fifo_data_21_s0/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_10_s/DI[1]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>10</td>
<td>0.335</td>
<td>u_img_data_pkt/wr_fifo_data_20_s0/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_10_s/DI[0]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>11</td>
<td>0.341</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_4_s0/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s/ADA[5]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.459</td>
</tr>
<tr>
<td>12</td>
<td>0.343</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_0_s0/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s/ADA[1]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.461</td>
</tr>
<tr>
<td>13</td>
<td>0.347</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_11_s0/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADA[12]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>14</td>
<td>0.347</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_11_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[13]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>15</td>
<td>0.347</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_10_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[12]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>16</td>
<td>0.347</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_9_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[11]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>17</td>
<td>0.347</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_8_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[10]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>18</td>
<td>0.347</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_5_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[7]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>19</td>
<td>0.347</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_4_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[6]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>20</td>
<td>0.347</td>
<td>u_i2c_cfg/init_reg_cnt_7_s0/Q</td>
<td>u_i2c_cfg/i2c_exec_Z_s6/AD[12]</td>
<td>dri_clk_2:[R]</td>
<td>dri_clk_2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>21</td>
<td>0.347</td>
<td>u_i2c_cfg/init_reg_cnt_4_s0/Q</td>
<td>u_i2c_cfg/i2c_exec_Z_s6/AD[9]</td>
<td>dri_clk_2:[R]</td>
<td>dri_clk_2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>22</td>
<td>0.347</td>
<td>u_i2c_cfg/init_reg_cnt_3_s0/Q</td>
<td>u_i2c_cfg/i2c_exec_Z_s6/AD[8]</td>
<td>dri_clk_2:[R]</td>
<td>dri_clk_2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>23</td>
<td>0.347</td>
<td>u_img_data_pkt/wr_fifo_data_17_s0/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_8_s/DI[1]</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
<tr>
<td>24</td>
<td>0.348</td>
<td>u_i2c_cfg/init_reg_cnt_5_s0/Q</td>
<td>u_i2c_cfg/i2c_exec_Z_s6/AD[10]</td>
<td>dri_clk_2:[R]</td>
<td>dri_clk_2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>25</td>
<td>0.348</td>
<td>u_i2c_cfg/init_reg_cnt_6_s0/Q</td>
<td>u_i2c_cfg/i2c_exec_Z_s6/AD[11]</td>
<td>dri_clk_2:[R]</td>
<td>dri_clk_2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.276</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rptr_4_s0/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Empty_s0/PRESET</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>4.697</td>
</tr>
<tr>
<td>2</td>
<td>3.276</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rptr_4_s0/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val1_s0/PRESET</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>4.697</td>
</tr>
<tr>
<td>3</td>
<td>3.545</td>
<td>u_img_data_pkt/img_vsync_d1_s0/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
<td>5.000</td>
<td>-1.386</td>
<td>2.771</td>
</tr>
<tr>
<td>4</td>
<td>6.009</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cam_href_d0_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>3.348</td>
</tr>
<tr>
<td>5</td>
<td>6.095</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cmos_data_t_4_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>3.262</td>
</tr>
<tr>
<td>6</td>
<td>6.095</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cmos_data_t_6_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>3.262</td>
</tr>
<tr>
<td>7</td>
<td>6.186</td>
<td>u_img_data_pkt/img_vsync_d1_s0/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_s1/PRESET</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.779</td>
</tr>
<tr>
<td>8</td>
<td>6.186</td>
<td>u_img_data_pkt/img_vsync_d1_s0/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s1/PRESET</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.779</td>
</tr>
<tr>
<td>9</td>
<td>6.219</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cam_href_d1_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>3.138</td>
</tr>
<tr>
<td>10</td>
<td>6.280</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cmos_data_t_3_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>3.077</td>
</tr>
<tr>
<td>11</td>
<td>6.289</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cmos_data_t_1_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>3.068</td>
</tr>
<tr>
<td>12</td>
<td>6.380</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cmos_data_t_5_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>2.977</td>
</tr>
<tr>
<td>13</td>
<td>6.656</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cam_vsync_d0_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>2.701</td>
</tr>
<tr>
<td>14</td>
<td>6.761</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cmos_data_t_7_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>2.596</td>
</tr>
<tr>
<td>15</td>
<td>6.822</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cmos_data_t_2_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>2.535</td>
</tr>
<tr>
<td>16</td>
<td>6.866</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cmos_data_t_10_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>2.491</td>
</tr>
<tr>
<td>17</td>
<td>6.866</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cmos_data_t_12_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>2.491</td>
</tr>
<tr>
<td>18</td>
<td>6.866</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cmos_data_t_13_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>2.491</td>
</tr>
<tr>
<td>19</td>
<td>6.866</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cmos_data_t_15_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>2.491</td>
</tr>
<tr>
<td>20</td>
<td>6.866</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/frame_val_flag_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>2.491</td>
</tr>
<tr>
<td>21</td>
<td>6.932</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cmos_data_t_0_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>2.425</td>
</tr>
<tr>
<td>22</td>
<td>6.960</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cam_data_d0_7_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>2.397</td>
</tr>
<tr>
<td>23</td>
<td>7.057</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cam_data_d0_2_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>2.300</td>
</tr>
<tr>
<td>24</td>
<td>7.057</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cam_data_d0_3_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>2.300</td>
</tr>
<tr>
<td>25</td>
<td>7.057</td>
<td>u_i2c_cfg/init_done_s0/Q</td>
<td>u_cmos_capture_data/cam_data_d0_4_s0/CLEAR</td>
<td>dri_clk_2:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>10.000</td>
<td>0.573</td>
<td>2.300</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.102</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rptr_13_s0/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Empty_s0/PRESET</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.113</td>
</tr>
<tr>
<td>2</td>
<td>1.102</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rptr_13_s0/Q</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val1_s0/PRESET</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.113</td>
</tr>
<tr>
<td>3</td>
<td>1.333</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_1_s/RESETB</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>4</td>
<td>1.333</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_0_s/RESETB</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>5</td>
<td>1.333</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/RESETB</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>6</td>
<td>1.333</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_0_s/RESETB</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>7</td>
<td>1.334</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_move_center/vcnt_0_s1/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>8</td>
<td>1.334</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_move_center/row_cnt_5_s1/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>9</td>
<td>1.334</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_move_center/o_de_s0/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>10</td>
<td>1.334</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_2_s0/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>11</td>
<td>1.334</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_6_s0/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>12</td>
<td>1.334</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_7_s0/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>13</td>
<td>1.334</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_r3_2_s0/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>14</td>
<td>1.334</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_r_3_s0/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>15</td>
<td>1.334</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/Wnum_11_s1/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>16</td>
<td>1.334</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/Wnum_12_s1/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>17</td>
<td>1.334</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/rbin_11_s0/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>18</td>
<td>1.334</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/Wnum_11_s1/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>19</td>
<td>1.334</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/Wnum_12_s1/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>20</td>
<td>1.334</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_11_s0/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.345</td>
</tr>
<tr>
<td>21</td>
<td>1.339</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_move_center/cnt_1_s3/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.350</td>
</tr>
<tr>
<td>22</td>
<td>1.339</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_move_center/cnt_7_s4/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.350</td>
</tr>
<tr>
<td>23</td>
<td>1.339</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_move_center/col_cnt_0_s3/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.350</td>
</tr>
<tr>
<td>24</td>
<td>1.339</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_move_center/col_cnt_1_s3/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.350</td>
</tr>
<tr>
<td>25</td>
<td>1.339</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
<td>vip_u0/sobel_u0/u1_move_center/col_cnt_15_s1/CLEAR</td>
<td>cam_pclk_g:[R]</td>
<td>cam_pclk_g:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.350</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_img_data_pkt/img_vsync_txc_d0_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_img_data_pkt/img_vsync_txc_d1_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_25_s1</td>
</tr>
<tr>
<td>4</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_23_s1</td>
</tr>
<tr>
<td>5</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_22_s1</td>
</tr>
<tr>
<td>6</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_21_s1</td>
</tr>
<tr>
<td>7</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_20_s1</td>
</tr>
<tr>
<td>8</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_7_s1</td>
</tr>
<tr>
<td>9</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_31_s1</td>
</tr>
<tr>
<td>10</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_18_s3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.987</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/VIP_RGB888_YCbCr444_u0/per_img_href_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/img_sel_u0/duibi_u0/ycbcr_to_rgb_duibi/n5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[2][A]</td>
<td>vip_u0/VIP_RGB888_YCbCr444_u0/per_img_href_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>155</td>
<td>R25C46[2][A]</td>
<td style=" font-weight:bold;">vip_u0/VIP_RGB888_YCbCr444_u0/per_img_href_r_2_s0/Q</td>
</tr>
<tr>
<td>1.677</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>vip_u0/VIP_RGB888_YCbCr444_u0/Y_2_s/I0</td>
</tr>
<tr>
<td>2.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">vip_u0/VIP_RGB888_YCbCr444_u0/Y_2_s/F</td>
</tr>
<tr>
<td>2.966</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[0][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_3_u0/Post_Data_2_s272/I2</td>
</tr>
<tr>
<td>3.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C42[0][B]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_3_u0/Post_Data_2_s272/F</td>
</tr>
<tr>
<td>4.190</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td>vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_3_u0/Post_Data_2_s281/I1</td>
</tr>
<tr>
<td>4.643</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_3_u0/Post_Data_2_s281/F</td>
</tr>
<tr>
<td>4.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td>vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_3_u0/Post_Data_2_s264/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_3_u0/Post_Data_2_s264/O</td>
</tr>
<tr>
<td>5.650</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[1][A]</td>
<td>vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_3_u0/Post_Data_2_s283/I1</td>
</tr>
<tr>
<td>6.103</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C39[1][A]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_3_u0/Post_Data_2_s283/F</td>
</tr>
<tr>
<td>6.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[1][A]</td>
<td>vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_3_u0/Post_Data_2_s268/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C39[1][A]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_3_u0/Post_Data_2_s268/O</td>
</tr>
<tr>
<td>6.625</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[1][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/n127_s98/I0</td>
</tr>
<tr>
<td>7.180</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C42[1][B]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/n127_s98/F</td>
</tr>
<tr>
<td>7.577</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C44[0][A]</td>
<td>vip_u0/img_sel_u0/duibi_u0/n127_s78/I3</td>
</tr>
<tr>
<td>8.094</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C44[0][A]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/n127_s78/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C45[0][A]</td>
<td>vip_u0/img_sel_u0/duibi_u0/n127_s47/I2</td>
</tr>
<tr>
<td>9.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C45[0][A]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/n127_s47/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[0][A]</td>
<td>vip_u0/img_sel_u0/duibi_u0/n127_s32/I3</td>
</tr>
<tr>
<td>9.933</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C45[0][A]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/n127_s32/F</td>
</tr>
<tr>
<td>10.106</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C44[2][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/n127_s28/I2</td>
</tr>
<tr>
<td>10.477</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C44[2][B]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/n127_s28/F</td>
</tr>
<tr>
<td>10.647</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C44[0][A]</td>
<td>vip_u0/img_sel_u0/duibi_u0/n127_s27/I0</td>
</tr>
<tr>
<td>11.100</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C44[0][A]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/n127_s27/F</td>
</tr>
<tr>
<td>12.326</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td style=" font-weight:bold;">vip_u0/img_sel_u0/duibi_u0/ycbcr_to_rgb_duibi/n5_s1/A[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/ycbcr_to_rgb_duibi/n5_s1/CLK</td>
</tr>
<tr>
<td>9.987</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/ycbcr_to_rgb_duibi/n5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.945, 40.921%; route: 6.907, 57.159%; tC2Q: 0.232, 1.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.987</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/VIP_RGB888_YCbCr444_u0/per_img_href_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/img_sel_u0/duibi_u0/ycbcr_to_rgb_duibi/n5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[2][A]</td>
<td>vip_u0/VIP_RGB888_YCbCr444_u0/per_img_href_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>155</td>
<td>R25C46[2][A]</td>
<td style=" font-weight:bold;">vip_u0/VIP_RGB888_YCbCr444_u0/per_img_href_r_2_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C40[0][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_7_u0/Post_Data_0_s282/I2</td>
</tr>
<tr>
<td>2.560</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C40[0][B]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_7_u0/Post_Data_0_s282/F</td>
</tr>
<tr>
<td>3.453</td>
<td>0.893</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[1][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_2_u0/Post_Data_1_s310/I3</td>
</tr>
<tr>
<td>4.008</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C42[1][B]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_2_u0/Post_Data_1_s310/F</td>
</tr>
<tr>
<td>4.972</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[3][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_2_u0/Post_Data_1_s318/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C42[3][B]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_2_u0/Post_Data_1_s318/F</td>
</tr>
<tr>
<td>5.606</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[2][A]</td>
<td>vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_2_u0/Y_o0_1_s8/I1</td>
</tr>
<tr>
<td>6.123</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C41[2][A]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_2_u0/Y_o0_1_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][A]</td>
<td>vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_2_u0/Y_o0_1_s3/I0</td>
</tr>
<tr>
<td>6.226</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][A]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_2_u0/Y_o0_1_s3/O</td>
</tr>
<tr>
<td>6.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_2_u0/Y_o0_1_s0/I1</td>
</tr>
<tr>
<td>6.329</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_2_u0/Y_o0_1_s0/O</td>
</tr>
<tr>
<td>6.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_2_u0/Y_o0_1_s/I0</td>
</tr>
<tr>
<td>6.432</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_2_u0/Y_o0_1_s/O</td>
</tr>
<tr>
<td>6.835</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[0][A]</td>
<td>vip_u0/img_sel_u0/duibi_u0/n128_s36/I1</td>
</tr>
<tr>
<td>7.352</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[0][A]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/n128_s36/F</td>
</tr>
<tr>
<td>7.599</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/n128_s29/I3</td>
</tr>
<tr>
<td>8.061</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C40[2][B]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/n128_s29/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C39[1][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/n128_s27/I1</td>
</tr>
<tr>
<td>8.687</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C39[1][B]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/n128_s27/F</td>
</tr>
<tr>
<td>9.718</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td style=" font-weight:bold;">vip_u0/img_sel_u0/duibi_u0/ycbcr_to_rgb_duibi/n5_s1/A[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/ycbcr_to_rgb_duibi/n5_s1/CLK</td>
</tr>
<tr>
<td>9.987</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/ycbcr_to_rgb_duibi/n5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 38.475%; route: 5.598, 59.077%; tC2Q: 0.232, 2.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.109</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.562</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C15[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.453</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C18[3][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_8_s1/I0</td>
</tr>
<tr>
<td>8.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C18[3][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_8_s1/F</td>
</tr>
<tr>
<td>9.328</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbinnext_9_s3/I1</td>
</tr>
<tr>
<td>9.877</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C20[1][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbinnext_9_s3/F</td>
</tr>
<tr>
<td>9.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_9_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_9_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C20[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.373, 42.248%; route: 1.645, 50.613%; tC2Q: 0.232, 7.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.109</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.562</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C15[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.453</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C18[3][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_8_s1/I0</td>
</tr>
<tr>
<td>8.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C18[3][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_8_s1/F</td>
</tr>
<tr>
<td>9.328</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[1][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbinnext_10_s3/I2</td>
</tr>
<tr>
<td>9.877</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C20[1][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbinnext_10_s3/F</td>
</tr>
<tr>
<td>9.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[1][B]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[1][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_10_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_10_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C20[1][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.373, 42.248%; route: 1.645, 50.613%; tC2Q: 0.232, 7.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.109</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.562</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C15[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.094</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C19[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_11_s1/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C19[2][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_11_s1/F</td>
</tr>
<tr>
<td>9.066</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbinnext_11_s3/I1</td>
</tr>
<tr>
<td>9.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C18[0][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbinnext_11_s3/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C18[0][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_11_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_11_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.578, 52.451%; route: 1.199, 39.837%; tC2Q: 0.232, 7.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.109</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.562</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C15[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.094</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_4_s1/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C19[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_4_s1/F</td>
</tr>
<tr>
<td>9.156</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_6_s0/I0</td>
</tr>
<tr>
<td>9.618</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_6_s0/F</td>
</tr>
<tr>
<td>9.618</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_6_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_6_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.470, 49.158%; route: 1.288, 43.084%; tC2Q: 0.232, 7.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.109</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.562</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C15[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.453</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C18[3][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_8_s1/I0</td>
</tr>
<tr>
<td>8.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C18[3][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_8_s1/F</td>
</tr>
<tr>
<td>9.246</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbinnext_8_s3/I1</td>
</tr>
<tr>
<td>9.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[2][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbinnext_8_s3/F</td>
</tr>
<tr>
<td>9.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[2][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_8_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_8_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C19[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.195, 39.974%; route: 1.562, 52.265%; tC2Q: 0.232, 7.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.109</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.562</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C15[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.094</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_4_s1/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C19[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_4_s1/F</td>
</tr>
<tr>
<td>9.109</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_4_s0/I1</td>
</tr>
<tr>
<td>9.571</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C18[0][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_4_s0/F</td>
</tr>
<tr>
<td>9.571</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C18[0][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_4_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_4_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.470, 49.945%; route: 1.241, 42.172%; tC2Q: 0.232, 7.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.109</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.562</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C15[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.094</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_4_s1/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C19[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_4_s1/F</td>
</tr>
<tr>
<td>9.109</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C18[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_5_s0/I1</td>
</tr>
<tr>
<td>9.571</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C18[1][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_5_s0/F</td>
</tr>
<tr>
<td>9.571</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C18[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C18[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_5_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_5_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C18[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.470, 49.945%; route: 1.241, 42.172%; tC2Q: 0.232, 7.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.109</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.562</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C15[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.094</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_4_s1/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C19[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_4_s1/F</td>
</tr>
<tr>
<td>9.109</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C18[0][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_10_s0/I0</td>
</tr>
<tr>
<td>9.571</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C18[0][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_10_s0/F</td>
</tr>
<tr>
<td>9.571</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C18[0][B]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C18[0][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_10_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_10_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C18[0][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.470, 49.945%; route: 1.241, 42.172%; tC2Q: 0.232, 7.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.778</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n24_s2/I2</td>
</tr>
<tr>
<td>8.327</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>22</td>
<td>R42C15[1][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n24_s2/F</td>
</tr>
<tr>
<td>9.486</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>10.120</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 19.208%; route: 2.077, 72.675%; tC2Q: 0.232, 8.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.987</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/VIP_RGB888_YCbCr444_u0/per_img_href_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/img_sel_u0/duibi_u0/ycbcr_to_rgb_duibi/n5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[2][A]</td>
<td>vip_u0/VIP_RGB888_YCbCr444_u0/per_img_href_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>155</td>
<td>R25C46[2][A]</td>
<td style=" font-weight:bold;">vip_u0/VIP_RGB888_YCbCr444_u0/per_img_href_r_2_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_7_u0/Post_Data_0_s283/I2</td>
</tr>
<tr>
<td>2.560</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_7_u0/Post_Data_0_s283/F</td>
</tr>
<tr>
<td>2.996</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[2][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_3_u0/Post_Data_2_s273/I3</td>
</tr>
<tr>
<td>3.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R38C42[2][B]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_3_u0/Post_Data_2_s273/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[1][A]</td>
<td>vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_5_u0/Post_Data_0_s257/I0</td>
</tr>
<tr>
<td>4.681</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C38[1][A]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/Curve_Contrast_Array_5_u0/Post_Data_0_s257/F</td>
</tr>
<tr>
<td>4.853</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][A]</td>
<td>vip_u0/img_sel_u0/duibi_u0/n129_s132/I1</td>
</tr>
<tr>
<td>5.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][A]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/n129_s132/F</td>
</tr>
<tr>
<td>5.488</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[0][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/n129_s66/I1</td>
</tr>
<tr>
<td>6.058</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C38[0][B]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/n129_s66/F</td>
</tr>
<tr>
<td>6.230</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C39[0][A]</td>
<td>vip_u0/img_sel_u0/duibi_u0/n129_s40/I0</td>
</tr>
<tr>
<td>6.785</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C39[0][A]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/n129_s40/F</td>
</tr>
<tr>
<td>7.198</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C41[1][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/n129_s30/I3</td>
</tr>
<tr>
<td>7.569</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C41[1][B]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/n129_s30/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[3][A]</td>
<td>vip_u0/img_sel_u0/duibi_u0/n129_s27/I2</td>
</tr>
<tr>
<td>8.337</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C39[3][A]</td>
<td style=" background: #97FFFF;">vip_u0/img_sel_u0/duibi_u0/n129_s27/F</td>
</tr>
<tr>
<td>9.292</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td style=" font-weight:bold;">vip_u0/img_sel_u0/duibi_u0/ycbcr_to_rgb_duibi/n5_s1/A[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/ycbcr_to_rgb_duibi/n5_s1/CLK</td>
</tr>
<tr>
<td>9.987</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>vip_u0/img_sel_u0/duibi_u0/ycbcr_to_rgb_duibi/n5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.679, 40.650%; route: 5.139, 56.786%; tC2Q: 0.232, 2.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_15_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.778</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n24_s2/I2</td>
</tr>
<tr>
<td>8.327</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>22</td>
<td>R42C15[1][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n24_s2/F</td>
</tr>
<tr>
<td>9.361</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_15_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_15_s/CLKA</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_15_s</td>
</tr>
<tr>
<td>10.120</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_15_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 20.086%; route: 1.952, 71.426%; tC2Q: 0.232, 8.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_9_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.778</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n24_s2/I2</td>
</tr>
<tr>
<td>8.327</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>22</td>
<td>R42C15[1][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n24_s2/F</td>
</tr>
<tr>
<td>9.353</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_9_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_9_s/CLKA</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_9_s</td>
</tr>
<tr>
<td>10.120</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_9_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 20.146%; route: 1.944, 71.340%; tC2Q: 0.232, 8.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.109</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.562</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C15[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.453</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C18[3][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_8_s1/I0</td>
</tr>
<tr>
<td>8.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C18[3][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_8_s1/F</td>
</tr>
<tr>
<td>8.837</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C18[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_8_s0/I1</td>
</tr>
<tr>
<td>9.386</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C18[2][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_8_s0/F</td>
</tr>
<tr>
<td>9.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C18[2][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C18[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_8_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_8_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C18[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.373, 49.771%; route: 1.154, 41.819%; tC2Q: 0.232, 8.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.109</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.562</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C15[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.094</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C19[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_11_s1/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C19[2][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_11_s1/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbinnext_12_s3/I1</td>
</tr>
<tr>
<td>9.379</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C19[1][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbinnext_12_s3/F</td>
</tr>
<tr>
<td>9.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C19[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C19[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_12_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_12_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C19[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.470, 53.423%; route: 1.050, 38.146%; tC2Q: 0.232, 8.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.109</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.562</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C15[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.094</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C19[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_11_s1/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C19[2][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_11_s1/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[0][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_11_s0/I1</td>
</tr>
<tr>
<td>9.379</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C19[0][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_11_s0/F</td>
</tr>
<tr>
<td>9.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C19[0][B]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C19[0][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_11_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_11_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C19[0][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.470, 53.423%; route: 1.050, 38.146%; tC2Q: 0.232, 8.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.109</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.562</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C15[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.094</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C19[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_11_s1/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C19[2][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_11_s1/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[1][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_12_s0/I1</td>
</tr>
<tr>
<td>9.379</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C19[1][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_12_s0/F</td>
</tr>
<tr>
<td>9.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C19[1][B]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C19[1][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_12_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_12_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C19[1][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.470, 53.423%; route: 1.050, 38.146%; tC2Q: 0.232, 8.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.109</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.562</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C15[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.094</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C19[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_11_s1/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C19[2][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wgraynext_11_s1/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbinnext_13_s2/I2</td>
</tr>
<tr>
<td>9.379</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C19[0][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbinnext_13_s2/F</td>
</tr>
<tr>
<td>9.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C19[0][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C19[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_13_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_13_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C19[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wptr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.470, 53.423%; route: 1.050, 38.146%; tC2Q: 0.232, 8.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_13_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.778</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n24_s2/I2</td>
</tr>
<tr>
<td>8.327</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>22</td>
<td>R42C15[1][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n24_s2/F</td>
</tr>
<tr>
<td>9.317</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_13_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_13_s/CLKA</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_13_s</td>
</tr>
<tr>
<td>10.120</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_13_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 20.411%; route: 1.909, 70.964%; tC2Q: 0.232, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R35C11[1][B]</td>
<td style=" font-weight:bold;">u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.389</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[0][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1276_s/I0</td>
</tr>
<tr>
<td>2.959</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1276_s/COUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C12[0][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1275_s/CIN</td>
</tr>
<tr>
<td>2.994</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1275_s/COUT</td>
</tr>
<tr>
<td>2.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[1][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1274_s/CIN</td>
</tr>
<tr>
<td>3.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[1][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1274_s/COUT</td>
</tr>
<tr>
<td>3.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[1][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1273_s/CIN</td>
</tr>
<tr>
<td>3.065</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[1][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1273_s/COUT</td>
</tr>
<tr>
<td>3.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[2][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1272_s/CIN</td>
</tr>
<tr>
<td>3.100</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1272_s/COUT</td>
</tr>
<tr>
<td>3.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[2][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1271_s/CIN</td>
</tr>
<tr>
<td>3.135</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1271_s/COUT</td>
</tr>
<tr>
<td>3.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[0][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1270_s/CIN</td>
</tr>
<tr>
<td>3.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1270_s/COUT</td>
</tr>
<tr>
<td>3.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[0][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1269_s/CIN</td>
</tr>
<tr>
<td>3.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1269_s/COUT</td>
</tr>
<tr>
<td>3.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1268_s/CIN</td>
</tr>
<tr>
<td>3.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1268_s/COUT</td>
</tr>
<tr>
<td>3.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1267_s/CIN</td>
</tr>
<tr>
<td>3.711</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1267_s/SUM</td>
</tr>
<tr>
<td>4.112</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s12/I3</td>
</tr>
<tr>
<td>4.574</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C11[1][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s12/F</td>
</tr>
<tr>
<td>4.747</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[3][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s7/I3</td>
</tr>
<tr>
<td>5.317</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C12[3][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s7/F</td>
</tr>
<tr>
<td>5.489</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[3][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s4/I1</td>
</tr>
<tr>
<td>6.059</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C13[3][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s4/F</td>
</tr>
<tr>
<td>6.060</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s2/I2</td>
</tr>
<tr>
<td>6.577</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s2/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[3][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_15_s5/I0</td>
</tr>
<tr>
<td>7.574</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R35C13[3][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/data_cnt_15_s5/F</td>
</tr>
<tr>
<td>7.578</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C13[3][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_15_s2/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R35C13[3][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/data_cnt_15_s2/F</td>
</tr>
<tr>
<td>8.494</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[1][A]</td>
<td style=" font-weight:bold;">u_eth_top/u_udp/u_udp_tx/data_cnt_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.102</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[1][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>9.310</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C14[1][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.560, 63.710%; route: 2.365, 33.048%; tC2Q: 0.232, 3.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R35C11[1][B]</td>
<td style=" font-weight:bold;">u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.389</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[0][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1276_s/I0</td>
</tr>
<tr>
<td>2.959</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1276_s/COUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C12[0][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1275_s/CIN</td>
</tr>
<tr>
<td>2.994</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1275_s/COUT</td>
</tr>
<tr>
<td>2.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[1][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1274_s/CIN</td>
</tr>
<tr>
<td>3.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[1][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1274_s/COUT</td>
</tr>
<tr>
<td>3.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[1][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1273_s/CIN</td>
</tr>
<tr>
<td>3.065</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[1][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1273_s/COUT</td>
</tr>
<tr>
<td>3.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[2][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1272_s/CIN</td>
</tr>
<tr>
<td>3.100</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1272_s/COUT</td>
</tr>
<tr>
<td>3.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[2][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1271_s/CIN</td>
</tr>
<tr>
<td>3.135</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1271_s/COUT</td>
</tr>
<tr>
<td>3.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[0][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1270_s/CIN</td>
</tr>
<tr>
<td>3.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1270_s/COUT</td>
</tr>
<tr>
<td>3.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[0][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1269_s/CIN</td>
</tr>
<tr>
<td>3.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1269_s/COUT</td>
</tr>
<tr>
<td>3.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1268_s/CIN</td>
</tr>
<tr>
<td>3.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1268_s/COUT</td>
</tr>
<tr>
<td>3.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1267_s/CIN</td>
</tr>
<tr>
<td>3.711</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1267_s/SUM</td>
</tr>
<tr>
<td>4.112</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s12/I3</td>
</tr>
<tr>
<td>4.574</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C11[1][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s12/F</td>
</tr>
<tr>
<td>4.747</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[3][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s7/I3</td>
</tr>
<tr>
<td>5.317</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C12[3][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s7/F</td>
</tr>
<tr>
<td>5.489</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[3][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s4/I1</td>
</tr>
<tr>
<td>6.059</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C13[3][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s4/F</td>
</tr>
<tr>
<td>6.060</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s2/I2</td>
</tr>
<tr>
<td>6.577</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s2/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[3][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_15_s5/I0</td>
</tr>
<tr>
<td>7.574</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R35C13[3][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/data_cnt_15_s5/F</td>
</tr>
<tr>
<td>7.578</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C13[3][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_15_s2/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R35C13[3][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/data_cnt_15_s2/F</td>
</tr>
<tr>
<td>8.494</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[0][A]</td>
<td style=" font-weight:bold;">u_eth_top/u_udp/u_udp_tx/data_cnt_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.102</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[0][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>9.310</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C14[0][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.560, 63.710%; route: 2.365, 33.048%; tC2Q: 0.232, 3.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R35C11[1][B]</td>
<td style=" font-weight:bold;">u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.389</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[0][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1276_s/I0</td>
</tr>
<tr>
<td>2.959</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1276_s/COUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C12[0][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1275_s/CIN</td>
</tr>
<tr>
<td>2.994</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1275_s/COUT</td>
</tr>
<tr>
<td>2.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[1][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1274_s/CIN</td>
</tr>
<tr>
<td>3.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[1][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1274_s/COUT</td>
</tr>
<tr>
<td>3.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[1][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1273_s/CIN</td>
</tr>
<tr>
<td>3.065</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[1][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1273_s/COUT</td>
</tr>
<tr>
<td>3.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[2][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1272_s/CIN</td>
</tr>
<tr>
<td>3.100</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1272_s/COUT</td>
</tr>
<tr>
<td>3.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[2][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1271_s/CIN</td>
</tr>
<tr>
<td>3.135</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1271_s/COUT</td>
</tr>
<tr>
<td>3.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[0][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1270_s/CIN</td>
</tr>
<tr>
<td>3.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1270_s/COUT</td>
</tr>
<tr>
<td>3.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[0][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1269_s/CIN</td>
</tr>
<tr>
<td>3.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1269_s/COUT</td>
</tr>
<tr>
<td>3.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1268_s/CIN</td>
</tr>
<tr>
<td>3.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1268_s/COUT</td>
</tr>
<tr>
<td>3.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1267_s/CIN</td>
</tr>
<tr>
<td>3.711</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1267_s/SUM</td>
</tr>
<tr>
<td>4.112</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s12/I3</td>
</tr>
<tr>
<td>4.574</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C11[1][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s12/F</td>
</tr>
<tr>
<td>4.747</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[3][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s7/I3</td>
</tr>
<tr>
<td>5.317</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C12[3][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s7/F</td>
</tr>
<tr>
<td>5.489</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[3][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s4/I1</td>
</tr>
<tr>
<td>6.059</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C13[3][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s4/F</td>
</tr>
<tr>
<td>6.060</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s2/I2</td>
</tr>
<tr>
<td>6.577</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s2/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[3][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_15_s5/I0</td>
</tr>
<tr>
<td>7.574</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R35C13[3][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/data_cnt_15_s5/F</td>
</tr>
<tr>
<td>7.578</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C13[3][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_15_s2/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R35C13[3][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/data_cnt_15_s2/F</td>
</tr>
<tr>
<td>8.494</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[0][B]</td>
<td style=" font-weight:bold;">u_eth_top/u_udp/u_udp_tx/data_cnt_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.102</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[0][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>9.310</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C14[0][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.560, 63.710%; route: 2.365, 33.048%; tC2Q: 0.232, 3.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R35C11[1][B]</td>
<td style=" font-weight:bold;">u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.389</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[0][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1276_s/I0</td>
</tr>
<tr>
<td>2.959</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1276_s/COUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C12[0][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1275_s/CIN</td>
</tr>
<tr>
<td>2.994</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1275_s/COUT</td>
</tr>
<tr>
<td>2.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[1][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1274_s/CIN</td>
</tr>
<tr>
<td>3.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[1][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1274_s/COUT</td>
</tr>
<tr>
<td>3.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[1][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1273_s/CIN</td>
</tr>
<tr>
<td>3.065</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[1][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1273_s/COUT</td>
</tr>
<tr>
<td>3.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[2][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1272_s/CIN</td>
</tr>
<tr>
<td>3.100</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1272_s/COUT</td>
</tr>
<tr>
<td>3.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[2][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1271_s/CIN</td>
</tr>
<tr>
<td>3.135</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1271_s/COUT</td>
</tr>
<tr>
<td>3.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[0][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1270_s/CIN</td>
</tr>
<tr>
<td>3.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1270_s/COUT</td>
</tr>
<tr>
<td>3.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[0][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1269_s/CIN</td>
</tr>
<tr>
<td>3.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1269_s/COUT</td>
</tr>
<tr>
<td>3.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1268_s/CIN</td>
</tr>
<tr>
<td>3.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1268_s/COUT</td>
</tr>
<tr>
<td>3.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1267_s/CIN</td>
</tr>
<tr>
<td>3.711</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1267_s/SUM</td>
</tr>
<tr>
<td>4.112</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s12/I3</td>
</tr>
<tr>
<td>4.574</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C11[1][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s12/F</td>
</tr>
<tr>
<td>4.747</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[3][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s7/I3</td>
</tr>
<tr>
<td>5.317</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C12[3][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s7/F</td>
</tr>
<tr>
<td>5.489</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[3][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s4/I1</td>
</tr>
<tr>
<td>6.059</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C13[3][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s4/F</td>
</tr>
<tr>
<td>6.060</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s2/I2</td>
</tr>
<tr>
<td>6.577</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s2/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[3][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_15_s5/I0</td>
</tr>
<tr>
<td>7.574</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R35C13[3][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/data_cnt_15_s5/F</td>
</tr>
<tr>
<td>7.578</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C13[3][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_15_s2/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R35C13[3][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/data_cnt_15_s2/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td style=" font-weight:bold;">u_eth_top/u_udp/u_udp_tx/data_cnt_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.102</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>9.310</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.560, 63.743%; route: 2.362, 33.014%; tC2Q: 0.232, 3.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R35C11[1][B]</td>
<td style=" font-weight:bold;">u_eth_top/u_udp/u_udp_tx/data_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.389</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[0][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1276_s/I0</td>
</tr>
<tr>
<td>2.959</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1276_s/COUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C12[0][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1275_s/CIN</td>
</tr>
<tr>
<td>2.994</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1275_s/COUT</td>
</tr>
<tr>
<td>2.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[1][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1274_s/CIN</td>
</tr>
<tr>
<td>3.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[1][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1274_s/COUT</td>
</tr>
<tr>
<td>3.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[1][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1273_s/CIN</td>
</tr>
<tr>
<td>3.065</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[1][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1273_s/COUT</td>
</tr>
<tr>
<td>3.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[2][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1272_s/CIN</td>
</tr>
<tr>
<td>3.100</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1272_s/COUT</td>
</tr>
<tr>
<td>3.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[2][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1271_s/CIN</td>
</tr>
<tr>
<td>3.135</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1271_s/COUT</td>
</tr>
<tr>
<td>3.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[0][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1270_s/CIN</td>
</tr>
<tr>
<td>3.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1270_s/COUT</td>
</tr>
<tr>
<td>3.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[0][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1269_s/CIN</td>
</tr>
<tr>
<td>3.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1269_s/COUT</td>
</tr>
<tr>
<td>3.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1268_s/CIN</td>
</tr>
<tr>
<td>3.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1268_s/COUT</td>
</tr>
<tr>
<td>3.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1267_s/CIN</td>
</tr>
<tr>
<td>3.711</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1267_s/SUM</td>
</tr>
<tr>
<td>4.112</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s12/I3</td>
</tr>
<tr>
<td>4.574</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C11[1][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s12/F</td>
</tr>
<tr>
<td>4.747</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[3][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s7/I3</td>
</tr>
<tr>
<td>5.317</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C12[3][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s7/F</td>
</tr>
<tr>
<td>5.489</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[3][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s4/I1</td>
</tr>
<tr>
<td>6.059</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C13[3][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s4/F</td>
</tr>
<tr>
<td>6.060</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/n1305_s2/I2</td>
</tr>
<tr>
<td>6.577</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/n1305_s2/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[3][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_15_s5/I0</td>
</tr>
<tr>
<td>7.574</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R35C13[3][B]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/data_cnt_15_s5/F</td>
</tr>
<tr>
<td>7.578</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C13[3][A]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_15_s2/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R35C13[3][A]</td>
<td style=" background: #97FFFF;">u_eth_top/u_udp/u_udp_tx/data_cnt_15_s2/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[1][B]</td>
<td style=" font-weight:bold;">u_eth_top/u_udp/u_udp_tx/data_cnt_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.102</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[1][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>9.310</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C11[1][B]</td>
<td>u_eth_top/u_udp/u_udp_tx/data_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.560, 63.743%; route: 2.362, 33.014%; tC2Q: 0.232, 3.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/wr_fifo_data_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_12_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[0][B]</td>
<td>u_img_data_pkt/wr_fifo_data_24_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C22[0][B]</td>
<td style=" font-weight:bold;">u_img_data_pkt/wr_fifo_data_24_s0/Q</td>
</tr>
<tr>
<td>0.657</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_12_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_12_s/CLKA</td>
</tr>
<tr>
<td>0.432</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_12_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/img_sel_u0/key_filter_img/key_flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/img_sel_u0/cnt_img_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C30[0][B]</td>
<td>vip_u0/img_sel_u0/key_filter_img/key_flag_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C30[0][B]</td>
<td style=" font-weight:bold;">vip_u0/img_sel_u0/key_filter_img/key_flag_s0/Q</td>
</tr>
<tr>
<td>0.508</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30[0][A]</td>
<td style=" font-weight:bold;">vip_u0/img_sel_u0/cnt_img_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30[0][A]</td>
<td>vip_u0/img_sel_u0/cnt_img_s1/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C30[0][A]</td>
<td>vip_u0/img_sel_u0/cnt_img_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_dri/st_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i2c_dri/cur_state.st_data_rd_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td>u_i2c_dri/st_done_s0/CLK</td>
</tr>
<tr>
<td>0.796</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R25C17[2][A]</td>
<td style=" font-weight:bold;">u_i2c_dri/st_done_s0/Q</td>
</tr>
<tr>
<td>0.935</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td style=" font-weight:bold;">u_i2c_dri/cur_state.st_data_rd_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td>u_i2c_dri/cur_state.st_data_rd_s1/CLK</td>
</tr>
<tr>
<td>0.605</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C17[1][A]</td>
<td>u_i2c_dri/cur_state.st_data_rd_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.140, 40.862%; tC2Q: 0.202, 59.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_dri/st_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i2c_dri/cur_state.st_addr_rd_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td>u_i2c_dri/st_done_s0/CLK</td>
</tr>
<tr>
<td>0.796</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R25C17[2][A]</td>
<td style=" font-weight:bold;">u_i2c_dri/st_done_s0/Q</td>
</tr>
<tr>
<td>0.935</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" font-weight:bold;">u_i2c_dri/cur_state.st_addr_rd_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td>u_i2c_dri/cur_state.st_addr_rd_s1/CLK</td>
</tr>
<tr>
<td>0.605</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C17[0][A]</td>
<td>u_i2c_dri/cur_state.st_addr_rd_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.140, 40.862%; tC2Q: 0.202, 59.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_dri/st_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i2c_dri/cur_state.st_data_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td>u_i2c_dri/st_done_s0/CLK</td>
</tr>
<tr>
<td>0.796</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R25C17[2][A]</td>
<td style=" font-weight:bold;">u_i2c_dri/st_done_s0/Q</td>
</tr>
<tr>
<td>0.935</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td style=" font-weight:bold;">u_i2c_dri/cur_state.st_data_wr_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>u_i2c_dri/cur_state.st_data_wr_s1/CLK</td>
</tr>
<tr>
<td>0.605</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>u_i2c_dri/cur_state.st_data_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.140, 40.862%; tC2Q: 0.202, 59.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/rbin_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[2][A]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/rbin_3_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C45[2][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/rbin_3_s0/Q</td>
</tr>
<tr>
<td>0.633</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.301</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 55.078%; tC2Q: 0.202, 44.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/wbin_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/wbin_7_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/wbin_7_s0/Q</td>
</tr>
<tr>
<td>0.633</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_1_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.301</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 55.078%; tC2Q: 0.202, 44.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/wr_fifo_data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_11_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C22[0][A]</td>
<td>u_img_data_pkt/wr_fifo_data_22_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R43C22[0][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/wr_fifo_data_22_s0/Q</td>
</tr>
<tr>
<td>0.767</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_11_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_11_s/CLKA</td>
</tr>
<tr>
<td>0.432</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_11_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/wr_fifo_data_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_10_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C22[0][B]</td>
<td>u_img_data_pkt/wr_fifo_data_21_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R43C22[0][B]</td>
<td style=" font-weight:bold;">u_img_data_pkt/wr_fifo_data_21_s0/Q</td>
</tr>
<tr>
<td>0.767</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_10_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_10_s/CLKA</td>
</tr>
<tr>
<td>0.432</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_10_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/wr_fifo_data_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_10_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[0][A]</td>
<td>u_img_data_pkt/wr_fifo_data_20_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C22[0][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/wr_fifo_data_20_s0/Q</td>
</tr>
<tr>
<td>0.767</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_10_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_10_s/CLKA</td>
</tr>
<tr>
<td>0.432</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_10_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C15[0][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_4_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R42C15[0][B]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_4_s0/Q</td>
</tr>
<tr>
<td>0.642</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s/CLKA</td>
</tr>
<tr>
<td>0.301</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 56.034%; tC2Q: 0.202, 43.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_0_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R43C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_0_s0/Q</td>
</tr>
<tr>
<td>0.644</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s/ADA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s/CLKA</td>
</tr>
<tr>
<td>0.301</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 56.140%; tC2Q: 0.202, 43.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_11_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R44C18[0][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.wbin_11_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_8_s/CLKA</td>
</tr>
<tr>
<td>0.301</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.525%; tC2Q: 0.202, 43.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][A]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_11_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C47[0][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_11_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.301</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[2][B]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_10_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C46[2][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_10_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.301</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[2][A]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_9_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C46[2][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_9_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.301</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][B]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_8_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C46[1][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_8_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.301</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_5_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_5_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.301</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][B]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_4_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C45[2][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_4_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.301</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_reg_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i2c_cfg/i2c_exec_Z_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>u_i2c_cfg/init_reg_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.796</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C25[0][B]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_reg_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.059</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_i2c_cfg/i2c_exec_Z_s6/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_i2c_cfg/i2c_exec_Z_s6/CLK</td>
</tr>
<tr>
<td>0.712</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_i2c_cfg/i2c_exec_Z_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_reg_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i2c_cfg/i2c_exec_Z_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[2][A]</td>
<td>u_i2c_cfg/init_reg_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.796</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C24[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_reg_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.059</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_i2c_cfg/i2c_exec_Z_s6/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_i2c_cfg/i2c_exec_Z_s6/CLK</td>
</tr>
<tr>
<td>0.712</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_i2c_cfg/i2c_exec_Z_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_reg_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i2c_cfg/i2c_exec_Z_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][B]</td>
<td>u_i2c_cfg/init_reg_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.796</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C24[1][B]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_reg_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.059</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_i2c_cfg/i2c_exec_Z_s6/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_i2c_cfg/i2c_exec_Z_s6/CLK</td>
</tr>
<tr>
<td>0.712</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_i2c_cfg/i2c_exec_Z_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/wr_fifo_data_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[0][A]</td>
<td>u_img_data_pkt/wr_fifo_data_17_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C23[0][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/wr_fifo_data_17_s0/Q</td>
</tr>
<tr>
<td>0.779</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_8_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_8_s/CLKA</td>
</tr>
<tr>
<td>0.432</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 66.134%; tC2Q: 0.202, 33.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_reg_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i2c_cfg/i2c_exec_Z_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[2][B]</td>
<td>u_i2c_cfg/init_reg_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.796</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C24[2][B]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_reg_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.060</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_i2c_cfg/i2c_exec_Z_s6/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_i2c_cfg/i2c_exec_Z_s6/CLK</td>
</tr>
<tr>
<td>0.712</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_i2c_cfg/i2c_exec_Z_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_reg_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i2c_cfg/i2c_exec_Z_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>u_i2c_cfg/init_reg_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.796</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C25[0][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_reg_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.060</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_i2c_cfg/i2c_exec_Z_s6/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_i2c_cfg/i2c_exec_Z_s6/CLK</td>
</tr>
<tr>
<td>0.712</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_i2c_cfg/i2c_exec_Z_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C17[0][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rptr_4_s0/Q</td>
</tr>
<tr>
<td>2.709</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C18[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n174_s0/I1</td>
</tr>
<tr>
<td>3.279</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C18[2][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n174_s0/COUT</td>
</tr>
<tr>
<td>3.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C18[2][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n175_s0/CIN</td>
</tr>
<tr>
<td>3.314</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n175_s0/COUT</td>
</tr>
<tr>
<td>3.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C19[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n176_s0/CIN</td>
</tr>
<tr>
<td>3.350</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n176_s0/COUT</td>
</tr>
<tr>
<td>3.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C19[0][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n177_s0/CIN</td>
</tr>
<tr>
<td>3.385</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C19[0][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n177_s0/COUT</td>
</tr>
<tr>
<td>3.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C19[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n178_s0/CIN</td>
</tr>
<tr>
<td>3.420</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C19[1][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n178_s0/COUT</td>
</tr>
<tr>
<td>3.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C19[1][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n179_s0/CIN</td>
</tr>
<tr>
<td>3.455</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C19[1][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n179_s0/COUT</td>
</tr>
<tr>
<td>3.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C19[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n180_s0/CIN</td>
</tr>
<tr>
<td>3.490</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C19[2][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n180_s0/COUT</td>
</tr>
<tr>
<td>3.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C19[2][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n181_s0/CIN</td>
</tr>
<tr>
<td>3.526</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C19[2][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n181_s0/COUT</td>
</tr>
<tr>
<td>3.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C20[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n182_s0/CIN</td>
</tr>
<tr>
<td>3.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C20[0][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n182_s0/COUT</td>
</tr>
<tr>
<td>4.763</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C17[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>5.333</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C17[0][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>5.509</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n535_s0/I0</td>
</tr>
<tr>
<td>5.880</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C16[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n535_s0/F</td>
</tr>
<tr>
<td>6.034</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C16[0][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.102</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>9.310</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C16[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.793, 38.162%; route: 2.673, 56.899%; tC2Q: 0.232, 4.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C17[0][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rptr_4_s0/Q</td>
</tr>
<tr>
<td>2.709</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C18[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n174_s0/I1</td>
</tr>
<tr>
<td>3.279</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C18[2][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n174_s0/COUT</td>
</tr>
<tr>
<td>3.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C18[2][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n175_s0/CIN</td>
</tr>
<tr>
<td>3.314</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n175_s0/COUT</td>
</tr>
<tr>
<td>3.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C19[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n176_s0/CIN</td>
</tr>
<tr>
<td>3.350</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n176_s0/COUT</td>
</tr>
<tr>
<td>3.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C19[0][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n177_s0/CIN</td>
</tr>
<tr>
<td>3.385</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C19[0][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n177_s0/COUT</td>
</tr>
<tr>
<td>3.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C19[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n178_s0/CIN</td>
</tr>
<tr>
<td>3.420</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C19[1][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n178_s0/COUT</td>
</tr>
<tr>
<td>3.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C19[1][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n179_s0/CIN</td>
</tr>
<tr>
<td>3.455</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C19[1][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n179_s0/COUT</td>
</tr>
<tr>
<td>3.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C19[2][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n180_s0/CIN</td>
</tr>
<tr>
<td>3.490</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C19[2][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n180_s0/COUT</td>
</tr>
<tr>
<td>3.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C19[2][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n181_s0/CIN</td>
</tr>
<tr>
<td>3.526</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C19[2][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n181_s0/COUT</td>
</tr>
<tr>
<td>3.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C20[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n182_s0/CIN</td>
</tr>
<tr>
<td>3.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C20[0][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n182_s0/COUT</td>
</tr>
<tr>
<td>4.763</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C17[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>5.333</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C17[0][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>5.509</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n535_s0/I0</td>
</tr>
<tr>
<td>5.880</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C16[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n535_s0/F</td>
</tr>
<tr>
<td>6.034</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.102</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>9.310</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.793, 38.162%; route: 2.673, 56.899%; tC2Q: 0.232, 4.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/img_vsync_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td>u_img_data_pkt/img_vsync_d1_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R43C21[2][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/img_vsync_d1_s0/Q</td>
</tr>
<tr>
<td>0.928</td>
<td>0.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C20[3][B]</td>
<td>u_img_data_pkt/pos_vsync_s0/I0</td>
</tr>
<tr>
<td>1.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R44C20[3][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/pos_vsync_s0/F</td>
</tr>
<tr>
<td>3.013</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R42C18[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val_s10/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td>6.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 20.029%; route: 1.984, 71.599%; tC2Q: 0.232, 8.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cam_href_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>4.163</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT52[A]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cam_href_d0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT52[A]</td>
<td>u_cmos_capture_data/cam_href_d0_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cam_href_d0_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT52[A]</td>
<td>u_cmos_capture_data/cam_href_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 15.444%; route: 2.599, 77.626%; tC2Q: 0.232, 6.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cmos_data_t_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>4.077</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB54[B]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cmos_data_t_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB54[B]</td>
<td>u_cmos_capture_data/cmos_data_t_4_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cmos_data_t_4_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB54[B]</td>
<td>u_cmos_capture_data/cmos_data_t_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 15.848%; route: 2.513, 77.041%; tC2Q: 0.232, 7.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cmos_data_t_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>4.077</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB52[B]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cmos_data_t_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[B]</td>
<td>u_cmos_capture_data/cmos_data_t_6_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cmos_data_t_6_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB52[B]</td>
<td>u_cmos_capture_data/cmos_data_t_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 15.848%; route: 2.513, 77.041%; tC2Q: 0.232, 7.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/img_vsync_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td>u_img_data_pkt/img_vsync_d1_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R43C21[2][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/img_vsync_d1_s0/Q</td>
</tr>
<tr>
<td>0.928</td>
<td>0.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C20[3][B]</td>
<td>u_img_data_pkt/pos_vsync_s0/I0</td>
</tr>
<tr>
<td>1.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R44C20[3][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/pos_vsync_s0/F</td>
</tr>
<tr>
<td>2.989</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n780_s0/I0</td>
</tr>
<tr>
<td>3.360</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n780_s0/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C15[1][B]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C15[1][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_s1/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C15[1][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Full_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 24.506%; route: 2.621, 69.355%; tC2Q: 0.232, 6.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/img_vsync_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td>u_img_data_pkt/img_vsync_d1_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R43C21[2][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/img_vsync_d1_s0/Q</td>
</tr>
<tr>
<td>0.928</td>
<td>0.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C20[3][B]</td>
<td>u_img_data_pkt/pos_vsync_s0/I0</td>
</tr>
<tr>
<td>1.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R44C20[3][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/pos_vsync_s0/F</td>
</tr>
<tr>
<td>2.989</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n780_s0/I0</td>
</tr>
<tr>
<td>3.360</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n780_s0/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C15[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s1/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C15[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/wfull_val1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 24.506%; route: 2.621, 69.355%; tC2Q: 0.232, 6.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cam_href_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>3.953</td>
<td>2.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cam_href_d1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>u_cmos_capture_data/cam_href_d1_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cam_href_d1_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>u_cmos_capture_data/cam_href_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.476%; route: 2.389, 76.130%; tC2Q: 0.232, 7.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cmos_data_t_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>3.892</td>
<td>2.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT48[B]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cmos_data_t_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT48[B]</td>
<td>u_cmos_capture_data/cmos_data_t_3_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cmos_data_t_3_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT48[B]</td>
<td>u_cmos_capture_data/cmos_data_t_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.804%; route: 2.328, 75.656%; tC2Q: 0.232, 7.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cmos_data_t_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>3.883</td>
<td>2.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB45[B]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cmos_data_t_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[B]</td>
<td>u_cmos_capture_data/cmos_data_t_1_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cmos_data_t_1_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB45[B]</td>
<td>u_cmos_capture_data/cmos_data_t_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.851%; route: 2.319, 75.587%; tC2Q: 0.232, 7.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cmos_data_t_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>3.792</td>
<td>2.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB48[B]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cmos_data_t_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB48[B]</td>
<td>u_cmos_capture_data/cmos_data_t_5_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cmos_data_t_5_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB48[B]</td>
<td>u_cmos_capture_data/cmos_data_t_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 17.368%; route: 2.228, 74.838%; tC2Q: 0.232, 7.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cam_vsync_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>3.516</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT34[A]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cam_vsync_d0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td>u_cmos_capture_data/cam_vsync_d0_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cam_vsync_d0_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT34[A]</td>
<td>u_cmos_capture_data/cam_vsync_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 19.141%; route: 1.952, 72.269%; tC2Q: 0.232, 8.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cmos_data_t_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>3.411</td>
<td>1.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL40[B]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cmos_data_t_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL40[B]</td>
<td>u_cmos_capture_data/cmos_data_t_7_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cmos_data_t_7_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[B]</td>
<td>u_cmos_capture_data/cmos_data_t_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 19.914%; route: 1.847, 71.149%; tC2Q: 0.232, 8.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cmos_data_t_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>3.350</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL45[B]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cmos_data_t_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL45[B]</td>
<td>u_cmos_capture_data/cmos_data_t_2_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cmos_data_t_2_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL45[B]</td>
<td>u_cmos_capture_data/cmos_data_t_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.395%; route: 1.786, 70.452%; tC2Q: 0.232, 9.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cmos_data_t_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>3.306</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cmos_data_t_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>u_cmos_capture_data/cmos_data_t_10_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cmos_data_t_10_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>u_cmos_capture_data/cmos_data_t_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.757%; route: 1.742, 69.929%; tC2Q: 0.232, 9.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cmos_data_t_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>3.306</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cmos_data_t_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td>u_cmos_capture_data/cmos_data_t_12_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cmos_data_t_12_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[2][B]</td>
<td>u_cmos_capture_data/cmos_data_t_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.757%; route: 1.742, 69.929%; tC2Q: 0.232, 9.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cmos_data_t_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>3.306</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cmos_data_t_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>u_cmos_capture_data/cmos_data_t_13_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cmos_data_t_13_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>u_cmos_capture_data/cmos_data_t_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.757%; route: 1.742, 69.929%; tC2Q: 0.232, 9.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cmos_data_t_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>3.306</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cmos_data_t_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>u_cmos_capture_data/cmos_data_t_15_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cmos_data_t_15_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>u_cmos_capture_data/cmos_data_t_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.757%; route: 1.742, 69.929%; tC2Q: 0.232, 9.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/frame_val_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>3.306</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/frame_val_flag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td>u_cmos_capture_data/frame_val_flag_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/frame_val_flag_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[0][A]</td>
<td>u_cmos_capture_data/frame_val_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.757%; route: 1.742, 69.929%; tC2Q: 0.232, 9.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cmos_data_t_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>3.240</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL38[B]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cmos_data_t_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[B]</td>
<td>u_cmos_capture_data/cmos_data_t_0_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cmos_data_t_0_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[B]</td>
<td>u_cmos_capture_data/cmos_data_t_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 21.318%; route: 1.676, 69.116%; tC2Q: 0.232, 9.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cam_data_d0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>3.212</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cam_data_d0_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>u_cmos_capture_data/cam_data_d0_7_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cam_data_d0_7_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>u_cmos_capture_data/cam_data_d0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 21.569%; route: 1.648, 68.753%; tC2Q: 0.232, 9.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cam_data_d0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>3.115</td>
<td>1.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][A]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cam_data_d0_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][A]</td>
<td>u_cmos_capture_data/cam_data_d0_2_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cam_data_d0_2_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[2][A]</td>
<td>u_cmos_capture_data/cam_data_d0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 22.479%; route: 1.551, 67.434%; tC2Q: 0.232, 10.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cam_data_d0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>3.115</td>
<td>1.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cam_data_d0_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>u_cmos_capture_data/cam_data_d0_3_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cam_data_d0_3_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>u_cmos_capture_data/cam_data_d0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 22.479%; route: 1.551, 67.434%; tC2Q: 0.232, 10.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_cfg/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_capture_data/cam_data_d0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>74</td>
<td>R29C19[0][A]</td>
<td>u_i2c_dri/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_i2c_cfg/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_i2c_cfg/init_done_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][B]</td>
<td>u_cmos_capture_data/n61_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R29C23[3][B]</td>
<td style=" background: #97FFFF;">u_cmos_capture_data/n61_s1/F</td>
</tr>
<tr>
<td>3.115</td>
<td>1.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" font-weight:bold;">u_cmos_capture_data/cam_data_d0_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>u_cmos_capture_data/cam_data_d0_4_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_capture_data/cam_data_d0_4_s0</td>
</tr>
<tr>
<td>10.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>u_cmos_capture_data/cam_data_d0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 22.479%; route: 1.551, 67.434%; tC2Q: 0.232, 10.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rptr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rptr_13_s0/CLK</td>
</tr>
<tr>
<td>1.479</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R42C17[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rptr_13_s0/Q</td>
</tr>
<tr>
<td>1.611</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C17[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val_s2/I1</td>
</tr>
<tr>
<td>1.901</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C17[0][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>2.028</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n535_s0/I0</td>
</tr>
<tr>
<td>2.263</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C16[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n535_s0/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C16[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 47.182%; route: 0.387, 34.754%; tC2Q: 0.201, 18.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rptr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17[1][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rptr_13_s0/CLK</td>
</tr>
<tr>
<td>1.479</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R42C17[1][A]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rptr_13_s0/Q</td>
</tr>
<tr>
<td>1.611</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C17[0][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val_s2/I1</td>
</tr>
<tr>
<td>1.901</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C17[0][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>2.028</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n535_s0/I0</td>
</tr>
<tr>
<td>2.263</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C16[3][A]</td>
<td style=" background: #97FFFF;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/n535_s0/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td style=" font-weight:bold;">u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>446</td>
<td>PLL_R[0]</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>u_img_data_pkt/async_fifo_1024x32b_inst/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 47.182%; route: 0.387, 34.754%; tC2Q: 0.201, 18.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_1_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.195</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.195</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.195</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.195</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_move_center/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_move_center/vcnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/vcnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_move_center/row_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_move_center/row_cnt_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/row_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C46[0][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/row_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_move_center/o_de_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_move_center/o_de_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/o_de_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/o_de_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_move_center/o_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_2_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C38[0][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_move_center/o_data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][B]</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_6_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C38[0][B]</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_move_center/o_data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_7_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_r3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_move_center/o_data_r3_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_r3_2_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_r3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_move_center/o_data_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/o_data_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/Wnum_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/Wnum_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/Wnum_11_s1/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/Wnum_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/Wnum_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/Wnum_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][B]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/Wnum_12_s1/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C47[0][B]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/Wnum_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/rbin_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/rbin_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/rbin_11_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u1/fifo_sc_hs_inst/rbin_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/Wnum_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/Wnum_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/Wnum_11_s1/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/Wnum_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/Wnum_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/Wnum_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/Wnum_12_s1/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/Wnum_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][A]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_11_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C47[0][A]</td>
<td>vip_u0/sobel_u0/u1_matrix/sync_fifo_u0/fifo_sc_hs_inst/rbin_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 84.982%; tC2Q: 0.202, 15.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_move_center/cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.533</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[2][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_move_center/cnt_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[2][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/cnt_1_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C44[2][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.037%; tC2Q: 0.202, 14.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_move_center/cnt_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.533</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[0][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_move_center/cnt_7_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[0][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/cnt_7_s4/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C42[0][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/cnt_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.037%; tC2Q: 0.202, 14.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_move_center/col_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.533</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_move_center/col_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/col_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C46[1][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/col_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.037%; tC2Q: 0.202, 14.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_move_center/col_cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.533</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_move_center/col_cnt_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>vip_u0/sobel_u0/u1_move_center/col_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>vip_u0/sobel_u0/u1_move_center/col_cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.037%; tC2Q: 0.202, 14.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vip_u0/sobel_u0/u1_move_center/col_cnt_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam_pclk_g:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>202</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_data_sync_ext/ext_pulse_a_s0/Q</td>
</tr>
<tr>
<td>1.533</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[2][A]</td>
<td style=" font-weight:bold;">vip_u0/sobel_u0/u1_move_center/col_cnt_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk_g</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1783</td>
<td>TOPRIGHT</td>
<td>dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[2][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/col_cnt_15_s1/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C45[2][A]</td>
<td>vip_u0/sobel_u0/u1_move_center/col_cnt_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.037%; tC2Q: 0.202, 14.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_img_data_pkt/img_vsync_txc_d0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.098</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.359</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_img_data_pkt/img_vsync_txc_d0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.102</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.286</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_img_data_pkt/img_vsync_txc_d0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_img_data_pkt/img_vsync_txc_d1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.098</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.359</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_img_data_pkt/img_vsync_txc_d1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.102</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.286</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_img_data_pkt/img_vsync_txc_d1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_25_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.098</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.359</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_25_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.102</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.286</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_25_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_23_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.098</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.359</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_23_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.102</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.286</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_23_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_22_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.098</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.359</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_22_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.102</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.286</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_22_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_21_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.098</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.359</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_21_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.102</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.286</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_21_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_20_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.098</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.359</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_20_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.102</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.286</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_20_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.098</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.359</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.102</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.286</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_7_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_31_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.098</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.359</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_31_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.102</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.286</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_31_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_18_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.098</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.359</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_18_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.102</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_eth_top/tx_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.286</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_eth_top/u_udp/u_crc32_d8/crc_data_18_s3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1783</td>
<td>cam_pclk_g</td>
<td>-2.339</td>
<td>0.257</td>
</tr>
<tr>
<td>446</td>
<td>gmii_tx_clk_d</td>
<td>0.816</td>
<td>0.427</td>
</tr>
<tr>
<td>282</td>
<td>gmii_rx_clk_d</td>
<td>1.968</td>
<td>1.454</td>
</tr>
<tr>
<td>202</td>
<td>ext_y_pose</td>
<td>6.240</td>
<td>1.869</td>
</tr>
<tr>
<td>161</td>
<td>img_Y_r1[3]</td>
<td>0.360</td>
<td>2.347</td>
</tr>
<tr>
<td>155</td>
<td>post_de</td>
<td>-2.339</td>
<td>2.081</td>
</tr>
<tr>
<td>139</td>
<td>img_Y_r1[1]</td>
<td>-2.023</td>
<td>1.464</td>
</tr>
<tr>
<td>131</td>
<td>img_Y_r1[2]</td>
<td>-2.051</td>
<td>1.292</td>
</tr>
<tr>
<td>122</td>
<td>img_Y_r1[4]</td>
<td>-0.802</td>
<td>1.302</td>
</tr>
<tr>
<td>98</td>
<td>img_Y_r1[0]</td>
<td>-1.745</td>
<td>1.448</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R40C28</td>
<td>91.67%</td>
</tr>
<tr>
<td>R15C39</td>
<td>90.28%</td>
</tr>
<tr>
<td>R21C39</td>
<td>88.89%</td>
</tr>
<tr>
<td>R18C28</td>
<td>87.50%</td>
</tr>
<tr>
<td>R20C15</td>
<td>87.50%</td>
</tr>
<tr>
<td>R21C18</td>
<td>87.50%</td>
</tr>
<tr>
<td>R36C25</td>
<td>87.50%</td>
</tr>
<tr>
<td>R43C16</td>
<td>86.11%</td>
</tr>
<tr>
<td>R23C30</td>
<td>86.11%</td>
</tr>
<tr>
<td>R15C38</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
