// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "10/17/2024 00:04:52"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module BRAM_FIFO_Wrapper (
	SW,
	KEY,
	CLOCK_50,
	LEDR,
	HEX0,
	HEX1,
	HEX2);
input 	[3:0] SW;
input 	[3:0] KEY;
input 	CLOCK_50;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;

// Design Ports Information
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[2]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \KEY[0]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \KEY[3]~input_o ;
wire \prev_reset~q ;
wire \reset_edge~combout ;
wire \KEY[1]~input_o ;
wire \prev_read_req~q ;
wire \fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ;
wire \S2|Decoder0~0_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \fifo|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \fifo|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \prev_write_req~q ;
wire \fifo|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \WideNand0~1_combout ;
wire \WideNand0~0_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \SW[0]~input_o ;
wire \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ;
wire \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \LEDR~0_combout ;
wire \LEDR~1_combout ;
wire \LEDR~2_combout ;
wire \LEDR~3_combout ;
wire \LEDR~4_combout ;
wire \S0|WideOr5~0_combout ;
wire \S0|WideOr4~0_combout ;
wire \S0|seg[2]~0_combout ;
wire \S0|WideOr3~0_combout ;
wire \S0|WideOr2~0_combout ;
wire \S0|WideOr1~0_combout ;
wire \S0|WideOr0~0_combout ;
wire \S1|WideOr5~0_combout ;
wire \S1|WideOr4~0_combout ;
wire \S1|seg[2]~0_combout ;
wire \S1|WideOr3~0_combout ;
wire \S1|WideOr2~0_combout ;
wire \S1|WideOr1~0_combout ;
wire \S1|WideOr0~0_combout ;
wire \S2|Decoder0~1_combout ;
wire \S2|Decoder0~2_combout ;
wire [3:0] \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [8:0] \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [8:0] \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [8:0] \fifo|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [7:0] \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;

wire [19:0] \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;

assign \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\LEDR~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\LEDR~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\LEDR~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\LEDR~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\LEDR~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\S0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\S0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\S0|seg[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\S0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\S0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\S0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\S0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\S1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\S1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\S1|seg[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\S1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\S1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\S1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\S1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\S2|Decoder0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\S2|Decoder0~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\S2|Decoder0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(!\S2|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N0
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y4_N32
dffeas prev_reset(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_reset.is_wysiwyg = "true";
defparam prev_reset.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N42
cyclonev_lcell_comb reset_edge(
// Equation(s):
// \reset_edge~combout  = ( !\prev_reset~q  & ( \KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\prev_reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reset_edge~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam reset_edge.extended_lut = "off";
defparam reset_edge.lut_mask = 64'h0F0F0F0F00000000;
defparam reset_edge.shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y4_N26
dffeas prev_read_req(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_read_req.is_wysiwyg = "true";
defparam prev_read_req.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N33
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\prev_read_req~q  & \KEY[1]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prev_read_req~q ),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|valid_rreq .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 64'h0000000000F000F0;
defparam \fifo|scfifo_component|auto_generated|dpfifo|valid_rreq .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N3
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N5
dffeas \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N6
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h00000F0F000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N8
dffeas \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N9
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h00000F0F000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N11
dffeas \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N12
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h00000F0F000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N14
dffeas \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N15
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h00000F0F000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N17
dffeas \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N18
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h00000F0F000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N20
dffeas \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N21
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h00000F0F000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N23
dffeas \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N24
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 64'h00003333000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N26
dffeas \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N45
cyclonev_lcell_comb \S2|Decoder0~0 (
// Equation(s):
// \S2|Decoder0~0_combout  = ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S2|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S2|Decoder0~0 .extended_lut = "off";
defparam \S2|Decoder0~0 .lut_mask = 64'hFF00FF0000000000;
defparam \S2|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N54
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])) ) )

	.dataa(gnd),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'hC000C00000000000;
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N30
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & \S2|Decoder0~0_combout )) ) )

	.dataa(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(!\S2|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000008080808;
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N54
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \fifo|scfifo_component|auto_generated|dpfifo|_~1_combout  & ( 
// (!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (((!\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]))) # 
// (\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (((!\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )))) ) ) ) # ( 
// !\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \fifo|scfifo_component|auto_generated|dpfifo|_~1_combout  & ( (!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ))) # (\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (((!\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & !\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))) ) ) ) # ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// !\fifo|scfifo_component|auto_generated|dpfifo|_~1_combout  & ( (!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (!\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )) # 
// (\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((!\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ))) ) ) ) # ( 
// !\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\fifo|scfifo_component|auto_generated|dpfifo|_~1_combout  & ( (\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (!\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & !\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) ) ) )

	.dataa(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h3000F3C33404F7C7;
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N56
dffeas \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N48
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|_~5_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ( (!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) ) # ( 
// !\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ( (\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) ) )

	.dataa(gnd),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 64'h33FF33FFC0F3C0F3;
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N50
dffeas \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N51
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|_~2_combout  = (!\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (((\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))) # 
// (\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ((!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # 
// (\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))))

	.dataa(!\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h4F0A4F0A4F0A4F0A;
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N53
dffeas \fifo|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N50
dffeas prev_write_req(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_write_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_write_req.is_wysiwyg = "true";
defparam prev_write_req.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N48
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( !\prev_write_req~q  & ( \prev_read_req~q  & ( (\KEY[0]~input_o  & !\fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) ) ) # ( \prev_write_req~q  & ( !\prev_read_req~q  & ( 
// (\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \KEY[1]~input_o ) ) ) ) # ( !\prev_write_req~q  & ( !\prev_read_req~q  & ( (!\KEY[0]~input_o  & (((\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \KEY[1]~input_o )))) # 
// (\KEY[0]~input_o  & (!\fifo|scfifo_component|auto_generated|dpfifo|full_dff~q  $ (((\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \KEY[1]~input_o ))))) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\prev_write_req~q ),
	.dataf(!\prev_read_req~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h444B000F44440000;
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N2
dffeas \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N36
cyclonev_lcell_comb \WideNand0~1 (
// Equation(s):
// \WideNand0~1_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNand0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNand0~1 .extended_lut = "off";
defparam \WideNand0~1 .lut_mask = 64'h00000000000F000F;
defparam \WideNand0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N30
cyclonev_lcell_comb \WideNand0~0 (
// Equation(s):
// \WideNand0~0_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & ( 
// (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))) ) ) )

	.dataa(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNand0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNand0~0 .extended_lut = "off";
defparam \WideNand0~0 .lut_mask = 64'h0000000000000001;
defparam \WideNand0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N39
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \WideNand0~0_combout  & ( (!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (((!\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// \fifo|scfifo_component|auto_generated|dpfifo|full_dff~q )))) # (\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((!\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (\WideNand0~1_combout )) # 
// (\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ))))) ) ) # ( !\WideNand0~0_combout  & ( (\fifo|scfifo_component|auto_generated|dpfifo|full_dff~q  & 
// (!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ))) ) )

	.dataa(!\WideNand0~1_combout ),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\WideNand0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h00C300C310D310D3;
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N41
dffeas \fifo|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N57
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = ( !\prev_write_req~q  & ( (\KEY[0]~input_o  & !\fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\prev_write_req~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 64'h5050505000000000;
defparam \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N30
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N31
dffeas \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N33
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N35
dffeas \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N36
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N38
dffeas \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N39
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N41
dffeas \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N42
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N43
dffeas \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N45
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N47
dffeas \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N48
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N50
dffeas \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N51
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N53
dffeas \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N54
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N56
dffeas \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N40
dffeas \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N3
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N44
dffeas \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N21
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( (\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0] & (((!\KEY[1]~input_o ) # 
// (!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q )) # (\prev_read_req~q ))) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( ((!\prev_read_req~q  & (\KEY[1]~input_o  & 
// \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ))) # (\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0]) ) )

	.dataa(!\prev_read_req~q ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h0F2F0F2F0F0D0F0D;
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N0
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N24
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|_~6 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|_~6_combout  = ( !\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( (!\prev_read_req~q  & (\KEY[1]~input_o  & \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q )) ) )

	.dataa(!\prev_read_req~q ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~6 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~6 .lut_mask = 64'h0202020200000000;
defparam \fifo|scfifo_component|auto_generated|dpfifo|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N2
dffeas \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N26
dffeas \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N24
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \prev_read_req~q  & ( \fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1] ) ) # ( !\prev_read_req~q  & ( (!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  
// & (((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1])))) # (\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\KEY[1]~input_o  & ((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1]))) # (\KEY[1]~input_o  & 
// (\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])))) ) )

	.dataa(!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datae(gnd),
	.dataf(!\prev_read_req~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h01EF01EF00FF00FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N3
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N4
dffeas \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N5
dffeas \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N6
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\KEY[1]~input_o ) # 
// ((\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]) # (\prev_read_req~q )) ) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// (\KEY[1]~input_o  & (!\prev_read_req~q  & \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) ) ) ) # ( \fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( !\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  
// ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\prev_read_req~q ),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(!\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h0000FFFF0050AFFF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N58
dffeas \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N6
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N7
dffeas \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N27
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\prev_read_req~q  & ((!\KEY[1]~input_o  & (\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3])) # 
// (\KEY[1]~input_o  & ((\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))))) # (\prev_read_req~q  & (((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3])))) ) ) # ( 
// !\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3] ) )

	.dataa(!\prev_read_req~q ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h0F0F0F0F0D2F0D2F;
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N17
dffeas \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N9
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N10
dffeas \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N0
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\KEY[1]~input_o  & (\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4])) # (\KEY[1]~input_o  & 
// ((!\prev_read_req~q  & ((\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) # (\prev_read_req~q  & (\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4])))) ) ) # ( 
// !\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4] ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datac(!\prev_read_req~q ),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h3333333323732373;
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N12
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N14
dffeas \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N29
dffeas \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N27
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \prev_read_req~q  & ( \fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5] ) ) # ( !\prev_read_req~q  & ( (!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  
// & (((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5])))) # (\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\KEY[1]~input_o  & ((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5]))) # (\KEY[1]~input_o  & 
// (\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])))) ) )

	.dataa(!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datae(gnd),
	.dataf(!\prev_read_req~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h01EF01EF00FF00FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N15
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N16
dffeas \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N2
dffeas \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N12
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\KEY[1]~input_o ) # 
// ((\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]) # (\prev_read_req~q )) ) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// (\KEY[1]~input_o  & (!\prev_read_req~q  & \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) ) ) ) # ( \fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( !\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  
// ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\prev_read_req~q ),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(!\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h0000FFFF0050AFFF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N10
dffeas \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N18
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N19
dffeas \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N18
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( ((!\prev_read_req~q  & (\KEY[1]~input_o  & 
// \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ))) # (\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7]) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( 
// (\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7] & (((!\KEY[1]~input_o ) # (!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q )) # (\prev_read_req~q ))) ) )

	.dataa(!\prev_read_req~q ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h0F0D0F0D0F2F0F2F;
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N21
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout  = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N22
dffeas \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N38
dffeas \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.clrn(!\reset_edge~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \fifo|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N45
cyclonev_lcell_comb \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = ( \prev_read_req~q  & ( \fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8] ) ) # ( !\prev_read_req~q  & ( (!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  
// & (((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8])))) # (\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\KEY[1]~input_o  & ((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8]))) # (\KEY[1]~input_o  & 
// (\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])))) ) )

	.dataa(!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datae(gnd),
	.dataf(!\prev_read_req~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .extended_lut = "off";
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 64'h01EF01EF00FF00FF;
defparam \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portaaddr({\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "BRAM_FIFO:fifo|scfifo:scfifo_component|scfifo_oh91:auto_generated|a_dpfifo_vn91:dpfifo|altsyncram_7hn1:FIFOram|ALTSYNCRAM";
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 9;
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 20;
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 511;
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 9;
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 20;
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 511;
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 4;
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N27
cyclonev_lcell_comb \LEDR~0 (
// Equation(s):
// \LEDR~0_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~0 .extended_lut = "off";
defparam \LEDR~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \LEDR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N9
cyclonev_lcell_comb \LEDR~1 (
// Equation(s):
// \LEDR~1_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~1 .extended_lut = "off";
defparam \LEDR~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \LEDR~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N48
cyclonev_lcell_comb \LEDR~2 (
// Equation(s):
// \LEDR~2_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~2 .extended_lut = "off";
defparam \LEDR~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \LEDR~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N21
cyclonev_lcell_comb \LEDR~3 (
// Equation(s):
// \LEDR~3_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~3 .extended_lut = "off";
defparam \LEDR~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \LEDR~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N39
cyclonev_lcell_comb \LEDR~4 (
// Equation(s):
// \LEDR~4_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( \S2|Decoder0~0_combout  & ( (!\WideNand0~0_combout ) # ((!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]) # 
// (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])) ) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( \S2|Decoder0~0_combout  & ( 
// ((!\fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]) ) ) ) # ( 
// \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( !\S2|Decoder0~0_combout  & ( (!\WideNand0~0_combout ) # ((!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]) # 
// (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])) ) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( !\S2|Decoder0~0_combout  ) )

	.dataa(!\WideNand0~0_combout ),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datae(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.dataf(!\S2|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~4 .extended_lut = "off";
defparam \LEDR~4 .lut_mask = 64'hFFFFFEFEFF3FFEFE;
defparam \LEDR~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N39
cyclonev_lcell_comb \S0|WideOr5~0 (
// Equation(s):
// \S0|WideOr5~0_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ 
// (((\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]))) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] 
// & ( (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]))) ) )

	.dataa(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S0|WideOr5~0 .extended_lut = "off";
defparam \S0|WideOr5~0 .lut_mask = 64'h0A050A05A05FA05F;
defparam \S0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N18
cyclonev_lcell_comb \S0|WideOr4~0 (
// Equation(s):
// \S0|WideOr4~0_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( 
// (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]))) ) )

	.dataa(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S0|WideOr4~0 .extended_lut = "off";
defparam \S0|WideOr4~0 .lut_mask = 64'h1212121224242424;
defparam \S0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N42
cyclonev_lcell_comb \S0|seg[2]~0 (
// Equation(s):
// \S0|seg[2]~0_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( 
// (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) ) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) ) ) )

	.dataa(gnd),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(gnd),
	.datae(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S0|seg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S0|seg[2]~0 .extended_lut = "off";
defparam \S0|seg[2]~0 .lut_mask = 64'h0C0C303000000000;
defparam \S0|seg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N12
cyclonev_lcell_comb \S0|WideOr3~0 (
// Equation(s):
// \S0|WideOr3~0_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]))) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) # 
// (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ((\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]))) ) )

	.dataa(gnd),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S0|WideOr3~0 .extended_lut = "off";
defparam \S0|WideOr3~0 .lut_mask = 64'h300F300FC300C300;
defparam \S0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N51
cyclonev_lcell_comb \S0|WideOr2~0 (
// Equation(s):
// \S0|WideOr2~0_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # 
// (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// ( (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]))) ) )

	.dataa(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S0|WideOr2~0 .extended_lut = "off";
defparam \S0|WideOr2~0 .lut_mask = 64'h0A050A05FFA5FFA5;
defparam \S0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N57
cyclonev_lcell_comb \S0|WideOr1~0 (
// Equation(s):
// \S0|WideOr1~0_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( 
// (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) ) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] 
// & ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) ) ) ) 
// # ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ 
// (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) ) ) )

	.dataa(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S0|WideOr1~0 .extended_lut = "off";
defparam \S0|WideOr1~0 .lut_mask = 64'h0000A5A5A5A5AFAF;
defparam \S0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N0
cyclonev_lcell_comb \S0|WideOr0~0 (
// Equation(s):
// \S0|WideOr0~0_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( 
// (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) # (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) ) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] 
// & ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) ) ) 
// ) # ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) 
// ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [1]) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) ) ) )

	.dataa(gnd),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(gnd),
	.datae(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S0|WideOr0~0 .extended_lut = "off";
defparam \S0|WideOr0~0 .lut_mask = 64'h3F3FCCCC3C3CFCFC;
defparam \S0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N42
cyclonev_lcell_comb \S1|WideOr5~0 (
// Equation(s):
// \S1|WideOr5~0_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ 
// (((\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] 
// & ( (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) ) )

	.dataa(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S1|WideOr5~0 .extended_lut = "off";
defparam \S1|WideOr5~0 .lut_mask = 64'h0909090995959595;
defparam \S1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N36
cyclonev_lcell_comb \S1|WideOr4~0 (
// Equation(s):
// \S1|WideOr4~0_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// ( (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]))) ) )

	.dataa(gnd),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S1|WideOr4~0 .extended_lut = "off";
defparam \S1|WideOr4~0 .lut_mask = 64'h03300330300C300C;
defparam \S1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N15
cyclonev_lcell_comb \S1|seg[2]~0 (
// Equation(s):
// \S1|seg[2]~0_combout  = ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) ) )

	.dataa(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S1|seg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S1|seg[2]~0 .extended_lut = "off";
defparam \S1|seg[2]~0 .lut_mask = 64'h05A005A000000000;
defparam \S1|seg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N24
cyclonev_lcell_comb \S1|WideOr3~0 (
// Equation(s):
// \S1|WideOr3~0_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]))) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) # 
// (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & ((\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]))) ) )

	.dataa(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S1|WideOr3~0 .extended_lut = "off";
defparam \S1|WideOr3~0 .lut_mask = 64'h2525252590909090;
defparam \S1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N33
cyclonev_lcell_comb \S1|WideOr2~0 (
// Equation(s):
// \S1|WideOr2~0_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// ((!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]))) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & ((\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # 
// (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ( (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] 
// & ((!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]))) ) )

	.dataa(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S1|WideOr2~0 .extended_lut = "off";
defparam \S1|WideOr2~0 .lut_mask = 64'h33223322BB55BB55;
defparam \S1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N30
cyclonev_lcell_comb \S1|WideOr1~0 (
// Equation(s):
// \S1|WideOr1~0_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// ((\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] 
// & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & ((\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) ) 
// )

	.dataa(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S1|WideOr1~0 .extended_lut = "off";
defparam \S1|WideOr1~0 .lut_mask = 64'h7070707017171717;
defparam \S1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N6
cyclonev_lcell_comb \S1|WideOr0~0 (
// Equation(s):
// \S1|WideOr0~0_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// ((\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]))) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] 
// & ((\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// ((!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]))) ) )

	.dataa(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S1|WideOr0~0 .extended_lut = "off";
defparam \S1|WideOr0~0 .lut_mask = 64'h7C7C7C7C6E6E6E6E;
defparam \S1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N24
cyclonev_lcell_comb \S2|Decoder0~1 (
// Equation(s):
// \S2|Decoder0~1_combout  = ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S2|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S2|Decoder0~1 .extended_lut = "off";
defparam \S2|Decoder0~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \S2|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N39
cyclonev_lcell_comb \S2|Decoder0~2 (
// Equation(s):
// \S2|Decoder0~2_combout  = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S2|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S2|Decoder0~2 .extended_lut = "off";
defparam \S2|Decoder0~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \S2|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y34_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
