Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 28 20:57:10 2020
| Host         : DESKTOP-4GTPJBL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_reti_logiche_control_sets_placed.rpt
| Design       : project_reti_logiche
| Device       : xc7a200t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             141 |           55 |
| Yes          | No                    | Yes                    |              18 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------+------------------+------------------+----------------+
|   Clock Signal   |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+--------------------------------------+------------------+------------------+----------------+
|  i_clk_IBUF_BUFG | o_we0                                |                  |                1 |              1 |
|  i_clk_IBUF_BUFG | o_done_i_1_n_0                       | i_rst_IBUF       |                1 |              1 |
|  i_clk_IBUF_BUFG | o_en_i_1_n_0                         | i_rst_IBUF       |                1 |              1 |
|  i_clk_IBUF_BUFG | o_address0                           |                  |                2 |              4 |
|  i_clk_IBUF_BUFG | o_data[7]_i_1_n_0                    |                  |                5 |              8 |
|  i_clk_IBUF_BUFG | wb_addr_0_next[7]_i_1_n_0            |                  |                4 |              8 |
|  i_clk_IBUF_BUFG | wb_addr_1_next[7]_i_1_n_0            |                  |                3 |              8 |
|  i_clk_IBUF_BUFG | wb_addr_6_next[7]_i_1_n_0            |                  |                1 |              8 |
|  i_clk_IBUF_BUFG | wb_addr_3_next[7]_i_1_n_0            |                  |                2 |              8 |
|  i_clk_IBUF_BUFG | wb_addr_5_next[7]_i_1_n_0            |                  |                3 |              8 |
|  i_clk_IBUF_BUFG | wb_addr_7_next[7]_i_1_n_0            |                  |                3 |              8 |
|  i_clk_IBUF_BUFG | wb_addr_2_next[7]_i_1_n_0            |                  |                2 |              8 |
|  i_clk_IBUF_BUFG | wb_addr_4_next[7]_i_1_n_0            |                  |                3 |              8 |
|  i_clk_IBUF_BUFG | FSM_onehot_current_state[15]_i_1_n_0 | i_rst_IBUF       |                4 |             16 |
|  i_clk_IBUF_BUFG | wb_addr_7[7]_i_1_n_0                 |                  |               26 |             64 |
+------------------+--------------------------------------+------------------+------------------+----------------+


