EESchema-LIBRARY Version 2.3
#encoding utf-8
#SamacSys ECAD Model MC74HC74ADTR2G
#/2948723/1749528/2.50/14/2/Integrated Circuit
DEF MC74HC74ADTR2G IC 0 30 Y Y 1 F N
F0 "IC" 1250 300 50 H V L CNN
F1 "MC74HC74ADTR2G" 1250 200 50 H V L CNN
F2 "SOP65P640X120-14N" 1250 100 50 H I L CNN
F3 "https://www.onsemi.com/pub/Collateral/MC74HC74A-D.PDF" 1250 0 50 H I L CNN
F4 "Operating Voltage Range: 2.0 to 6.0 V; Output Drive Capability: 10 LSTTL Loads; In Compliance with the Requirements Defined by JEDEC Standard No. 7A; High Noise Immunity Characteristic of CMOS Devices; Chip Complexity: 128 FETs or 32 Equivalent Gates; Outputs Directly Interface to CMOS, NMOS, and TTL; Low Input Current: 1.0 mA; Pb-Free Packages are Available" 1250 -100 50 H I L CNN "Description"
F5 "1.2" 1250 -200 50 H I L CNN "Height"
F6 "863-MC74HC74ADTR2G" 1250 -300 50 H I L CNN "Mouser Part Number"
F7 "https://www.mouser.co.uk/ProductDetail/onsemi/MC74HC74ADTR2G?qs=qg33o%252B8vzFpElZhsrDIJOg%3D%3D" 1250 -400 50 H I L CNN "Mouser Price/Stock"
F8 "onsemi" 1250 -500 50 H I L CNN "Manufacturer_Name"
F9 "MC74HC74ADTR2G" 1250 -600 50 H I L CNN "Manufacturer_Part_Number"
DRAW
X RESET_1 1 0 0 200 R 50 50 0 0 P
X DATA_1 2 0 -100 200 R 50 50 0 0 P
X CLOCK_1 3 0 -200 200 R 50 50 0 0 P
X SET_1 4 0 -300 200 R 50 50 0 0 P
X Q1 5 0 -400 200 R 50 50 0 0 P
X ~Q1 6 0 -500 200 R 50 50 0 0 P
X GND 7 0 -600 200 R 50 50 0 0 P
X VCC 14 1400 0 200 L 50 50 0 0 P
X RESET_2 13 1400 -100 200 L 50 50 0 0 P
X DATA_2 12 1400 -200 200 L 50 50 0 0 P
X CLOCK_2 11 1400 -300 200 L 50 50 0 0 P
X SET_2 10 1400 -400 200 L 50 50 0 0 P
X Q2 9 1400 -500 200 L 50 50 0 0 P
X ~Q2 8 1400 -600 200 L 50 50 0 0 P
P 5 0 1 6 200 100 1200 100 1200 -700 200 -700 200 100 N
ENDDRAW
ENDDEF
#
#End Library
