
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003400                       # Number of seconds simulated
sim_ticks                                  3400332258                       # Number of ticks simulated
final_tick                               574931369934                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 306099                       # Simulator instruction rate (inst/s)
host_op_rate                                   393732                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 242174                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918152                       # Number of bytes of host memory used
host_seconds                                 14040.86                       # Real time elapsed on the host
sim_insts                                  4297897514                       # Number of instructions simulated
sim_ops                                    5528343622                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       336256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       456832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       242176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       190080                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1246720                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       256256                       # Number of bytes written to this memory
system.physmem.bytes_written::total            256256                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2627                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3569                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1892                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1485                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9740                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2002                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2002                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1618665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     98889160                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1581022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    134349224                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1581022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     71221275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1505735                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     55900420                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               366646523                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1618665                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1581022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1581022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1505735                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6286444                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          75362047                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               75362047                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          75362047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1618665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     98889160                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1581022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    134349224                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1581022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     71221275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1505735                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     55900420                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              442008570                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8154275                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2853836                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2488532                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189024                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1438934                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1382702                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200075                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5777                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3499049                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15854827                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2853836                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582777                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3354952                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         874907                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        376850                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720267                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90612                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7915591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.306938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.288468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4560639     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600576      7.59%     65.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293230      3.70%     68.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221836      2.80%     71.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          180582      2.28%     73.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159534      2.02%     76.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54745      0.69%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195828      2.47%     79.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1648621     20.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7915591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349980                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.944358                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3622395                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       353338                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3241590                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16359                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        681908                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312424                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2851                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17712389                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4463                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        681908                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3773613                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         167647                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40735                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3105411                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       146270                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17155811                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71306                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        62401                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22722942                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78110395                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78110395                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7819500                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2143                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1141                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           370240                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2621598                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595084                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7603                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       135232                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16132083                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2149                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13773560                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18654                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4649675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12584867                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7915591                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.740055                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.861013                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2855939     36.08%     36.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1695263     21.42%     57.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       823317     10.40%     67.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       993248     12.55%     80.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       757043      9.56%     90.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       475274      6.00%     96.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       208396      2.63%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59887      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47224      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7915591                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58546     73.10%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12185     15.21%     88.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9356     11.68%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10803776     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109500      0.80%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2360541     17.14%     96.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       498747      3.62%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13773560                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.689121                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80087                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35561452                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20784005                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13289830                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13853647                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22621                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       733521                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          101                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155328                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        681908                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          99781                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7801                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16134233                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2621598                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595084                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1134                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4091                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           44                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          101                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95809                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110987                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206796                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13471023                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258528                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302537                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2743492                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016925                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            484964                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.652020                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13315242                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13289830                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7994423                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19688514                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.629799                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406045                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370187                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4764193                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187265                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7233683                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.571839                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.289746                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3398156     46.98%     46.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532387     21.18%     68.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       839094     11.60%     79.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       306529      4.24%     84.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       260114      3.60%     87.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115603      1.60%     89.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       277956      3.84%     93.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76934      1.06%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       426910      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7233683                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370187                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       426910                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22941049                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32951485                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4365                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 238684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.815427                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.815427                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.226351                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.226351                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62378290                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17437444                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18287082                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2030                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8154275                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2913157                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2364010                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198528                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1203396                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1144372                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          309656                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8541                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3049478                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16061666                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2913157                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1454028                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3389060                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1043712                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        583174                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1500586                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90856                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7862289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.517588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.323025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4473229     56.89%     56.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          213102      2.71%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          242013      3.08%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          439936      5.60%     68.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          196495      2.50%     70.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          304668      3.88%     74.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          167183      2.13%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140652      1.79%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1685011     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7862289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.357255                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.969723                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3219054                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       538208                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3233246                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33121                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        838655                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       494830                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2786                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19106933                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4586                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        838655                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3394838                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         142429                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       153420                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3086313                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       246629                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18360688                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4439                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132106                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71807                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          458                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25720189                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85525036                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85525036                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15819987                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9900197                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3901                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2366                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           635752                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1711128                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       875084                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12633                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       265845                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17250857                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3900                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13892750                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27690                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5821295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17420833                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          772                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7862289                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767011                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922843                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2776050     35.31%     35.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1665261     21.18%     56.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1123106     14.28%     70.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       785341      9.99%     80.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       657887      8.37%     89.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       352629      4.49%     93.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       352422      4.48%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        80715      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68878      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7862289                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         100930     76.51%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14296     10.84%     87.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16695     12.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11582577     83.37%     83.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       196395      1.41%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1531      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1383320      9.96%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       728927      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13892750                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.703738                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             131925                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009496                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35807404                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23076209                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13490650                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14024675                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27248                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       667552                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          211                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          168                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       221220                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        838655                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56152                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8907                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17254757                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60275                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1711128                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       875084                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2341                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6499                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          168                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117099                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114457                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       231556                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13630101                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1291546                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       262649                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1991113                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1930778                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            699567                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.671528                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13501079                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13490650                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8829838                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24769908                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.654427                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356474                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9272710                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11388779                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5866003                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201093                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7023633                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621494                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.160247                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2796349     39.81%     39.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1902497     27.09%     66.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       780464     11.11%     78.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       389370      5.54%     83.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       396617      5.65%     89.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       155589      2.22%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       170435      2.43%     93.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88275      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       344037      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7023633                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9272710                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11388779                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1697440                       # Number of memory references committed
system.switch_cpus1.commit.loads              1043576                       # Number of loads committed
system.switch_cpus1.commit.membars               1556                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1637505                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10260263                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       231718                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       344037                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23934222                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35348939                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 291986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9272710                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11388779                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9272710                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.879384                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.879384                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.137159                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.137159                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61274944                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18649729                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17689790                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3120                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8154275                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3024396                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2463901                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       200867                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1232373                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1172697                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          321958                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8828                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3108265                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16501729                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3024396                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1494655                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3457814                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1082125                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        503374                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1524759                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        86424                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7947796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.572279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.369696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4489982     56.49%     56.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          241239      3.04%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          251132      3.16%     62.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          395668      4.98%     67.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          189717      2.39%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          267003      3.36%     73.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          176968      2.23%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          130945      1.65%     77.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1805142     22.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7947796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370897                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.023691                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3274881                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       460873                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3307168                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        27612                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        877258                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       513138                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1103                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19707314                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4112                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        877258                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3440456                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         101802                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       147518                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3167187                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       213571                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18992383                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        122606                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        63841                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26589738                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88520859                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88520859                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16195263                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10394442                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3262                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1665                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           567552                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1769707                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       912602                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9687                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       336452                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17799688                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3279                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14121856                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        24760                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6154930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18988516                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7947796                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.776827                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.927162                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2782731     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1704458     21.45%     56.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1137254     14.31%     70.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       753577      9.48%     80.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       685785      8.63%     88.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       388184      4.88%     93.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       345356      4.35%     98.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        77645      0.98%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        72806      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7947796                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         106424     77.73%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15587     11.38%     89.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14910     10.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11789789     83.49%     83.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       187930      1.33%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1592      0.01%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1398956      9.91%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       743589      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14121856                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.731835                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             136921                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009696                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36353188                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23958015                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13718105                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14258777                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20597                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       710095                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       241988                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        877258                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          62076                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12377                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17802968                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        42741                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1769707                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       912602                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1662                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10245                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       119491                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114513                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       234004                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13866416                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1305578                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       255439                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2023870                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1971566                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            718292                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.700509                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13728641                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13718105                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9002191                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25597444                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.682321                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351683                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9436694                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11618073                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6184906                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3247                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       202614                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7070538                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.643167                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.170688                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2735655     38.69%     38.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1988436     28.12%     66.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       789377     11.16%     77.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       396651      5.61%     83.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       366216      5.18%     88.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166676      2.36%     91.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       182534      2.58%     93.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        92462      1.31%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       352531      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7070538                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9436694                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11618073                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1730222                       # Number of memory references committed
system.switch_cpus2.commit.loads              1059608                       # Number of loads committed
system.switch_cpus2.commit.membars               1617                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1677401                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10466130                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       239427                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       352531                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24520817                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36484193                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4062                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 206479                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9436694                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11618073                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9436694                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.864103                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.864103                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.157270                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.157270                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62247925                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19024610                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18144322                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3234                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8154275                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2987420                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2434793                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       202849                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1221040                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1163739                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          315138                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9030                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3129497                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16298274                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2987420                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1478877                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3611833                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1040566                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        500727                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1533728                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        82863                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8077927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.495305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.320329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4466094     55.29%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          373555      4.62%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          372852      4.62%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          462058      5.72%     70.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          145522      1.80%     72.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          182162      2.26%     74.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          153698      1.90%     76.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          139519      1.73%     77.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1782467     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8077927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.366362                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.998740                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3283274                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       474580                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3452094                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        32415                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        835563                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       504537                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          325                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19426424                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1946                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        835563                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3432324                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          52348                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       250531                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3333151                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       174001                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18755304                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        107122                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        47551                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26340051                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87383850                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87383850                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16339677                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10000363                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3469                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1840                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           481671                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1735503                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       898477                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         7921                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       275905                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17626445                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3482                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14192595                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29517                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5881351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17751929                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          166                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8077927                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.756960                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.908954                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2905861     35.97%     35.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1667500     20.64%     56.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1113451     13.78%     70.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       775700      9.60%     80.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       769775      9.53%     89.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       371124      4.59%     94.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       351411      4.35%     98.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        56933      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        66172      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8077927                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          90156     75.50%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15028     12.59%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14221     11.91%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11862845     83.58%     83.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       177599      1.25%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1621      0.01%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1403247      9.89%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       747283      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14192595                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.740510                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             119405                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008413                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36612039                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23511387                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13796944                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14312000                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        17484                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       669116                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          112                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       221385                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        835563                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          30169                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4473                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17629927                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        38808                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1735503                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       898477                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1827                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          112                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       122660                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       114654                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       237314                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13947783                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1310873                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       244812                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2033106                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1992276                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            722233                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.710487                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13812797                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13796944                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8956117                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25275076                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.691989                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354346                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9504068                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11715556                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5914386                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       204300                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7242364                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.617643                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.158273                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2886269     39.85%     39.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1962217     27.09%     66.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       798693     11.03%     77.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       434081      5.99%     83.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       380366      5.25%     89.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       154657      2.14%     91.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       173826      2.40%     93.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       102035      1.41%     95.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       350220      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7242364                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9504068                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11715556                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1743479                       # Number of memory references committed
system.switch_cpus3.commit.loads              1066387                       # Number of loads committed
system.switch_cpus3.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1699951                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10546517                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       242160                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       350220                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24521917                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36096239                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  76348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9504068                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11715556                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9504068                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.857977                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.857977                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.165532                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.165532                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        62606426                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19177336                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17947823                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3310                       # number of misc regfile writes
system.l2.replacements                           9752                       # number of replacements
system.l2.tagsinuse                       4092.664091                       # Cycle average of tags in use
system.l2.total_refs                            95805                       # Total number of references to valid blocks.
system.l2.sampled_refs                          13840                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.922327                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            33.469232                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.762938                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    753.165483                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.480766                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    884.199746                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.530733                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    554.809760                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.598835                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    451.771768                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            353.536222                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            401.220154                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            316.534711                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            290.583742                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008171                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.003116                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.183878                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.003535                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.215869                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.003303                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.135452                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.003076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.110296                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.086313                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.097954                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.077279                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.070943                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999186                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2798                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3335                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2290                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2134                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10568                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3083                       # number of Writeback hits
system.l2.Writeback_hits::total                  3083                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   172                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2822                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3392                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2342                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2173                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10740                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2822                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3392                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2342                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2173                       # number of overall hits
system.l2.overall_hits::total                   10740                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2627                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3569                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1892                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1485                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9740                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2627                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3569                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1892                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1485                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9740                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2627                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3569                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1892                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1485                       # number of overall misses
system.l2.overall_misses::total                  9740                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2434842                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    161615538                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2621750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    216074771                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2258749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    120998366                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2471406                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     91796785                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       600272207                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2434842                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    161615538                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2621750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    216074771                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2258749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    120998366                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2471406                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     91796785                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        600272207                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2434842                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    161615538                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2621750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    216074771                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2258749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    120998366                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2471406                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     91796785                       # number of overall miss cycles
system.l2.overall_miss_latency::total       600272207                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5425                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6904                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4182                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3619                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               20308                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3083                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3083                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               172                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5449                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6961                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4234                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3658                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20480                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5449                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6961                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4234                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3658                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20480                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.484240                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.516947                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.452415                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.410334                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.479614                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.482107                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.512714                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.446859                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.405960                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.475586                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.482107                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.512714                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.446859                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.405960                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.475586                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 56624.232558                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61520.950895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 62422.619048                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60542.104511                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 53779.738095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63952.624736                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 61785.150000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 61816.016835                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61629.590041                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 56624.232558                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61520.950895                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 62422.619048                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60542.104511                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 53779.738095                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63952.624736                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 61785.150000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 61816.016835                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61629.590041                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 56624.232558                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61520.950895                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 62422.619048                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60542.104511                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 53779.738095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63952.624736                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 61785.150000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 61816.016835                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61629.590041                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2002                       # number of writebacks
system.l2.writebacks::total                      2002                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2627                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3569                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1892                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1485                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9740                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2627                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1892                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9740                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2627                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9740                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2191557                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    146448304                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2381614                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    195563837                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2017996                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    110091522                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2242505                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     83213010                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    544150345                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2191557                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    146448304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2381614                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    195563837                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2017996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    110091522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2242505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     83213010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    544150345                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2191557                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    146448304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2381614                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    195563837                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2017996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    110091522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2242505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     83213010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    544150345                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.484240                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.516947                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.452415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.410334                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.479614                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.482107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.512714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.446859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.405960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.475586                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.482107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.512714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.446859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.405960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.475586                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50966.441860                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55747.355919                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56705.095238                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54795.135052                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48047.523810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58187.908034                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 56062.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 56035.696970                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55867.591889                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 50966.441860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55747.355919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 56705.095238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54795.135052                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 48047.523810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58187.908034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 56062.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 56035.696970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55867.591889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 50966.441860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55747.355919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 56705.095238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54795.135052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 48047.523810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58187.908034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 56062.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 56035.696970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55867.591889                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               558.359701                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752727                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1773013.676106                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.560585                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.799115                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.069809                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.824999                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.894807                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720206                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720206                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720206                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720206                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720206                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720206                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           61                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           61                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           61                       # number of overall misses
system.cpu0.icache.overall_misses::total           61                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3892298                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3892298                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3892298                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3892298                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3892298                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3892298                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720267                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720267                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720267                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720267                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720267                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720267                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 63808.163934                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63808.163934                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 63808.163934                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63808.163934                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 63808.163934                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63808.163934                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3112089                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3112089                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3112089                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3112089                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3112089                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3112089                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 66214.659574                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66214.659574                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 66214.659574                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66214.659574                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 66214.659574                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66214.659574                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5449                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249836                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5705                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39132.311306                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   202.492180                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    53.507820                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.790985                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.209015                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055391                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055391                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1115                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1115                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492975                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492975                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492975                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492975                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18896                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18896                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18968                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18968                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18968                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18968                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1023962439                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1023962439                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2656122                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2656122                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1026618561                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1026618561                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1026618561                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1026618561                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074287                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074287                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511943                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511943                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511943                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511943                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009110                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009110                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007551                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007551                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007551                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007551                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54189.375476                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54189.375476                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36890.583333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36890.583333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54123.711567                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54123.711567                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54123.711567                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54123.711567                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          613                       # number of writebacks
system.cpu0.dcache.writebacks::total              613                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13471                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13471                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        13519                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        13519                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        13519                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        13519                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5425                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5425                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5449                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5449                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5449                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5449                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    192725003                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    192725003                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       634072                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       634072                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    193359075                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    193359075                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    193359075                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    193359075                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 35525.346175                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35525.346175                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 26419.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26419.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 35485.240411                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 35485.240411                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 35485.240411                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 35485.240411                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.057804                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088473881                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2101300.928571                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.057804                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062593                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819003                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1500530                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1500530                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1500530                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1500530                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1500530                       # number of overall hits
system.cpu1.icache.overall_hits::total        1500530                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3617293                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3617293                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3617293                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3617293                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3617293                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3617293                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1500586                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1500586                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1500586                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1500586                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1500586                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1500586                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 64594.517857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64594.517857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 64594.517857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64594.517857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 64594.517857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64594.517857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3072354                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3072354                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3072354                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3072354                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3072354                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3072354                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 66790.304348                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66790.304348                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 66790.304348                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66790.304348                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 66790.304348                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66790.304348                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6961                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177670479                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7217                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24618.328807                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.026360                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.973640                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886822                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113178                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1006420                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1006420                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       650456                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        650456                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2278                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2278                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1560                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1560                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1656876                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1656876                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1656876                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1656876                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13884                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13884                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          221                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          221                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14105                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14105                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14105                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14105                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    646637646                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    646637646                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8701359                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8701359                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    655339005                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    655339005                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    655339005                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    655339005                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1020304                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1020304                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       650677                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       650677                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1560                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1560                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1670981                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1670981                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1670981                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1670981                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013608                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013608                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000340                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000340                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008441                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008441                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008441                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008441                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 46574.304667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46574.304667                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 39372.665158                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39372.665158                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 46461.467919                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46461.467919                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 46461.467919                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46461.467919                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          794                       # number of writebacks
system.cpu1.dcache.writebacks::total              794                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6980                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6980                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          164                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          164                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7144                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7144                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7144                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7144                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6904                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6904                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           57                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6961                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6961                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6961                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6961                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    255230890                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    255230890                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1483668                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1483668                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    256714558                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    256714558                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    256714558                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    256714558                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004166                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004166                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004166                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004166                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 36968.553013                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36968.553013                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26029.263158                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26029.263158                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 36878.976871                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 36878.976871                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 36878.976871                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 36878.976871                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               503.804809                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086300730                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2146839.387352                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.804809                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066995                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.807380                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1524704                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1524704                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1524704                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1524704                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1524704                       # number of overall hits
system.cpu2.icache.overall_hits::total        1524704                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3325310                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3325310                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3325310                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3325310                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3325310                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3325310                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1524759                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1524759                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1524759                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1524759                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1524759                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1524759                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 60460.181818                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60460.181818                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 60460.181818                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60460.181818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 60460.181818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60460.181818                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2726127                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2726127                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2726127                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2726127                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2726127                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2726127                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 61957.431818                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61957.431818                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 61957.431818                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61957.431818                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 61957.431818                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61957.431818                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4234                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166146030                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4490                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              37003.570156                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.212364                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.787636                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871923                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128077                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1021033                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1021033                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       667183                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        667183                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1619                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1619                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1617                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1617                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1688216                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1688216                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1688216                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1688216                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10812                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10812                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          168                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10980                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10980                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10980                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10980                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    549549868                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    549549868                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5541580                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5541580                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    555091448                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    555091448                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    555091448                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    555091448                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1031845                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1031845                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       667351                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       667351                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1617                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1617                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1699196                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1699196                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1699196                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1699196                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010478                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010478                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000252                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000252                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006462                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006462                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006462                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006462                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 50827.771735                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 50827.771735                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 32985.595238                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32985.595238                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 50554.776685                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 50554.776685                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 50554.776685                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 50554.776685                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          882                       # number of writebacks
system.cpu2.dcache.writebacks::total              882                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6630                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6630                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          116                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6746                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6746                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6746                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6746                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4182                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4182                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4234                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4234                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4234                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4234                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    146426856                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    146426856                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1198114                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1198114                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    147624970                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    147624970                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    147624970                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    147624970                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002492                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002492                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002492                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002492                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 35013.595409                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 35013.595409                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 23040.653846                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23040.653846                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 34866.549362                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 34866.549362                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 34866.549362                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 34866.549362                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               506.213637                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089494983                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2140461.656189                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.213637                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061240                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.811240                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1533674                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1533674                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1533674                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1533674                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1533674                       # number of overall hits
system.cpu3.icache.overall_hits::total        1533674                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3512041                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3512041                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3512041                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3512041                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3512041                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3512041                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1533728                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1533728                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1533728                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1533728                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1533728                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1533728                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 65037.796296                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65037.796296                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 65037.796296                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65037.796296                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 65037.796296                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65037.796296                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2819566                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2819566                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2819566                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2819566                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2819566                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2819566                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 68769.902439                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 68769.902439                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 68769.902439                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 68769.902439                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 68769.902439                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 68769.902439                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3658                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161222600                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3914                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              41191.262136                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   220.697933                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    35.302067                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.862101                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.137899                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1027353                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1027353                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       673527                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        673527                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1768                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1768                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1655                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1655                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1700880                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1700880                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1700880                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1700880                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7463                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7463                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          146                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          146                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7609                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7609                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7609                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7609                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    328813140                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    328813140                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      4996090                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4996090                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    333809230                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    333809230                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    333809230                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    333809230                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1034816                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1034816                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       673673                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       673673                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1655                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1655                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1708489                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1708489                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1708489                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1708489                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007212                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007212                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000217                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000217                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004454                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004454                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004454                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004454                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 44059.110277                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44059.110277                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 34219.794521                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34219.794521                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 43870.315416                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43870.315416                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 43870.315416                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 43870.315416                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          794                       # number of writebacks
system.cpu3.dcache.writebacks::total              794                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3844                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3844                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          107                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3951                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3951                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3951                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3951                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3619                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3619                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           39                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3658                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3658                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3658                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3658                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    118475923                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    118475923                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       979502                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       979502                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    119455425                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    119455425                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    119455425                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    119455425                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003497                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003497                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002141                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002141                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002141                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002141                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 32737.198950                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32737.198950                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 25115.435897                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25115.435897                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 32655.939038                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 32655.939038                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 32655.939038                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 32655.939038                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
