==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.320 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_complex/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_complex/sysArray.cpp:94:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:111:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:116:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:138:1
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file sysArray_complex/sysArray.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.28 seconds. CPU system time: 0.62 seconds. Elapsed time: 3.07 seconds; current allocated memory: 317.850 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_complex/sysArray.cpp:101:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset() (.13)' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_complex/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset() (.13)' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_complex/sysArray.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_complex/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_complex/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_complex/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_complex/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' into 'systolic_array(unsigned int*, unsigned int*, unsigned int, unsigned int, unsigned int, unsigned int*)' (sysArray_complex/sysArray.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int, unsigned int, unsigned int, unsigned int*)' (sysArray_complex/sysArray.cpp:89:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'sysarray_outer_loop1' (sysArray_complex/sysArray.cpp:158:13) in function 'systolic_array' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'this.pe.b_pass' (sysArray_complex/sysArray.cpp:158:13)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_112_2'(sysArray_complex/sysArray.cpp:112:24) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:112:24)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_117_4'(sysArray_complex/sysArray.cpp:117:24) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:117:24)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 32 in loop 'VITIS_LOOP_210_7'(sysArray_complex/sysArray.cpp:210:35) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:210:35)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.18 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.69 seconds; current allocated memory: 320.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 320.993 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.565 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 324.200 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (sysArray_complex/sysArray.cpp:42) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_2' (sysArray_complex/sysArray.cpp:112) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_4' (sysArray_complex/sysArray.cpp:117) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_6' (sysArray_complex/sysArray.cpp:209) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (sysArray_complex/sysArray.cpp:42) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sysarray_outer_loop1' (sysArray_complex/sysArray.cpp:158) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_209_6' (sysArray_complex/sysArray.cpp:209) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'sysarray_inner_loop1' (sysArray_complex/sysArray.cpp:161) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_complex/sysArray.cpp:52) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_complex/sysArray.cpp:55) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_79_1' (sysArray_complex/sysArray.cpp:79) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_2' (sysArray_complex/sysArray.cpp:80) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_210_7' (sysArray_complex/sysArray.cpp:210) in function 'systolic_array' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_complex/sysArray.cpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_complex/sysArray.cpp:132) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'M1' (sysArray_complex/sysArray.cpp:105) accessed through non-constant indices on dimension 1 (sysArray_complex/sysArray.cpp:175:53), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_complex/sysArray.cpp:105) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'M2' (sysArray_complex/sysArray.cpp:105) accessed through non-constant indices on dimension 1 (sysArray_complex/sysArray.cpp:176:53), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_complex/sysArray.cpp:105) in dimension 1 completely.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'systolic_array' (sysArray_complex/sysArray.cpp:89)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array' (sysArray_complex/sysArray.cpp:89), detected/extracted 1 process function(s): 
	 'Loop_1_proc1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_complex/sysArray.cpp:158:22) in function 'Loop_1_proc1'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 46.89 seconds. CPU system time: 0.32 seconds. Elapsed time: 47.25 seconds; current allocated memory: 453.882 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (sysArray_complex/sysArray.cpp:41:29) in function 'Loop_1_proc1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_111_1' (sysArray_complex/sysArray.cpp:112:32) in function 'Loop_1_proc1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_116_3' (sysArray_complex/sysArray.cpp:117:32) in function 'Loop_1_proc1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (sysArray_complex/sysArray.cpp:41:29) in function 'Loop_1_proc1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_140_5' (sysArray_complex/sysArray.cpp:140:35) in function 'Loop_1_proc1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'top_outer_loop1' (sysArray_complex/sysArray.cpp:140:35) in function 'Loop_1_proc1'.
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:14:6)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[0]' (sysArray_complex/sysArray.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[2]' (sysArray_complex/sysArray.cpp:13:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:22:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[0]' (sysArray_complex/sysArray.cpp:27:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[0]' (sysArray_complex/sysArray.cpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:14:6)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[3]' (sysArray_complex/sysArray.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[2]' (sysArray_complex/sysArray.cpp:13:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 265.43 seconds. CPU system time: 0.33 seconds. Elapsed time: 265.81 seconds; current allocated memory: 735.040 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('pe_array_pe_a_pass_2_addr_5_write_ln12', sysArray_complex/sysArray.cpp:12) of constant 0 on array 'pe_array_pe_a_pass_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pe_array_pe_a_pass_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.61 seconds. CPU system time: 0.13 seconds. Elapsed time: 33.74 seconds; current allocated memory: 749.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 749.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 749.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 750.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 26.83 seconds; current allocated memory: 769.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.5 seconds; current allocated memory: 816.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30.27 seconds. CPU system time: 0.07 seconds. Elapsed time: 30.33 seconds; current allocated memory: 836.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.56 seconds; current allocated memory: 883.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sysarray_outer_loop1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('pe_array_pe_val_0_addr_write_ln22', sysArray_complex/sysArray.cpp:22) of variable 'add_ln22_3', sysArray_complex/sysArray.cpp:22 on array 'pe_array_pe_val_0' and 'load' operation ('pe_array_pe_val_0_load_3', sysArray_complex/sysArray.cpp:22) on array 'pe_array_pe_val_0'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('pe_array_pe_val_0_addr_write_ln22', sysArray_complex/sysArray.cpp:22) of variable 'add_ln22_3', sysArray_complex/sysArray.cpp:22 on array 'pe_array_pe_val_0' and 'load' operation ('pe_array_pe_val_0_load_3', sysArray_complex/sysArray.cpp:22) on array 'pe_array_pe_val_0'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to schedule 'store' operation ('pe_array_pe_b_pass_2_addr_1_write_ln28', sysArray_complex/sysArray.cpp:28) of variable 'pe_array_pe_b_pass_1_load_2', sysArray_complex/sysArray.cpp:71 on array 'pe_array_pe_b_pass_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pe_array_pe_b_pass_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 13, loop 'sysarray_outer_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.33 seconds. CPU system time: 0.08 seconds. Elapsed time: 24.43 seconds; current allocated memory: 890.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.97 seconds; current allocated memory: 913.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_209_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_6'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_209_6' (loop 'VITIS_LOOP_209_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln212', sysArray_complex/sysArray.cpp:212) on port 'gmem' (sysArray_complex/sysArray.cpp:212) and bus write operation ('gmem_addr_write_ln212', sysArray_complex/sysArray.cpp:212) on port 'gmem' (sysArray_complex/sysArray.cpp:212).
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_209_6' (loop 'VITIS_LOOP_209_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln212', sysArray_complex/sysArray.cpp:212) on port 'gmem' (sysArray_complex/sysArray.cpp:212) and bus write operation ('gmem_addr_write_ln212', sysArray_complex/sysArray.cpp:212) on port 'gmem' (sysArray_complex/sysArray.cpp:212).
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_209_6' (loop 'VITIS_LOOP_209_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln212', sysArray_complex/sysArray.cpp:212) on port 'gmem' (sysArray_complex/sysArray.cpp:212) and bus write operation ('gmem_addr_write_ln212', sysArray_complex/sysArray.cpp:212) on port 'gmem' (sysArray_complex/sysArray.cpp:212).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 12, loop 'VITIS_LOOP_209_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 914.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 914.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 914.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 915.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 16.2 seconds; current allocated memory: 939.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 21.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 21.47 seconds; current allocated memory: 983.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.78 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.85 seconds; current allocated memory: 984.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 984.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.97 seconds; current allocated memory: 985.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 988.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' pipeline 'VITIS_LOOP_112_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' is 32768, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_01001) & (icmp_ln112_reg_44160 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)), (1'b0 == ap_block_pp0_stage0_11001), ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.74 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.83 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' pipeline 'VITIS_LOOP_117_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' is 32768, found 3 HDL expressions with this fanout: (1'b0 == ap_block_pp0_stage0_11001), ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_01001) & (icmp_ln117_reg_44160 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.87 seconds. CPU system time: 0.23 seconds. Elapsed time: 11.15 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' pipeline 'sysarray_outer_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102410_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_sysarray_outer_loop1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 316.342 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_complex/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_complex/sysArray.cpp:94:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:111:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:116:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:138:1
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file sysArray_complex/sysArray.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.21 seconds. CPU system time: 0.66 seconds. Elapsed time: 3.19 seconds; current allocated memory: 317.871 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_complex/sysArray.cpp:101:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset() (.13)' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_complex/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset() (.13)' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_complex/sysArray.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_complex/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_complex/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_complex/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_complex/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' into 'systolic_array(unsigned int*, unsigned int*, unsigned int, unsigned int, unsigned int, unsigned int*)' (sysArray_complex/sysArray.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int, unsigned int, unsigned int, unsigned int*)' (sysArray_complex/sysArray.cpp:89:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'sysarray_outer_loop1' (sysArray_complex/sysArray.cpp:158:13) in function 'systolic_array' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'this.pe.a_tmp' (sysArray_complex/sysArray.cpp:158:13)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_112_2'(sysArray_complex/sysArray.cpp:112:24) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:112:24)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_117_4'(sysArray_complex/sysArray.cpp:117:24) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:117:24)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 32 in loop 'VITIS_LOOP_210_7'(sysArray_complex/sysArray.cpp:210:35) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:210:35)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.32 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.84 seconds; current allocated memory: 321.061 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 323.636 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 324.271 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (sysArray_complex/sysArray.cpp:42) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_2' (sysArray_complex/sysArray.cpp:112) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_4' (sysArray_complex/sysArray.cpp:117) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_6' (sysArray_complex/sysArray.cpp:209) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (sysArray_complex/sysArray.cpp:42) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sysarray_outer_loop1' (sysArray_complex/sysArray.cpp:158) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_209_6' (sysArray_complex/sysArray.cpp:209) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'sysarray_inner_loop1' (sysArray_complex/sysArray.cpp:161) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_complex/sysArray.cpp:52) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_complex/sysArray.cpp:55) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_79_1' (sysArray_complex/sysArray.cpp:79) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_2' (sysArray_complex/sysArray.cpp:80) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_210_7' (sysArray_complex/sysArray.cpp:210) in function 'systolic_array' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_complex/sysArray.cpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_complex/sysArray.cpp:132) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'M1' (sysArray_complex/sysArray.cpp:105) accessed through non-constant indices on dimension 1 (sysArray_complex/sysArray.cpp:175:53), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_complex/sysArray.cpp:105) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'M2' (sysArray_complex/sysArray.cpp:105) accessed through non-constant indices on dimension 1 (sysArray_complex/sysArray.cpp:176:53), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_complex/sysArray.cpp:105) in dimension 1 completely.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'systolic_array' (sysArray_complex/sysArray.cpp:89)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array' (sysArray_complex/sysArray.cpp:89), detected/extracted 1 process function(s): 
	 'Loop_1_proc1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_complex/sysArray.cpp:158:22) in function 'Loop_1_proc1'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 47.04 seconds. CPU system time: 0.27 seconds. Elapsed time: 47.32 seconds; current allocated memory: 453.949 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (sysArray_complex/sysArray.cpp:41:29) in function 'Loop_1_proc1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_111_1' (sysArray_complex/sysArray.cpp:112:32) in function 'Loop_1_proc1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_116_3' (sysArray_complex/sysArray.cpp:117:32) in function 'Loop_1_proc1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (sysArray_complex/sysArray.cpp:41:29) in function 'Loop_1_proc1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_140_5' (sysArray_complex/sysArray.cpp:140:35) in function 'Loop_1_proc1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'top_outer_loop1' (sysArray_complex/sysArray.cpp:140:35) in function 'Loop_1_proc1'.
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:14:6)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[0]' (sysArray_complex/sysArray.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[2]' (sysArray_complex/sysArray.cpp:13:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:22:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[0]' (sysArray_complex/sysArray.cpp:27:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[0]' (sysArray_complex/sysArray.cpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:14:6)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[3]' (sysArray_complex/sysArray.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[2]' (sysArray_complex/sysArray.cpp:13:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 264.02 seconds. CPU system time: 0.31 seconds. Elapsed time: 264.34 seconds; current allocated memory: 735.082 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('pe_array_pe_a_pass_2_addr_5_write_ln12', sysArray_complex/sysArray.cpp:12) of constant 0 on array 'pe_array_pe_a_pass_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pe_array_pe_a_pass_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.46 seconds. CPU system time: 0.09 seconds. Elapsed time: 33.55 seconds; current allocated memory: 749.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 749.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 749.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 750.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 26.73 seconds; current allocated memory: 769.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.47 seconds; current allocated memory: 816.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30.33 seconds. CPU system time: 0.08 seconds. Elapsed time: 30.42 seconds; current allocated memory: 836.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.54 seconds; current allocated memory: 883.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sysarray_outer_loop1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('pe_array_pe_val_0_addr_write_ln22', sysArray_complex/sysArray.cpp:22) of variable 'add_ln22_3', sysArray_complex/sysArray.cpp:22 on array 'pe_array_pe_val_0' and 'load' operation ('pe_array_pe_val_0_load_3', sysArray_complex/sysArray.cpp:22) on array 'pe_array_pe_val_0'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('pe_array_pe_val_0_addr_write_ln22', sysArray_complex/sysArray.cpp:22) of variable 'add_ln22_3', sysArray_complex/sysArray.cpp:22 on array 'pe_array_pe_val_0' and 'load' operation ('pe_array_pe_val_0_load_3', sysArray_complex/sysArray.cpp:22) on array 'pe_array_pe_val_0'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to schedule 'store' operation ('pe_array_pe_b_pass_2_addr_1_write_ln28', sysArray_complex/sysArray.cpp:28) of variable 'pe_array_pe_b_pass_1_load_2', sysArray_complex/sysArray.cpp:71 on array 'pe_array_pe_b_pass_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pe_array_pe_b_pass_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 13, loop 'sysarray_outer_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 24.39 seconds; current allocated memory: 890.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.96 seconds; current allocated memory: 914.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_209_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_6'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_209_6' (loop 'VITIS_LOOP_209_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln212', sysArray_complex/sysArray.cpp:212) on port 'gmem' (sysArray_complex/sysArray.cpp:212) and bus write operation ('gmem_addr_write_ln212', sysArray_complex/sysArray.cpp:212) on port 'gmem' (sysArray_complex/sysArray.cpp:212).
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_209_6' (loop 'VITIS_LOOP_209_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln212', sysArray_complex/sysArray.cpp:212) on port 'gmem' (sysArray_complex/sysArray.cpp:212) and bus write operation ('gmem_addr_write_ln212', sysArray_complex/sysArray.cpp:212) on port 'gmem' (sysArray_complex/sysArray.cpp:212).
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_209_6' (loop 'VITIS_LOOP_209_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln212', sysArray_complex/sysArray.cpp:212) on port 'gmem' (sysArray_complex/sysArray.cpp:212) and bus write operation ('gmem_addr_write_ln212', sysArray_complex/sysArray.cpp:212) on port 'gmem' (sysArray_complex/sysArray.cpp:212).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 12, loop 'VITIS_LOOP_209_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 914.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 914.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 915.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 915.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 16.28 seconds; current allocated memory: 939.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 21.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 21.68 seconds; current allocated memory: 984.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.18 seconds; current allocated memory: 984.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 984.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0 seconds. Elapsed time: 2.17 seconds; current allocated memory: 985.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 988.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' pipeline 'VITIS_LOOP_112_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' is 32768, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_01001) & (icmp_ln112_reg_44160 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)), (1'b0 == ap_block_pp0_stage0_11001), ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.79 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' pipeline 'VITIS_LOOP_117_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' is 32768, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_01001) & (icmp_ln117_reg_44160 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)), (1'b0 == ap_block_pp0_stage0_11001), ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.96 seconds. CPU system time: 0.25 seconds. Elapsed time: 11.33 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' pipeline 'sysarray_outer_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102410_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_sysarray_outer_loop1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 316.344 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_complex/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_complex/sysArray.cpp:94:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:111:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:116:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:138:1
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file sysArray_complex/sysArray.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.2 seconds. CPU system time: 0.6 seconds. Elapsed time: 3.07 seconds; current allocated memory: 317.857 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_complex/sysArray.cpp:101:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset() (.13)' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_complex/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset() (.13)' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_complex/sysArray.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_complex/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_complex/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_complex/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_complex/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' into 'systolic_array(unsigned int*, unsigned int*, unsigned int, unsigned int, unsigned int, unsigned int*)' (sysArray_complex/sysArray.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int, unsigned int, unsigned int, unsigned int*)' (sysArray_complex/sysArray.cpp:89:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'sysarray_outer_loop1' (sysArray_complex/sysArray.cpp:159:13) in function 'systolic_array' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'this.pe.val' (sysArray_complex/sysArray.cpp:159:13)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_112_2'(sysArray_complex/sysArray.cpp:112:24) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:112:24)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_117_4'(sysArray_complex/sysArray.cpp:117:24) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:117:24)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 32 in loop 'VITIS_LOOP_211_7'(sysArray_complex/sysArray.cpp:211:35) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:211:35)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.22 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.72 seconds; current allocated memory: 321.094 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.096 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.669 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 324.303 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (sysArray_complex/sysArray.cpp:42) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_2' (sysArray_complex/sysArray.cpp:112) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_4' (sysArray_complex/sysArray.cpp:117) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_6' (sysArray_complex/sysArray.cpp:210) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (sysArray_complex/sysArray.cpp:42) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sysarray_outer_loop1' (sysArray_complex/sysArray.cpp:159) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_210_6' (sysArray_complex/sysArray.cpp:210) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'sysarray_inner_loop1' (sysArray_complex/sysArray.cpp:162) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_complex/sysArray.cpp:52) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_complex/sysArray.cpp:55) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_79_1' (sysArray_complex/sysArray.cpp:79) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_2' (sysArray_complex/sysArray.cpp:80) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_211_7' (sysArray_complex/sysArray.cpp:211) in function 'systolic_array' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_complex/sysArray.cpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_complex/sysArray.cpp:132) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'M1' (sysArray_complex/sysArray.cpp:105) accessed through non-constant indices on dimension 1 (sysArray_complex/sysArray.cpp:176:53), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_complex/sysArray.cpp:105) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'M2' (sysArray_complex/sysArray.cpp:105) accessed through non-constant indices on dimension 1 (sysArray_complex/sysArray.cpp:177:53), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_complex/sysArray.cpp:105) in dimension 1 completely.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'systolic_array' (sysArray_complex/sysArray.cpp:89)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array' (sysArray_complex/sysArray.cpp:89), detected/extracted 1 process function(s): 
	 'Loop_1_proc1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_complex/sysArray.cpp:159:22) in function 'Loop_1_proc1'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 46.84 seconds. CPU system time: 0.19 seconds. Elapsed time: 47.04 seconds; current allocated memory: 453.985 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (sysArray_complex/sysArray.cpp:41:29) in function 'Loop_1_proc1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_111_1' (sysArray_complex/sysArray.cpp:112:32) in function 'Loop_1_proc1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_116_3' (sysArray_complex/sysArray.cpp:117:32) in function 'Loop_1_proc1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (sysArray_complex/sysArray.cpp:41:29) in function 'Loop_1_proc1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_140_5' (sysArray_complex/sysArray.cpp:140:35) in function 'Loop_1_proc1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'top_outer_loop1' (sysArray_complex/sysArray.cpp:140:35) in function 'Loop_1_proc1'.
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:14:6)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[0]' (sysArray_complex/sysArray.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[2]' (sysArray_complex/sysArray.cpp:13:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:22:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[0]' (sysArray_complex/sysArray.cpp:27:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[0]' (sysArray_complex/sysArray.cpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:14:6)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[3]' (sysArray_complex/sysArray.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[2]' (sysArray_complex/sysArray.cpp:13:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 263.23 seconds. CPU system time: 0.22 seconds. Elapsed time: 263.47 seconds; current allocated memory: 735.111 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('pe_array_pe_a_pass_2_addr_5_write_ln12', sysArray_complex/sysArray.cpp:12) of constant 0 on array 'pe_array_pe_a_pass_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pe_array_pe_a_pass_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.39 seconds. CPU system time: 0.1 seconds. Elapsed time: 33.49 seconds; current allocated memory: 749.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 749.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 749.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 750.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 26.85 seconds; current allocated memory: 770.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.43 seconds; current allocated memory: 816.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30.26 seconds. CPU system time: 0.08 seconds. Elapsed time: 30.35 seconds; current allocated memory: 836.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.53 seconds; current allocated memory: 883.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sysarray_outer_loop1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('pe_array_pe_val_0_addr_write_ln22', sysArray_complex/sysArray.cpp:22) of variable 'add_ln22_3', sysArray_complex/sysArray.cpp:22 on array 'pe_array_pe_val_0' and 'load' operation ('pe_array_pe_val_0_load_3', sysArray_complex/sysArray.cpp:22) on array 'pe_array_pe_val_0'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('pe_array_pe_val_0_addr_write_ln22', sysArray_complex/sysArray.cpp:22) of variable 'add_ln22_3', sysArray_complex/sysArray.cpp:22 on array 'pe_array_pe_val_0' and 'load' operation ('pe_array_pe_val_0_load_3', sysArray_complex/sysArray.cpp:22) on array 'pe_array_pe_val_0'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to schedule 'store' operation ('pe_array_pe_b_pass_2_addr_1_write_ln28', sysArray_complex/sysArray.cpp:28) of variable 'pe_array_pe_b_pass_1_load_2', sysArray_complex/sysArray.cpp:71 on array 'pe_array_pe_b_pass_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pe_array_pe_b_pass_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 13, loop 'sysarray_outer_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 24.28 seconds; current allocated memory: 890.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.98 seconds; current allocated memory: 914.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_6'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' (loop 'VITIS_LOOP_210_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) and bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213).
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' (loop 'VITIS_LOOP_210_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) and bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213).
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' (loop 'VITIS_LOOP_210_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) and bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 12, loop 'VITIS_LOOP_210_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 914.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 914.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 915.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 915.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 16.2 seconds; current allocated memory: 939.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 21.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 21.49 seconds; current allocated memory: 984.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.89 seconds; current allocated memory: 984.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 984.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.01 seconds; current allocated memory: 985.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 988.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' pipeline 'VITIS_LOOP_112_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' is 32768, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_01001) & (icmp_ln112_reg_44160 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)), (1'b0 == ap_block_pp0_stage0_11001), ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.68 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' pipeline 'VITIS_LOOP_117_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' is 32768, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_01001) & (icmp_ln117_reg_44160 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)), (1'b0 == ap_block_pp0_stage0_11001), ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.66 seconds. CPU system time: 0.27 seconds. Elapsed time: 11.04 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' pipeline 'sysarray_outer_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102410_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_sysarray_outer_loop1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.340 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_complex/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_complex/sysArray.cpp:94:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:111:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:116:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:138:1
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file sysArray_complex/sysArray.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.4 seconds. CPU system time: 0.64 seconds. Elapsed time: 3.2 seconds; current allocated memory: 317.854 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_complex/sysArray.cpp:101:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset() (.13)' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_complex/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset() (.13)' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_complex/sysArray.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_complex/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_complex/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_complex/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_complex/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' into 'systolic_array(unsigned int*, unsigned int*, unsigned int, unsigned int, unsigned int, unsigned int*)' (sysArray_complex/sysArray.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int, unsigned int, unsigned int, unsigned int*)' (sysArray_complex/sysArray.cpp:89:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'sysarray_outer_loop1' (sysArray_complex/sysArray.cpp:159:13) in function 'systolic_array' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'this.pe.val' (sysArray_complex/sysArray.cpp:159:13)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_112_2'(sysArray_complex/sysArray.cpp:112:24) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:112:24)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_117_4'(sysArray_complex/sysArray.cpp:117:24) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:117:24)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 32 in loop 'VITIS_LOOP_211_7'(sysArray_complex/sysArray.cpp:211:35) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:211:35)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.41 seconds. CPU system time: 0.65 seconds. Elapsed time: 6.08 seconds; current allocated memory: 321.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.063 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 323.639 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 324.267 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (sysArray_complex/sysArray.cpp:42) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_2' (sysArray_complex/sysArray.cpp:112) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_4' (sysArray_complex/sysArray.cpp:117) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_6' (sysArray_complex/sysArray.cpp:210) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (sysArray_complex/sysArray.cpp:42) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sysarray_outer_loop1' (sysArray_complex/sysArray.cpp:159) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_210_6' (sysArray_complex/sysArray.cpp:210) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'sysarray_inner_loop1' (sysArray_complex/sysArray.cpp:162) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_complex/sysArray.cpp:52) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_complex/sysArray.cpp:55) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_79_1' (sysArray_complex/sysArray.cpp:79) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_2' (sysArray_complex/sysArray.cpp:80) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_211_7' (sysArray_complex/sysArray.cpp:211) in function 'systolic_array' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_complex/sysArray.cpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_complex/sysArray.cpp:132) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'M1' (sysArray_complex/sysArray.cpp:105) accessed through non-constant indices on dimension 1 (sysArray_complex/sysArray.cpp:176:53), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_complex/sysArray.cpp:105) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'M2' (sysArray_complex/sysArray.cpp:105) accessed through non-constant indices on dimension 1 (sysArray_complex/sysArray.cpp:177:53), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_complex/sysArray.cpp:105) in dimension 1 completely.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'systolic_array' (sysArray_complex/sysArray.cpp:89)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array' (sysArray_complex/sysArray.cpp:89), detected/extracted 1 process function(s): 
	 'Loop_1_proc1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_complex/sysArray.cpp:159:22) in function 'Loop_1_proc1'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 46.65 seconds. CPU system time: 0.33 seconds. Elapsed time: 47.02 seconds; current allocated memory: 453.933 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (sysArray_complex/sysArray.cpp:41:29) in function 'Loop_1_proc1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_111_1' (sysArray_complex/sysArray.cpp:112:32) in function 'Loop_1_proc1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_116_3' (sysArray_complex/sysArray.cpp:117:32) in function 'Loop_1_proc1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (sysArray_complex/sysArray.cpp:41:29) in function 'Loop_1_proc1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_140_5' (sysArray_complex/sysArray.cpp:140:35) in function 'Loop_1_proc1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'top_outer_loop1' (sysArray_complex/sysArray.cpp:140:35) in function 'Loop_1_proc1'.
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:14:6)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[0]' (sysArray_complex/sysArray.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[2]' (sysArray_complex/sysArray.cpp:13:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:22:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[0]' (sysArray_complex/sysArray.cpp:27:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[0]' (sysArray_complex/sysArray.cpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:14:6)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[3]' (sysArray_complex/sysArray.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[2]' (sysArray_complex/sysArray.cpp:13:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 269.15 seconds. CPU system time: 0.6 seconds. Elapsed time: 269.8 seconds; current allocated memory: 735.097 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('pe_array_pe_a_pass_2_addr_5_write_ln12', sysArray_complex/sysArray.cpp:12) of constant 0 on array 'pe_array_pe_a_pass_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pe_array_pe_a_pass_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.56 seconds. CPU system time: 0.15 seconds. Elapsed time: 33.72 seconds; current allocated memory: 749.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 749.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 749.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 750.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 26.71 seconds; current allocated memory: 770.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.52 seconds; current allocated memory: 816.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30.27 seconds. CPU system time: 0.11 seconds. Elapsed time: 30.38 seconds; current allocated memory: 836.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.56 seconds; current allocated memory: 883.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sysarray_outer_loop1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('pe_array_pe_val_0_addr_write_ln22', sysArray_complex/sysArray.cpp:22) of variable 'add_ln22_3', sysArray_complex/sysArray.cpp:22 on array 'pe_array_pe_val_0' and 'load' operation ('pe_array_pe_val_0_load_3', sysArray_complex/sysArray.cpp:22) on array 'pe_array_pe_val_0'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('pe_array_pe_val_0_addr_write_ln22', sysArray_complex/sysArray.cpp:22) of variable 'add_ln22_3', sysArray_complex/sysArray.cpp:22 on array 'pe_array_pe_val_0' and 'load' operation ('pe_array_pe_val_0_load_3', sysArray_complex/sysArray.cpp:22) on array 'pe_array_pe_val_0'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to schedule 'store' operation ('pe_array_pe_b_pass_2_addr_1_write_ln28', sysArray_complex/sysArray.cpp:28) of variable 'pe_array_pe_b_pass_1_load_2', sysArray_complex/sysArray.cpp:71 on array 'pe_array_pe_b_pass_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pe_array_pe_b_pass_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 13, loop 'sysarray_outer_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 24.38 seconds; current allocated memory: 890.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.97 seconds; current allocated memory: 914.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_6'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' (loop 'VITIS_LOOP_210_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) and bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213).
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' (loop 'VITIS_LOOP_210_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) and bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213).
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' (loop 'VITIS_LOOP_210_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) and bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 12, loop 'VITIS_LOOP_210_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 914.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 914.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 915.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 915.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 16.19 seconds; current allocated memory: 939.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 21.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 21.71 seconds; current allocated memory: 984.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.88 seconds; current allocated memory: 984.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 984.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.99 seconds; current allocated memory: 985.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 988.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' pipeline 'VITIS_LOOP_112_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' is 32768, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_01001) & (icmp_ln112_reg_44160 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)), (1'b0 == ap_block_pp0_stage0_11001), ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.65 seconds. CPU system time: 0.13 seconds. Elapsed time: 4.8 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' pipeline 'VITIS_LOOP_117_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' is 32768, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_01001) & (icmp_ln117_reg_44160 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)), (1'b0 == ap_block_pp0_stage0_11001), ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.84 seconds. CPU system time: 0.33 seconds. Elapsed time: 11.32 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' pipeline 'sysarray_outer_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102410_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_sysarray_outer_loop1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_export -format xo 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.447 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_complex/sysArray.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_complex/sysArray.cpp:94:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:111:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:116:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:138:1
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file sysArray_complex/sysArray.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.27 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.93 seconds; current allocated memory: 317.947 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_complex/sysArray.cpp:101:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset() (.13)' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_complex/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset() (.13)' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_complex/sysArray.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_complex/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_complex/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_complex/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_complex/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' into 'systolic_array(unsigned int*, unsigned int*, unsigned int, unsigned int, unsigned int, unsigned int*)' (sysArray_complex/sysArray.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int, unsigned int, unsigned int, unsigned int*)' (sysArray_complex/sysArray.cpp:89:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'sysarray_outer_loop1' (sysArray_complex/sysArray.cpp:159:13) in function 'systolic_array' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'this.pe.b_tmp' (sysArray_complex/sysArray.cpp:159:13)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_112_2'(sysArray_complex/sysArray.cpp:112:24) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:112:24)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_117_4'(sysArray_complex/sysArray.cpp:117:24) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:117:24)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 32 in loop 'VITIS_LOOP_211_7'(sysArray_complex/sysArray.cpp:211:35) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:211:35)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.2 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.71 seconds; current allocated memory: 321.153 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.154 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 323.726 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 324.362 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (sysArray_complex/sysArray.cpp:42) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_2' (sysArray_complex/sysArray.cpp:112) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_4' (sysArray_complex/sysArray.cpp:117) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_6' (sysArray_complex/sysArray.cpp:210) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (sysArray_complex/sysArray.cpp:42) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sysarray_outer_loop1' (sysArray_complex/sysArray.cpp:159) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_210_6' (sysArray_complex/sysArray.cpp:210) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'sysarray_inner_loop1' (sysArray_complex/sysArray.cpp:162) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_complex/sysArray.cpp:52) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_complex/sysArray.cpp:55) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_79_1' (sysArray_complex/sysArray.cpp:79) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_2' (sysArray_complex/sysArray.cpp:80) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_211_7' (sysArray_complex/sysArray.cpp:211) in function 'systolic_array' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_complex/sysArray.cpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_complex/sysArray.cpp:132) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'M1' (sysArray_complex/sysArray.cpp:105) accessed through non-constant indices on dimension 1 (sysArray_complex/sysArray.cpp:176:53), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_complex/sysArray.cpp:105) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'M2' (sysArray_complex/sysArray.cpp:105) accessed through non-constant indices on dimension 1 (sysArray_complex/sysArray.cpp:177:53), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_complex/sysArray.cpp:105) in dimension 1 completely.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'systolic_array' (sysArray_complex/sysArray.cpp:89)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array' (sysArray_complex/sysArray.cpp:89), detected/extracted 1 process function(s): 
	 'Loop_1_proc1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_complex/sysArray.cpp:159:22) in function 'Loop_1_proc1'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 46.85 seconds. CPU system time: 0.25 seconds. Elapsed time: 47.1 seconds; current allocated memory: 454.045 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (sysArray_complex/sysArray.cpp:41:29) in function 'Loop_1_proc1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_111_1' (sysArray_complex/sysArray.cpp:112:32) in function 'Loop_1_proc1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_116_3' (sysArray_complex/sysArray.cpp:117:32) in function 'Loop_1_proc1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (sysArray_complex/sysArray.cpp:41:29) in function 'Loop_1_proc1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_140_5' (sysArray_complex/sysArray.cpp:140:35) in function 'Loop_1_proc1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'top_outer_loop1' (sysArray_complex/sysArray.cpp:140:35) in function 'Loop_1_proc1'.
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:14:6)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[0]' (sysArray_complex/sysArray.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[2]' (sysArray_complex/sysArray.cpp:13:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:22:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[0]' (sysArray_complex/sysArray.cpp:27:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[0]' (sysArray_complex/sysArray.cpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:14:6)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[3]' (sysArray_complex/sysArray.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[2]' (sysArray_complex/sysArray.cpp:13:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 266.36 seconds. CPU system time: 0.27 seconds. Elapsed time: 266.66 seconds; current allocated memory: 735.191 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('pe_array_pe_a_pass_2_addr_5_write_ln12', sysArray_complex/sysArray.cpp:12) of constant 0 on array 'pe_array_pe_a_pass_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pe_array_pe_a_pass_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.65 seconds. CPU system time: 0.1 seconds. Elapsed time: 33.76 seconds; current allocated memory: 749.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 749.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 750.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 750.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 26.74 seconds; current allocated memory: 770.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.52 seconds; current allocated memory: 816.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30.35 seconds. CPU system time: 0.06 seconds. Elapsed time: 30.42 seconds; current allocated memory: 836.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.58 seconds; current allocated memory: 883.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sysarray_outer_loop1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('pe_array_pe_val_0_addr_write_ln22', sysArray_complex/sysArray.cpp:22) of variable 'add_ln22_3', sysArray_complex/sysArray.cpp:22 on array 'pe_array_pe_val_0' and 'load' operation ('pe_array_pe_val_0_load_3', sysArray_complex/sysArray.cpp:22) on array 'pe_array_pe_val_0'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('pe_array_pe_val_0_addr_write_ln22', sysArray_complex/sysArray.cpp:22) of variable 'add_ln22_3', sysArray_complex/sysArray.cpp:22 on array 'pe_array_pe_val_0' and 'load' operation ('pe_array_pe_val_0_load_3', sysArray_complex/sysArray.cpp:22) on array 'pe_array_pe_val_0'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to schedule 'store' operation ('pe_array_pe_b_pass_2_addr_1_write_ln28', sysArray_complex/sysArray.cpp:28) of variable 'pe_array_pe_b_pass_1_load_2', sysArray_complex/sysArray.cpp:71 on array 'pe_array_pe_b_pass_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pe_array_pe_b_pass_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 13, loop 'sysarray_outer_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 24.5 seconds; current allocated memory: 890.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 2 seconds; current allocated memory: 914.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_6'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' (loop 'VITIS_LOOP_210_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) and bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213).
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' (loop 'VITIS_LOOP_210_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) and bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213).
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' (loop 'VITIS_LOOP_210_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) and bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 12, loop 'VITIS_LOOP_210_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 914.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 914.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 915.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 915.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 16.28 seconds; current allocated memory: 939.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 21.82 seconds. CPU system time: 0.07 seconds. Elapsed time: 21.9 seconds; current allocated memory: 984.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.85 seconds; current allocated memory: 984.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 984.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.94 seconds; current allocated memory: 985.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 988.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' pipeline 'VITIS_LOOP_112_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' is 32768, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_01001) & (icmp_ln112_reg_44160 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)), (1'b0 == ap_block_pp0_stage0_11001), ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.84 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' pipeline 'VITIS_LOOP_117_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' is 32768, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_01001) & (icmp_ln117_reg_44160 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)), (1'b0 == ap_block_pp0_stage0_11001), ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.86 seconds. CPU system time: 0.25 seconds. Elapsed time: 11.25 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' pipeline 'sysarray_outer_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102410_32_1_1': 8 instance(s).
