 
****************************************
check_design summary:
Version:     T-2022.03-SP2
Date:        Tue May 14 15:21:45 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     32
    Unconnected ports (LINT-28)                                    32

Cells                                                              32
    Connected to power or ground (LINT-32)                         30
    Nets connected to multiple pins on same cell (LINT-33)          2

Tristate                                                            2
    Single tristate driver drives an input pin (LINT-63)            2
--------------------------------------------------------------------------------

Warning: In design 'rom', port 'addr_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'rom', port 'addr_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'rom', port 'addr_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'rom', port 'addr_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'rom', port 'addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'rom', port 'addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rom' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_i[31]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rom' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_i[30]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rom' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_i[29]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rom' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_i[28]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rom' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_i[1]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rom' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_i[0]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[31]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[30]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[29]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[28]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[27]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[26]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[25]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[24]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[23]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[22]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[21]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[20]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[19]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[18]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[17]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[16]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[15]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[14]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[13]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[12]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[11]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[10]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[9]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_uart_debug' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_rdata_i[8]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', the same net is connected to more than one pin on submodule 'u_rom'. (LINT-33)
   Net 'n16411' is connected to pins 'addr_i[31]', 'addr_i[30]'', 'addr_i[29]', 'addr_i[28]', 'addr_i[1]', 'addr_i[0]'.
Warning: In design 'tinyriscv_soc_top', the same net is connected to more than one pin on submodule 'u_uart_debug'. (LINT-33)
   Net 'n16411' is connected to pins 'mem_rdata_i[31]', 'mem_rdata_i[30]'', 'mem_rdata_i[29]', 'mem_rdata_i[28]', 'mem_rdata_i[27]', 'mem_rdata_i[26]', 'mem_rdata_i[25]', 'mem_rdata_i[24]', 'mem_rdata_i[23]', 'mem_rdata_i[22]', 'mem_rdata_i[21]', 'mem_rdata_i[20]', 'mem_rdata_i[19]', 'mem_rdata_i[18]', 'mem_rdata_i[17]', 'mem_rdata_i[16]', 'mem_rdata_i[15]', 'mem_rdata_i[14]', 'mem_rdata_i[13]', 'mem_rdata_i[12]', 'mem_rdata_i[11]', 'mem_rdata_i[10]', 'mem_rdata_i[9]', 'mem_rdata_i[8]'.
Warning: Net 'gpio_io[0]' has a single tri-state driver.  (LINT-63)
Warning: Net 'gpio_io[1]' has a single tri-state driver.  (LINT-63)
1
