<!DOCTYPE html>
<html lang="en" data-theme="light">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta http-equiv="X-UA-Compatible" content="ie=edge">

<!-- æ ‡é¢˜ -->
<title>Synthesis - å¦‚ä½•å¿«é€Ÿåšä¸€ä¸ªåŸºæœ¬ç»¼åˆï¼Ÿ | é£ç»§ç»­å¹</title>

<!-- ç½‘ç«™æè¿° -->
<meta name="description" content="">
<meta name="keywords" content="æ•°å­—ä¸­åç«¯">
<meta name="author" content="é£ç»§ç»­å¹">

<!-- Open Graph -->
<meta property="og:type" content="article">
<meta property="og:title" content="Synthesis - å¦‚ä½•å¿«é€Ÿåšä¸€ä¸ªåŸºæœ¬ç»¼åˆï¼Ÿ">
<meta property="og:description" content="">
<meta property="og:url" content="http://example.com/2026/02/26/Synthesis-%E5%A6%82%E4%BD%95%E5%BF%AB%E9%80%9F%E5%81%9A%E4%B8%80%E4%B8%AA%E5%9F%BA%E6%9C%AC%E7%BB%BC%E5%90%88%EF%BC%9F/index.html">
<meta property="og:site_name" content="é£ç»§ç»­å¹">


<!-- Favicon -->

<link rel="icon" href="/images/laozhichi.ico">


<!-- é¢„è¿æ¥ -->
<link rel="preconnect" href="https://fonts.googleapis.com">
<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>

<!-- å­—ä½“ -->
<link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;500;600;700&family=Noto+Sans+SC:wght@400;500;700&family=JetBrains+Mono:wght@400;500&display=swap" rel="stylesheet">

<!-- æ ·å¼è¡¨ -->

<link rel="stylesheet" href="/css/style.css">


<!-- RSS -->


<!-- è§„èŒƒé“¾æ¥ -->
<link rel="canonical" href="http://example.com/2026/02/26/Synthesis-%E5%A6%82%E4%BD%95%E5%BF%AB%E9%80%9F%E5%81%9A%E4%B8%80%E4%B8%AA%E5%9F%BA%E6%9C%AC%E7%BB%BC%E5%90%88%EF%BC%9F/index.html">

<!-- ä¸»é¢˜è‰² -->
<meta name="theme-color" content="#2563eb" media="(prefers-color-scheme: light)">
<meta name="theme-color" content="#1e293b" media="(prefers-color-scheme: dark)">

<!-- è‡ªå®šä¹‰æ ·å¼å˜é‡ -->
<style>
  :root {
    --primary-color: #2563eb;
  }
</style>

<meta name="generator" content="Hexo 8.1.1"></head>
<body>
  <header class="site-header">
  <div class="header-container">
    <!-- Logo / ç«™ç‚¹æ ‡é¢˜ -->
    <div class="site-brand">
      <a href="/" class="site-logo">
        
          <img src="/images/laozhichi.ico#%20%E7%95%99%E7%A9%BA%E5%88%99%E6%98%BE%E7%A4%BA%E7%AB%99%E7%82%B9%E6%A0%87%E9%A2%98" alt="é£ç»§ç»­å¹">
        
      </a>
    </div>

    <!-- å¯¼èˆªèœå• -->
    <nav class="site-nav">
      <ul class="nav-list">
        
          <li class="nav-item">
            <a href="/" 
               class="nav-link ">
              é¦–é¡µ
            </a>
          </li>
        
          <li class="nav-item">
            <a href="/archives" 
               class="nav-link ">
              å½’æ¡£
            </a>
          </li>
        
          <li class="nav-item">
            <a href="/about" 
               class="nav-link ">
              å…³äº
            </a>
          </li>
        
      </ul>
    </nav>

    <!-- å·¥å…·æ  -->
    <div class="header-tools">
      <!-- æœç´¢æŒ‰é’® -->
      
        <button class="tool-btn search-toggle" aria-label="æœç´¢" title="æœç´¢">
          <svg xmlns="http://www.w3.org/2000/svg" width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
            <circle cx="11" cy="11" r="8"></circle>
            <path d="m21 21-4.3-4.3"></path>
          </svg>
        </button>
      

      <!-- ä¸»é¢˜åˆ‡æ¢ -->
      
        <button class="tool-btn theme-toggle" aria-label="åˆ‡æ¢ä¸»é¢˜" title="åˆ‡æ¢ä¸»é¢˜">
          <svg class="icon-sun" xmlns="http://www.w3.org/2000/svg" width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
            <circle cx="12" cy="12" r="4"></circle>
            <path d="M12 2v2"></path>
            <path d="M12 20v2"></path>
            <path d="m4.93 4.93 1.41 1.41"></path>
            <path d="m17.66 17.66 1.41 1.41"></path>
            <path d="M2 12h2"></path>
            <path d="M20 12h2"></path>
            <path d="m6.34 17.66-1.41 1.41"></path>
            <path d="m19.07 4.93-1.41 1.41"></path>
          </svg>
          <svg class="icon-moon" xmlns="http://www.w3.org/2000/svg" width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
            <path d="M12 3a6 6 0 0 0 9 9 9 9 0 1 1-9-9Z"></path>
          </svg>
        </button>
      

      <!-- ç§»åŠ¨ç«¯èœå•æŒ‰é’® -->
      <button class="tool-btn menu-toggle" aria-label="èœå•" title="èœå•">
        <svg xmlns="http://www.w3.org/2000/svg" width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
          <line x1="4" x2="20" y1="12" y2="12"></line>
          <line x1="4" x2="20" y1="6" y2="6"></line>
          <line x1="4" x2="20" y1="18" y2="18"></line>
        </svg>
      </button>
    </div>
  </div>

  <!-- ç§»åŠ¨ç«¯å¯¼èˆª -->
  <div class="mobile-nav">
    <ul class="mobile-nav-list">
      
        <li class="mobile-nav-item">
          <a href="/" 
             class="mobile-nav-link ">
            é¦–é¡µ
          </a>
        </li>
      
        <li class="mobile-nav-item">
          <a href="/archives" 
             class="mobile-nav-link ">
            å½’æ¡£
          </a>
        </li>
      
        <li class="mobile-nav-item">
          <a href="/about" 
             class="mobile-nav-link ">
            å…³äº
          </a>
        </li>
      
    </ul>
  </div>
</header>

  
  <main class="main-content">
    <div class="container">
      <div class="page-layout post-layout">
  <article class="post-article">
    <!-- æ–‡ç« å¤´éƒ¨ -->
    <header class="post-header">
      <h1 class="post-title">Synthesis - å¦‚ä½•å¿«é€Ÿåšä¸€ä¸ªåŸºæœ¬ç»¼åˆï¼Ÿ</h1>
      
      <!-- å…ƒä¿¡æ¯ -->
      <div class="post-meta">
  <!-- å‘å¸ƒæ—¥æœŸ -->
  <span class="meta-item meta-date">
    <svg xmlns="http://www.w3.org/2000/svg" width="14" height="14" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
      <rect width="18" height="18" x="3" y="4" rx="2" ry="2"></rect>
      <line x1="16" x2="16" y1="2" y2="6"></line>
      <line x1="8" x2="8" y1="2" y2="6"></line>
      <line x1="3" x2="21" y1="10" y2="10"></line>
    </svg>
    <time datetime="2026-02-26">
      2026-02-26
    </time>
  </span>

  <!-- æ›´æ–°æ—¥æœŸ -->
  

  <!-- å­—æ•°ç»Ÿè®¡ -->
  
    <span class="meta-item meta-wordcount">
      <svg xmlns="http://www.w3.org/2000/svg" width="14" height="14" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
        <path d="M17 6.1H3"></path>
        <path d="M21 12.1H3"></path>
        <path d="M15.1 18H3"></path>
      </svg>
      
      18.8k å­—
    </span>
  

  <!-- é˜…è¯»æ—¶é—´ -->
  
    <span class="meta-item meta-readtime">
      <svg xmlns="http://www.w3.org/2000/svg" width="14" height="14" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
        <circle cx="12" cy="12" r="10"></circle>
        <polyline points="12 6 12 12 16 14"></polyline>
      </svg>
      
      çº¦ 63 åˆ†é’Ÿ
    </span>
  

  <!-- æ ‡ç­¾ï¼ˆä»…åœ¨åˆ—è¡¨é¡µæ˜¾ç¤ºå‰å‡ ä¸ªï¼‰ -->
  
</div>

      
      <!-- å°é¢å›¾ -->
      
    </header>

    <!-- æ–‡ç« å†…å®¹ -->
    <div class="post-content markdown-body">
      <meta name="referrer" content="no-referrer" />

<h3 id="1ã€å¦‚ä½•å¿«é€Ÿåšä¸€ä¸ªé€»è¾‘ç»¼åˆ"><a href="#1ã€å¦‚ä½•å¿«é€Ÿåšä¸€ä¸ªé€»è¾‘ç»¼åˆ" class="headerlink" title="1ã€å¦‚ä½•å¿«é€Ÿåšä¸€ä¸ªé€»è¾‘ç»¼åˆ"></a>1ã€å¦‚ä½•å¿«é€Ÿåšä¸€ä¸ªé€»è¾‘ç»¼åˆ</h3><img src="https://img2024.cnblogs.com/blog/3728231/202602/3728231-20260226224847823-624627748.png">

<img src="https://img2024.cnblogs.com/blog/3728231/202602/3728231-20260226225009933-666035214.png">

<p>åœ¨è¿™é‡Œéœ€è¦è®°ä½ï¼šåœ¨è®¾ç½®åº“çš„æœç´¢è·¯å¾„ã€è®¾ç½®å·¥è‰ºåº“çš„æ—¶å€™ï¼Œè¦ä½¿ç”¨set_app_var.å…¶ä»–çš„è®¾ç½®å¯ä»¥ä½¿ç”¨setäº†ã€‚</p>
<p>è¯»å–rtlä»£ç ä½¿ç”¨read_fileï¼Œå†™å‡ºç½‘è¡¨ä½¿ç”¨write_fileï¼Œæœ€åä¼šå¾—åˆ°å¾ˆå¤šæŠ¥å‘Š(.rpt)</p>
<p>åœ¨è¿™é‡Œæˆ‘ä»¬ä½¿ç”¨ä¸‹é¢çš„ä»£ç ä½œä¸ºé¡¶å±‚æ¨¡å—ï¼š</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> my_module</span><br><span class="line">(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">logic</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">1</span>:<span class="number">0</span>] sel,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] wdata,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">logic</span> wr_en,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] rdata</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] register_file[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">  <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">for</span> (<span class="keyword">int</span> i = <span class="number">0</span>; i &lt; <span class="number">4</span>; i++) <span class="keyword">begin</span></span><br><span class="line">        register_file[i] &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (wr_en) <span class="keyword">begin</span></span><br><span class="line">        register_file[sel] &lt;= wdata;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> rdata = register_file[sel];</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>ä¸€ä¸ªè¯»å†™å…±ç”¨åœ°å€çº¿ã€æ”¯æŒåŒæ­¥å†™å…¥ä¸å¼‚æ­¥è¯»å–çš„ 4è¡Œ Ã— 32ä½å®½ çš„å¾®å‹å¯„å­˜å™¨å †ï¼ˆRegister Fileï¼‰ã€‚</p>
<p>.dbæ–‡ä»¶æ˜¯ç»™DCè¯»å–ï¼Œå¯¹åº”çš„.libæ–‡ä»¶æ˜¯ä¾›äººå‚è€ƒã€‚lib compilerå·¥å…·å¯å°†.libæ–‡ä»¶è½¬æ¢ä¸º.dbæ–‡ä»¶</p>
<p>.lib (Libertyæ ¼å¼) æ˜¯æ˜æ–‡çš„æ–‡æœ¬æ–‡ä»¶ï¼Œå¯ä»¥ç”¨è®°äº‹æœ¬æ‰“å¼€å®ƒ</p>
<p>Synopsys çš„ DC ç»¼åˆå·¥å…·å®ƒå«Œè¯»æ–‡æœ¬å¤ªæ…¢äº†ï¼æ‰€ä»¥ï¼ŒSynopsys æŠŠ .lib ç¼–è¯‘ã€åŠ å¯†æˆäº†å®ƒç‹¬å®¶ä¸“å±çš„äºŒè¿›åˆ¶æ ¼å¼â€”â€”ä¹Ÿå°±æ˜¯è¿™ä¸ª .db (Database) æ–‡ä»¶ã€‚</p>
<p>æ‰€ä»¥æ€»ç»“ä¸€å¥è¯ï¼š.lib æ˜¯ç»™äººçœ‹çš„å·¥è‰ºåº“ï¼Œ.db æ˜¯ç»™ DC å·¥å…·é«˜æ•ˆç‡ä½¿ç”¨çš„å·¥è‰ºåº“ã€‚</p>
<p>åªè¦ä½ åœ¨ .v æ–‡ä»¶é‡Œçœ‹åˆ° GTECH å‰ç¼€å’Œ <strong>SEQGEN</strong> å•å…ƒï¼Œå°±å¯ä»¥ 100% åˆ¤å®šè¿™æ˜¯ä¸€ä¸ªæœªç»æ˜ å°„ï¼ˆUnmappedï¼‰çš„ä¸­é—´æ€ç½‘è¡¨ã€‚</p>
<ol>
<li>çœ‹åˆ° <strong>SEQGEN</strong>ï¼šæ—¶åºé€»è¾‘çš„æ¯›å¯</li>
</ol>
<p>ç‰¹å¾ï¼šå¯„å­˜å™¨ä¸æ˜¯å…·ä½“çš„å·¥è‰ºå•å…ƒï¼ˆå¦‚ SMIC çš„ DFFRQX1Mï¼‰ï¼Œè€Œæ˜¯ç»Ÿä¸€æ ‡ç€ <strong>SEQGEN</strong>ã€‚<br>å«ä¹‰ï¼šè¿™ä»£è¡¨ Design Compiler å·²ç»è¯†åˆ«å‡ºè¿™é‡Œéœ€è¦â€œå­˜æ•°æ®â€ï¼Œä½†è¿˜æ²¡å†³å®šç”¨å“ªä¸ªç”µå‹ã€å“ªä¸ªå°ºå¯¸çš„è§¦å‘å™¨å»å­˜ã€‚</p>
<ol start="2">
<li>çœ‹åˆ° GTECH_ å‰ç¼€ï¼šç»„åˆé€»è¾‘çš„å ä½ç¬¦</li>
</ol>
<p>ç‰¹å¾ï¼šæ‰€æœ‰çš„é—¨ç”µè·¯éƒ½å« GTECH_AND2ã€GTECH_NOTã€GTECH_BUF ç­‰ã€‚<br>å«ä¹‰ï¼šè¿™äº›æ˜¯ Synopsys å†…éƒ¨çš„é€šç”¨é€»è¾‘ç¬¦å·ã€‚å®ƒä»¬æ²¡æœ‰ç‰©ç†å°ºå¯¸ï¼Œæ²¡æœ‰å»¶è¿Ÿæ•°æ®ï¼Œåªæ˜¯åœ¨é€»è¾‘ä¸Šå‘Šè¯‰å·¥å…·â€œè¿™é‡Œæœ‰ä¸ªä¸é—¨â€ã€‚</p>
<ol start="3">
<li>é€»è¾‘å—æ“ä½œç¬¦ (MUX_OP, SELECT_OP)</li>
</ol>
<p>ç‰¹å¾ï¼šå‡ºç°è¿™ç§å¤§å†™å­—æ¯ç»“å°¾ä¸”å¸¦ _OP çš„å•å…ƒã€‚<br>å«ä¹‰ï¼šè¿™æ˜¯ DC æŠŠä½ çš„ if-else æˆ– case è¯­å¥åˆæ­¥è½¬æ¢æˆçš„â€œåŠŸèƒ½å—â€ã€‚åœ¨æœ€ç»ˆæ˜ å°„æ—¶ï¼Œå®ƒä»¬ä¼šè¢«æ‹†è§£æˆä¸€å¤§å †ç»†ç¢çš„ç»„åˆé—¨ç”µè·¯ã€‚</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="comment">// Created by: Synopsys Design Compiler(R)</span></span><br><span class="line"><span class="comment">// Version   : T-2022.03-SP2</span></span><br><span class="line"><span class="comment">// Date      : Fri Feb 20 01:43:16 2026</span></span><br><span class="line"><span class="comment">/////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> my_module ( clk, rst_n, sel, wdata, wr_en, rdata );</span><br><span class="line">  <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] sel;</span><br><span class="line">  <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] wdata;</span><br><span class="line">  <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] rdata;</span><br><span class="line">  <span class="keyword">input</span> clk, rst_n, wr_en;</span><br><span class="line">  \**SEQGEN**  \register_file_reg[<span class="number">1</span>][<span class="number">0</span>]  ( <span class="variable">.clear</span>(N8), <span class="variable">.preset</span>(<span class="number">1&#x27;b0</span>), </span><br><span class="line">        <span class="variable">.next_state</span>(wdata[<span class="number">0</span>]), <span class="variable">.clocked_on</span>(clk), <span class="variable">.data_in</span>(<span class="number">1&#x27;b0</span>), <span class="variable">.enable</span>(<span class="number">1&#x27;b0</span>), </span><br><span class="line">        <span class="variable">.Q</span>(\register_file[<span class="number">1</span>][<span class="number">0</span>] ), <span class="variable">.synch_clear</span>(<span class="number">1&#x27;b0</span>), <span class="variable">.synch_preset</span>(<span class="number">1&#x27;b0</span>), </span><br><span class="line">        <span class="variable">.synch_toggle</span>(<span class="number">1&#x27;b0</span>), <span class="variable">.synch_enable</span>(N15) );</span><br><span class="line">  \**SEQGEN**  \register_file_reg[<span class="number">0</span>][<span class="number">31</span>]  ( <span class="variable">.clear</span>(N8), <span class="variable">.preset</span>(<span class="number">1&#x27;b0</span>), </span><br><span class="line">        <span class="variable">.next_state</span>(wdata[<span class="number">31</span>]), <span class="variable">.clocked_on</span>(clk), <span class="variable">.data_in</span>(<span class="number">1&#x27;b0</span>), <span class="variable">.enable</span>(<span class="number">1&#x27;b0</span>), <span class="variable">.Q</span>(\register_file[<span class="number">0</span>][<span class="number">31</span>] ), <span class="variable">.synch_clear</span>(<span class="number">1&#x27;b0</span>), <span class="variable">.synch_preset</span>(<span class="number">1&#x27;b0</span>), </span><br><span class="line">        <span class="variable">.synch_toggle</span>(<span class="number">1&#x27;b0</span>), <span class="variable">.synch_enable</span>(N14) );</span><br><span class="line">  \**SEQGEN**  \register_file_reg[<span class="number">0</span>][<span class="number">30</span>]  ( <span class="variable">.clear</span>(N8), <span class="variable">.preset</span>(<span class="number">1&#x27;b0</span>), </span><br><span class="line">        <span class="variable">.next_state</span>(wdata[<span class="number">30</span>]), <span class="variable">.clocked_on</span>(clk), <span class="variable">.data_in</span>(<span class="number">1&#x27;b0</span>), <span class="variable">.enable</span>(<span class="number">1&#x27;b0</span>), <span class="variable">.Q</span>(\register_file[<span class="number">0</span>][<span class="number">30</span>] ), <span class="variable">.synch_clear</span>(<span class="number">1&#x27;b0</span>), <span class="variable">.synch_preset</span>(<span class="number">1&#x27;b0</span>), </span><br><span class="line">        <span class="variable">.synch_toggle</span>(<span class="number">1&#x27;b0</span>), <span class="variable">.synch_enable</span>(N14) );</span><br><span class="line">  GTECH_AND2 C529 ( <span class="variable">.A</span>(sel[<span class="number">0</span>]), <span class="variable">.B</span>(sel[<span class="number">1</span>]), <span class="variable">.Z</span>(N13) );</span><br><span class="line">  GTECH_AND2 C530 ( <span class="variable">.A</span>(N0), <span class="variable">.B</span>(sel[<span class="number">1</span>]), <span class="variable">.Z</span>(N12) );</span><br><span class="line">  GTECH_NOT I_0 ( <span class="variable">.A</span>(sel[<span class="number">0</span>]), <span class="variable">.Z</span>(N0) );</span><br><span class="line">  GTECH_AND2 C531 ( <span class="variable">.A</span>(sel[<span class="number">0</span>]), <span class="variable">.B</span>(N1), <span class="variable">.Z</span>(N11) );</span><br><span class="line"></span><br><span class="line">  GTECH_BUF B_2 ( <span class="variable">.A</span>(sel[<span class="number">0</span>]), <span class="variable">.Z</span>(N6) );</span><br><span class="line">  GTECH_BUF B_3 ( <span class="variable">.A</span>(sel[<span class="number">1</span>]), <span class="variable">.Z</span>(N7) );</span><br><span class="line">  GTECH_NOT I_4 ( <span class="variable">.A</span>(rst_n), <span class="variable">.Z</span>(N8) );</span><br><span class="line">  GTECH_NOT I_5 ( <span class="variable">.A</span>(wr_en), <span class="variable">.Z</span>(N9) );</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>èµ·ç‚¹ (RTL)ï¼šä½ å†™çš„ .sv æºä»£ç ã€‚</p>
<p>ç¬¬ä¸€ç«™ (Elaborate)ï¼šæ‰§è¡Œ read_file åï¼ŒDC æŠŠä»£ç ç¿»è¯‘æˆ GTECH ç½‘è¡¨ã€‚ä½ ç°åœ¨çœ‹çš„å°±æ˜¯è¿™ä¸€ç«™çš„äº§ç‰©ã€‚</p>
<p>ç¬¬äºŒç«™ (Compile)ï¼šæ‰§è¡Œ compile_ultra åï¼ŒDC ä¼šæŠŠ GTECH æ›¿æ¢ä¸ºå…·ä½“çš„å·¥è‰ºå•å…ƒã€‚</p>
<p>ç»ˆç‚¹ (Mapped)ï¼šäº§ç”ŸåŒ…å« DFFRQX1M æˆ– OA22XLM ç­‰çœŸå®å•å…ƒçš„ Mapped ç½‘è¡¨ã€‚</p>
<p>postcompile.v æ˜¯ç»™ Design Compiler è‡ªå·±çœ‹çš„ï¼Œè€Œ change_names åçš„ç½‘è¡¨æ˜¯ç»™å…¨ä¸–ç•Œçœ‹çš„ã€‚</p>
<p>ğŸ” åŒºåˆ«ä¸€ï¼šé€ƒé€¸å­—ç¬¦ vs. è§„èŒƒå‘½å (Escaped Names)</p>
<p>è¿™æ˜¯æœ€å®¹æ˜“çœ‹å‡ºæ¥çš„åŒºåˆ«ã€‚</p>
<p>postcompile.v (å¸¦æœ‰â€œåæ–œæ â€)ï¼š<br>ä½ çœ‹å®ƒçš„è¿çº¿åå’Œå®ä¾‹åï¼š\register_file[3][31]ã€‚<br>åŸç†ï¼šåœ¨ Verilog è¯­æ³•ä¸­ï¼Œå¦‚æœåå­—é‡Œå¸¦ä¸­æ‹¬å· []ï¼Œç¼–è¯‘å™¨ä¼šè§‰å¾—é‚£æ˜¯æ•°ç»„ã€‚DC ä¸ºäº†ä¿ç•™ä½  RTL é‡Œçš„å±‚çº§ç¾æ„Ÿï¼Œå¼ºè¡ŒåŠ äº†åæ–œæ  \ ä½œä¸ºè½¬ä¹‰ã€‚<br>æ¯’ç‚¹ï¼šè¿™ç§æ ¼å¼è™½ç„¶åˆæ³•ï¼Œä½†åˆ°äº†åç«¯å·¥å…·ï¼ˆæ¯”å¦‚ Innovusï¼‰æˆ–è€…ä»¿çœŸå™¨é‡Œï¼Œç»å¸¸ä¼šæŠ¥é”™æˆ–è¯†åˆ«æ··ä¹±ã€‚<br>change_names å (å¹²å‡€æ¸…çˆ½)ï¼š<br>åå­—å˜æˆäº†ï¼šregister_file_reg_3__31_ã€‚<br>åŸç†ï¼šDC æŠŠæ‰€æœ‰çš„ [ å’Œ ] å…¨éƒ½æ¢æˆäº†ä¸‹åˆ’çº¿ _ã€‚<br>ä¼˜ç‚¹ï¼šè¿™å«â€œåˆæ³•åŒ–ï¼ˆLegalizationï¼‰â€ï¼Œæ‰€æœ‰ EDA å·¥å…·éƒ½èƒ½æ— å‹åŠ›è¯†åˆ«ï¼Œè¿™æ˜¯å¤§å‚æµç‰‡ç½‘è¡¨çš„æ ‡é…æ ¼å¼ã€‚</p>
<p>ğŸ“Š åŒºåˆ«äºŒï¼šé›¶æ•£è¿çº¿ vs. æ€»çº¿åˆå¹¶ (Bus Reconstruction)</p>
<p>è¿™ä¸€éƒ¨åˆ†ä½“ç°äº† change_names çš„å¼ºå¤§æ•´ç†èƒ½åŠ›ã€‚</p>
<p>postcompile.vï¼š<br>å£°æ˜äº†ä¸€å¤§å †å¯†å¯†éº»éº»çš„å•æ ¹ wireï¼Œæ¯”å¦‚ wire \register_file[3][31] , \register_file[3][30] â€¦ã€‚<br>è¿™å°±åƒæ˜¯ä¸€æ†ä¹±éº»ï¼Œæ¯ä¸€æ ¹çº¿éƒ½æœ‰ä¸€ä¸ªæå…¶å¤æ€ªçš„é•¿åå­—ã€‚<br>change_names åï¼š<br>ç›´æ¥åˆå¹¶æˆäº†ï¼šwire [127:0] register_file;ã€‚<br>åŸç†ï¼šå·¥å…·è¯†åˆ«å‡ºè¿™äº›åˆ†æ•£çš„çº¿å…¶å®æ˜¯åŒä¸€ä¸ªå¯„å­˜å™¨ç»„ï¼Œäºæ˜¯é‡æ–°æ‰“åŒ…æˆäº†ä¸€ä¸ª 128 ä½çš„å‘é‡ï¼ˆVectorï¼‰ã€‚<br>èµ¢åœ¨å“ªé‡Œï¼šä»£ç è¡Œæ•°ç¬é—´ç¼©å‡ï¼Œå¯è¯»æ€§æå‡äº† 100 å€ï¼</p>
<p>ğŸ—ï¸ åŒºåˆ«ä¸‰ï¼šå®ä¾‹å¼•è„šçš„å¼•ç”¨æ–¹å¼</p>
<p>postcompile.vï¼š<br>å¼•è„šè¿æ¥ï¼š.Q(\register_file[3][31] )ã€‚<br>change_names åï¼š<br>å¼•è„šè¿æ¥ï¼š.Q(register_file[127])ã€‚<br>å«ä¹‰ï¼šæ‰€æœ‰çš„å¼•ç”¨éƒ½ä»â€œå¥‡å¥‡æ€ªæ€ªçš„å­—ç¬¦ä¸²â€å›å½’åˆ°äº†æ­£å¸¸çš„â€œæ•°ç»„ç´¢å¼•â€ã€‚</p>
<p>ä¸¾ä¸€ä¸ªä¸‹é¢çš„ä¾‹å­ï¼š</p>
<img src="https://img2024.cnblogs.com/blog/3728231/202602/3728231-20260226225318528-1404299807.png">
ç»¼åˆå·¥å…·æŠŠè¿™äº›å¯„å­˜å™¨ï¼Œç›´æ¥chang_nameä¼˜åŒ–æˆä¸‹é¢çš„äº†ï¼š

<img src="https://img2024.cnblogs.com/blog/3728231/202602/3728231-20260226225347832-2009982169.png">

<p>ä¸‹é¢çš„è¿™äº›å¯„å­˜å™¨ï¼š</p>
<img src="https://img2024.cnblogs.com/blog/3728231/202602/3728231-20260226225423585-2036445430.png">
æ›´æ¢åå­—ï¼š

<p>ä½¿ç”¨ä¸‹åˆ’çº¿ç­‰è¿›è¡Œå‘½åï¼š</p>
<img src="https://img2024.cnblogs.com/blog/3728231/202602/3728231-20260226225504335-2080169678.png">


<h3 id="2ã€é€»è¾‘ç»¼åˆè„šæœ¬"><a href="#2ã€é€»è¾‘ç»¼åˆè„šæœ¬" class="headerlink" title="2ã€é€»è¾‘ç»¼åˆè„šæœ¬"></a>2ã€é€»è¾‘ç»¼åˆè„šæœ¬</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br></pre></td><td class="code"><pre><span class="line"># 1. åŸºç¡€ç¯å¢ƒå®šä¹‰</span><br><span class="line">set TOP_MODULE      my_module</span><br><span class="line">set VERSION         v1_ss_run</span><br><span class="line"></span><br><span class="line">set_host_options    -max_cores 8</span><br><span class="line">define_design_lib   WORK -path ./WORK</span><br><span class="line"></span><br><span class="line">set OUTPUT_DIR      ./results/$&#123;VERSION&#125;/outputs</span><br><span class="line">set REPORT_DIR      ./results/$&#123;VERSION&#125;/reports</span><br><span class="line"></span><br><span class="line">if &#123;![file exists $OUTPUT_DIR]&#125; &#123;file mkdir -p $OUTPUT_DIR&#125;</span><br><span class="line">if &#123;![file exists $REPORT_DIR]&#125; &#123;file mkdir -p $REPORT_DIR&#125;</span><br><span class="line"></span><br><span class="line"># 2. å·¥è‰ºåº“é…ç½®</span><br><span class="line">set_app_var search_path    &quot;. ./library&quot;</span><br><span class="line">set_app_var target_library &quot;ss_1v62_125c.db&quot;</span><br><span class="line">set_app_var link_path      &quot;* ss_1v62_125c.db&quot;</span><br><span class="line"></span><br><span class="line"># 3. è¯»å…¥è®¾è®¡ä¸è½¬æ¢</span><br><span class="line">read_file -format sverilog &quot;./sources/$&#123;TOP_MODULE&#125;.sv&quot;</span><br><span class="line">current_design $&#123;TOP_MODULE&#125;</span><br><span class="line">link</span><br><span class="line"></span><br><span class="line"># è¾“å‡º GTECH ä¸­é—´æ€ç½‘è¡¨</span><br><span class="line">write_file -hierarchy -format ddc     -output $&#123;OUTPUT_DIR&#125;/$&#123;TOP_MODULE&#125;.precompile.ddc</span><br><span class="line">write_file -hierarchy -format verilog -output $&#123;OUTPUT_DIR&#125;/$&#123;TOP_MODULE&#125;.precompile.v</span><br><span class="line"></span><br><span class="line"># 4. æ–½åŠ çº¦æŸ</span><br><span class="line">create_clock -period 10.0 [get_ports clk]</span><br><span class="line"></span><br><span class="line"># 5. æ ¸å¿ƒç»¼åˆé˜¶æ®µ</span><br><span class="line">compile_ultra</span><br><span class="line"></span><br><span class="line"># è¾“å‡ºæ˜ å°„åç½‘è¡¨</span><br><span class="line">write_file -format verilog -hierarchy -output $&#123;OUTPUT_DIR&#125;/$&#123;TOP_MODULE&#125;.postcompile.v</span><br><span class="line">write_file -format ddc     -hierarchy -output $&#123;OUTPUT_DIR&#125;/$&#123;TOP_MODULE&#125;.postcompile.ddc</span><br><span class="line"></span><br><span class="line"># 6. ç½‘è¡¨åˆæ³•åŒ– (å»é™¤åæ–œæ , åˆå¹¶æ€»çº¿)</span><br><span class="line">change_names -rules verilog -hierarchy</span><br><span class="line"></span><br><span class="line"># è¾“å‡ºæœ€ç»ˆäº¤ä»˜çº§ç½‘è¡¨</span><br><span class="line">write_file -format verilog -hierarchy -output $&#123;OUTPUT_DIR&#125;/$&#123;TOP_MODULE&#125;.mapped.v</span><br><span class="line">write_file -format ddc     -hierarchy -output $&#123;OUTPUT_DIR&#125;/$&#123;TOP_MODULE&#125;.mapped.ddc</span><br><span class="line"></span><br><span class="line"># 7. ç”Ÿæˆä½“æ£€æŠ¥å‘Š</span><br><span class="line">report_timing &gt; $&#123;REPORT_DIR&#125;/$&#123;TOP_MODULE&#125;.timing.rpt</span><br><span class="line">report_area   &gt; $&#123;REPORT_DIR&#125;/$&#123;TOP_MODULE&#125;.area.rpt</span><br><span class="line">report_power  &gt; $&#123;REPORT_DIR&#125;/$&#123;TOP_MODULE&#125;.power.rpt</span><br><span class="line"></span><br><span class="line">echo &quot;Synthesis Finished! Results are in $&#123;VERSION&#125; folder.&quot;</span><br><span class="line">exit</span><br></pre></td></tr></table></figure>

<h3 id="3ã€æŸ¥çœ‹area-rpt"><a href="#3ã€æŸ¥çœ‹area-rpt" class="headerlink" title="3ã€æŸ¥çœ‹area.rpt"></a>3ã€æŸ¥çœ‹area.rpt</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"> </span><br><span class="line">****************************************</span><br><span class="line">Report : area</span><br><span class="line">Design : my_module</span><br><span class="line">Version: O-2018.06-SP1</span><br><span class="line">Date   : Thu Feb 26 19:54:00 2026</span><br><span class="line">****************************************</span><br><span class="line"></span><br><span class="line">Library(s) Used:</span><br><span class="line"></span><br><span class="line">    slow (File: /tools/Lib/digit_lib/smic180/std/synopsys/slow.db)</span><br><span class="line"></span><br><span class="line">Number of ports:                           69</span><br><span class="line">Number of nets:                           403</span><br><span class="line">Number of cells:                          366</span><br><span class="line">Number of combinational cells:            238</span><br><span class="line">Number of sequential cells:               128</span><br><span class="line">Number of macros/black boxes:               0</span><br><span class="line">Number of buf/inv:                          6</span><br><span class="line">Number of references:                       5</span><br><span class="line"></span><br><span class="line">Combinational area:               3632.428809</span><br><span class="line">Buf/Inv area:                       39.916800</span><br><span class="line">Noncombinational area:            8089.804688</span><br><span class="line">Macro/Black Box area:                0.000000</span><br><span class="line">Net Interconnect area:      undefined  (No wire load specified)</span><br><span class="line"></span><br><span class="line">Total cell area:                 11722.233497</span><br><span class="line">Total area:                 undefined</span><br><span class="line">1</span><br></pre></td></tr></table></figure>

<p>æˆ‘ä»¬æ¥çœ‹ä¸€ä¸‹å…¶ä¸­çš„è¿™ä¸ªæŠ¥å‘Šåšäº†ä»€ä¹ˆï¼š</p>
<ul>
<li><p>Number of ports (69)ï¼šèŠ¯ç‰‡å¯¹å¤–çš„å¼•è„šæ€»æ•°ã€‚ä½ çš„è¾“å…¥ä¿¡å· + è¾“å‡ºä¿¡å·åŠ èµ·æ¥ä¸€å…±æœ‰ 69 æ ¹çº¿ã€‚</p>
</li>
<li><p>Number of nets (403)ï¼šèŠ¯ç‰‡å†…éƒ¨çš„â€œè¡€ç®¡â€æ•°é‡ã€‚é—¨ç”µè·¯å’Œé—¨ç”µè·¯ä¹‹é—´æœ‰ 403 æ ¹å¯¼çº¿è¿ç€</p>
</li>
<li><p>Number of cells (366)ï¼šä½ çš„æ€»ç –å¤´æ•°ï¼ æ•´ä¸ªè®¾è®¡ä¸€å…±ç”¨äº† 366 ä¸ªæ ‡å‡†å•å…ƒã€‚</p>
<ul>
<li><p>Number of combinational cells (238)ï¼šå¹²æ´»çš„å‘˜å·¥ï¼ˆç»„åˆé€»è¾‘ï¼‰ã€‚è¿™å°±æ˜¯ä¸éé—¨ã€æˆ–éé—¨ã€åŠ æ³•å™¨ç­‰ï¼Œä¸€å…± 238 ä¸ªï¼Œè´Ÿè´£ç–¯ç‹‚ç®—æ•°ã€‚</p>
</li>
<li><p>Number of sequential cells (128)ï¼šè®°äº‹æœ¬ï¼ˆæ—¶åºé€»è¾‘ï¼‰ã€‚è¿™å°±æ˜¯ D è§¦å‘å™¨ (Flip-flops) æˆ–è€…é”å­˜å™¨ï¼Œä¸€å…± 128 ä¸ªï¼Œè´Ÿè´£æŠŠæ¯ä¸€æ‹ç®—å¥½çš„æ•°æ®å­˜ä¸‹æ¥ã€‚</p>
</li>
</ul>
</li>
<li><p>Number of macros&#x2F;black boxes (0)ï¼šä½ æ²¡æœ‰ç”¨åˆ° SRAM å†…å­˜å—æˆ–è€…ç¬¬ä¸‰æ–¹å¤§ IPã€‚</p>
</li>
<li><p>Number of buf&#x2F;inv: 6 (ç¼“å†²å™¨ä¸åç›¸å™¨çš„æ•°é‡)</p>
<ul>
<li><p>ä¸“ä¸šå…¨ç§°ï¼šBuffer (ç¼“å†²å™¨) &#x2F; Inverter (åç›¸å™¨ æˆ– éé—¨)ã€‚</p>
</li>
<li><p>å†›å¸ˆé€šä¿—è§£é‡Šï¼šè¿™ä¿©å…„å¼Ÿæ˜¯èŠ¯ç‰‡é‡Œçš„**â€œåå‹¤è¿è¾“é˜Ÿé•¿â€å’Œâ€œä¿¡å·ç¿»è½¬å‘˜â€**ã€‚</p>
</li>
<li><p>Inverter (éé—¨)ï¼šè´Ÿè´£æŠŠ 0 å˜æˆ 1ï¼ŒæŠŠ 1 å˜æˆ 0ã€‚</p>
</li>
<li><p>Buffer (ç¼“å†²å™¨)ï¼šé€»è¾‘ä¸Šå®ƒä»€ä¹ˆéƒ½ä¸å¹²ï¼ˆè¾“å…¥ 1ï¼Œè¾“å‡ºè¿˜æ˜¯ 1ï¼‰ã€‚å®ƒçš„çœŸå®ç‰©ç†ä½œç”¨æ˜¯**â€œä¿¡å·æ”¾å¤§ä¸­ç»§ç«™â€**ï¼å½“ä½ çš„ä¸€ä¸ªå¼•è„šè¦åŒæ—¶é©±åŠ¨å‡ åä¸ªé—¨ç”µè·¯ï¼ˆFanout æ‰‡å‡ºå¤ªå¤§ï¼‰ï¼Œæˆ–è€…è¦è·‘ä¸€æ®µå¾ˆé•¿çš„é‡‘å±çº¿æ—¶ï¼Œä¿¡å·ä¼šè¡°å‡ã€‚å·¥å…·å°±ä¼šå¼ºè¡Œåœ¨ä¸­é—´æ’ä¸€ä¸ª Bufferï¼Œç»™ä¿¡å·â€œæ‰“é¸¡è¡€â€ç»­èˆªã€‚</p>
</li>
</ul>
</li>
<li><p>Number of references: 5 (å¼•ç”¨çš„â€œä¹é«˜ç§¯æœ¨â€ç§ç±»)<br>Total cells æ˜¯ 366 ä¸ªï¼ˆä½ ä¸€å…±ç”¨äº† 366 å—ä¹é«˜ç§¯æœ¨ç›–æˆ¿å­ï¼‰ã€‚<br>ä½†è¿™è¡Œ references: 5 å‘Šè¯‰ä½ ï¼šè¿™ 366 å—ç§¯æœ¨ï¼Œå…¶å®ç¿»æ¥è¦†å»åªç”¨äº† 5 ç§ä¸åŒçš„å‹å·ï¼<br>  DC å·¥å…·ç²¾ç¡®ä¸”å”¯ä¸€åœ°ä½¿ç”¨äº†ä»¥ä¸‹ 5 ç§æ ‡å‡†å•å…ƒï¼š</p>
<p>  DFFSXL (å¸¦æœ‰ç½®ä½åŠŸèƒ½çš„ Dè§¦å‘å™¨)ï¼šè¿™æ˜¯ä½ çš„è®°å¿†ä½“ã€‚</p>
<p>  INVXL (åç›¸å™¨ &#x2F; éé—¨)ï¼šä¿¡å·ç¿»è½¬å‘˜ã€‚</p>
<p>  NOR2XL (ä¸¤è¾“å…¥æˆ–éé—¨)ï¼šåŸºç¡€é€»è¾‘å•å…ƒã€‚</p>
<p>  NAND2XL (ä¸¤è¾“å…¥ä¸éé—¨)ï¼šåŸºç¡€é€»è¾‘å•å…ƒã€‚</p>
<p>  ğŸ”¥ AOI22XL (AND-OR-Invert 2-2 å¤åˆé—¨)ï¼šå…¨åœºçœŸæ­£çš„ MVPï¼</p>
</li>
</ul>
<p>ä¸‹é¢è¿™å †å†…å®¹æ˜¯å•¥å‘¢ï¼š</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">Combinational area:               3632.428809</span><br><span class="line">Buf/Inv area:                       39.916800</span><br><span class="line">Noncombinational area:            8089.804688</span><br><span class="line">Macro/Black Box area:                0.000000</span><br><span class="line">Net Interconnect area:      undefined  (No wire load specified)</span><br></pre></td></tr></table></figure>

<ol>
<li><p>Combinational area: 3632.42 (ç»„åˆé€»è¾‘å åœ°)</p>
<p> å®ƒæ˜¯å•¥ï¼šè¿™å°±æ˜¯ä½ ç”¨æ¥åšâ€œ4é€‰1å¤šè·¯é€‰æ‹©å™¨ (MUX)â€å’Œâ€œå†™åœ°å€è¯‘ç å™¨ (Decoder)â€çš„é‚£äº›ç –å¤´â€”â€”æ»¡å±çš„ AOI22XLã€NANDã€NORã€‚</p>
<p> å†›å¸ˆç‚¹è¯„ï¼šå®ƒä»¬è´Ÿè´£çº¯ç²¹çš„é€»è¾‘è®¡ç®—ï¼Œä¸€å…±èŠ±äº† 3600 å¤šå¹³æ–¹å¾®ç±³ã€‚</p>
</li>
<li><p>Buf&#x2F;Inv area: 39.91 (åå‹¤è·‘è…¿å åœ°)</p>
<p> å®ƒæ˜¯å•¥ï¼šåŒ…å«åœ¨ä¸Šé¢é‚£ä¸ªç»„åˆé€»è¾‘é¢ç§¯é‡Œçš„ä¸€å°éƒ¨åˆ†ã€‚è¿™å°±æ˜¯å’±ä»¬ä¹‹å‰æŠ“å‡ºæ¥çš„ä»…ä»… 6 ä¸ªçš„åç›¸å™¨ï¼ˆINVï¼‰å’Œç¼“å†²å™¨ï¼ˆBUFï¼‰ã€‚</p>
<p> å†›å¸ˆç‚¹è¯„ï¼šä½ çœ‹ï¼Œé¢ç§¯æ‰åŒºåŒº 39.9ï¼è·Ÿæ€»é¢ç§¯æ¯”èµ·æ¥ç®€ç›´å°±æ˜¯ä¹ç‰›ä¸€æ¯›ã€‚è¿™å†æ¬¡è¯æ˜äº†ä½ ä»£ç çš„æ•°æ®é€šè·¯æå…¶é€šç•…ï¼Œæ²¡æ€ä¹ˆåŠ¨ç”¨â€œä¿¡å·ä¸­ç»§ç«™â€ã€‚</p>
</li>
<li><p>Noncombinational area: 8089.80 (éç»„åˆé€»è¾‘ &#x2F; æ—¶åºé€»è¾‘å åœ°)å®ƒæ˜¯å•¥ï¼šè¿™å°±æ˜¯ä½ é‚£ $4 \times 32 &#x3D; 128$ ä¸ªæå…¶é‡‘è´µçš„ DFFSXLï¼ˆDè§¦å‘å™¨ï¼‰ï¼ğŸ”¥ æ¶æ„å¸ˆçš„æåº¦å¦è¯šï¼šå…„å¼Ÿï¼Œçœ‹åˆ°è¿™ä¸ªæå…¶æ‚¬æ®Šçš„å¯¹æ¯”äº†å—ï¼Ÿä½  238 ä¸ªç»„åˆé—¨æ‰å  3600ï¼Œè€Œ 128 ä¸ªè§¦å‘å™¨å±…ç„¶å äº† 8000 å¤šï¼å·¥ä¸šç•Œé“å¾‹ï¼šè§¦å‘å™¨ï¼ˆå¯„å­˜å™¨ï¼‰æ˜¯èŠ¯ç‰‡é‡Œæœ€å é¢ç§¯ã€æœ€åƒåŠŸè€—çš„â€œåé‡‘å…½â€ï¼ æ‰€ä»¥ä¸ºä»€ä¹ˆç°åœ¨å¤æ‚çš„ CPU ç¼“å­˜éƒ½è¦ç”¨å®šåˆ¶çš„ SRAMï¼Œè€Œä¸æ•¢ç›´æ¥ç”¨è§¦å‘å™¨å»æ‹¼ï¼ˆRegister File ä¸€èˆ¬åªåšå°å®¹é‡çš„å¯„å­˜å™¨å †ï¼‰ï¼Œè¿™å°±æ˜¯è¡€æ·‹æ·‹çš„ç‰©ç†æˆæœ¬ï¼</p>
</li>
<li><p>Macro&#x2F;Black Box area: 0.00 (å®å•å…ƒ&#x2F;é»‘ç›’å åœ°)</p>
<p> å®ƒæ˜¯å•¥ï¼šå¦‚æœä½ åœ¨ä»£ç é‡Œè°ƒç”¨äº†ç°æˆçš„ã€åˆ«äººç”»å¥½çš„å¤§é»‘ç›’ï¼ˆæ¯”å¦‚ä»å†…å­˜ç¼–è¯‘å™¨é‡Œç”Ÿæˆçš„ SRAM æ¨¡å—ï¼Œæˆ–è€…ä¹°æ¥çš„ PLL é”ç›¸ç¯ IPï¼‰ã€‚</p>
<p> å†›å¸ˆç‚¹è¯„ï¼šä½ æ˜¯çº¯æ‰‹å†™çš„ RTL ä»£ç ï¼Œå…¨æ˜¯ç”¨æ ‡å‡†å•å…ƒï¼ˆç»†ç¢çš„ä¹é«˜ç§¯æœ¨ï¼‰æ‹¼çš„ï¼Œæ‰€ä»¥å¤§æ¨¡å—é¢ç§¯æ˜¯ 0ã€‚</p>
</li>
<li><p>Net Interconnect area: undefined (å¯¼çº¿äº’è¿å åœ°)</p>
<p> å®ƒæ˜¯å•¥ï¼šé—¨ç”µè·¯ä¹‹é—´é‚£äº›é‡‘å±è¿çº¿æ‰€å çš„é¢ç§¯ã€‚</p>
<p> å†›å¸ˆç‚¹è¯„ï¼šä¸ºä»€ä¹ˆæ˜¯ undefinedï¼ˆæœªçŸ¥ï¼‰ï¼Ÿå› ä¸ºå®ƒåé¢è·Ÿç€ä¸€å¥å¤§å®è¯â€”â€”(No wire load specified)ï¼ˆæœªæŒ‡å®šçº¿è´Ÿè½½æ¨¡å‹ï¼‰ã€‚DC ç»¼åˆå·¥å…·ç°åœ¨åªæ˜¯åœ¨è„‘å­é‡ŒæŠŠä½ å»ºå¥½äº†ï¼Œæ ¹æœ¬æ²¡æŠŠè¿™äº›æ¨¡å—çœŸæ­£æ”¾åœ¨ä¸€å—äºŒç»´æ¿å­ä¸Šï¼Œæ‰€ä»¥è¿çº¿æœ‰å¤šé•¿å®ƒå®Œå…¨ä¸çŸ¥é“ï¼é™¤éä½ å¼ºåˆ¶ç»™å®ƒä¸€ä¸ªé¢„ä¼°æ¨¡å‹ï¼ˆWire Load Modelï¼‰ï¼Œå¦åˆ™å®ƒæ‹’ç»å¯¹å¯¼çº¿é¢ç§¯è´Ÿè´£ã€‚</p>
</li>
<li><p>Total cell area: 11722.23 (æ€»å‡€ä½¿ç”¨é¢ç§¯)</p>
<p> å®ƒæ˜¯å•¥ï¼šæŠŠç»„åˆé€»è¾‘ (3632) + è§¦å‘å™¨ (8089) åŠ èµ·æ¥çš„çº¯å®¤å†…ä½¿ç”¨é¢ç§¯ã€‚</p>
</li>
<li><p>Total area: undefined (å¸¦å…¬æ‘Šçš„æ€»å»ºç­‘é¢ç§¯)</p>
<p> å®ƒæ˜¯å•¥ï¼šå•å…ƒä½¿ç”¨é¢ç§¯ + èµ°çº¿é¢ç§¯ã€‚</p>
<p> å†›å¸ˆç‚¹è¯„ï¼šæ—¢ç„¶è¿çº¿é¢ç§¯æ˜¯æœªçŸ¥çš„ï¼Œæ€»é¢ç§¯å½“ç„¶ä¹Ÿæ˜¯æœªçŸ¥çš„ã€‚ä½ æƒ³çŸ¥é“çœŸæ­£çš„å¸¦èµ°çº¿æ€»é¢ç§¯ï¼Œåªæœ‰ç­‰åˆ°äº† Innovus å¸ƒå±€å¸ƒçº¿ä¹‹åï¼Œçœ‹çœŸå®çš„ç‰ˆå›¾æ•°æ®ï¼</p>
</li>
</ol>
<h3 id="4ã€timing-rpt"><a href="#4ã€timing-rpt" class="headerlink" title="4ã€timing.rpt"></a>4ã€timing.rpt</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br></pre></td><td class="code"><pre><span class="line">Information: Updating design information... (UID-85)</span><br><span class="line"> </span><br><span class="line">****************************************</span><br><span class="line">Report : timing</span><br><span class="line">        -path full</span><br><span class="line">        -delay max</span><br><span class="line">        -max_paths 1</span><br><span class="line">Design : my_module</span><br><span class="line">Version: O-2018.06-SP1</span><br><span class="line">Date   : Thu Feb 26 19:54:00 2026</span><br><span class="line">****************************************</span><br><span class="line"></span><br><span class="line">Operating Conditions: slow   Library: slow</span><br><span class="line">Wire Load Model Mode: top</span><br><span class="line"></span><br><span class="line">  Startpoint: register_file_reg_2__1_</span><br><span class="line">              (rising edge-triggered flip-flop clocked by clk)</span><br><span class="line">  Endpoint: register_file_reg_2__1_</span><br><span class="line">            (rising edge-triggered flip-flop clocked by clk)</span><br><span class="line">  Path Group: clk</span><br><span class="line">  Path Type: max</span><br><span class="line"></span><br><span class="line">  Point                                    Incr       Path</span><br><span class="line">  -----------------------------------------------------------</span><br><span class="line">  clock clk (rise edge)                    0.00       0.00</span><br><span class="line">  clock network delay (ideal)              0.00       0.00</span><br><span class="line">  register_file_reg_2__1_/CK (DFFSXL)      0.00       0.00 r</span><br><span class="line">  register_file_reg_2__1_/QN (DFFSXL)      0.57       0.57 f</span><br><span class="line">  U460/Y (AOI22XL)                         0.21       0.78 r</span><br><span class="line">  register_file_reg_2__1_/D (DFFSXL)       0.00       0.78 r</span><br><span class="line">  data arrival time                                   0.78</span><br><span class="line"></span><br><span class="line">  clock clk (rise edge)                   10.00      10.00</span><br><span class="line">  clock network delay (ideal)              0.00      10.00</span><br><span class="line">  register_file_reg_2__1_/CK (DFFSXL)      0.00      10.00 r</span><br><span class="line">  library setup time                      -0.09       9.91</span><br><span class="line">  data required time                                  9.91</span><br><span class="line">  -----------------------------------------------------------</span><br><span class="line">  data required time                                  9.91</span><br><span class="line">  data arrival time                                  -0.78</span><br><span class="line">  -----------------------------------------------------------</span><br><span class="line">  slack (MET)                                         9.12</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">1</span><br></pre></td></tr></table></figure>

<p>æˆ‘ä»¬å…ˆæ³¨é‡Šä¸€ä¸‹è¿™ä¸ªæ—¶åºæŠ¥å‘Šï¼š</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br></pre></td><td class="code"><pre><span class="line">Operating Conditions: slow   Library: slow </span><br><span class="line">## å†›å¸ˆæ‰¹æ³¨ï¼šã€ç¯å¢ƒä¾¦æµ‹ã€‘å½“å‰å¤„äº 180nm çš„ç‚¼ç‹±æ¨¡å¼ï¼ˆé«˜æ¸©ä½å‹ï¼‰ï¼Œæ­¤æ—¶æ™¶ä½“ç®¡è·‘å¾—æœ€æ…¢ï¼Œç”¨æ¥æŸ¥ Setup è¿ä¾‹æœ€å‡†ã€‚</span><br><span class="line">Wire Load Model Mode: top</span><br><span class="line">## å†›å¸ˆæ‰¹æ³¨ï¼šã€è¿çº¿é¢„ä¼°ã€‘å› ä¸ºè¿˜æ²¡è¿›è¡Œç‰©ç†è¿çº¿ï¼Œå·¥å…·åœ¨æ­¤ä½¿ç”¨é¡¶å±‚çº¿è´Ÿè½½æ¨¡å‹ï¼ˆççŒœå¯¼çº¿å»¶è¿Ÿï¼‰ã€‚</span><br><span class="line"></span><br><span class="line">  Startpoint: register_file_reg_2__1_</span><br><span class="line">              (rising edge-triggered flip-flop clocked by clk)</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼šã€èµ·è·‘çº¿ã€‘æ•°æ®çš„å‘å°„æºã€‚è¿™æ˜¯ä¸€ä¸ªç”± clk ä¸Šå‡æ²¿è§¦å‘çš„ D è§¦å‘å™¨ã€‚</span><br><span class="line">  </span><br><span class="line">  Endpoint: register_file_reg_2__1_</span><br><span class="line">            (rising edge-triggered flip-flop clocked by clk)</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼šã€ç»ˆç‚¹çº¿ã€‘æ•°æ®çš„æ¥æ”¶ç«¯ã€‚ä½ çœ‹ï¼Œèµ·ç‚¹å’Œç»ˆç‚¹æ˜¯åŒä¸€ä¸ªè§¦å‘å™¨ï¼è¯´æ˜è¿™æ˜¯ä¸€ä¸ªâ€œè‡ªå·±åé¦ˆç»™è‡ªå·±â€çš„è·¯å¾„ï¼ˆå¯„å­˜å™¨ä¿æŒåŸå€¼ï¼‰ã€‚</span><br><span class="line">  </span><br><span class="line">  Path Group: clk</span><br><span class="line">  Path Type: max</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼šå†æ¬¡ç¡®è®¤ï¼Œè¿™æ˜¯ clk æ—¶é’ŸåŸŸä¸‹çš„ Setup (max) æ£€æŸ¥ã€‚</span><br><span class="line"></span><br><span class="line">  Point                                    Incr       Path</span><br><span class="line">  -----------------------------------------------------------</span><br><span class="line">  ## ========== ç¬¬ä¸€å¹•ï¼šè®¡ç®—æ•°æ®å®é™…åˆ°è¾¾æ—¶é—´ (Data Arrival Time) ========== ##</span><br><span class="line">  clock clk (rise edge)                    0.00       0.00</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼šã€å‘ä»¤æªå“ã€‘åœ¨ 0.00ns æ—¶åˆ»ï¼Œæ—¶é’Ÿä¸Šå‡æ²¿åˆ°æ¥ã€‚</span><br><span class="line">  </span><br><span class="line">  clock network delay (ideal)              0.00       0.00</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼šå› ä¸ºè¿™æ˜¯å‰ç«¯ç»¼åˆï¼Œè¿˜æ²¡åšæ—¶é’Ÿæ ‘ç»¼åˆ(CTS)ï¼Œæ‰€ä»¥å·¥å…·å‡è®¾æ—¶é’Ÿç½‘æ˜¯â€œå®Œç¾çš„(ideal)â€ï¼Œå»¶è¿Ÿä¸º0ã€‚</span><br><span class="line">  </span><br><span class="line">  register_file_reg_2__1_/CK (DFFSXL)      0.00       0.00 r</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼šæ—¶é’Ÿä¿¡å·ç¬é—´åˆ°è¾¾äº†å‘å°„ç«¯è§¦å‘å™¨çš„ CK (Clock) å¼•è„šã€‚æœ«å°¾çš„ &#x27;r&#x27; ä»£è¡¨ä¸Šå‡æ²¿ (rise)ã€‚</span><br><span class="line">  </span><br><span class="line">  register_file_reg_2__1_/QN (DFFSXL)      0.57       0.57 f</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼šã€è§¦å‘å™¨å‡ºç¿»è½¬å»¶è¿Ÿã€‘æ—¶é’Ÿæ•²å‡»åï¼Œè§¦å‘å™¨æŠŠæ•°æ®ä» QN å¼•è„šåå‡ºæ¥ï¼ŒèŠ±äº† 0.57nsã€‚æœ«å°¾çš„ &#x27;f&#x27; ä»£è¡¨æ•°æ®æ˜¯ä¸ªä¸‹é™æ²¿ (fallï¼Œä»1å˜0)ã€‚</span><br><span class="line">  </span><br><span class="line">  U460/Y (AOI22XL)                         0.21       0.78 r</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼šã€ç»„åˆé€»è¾‘å»¶è¿Ÿã€‘æ•°æ®è·‘åœ¨èµ°å»Šä¸Šï¼Œç©¿è¿‡äº† U460 è¿™ä¸ªå¤åˆé€»è¾‘é—¨ï¼ŒèŠ±äº† 0.21nsã€‚æ­¤æ—¶æ€»è€—æ—¶ç´¯åŠ ä¸º 0.78nsã€‚æ•°æ®å˜æˆä¸Šå‡æ²¿ &#x27;r&#x27;ã€‚</span><br><span class="line">  </span><br><span class="line">  register_file_reg_2__1_/D (DFFSXL)       0.00       0.78 r</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼šæ•°æ®ç»ˆäºæŠµè¾¾äº†æ¥æ”¶ç«¯è§¦å‘å™¨çš„ D å¼•è„šã€‚è·¯ä¸Šå¯¼çº¿å»¶è¿Ÿä¸º 0.00 (ç»¼åˆé˜¶æ®µå¿½ç•¥ä¸è®¡)ã€‚</span><br><span class="line">  </span><br><span class="line">  data arrival time                                   0.78</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼šã€æ€»ç»“ç®— 1ã€‘æ•°æ®å®é™…è·‘åˆ°ç»ˆç‚¹ï¼Œæ€»å…±èŠ±äº† 0.78nsã€‚</span><br><span class="line">  </span><br><span class="line"></span><br><span class="line">  ## ========== ç¬¬äºŒå¹•ï¼šè®¡ç®—ç³»ç»Ÿæ­»çº¿ (Data Required Time) ========== ##</span><br><span class="line">  clock clk (rise edge)                   10.00      10.00</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼šã€ä¸‹ä¸€æ¬¡å‘ä»¤æªå“ã€‘å› ä¸ºä½ åœ¨è„šæœ¬é‡Œçº¦æŸäº†å‘¨æœŸæ˜¯ 10.00nsï¼Œæ‰€ä»¥ä¸‹ä¸€ä¸ªæ—¶é’Ÿæ²¿åœ¨ 10.00ns æ—¶åˆ»åˆ°æ¥ã€‚</span><br><span class="line">  </span><br><span class="line">  clock network delay (ideal)              0.00      10.00</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼šæ¥æ”¶ç«¯çš„æ—¶é’Ÿæ ‘å»¶è¿Ÿï¼Œä¾ç„¶å‡è®¾æ˜¯å®Œç¾çš„ 0.00nsã€‚</span><br><span class="line">  </span><br><span class="line">  register_file_reg_2__1_/CK (DFFSXL)      0.00      10.00 r</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼š10.00ns æ—¶åˆ»ï¼Œæ—¶é’Ÿå‡†ç¡®æ•²å‡»æ¥æ”¶ç«¯è§¦å‘å™¨ã€‚</span><br><span class="line">  </span><br><span class="line">  library setup time                      -0.09       9.91</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼šã€å‚²å¨‡çš„å»ºç«‹æ—¶é—´ã€‘æŸ¥é˜… slow.db å‘ç°ï¼Œè¿™ä¸ª DFFSXL è§¦å‘å™¨è¦æ±‚æ•°æ®å¿…é¡»â€œæå‰ 0.09nsâ€åˆ°è¾¾å¹¶ä¿æŒç¨³å®šã€‚æ‰€ä»¥ 10.00 å‡å» 0.09ã€‚</span><br><span class="line">  </span><br><span class="line">  data required time                                  9.91</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼šã€æ€»ç»“ç®— 2ã€‘å·¥å…·ä¸‹è¾¾æœ€åé€šç‰’ï¼šæ•°æ®å¿…é¡»åœ¨ 9.91ns ä¹‹å‰åˆ°è¾¾ï¼(è¿™å°±æ˜¯æ­»çº¿)</span><br><span class="line">  -----------------------------------------------------------</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">  ## ========== ç¬¬ä¸‰å¹•ï¼šæœ€ç»ˆå®¡åˆ¤ (Slack Calculation) ========== ##</span><br><span class="line">  data required time                                  9.91</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼šè¿™æ˜¯è¦æ±‚çš„æ­»çº¿ã€‚</span><br><span class="line">  </span><br><span class="line">  data arrival time                                  -0.78</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼šè¿™æ˜¯å®é™…åˆ°è¾¾æ—¶é—´ã€‚å…¬å¼æ˜¯ Required å‡å» Arrivalã€‚</span><br><span class="line">  -----------------------------------------------------------</span><br><span class="line">  slack (MET)                                         9.12</span><br><span class="line">  ## å†›å¸ˆæ‰¹æ³¨ï¼šã€å®£åˆ¤ç»“æœã€‘9.91 - 0.78 = 9.12nsã€‚</span><br><span class="line">  ## å› ä¸ºæ˜¯æ­£æ•°ï¼Œæ‰€ä»¥æ˜¯ METï¼ˆæ»¡è¶³è¦æ±‚ï¼‰ï¼ä½ ä¸ä»…æ²¡è¿Ÿåˆ°ï¼Œè¿˜æå‰äº† 9.12ns æŠµè¾¾ç»ˆç‚¹ï¼Œæ—¶åºæå…¶å®½è£•ï¼</span><br><span class="line">  ## å¦‚æœè¿™é‡Œæ˜¯è´Ÿæ•°ï¼Œå°±ä¼šæ˜¾ç¤º VIOLATEDï¼ˆè¿ä¾‹ï¼‰ï¼Œé‚£å°±å¾—å›å»æ”¹ä»£ç æˆ–è€…é™é¢‘äº†ã€‚</span><br><span class="line"></span><br><span class="line">1</span><br></pre></td></tr></table></figure>

<h3 id="5ã€power-rpt"><a href="#5ã€power-rpt" class="headerlink" title="5ã€power.rpt"></a>5ã€power.rpt</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br></pre></td><td class="code"><pre><span class="line">Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)</span><br><span class="line">Warning: Design has unannotated primary inputs. (PWR-414)</span><br><span class="line">Warning: Design has unannotated sequential cell outputs. (PWR-415)</span><br><span class="line"> </span><br><span class="line">****************************************</span><br><span class="line">Report : power</span><br><span class="line">        -analysis_effort low</span><br><span class="line">Design : my_module</span><br><span class="line">Version: O-2018.06-SP1</span><br><span class="line">Date   : Thu Feb 26 19:54:00 2026</span><br><span class="line">****************************************</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">Library(s) Used:</span><br><span class="line"></span><br><span class="line">    slow (File: /tools/Lib/digit_lib/smic180/std/synopsys/slow.db)</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">Operating Conditions: slow   Library: slow</span><br><span class="line">Wire Load Model Mode: top</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">Global Operating Voltage = 1.62 </span><br><span class="line"></span><br><span class="line">#æ¶æ„å¸ˆæ´å¯Ÿï¼šå’±ä»¬ä¹‹å‰è¯´ 180nm çš„æ ‡å‡†ç”µå‹æ˜¯ 1.8Vã€‚ä½†åœ¨ slow.dbï¼ˆç‚¼ç‹±æ¨¡å¼ï¼‰ä¸‹ï¼Œ</span><br><span class="line">#ä»£å·¥å‚å‡è®¾ç”µæºä¾›ç”µæåº¦ä¸ç¨³ï¼Œç›´æ¥æŠŠç”µå‹æ‹‰ä½åˆ°äº† 1.62Vï¼ˆä¹Ÿå°±æ˜¯ 1.8V è·Œäº† 10%ï¼‰ï¼</span><br><span class="line">#åœ¨åƒä¸é¥±é¥­çš„æƒ…å†µä¸‹ï¼Œå·¥å…·å¼€å§‹è®¡ç®—å®ƒçš„èƒ½è€—ã€‚</span><br><span class="line"></span><br><span class="line">Power-specific unit information :</span><br><span class="line">    Voltage Units = 1V</span><br><span class="line">    Capacitance Units = 1.000000pf</span><br><span class="line">    Time Units = 1ns</span><br><span class="line">    Dynamic Power Units = 1mW    (derived from V,C,T units)</span><br><span class="line">    Leakage Power Units = 1pW</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">  Cell Internal Power  = 689.8427 uW   (97%)</span><br><span class="line">  Net Switching Power  =  20.8919 uW    (3%)</span><br><span class="line">                         ---------</span><br><span class="line">Total Dynamic Power    = 710.7345 uW  (100%)</span><br><span class="line"></span><br><span class="line">Cell Leakage Power     = 304.1248 nW</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">                 Internal         Switching           Leakage            Total</span><br><span class="line">Power Group      Power            Power               Power              Power   (   %    )  Attrs</span><br><span class="line">--------------------------------------------------------------------------------------------------</span><br><span class="line">io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)</span><br><span class="line">memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)</span><br><span class="line">black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)</span><br><span class="line">clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)</span><br><span class="line">register           0.6746        2.5900e-03        2.0173e+05            0.6774  (  95.27%)</span><br><span class="line">sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)</span><br><span class="line">combinational  1.5198e-02        1.8302e-02        1.0239e+05        3.3602e-02  (   4.73%)</span><br><span class="line">--------------------------------------------------------------------------------------------------</span><br><span class="line">Total              0.6898 mW     2.0892e-02 mW     3.0412e+05 pW         0.7110 mW</span><br><span class="line">1</span><br></pre></td></tr></table></figure>

<ol>
<li><p>Cell Internal Power (å†…éƒ¨åŠŸè€—) &#x3D; 689.84 uW (97%)</p>
<p> è¿™æ˜¯é€»è¾‘é—¨å†…éƒ¨æ™¶ä½“ç®¡åœ¨ 0 å’Œ 1 åˆ‡æ¢æ—¶ï¼Œç¬é—´çŸ­è·¯äº§ç”Ÿçš„åŠŸè€—ï¼Œä»¥åŠå……æ”¾ç”µå†…éƒ¨ç”µå®¹çš„åŠŸè€—ã€‚å®ƒå äº†ç»å¯¹çš„å¤§å¤´ã€‚</p>
</li>
<li><p>Net Switching Power (ç¿»è½¬åŠŸè€—) &#x3D; 20.89 uW (3%)</p>
<p> è¿™æ˜¯ç»™å¤–éƒ¨â€œå¯¼çº¿â€å……æ”¾ç”µäº§ç”Ÿçš„åŠŸè€—ã€‚</p>
<p> ä¸ºä»€ä¹ˆåªæœ‰ 3% è¿™ä¹ˆæƒ¨ï¼Ÿ å› ä¸ºä½ ç°åœ¨åœ¨ç»¼åˆé˜¶æ®µï¼å’±ä»¬åœ¨çœ‹é¢ç§¯æŠ¥å‘Šæ—¶å°±è¯´è¿‡ï¼Œè¿çº¿è¿˜æ²¡ç”»å‡ºæ¥ï¼Œå¯¼çº¿é•¿åº¦æ˜¯ undefinedï¼Œæ‰€ä»¥ç»™å¯¼çº¿å……ç”µçš„åŠŸè€—è‡ªç„¶è¢«å·¥å…·ä¸¥é‡ä½ä¼°äº†ã€‚</p>
</li>
<li><p>Cell Leakage Power (æ¼ç”µæµåŠŸè€—) &#x3D; 304.12 nW (æå…¶å¾®å°)</p>
<p> è¿™æ˜¯èŠ¯ç‰‡åªè¦é€šä¸Šç”µï¼Œå“ªæ€•ä»€ä¹ˆéƒ½ä¸å¹²ï¼Œåƒæ°´é¾™å¤´æ¼æ°´ä¸€æ ·å·å·æºœèµ°çš„åŠŸè€—ã€‚</p>
<p> åœ¨ 180nm è¿™ç§è¿œå¤å·¥è‰ºé‡Œï¼Œæ¼ç”µå°åˆ°åªæœ‰å‡ ç™¾çº³ç“¦ï¼ˆnWï¼‰ï¼Œå¯ä»¥å¿½ç•¥ä¸è®¡ã€‚ä½†å¦‚æœä½ ä»¥ååš 28nm ç”šè‡³ 7nmï¼Œæ¼ç”µåŠŸè€—ä¼šå¤§åˆ°è®©ä½ æ€€ç–‘äººç”Ÿï¼Œç”šè‡³èƒ½å åˆ°æ€»åŠŸè€—çš„ 30% ä»¥ä¸Šï¼</p>
</li>
</ol>
<p>è¿™é‡Œé‡ç‚¹å¼ºè°ƒä¸€ä¸‹registerã€sequentialã€combinationalçš„åŒºåˆ«ï¼š</p>
<img  src="https://img2024.cnblogs.com/blog/3728231/202602/3728231-20260226210124376-818742895.png">


<p>Latchæ˜¯ä»€ä¹ˆï¼šåœ¨å¹¿ä¹‰å­¦æœ¯ä¸Šï¼Œå¯„å­˜å™¨ä¹Ÿç®— Sequentialï¼›ä½†åœ¨å’±ä»¬è¿™ä»½ç»¼åˆåŠŸè€—æŠ¥å‘Šé‡Œï¼Œsequential è¿™ä¸€è¡Œè¢«å·¥å…·ä¸“é—¨ç”¨æ¥ç»Ÿè®¡â€œé”å­˜å™¨ (Latch)â€ï¼</p>
<p>ä¸ºä»€ä¹ˆå®ƒå¾ˆå±é™©ï¼Ÿ å‡è®¾æ—¶é’Ÿçš„é«˜ç”µå¹³å äº†åŠä¸ªå‘¨æœŸï¼ˆæ¯”å¦‚ 5nsï¼‰ã€‚åœ¨è¿™æ¼«é•¿çš„ 5ns é‡Œï¼ŒLatch çš„å¤§é—¨æ˜¯å®Œå…¨æ•å¼€çš„ï¼å¦‚æœè¿™æœŸé—´å¤–é¢çš„è¾“å…¥ä¿¡å·å› ä¸ºå¹²æ‰°æŠ–åŠ¨äº†ä¸€ä¸‹ï¼Œè¿™ä¸ªé”™è¯¯æ•°æ®ä¼šç«‹åˆ»å†²è¿› Latch é‡Œè¢«è®°ä½ï¼Œè¿›è€Œå¼•å‘æ•´ä¸ªèŠ¯ç‰‡çš„å´©æºƒã€‚è¿™å«â€œæ—¶åºä¸å¯æ§â€ã€‚</p>
<p>åœ¨ç¡¬ä»¶å±‚é¢ï¼ŒLatch æ˜¯ä¸€ç§**ç”µå¹³æ•æ„Ÿï¼ˆLevel-sensitiveï¼‰**çš„å­˜å‚¨å•å…ƒã€‚</p>
<p>å®ƒçš„ç‰¹æ€§ï¼šæƒ³è±¡ä¸€æ‰‡é—¨ã€‚</p>
<p>å½“â€œä½¿èƒ½ä¿¡å·â€ï¼ˆé€šå¸¸æ˜¯æ—¶é’Ÿ clkï¼‰æ˜¯é«˜ç”µå¹³æ—¶ï¼Œè¿™æ‰‡é—¨æ˜¯å®Œå…¨æ•å¼€çš„ã€‚å¤–é¢å‘ç”Ÿä»€ä¹ˆï¼Œé‡Œé¢å°±è·Ÿç€å˜ä»€ä¹ˆï¼ˆè¿™å«é€æ˜æ¨¡å¼ï¼ŒTransparentï¼‰ã€‚</p>
<p>åªæœ‰å½“â€œä½¿èƒ½ä¿¡å·â€å˜ä¸ºä½ç”µå¹³æ—¶ï¼Œé—¨æ‰ç °åœ°å…³ä¸Šï¼Œé”ä½æœ€åé‚£ä¸€åˆ»çš„æ•°æ®ã€‚</p>
<p>å¯¹æ¯” DFFï¼ˆå¯„å­˜å™¨ï¼‰ï¼šDFF åªåœ¨æ—¶é’Ÿä¸Šå‡æ²¿é‚£ä¸€ç¬é—´ï¼ˆæ¯”å¦‚ä» 0 å˜ 1 çš„é‚£ 0.1 çº³ç§’ï¼‰å¼€é—¨çœ‹ä¸€çœ¼æ•°æ®ï¼Œç„¶åè¿…é€Ÿå…³é—¨ã€‚å…¶ä½™æ—¶é—´é›·æ‰“ä¸åŠ¨ã€‚</p>
<h3 id="6ã€-hierarchyå«ä¹‰"><a href="#6ã€-hierarchyå«ä¹‰" class="headerlink" title="6ã€-hierarchyå«ä¹‰"></a>6ã€-hierarchyå«ä¹‰</h3><p>åœ¨ Synopsys Design Compiler (DC) æˆ–ç›¸å…³å·¥å…·ä¸­ï¼Œwrite_fileå‘½ä»¤çš„ -hierarchyâ€‹ é€‰é¡¹ç”¨äºåœ¨è¾“å‡ºçš„ç½‘è¡¨æ–‡ä»¶ä¸­ä¿ç•™åŸå§‹è®¾è®¡çš„å±‚æ¬¡ç»“æ„ã€‚</p>
<p>ä½œç”¨è¯¦è§£<br>ä¿ç•™æ¨¡å—è¾¹ç•Œï¼š</p>
<ul>
<li>æœ‰ -hierarchyï¼šè¾“å‡ºçš„ç½‘è¡¨æ–‡ä»¶ä¼šä¿æŒä½ åœ¨RTLä»£ç ä¸­å®šä¹‰çš„æ¨¡å—å±‚æ¬¡ã€‚é¡¶å±‚æ¨¡å—ä¼šåŒ…å«å¯¹å­æ¨¡å—çš„å®ä¾‹åŒ–ï¼Œå­æ¨¡å—æœ¬èº«ä¹Ÿä¼šè¢«å®šä¹‰ã€‚</li>
<li>æ—  -hierarchyï¼šå·¥å…·ä¼šè¿›è¡Œæ‰å¹³åŒ–å¤„ç†ã€‚æ‰€æœ‰åº•å±‚å­æ¨¡å—ï¼ˆé€šå¸¸æ˜¯æ ‡å‡†å•å…ƒï¼‰éƒ½ä¼šè¢«å±•å¼€å¹¶ç›´æ¥è¿æ¥åˆ°é¡¶å±‚æ¨¡å—ä¸­ï¼ŒåŸå§‹çš„æ¨¡å—åå’Œè¾¹ç•Œä¼šæ¶ˆå¤±ï¼Œç½‘è¡¨å˜æˆä¸€ä¸ªå·¨å¤§çš„ã€åªæœ‰æœ€åº•å±‚å•å…ƒçš„å¹³é¢ç½‘ç»œã€‚</li>
</ul>
<p>è¾“å‡ºç»“æœå¯¹æ¯”ï¼š<br>ä¿ç•™å±‚æ¬¡â€‹ (-hierarchy)ï¼š</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// é¡¶å±‚æ¨¡å— TOP</span></span><br><span class="line"><span class="keyword">module</span> TOP (<span class="keyword">input</span> clk, <span class="keyword">input</span> d, <span class="keyword">output</span> q);</span><br><span class="line">    <span class="comment">// å®ä¾‹åŒ–äº†ä¸€ä¸ªå­æ¨¡å— SUB</span></span><br><span class="line">    SUB u_sub (<span class="variable">.clk</span>(clk), <span class="variable">.d</span>(d), <span class="variable">.q</span>(q));</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// å­æ¨¡å— SUB çš„å®šä¹‰ä¾ç„¶å­˜åœ¨</span></span><br><span class="line"><span class="keyword">module</span> SUB (<span class="keyword">input</span> clk, <span class="keyword">input</span> d, <span class="keyword">output</span> q);</span><br><span class="line">    DFFX1 u_dff (<span class="variable">.CLK</span>(clk), <span class="variable">.D</span>(d), <span class="variable">.Q</span>(q)); <span class="comment">// å®ä¾‹åŒ–äº†åº•å±‚å¯„å­˜å™¨</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>æ‰å¹³åŒ–â€‹ (æ—  -hierarchy)ï¼š</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// æ‰€æœ‰å±‚æ¬¡è¢«æ‰“å¹³ï¼Œåªå‰©ä¸‹é¡¶å±‚å’Œåº•å±‚æ ‡å‡†å•å…ƒ</span></span><br><span class="line"><span class="keyword">module</span> TOP (<span class="keyword">input</span> clk, <span class="keyword">input</span> d, <span class="keyword">output</span> q);</span><br><span class="line">    <span class="comment">// ç›´æ¥å®ä¾‹åŒ–æœ€ç»ˆçš„æ ‡å‡†å•å…ƒï¼Œå­æ¨¡å— SUB æ¶ˆå¤±äº†</span></span><br><span class="line">    DFFX1 u_dff (<span class="variable">.CLK</span>(clk), <span class="variable">.D</span>(d), <span class="variable">.Q</span>(q));</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">// æ¨¡å— SUB çš„å®šä¹‰ä¸å­˜åœ¨äº†</span></span><br></pre></td></tr></table></figure>
<p>ä¸ºä»€ä¹ˆéœ€è¦ä½¿ç”¨ -hierarchyï¼Ÿ</p>
<ul>
<li>ä¾¿äºè°ƒè¯•ä¸åˆ†æï¼šä¿ç•™å±‚æ¬¡ç»“æ„ä¸ä½ çš„RTLè®¾è®¡ä¸€ä¸€å¯¹åº”ï¼Œåœ¨æ’æŸ¥æ—¶åºè¿ä¾‹ã€åŠŸè€—é—®é¢˜æˆ–è¿›è¡Œåä»¿çœŸæ—¶ï¼Œä½ å¯ä»¥æ¸…æ™°åœ°å®šä½åˆ°æ˜¯å“ªä¸ªåŠŸèƒ½æ¨¡å—å‡ºäº†é—®é¢˜ã€‚</li>
<li>æ»¡è¶³åç«¯æµç¨‹éœ€æ±‚ï¼šå¾ˆå¤šå¸ƒå±€å¸ƒçº¿å·¥å…·å¯ä»¥è¿›è¡Œå±‚æ¬¡åŒ–è®¾è®¡æˆ–æ¨¡å—åŒ–å¸ƒå±€ã€‚ä¿ç•™å±‚æ¬¡ä¿¡æ¯æœ‰åŠ©äºåç«¯å·¥å…·æ›´å¥½åœ°ç†è§£è®¾è®¡ç»“æ„ï¼Œå¯èƒ½å¯¹ä¼˜åŒ–å¸ƒå±€ã€ç¼©çŸ­è¿è¡Œæ—¶é—´æœ‰å¥½å¤„ã€‚</li>
<li>æ•°æ®é‡ç”¨ä¸æ¥å£æ¸…æ™°ï¼š.ddcæ ¼å¼æ˜¯Synopsysçš„æ•°æ®åº“æ ¼å¼ï¼Œèƒ½ä¿å­˜çº¦æŸã€å±æ€§ç­‰æ›´å¤šä¿¡æ¯ã€‚ä¿ç•™å±‚æ¬¡çš„DDCæ–‡ä»¶å¯ä»¥æ›´æ–¹ä¾¿åœ°åœ¨ä¸åŒå·¥å…·ï¼ˆå¦‚Formalityå½¢å¼éªŒè¯å·¥å…·ï¼‰æˆ–ä¸åŒé˜¶æ®µï¼ˆç»¼åˆä¸å¸ƒå±€å¸ƒçº¿åï¼‰ä¹‹é—´ä¼ é€’å’Œå¤ç”¨è®¾è®¡æ•°æ®ã€‚</li>
</ul>

    </div>

    <!-- æ ‡ç­¾ -->
    
      <div class="post-tags">
        <svg xmlns="http://www.w3.org/2000/svg" width="16" height="16" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
          <path d="M12 2H2v10l9.29 9.29c.94.94 2.48.94 3.42 0l6.58-6.58c.94-.94.94-2.48 0-3.42L12 2Z"></path>
          <path d="M7 7h.01"></path>
        </svg>
        
          <a href="/tags/%E6%95%B0%E5%AD%97%E4%B8%AD%E5%90%8E%E7%AB%AF/" class="tag-link">æ•°å­—ä¸­åç«¯</a>
        
      </div>
    

    <!-- ç‰ˆæƒä¿¡æ¯ -->
    

    <!-- ä¸Šä¸€ç¯‡ / ä¸‹ä¸€ç¯‡ -->
    <nav class="post-nav">
      
        <div class="post-nav-item prev disabled"></div>
      
      
      
        <a href="/2026/02/16/%E9%9B%86%E5%88%9B%E8%B5%9B-8-optimus-training/" class="post-nav-item next">
          <span class="post-nav-label">ä¸‹ä¸€ç¯‡</span>
          <span class="post-nav-title">é›†åˆ›èµ›(8)---optimus training</span>
        </a>
      
    </nav>
  </article>

  <!-- TOC ç›®å½• -->
  
    <aside class="post-toc">
      <div class="toc-wrapper">
        <h3 class="toc-title">ç›®å½•</h3>
        <div class="toc-content">
          <ol class="toc"><li class="toc-item toc-level-3"><a class="toc-link" href="#1%E3%80%81%E5%A6%82%E4%BD%95%E5%BF%AB%E9%80%9F%E5%81%9A%E4%B8%80%E4%B8%AA%E9%80%BB%E8%BE%91%E7%BB%BC%E5%90%88"><span class="toc-text">1ã€å¦‚ä½•å¿«é€Ÿåšä¸€ä¸ªé€»è¾‘ç»¼åˆ</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2%E3%80%81%E9%80%BB%E8%BE%91%E7%BB%BC%E5%90%88%E8%84%9A%E6%9C%AC"><span class="toc-text">2ã€é€»è¾‘ç»¼åˆè„šæœ¬</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#3%E3%80%81%E6%9F%A5%E7%9C%8Barea-rpt"><span class="toc-text">3ã€æŸ¥çœ‹area.rpt</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#4%E3%80%81timing-rpt"><span class="toc-text">4ã€timing.rpt</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#5%E3%80%81power-rpt"><span class="toc-text">5ã€power.rpt</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#6%E3%80%81-hierarchy%E5%90%AB%E4%B9%89"><span class="toc-text">6ã€-hierarchyå«ä¹‰</span></a></li></ol>
        </div>
      </div>
    </aside>
  
</div>

    </div>
  </main>

  <footer class="site-footer">
  <div class="footer-container">
    <div class="footer-content">
      <!-- ç‰ˆæƒä¿¡æ¯ -->
      <div class="footer-copyright">
        <p>
          &copy; 
          
            2025 - 
          
          2026 
          <a href="/">é£ç»§ç»­å¹</a>
        </p>
      </div>

      <!-- ç¤¾äº¤é“¾æ¥ -->
      
        <div class="footer-social">
          
          
          
            <a href="2436757134@qq.com" aria-label="Email" title="Email">
              <svg xmlns="http://www.w3.org/2000/svg" width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
                <rect width="20" height="16" x="2" y="4" rx="2"></rect>
                <path d="m22 7-8.97 5.7a1.94 1.94 0 0 1-2.06 0L2 7"></path>
              </svg>
            </a>
          
        </div>
      

      <!-- æŠ€æœ¯æ”¯æŒ -->
      <div class="footer-powered">
        <p>
          Powered by <a href="https://hexo.io" target="_blank" rel="noopener noreferrer">Hexo</a>
          <span class="separator">|</span>
          Theme Starter
        </p>
      </div>

      <!-- å¤‡æ¡ˆä¿¡æ¯ -->
      

      <!-- è‡ªå®šä¹‰å†…å®¹ -->
      
    </div>
  </div>
</footer>

  
  <!-- æœç´¢æ¨¡æ€æ¡† -->
  
    <div id="search-modal" class="search-modal">
  <div class="search-container">
    <!-- æœç´¢å¤´éƒ¨ -->
    <div class="search-header">
      <div class="search-input-wrapper">
        <svg class="search-icon" xmlns="http://www.w3.org/2000/svg" width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
          <circle cx="11" cy="11" r="8"></circle>
          <path d="m21 21-4.3-4.3"></path>
        </svg>
        <input 
          type="text" 
          id="search-input" 
          class="search-input" 
          placeholder="æœç´¢æ–‡ç« ã€æ–‡æ¡£..." 
          autocomplete="off"
          autofocus
        >
        <button class="search-close" aria-label="å…³é—­">
          <svg xmlns="http://www.w3.org/2000/svg" width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
            <path d="M18 6 6 18"></path>
            <path d="m6 6 12 12"></path>
          </svg>
        </button>
      </div>
      <div class="search-shortcut">
        <kbd>ESC</kbd> å…³é—­
        <span class="shortcut-divider">|</span>
        <kbd>â†‘</kbd><kbd>â†“</kbd> å¯¼èˆª
        <span class="shortcut-divider">|</span>
        <kbd>Enter</kbd> æ‰“å¼€
      </div>
    </div>

    <!-- æœç´¢ç»“æœ -->
    <div id="search-results" class="search-results">
      <div class="search-tip">è¾“å…¥å…³é”®è¯å¼€å§‹æœç´¢</div>
    </div>

    <!-- æœç´¢é¡µè„š -->
    <div class="search-footer">
      <span class="search-footer-text">
        <kbd>Ctrl</kbd> + <kbd>K</kbd> å¿«é€Ÿæœç´¢
      </span>
    </div>
  </div>
</div>

  

  <!-- ç«™ç‚¹é…ç½® -->
  <script>
    window.STARTER_CONFIG = {
      root: '/',
      searchEnabled: true
    };
  </script>

  <!-- ä¸»è„šæœ¬ -->
  
<script src="/js/main.js"></script>

  
  
    
<script src="/js/search.js"></script>

  
  
  
    
<script src="/js/doc-sidebar.js"></script>

  
</body>
</html>
