#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov  1 14:33:31 2021
# Process ID: 10868
# Current directory: C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8476 C:\Users\Lucas\OneDrive\21ieee-lucas\FPGA - Xilinx\HPPSO\HPPSO_v6 - Rosenbrock\HPPSO_v6\HPPSO_v6.xpr
# Log file: C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/vivado.log
# Journal file: C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/HPPSO_v6.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 835.125 ; gain = 200.777
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov  1 14:45:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/HPPSO_v6.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Nov  1 14:48:38 2021] Launched impl_1...
Run output will be captured here: C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/HPPSO_v6.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov  1 14:59:57 2021] Launched synth_1...
Run output will be captured here: C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/HPPSO_v6.runs/synth_1/runme.log
file mkdir C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/HPPSO_v6.srcs/constrs_1
file mkdir C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/HPPSO_v6.srcs/constrs_1
file mkdir C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/HPPSO_v6.srcs/constrs_1/new
file mkdir C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/HPPSO_v6.srcs/constrs_1/new
file mkdir C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/HPPSO_v6.srcs/constrs_1/new
file mkdir C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/HPPSO_v6.srcs/constrs_1/new
file mkdir C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/HPPSO_v6.srcs/constrs_1
file mkdir {C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/HPPSO_v6.srcs/constrs_1/new}
close [ open {C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/HPPSO_v6.srcs/constrs_1/new/timing.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/HPPSO_v6.srcs/constrs_1/new/timing.xdc}}
reset_run synth_1
launch_runs impl_1 -jobs 4
[Mon Nov  1 16:04:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/HPPSO_v6.runs/synth_1/runme.log
[Mon Nov  1 16:04:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/HPPSO_v6.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1829.723 ; gain = 10.719
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1829.723 ; gain = 10.719
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1829.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1957.199 ; gain = 1071.555
open_report: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2103.191 ; gain = 117.742
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run impl_1
launch_runs impl_1 -jobs 4
[Mon Nov  1 16:12:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/Lucas/OneDrive/21ieee-lucas/FPGA - Xilinx/HPPSO/HPPSO_v6 - Rosenbrock/HPPSO_v6/HPPSO_v6.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  1 16:24:30 2021...
