/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [23:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(in_data[92] & celloutsig_0_0z[2]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z & in_data[146]);
  assign celloutsig_1_13z = !(celloutsig_1_6z ? celloutsig_1_7z[15] : celloutsig_1_9z);
  assign celloutsig_1_18z = !(celloutsig_1_13z ? celloutsig_1_13z : celloutsig_1_7z[14]);
  assign celloutsig_0_4z = !(celloutsig_0_2z[1] ? celloutsig_0_1z : celloutsig_0_2z[2]);
  assign celloutsig_0_6z = !(celloutsig_0_2z[0] ? in_data[69] : celloutsig_0_0z[5]);
  assign celloutsig_0_12z = !(celloutsig_0_1z ? celloutsig_0_2z[0] : celloutsig_0_5z);
  assign celloutsig_1_0z = !(in_data[123] ? in_data[99] : in_data[101]);
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_1_5z = ~celloutsig_1_4z;
  assign celloutsig_1_6z = ~celloutsig_1_1z[3];
  assign celloutsig_1_9z = ~in_data[101];
  assign celloutsig_0_8z = ~((celloutsig_0_0z[0] | celloutsig_0_2z[0]) & celloutsig_0_7z[1]);
  assign celloutsig_0_18z = ~((celloutsig_0_6z | celloutsig_0_17z) & celloutsig_0_13z);
  reg [31:0] _14_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _14_ <= 32'd0;
    else _14_ <= { celloutsig_1_3z[19:7], celloutsig_1_7z };
  assign out_data[127:96] = _14_;
  reg [7:0] _15_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 8'h00;
    else _15_ <= { in_data[20:15], celloutsig_0_18z, celloutsig_0_8z };
  assign out_data[7:0] = _15_;
  assign celloutsig_0_5z = { in_data[15:4], celloutsig_0_1z, celloutsig_0_4z } == { celloutsig_0_3z[7:3], celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_3z[6:5], celloutsig_0_7z, celloutsig_0_4z } == { celloutsig_0_3z[3:0], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z } >= { celloutsig_0_3z[1:0], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_13z = { celloutsig_0_3z[7:1], celloutsig_0_7z } >= { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_17z = { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z } >= { in_data[93:88], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_9z = { celloutsig_0_0z[0], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z } <= { in_data[48:44], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_3z = in_data[73:65] % { 1'h1, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_7z = in_data[85:83] % { 1'h1, celloutsig_0_0z[4:3] };
  assign celloutsig_1_1z = in_data[117:111] % { 1'h1, in_data[190:185] };
  assign celloutsig_0_15z = ^ { celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_16z = ^ { celloutsig_0_7z[0], celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[67:62] >>> in_data[5:0];
  assign celloutsig_0_20z = celloutsig_0_2z >>> celloutsig_0_7z;
  assign celloutsig_0_2z = { celloutsig_0_0z[5:4], celloutsig_0_1z } >>> { in_data[38:37], celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[179:172], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } >>> { in_data[160:145], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[142:126], celloutsig_1_4z, celloutsig_1_5z } >>> { in_data[126:109], celloutsig_1_2z };
  assign { out_data[128], out_data[34:32] } = { celloutsig_1_18z, celloutsig_0_20z };
endmodule
