// Seed: 3446655290
module module_0 (
    output supply0 id_0,
    output tri1 id_1,
    input tri id_2,
    output tri0 id_3
);
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wand id_2,
    output logic id_3,
    input wor id_4,
    output tri id_5,
    output logic id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wand id_9,
    output wire id_10
);
  initial begin
    id_6 <= 1;
    id_3 <= 1;
  end
  module_0(
      id_5, id_5, id_7, id_1
  );
endmodule
