
*** Running vivado
    with args -log uart_power_energy_display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_power_energy_display.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Apr 16 19:10:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source uart_power_energy_display.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/xilinx_projects/communication/communication.srcs/utils_1/imports/synth_1/uart_rx.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/xilinx_projects/communication/communication.srcs/utils_1/imports/synth_1/uart_rx.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top uart_power_energy_display -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1030.645 ; gain = 466.809
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'uart_tx', assumed default net type 'wire' [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:44]
INFO: [Synth 8-6157] synthesizing module 'uart_power_energy_display' [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 32 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 32 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 33 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 33 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 34 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 34 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 35 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 35 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 36 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 36 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 37 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 37 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 38 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 38 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 39 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 39 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 40 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 40 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 41 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 41 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 42 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 42 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 43 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 43 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 44 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 44 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 45 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 45 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 46 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 46 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 47 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 47 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 48 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 48 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 49 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 49 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 50 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 50 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 51 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 51 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 52 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 52 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 53 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 53 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 54 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 54 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 55 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 55 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 56 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 56 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 57 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 57 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 58 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 58 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 59 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 59 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 60 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 60 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 61 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 61 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
WARNING: [Synth 8-324] index 62 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:81]
WARNING: [Synth 8-324] index 62 out of range [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:161]
INFO: [Synth 8-6155] done synthesizing module 'uart_power_energy_display' (0#1) [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:1]
WARNING: [Synth 8-6014] Unused sequential element temp_val_reg was removed.  [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:78]
WARNING: [Synth 8-6014] Unused sequential element field_reg was removed.  [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:79]
WARNING: [Synth 8-6014] Unused sequential element line2_reg[1] was removed.  [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:132]
WARNING: [Synth 8-6014] Unused sequential element line2_reg[6] was removed.  [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:132]
WARNING: [Synth 8-3848] Net line2[8] in module/entity uart_power_energy_display does not have driver. [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:117]
WARNING: [Synth 8-3848] Net line2[9] in module/entity uart_power_energy_display does not have driver. [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:117]
WARNING: [Synth 8-3848] Net line2[10] in module/entity uart_power_energy_display does not have driver. [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:117]
WARNING: [Synth 8-3848] Net line2[11] in module/entity uart_power_energy_display does not have driver. [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:117]
WARNING: [Synth 8-3848] Net line2[12] in module/entity uart_power_energy_display does not have driver. [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:117]
WARNING: [Synth 8-3848] Net line2[13] in module/entity uart_power_energy_display does not have driver. [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:117]
WARNING: [Synth 8-3848] Net line2[14] in module/entity uart_power_energy_display does not have driver. [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:117]
WARNING: [Synth 8-3848] Net line2[15] in module/entity uart_power_energy_display does not have driver. [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:117]
WARNING: [Synth 8-3848] Net line1[8] in module/entity uart_power_energy_display does not have driver. [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:116]
WARNING: [Synth 8-3848] Net line1[9] in module/entity uart_power_energy_display does not have driver. [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:116]
WARNING: [Synth 8-3848] Net line1[10] in module/entity uart_power_energy_display does not have driver. [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:116]
WARNING: [Synth 8-3848] Net line1[11] in module/entity uart_power_energy_display does not have driver. [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:116]
WARNING: [Synth 8-3848] Net line1[12] in module/entity uart_power_energy_display does not have driver. [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:116]
WARNING: [Synth 8-3848] Net line1[13] in module/entity uart_power_energy_display does not have driver. [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:116]
WARNING: [Synth 8-3848] Net line1[14] in module/entity uart_power_energy_display does not have driver. [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:116]
WARNING: [Synth 8-3848] Net line1[15] in module/entity uart_power_energy_display does not have driver. [C:/xilinx_projects/communication/communication.srcs/sources_1/new/top_level.v:116]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1187.102 ; gain = 623.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1187.102 ; gain = 623.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1187.102 ; gain = 623.266
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1187.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/xilinx_projects/communication/communication.srcs/constrs_1/new/asd.xdc]
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/xilinx_projects/communication/communication.srcs/constrs_1/new/asd.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xilinx_projects/communication/communication.srcs/constrs_1/new/asd.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/xilinx_projects/communication/communication.srcs/constrs_1/new/asd.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/xilinx_projects/communication/communication.srcs/constrs_1/new/asd.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_power_energy_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_power_energy_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1274.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1274.164 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1274.164 ; gain = 710.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1274.164 ; gain = 710.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1274.164 ; gain = 710.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1274.164 ; gain = 710.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	  12 Input    2 Bit       Adders := 1     
	  11 Input    2 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 6     
	  10 Input    2 Bit       Adders := 6     
	   9 Input    2 Bit       Adders := 6     
	   8 Input    2 Bit       Adders := 6     
	   7 Input    2 Bit       Adders := 6     
	   6 Input    2 Bit       Adders := 6     
	   5 Input    2 Bit       Adders := 6     
	   4 Input    2 Bit       Adders := 6     
	   3 Input    2 Bit       Adders := 6     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 71    
	                6 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Multipliers : 
	              16x32  Multipliers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 796   
	   4 Input   16 Bit        Muxes := 185   
	   3 Input   16 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 2     
	  11 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 35    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP power2, operation Mode is: A*B.
DSP Report: operator power2 is absorbed into DSP power2.
DSP Report: Generating DSP power1, operation Mode is: A*B.
DSP Report: operator power1 is absorbed into DSP power1.
DSP Report: operator power1 is absorbed into DSP power1.
DSP Report: Generating DSP power1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator power1 is absorbed into DSP power1.
DSP Report: operator power1 is absorbed into DSP power1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 2170.609 ; gain = 1606.773
---------------------------------------------------------------------------------
 Sort Area is  power1_2 : 0 0 : 3017 5738 : Used 1 time 0
 Sort Area is  power1_2 : 0 1 : 2721 5738 : Used 1 time 0
 Sort Area is  power2_0 : 0 0 : 1946 1946 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|uart_power_energy_display | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uart_power_energy_display | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uart_power_energy_display | (PCIN>>17)+A*B | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:26 . Memory (MB): peak = 2170.609 ; gain = 1606.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 2170.609 ; gain = 1606.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 2170.609 ; gain = 1606.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 2170.609 ; gain = 1606.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 2170.609 ; gain = 1606.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 2170.609 ; gain = 1606.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 2170.609 ; gain = 1606.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 2170.609 ; gain = 1606.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 2170.609 ; gain = 1606.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|uart_power_energy_display | A*B          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uart_power_energy_display | A*B          | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uart_power_energy_display | PCIN>>17+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   486|
|3     |DSP48E1 |     3|
|4     |LUT1    |   308|
|5     |LUT2    |  1627|
|6     |LUT3    |  1034|
|7     |LUT4    |  1245|
|8     |LUT5    |  1608|
|9     |LUT6    |  3436|
|10    |MUXF7   |     2|
|11    |FDRE    |   510|
|12    |FDSE    |     5|
|13    |IBUF    |     2|
|14    |OBUF    |    10|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 2170.609 ; gain = 1606.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2170.609 ; gain = 1519.711
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 2170.609 ; gain = 1606.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2170.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 491 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'uart_power_energy_display' is not ideal for floorplanning, since the cellview 'uart_power_energy_display' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2170.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 32a0e75
INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 85 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:43 . Memory (MB): peak = 2170.609 ; gain = 1796.859
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2170.609 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_projects/communication/communication.runs/synth_1/uart_power_energy_display.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file uart_power_energy_display_utilization_synth.rpt -pb uart_power_energy_display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 16 19:12:01 2025...
