{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636969139757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636969139761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:38:59 2021 " "Processing started: Mon Nov 15 11:38:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636969139761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969139761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prac -c Prac " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prac -c Prac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969139761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636969140476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636969140476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prac-Prac1 " "Found design unit 1: Prac-Prac1" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636969148322 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prac " "Found entity 1: Prac" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636969148322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock-Clock_logic " "Found design unit 1: Clock-Clock_logic" {  } { { "Clock.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Clock.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636969148336 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Clock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636969148336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bessel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bessel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bessel-math_function " "Found design unit 1: Bessel-math_function" {  } { { "Bessel.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Bessel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636969148349 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bessel " "Found entity 1: Bessel" {  } { { "Bessel.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Bessel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636969148349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Prac " "Elaborating entity \"Prac\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636969148409 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "input Prac.vhd(86) " "VHDL Signal Declaration warning at Prac.vhd(86): used implicit default value for signal \"input\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636969148410 "|Prac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output Prac.vhd(87) " "Verilog HDL or VHDL warning at Prac.vhd(87): object \"output\" assigned a value but never read" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636969148410 "|Prac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIN_VLD Prac.vhd(353) " "VHDL Process Statement warning at Prac.vhd(353): signal \"DIN_VLD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969148411 "|Prac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIN_VLD Prac.vhd(405) " "VHDL Process Statement warning at Prac.vhd(405): signal \"DIN_VLD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969148411 "|Prac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_bit_count Prac.vhd(430) " "VHDL Process Statement warning at Prac.vhd(430): signal \"rx_bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969148411 "|Prac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_bit_count Prac.vhd(437) " "VHDL Process Statement warning at Prac.vhd(437): signal \"rx_bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969148411 "|Prac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_bit_count Prac.vhd(443) " "VHDL Process Statement warning at Prac.vhd(443): signal \"rx_bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969148411 "|Prac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rx_clk_Trigger Prac.vhd(449) " "VHDL Process Statement warning at Prac.vhd(449): signal \"Rx_clk_Trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969148412 "|Prac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_temp Prac.vhd(478) " "VHDL Process Statement warning at Prac.vhd(478): signal \"rx_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969148412 "|Prac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data Prac.vhd(485) " "VHDL Process Statement warning at Prac.vhd(485): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 485 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969148413 "|Prac"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data Prac.vhd(473) " "VHDL Process Statement warning at Prac.vhd(473): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636969148414 "|Prac"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt Prac.vhd(473) " "VHDL Process Statement warning at Prac.vhd(473): inferring latch(es) for signal or variable \"cnt\", which holds its previous value in one or more paths through the process" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636969148414 "|Prac"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DIN_VLD Prac.vhd(473) " "VHDL Process Statement warning at Prac.vhd(473): inferring latch(es) for signal or variable \"DIN_VLD\", which holds its previous value in one or more paths through the process" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636969148414 "|Prac"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tx_data Prac.vhd(473) " "VHDL Process Statement warning at Prac.vhd(473): inferring latch(es) for signal or variable \"tx_data\", which holds its previous value in one or more paths through the process" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636969148414 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[0\] Prac.vhd(473) " "Inferred latch for \"tx_data\[0\]\" at Prac.vhd(473)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148416 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[1\] Prac.vhd(473) " "Inferred latch for \"tx_data\[1\]\" at Prac.vhd(473)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148417 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[2\] Prac.vhd(473) " "Inferred latch for \"tx_data\[2\]\" at Prac.vhd(473)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148417 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[3\] Prac.vhd(473) " "Inferred latch for \"tx_data\[3\]\" at Prac.vhd(473)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148417 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[4\] Prac.vhd(473) " "Inferred latch for \"tx_data\[4\]\" at Prac.vhd(473)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148417 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[5\] Prac.vhd(473) " "Inferred latch for \"tx_data\[5\]\" at Prac.vhd(473)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148417 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[6\] Prac.vhd(473) " "Inferred latch for \"tx_data\[6\]\" at Prac.vhd(473)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148417 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[7\] Prac.vhd(473) " "Inferred latch for \"tx_data\[7\]\" at Prac.vhd(473)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148417 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN_VLD Prac.vhd(473) " "Inferred latch for \"DIN_VLD\" at Prac.vhd(473)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148417 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] Prac.vhd(473) " "Inferred latch for \"data\[24\]\" at Prac.vhd(473)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148417 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] Prac.vhd(473) " "Inferred latch for \"data\[25\]\" at Prac.vhd(473)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148417 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] Prac.vhd(473) " "Inferred latch for \"data\[26\]\" at Prac.vhd(473)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148417 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] Prac.vhd(473) " "Inferred latch for \"data\[27\]\" at Prac.vhd(473)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148417 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] Prac.vhd(473) " "Inferred latch for \"data\[28\]\" at Prac.vhd(473)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148417 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] Prac.vhd(473) " "Inferred latch for \"data\[29\]\" at Prac.vhd(473)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148417 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] Prac.vhd(473) " "Inferred latch for \"data\[30\]\" at Prac.vhd(473)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148417 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] Prac.vhd(473) " "Inferred latch for \"data\[31\]\" at Prac.vhd(473)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 473 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148418 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[0\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[0\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148418 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[1\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[1\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148418 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[2\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[2\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148418 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[3\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[3\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148418 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[4\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[4\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148418 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[5\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[5\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148418 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[6\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[6\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148418 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[7\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[7\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148418 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[8\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[8\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148418 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[9\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[9\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148418 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[10\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[10\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148418 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[11\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[11\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148418 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[12\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[12\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148418 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[13\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[13\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148418 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[14\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[14\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[15\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[15\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[16\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[16\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[17\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[17\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[18\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[18\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[19\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[19\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[20\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[20\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[21\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[21\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[22\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[22\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[23\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[23\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[24\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[24\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[25\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[25\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[26\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[26\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[27\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[27\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[28\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[28\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[29\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[29\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[30\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[30\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "repeat:cnt\[31\] Prac.vhd(484) " "Inferred latch for \"repeat:cnt\[31\]\" at Prac.vhd(484)" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969148419 "|Prac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:main_clock " "Elaborating entity \"Clock\" for hierarchy \"Clock:main_clock\"" {  } { { "Prac.vhd" "main_clock" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636969148482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:rx_clock " "Elaborating entity \"Clock\" for hierarchy \"Clock:rx_clock\"" {  } { { "Prac.vhd" "rx_clock" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636969148489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:tx_clock " "Elaborating entity \"Clock\" for hierarchy \"Clock:tx_clock\"" {  } { { "Prac.vhd" "tx_clock" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636969148494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bessel Bessel:Math_Program " "Elaborating entity \"Bessel\" for hierarchy \"Bessel:Math_Program\"" {  } { { "Prac.vhd" "Math_Program" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636969148501 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Math_input Bessel.vhd(23) " "VHDL Process Statement warning at Bessel.vhd(23): signal \"Math_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bessel.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Bessel.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969148509 "|Prac|Bessel:Math_Program"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "math_out Bessel.vhd(25) " "VHDL Process Statement warning at Bessel.vhd(25): signal \"math_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bessel.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Bessel.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636969148509 "|Prac|Bessel:Math_Program"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Tx VCC " "Pin \"Tx\" is stuck at VCC" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636969149195 "|Prac|Tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636969149195 "|Prac|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636969149195 "|Prac|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636969149195 "|Prac|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636969149195 "|Prac|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636969149195 "|Prac|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636969149195 "|Prac|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636969149195 "|Prac|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636969149195 "|Prac|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Tx_Flag VCC " "Pin \"Tx_Flag\" is stuck at VCC" {  } { { "Prac.vhd" "" { Text "G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636969149195 "|Prac|Tx_Flag"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1636969149195 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636969149257 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636969149423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636969149850 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636969149850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636969150086 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636969150086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636969150086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636969150086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636969150182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:39:10 2021 " "Processing ended: Mon Nov 15 11:39:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636969150182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636969150182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636969150182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636969150182 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1636969151535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636969151560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:39:11 2021 " "Processing started: Mon Nov 15 11:39:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636969151560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1636969151560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Prac -c Prac " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Prac -c Prac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1636969151561 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1636969151634 ""}
{ "Info" "0" "" "Project  = Prac" {  } {  } 0 0 "Project  = Prac" 0 0 "Fitter" 0 0 1636969151635 ""}
{ "Info" "0" "" "Revision = Prac" {  } {  } 0 0 "Revision = Prac" 0 0 "Fitter" 0 0 1636969151635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1636969151928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1636969151932 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Prac 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"Prac\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636969151946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636969151982 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636969151982 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636969152248 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1636969152267 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636969152419 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 17 " "No exact pin location assignment(s) for 1 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1636969152577 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1636969157345 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 18 global CLKCTRL_G6 " "CLK~inputCLKENA0 with 18 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1636969157393 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1636969157393 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636969157393 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636969157395 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636969157395 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636969157398 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1636969157398 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1636969157398 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636969157398 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Prac.sdc " "Synopsys Design Constraints File file not found: 'Prac.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1636969157890 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1636969157891 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1636969157892 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1636969157892 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1636969157893 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636969157901 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1636969157902 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636969157902 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636969157935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636969160361 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1636969160487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636969163685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636969166229 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636969167920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636969167920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636969168771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X57_Y0 X68_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11" {  } { { "loc" "" { Generic "G:/My Drive/Tuks/2021/EES 424/Practical/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11"} { { 12 { 0 ""} 57 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1636969170301 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636969170301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1636969171283 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636969171283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636969171288 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1636969172297 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636969172325 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636969172606 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636969172606 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636969172890 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636969174562 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/Tuks/2021/EES 424/Practical/output_files/Prac.fit.smsg " "Generated suppressed messages file G:/My Drive/Tuks/2021/EES 424/Practical/output_files/Prac.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636969174881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7590 " "Peak virtual memory: 7590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636969176023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:39:36 2021 " "Processing ended: Mon Nov 15 11:39:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636969176023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636969176023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636969176023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636969176023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1636969177315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636969177315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:39:37 2021 " "Processing started: Mon Nov 15 11:39:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636969177315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1636969177315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Prac -c Prac " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Prac -c Prac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1636969177315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1636969178118 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1636969180639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636969181190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:39:41 2021 " "Processing ended: Mon Nov 15 11:39:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636969181190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636969181190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636969181190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1636969181190 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1636969181951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1636969182586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636969182590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:39:42 2021 " "Processing started: Mon Nov 15 11:39:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636969182590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1636969182590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Prac -c Prac " "Command: quartus_sta Prac -c Prac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1636969182590 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1636969182671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1636969183361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1636969183361 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636969183398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636969183398 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Prac.sdc " "Synopsys Design Constraints File file not found: 'Prac.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1636969183870 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1636969183870 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636969183870 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636969183870 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1636969183871 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636969183871 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1636969183873 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1636969183967 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636969184016 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636969184016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.892 " "Worst-case setup slack is -0.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969184035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969184035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.892             -13.034 CLK  " "   -0.892             -13.034 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969184035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636969184035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.263 " "Worst-case hold slack is 0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969184054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969184054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 CLK  " "    0.263               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969184054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636969184054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636969184073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636969184092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969184125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969184125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.867 CLK  " "   -0.394             -13.867 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969184125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636969184125 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636969184152 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1636969184180 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1636969184853 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636969184954 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636969184973 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636969184973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.805 " "Worst-case setup slack is -0.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969184993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969184993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.805             -12.758 CLK  " "   -0.805             -12.758 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969184993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636969184993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.245 " "Worst-case hold slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969185012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969185012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 CLK  " "    0.245               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969185012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636969185012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636969185036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636969185057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969185089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969185089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -15.115 CLK  " "   -0.394             -15.115 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969185089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636969185089 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1636969185116 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1636969185298 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1636969185869 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636969185975 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636969185976 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636969185976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.166 " "Worst-case setup slack is -0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969185994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969185994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166              -0.330 CLK  " "   -0.166              -0.330 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969185994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636969185994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969186018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969186018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 CLK  " "    0.148               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969186018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636969186018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636969186039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636969186067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.119 " "Worst-case minimum pulse width slack is -0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969186097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969186097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119              -3.109 CLK  " "   -0.119              -3.109 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969186097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636969186097 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636969186123 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636969186327 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636969186327 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636969186327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.063 " "Worst-case setup slack is -0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969186349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969186349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063              -0.125 CLK  " "   -0.063              -0.125 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969186349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636969186349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969186374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969186374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 CLK  " "    0.133               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969186374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636969186374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636969186393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636969186417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.116 " "Worst-case minimum pulse width slack is -0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969186442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969186442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.116              -3.039 CLK  " "   -0.116              -3.039 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636969186442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636969186442 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636969187991 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636969187992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5223 " "Peak virtual memory: 5223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636969188296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:39:48 2021 " "Processing ended: Mon Nov 15 11:39:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636969188296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636969188296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636969188296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1636969188296 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1636969189569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636969189575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:39:49 2021 " "Processing started: Mon Nov 15 11:39:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636969189575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1636969189575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Prac -c Prac " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Prac -c Prac" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1636969189575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1636969190645 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1636969190706 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Prac.vho G:/My Drive/Tuks/2021/EES 424/Practical/simulation/modelsim/ simulation " "Generated file Prac.vho in folder \"G:/My Drive/Tuks/2021/EES 424/Practical/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1636969190959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636969191135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:39:51 2021 " "Processing ended: Mon Nov 15 11:39:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636969191135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636969191135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636969191135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1636969191135 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1636969191898 ""}
