Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 
Reading design: HDMI_Encoder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "HDMI_Encoder.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "HDMI_Encoder"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : HDMI_Encoder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/hardwarer/Hello1/HDMI_Encoder.v" into library work
Parsing module <HDMI_Encoder>.
Parsing module <TMDS_encoder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/hardwarer/Hello1/HDMI_Encoder.v" Line 37: Port CLK0 is not connected to this instance

Elaborating module <HDMI_Encoder>.

Elaborating module <TMDS_encoder>.

Elaborating module <DCM_SP(CLKFX_MULTIPLY=10)>.

Elaborating module <BUFG>.

Elaborating module <OBUFDS>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <HDMI_Encoder>.
    Related source file is "/home/hardwarer/Hello1/HDMI_Encoder.v".
    Found 10-bit register for signal <TMDS_shift_red>.
    Found 10-bit register for signal <TMDS_shift_green>.
    Found 10-bit register for signal <TMDS_shift_blue>.
    Found 4-bit register for signal <TMDS_mod10>.
    Found 1-bit register for signal <TMDS_shift_load>.
    Found 4-bit adder for signal <TMDS_mod10[3]_GND_1_o_add_7_OUT> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <HDMI_Encoder> synthesized.

Synthesizing Unit <TMDS_encoder>.
    Related source file is "/home/hardwarer/Hello1/HDMI_Encoder.v".
    Found 4-bit register for signal <balance_acc>.
    Found 10-bit register for signal <TMDS>.
    Found 4-bit subtractor for signal <balance_acc_inc> created at line 78.
    Found 4-bit subtractor for signal <balance_acc[3]_balance_acc_inc[3]_sub_29_OUT> created at line 79.
    Found 2-bit adder for signal <n0109[1:0]> created at line 70.
    Found 3-bit adder for signal <n0112[2:0]> created at line 70.
    Found 2-bit adder for signal <n0130[1:0]> created at line 75.
    Found 3-bit adder for signal <n0133[2:0]> created at line 75.
    Found 4-bit adder for signal <balance_acc[3]_balance_acc_inc[3]_add_29_OUT> created at line 79.
    Found 4-bit adder for signal <_n0160> created at line 70.
    Found 4-bit adder for signal <_n0161> created at line 70.
    Found 4-bit adder for signal <_n0162> created at line 70.
    Found 4-bit adder for signal <_n0163> created at line 70.
    Found 4-bit adder for signal <Nb1s> created at line 70.
    Found 4-bit adder for signal <_n0165> created at line 75.
    Found 4-bit subtractor for signal <_n0166> created at line 75.
    Found 4-bit adder for signal <_n0167> created at line 75.
    Found 4-bit adder for signal <_n0168> created at line 75.
    Found 4-bit adder for signal <_n0169> created at line 75.
    Found 4-bit adder for signal <balance> created at line 75.
    Found 4-bit comparator greater for signal <GND_2_o_Nb1s[3]_LessThan_8_o> created at line 71
    Found 1-bit comparator equal for signal <balance_sign_eq> created at line 76
    Summary:
	inferred  17 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <TMDS_encoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 52
 2-bit adder                                           : 6
 3-bit adder                                           : 6
 4-bit adder                                           : 31
 4-bit addsub                                          : 3
 4-bit subtractor                                      : 6
# Registers                                            : 11
 1-bit register                                        : 1
 10-bit register                                       : 6
 4-bit register                                        : 4
# Comparators                                          : 6
 1-bit comparator equal                                : 3
 4-bit comparator greater                              : 3
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 9
# Xors                                                 : 12
 1-bit xor2                                            : 3
 7-bit xor2                                            : 6
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <HDMI_Encoder>.
The following registers are absorbed into counter <TMDS_mod10>: 1 register on signal <TMDS_mod10>.
Unit <HDMI_Encoder> synthesized (advanced).

Synthesizing (advanced) Unit <TMDS_encoder>.
The following registers are absorbed into accumulator <balance_acc>: 1 register on signal <balance_acc>.
	The following adders/subtractors are grouped into adder tree <Madd_balance_Madd1> :
 	<Madd__n0169_Madd> in block <TMDS_encoder>, 	<Madd_n0130[1:0]> in block <TMDS_encoder>, 	<Madd_balance_Madd> in block <TMDS_encoder>.
	The following adders/subtractors are grouped into adder tree <Madd_Nb1s_Madd1> :
 	<Madd__n0160> in block <TMDS_encoder>, 	<Madd__n0161> in block <TMDS_encoder>, 	<Madd__n0163_Madd> in block <TMDS_encoder>, 	<Madd_n0109[1:0]> in block <TMDS_encoder>, 	<Madd_Nb1s_Madd> in block <TMDS_encoder>.
Unit <TMDS_encoder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 4-bit adder carry in                                  : 3
 4-bit subtractor                                      : 6
# Adder Trees                                          : 6
 4-bit / 4-inputs adder tree                           : 3
 4-bit / 6-inputs adder tree                           : 3
# Counters                                             : 1
 4-bit up counter                                      : 1
# Accumulators                                         : 3
 4-bit updown accumulator                              : 3
# Registers                                            : 61
 Flip-Flops                                            : 61
# Comparators                                          : 6
 1-bit comparator equal                                : 3
 4-bit comparator greater                              : 3
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 9
# Xors                                                 : 12
 1-bit xor2                                            : 3
 7-bit xor2                                            : 6
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <HDMI_Encoder> ...

Optimizing unit <TMDS_encoder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block HDMI_Encoder, actual ratio is 4.
FlipFlop TMDS_shift_load has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : HDMI_Encoder.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 180
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 18
#      LUT3                        : 46
#      LUT4                        : 11
#      LUT5                        : 31
#      LUT6                        : 71
# FlipFlops/Latches                : 78
#      FD                          : 51
#      FDR                         : 27
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 32
#      IBUF                        : 27
#      IBUFG                       : 1
#      OBUFDS                      : 4
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              78  out of  11440     0%  
 Number of Slice LUTs:                  179  out of   5720     3%  
    Number used as Logic:               179  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    197
   Number with an unused Flip Flop:     119  out of    197    60%  
   Number with an unused LUT:            18  out of    197     9%  
   Number of fully used LUT-FF pairs:    60  out of    197    30%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    102    35%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
inclk                              | DCM_SP:CLKFX           | 36    |
inclk                              | IBUFG+BUFG             | 42    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 20.479ns (Maximum Frequency: 48.832MHz)
   Minimum input arrival time before clock: 16.254ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: 4.372ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'inclk'
  Clock period: 20.479ns (frequency: 48.832MHz)
  Total number of paths / destination ports: 475 / 75
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            TMDS_mod10_0 (FF)
  Destination:       TMDS_mod10_0 (FF)
  Source Clock:      inclk rising 10.0X
  Destination Clock: inclk rising 10.0X

  Data Path: TMDS_mod10_0 to TMDS_mod10_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  TMDS_mod10_0 (TMDS_mod10_0)
     INV:I->O              1   0.206   0.579  TMDS_mod10_0_rstpot_INV_0 (TMDS_mod10_0_rstpot)
     FD:D                      0.102          TMDS_mod10_0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inclk'
  Total number of paths / destination ports: 65225 / 69
-------------------------------------------------------------------------
Offset:              16.254ns (Levels of Logic = 13)
  Source:            igreen<0> (PAD)
  Destination:       encode_G/balance_acc_3 (FF)
  Destination Clock: inclk rising

  Data Path: igreen<0> to encode_G/balance_acc_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.222   1.086  igreen_0_IBUF (igreen_0_IBUF)
     LUT2:I0->O            4   0.203   0.788  encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>11 (encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>1)
     LUT6:I4->O            1   0.203   0.944  encode_G/ADDERTREE_INTERNAL_Madd41 (encode_G/ADDERTREE_INTERNAL_Madd4)
     LUT6:I0->O           17   0.203   1.256  encode_G/XNOR2 (encode_G/XNOR)
     LUT5:I2->O            6   0.205   1.089  encode_G/Mxor_q_m<7:1>_2_xo<0>1 (encode_G/q_m<3>)
     LUT6:I1->O            6   0.203   0.973  encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>1 (encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>)
     LUT6:I3->O            2   0.205   0.981  encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>11 (encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>)
     LUT6:I0->O            8   0.203   1.167  encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>21 (encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1)
     LUT6:I0->O            3   0.203   1.015  encode_G/GND_2_o_GND_2_o_OR_36_o11 (encode_G/GND_2_o_GND_2_o_OR_36_o1)
     LUT6:I0->O           11   0.203   1.227  encode_G/GND_2_o_GND_2_o_OR_36_o (encode_G/GND_2_o_GND_2_o_OR_36_o)
     LUT5:I0->O            7   0.203   1.002  encode_G/Mmux_invert_q_m11 (encode_G/invert_q_m)
     LUT6:I3->O            2   0.205   0.961  encode_G/Maccum_balance_acc_cy<1>11 (encode_G/Maccum_balance_acc_cy<1>)
     LUT6:I1->O            1   0.203   0.000  encode_G/Maccum_balance_acc_xor<3>11 (encode_G/Result<3>)
     FDR:D                     0.102          encode_G/balance_acc_3
    ----------------------------------------
    Total                     16.254ns (3.766ns logic, 12.488ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inclk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            TMDS_shift_red_0 (FF)
  Destination:       OTMDSp<2> (PAD)
  Source Clock:      inclk rising 10.0X

  Data Path: TMDS_shift_red_0 to OTMDSp<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  TMDS_shift_red_0 (TMDS_shift_red_0)
     OBUFDS:I->O               2.571          OBUFDS_red (OTMDSp<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               4.372ns (Levels of Logic = 2)
  Source:            inclk (PAD)
  Destination:       OTMDSp_clock (PAD)

  Data Path: inclk to OTMDSp_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   1.222   0.579  inclk_IBUFG (inclk_IBUFG)
     OBUFDS:I->O               2.571          OBUFDS_clock (OTMDSp_clock)
    ----------------------------------------
    Total                      4.372ns (3.793ns logic, 0.579ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock inclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
inclk          |    6.093|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 21.02 secs
 
--> 


Total memory usage is 390900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

