;redcode
;assert 1
	SPL 0, #332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -4, @-20
	MOV 12, @10
	MOV 12, @10
	MOV 312, @-10
	MOV 12, @10
	MOV 12, @10
	MOV 12, @10
	MOV 12, @10
	SUB 0, -100
	MOV 12, @10
	ADD <10, <1
	SUB @121, 103
	SUB 0, -100
	SPL 0, #332
	DJN 100, 90
	SUB @121, 103
	MOV 12, @10
	DJN 100, 90
	ADD 210, 60
	SPL 0, #332
	SLT 32, @317
	ADD <10, <1
	ADD 210, 60
	ADD #270, <1
	MOV -1, <-20
	SPL 0, #332
	CMP -207, <-120
	JMP 12, 10
	CMP 12, @10
	DJN 100, 90
	SUB @280, @2
	JMP @42, #205
	ADD -207, <-120
	ADD 210, <60
	ADD 100, -101
	SUB 12, @10
	MOV -1, <-20
	SLT @0, @2
	SUB 12, @10
	SUB @-127, 100
	SUB @-127, 100
	MOV -1, <-20
	ADD <-10, 9
	CMP -207, <-120
	MOV -1, <-20
	SUB -100, 0
