7a62ced8ebd0 ("iommu/ipmmu-vmsa: Add support for r8a779a0")
3dc28d9f59ea ("iommu/ipmmu-vmsa: Calculate context registers' offset instead of a macro")
16d9454f5e04 ("iommu/ipmmu-vmsa: Add helper functions for MMU "context" registers")
df9828aaa432 ("iommu/ipmmu-vmsa: tidyup register definitions")
77cf983892b2 ("iommu/ipmmu-vmsa: Remove all unused register definitions")
3623002f0f76 ("iommu/ipmmu-vmsa: Disable cache snoop transactions on R-Car Gen3")
5ca54fdc9b1e ("iommu/ipmmu-vmsa: Move IMTTBCR_SL0_TWOBIT_* to restore sort order")
da38e9ec9c2d ("iommu/ipmmu-vmsa: Add suspend/resume support")
b43e0d8a458c ("iommu/ipmmu-vmsa: Make IPMMU_CTX_MAX unsigned")
82576aa8af49 ("iommu/ipmmu-vmsa: Prepare to handle 40-bit error addresses")
b77cf11f0941 ("iommu: Allow io-pgtable to be used outside of drivers/iommu/")
2ae86955703e ("iommu/ipmmu-vmsa: IMUCTRn.TTSEL needs a special usage on R-Car Gen3")
ddbbddd76a3f ("iommu/ipmmu-vmsa: Increase maximum micro-TLBS to 48")
6c89928ff7a0 ("iommu/io-pgtable-arm: Support 52-bit physical address")
58b8e8bf4092 ("iommu/ipmmu-vmsa: Hook up r8a7795 DT matching code")
c295f504fb5a ("iommu/ipmmu-vmsa: Allow two bit SL0")
f5c858912acd ("iommu/ipmmu-vmsa: Make IMBUSCTR setup optional")
d574893aee99 ("iommu/ipmmu-vmsa: Write IMCTR twice")
1c894225bf5b ("iommu/ipmmu-vmsa: IPMMU device is 40-bit bus master")
cda52fcd999f ("iommu/ipmmu-vmsa: Make use of IOMMU_OF_DECLARE()")
