
01_RTOS_Task.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b04  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08003c14  08003c14  00004c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cf8  08003cf8  00005060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003cf8  08003cf8  00005060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003cf8  08003cf8  00005060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cf8  08003cf8  00004cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003cfc  08003cfc  00004cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08003d00  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001218  20000060  08003d60  00005060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001278  08003d60  00005278  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010253  00000000  00000000  00005089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028fc  00000000  00000000  000152dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001060  00000000  00000000  00017bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cb8  00000000  00000000  00018c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019463  00000000  00000000  000198f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011c13  00000000  00000000  00032d53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092ec7  00000000  00000000  00044966  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d782d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048dc  00000000  00000000  000d7870  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000dc14c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08003bfc 	.word	0x08003bfc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08003bfc 	.word	0x08003bfc

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	2000007c 	.word	0x2000007c
 800017c:	200000d0 	.word	0x200000d0

08000180 <mPrint>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
char buffer[104];

void mPrint(const char*format, ...)
{
 8000180:	b40f      	push	{r0, r1, r2, r3}
 8000182:	b580      	push	{r7, lr}
 8000184:	b082      	sub	sp, #8
 8000186:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 104; i++){
 8000188:	2300      	movs	r3, #0
 800018a:	71fb      	strb	r3, [r7, #7]
 800018c:	e006      	b.n	800019c <mPrint+0x1c>
		buffer[i] = 0 ;
 800018e:	79fb      	ldrb	r3, [r7, #7]
 8000190:	4a0f      	ldr	r2, [pc, #60]	@ (80001d0 <mPrint+0x50>)
 8000192:	2100      	movs	r1, #0
 8000194:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 104; i++){
 8000196:	79fb      	ldrb	r3, [r7, #7]
 8000198:	3301      	adds	r3, #1
 800019a:	71fb      	strb	r3, [r7, #7]
 800019c:	79fb      	ldrb	r3, [r7, #7]
 800019e:	2b67      	cmp	r3, #103	@ 0x67
 80001a0:	d9f5      	bls.n	800018e <mPrint+0xe>
	}
    va_list args;
    va_start(args, format);
 80001a2:	f107 0314 	add.w	r3, r7, #20
 80001a6:	603b      	str	r3, [r7, #0]
    vsnprintf(buffer, sizeof(buffer), format, args);
 80001a8:	683b      	ldr	r3, [r7, #0]
 80001aa:	693a      	ldr	r2, [r7, #16]
 80001ac:	2168      	movs	r1, #104	@ 0x68
 80001ae:	4808      	ldr	r0, [pc, #32]	@ (80001d0 <mPrint+0x50>)
 80001b0:	f003 f888 	bl	80032c4 <vsniprintf>
    va_end(args);
    // UART Transmit
    HAL_UART_Transmit(&huart1, (uint8_t*)buffer, 104, 1000);
 80001b4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80001b8:	2268      	movs	r2, #104	@ 0x68
 80001ba:	4905      	ldr	r1, [pc, #20]	@ (80001d0 <mPrint+0x50>)
 80001bc:	4805      	ldr	r0, [pc, #20]	@ (80001d4 <mPrint+0x54>)
 80001be:	f001 fc21 	bl	8001a04 <HAL_UART_Transmit>

}
 80001c2:	bf00      	nop
 80001c4:	3708      	adds	r7, #8
 80001c6:	46bd      	mov	sp, r7
 80001c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80001cc:	b004      	add	sp, #16
 80001ce:	4770      	bx	lr
 80001d0:	20000320 	.word	0x20000320
 80001d4:	200002d0 	.word	0x200002d0

080001d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d8:	b5b0      	push	{r4, r5, r7, lr}
 80001da:	b08e      	sub	sp, #56	@ 0x38
 80001dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001de:	f000 faad 	bl	800073c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001e2:	f000 f835 	bl	8000250 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e6:	f000 f8a3 	bl	8000330 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80001ea:	f000 f877 	bl	80002dc <MX_USART1_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of task01 */
  osThreadDef(task01, StartTask01, 3, 0, 128);
 80001ee:	4b14      	ldr	r3, [pc, #80]	@ (8000240 <main+0x68>)
 80001f0:	f107 041c 	add.w	r4, r7, #28
 80001f4:	461d      	mov	r5, r3
 80001f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001fa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task01Handle = osThreadCreate(osThread(task01), NULL);
 8000202:	f107 031c 	add.w	r3, r7, #28
 8000206:	2100      	movs	r1, #0
 8000208:	4618      	mov	r0, r3
 800020a:	f001 fded 	bl	8001de8 <osThreadCreate>
 800020e:	4603      	mov	r3, r0
 8000210:	4a0c      	ldr	r2, [pc, #48]	@ (8000244 <main+0x6c>)
 8000212:	6013      	str	r3, [r2, #0]
  osThreadDef(task02, StartTask02, 2, 0, 128);
 8000214:	4b0c      	ldr	r3, [pc, #48]	@ (8000248 <main+0x70>)
 8000216:	463c      	mov	r4, r7
 8000218:	461d      	mov	r5, r3
 800021a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800021c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800021e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000222:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task02Handle = osThreadCreate(osThread(task02), NULL);
 8000226:	463b      	mov	r3, r7
 8000228:	2100      	movs	r1, #0
 800022a:	4618      	mov	r0, r3
 800022c:	f001 fddc 	bl	8001de8 <osThreadCreate>
 8000230:	4603      	mov	r3, r0
 8000232:	4a06      	ldr	r2, [pc, #24]	@ (800024c <main+0x74>)
 8000234:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000236:	f001 fdd0 	bl	8001dda <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800023a:	bf00      	nop
 800023c:	e7fd      	b.n	800023a <main+0x62>
 800023e:	bf00      	nop
 8000240:	08003c1c 	.word	0x08003c1c
 8000244:	20000318 	.word	0x20000318
 8000248:	08003c40 	.word	0x08003c40
 800024c:	2000031c 	.word	0x2000031c

08000250 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b090      	sub	sp, #64	@ 0x40
 8000254:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000256:	f107 0318 	add.w	r3, r7, #24
 800025a:	2228      	movs	r2, #40	@ 0x28
 800025c:	2100      	movs	r1, #0
 800025e:	4618      	mov	r0, r3
 8000260:	f003 f83e 	bl	80032e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000264:	1d3b      	adds	r3, r7, #4
 8000266:	2200      	movs	r2, #0
 8000268:	601a      	str	r2, [r3, #0]
 800026a:	605a      	str	r2, [r3, #4]
 800026c:	609a      	str	r2, [r3, #8]
 800026e:	60da      	str	r2, [r3, #12]
 8000270:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000272:	2301      	movs	r3, #1
 8000274:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000276:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800027a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800027c:	2300      	movs	r3, #0
 800027e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000280:	2301      	movs	r3, #1
 8000282:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000284:	2302      	movs	r3, #2
 8000286:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000288:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800028c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800028e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000292:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000294:	f107 0318 	add.w	r3, r7, #24
 8000298:	4618      	mov	r0, r3
 800029a:	f000 fce5 	bl	8000c68 <HAL_RCC_OscConfig>
 800029e:	4603      	mov	r3, r0
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d001      	beq.n	80002a8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002a4:	f000 f8bc 	bl	8000420 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002a8:	230f      	movs	r3, #15
 80002aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ac:	2302      	movs	r3, #2
 80002ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b0:	2300      	movs	r3, #0
 80002b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ba:	2300      	movs	r3, #0
 80002bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002be:	1d3b      	adds	r3, r7, #4
 80002c0:	2102      	movs	r1, #2
 80002c2:	4618      	mov	r0, r3
 80002c4:	f000 ff52 	bl	800116c <HAL_RCC_ClockConfig>
 80002c8:	4603      	mov	r3, r0
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d001      	beq.n	80002d2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002ce:	f000 f8a7 	bl	8000420 <Error_Handler>
  }
}
 80002d2:	bf00      	nop
 80002d4:	3740      	adds	r7, #64	@ 0x40
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bd80      	pop	{r7, pc}
	...

080002dc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80002e0:	4b11      	ldr	r3, [pc, #68]	@ (8000328 <MX_USART1_UART_Init+0x4c>)
 80002e2:	4a12      	ldr	r2, [pc, #72]	@ (800032c <MX_USART1_UART_Init+0x50>)
 80002e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80002e6:	4b10      	ldr	r3, [pc, #64]	@ (8000328 <MX_USART1_UART_Init+0x4c>)
 80002e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80002ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000328 <MX_USART1_UART_Init+0x4c>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80002f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000328 <MX_USART1_UART_Init+0x4c>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80002fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000328 <MX_USART1_UART_Init+0x4c>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000300:	4b09      	ldr	r3, [pc, #36]	@ (8000328 <MX_USART1_UART_Init+0x4c>)
 8000302:	220c      	movs	r2, #12
 8000304:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000306:	4b08      	ldr	r3, [pc, #32]	@ (8000328 <MX_USART1_UART_Init+0x4c>)
 8000308:	2200      	movs	r2, #0
 800030a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800030c:	4b06      	ldr	r3, [pc, #24]	@ (8000328 <MX_USART1_UART_Init+0x4c>)
 800030e:	2200      	movs	r2, #0
 8000310:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000312:	4805      	ldr	r0, [pc, #20]	@ (8000328 <MX_USART1_UART_Init+0x4c>)
 8000314:	f001 fb26 	bl	8001964 <HAL_UART_Init>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	d001      	beq.n	8000322 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800031e:	f000 f87f 	bl	8000420 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000322:	bf00      	nop
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop
 8000328:	200002d0 	.word	0x200002d0
 800032c:	40013800 	.word	0x40013800

08000330 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000330:	b480      	push	{r7}
 8000332:	b083      	sub	sp, #12
 8000334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000336:	4b0e      	ldr	r3, [pc, #56]	@ (8000370 <MX_GPIO_Init+0x40>)
 8000338:	699b      	ldr	r3, [r3, #24]
 800033a:	4a0d      	ldr	r2, [pc, #52]	@ (8000370 <MX_GPIO_Init+0x40>)
 800033c:	f043 0320 	orr.w	r3, r3, #32
 8000340:	6193      	str	r3, [r2, #24]
 8000342:	4b0b      	ldr	r3, [pc, #44]	@ (8000370 <MX_GPIO_Init+0x40>)
 8000344:	699b      	ldr	r3, [r3, #24]
 8000346:	f003 0320 	and.w	r3, r3, #32
 800034a:	607b      	str	r3, [r7, #4]
 800034c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800034e:	4b08      	ldr	r3, [pc, #32]	@ (8000370 <MX_GPIO_Init+0x40>)
 8000350:	699b      	ldr	r3, [r3, #24]
 8000352:	4a07      	ldr	r2, [pc, #28]	@ (8000370 <MX_GPIO_Init+0x40>)
 8000354:	f043 0304 	orr.w	r3, r3, #4
 8000358:	6193      	str	r3, [r2, #24]
 800035a:	4b05      	ldr	r3, [pc, #20]	@ (8000370 <MX_GPIO_Init+0x40>)
 800035c:	699b      	ldr	r3, [r3, #24]
 800035e:	f003 0304 	and.w	r3, r3, #4
 8000362:	603b      	str	r3, [r7, #0]
 8000364:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000366:	bf00      	nop
 8000368:	370c      	adds	r7, #12
 800036a:	46bd      	mov	sp, r7
 800036c:	bc80      	pop	{r7}
 800036e:	4770      	bx	lr
 8000370:	40021000 	.word	0x40021000

08000374 <StartTask02>:
eTaskState state1, state2;
/* USER CODE BEGIN 4 */

void StartTask02(void const * argument)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  while(1)
  {

    state1 = eTaskGetState((TaskHandle_t)task01Handle);
 800037c:	4b11      	ldr	r3, [pc, #68]	@ (80003c4 <StartTask02+0x50>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	4618      	mov	r0, r3
 8000382:	f002 f80d 	bl	80023a0 <eTaskGetState>
 8000386:	4603      	mov	r3, r0
 8000388:	461a      	mov	r2, r3
 800038a:	4b0f      	ldr	r3, [pc, #60]	@ (80003c8 <StartTask02+0x54>)
 800038c:	701a      	strb	r2, [r3, #0]
    state2 = eTaskGetState((TaskHandle_t)task02Handle);
 800038e:	4b0f      	ldr	r3, [pc, #60]	@ (80003cc <StartTask02+0x58>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	4618      	mov	r0, r3
 8000394:	f002 f804 	bl	80023a0 <eTaskGetState>
 8000398:	4603      	mov	r3, r0
 800039a:	461a      	mov	r2, r3
 800039c:	4b0c      	ldr	r3, [pc, #48]	@ (80003d0 <StartTask02+0x5c>)
 800039e:	701a      	strb	r2, [r3, #0]

    mPrint("State Task 01: %d\r\n", state1);
 80003a0:	4b09      	ldr	r3, [pc, #36]	@ (80003c8 <StartTask02+0x54>)
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	4619      	mov	r1, r3
 80003a6:	480b      	ldr	r0, [pc, #44]	@ (80003d4 <StartTask02+0x60>)
 80003a8:	f7ff feea 	bl	8000180 <mPrint>
    mPrint("State Task 02: %d\r\n", state2);
 80003ac:	4b08      	ldr	r3, [pc, #32]	@ (80003d0 <StartTask02+0x5c>)
 80003ae:	781b      	ldrb	r3, [r3, #0]
 80003b0:	4619      	mov	r1, r3
 80003b2:	4809      	ldr	r0, [pc, #36]	@ (80003d8 <StartTask02+0x64>)
 80003b4:	f7ff fee4 	bl	8000180 <mPrint>

    osDelay(1000);
 80003b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80003bc:	f001 fd60 	bl	8001e80 <osDelay>
    state1 = eTaskGetState((TaskHandle_t)task01Handle);
 80003c0:	bf00      	nop
 80003c2:	e7db      	b.n	800037c <StartTask02+0x8>
 80003c4:	20000318 	.word	0x20000318
 80003c8:	20000388 	.word	0x20000388
 80003cc:	2000031c 	.word	0x2000031c
 80003d0:	20000389 	.word	0x20000389
 80003d4:	08003c5c 	.word	0x08003c5c
 80003d8:	08003c70 	.word	0x08003c70

080003dc <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void const * argument)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b082      	sub	sp, #8
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	mPrint("Task 01\r\n");
 80003e4:	4804      	ldr	r0, [pc, #16]	@ (80003f8 <StartTask01+0x1c>)
 80003e6:	f7ff fecb 	bl	8000180 <mPrint>
    osDelay(10000);
 80003ea:	f242 7010 	movw	r0, #10000	@ 0x2710
 80003ee:	f001 fd47 	bl	8001e80 <osDelay>
	mPrint("Task 01\r\n");
 80003f2:	bf00      	nop
 80003f4:	e7f6      	b.n	80003e4 <StartTask01+0x8>
 80003f6:	bf00      	nop
 80003f8:	08003c84 	.word	0x08003c84

080003fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b082      	sub	sp, #8
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	4a04      	ldr	r2, [pc, #16]	@ (800041c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800040a:	4293      	cmp	r3, r2
 800040c:	d101      	bne.n	8000412 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800040e:	f000 f9ab 	bl	8000768 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000412:	bf00      	nop
 8000414:	3708      	adds	r7, #8
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop
 800041c:	40000800 	.word	0x40000800

08000420 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000424:	b672      	cpsid	i
}
 8000426:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000428:	bf00      	nop
 800042a:	e7fd      	b.n	8000428 <Error_Handler+0x8>

0800042c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b084      	sub	sp, #16
 8000430:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000432:	4b18      	ldr	r3, [pc, #96]	@ (8000494 <HAL_MspInit+0x68>)
 8000434:	699b      	ldr	r3, [r3, #24]
 8000436:	4a17      	ldr	r2, [pc, #92]	@ (8000494 <HAL_MspInit+0x68>)
 8000438:	f043 0301 	orr.w	r3, r3, #1
 800043c:	6193      	str	r3, [r2, #24]
 800043e:	4b15      	ldr	r3, [pc, #84]	@ (8000494 <HAL_MspInit+0x68>)
 8000440:	699b      	ldr	r3, [r3, #24]
 8000442:	f003 0301 	and.w	r3, r3, #1
 8000446:	60bb      	str	r3, [r7, #8]
 8000448:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800044a:	4b12      	ldr	r3, [pc, #72]	@ (8000494 <HAL_MspInit+0x68>)
 800044c:	69db      	ldr	r3, [r3, #28]
 800044e:	4a11      	ldr	r2, [pc, #68]	@ (8000494 <HAL_MspInit+0x68>)
 8000450:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000454:	61d3      	str	r3, [r2, #28]
 8000456:	4b0f      	ldr	r3, [pc, #60]	@ (8000494 <HAL_MspInit+0x68>)
 8000458:	69db      	ldr	r3, [r3, #28]
 800045a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800045e:	607b      	str	r3, [r7, #4]
 8000460:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000462:	2200      	movs	r2, #0
 8000464:	210f      	movs	r1, #15
 8000466:	f06f 0001 	mvn.w	r0, #1
 800046a:	f000 fa4e 	bl	800090a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800046e:	4b0a      	ldr	r3, [pc, #40]	@ (8000498 <HAL_MspInit+0x6c>)
 8000470:	685b      	ldr	r3, [r3, #4]
 8000472:	60fb      	str	r3, [r7, #12]
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800047a:	60fb      	str	r3, [r7, #12]
 800047c:	68fb      	ldr	r3, [r7, #12]
 800047e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000482:	60fb      	str	r3, [r7, #12]
 8000484:	4a04      	ldr	r2, [pc, #16]	@ (8000498 <HAL_MspInit+0x6c>)
 8000486:	68fb      	ldr	r3, [r7, #12]
 8000488:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800048a:	bf00      	nop
 800048c:	3710      	adds	r7, #16
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	40021000 	.word	0x40021000
 8000498:	40010000 	.word	0x40010000

0800049c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b088      	sub	sp, #32
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004a4:	f107 0310 	add.w	r3, r7, #16
 80004a8:	2200      	movs	r2, #0
 80004aa:	601a      	str	r2, [r3, #0]
 80004ac:	605a      	str	r2, [r3, #4]
 80004ae:	609a      	str	r2, [r3, #8]
 80004b0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	4a1c      	ldr	r2, [pc, #112]	@ (8000528 <HAL_UART_MspInit+0x8c>)
 80004b8:	4293      	cmp	r3, r2
 80004ba:	d131      	bne.n	8000520 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80004bc:	4b1b      	ldr	r3, [pc, #108]	@ (800052c <HAL_UART_MspInit+0x90>)
 80004be:	699b      	ldr	r3, [r3, #24]
 80004c0:	4a1a      	ldr	r2, [pc, #104]	@ (800052c <HAL_UART_MspInit+0x90>)
 80004c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80004c6:	6193      	str	r3, [r2, #24]
 80004c8:	4b18      	ldr	r3, [pc, #96]	@ (800052c <HAL_UART_MspInit+0x90>)
 80004ca:	699b      	ldr	r3, [r3, #24]
 80004cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80004d0:	60fb      	str	r3, [r7, #12]
 80004d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004d4:	4b15      	ldr	r3, [pc, #84]	@ (800052c <HAL_UART_MspInit+0x90>)
 80004d6:	699b      	ldr	r3, [r3, #24]
 80004d8:	4a14      	ldr	r2, [pc, #80]	@ (800052c <HAL_UART_MspInit+0x90>)
 80004da:	f043 0304 	orr.w	r3, r3, #4
 80004de:	6193      	str	r3, [r2, #24]
 80004e0:	4b12      	ldr	r3, [pc, #72]	@ (800052c <HAL_UART_MspInit+0x90>)
 80004e2:	699b      	ldr	r3, [r3, #24]
 80004e4:	f003 0304 	and.w	r3, r3, #4
 80004e8:	60bb      	str	r3, [r7, #8]
 80004ea:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80004ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80004f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004f2:	2302      	movs	r3, #2
 80004f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004f6:	2303      	movs	r3, #3
 80004f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004fa:	f107 0310 	add.w	r3, r7, #16
 80004fe:	4619      	mov	r1, r3
 8000500:	480b      	ldr	r0, [pc, #44]	@ (8000530 <HAL_UART_MspInit+0x94>)
 8000502:	f000 fa2d 	bl	8000960 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000506:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800050a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800050c:	2300      	movs	r3, #0
 800050e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000510:	2300      	movs	r3, #0
 8000512:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000514:	f107 0310 	add.w	r3, r7, #16
 8000518:	4619      	mov	r1, r3
 800051a:	4805      	ldr	r0, [pc, #20]	@ (8000530 <HAL_UART_MspInit+0x94>)
 800051c:	f000 fa20 	bl	8000960 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000520:	bf00      	nop
 8000522:	3720      	adds	r7, #32
 8000524:	46bd      	mov	sp, r7
 8000526:	bd80      	pop	{r7, pc}
 8000528:	40013800 	.word	0x40013800
 800052c:	40021000 	.word	0x40021000
 8000530:	40010800 	.word	0x40010800

08000534 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b08e      	sub	sp, #56	@ 0x38
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800053c:	2300      	movs	r3, #0
 800053e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000540:	2300      	movs	r3, #0
 8000542:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000544:	2300      	movs	r3, #0
 8000546:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800054a:	4b34      	ldr	r3, [pc, #208]	@ (800061c <HAL_InitTick+0xe8>)
 800054c:	69db      	ldr	r3, [r3, #28]
 800054e:	4a33      	ldr	r2, [pc, #204]	@ (800061c <HAL_InitTick+0xe8>)
 8000550:	f043 0304 	orr.w	r3, r3, #4
 8000554:	61d3      	str	r3, [r2, #28]
 8000556:	4b31      	ldr	r3, [pc, #196]	@ (800061c <HAL_InitTick+0xe8>)
 8000558:	69db      	ldr	r3, [r3, #28]
 800055a:	f003 0304 	and.w	r3, r3, #4
 800055e:	60fb      	str	r3, [r7, #12]
 8000560:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000562:	f107 0210 	add.w	r2, r7, #16
 8000566:	f107 0314 	add.w	r3, r7, #20
 800056a:	4611      	mov	r1, r2
 800056c:	4618      	mov	r0, r3
 800056e:	f000 ff6d 	bl	800144c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000572:	6a3b      	ldr	r3, [r7, #32]
 8000574:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000578:	2b00      	cmp	r3, #0
 800057a:	d103      	bne.n	8000584 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800057c:	f000 ff3e 	bl	80013fc <HAL_RCC_GetPCLK1Freq>
 8000580:	6378      	str	r0, [r7, #52]	@ 0x34
 8000582:	e004      	b.n	800058e <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000584:	f000 ff3a 	bl	80013fc <HAL_RCC_GetPCLK1Freq>
 8000588:	4603      	mov	r3, r0
 800058a:	005b      	lsls	r3, r3, #1
 800058c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800058e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000590:	4a23      	ldr	r2, [pc, #140]	@ (8000620 <HAL_InitTick+0xec>)
 8000592:	fba2 2303 	umull	r2, r3, r2, r3
 8000596:	0c9b      	lsrs	r3, r3, #18
 8000598:	3b01      	subs	r3, #1
 800059a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 800059c:	4b21      	ldr	r3, [pc, #132]	@ (8000624 <HAL_InitTick+0xf0>)
 800059e:	4a22      	ldr	r2, [pc, #136]	@ (8000628 <HAL_InitTick+0xf4>)
 80005a0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80005a2:	4b20      	ldr	r3, [pc, #128]	@ (8000624 <HAL_InitTick+0xf0>)
 80005a4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80005a8:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80005aa:	4a1e      	ldr	r2, [pc, #120]	@ (8000624 <HAL_InitTick+0xf0>)
 80005ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80005ae:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80005b0:	4b1c      	ldr	r3, [pc, #112]	@ (8000624 <HAL_InitTick+0xf0>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005b6:	4b1b      	ldr	r3, [pc, #108]	@ (8000624 <HAL_InitTick+0xf0>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005bc:	4b19      	ldr	r3, [pc, #100]	@ (8000624 <HAL_InitTick+0xf0>)
 80005be:	2200      	movs	r2, #0
 80005c0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 80005c2:	4818      	ldr	r0, [pc, #96]	@ (8000624 <HAL_InitTick+0xf0>)
 80005c4:	f000 ff90 	bl	80014e8 <HAL_TIM_Base_Init>
 80005c8:	4603      	mov	r3, r0
 80005ca:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80005ce:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d11b      	bne.n	800060e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 80005d6:	4813      	ldr	r0, [pc, #76]	@ (8000624 <HAL_InitTick+0xf0>)
 80005d8:	f000 ffde 	bl	8001598 <HAL_TIM_Base_Start_IT>
 80005dc:	4603      	mov	r3, r0
 80005de:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80005e2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d111      	bne.n	800060e <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80005ea:	201e      	movs	r0, #30
 80005ec:	f000 f9a9 	bl	8000942 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	2b0f      	cmp	r3, #15
 80005f4:	d808      	bhi.n	8000608 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 80005f6:	2200      	movs	r2, #0
 80005f8:	6879      	ldr	r1, [r7, #4]
 80005fa:	201e      	movs	r0, #30
 80005fc:	f000 f985 	bl	800090a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000600:	4a0a      	ldr	r2, [pc, #40]	@ (800062c <HAL_InitTick+0xf8>)
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	6013      	str	r3, [r2, #0]
 8000606:	e002      	b.n	800060e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000608:	2301      	movs	r3, #1
 800060a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800060e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000612:	4618      	mov	r0, r3
 8000614:	3738      	adds	r7, #56	@ 0x38
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	40021000 	.word	0x40021000
 8000620:	431bde83 	.word	0x431bde83
 8000624:	2000038c 	.word	0x2000038c
 8000628:	40000800 	.word	0x40000800
 800062c:	20000004 	.word	0x20000004

08000630 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000634:	bf00      	nop
 8000636:	e7fd      	b.n	8000634 <NMI_Handler+0x4>

08000638 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800063c:	bf00      	nop
 800063e:	e7fd      	b.n	800063c <HardFault_Handler+0x4>

08000640 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000644:	bf00      	nop
 8000646:	e7fd      	b.n	8000644 <MemManage_Handler+0x4>

08000648 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800064c:	bf00      	nop
 800064e:	e7fd      	b.n	800064c <BusFault_Handler+0x4>

08000650 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000654:	bf00      	nop
 8000656:	e7fd      	b.n	8000654 <UsageFault_Handler+0x4>

08000658 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800065c:	bf00      	nop
 800065e:	46bd      	mov	sp, r7
 8000660:	bc80      	pop	{r7}
 8000662:	4770      	bx	lr

08000664 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000668:	4802      	ldr	r0, [pc, #8]	@ (8000674 <TIM4_IRQHandler+0x10>)
 800066a:	f000 ffe7 	bl	800163c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800066e:	bf00      	nop
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	2000038c 	.word	0x2000038c

08000678 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b086      	sub	sp, #24
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000680:	4a14      	ldr	r2, [pc, #80]	@ (80006d4 <_sbrk+0x5c>)
 8000682:	4b15      	ldr	r3, [pc, #84]	@ (80006d8 <_sbrk+0x60>)
 8000684:	1ad3      	subs	r3, r2, r3
 8000686:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000688:	697b      	ldr	r3, [r7, #20]
 800068a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800068c:	4b13      	ldr	r3, [pc, #76]	@ (80006dc <_sbrk+0x64>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d102      	bne.n	800069a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000694:	4b11      	ldr	r3, [pc, #68]	@ (80006dc <_sbrk+0x64>)
 8000696:	4a12      	ldr	r2, [pc, #72]	@ (80006e0 <_sbrk+0x68>)
 8000698:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800069a:	4b10      	ldr	r3, [pc, #64]	@ (80006dc <_sbrk+0x64>)
 800069c:	681a      	ldr	r2, [r3, #0]
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	4413      	add	r3, r2
 80006a2:	693a      	ldr	r2, [r7, #16]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d207      	bcs.n	80006b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006a8:	f002 fe22 	bl	80032f0 <__errno>
 80006ac:	4603      	mov	r3, r0
 80006ae:	220c      	movs	r2, #12
 80006b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006b2:	f04f 33ff 	mov.w	r3, #4294967295
 80006b6:	e009      	b.n	80006cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006b8:	4b08      	ldr	r3, [pc, #32]	@ (80006dc <_sbrk+0x64>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006be:	4b07      	ldr	r3, [pc, #28]	@ (80006dc <_sbrk+0x64>)
 80006c0:	681a      	ldr	r2, [r3, #0]
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	4413      	add	r3, r2
 80006c6:	4a05      	ldr	r2, [pc, #20]	@ (80006dc <_sbrk+0x64>)
 80006c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006ca:	68fb      	ldr	r3, [r7, #12]
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	3718      	adds	r7, #24
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	20005000 	.word	0x20005000
 80006d8:	00000400 	.word	0x00000400
 80006dc:	200003d4 	.word	0x200003d4
 80006e0:	20001278 	.word	0x20001278

080006e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006e8:	bf00      	nop
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bc80      	pop	{r7}
 80006ee:	4770      	bx	lr

080006f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80006f0:	f7ff fff8 	bl	80006e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006f4:	480b      	ldr	r0, [pc, #44]	@ (8000724 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80006f6:	490c      	ldr	r1, [pc, #48]	@ (8000728 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80006f8:	4a0c      	ldr	r2, [pc, #48]	@ (800072c <LoopFillZerobss+0x16>)
  movs r3, #0
 80006fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006fc:	e002      	b.n	8000704 <LoopCopyDataInit>

080006fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000700:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000702:	3304      	adds	r3, #4

08000704 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000704:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000706:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000708:	d3f9      	bcc.n	80006fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800070a:	4a09      	ldr	r2, [pc, #36]	@ (8000730 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800070c:	4c09      	ldr	r4, [pc, #36]	@ (8000734 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800070e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000710:	e001      	b.n	8000716 <LoopFillZerobss>

08000712 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000712:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000714:	3204      	adds	r2, #4

08000716 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000716:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000718:	d3fb      	bcc.n	8000712 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800071a:	f002 fdef 	bl	80032fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800071e:	f7ff fd5b 	bl	80001d8 <main>
  bx lr
 8000722:	4770      	bx	lr
  ldr r0, =_sdata
 8000724:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000728:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800072c:	08003d00 	.word	0x08003d00
  ldr r2, =_sbss
 8000730:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000734:	20001278 	.word	0x20001278

08000738 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000738:	e7fe      	b.n	8000738 <ADC1_2_IRQHandler>
	...

0800073c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000740:	4b08      	ldr	r3, [pc, #32]	@ (8000764 <HAL_Init+0x28>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a07      	ldr	r2, [pc, #28]	@ (8000764 <HAL_Init+0x28>)
 8000746:	f043 0310 	orr.w	r3, r3, #16
 800074a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800074c:	2003      	movs	r0, #3
 800074e:	f000 f8d1 	bl	80008f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000752:	200f      	movs	r0, #15
 8000754:	f7ff feee 	bl	8000534 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000758:	f7ff fe68 	bl	800042c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800075c:	2300      	movs	r3, #0
}
 800075e:	4618      	mov	r0, r3
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	40022000 	.word	0x40022000

08000768 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800076c:	4b05      	ldr	r3, [pc, #20]	@ (8000784 <HAL_IncTick+0x1c>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	461a      	mov	r2, r3
 8000772:	4b05      	ldr	r3, [pc, #20]	@ (8000788 <HAL_IncTick+0x20>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4413      	add	r3, r2
 8000778:	4a03      	ldr	r2, [pc, #12]	@ (8000788 <HAL_IncTick+0x20>)
 800077a:	6013      	str	r3, [r2, #0]
}
 800077c:	bf00      	nop
 800077e:	46bd      	mov	sp, r7
 8000780:	bc80      	pop	{r7}
 8000782:	4770      	bx	lr
 8000784:	20000008 	.word	0x20000008
 8000788:	200003d8 	.word	0x200003d8

0800078c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  return uwTick;
 8000790:	4b02      	ldr	r3, [pc, #8]	@ (800079c <HAL_GetTick+0x10>)
 8000792:	681b      	ldr	r3, [r3, #0]
}
 8000794:	4618      	mov	r0, r3
 8000796:	46bd      	mov	sp, r7
 8000798:	bc80      	pop	{r7}
 800079a:	4770      	bx	lr
 800079c:	200003d8 	.word	0x200003d8

080007a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b085      	sub	sp, #20
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	f003 0307 	and.w	r3, r3, #7
 80007ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007b0:	4b0c      	ldr	r3, [pc, #48]	@ (80007e4 <__NVIC_SetPriorityGrouping+0x44>)
 80007b2:	68db      	ldr	r3, [r3, #12]
 80007b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007b6:	68ba      	ldr	r2, [r7, #8]
 80007b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007bc:	4013      	ands	r3, r2
 80007be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007c4:	68bb      	ldr	r3, [r7, #8]
 80007c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007d2:	4a04      	ldr	r2, [pc, #16]	@ (80007e4 <__NVIC_SetPriorityGrouping+0x44>)
 80007d4:	68bb      	ldr	r3, [r7, #8]
 80007d6:	60d3      	str	r3, [r2, #12]
}
 80007d8:	bf00      	nop
 80007da:	3714      	adds	r7, #20
 80007dc:	46bd      	mov	sp, r7
 80007de:	bc80      	pop	{r7}
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	e000ed00 	.word	0xe000ed00

080007e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007ec:	4b04      	ldr	r3, [pc, #16]	@ (8000800 <__NVIC_GetPriorityGrouping+0x18>)
 80007ee:	68db      	ldr	r3, [r3, #12]
 80007f0:	0a1b      	lsrs	r3, r3, #8
 80007f2:	f003 0307 	and.w	r3, r3, #7
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bc80      	pop	{r7}
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	e000ed00 	.word	0xe000ed00

08000804 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	4603      	mov	r3, r0
 800080c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800080e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000812:	2b00      	cmp	r3, #0
 8000814:	db0b      	blt.n	800082e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	f003 021f 	and.w	r2, r3, #31
 800081c:	4906      	ldr	r1, [pc, #24]	@ (8000838 <__NVIC_EnableIRQ+0x34>)
 800081e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000822:	095b      	lsrs	r3, r3, #5
 8000824:	2001      	movs	r0, #1
 8000826:	fa00 f202 	lsl.w	r2, r0, r2
 800082a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800082e:	bf00      	nop
 8000830:	370c      	adds	r7, #12
 8000832:	46bd      	mov	sp, r7
 8000834:	bc80      	pop	{r7}
 8000836:	4770      	bx	lr
 8000838:	e000e100 	.word	0xe000e100

0800083c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800083c:	b480      	push	{r7}
 800083e:	b083      	sub	sp, #12
 8000840:	af00      	add	r7, sp, #0
 8000842:	4603      	mov	r3, r0
 8000844:	6039      	str	r1, [r7, #0]
 8000846:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800084c:	2b00      	cmp	r3, #0
 800084e:	db0a      	blt.n	8000866 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	b2da      	uxtb	r2, r3
 8000854:	490c      	ldr	r1, [pc, #48]	@ (8000888 <__NVIC_SetPriority+0x4c>)
 8000856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800085a:	0112      	lsls	r2, r2, #4
 800085c:	b2d2      	uxtb	r2, r2
 800085e:	440b      	add	r3, r1
 8000860:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000864:	e00a      	b.n	800087c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	b2da      	uxtb	r2, r3
 800086a:	4908      	ldr	r1, [pc, #32]	@ (800088c <__NVIC_SetPriority+0x50>)
 800086c:	79fb      	ldrb	r3, [r7, #7]
 800086e:	f003 030f 	and.w	r3, r3, #15
 8000872:	3b04      	subs	r3, #4
 8000874:	0112      	lsls	r2, r2, #4
 8000876:	b2d2      	uxtb	r2, r2
 8000878:	440b      	add	r3, r1
 800087a:	761a      	strb	r2, [r3, #24]
}
 800087c:	bf00      	nop
 800087e:	370c      	adds	r7, #12
 8000880:	46bd      	mov	sp, r7
 8000882:	bc80      	pop	{r7}
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	e000e100 	.word	0xe000e100
 800088c:	e000ed00 	.word	0xe000ed00

08000890 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000890:	b480      	push	{r7}
 8000892:	b089      	sub	sp, #36	@ 0x24
 8000894:	af00      	add	r7, sp, #0
 8000896:	60f8      	str	r0, [r7, #12]
 8000898:	60b9      	str	r1, [r7, #8]
 800089a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	f003 0307 	and.w	r3, r3, #7
 80008a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008a4:	69fb      	ldr	r3, [r7, #28]
 80008a6:	f1c3 0307 	rsb	r3, r3, #7
 80008aa:	2b04      	cmp	r3, #4
 80008ac:	bf28      	it	cs
 80008ae:	2304      	movcs	r3, #4
 80008b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008b2:	69fb      	ldr	r3, [r7, #28]
 80008b4:	3304      	adds	r3, #4
 80008b6:	2b06      	cmp	r3, #6
 80008b8:	d902      	bls.n	80008c0 <NVIC_EncodePriority+0x30>
 80008ba:	69fb      	ldr	r3, [r7, #28]
 80008bc:	3b03      	subs	r3, #3
 80008be:	e000      	b.n	80008c2 <NVIC_EncodePriority+0x32>
 80008c0:	2300      	movs	r3, #0
 80008c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008c4:	f04f 32ff 	mov.w	r2, #4294967295
 80008c8:	69bb      	ldr	r3, [r7, #24]
 80008ca:	fa02 f303 	lsl.w	r3, r2, r3
 80008ce:	43da      	mvns	r2, r3
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	401a      	ands	r2, r3
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008d8:	f04f 31ff 	mov.w	r1, #4294967295
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	fa01 f303 	lsl.w	r3, r1, r3
 80008e2:	43d9      	mvns	r1, r3
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008e8:	4313      	orrs	r3, r2
         );
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	3724      	adds	r7, #36	@ 0x24
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bc80      	pop	{r7}
 80008f2:	4770      	bx	lr

080008f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008fc:	6878      	ldr	r0, [r7, #4]
 80008fe:	f7ff ff4f 	bl	80007a0 <__NVIC_SetPriorityGrouping>
}
 8000902:	bf00      	nop
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}

0800090a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800090a:	b580      	push	{r7, lr}
 800090c:	b086      	sub	sp, #24
 800090e:	af00      	add	r7, sp, #0
 8000910:	4603      	mov	r3, r0
 8000912:	60b9      	str	r1, [r7, #8]
 8000914:	607a      	str	r2, [r7, #4]
 8000916:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000918:	2300      	movs	r3, #0
 800091a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800091c:	f7ff ff64 	bl	80007e8 <__NVIC_GetPriorityGrouping>
 8000920:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000922:	687a      	ldr	r2, [r7, #4]
 8000924:	68b9      	ldr	r1, [r7, #8]
 8000926:	6978      	ldr	r0, [r7, #20]
 8000928:	f7ff ffb2 	bl	8000890 <NVIC_EncodePriority>
 800092c:	4602      	mov	r2, r0
 800092e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000932:	4611      	mov	r1, r2
 8000934:	4618      	mov	r0, r3
 8000936:	f7ff ff81 	bl	800083c <__NVIC_SetPriority>
}
 800093a:	bf00      	nop
 800093c:	3718      	adds	r7, #24
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000942:	b580      	push	{r7, lr}
 8000944:	b082      	sub	sp, #8
 8000946:	af00      	add	r7, sp, #0
 8000948:	4603      	mov	r3, r0
 800094a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800094c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000950:	4618      	mov	r0, r3
 8000952:	f7ff ff57 	bl	8000804 <__NVIC_EnableIRQ>
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
	...

08000960 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000960:	b480      	push	{r7}
 8000962:	b08b      	sub	sp, #44	@ 0x2c
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
 8000968:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800096a:	2300      	movs	r3, #0
 800096c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800096e:	2300      	movs	r3, #0
 8000970:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000972:	e169      	b.n	8000c48 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000974:	2201      	movs	r2, #1
 8000976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000978:	fa02 f303 	lsl.w	r3, r2, r3
 800097c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	69fa      	ldr	r2, [r7, #28]
 8000984:	4013      	ands	r3, r2
 8000986:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000988:	69ba      	ldr	r2, [r7, #24]
 800098a:	69fb      	ldr	r3, [r7, #28]
 800098c:	429a      	cmp	r2, r3
 800098e:	f040 8158 	bne.w	8000c42 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	685b      	ldr	r3, [r3, #4]
 8000996:	4a9a      	ldr	r2, [pc, #616]	@ (8000c00 <HAL_GPIO_Init+0x2a0>)
 8000998:	4293      	cmp	r3, r2
 800099a:	d05e      	beq.n	8000a5a <HAL_GPIO_Init+0xfa>
 800099c:	4a98      	ldr	r2, [pc, #608]	@ (8000c00 <HAL_GPIO_Init+0x2a0>)
 800099e:	4293      	cmp	r3, r2
 80009a0:	d875      	bhi.n	8000a8e <HAL_GPIO_Init+0x12e>
 80009a2:	4a98      	ldr	r2, [pc, #608]	@ (8000c04 <HAL_GPIO_Init+0x2a4>)
 80009a4:	4293      	cmp	r3, r2
 80009a6:	d058      	beq.n	8000a5a <HAL_GPIO_Init+0xfa>
 80009a8:	4a96      	ldr	r2, [pc, #600]	@ (8000c04 <HAL_GPIO_Init+0x2a4>)
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d86f      	bhi.n	8000a8e <HAL_GPIO_Init+0x12e>
 80009ae:	4a96      	ldr	r2, [pc, #600]	@ (8000c08 <HAL_GPIO_Init+0x2a8>)
 80009b0:	4293      	cmp	r3, r2
 80009b2:	d052      	beq.n	8000a5a <HAL_GPIO_Init+0xfa>
 80009b4:	4a94      	ldr	r2, [pc, #592]	@ (8000c08 <HAL_GPIO_Init+0x2a8>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d869      	bhi.n	8000a8e <HAL_GPIO_Init+0x12e>
 80009ba:	4a94      	ldr	r2, [pc, #592]	@ (8000c0c <HAL_GPIO_Init+0x2ac>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d04c      	beq.n	8000a5a <HAL_GPIO_Init+0xfa>
 80009c0:	4a92      	ldr	r2, [pc, #584]	@ (8000c0c <HAL_GPIO_Init+0x2ac>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d863      	bhi.n	8000a8e <HAL_GPIO_Init+0x12e>
 80009c6:	4a92      	ldr	r2, [pc, #584]	@ (8000c10 <HAL_GPIO_Init+0x2b0>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d046      	beq.n	8000a5a <HAL_GPIO_Init+0xfa>
 80009cc:	4a90      	ldr	r2, [pc, #576]	@ (8000c10 <HAL_GPIO_Init+0x2b0>)
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d85d      	bhi.n	8000a8e <HAL_GPIO_Init+0x12e>
 80009d2:	2b12      	cmp	r3, #18
 80009d4:	d82a      	bhi.n	8000a2c <HAL_GPIO_Init+0xcc>
 80009d6:	2b12      	cmp	r3, #18
 80009d8:	d859      	bhi.n	8000a8e <HAL_GPIO_Init+0x12e>
 80009da:	a201      	add	r2, pc, #4	@ (adr r2, 80009e0 <HAL_GPIO_Init+0x80>)
 80009dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009e0:	08000a5b 	.word	0x08000a5b
 80009e4:	08000a35 	.word	0x08000a35
 80009e8:	08000a47 	.word	0x08000a47
 80009ec:	08000a89 	.word	0x08000a89
 80009f0:	08000a8f 	.word	0x08000a8f
 80009f4:	08000a8f 	.word	0x08000a8f
 80009f8:	08000a8f 	.word	0x08000a8f
 80009fc:	08000a8f 	.word	0x08000a8f
 8000a00:	08000a8f 	.word	0x08000a8f
 8000a04:	08000a8f 	.word	0x08000a8f
 8000a08:	08000a8f 	.word	0x08000a8f
 8000a0c:	08000a8f 	.word	0x08000a8f
 8000a10:	08000a8f 	.word	0x08000a8f
 8000a14:	08000a8f 	.word	0x08000a8f
 8000a18:	08000a8f 	.word	0x08000a8f
 8000a1c:	08000a8f 	.word	0x08000a8f
 8000a20:	08000a8f 	.word	0x08000a8f
 8000a24:	08000a3d 	.word	0x08000a3d
 8000a28:	08000a51 	.word	0x08000a51
 8000a2c:	4a79      	ldr	r2, [pc, #484]	@ (8000c14 <HAL_GPIO_Init+0x2b4>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d013      	beq.n	8000a5a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a32:	e02c      	b.n	8000a8e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	68db      	ldr	r3, [r3, #12]
 8000a38:	623b      	str	r3, [r7, #32]
          break;
 8000a3a:	e029      	b.n	8000a90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	68db      	ldr	r3, [r3, #12]
 8000a40:	3304      	adds	r3, #4
 8000a42:	623b      	str	r3, [r7, #32]
          break;
 8000a44:	e024      	b.n	8000a90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	68db      	ldr	r3, [r3, #12]
 8000a4a:	3308      	adds	r3, #8
 8000a4c:	623b      	str	r3, [r7, #32]
          break;
 8000a4e:	e01f      	b.n	8000a90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	330c      	adds	r3, #12
 8000a56:	623b      	str	r3, [r7, #32]
          break;
 8000a58:	e01a      	b.n	8000a90 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	689b      	ldr	r3, [r3, #8]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d102      	bne.n	8000a68 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a62:	2304      	movs	r3, #4
 8000a64:	623b      	str	r3, [r7, #32]
          break;
 8000a66:	e013      	b.n	8000a90 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	689b      	ldr	r3, [r3, #8]
 8000a6c:	2b01      	cmp	r3, #1
 8000a6e:	d105      	bne.n	8000a7c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a70:	2308      	movs	r3, #8
 8000a72:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	69fa      	ldr	r2, [r7, #28]
 8000a78:	611a      	str	r2, [r3, #16]
          break;
 8000a7a:	e009      	b.n	8000a90 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a7c:	2308      	movs	r3, #8
 8000a7e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	69fa      	ldr	r2, [r7, #28]
 8000a84:	615a      	str	r2, [r3, #20]
          break;
 8000a86:	e003      	b.n	8000a90 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	623b      	str	r3, [r7, #32]
          break;
 8000a8c:	e000      	b.n	8000a90 <HAL_GPIO_Init+0x130>
          break;
 8000a8e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a90:	69bb      	ldr	r3, [r7, #24]
 8000a92:	2bff      	cmp	r3, #255	@ 0xff
 8000a94:	d801      	bhi.n	8000a9a <HAL_GPIO_Init+0x13a>
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	e001      	b.n	8000a9e <HAL_GPIO_Init+0x13e>
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	3304      	adds	r3, #4
 8000a9e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000aa0:	69bb      	ldr	r3, [r7, #24]
 8000aa2:	2bff      	cmp	r3, #255	@ 0xff
 8000aa4:	d802      	bhi.n	8000aac <HAL_GPIO_Init+0x14c>
 8000aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aa8:	009b      	lsls	r3, r3, #2
 8000aaa:	e002      	b.n	8000ab2 <HAL_GPIO_Init+0x152>
 8000aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aae:	3b08      	subs	r3, #8
 8000ab0:	009b      	lsls	r3, r3, #2
 8000ab2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	210f      	movs	r1, #15
 8000aba:	693b      	ldr	r3, [r7, #16]
 8000abc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ac0:	43db      	mvns	r3, r3
 8000ac2:	401a      	ands	r2, r3
 8000ac4:	6a39      	ldr	r1, [r7, #32]
 8000ac6:	693b      	ldr	r3, [r7, #16]
 8000ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8000acc:	431a      	orrs	r2, r3
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	f000 80b1 	beq.w	8000c42 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ae0:	4b4d      	ldr	r3, [pc, #308]	@ (8000c18 <HAL_GPIO_Init+0x2b8>)
 8000ae2:	699b      	ldr	r3, [r3, #24]
 8000ae4:	4a4c      	ldr	r2, [pc, #304]	@ (8000c18 <HAL_GPIO_Init+0x2b8>)
 8000ae6:	f043 0301 	orr.w	r3, r3, #1
 8000aea:	6193      	str	r3, [r2, #24]
 8000aec:	4b4a      	ldr	r3, [pc, #296]	@ (8000c18 <HAL_GPIO_Init+0x2b8>)
 8000aee:	699b      	ldr	r3, [r3, #24]
 8000af0:	f003 0301 	and.w	r3, r3, #1
 8000af4:	60bb      	str	r3, [r7, #8]
 8000af6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000af8:	4a48      	ldr	r2, [pc, #288]	@ (8000c1c <HAL_GPIO_Init+0x2bc>)
 8000afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000afc:	089b      	lsrs	r3, r3, #2
 8000afe:	3302      	adds	r3, #2
 8000b00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b04:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b08:	f003 0303 	and.w	r3, r3, #3
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	220f      	movs	r2, #15
 8000b10:	fa02 f303 	lsl.w	r3, r2, r3
 8000b14:	43db      	mvns	r3, r3
 8000b16:	68fa      	ldr	r2, [r7, #12]
 8000b18:	4013      	ands	r3, r2
 8000b1a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	4a40      	ldr	r2, [pc, #256]	@ (8000c20 <HAL_GPIO_Init+0x2c0>)
 8000b20:	4293      	cmp	r3, r2
 8000b22:	d013      	beq.n	8000b4c <HAL_GPIO_Init+0x1ec>
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	4a3f      	ldr	r2, [pc, #252]	@ (8000c24 <HAL_GPIO_Init+0x2c4>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d00d      	beq.n	8000b48 <HAL_GPIO_Init+0x1e8>
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	4a3e      	ldr	r2, [pc, #248]	@ (8000c28 <HAL_GPIO_Init+0x2c8>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d007      	beq.n	8000b44 <HAL_GPIO_Init+0x1e4>
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	4a3d      	ldr	r2, [pc, #244]	@ (8000c2c <HAL_GPIO_Init+0x2cc>)
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d101      	bne.n	8000b40 <HAL_GPIO_Init+0x1e0>
 8000b3c:	2303      	movs	r3, #3
 8000b3e:	e006      	b.n	8000b4e <HAL_GPIO_Init+0x1ee>
 8000b40:	2304      	movs	r3, #4
 8000b42:	e004      	b.n	8000b4e <HAL_GPIO_Init+0x1ee>
 8000b44:	2302      	movs	r3, #2
 8000b46:	e002      	b.n	8000b4e <HAL_GPIO_Init+0x1ee>
 8000b48:	2301      	movs	r3, #1
 8000b4a:	e000      	b.n	8000b4e <HAL_GPIO_Init+0x1ee>
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b50:	f002 0203 	and.w	r2, r2, #3
 8000b54:	0092      	lsls	r2, r2, #2
 8000b56:	4093      	lsls	r3, r2
 8000b58:	68fa      	ldr	r2, [r7, #12]
 8000b5a:	4313      	orrs	r3, r2
 8000b5c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b5e:	492f      	ldr	r1, [pc, #188]	@ (8000c1c <HAL_GPIO_Init+0x2bc>)
 8000b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b62:	089b      	lsrs	r3, r3, #2
 8000b64:	3302      	adds	r3, #2
 8000b66:	68fa      	ldr	r2, [r7, #12]
 8000b68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d006      	beq.n	8000b86 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b78:	4b2d      	ldr	r3, [pc, #180]	@ (8000c30 <HAL_GPIO_Init+0x2d0>)
 8000b7a:	689a      	ldr	r2, [r3, #8]
 8000b7c:	492c      	ldr	r1, [pc, #176]	@ (8000c30 <HAL_GPIO_Init+0x2d0>)
 8000b7e:	69bb      	ldr	r3, [r7, #24]
 8000b80:	4313      	orrs	r3, r2
 8000b82:	608b      	str	r3, [r1, #8]
 8000b84:	e006      	b.n	8000b94 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b86:	4b2a      	ldr	r3, [pc, #168]	@ (8000c30 <HAL_GPIO_Init+0x2d0>)
 8000b88:	689a      	ldr	r2, [r3, #8]
 8000b8a:	69bb      	ldr	r3, [r7, #24]
 8000b8c:	43db      	mvns	r3, r3
 8000b8e:	4928      	ldr	r1, [pc, #160]	@ (8000c30 <HAL_GPIO_Init+0x2d0>)
 8000b90:	4013      	ands	r3, r2
 8000b92:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	685b      	ldr	r3, [r3, #4]
 8000b98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d006      	beq.n	8000bae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ba0:	4b23      	ldr	r3, [pc, #140]	@ (8000c30 <HAL_GPIO_Init+0x2d0>)
 8000ba2:	68da      	ldr	r2, [r3, #12]
 8000ba4:	4922      	ldr	r1, [pc, #136]	@ (8000c30 <HAL_GPIO_Init+0x2d0>)
 8000ba6:	69bb      	ldr	r3, [r7, #24]
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	60cb      	str	r3, [r1, #12]
 8000bac:	e006      	b.n	8000bbc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000bae:	4b20      	ldr	r3, [pc, #128]	@ (8000c30 <HAL_GPIO_Init+0x2d0>)
 8000bb0:	68da      	ldr	r2, [r3, #12]
 8000bb2:	69bb      	ldr	r3, [r7, #24]
 8000bb4:	43db      	mvns	r3, r3
 8000bb6:	491e      	ldr	r1, [pc, #120]	@ (8000c30 <HAL_GPIO_Init+0x2d0>)
 8000bb8:	4013      	ands	r3, r2
 8000bba:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d006      	beq.n	8000bd6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000bc8:	4b19      	ldr	r3, [pc, #100]	@ (8000c30 <HAL_GPIO_Init+0x2d0>)
 8000bca:	685a      	ldr	r2, [r3, #4]
 8000bcc:	4918      	ldr	r1, [pc, #96]	@ (8000c30 <HAL_GPIO_Init+0x2d0>)
 8000bce:	69bb      	ldr	r3, [r7, #24]
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	604b      	str	r3, [r1, #4]
 8000bd4:	e006      	b.n	8000be4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000bd6:	4b16      	ldr	r3, [pc, #88]	@ (8000c30 <HAL_GPIO_Init+0x2d0>)
 8000bd8:	685a      	ldr	r2, [r3, #4]
 8000bda:	69bb      	ldr	r3, [r7, #24]
 8000bdc:	43db      	mvns	r3, r3
 8000bde:	4914      	ldr	r1, [pc, #80]	@ (8000c30 <HAL_GPIO_Init+0x2d0>)
 8000be0:	4013      	ands	r3, r2
 8000be2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d021      	beq.n	8000c34 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000bf0:	4b0f      	ldr	r3, [pc, #60]	@ (8000c30 <HAL_GPIO_Init+0x2d0>)
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	490e      	ldr	r1, [pc, #56]	@ (8000c30 <HAL_GPIO_Init+0x2d0>)
 8000bf6:	69bb      	ldr	r3, [r7, #24]
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	600b      	str	r3, [r1, #0]
 8000bfc:	e021      	b.n	8000c42 <HAL_GPIO_Init+0x2e2>
 8000bfe:	bf00      	nop
 8000c00:	10320000 	.word	0x10320000
 8000c04:	10310000 	.word	0x10310000
 8000c08:	10220000 	.word	0x10220000
 8000c0c:	10210000 	.word	0x10210000
 8000c10:	10120000 	.word	0x10120000
 8000c14:	10110000 	.word	0x10110000
 8000c18:	40021000 	.word	0x40021000
 8000c1c:	40010000 	.word	0x40010000
 8000c20:	40010800 	.word	0x40010800
 8000c24:	40010c00 	.word	0x40010c00
 8000c28:	40011000 	.word	0x40011000
 8000c2c:	40011400 	.word	0x40011400
 8000c30:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c34:	4b0b      	ldr	r3, [pc, #44]	@ (8000c64 <HAL_GPIO_Init+0x304>)
 8000c36:	681a      	ldr	r2, [r3, #0]
 8000c38:	69bb      	ldr	r3, [r7, #24]
 8000c3a:	43db      	mvns	r3, r3
 8000c3c:	4909      	ldr	r1, [pc, #36]	@ (8000c64 <HAL_GPIO_Init+0x304>)
 8000c3e:	4013      	ands	r3, r2
 8000c40:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c44:	3301      	adds	r3, #1
 8000c46:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c4e:	fa22 f303 	lsr.w	r3, r2, r3
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	f47f ae8e 	bne.w	8000974 <HAL_GPIO_Init+0x14>
  }
}
 8000c58:	bf00      	nop
 8000c5a:	bf00      	nop
 8000c5c:	372c      	adds	r7, #44	@ 0x2c
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bc80      	pop	{r7}
 8000c62:	4770      	bx	lr
 8000c64:	40010400 	.word	0x40010400

08000c68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d101      	bne.n	8000c7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c76:	2301      	movs	r3, #1
 8000c78:	e272      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f003 0301 	and.w	r3, r3, #1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f000 8087 	beq.w	8000d96 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c88:	4b92      	ldr	r3, [pc, #584]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	f003 030c 	and.w	r3, r3, #12
 8000c90:	2b04      	cmp	r3, #4
 8000c92:	d00c      	beq.n	8000cae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c94:	4b8f      	ldr	r3, [pc, #572]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	f003 030c 	and.w	r3, r3, #12
 8000c9c:	2b08      	cmp	r3, #8
 8000c9e:	d112      	bne.n	8000cc6 <HAL_RCC_OscConfig+0x5e>
 8000ca0:	4b8c      	ldr	r3, [pc, #560]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ca8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000cac:	d10b      	bne.n	8000cc6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cae:	4b89      	ldr	r3, [pc, #548]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d06c      	beq.n	8000d94 <HAL_RCC_OscConfig+0x12c>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d168      	bne.n	8000d94 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	e24c      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000cce:	d106      	bne.n	8000cde <HAL_RCC_OscConfig+0x76>
 8000cd0:	4b80      	ldr	r3, [pc, #512]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a7f      	ldr	r2, [pc, #508]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000cd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cda:	6013      	str	r3, [r2, #0]
 8000cdc:	e02e      	b.n	8000d3c <HAL_RCC_OscConfig+0xd4>
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d10c      	bne.n	8000d00 <HAL_RCC_OscConfig+0x98>
 8000ce6:	4b7b      	ldr	r3, [pc, #492]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a7a      	ldr	r2, [pc, #488]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000cec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000cf0:	6013      	str	r3, [r2, #0]
 8000cf2:	4b78      	ldr	r3, [pc, #480]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a77      	ldr	r2, [pc, #476]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000cf8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cfc:	6013      	str	r3, [r2, #0]
 8000cfe:	e01d      	b.n	8000d3c <HAL_RCC_OscConfig+0xd4>
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000d08:	d10c      	bne.n	8000d24 <HAL_RCC_OscConfig+0xbc>
 8000d0a:	4b72      	ldr	r3, [pc, #456]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4a71      	ldr	r2, [pc, #452]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d14:	6013      	str	r3, [r2, #0]
 8000d16:	4b6f      	ldr	r3, [pc, #444]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4a6e      	ldr	r2, [pc, #440]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d20:	6013      	str	r3, [r2, #0]
 8000d22:	e00b      	b.n	8000d3c <HAL_RCC_OscConfig+0xd4>
 8000d24:	4b6b      	ldr	r3, [pc, #428]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a6a      	ldr	r2, [pc, #424]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d2e:	6013      	str	r3, [r2, #0]
 8000d30:	4b68      	ldr	r3, [pc, #416]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a67      	ldr	r2, [pc, #412]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d3a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d013      	beq.n	8000d6c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d44:	f7ff fd22 	bl	800078c <HAL_GetTick>
 8000d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d4a:	e008      	b.n	8000d5e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d4c:	f7ff fd1e 	bl	800078c <HAL_GetTick>
 8000d50:	4602      	mov	r2, r0
 8000d52:	693b      	ldr	r3, [r7, #16]
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	2b64      	cmp	r3, #100	@ 0x64
 8000d58:	d901      	bls.n	8000d5e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	e200      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d5e:	4b5d      	ldr	r3, [pc, #372]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d0f0      	beq.n	8000d4c <HAL_RCC_OscConfig+0xe4>
 8000d6a:	e014      	b.n	8000d96 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d6c:	f7ff fd0e 	bl	800078c <HAL_GetTick>
 8000d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d72:	e008      	b.n	8000d86 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d74:	f7ff fd0a 	bl	800078c <HAL_GetTick>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	693b      	ldr	r3, [r7, #16]
 8000d7c:	1ad3      	subs	r3, r2, r3
 8000d7e:	2b64      	cmp	r3, #100	@ 0x64
 8000d80:	d901      	bls.n	8000d86 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000d82:	2303      	movs	r3, #3
 8000d84:	e1ec      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d86:	4b53      	ldr	r3, [pc, #332]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d1f0      	bne.n	8000d74 <HAL_RCC_OscConfig+0x10c>
 8000d92:	e000      	b.n	8000d96 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f003 0302 	and.w	r3, r3, #2
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d063      	beq.n	8000e6a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000da2:	4b4c      	ldr	r3, [pc, #304]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	f003 030c 	and.w	r3, r3, #12
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d00b      	beq.n	8000dc6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000dae:	4b49      	ldr	r3, [pc, #292]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	f003 030c 	and.w	r3, r3, #12
 8000db6:	2b08      	cmp	r3, #8
 8000db8:	d11c      	bne.n	8000df4 <HAL_RCC_OscConfig+0x18c>
 8000dba:	4b46      	ldr	r3, [pc, #280]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d116      	bne.n	8000df4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dc6:	4b43      	ldr	r3, [pc, #268]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f003 0302 	and.w	r3, r3, #2
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d005      	beq.n	8000dde <HAL_RCC_OscConfig+0x176>
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	691b      	ldr	r3, [r3, #16]
 8000dd6:	2b01      	cmp	r3, #1
 8000dd8:	d001      	beq.n	8000dde <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	e1c0      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dde:	4b3d      	ldr	r3, [pc, #244]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	695b      	ldr	r3, [r3, #20]
 8000dea:	00db      	lsls	r3, r3, #3
 8000dec:	4939      	ldr	r1, [pc, #228]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000dee:	4313      	orrs	r3, r2
 8000df0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000df2:	e03a      	b.n	8000e6a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	691b      	ldr	r3, [r3, #16]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d020      	beq.n	8000e3e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000dfc:	4b36      	ldr	r3, [pc, #216]	@ (8000ed8 <HAL_RCC_OscConfig+0x270>)
 8000dfe:	2201      	movs	r2, #1
 8000e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e02:	f7ff fcc3 	bl	800078c <HAL_GetTick>
 8000e06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e08:	e008      	b.n	8000e1c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e0a:	f7ff fcbf 	bl	800078c <HAL_GetTick>
 8000e0e:	4602      	mov	r2, r0
 8000e10:	693b      	ldr	r3, [r7, #16]
 8000e12:	1ad3      	subs	r3, r2, r3
 8000e14:	2b02      	cmp	r3, #2
 8000e16:	d901      	bls.n	8000e1c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e18:	2303      	movs	r3, #3
 8000e1a:	e1a1      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e1c:	4b2d      	ldr	r3, [pc, #180]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f003 0302 	and.w	r3, r3, #2
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d0f0      	beq.n	8000e0a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e28:	4b2a      	ldr	r3, [pc, #168]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	695b      	ldr	r3, [r3, #20]
 8000e34:	00db      	lsls	r3, r3, #3
 8000e36:	4927      	ldr	r1, [pc, #156]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	600b      	str	r3, [r1, #0]
 8000e3c:	e015      	b.n	8000e6a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e3e:	4b26      	ldr	r3, [pc, #152]	@ (8000ed8 <HAL_RCC_OscConfig+0x270>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e44:	f7ff fca2 	bl	800078c <HAL_GetTick>
 8000e48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e4a:	e008      	b.n	8000e5e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e4c:	f7ff fc9e 	bl	800078c <HAL_GetTick>
 8000e50:	4602      	mov	r2, r0
 8000e52:	693b      	ldr	r3, [r7, #16]
 8000e54:	1ad3      	subs	r3, r2, r3
 8000e56:	2b02      	cmp	r3, #2
 8000e58:	d901      	bls.n	8000e5e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	e180      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e5e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f003 0302 	and.w	r3, r3, #2
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d1f0      	bne.n	8000e4c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f003 0308 	and.w	r3, r3, #8
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d03a      	beq.n	8000eec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	699b      	ldr	r3, [r3, #24]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d019      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e7e:	4b17      	ldr	r3, [pc, #92]	@ (8000edc <HAL_RCC_OscConfig+0x274>)
 8000e80:	2201      	movs	r2, #1
 8000e82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e84:	f7ff fc82 	bl	800078c <HAL_GetTick>
 8000e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e8a:	e008      	b.n	8000e9e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e8c:	f7ff fc7e 	bl	800078c <HAL_GetTick>
 8000e90:	4602      	mov	r2, r0
 8000e92:	693b      	ldr	r3, [r7, #16]
 8000e94:	1ad3      	subs	r3, r2, r3
 8000e96:	2b02      	cmp	r3, #2
 8000e98:	d901      	bls.n	8000e9e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	e160      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ea2:	f003 0302 	and.w	r3, r3, #2
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d0f0      	beq.n	8000e8c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000eaa:	2001      	movs	r0, #1
 8000eac:	f000 fafe 	bl	80014ac <RCC_Delay>
 8000eb0:	e01c      	b.n	8000eec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8000edc <HAL_RCC_OscConfig+0x274>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eb8:	f7ff fc68 	bl	800078c <HAL_GetTick>
 8000ebc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ebe:	e00f      	b.n	8000ee0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ec0:	f7ff fc64 	bl	800078c <HAL_GetTick>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	693b      	ldr	r3, [r7, #16]
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	2b02      	cmp	r3, #2
 8000ecc:	d908      	bls.n	8000ee0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000ece:	2303      	movs	r3, #3
 8000ed0:	e146      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
 8000ed2:	bf00      	nop
 8000ed4:	40021000 	.word	0x40021000
 8000ed8:	42420000 	.word	0x42420000
 8000edc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ee0:	4b92      	ldr	r3, [pc, #584]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ee4:	f003 0302 	and.w	r3, r3, #2
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d1e9      	bne.n	8000ec0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f003 0304 	and.w	r3, r3, #4
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	f000 80a6 	beq.w	8001046 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000efa:	2300      	movs	r3, #0
 8000efc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000efe:	4b8b      	ldr	r3, [pc, #556]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f00:	69db      	ldr	r3, [r3, #28]
 8000f02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d10d      	bne.n	8000f26 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f0a:	4b88      	ldr	r3, [pc, #544]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f0c:	69db      	ldr	r3, [r3, #28]
 8000f0e:	4a87      	ldr	r2, [pc, #540]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f14:	61d3      	str	r3, [r2, #28]
 8000f16:	4b85      	ldr	r3, [pc, #532]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f18:	69db      	ldr	r3, [r3, #28]
 8000f1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f1e:	60bb      	str	r3, [r7, #8]
 8000f20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f22:	2301      	movs	r3, #1
 8000f24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f26:	4b82      	ldr	r3, [pc, #520]	@ (8001130 <HAL_RCC_OscConfig+0x4c8>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d118      	bne.n	8000f64 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f32:	4b7f      	ldr	r3, [pc, #508]	@ (8001130 <HAL_RCC_OscConfig+0x4c8>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4a7e      	ldr	r2, [pc, #504]	@ (8001130 <HAL_RCC_OscConfig+0x4c8>)
 8000f38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f3e:	f7ff fc25 	bl	800078c <HAL_GetTick>
 8000f42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f44:	e008      	b.n	8000f58 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f46:	f7ff fc21 	bl	800078c <HAL_GetTick>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	2b64      	cmp	r3, #100	@ 0x64
 8000f52:	d901      	bls.n	8000f58 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000f54:	2303      	movs	r3, #3
 8000f56:	e103      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f58:	4b75      	ldr	r3, [pc, #468]	@ (8001130 <HAL_RCC_OscConfig+0x4c8>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d0f0      	beq.n	8000f46 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d106      	bne.n	8000f7a <HAL_RCC_OscConfig+0x312>
 8000f6c:	4b6f      	ldr	r3, [pc, #444]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f6e:	6a1b      	ldr	r3, [r3, #32]
 8000f70:	4a6e      	ldr	r2, [pc, #440]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f72:	f043 0301 	orr.w	r3, r3, #1
 8000f76:	6213      	str	r3, [r2, #32]
 8000f78:	e02d      	b.n	8000fd6 <HAL_RCC_OscConfig+0x36e>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	68db      	ldr	r3, [r3, #12]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d10c      	bne.n	8000f9c <HAL_RCC_OscConfig+0x334>
 8000f82:	4b6a      	ldr	r3, [pc, #424]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f84:	6a1b      	ldr	r3, [r3, #32]
 8000f86:	4a69      	ldr	r2, [pc, #420]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f88:	f023 0301 	bic.w	r3, r3, #1
 8000f8c:	6213      	str	r3, [r2, #32]
 8000f8e:	4b67      	ldr	r3, [pc, #412]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f90:	6a1b      	ldr	r3, [r3, #32]
 8000f92:	4a66      	ldr	r2, [pc, #408]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f94:	f023 0304 	bic.w	r3, r3, #4
 8000f98:	6213      	str	r3, [r2, #32]
 8000f9a:	e01c      	b.n	8000fd6 <HAL_RCC_OscConfig+0x36e>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	2b05      	cmp	r3, #5
 8000fa2:	d10c      	bne.n	8000fbe <HAL_RCC_OscConfig+0x356>
 8000fa4:	4b61      	ldr	r3, [pc, #388]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000fa6:	6a1b      	ldr	r3, [r3, #32]
 8000fa8:	4a60      	ldr	r2, [pc, #384]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000faa:	f043 0304 	orr.w	r3, r3, #4
 8000fae:	6213      	str	r3, [r2, #32]
 8000fb0:	4b5e      	ldr	r3, [pc, #376]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000fb2:	6a1b      	ldr	r3, [r3, #32]
 8000fb4:	4a5d      	ldr	r2, [pc, #372]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000fb6:	f043 0301 	orr.w	r3, r3, #1
 8000fba:	6213      	str	r3, [r2, #32]
 8000fbc:	e00b      	b.n	8000fd6 <HAL_RCC_OscConfig+0x36e>
 8000fbe:	4b5b      	ldr	r3, [pc, #364]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000fc0:	6a1b      	ldr	r3, [r3, #32]
 8000fc2:	4a5a      	ldr	r2, [pc, #360]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000fc4:	f023 0301 	bic.w	r3, r3, #1
 8000fc8:	6213      	str	r3, [r2, #32]
 8000fca:	4b58      	ldr	r3, [pc, #352]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000fcc:	6a1b      	ldr	r3, [r3, #32]
 8000fce:	4a57      	ldr	r2, [pc, #348]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000fd0:	f023 0304 	bic.w	r3, r3, #4
 8000fd4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	68db      	ldr	r3, [r3, #12]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d015      	beq.n	800100a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fde:	f7ff fbd5 	bl	800078c <HAL_GetTick>
 8000fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fe4:	e00a      	b.n	8000ffc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fe6:	f7ff fbd1 	bl	800078c <HAL_GetTick>
 8000fea:	4602      	mov	r2, r0
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d901      	bls.n	8000ffc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	e0b1      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ffc:	4b4b      	ldr	r3, [pc, #300]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000ffe:	6a1b      	ldr	r3, [r3, #32]
 8001000:	f003 0302 	and.w	r3, r3, #2
 8001004:	2b00      	cmp	r3, #0
 8001006:	d0ee      	beq.n	8000fe6 <HAL_RCC_OscConfig+0x37e>
 8001008:	e014      	b.n	8001034 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800100a:	f7ff fbbf 	bl	800078c <HAL_GetTick>
 800100e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001010:	e00a      	b.n	8001028 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001012:	f7ff fbbb 	bl	800078c <HAL_GetTick>
 8001016:	4602      	mov	r2, r0
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	1ad3      	subs	r3, r2, r3
 800101c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001020:	4293      	cmp	r3, r2
 8001022:	d901      	bls.n	8001028 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001024:	2303      	movs	r3, #3
 8001026:	e09b      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001028:	4b40      	ldr	r3, [pc, #256]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 800102a:	6a1b      	ldr	r3, [r3, #32]
 800102c:	f003 0302 	and.w	r3, r3, #2
 8001030:	2b00      	cmp	r3, #0
 8001032:	d1ee      	bne.n	8001012 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001034:	7dfb      	ldrb	r3, [r7, #23]
 8001036:	2b01      	cmp	r3, #1
 8001038:	d105      	bne.n	8001046 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800103a:	4b3c      	ldr	r3, [pc, #240]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 800103c:	69db      	ldr	r3, [r3, #28]
 800103e:	4a3b      	ldr	r2, [pc, #236]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8001040:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001044:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	69db      	ldr	r3, [r3, #28]
 800104a:	2b00      	cmp	r3, #0
 800104c:	f000 8087 	beq.w	800115e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001050:	4b36      	ldr	r3, [pc, #216]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f003 030c 	and.w	r3, r3, #12
 8001058:	2b08      	cmp	r3, #8
 800105a:	d061      	beq.n	8001120 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	69db      	ldr	r3, [r3, #28]
 8001060:	2b02      	cmp	r3, #2
 8001062:	d146      	bne.n	80010f2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001064:	4b33      	ldr	r3, [pc, #204]	@ (8001134 <HAL_RCC_OscConfig+0x4cc>)
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800106a:	f7ff fb8f 	bl	800078c <HAL_GetTick>
 800106e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001070:	e008      	b.n	8001084 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001072:	f7ff fb8b 	bl	800078c <HAL_GetTick>
 8001076:	4602      	mov	r2, r0
 8001078:	693b      	ldr	r3, [r7, #16]
 800107a:	1ad3      	subs	r3, r2, r3
 800107c:	2b02      	cmp	r3, #2
 800107e:	d901      	bls.n	8001084 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001080:	2303      	movs	r3, #3
 8001082:	e06d      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001084:	4b29      	ldr	r3, [pc, #164]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800108c:	2b00      	cmp	r3, #0
 800108e:	d1f0      	bne.n	8001072 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6a1b      	ldr	r3, [r3, #32]
 8001094:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001098:	d108      	bne.n	80010ac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800109a:	4b24      	ldr	r3, [pc, #144]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	4921      	ldr	r1, [pc, #132]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 80010a8:	4313      	orrs	r3, r2
 80010aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010ac:	4b1f      	ldr	r3, [pc, #124]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6a19      	ldr	r1, [r3, #32]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010bc:	430b      	orrs	r3, r1
 80010be:	491b      	ldr	r1, [pc, #108]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 80010c0:	4313      	orrs	r3, r2
 80010c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001134 <HAL_RCC_OscConfig+0x4cc>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ca:	f7ff fb5f 	bl	800078c <HAL_GetTick>
 80010ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010d0:	e008      	b.n	80010e4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010d2:	f7ff fb5b 	bl	800078c <HAL_GetTick>
 80010d6:	4602      	mov	r2, r0
 80010d8:	693b      	ldr	r3, [r7, #16]
 80010da:	1ad3      	subs	r3, r2, r3
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d901      	bls.n	80010e4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80010e0:	2303      	movs	r3, #3
 80010e2:	e03d      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010e4:	4b11      	ldr	r3, [pc, #68]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d0f0      	beq.n	80010d2 <HAL_RCC_OscConfig+0x46a>
 80010f0:	e035      	b.n	800115e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010f2:	4b10      	ldr	r3, [pc, #64]	@ (8001134 <HAL_RCC_OscConfig+0x4cc>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f8:	f7ff fb48 	bl	800078c <HAL_GetTick>
 80010fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010fe:	e008      	b.n	8001112 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001100:	f7ff fb44 	bl	800078c <HAL_GetTick>
 8001104:	4602      	mov	r2, r0
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	2b02      	cmp	r3, #2
 800110c:	d901      	bls.n	8001112 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800110e:	2303      	movs	r3, #3
 8001110:	e026      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001112:	4b06      	ldr	r3, [pc, #24]	@ (800112c <HAL_RCC_OscConfig+0x4c4>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d1f0      	bne.n	8001100 <HAL_RCC_OscConfig+0x498>
 800111e:	e01e      	b.n	800115e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	69db      	ldr	r3, [r3, #28]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d107      	bne.n	8001138 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001128:	2301      	movs	r3, #1
 800112a:	e019      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
 800112c:	40021000 	.word	0x40021000
 8001130:	40007000 	.word	0x40007000
 8001134:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001138:	4b0b      	ldr	r3, [pc, #44]	@ (8001168 <HAL_RCC_OscConfig+0x500>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6a1b      	ldr	r3, [r3, #32]
 8001148:	429a      	cmp	r2, r3
 800114a:	d106      	bne.n	800115a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001156:	429a      	cmp	r2, r3
 8001158:	d001      	beq.n	800115e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e000      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800115e:	2300      	movs	r3, #0
}
 8001160:	4618      	mov	r0, r3
 8001162:	3718      	adds	r7, #24
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	40021000 	.word	0x40021000

0800116c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d101      	bne.n	8001180 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	e0d0      	b.n	8001322 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001180:	4b6a      	ldr	r3, [pc, #424]	@ (800132c <HAL_RCC_ClockConfig+0x1c0>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f003 0307 	and.w	r3, r3, #7
 8001188:	683a      	ldr	r2, [r7, #0]
 800118a:	429a      	cmp	r2, r3
 800118c:	d910      	bls.n	80011b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800118e:	4b67      	ldr	r3, [pc, #412]	@ (800132c <HAL_RCC_ClockConfig+0x1c0>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f023 0207 	bic.w	r2, r3, #7
 8001196:	4965      	ldr	r1, [pc, #404]	@ (800132c <HAL_RCC_ClockConfig+0x1c0>)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	4313      	orrs	r3, r2
 800119c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800119e:	4b63      	ldr	r3, [pc, #396]	@ (800132c <HAL_RCC_ClockConfig+0x1c0>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 0307 	and.w	r3, r3, #7
 80011a6:	683a      	ldr	r2, [r7, #0]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d001      	beq.n	80011b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80011ac:	2301      	movs	r3, #1
 80011ae:	e0b8      	b.n	8001322 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f003 0302 	and.w	r3, r3, #2
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d020      	beq.n	80011fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f003 0304 	and.w	r3, r3, #4
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d005      	beq.n	80011d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011c8:	4b59      	ldr	r3, [pc, #356]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	4a58      	ldr	r2, [pc, #352]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80011ce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80011d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f003 0308 	and.w	r3, r3, #8
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d005      	beq.n	80011ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011e0:	4b53      	ldr	r3, [pc, #332]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	4a52      	ldr	r2, [pc, #328]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80011e6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80011ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011ec:	4b50      	ldr	r3, [pc, #320]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	494d      	ldr	r1, [pc, #308]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80011fa:	4313      	orrs	r3, r2
 80011fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	2b00      	cmp	r3, #0
 8001208:	d040      	beq.n	800128c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	2b01      	cmp	r3, #1
 8001210:	d107      	bne.n	8001222 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001212:	4b47      	ldr	r3, [pc, #284]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d115      	bne.n	800124a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e07f      	b.n	8001322 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	2b02      	cmp	r3, #2
 8001228:	d107      	bne.n	800123a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800122a:	4b41      	ldr	r3, [pc, #260]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001232:	2b00      	cmp	r3, #0
 8001234:	d109      	bne.n	800124a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	e073      	b.n	8001322 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800123a:	4b3d      	ldr	r3, [pc, #244]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f003 0302 	and.w	r3, r3, #2
 8001242:	2b00      	cmp	r3, #0
 8001244:	d101      	bne.n	800124a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	e06b      	b.n	8001322 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800124a:	4b39      	ldr	r3, [pc, #228]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f023 0203 	bic.w	r2, r3, #3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	4936      	ldr	r1, [pc, #216]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 8001258:	4313      	orrs	r3, r2
 800125a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800125c:	f7ff fa96 	bl	800078c <HAL_GetTick>
 8001260:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001262:	e00a      	b.n	800127a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001264:	f7ff fa92 	bl	800078c <HAL_GetTick>
 8001268:	4602      	mov	r2, r0
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001272:	4293      	cmp	r3, r2
 8001274:	d901      	bls.n	800127a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	e053      	b.n	8001322 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800127a:	4b2d      	ldr	r3, [pc, #180]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f003 020c 	and.w	r2, r3, #12
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	429a      	cmp	r2, r3
 800128a:	d1eb      	bne.n	8001264 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800128c:	4b27      	ldr	r3, [pc, #156]	@ (800132c <HAL_RCC_ClockConfig+0x1c0>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f003 0307 	and.w	r3, r3, #7
 8001294:	683a      	ldr	r2, [r7, #0]
 8001296:	429a      	cmp	r2, r3
 8001298:	d210      	bcs.n	80012bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800129a:	4b24      	ldr	r3, [pc, #144]	@ (800132c <HAL_RCC_ClockConfig+0x1c0>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f023 0207 	bic.w	r2, r3, #7
 80012a2:	4922      	ldr	r1, [pc, #136]	@ (800132c <HAL_RCC_ClockConfig+0x1c0>)
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012aa:	4b20      	ldr	r3, [pc, #128]	@ (800132c <HAL_RCC_ClockConfig+0x1c0>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 0307 	and.w	r3, r3, #7
 80012b2:	683a      	ldr	r2, [r7, #0]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d001      	beq.n	80012bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e032      	b.n	8001322 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f003 0304 	and.w	r3, r3, #4
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d008      	beq.n	80012da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012c8:	4b19      	ldr	r3, [pc, #100]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	4916      	ldr	r1, [pc, #88]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80012d6:	4313      	orrs	r3, r2
 80012d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f003 0308 	and.w	r3, r3, #8
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d009      	beq.n	80012fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80012e6:	4b12      	ldr	r3, [pc, #72]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	691b      	ldr	r3, [r3, #16]
 80012f2:	00db      	lsls	r3, r3, #3
 80012f4:	490e      	ldr	r1, [pc, #56]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80012f6:	4313      	orrs	r3, r2
 80012f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80012fa:	f000 f821 	bl	8001340 <HAL_RCC_GetSysClockFreq>
 80012fe:	4602      	mov	r2, r0
 8001300:	4b0b      	ldr	r3, [pc, #44]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	091b      	lsrs	r3, r3, #4
 8001306:	f003 030f 	and.w	r3, r3, #15
 800130a:	490a      	ldr	r1, [pc, #40]	@ (8001334 <HAL_RCC_ClockConfig+0x1c8>)
 800130c:	5ccb      	ldrb	r3, [r1, r3]
 800130e:	fa22 f303 	lsr.w	r3, r2, r3
 8001312:	4a09      	ldr	r2, [pc, #36]	@ (8001338 <HAL_RCC_ClockConfig+0x1cc>)
 8001314:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001316:	4b09      	ldr	r3, [pc, #36]	@ (800133c <HAL_RCC_ClockConfig+0x1d0>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff f90a 	bl	8000534 <HAL_InitTick>

  return HAL_OK;
 8001320:	2300      	movs	r3, #0
}
 8001322:	4618      	mov	r0, r3
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40022000 	.word	0x40022000
 8001330:	40021000 	.word	0x40021000
 8001334:	08003c98 	.word	0x08003c98
 8001338:	20000000 	.word	0x20000000
 800133c:	20000004 	.word	0x20000004

08001340 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001340:	b480      	push	{r7}
 8001342:	b087      	sub	sp, #28
 8001344:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001346:	2300      	movs	r3, #0
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	2300      	movs	r3, #0
 800134c:	60bb      	str	r3, [r7, #8]
 800134e:	2300      	movs	r3, #0
 8001350:	617b      	str	r3, [r7, #20]
 8001352:	2300      	movs	r3, #0
 8001354:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001356:	2300      	movs	r3, #0
 8001358:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800135a:	4b1e      	ldr	r3, [pc, #120]	@ (80013d4 <HAL_RCC_GetSysClockFreq+0x94>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	f003 030c 	and.w	r3, r3, #12
 8001366:	2b04      	cmp	r3, #4
 8001368:	d002      	beq.n	8001370 <HAL_RCC_GetSysClockFreq+0x30>
 800136a:	2b08      	cmp	r3, #8
 800136c:	d003      	beq.n	8001376 <HAL_RCC_GetSysClockFreq+0x36>
 800136e:	e027      	b.n	80013c0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001370:	4b19      	ldr	r3, [pc, #100]	@ (80013d8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001372:	613b      	str	r3, [r7, #16]
      break;
 8001374:	e027      	b.n	80013c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	0c9b      	lsrs	r3, r3, #18
 800137a:	f003 030f 	and.w	r3, r3, #15
 800137e:	4a17      	ldr	r2, [pc, #92]	@ (80013dc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001380:	5cd3      	ldrb	r3, [r2, r3]
 8001382:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d010      	beq.n	80013b0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800138e:	4b11      	ldr	r3, [pc, #68]	@ (80013d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	0c5b      	lsrs	r3, r3, #17
 8001394:	f003 0301 	and.w	r3, r3, #1
 8001398:	4a11      	ldr	r2, [pc, #68]	@ (80013e0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800139a:	5cd3      	ldrb	r3, [r2, r3]
 800139c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4a0d      	ldr	r2, [pc, #52]	@ (80013d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80013a2:	fb03 f202 	mul.w	r2, r3, r2
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ac:	617b      	str	r3, [r7, #20]
 80013ae:	e004      	b.n	80013ba <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	4a0c      	ldr	r2, [pc, #48]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80013b4:	fb02 f303 	mul.w	r3, r2, r3
 80013b8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	613b      	str	r3, [r7, #16]
      break;
 80013be:	e002      	b.n	80013c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80013c0:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80013c2:	613b      	str	r3, [r7, #16]
      break;
 80013c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80013c6:	693b      	ldr	r3, [r7, #16]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	371c      	adds	r7, #28
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bc80      	pop	{r7}
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	40021000 	.word	0x40021000
 80013d8:	007a1200 	.word	0x007a1200
 80013dc:	08003cb0 	.word	0x08003cb0
 80013e0:	08003cc0 	.word	0x08003cc0
 80013e4:	003d0900 	.word	0x003d0900

080013e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80013ec:	4b02      	ldr	r3, [pc, #8]	@ (80013f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80013ee:	681b      	ldr	r3, [r3, #0]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bc80      	pop	{r7}
 80013f6:	4770      	bx	lr
 80013f8:	20000000 	.word	0x20000000

080013fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001400:	f7ff fff2 	bl	80013e8 <HAL_RCC_GetHCLKFreq>
 8001404:	4602      	mov	r2, r0
 8001406:	4b05      	ldr	r3, [pc, #20]	@ (800141c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	0a1b      	lsrs	r3, r3, #8
 800140c:	f003 0307 	and.w	r3, r3, #7
 8001410:	4903      	ldr	r1, [pc, #12]	@ (8001420 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001412:	5ccb      	ldrb	r3, [r1, r3]
 8001414:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001418:	4618      	mov	r0, r3
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40021000 	.word	0x40021000
 8001420:	08003ca8 	.word	0x08003ca8

08001424 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001428:	f7ff ffde 	bl	80013e8 <HAL_RCC_GetHCLKFreq>
 800142c:	4602      	mov	r2, r0
 800142e:	4b05      	ldr	r3, [pc, #20]	@ (8001444 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	0adb      	lsrs	r3, r3, #11
 8001434:	f003 0307 	and.w	r3, r3, #7
 8001438:	4903      	ldr	r1, [pc, #12]	@ (8001448 <HAL_RCC_GetPCLK2Freq+0x24>)
 800143a:	5ccb      	ldrb	r3, [r1, r3]
 800143c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001440:	4618      	mov	r0, r3
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40021000 	.word	0x40021000
 8001448:	08003ca8 	.word	0x08003ca8

0800144c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	220f      	movs	r2, #15
 800145a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800145c:	4b11      	ldr	r3, [pc, #68]	@ (80014a4 <HAL_RCC_GetClockConfig+0x58>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f003 0203 	and.w	r2, r3, #3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001468:	4b0e      	ldr	r3, [pc, #56]	@ (80014a4 <HAL_RCC_GetClockConfig+0x58>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001474:	4b0b      	ldr	r3, [pc, #44]	@ (80014a4 <HAL_RCC_GetClockConfig+0x58>)
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001480:	4b08      	ldr	r3, [pc, #32]	@ (80014a4 <HAL_RCC_GetClockConfig+0x58>)
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	08db      	lsrs	r3, r3, #3
 8001486:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800148e:	4b06      	ldr	r3, [pc, #24]	@ (80014a8 <HAL_RCC_GetClockConfig+0x5c>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0207 	and.w	r2, r3, #7
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	bc80      	pop	{r7}
 80014a2:	4770      	bx	lr
 80014a4:	40021000 	.word	0x40021000
 80014a8:	40022000 	.word	0x40022000

080014ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b085      	sub	sp, #20
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80014b4:	4b0a      	ldr	r3, [pc, #40]	@ (80014e0 <RCC_Delay+0x34>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a0a      	ldr	r2, [pc, #40]	@ (80014e4 <RCC_Delay+0x38>)
 80014ba:	fba2 2303 	umull	r2, r3, r2, r3
 80014be:	0a5b      	lsrs	r3, r3, #9
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	fb02 f303 	mul.w	r3, r2, r3
 80014c6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80014c8:	bf00      	nop
  }
  while (Delay --);
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	1e5a      	subs	r2, r3, #1
 80014ce:	60fa      	str	r2, [r7, #12]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d1f9      	bne.n	80014c8 <RCC_Delay+0x1c>
}
 80014d4:	bf00      	nop
 80014d6:	bf00      	nop
 80014d8:	3714      	adds	r7, #20
 80014da:	46bd      	mov	sp, r7
 80014dc:	bc80      	pop	{r7}
 80014de:	4770      	bx	lr
 80014e0:	20000000 	.word	0x20000000
 80014e4:	10624dd3 	.word	0x10624dd3

080014e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d101      	bne.n	80014fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
 80014f8:	e041      	b.n	800157e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001500:	b2db      	uxtb	r3, r3
 8001502:	2b00      	cmp	r3, #0
 8001504:	d106      	bne.n	8001514 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2200      	movs	r2, #0
 800150a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f000 f839 	bl	8001586 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2202      	movs	r2, #2
 8001518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	3304      	adds	r3, #4
 8001524:	4619      	mov	r1, r3
 8001526:	4610      	mov	r0, r2
 8001528:	f000 f99c 	bl	8001864 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2201      	movs	r2, #1
 8001530:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2201      	movs	r2, #1
 8001538:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2201      	movs	r2, #1
 8001540:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2201      	movs	r2, #1
 8001548:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2201      	movs	r2, #1
 8001550:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2201      	movs	r2, #1
 8001558:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2201      	movs	r2, #1
 8001560:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2201      	movs	r2, #1
 8001568:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2201      	movs	r2, #1
 8001570:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2201      	movs	r2, #1
 8001578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001586:	b480      	push	{r7}
 8001588:	b083      	sub	sp, #12
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800158e:	bf00      	nop
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	bc80      	pop	{r7}
 8001596:	4770      	bx	lr

08001598 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d001      	beq.n	80015b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80015ac:	2301      	movs	r3, #1
 80015ae:	e03a      	b.n	8001626 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2202      	movs	r2, #2
 80015b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	68da      	ldr	r2, [r3, #12]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f042 0201 	orr.w	r2, r2, #1
 80015c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a18      	ldr	r2, [pc, #96]	@ (8001630 <HAL_TIM_Base_Start_IT+0x98>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d00e      	beq.n	80015f0 <HAL_TIM_Base_Start_IT+0x58>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015da:	d009      	beq.n	80015f0 <HAL_TIM_Base_Start_IT+0x58>
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a14      	ldr	r2, [pc, #80]	@ (8001634 <HAL_TIM_Base_Start_IT+0x9c>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d004      	beq.n	80015f0 <HAL_TIM_Base_Start_IT+0x58>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a13      	ldr	r2, [pc, #76]	@ (8001638 <HAL_TIM_Base_Start_IT+0xa0>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d111      	bne.n	8001614 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	f003 0307 	and.w	r3, r3, #7
 80015fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	2b06      	cmp	r3, #6
 8001600:	d010      	beq.n	8001624 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f042 0201 	orr.w	r2, r2, #1
 8001610:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001612:	e007      	b.n	8001624 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f042 0201 	orr.w	r2, r2, #1
 8001622:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001624:	2300      	movs	r3, #0
}
 8001626:	4618      	mov	r0, r3
 8001628:	3714      	adds	r7, #20
 800162a:	46bd      	mov	sp, r7
 800162c:	bc80      	pop	{r7}
 800162e:	4770      	bx	lr
 8001630:	40012c00 	.word	0x40012c00
 8001634:	40000400 	.word	0x40000400
 8001638:	40000800 	.word	0x40000800

0800163c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	68db      	ldr	r3, [r3, #12]
 800164a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	691b      	ldr	r3, [r3, #16]
 8001652:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	f003 0302 	and.w	r3, r3, #2
 800165a:	2b00      	cmp	r3, #0
 800165c:	d020      	beq.n	80016a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	f003 0302 	and.w	r3, r3, #2
 8001664:	2b00      	cmp	r3, #0
 8001666:	d01b      	beq.n	80016a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f06f 0202 	mvn.w	r2, #2
 8001670:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2201      	movs	r2, #1
 8001676:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	699b      	ldr	r3, [r3, #24]
 800167e:	f003 0303 	and.w	r3, r3, #3
 8001682:	2b00      	cmp	r3, #0
 8001684:	d003      	beq.n	800168e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f000 f8d1 	bl	800182e <HAL_TIM_IC_CaptureCallback>
 800168c:	e005      	b.n	800169a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f000 f8c4 	bl	800181c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f000 f8d3 	bl	8001840 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	f003 0304 	and.w	r3, r3, #4
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d020      	beq.n	80016ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	f003 0304 	and.w	r3, r3, #4
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d01b      	beq.n	80016ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f06f 0204 	mvn.w	r2, #4
 80016bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2202      	movs	r2, #2
 80016c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	699b      	ldr	r3, [r3, #24]
 80016ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d003      	beq.n	80016da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f000 f8ab 	bl	800182e <HAL_TIM_IC_CaptureCallback>
 80016d8:	e005      	b.n	80016e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f000 f89e 	bl	800181c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f000 f8ad 	bl	8001840 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	f003 0308 	and.w	r3, r3, #8
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d020      	beq.n	8001738 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	f003 0308 	and.w	r3, r3, #8
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d01b      	beq.n	8001738 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f06f 0208 	mvn.w	r2, #8
 8001708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2204      	movs	r2, #4
 800170e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	f003 0303 	and.w	r3, r3, #3
 800171a:	2b00      	cmp	r3, #0
 800171c:	d003      	beq.n	8001726 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f000 f885 	bl	800182e <HAL_TIM_IC_CaptureCallback>
 8001724:	e005      	b.n	8001732 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	f000 f878 	bl	800181c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f000 f887 	bl	8001840 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2200      	movs	r2, #0
 8001736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	f003 0310 	and.w	r3, r3, #16
 800173e:	2b00      	cmp	r3, #0
 8001740:	d020      	beq.n	8001784 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	f003 0310 	and.w	r3, r3, #16
 8001748:	2b00      	cmp	r3, #0
 800174a:	d01b      	beq.n	8001784 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f06f 0210 	mvn.w	r2, #16
 8001754:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2208      	movs	r2, #8
 800175a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	69db      	ldr	r3, [r3, #28]
 8001762:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001766:	2b00      	cmp	r3, #0
 8001768:	d003      	beq.n	8001772 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f000 f85f 	bl	800182e <HAL_TIM_IC_CaptureCallback>
 8001770:	e005      	b.n	800177e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f000 f852 	bl	800181c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f000 f861 	bl	8001840 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2200      	movs	r2, #0
 8001782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	2b00      	cmp	r3, #0
 800178c:	d00c      	beq.n	80017a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	f003 0301 	and.w	r3, r3, #1
 8001794:	2b00      	cmp	r3, #0
 8001796:	d007      	beq.n	80017a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f06f 0201 	mvn.w	r2, #1
 80017a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80017a2:	6878      	ldr	r0, [r7, #4]
 80017a4:	f7fe fe2a 	bl	80003fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d00c      	beq.n	80017cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d007      	beq.n	80017cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80017c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	f000 f8c3 	bl	8001952 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d00c      	beq.n	80017f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d007      	beq.n	80017f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80017e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f000 f831 	bl	8001852 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	f003 0320 	and.w	r3, r3, #32
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d00c      	beq.n	8001814 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	f003 0320 	and.w	r3, r3, #32
 8001800:	2b00      	cmp	r3, #0
 8001802:	d007      	beq.n	8001814 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f06f 0220 	mvn.w	r2, #32
 800180c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f000 f896 	bl	8001940 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001814:	bf00      	nop
 8001816:	3710      	adds	r7, #16
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001824:	bf00      	nop
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	bc80      	pop	{r7}
 800182c:	4770      	bx	lr

0800182e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800182e:	b480      	push	{r7}
 8001830:	b083      	sub	sp, #12
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001836:	bf00      	nop
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	bc80      	pop	{r7}
 800183e:	4770      	bx	lr

08001840 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr

08001852 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001852:	b480      	push	{r7}
 8001854:	b083      	sub	sp, #12
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800185a:	bf00      	nop
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr

08001864 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	4a2f      	ldr	r2, [pc, #188]	@ (8001934 <TIM_Base_SetConfig+0xd0>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d00b      	beq.n	8001894 <TIM_Base_SetConfig+0x30>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001882:	d007      	beq.n	8001894 <TIM_Base_SetConfig+0x30>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4a2c      	ldr	r2, [pc, #176]	@ (8001938 <TIM_Base_SetConfig+0xd4>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d003      	beq.n	8001894 <TIM_Base_SetConfig+0x30>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	4a2b      	ldr	r2, [pc, #172]	@ (800193c <TIM_Base_SetConfig+0xd8>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d108      	bne.n	80018a6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800189a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	68fa      	ldr	r2, [r7, #12]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4a22      	ldr	r2, [pc, #136]	@ (8001934 <TIM_Base_SetConfig+0xd0>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d00b      	beq.n	80018c6 <TIM_Base_SetConfig+0x62>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018b4:	d007      	beq.n	80018c6 <TIM_Base_SetConfig+0x62>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a1f      	ldr	r2, [pc, #124]	@ (8001938 <TIM_Base_SetConfig+0xd4>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d003      	beq.n	80018c6 <TIM_Base_SetConfig+0x62>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a1e      	ldr	r2, [pc, #120]	@ (800193c <TIM_Base_SetConfig+0xd8>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d108      	bne.n	80018d8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80018cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	68db      	ldr	r3, [r3, #12]
 80018d2:	68fa      	ldr	r2, [r7, #12]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	695b      	ldr	r3, [r3, #20]
 80018e2:	4313      	orrs	r3, r2
 80018e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	68fa      	ldr	r2, [r7, #12]
 80018ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	689a      	ldr	r2, [r3, #8]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	4a0d      	ldr	r2, [pc, #52]	@ (8001934 <TIM_Base_SetConfig+0xd0>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d103      	bne.n	800190c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	691a      	ldr	r2, [r3, #16]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2201      	movs	r2, #1
 8001910:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	691b      	ldr	r3, [r3, #16]
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	2b00      	cmp	r3, #0
 800191c:	d005      	beq.n	800192a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	691b      	ldr	r3, [r3, #16]
 8001922:	f023 0201 	bic.w	r2, r3, #1
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	611a      	str	r2, [r3, #16]
  }
}
 800192a:	bf00      	nop
 800192c:	3714      	adds	r7, #20
 800192e:	46bd      	mov	sp, r7
 8001930:	bc80      	pop	{r7}
 8001932:	4770      	bx	lr
 8001934:	40012c00 	.word	0x40012c00
 8001938:	40000400 	.word	0x40000400
 800193c:	40000800 	.word	0x40000800

08001940 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001948:	bf00      	nop
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	bc80      	pop	{r7}
 8001950:	4770      	bx	lr

08001952 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001952:	b480      	push	{r7}
 8001954:	b083      	sub	sp, #12
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	bc80      	pop	{r7}
 8001962:	4770      	bx	lr

08001964 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d101      	bne.n	8001976 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e042      	b.n	80019fc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800197c:	b2db      	uxtb	r3, r3
 800197e:	2b00      	cmp	r3, #0
 8001980:	d106      	bne.n	8001990 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2200      	movs	r2, #0
 8001986:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f7fe fd86 	bl	800049c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2224      	movs	r2, #36	@ 0x24
 8001994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	68da      	ldr	r2, [r3, #12]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80019a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f000 f971 	bl	8001c90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	691a      	ldr	r2, [r3, #16]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80019bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	695a      	ldr	r2, [r3, #20]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80019cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	68da      	ldr	r2, [r3, #12]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80019dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2220      	movs	r2, #32
 80019e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2220      	movs	r2, #32
 80019f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2200      	movs	r2, #0
 80019f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80019fa:	2300      	movs	r3, #0
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3708      	adds	r7, #8
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b08a      	sub	sp, #40	@ 0x28
 8001a08:	af02      	add	r7, sp, #8
 8001a0a:	60f8      	str	r0, [r7, #12]
 8001a0c:	60b9      	str	r1, [r7, #8]
 8001a0e:	603b      	str	r3, [r7, #0]
 8001a10:	4613      	mov	r3, r2
 8001a12:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	2b20      	cmp	r3, #32
 8001a22:	d175      	bne.n	8001b10 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d002      	beq.n	8001a30 <HAL_UART_Transmit+0x2c>
 8001a2a:	88fb      	ldrh	r3, [r7, #6]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d101      	bne.n	8001a34 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	e06e      	b.n	8001b12 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	2200      	movs	r2, #0
 8001a38:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	2221      	movs	r2, #33	@ 0x21
 8001a3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001a42:	f7fe fea3 	bl	800078c <HAL_GetTick>
 8001a46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	88fa      	ldrh	r2, [r7, #6]
 8001a4c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	88fa      	ldrh	r2, [r7, #6]
 8001a52:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a5c:	d108      	bne.n	8001a70 <HAL_UART_Transmit+0x6c>
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	691b      	ldr	r3, [r3, #16]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d104      	bne.n	8001a70 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001a66:	2300      	movs	r3, #0
 8001a68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	61bb      	str	r3, [r7, #24]
 8001a6e:	e003      	b.n	8001a78 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001a78:	e02e      	b.n	8001ad8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	9300      	str	r3, [sp, #0]
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	2200      	movs	r2, #0
 8001a82:	2180      	movs	r1, #128	@ 0x80
 8001a84:	68f8      	ldr	r0, [r7, #12]
 8001a86:	f000 f848 	bl	8001b1a <UART_WaitOnFlagUntilTimeout>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d005      	beq.n	8001a9c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	2220      	movs	r2, #32
 8001a94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	e03a      	b.n	8001b12 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001a9c:	69fb      	ldr	r3, [r7, #28]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d10b      	bne.n	8001aba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001aa2:	69bb      	ldr	r3, [r7, #24]
 8001aa4:	881b      	ldrh	r3, [r3, #0]
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ab0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001ab2:	69bb      	ldr	r3, [r7, #24]
 8001ab4:	3302      	adds	r3, #2
 8001ab6:	61bb      	str	r3, [r7, #24]
 8001ab8:	e007      	b.n	8001aca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	781a      	ldrb	r2, [r3, #0]
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	3b01      	subs	r3, #1
 8001ad2:	b29a      	uxth	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d1cb      	bne.n	8001a7a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	9300      	str	r3, [sp, #0]
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	2140      	movs	r1, #64	@ 0x40
 8001aec:	68f8      	ldr	r0, [r7, #12]
 8001aee:	f000 f814 	bl	8001b1a <UART_WaitOnFlagUntilTimeout>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d005      	beq.n	8001b04 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	2220      	movs	r2, #32
 8001afc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e006      	b.n	8001b12 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2220      	movs	r2, #32
 8001b08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	e000      	b.n	8001b12 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001b10:	2302      	movs	r3, #2
  }
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3720      	adds	r7, #32
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b086      	sub	sp, #24
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	60f8      	str	r0, [r7, #12]
 8001b22:	60b9      	str	r1, [r7, #8]
 8001b24:	603b      	str	r3, [r7, #0]
 8001b26:	4613      	mov	r3, r2
 8001b28:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b2a:	e03b      	b.n	8001ba4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b2c:	6a3b      	ldr	r3, [r7, #32]
 8001b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b32:	d037      	beq.n	8001ba4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b34:	f7fe fe2a 	bl	800078c <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	6a3a      	ldr	r2, [r7, #32]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d302      	bcc.n	8001b4a <UART_WaitOnFlagUntilTimeout+0x30>
 8001b44:	6a3b      	ldr	r3, [r7, #32]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d101      	bne.n	8001b4e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e03a      	b.n	8001bc4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	f003 0304 	and.w	r3, r3, #4
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d023      	beq.n	8001ba4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	2b80      	cmp	r3, #128	@ 0x80
 8001b60:	d020      	beq.n	8001ba4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	2b40      	cmp	r3, #64	@ 0x40
 8001b66:	d01d      	beq.n	8001ba4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0308 	and.w	r3, r3, #8
 8001b72:	2b08      	cmp	r3, #8
 8001b74:	d116      	bne.n	8001ba4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001b76:	2300      	movs	r3, #0
 8001b78:	617b      	str	r3, [r7, #20]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	617b      	str	r3, [r7, #20]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	617b      	str	r3, [r7, #20]
 8001b8a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001b8c:	68f8      	ldr	r0, [r7, #12]
 8001b8e:	f000 f81d 	bl	8001bcc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2208      	movs	r2, #8
 8001b96:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e00f      	b.n	8001bc4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	4013      	ands	r3, r2
 8001bae:	68ba      	ldr	r2, [r7, #8]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	bf0c      	ite	eq
 8001bb4:	2301      	moveq	r3, #1
 8001bb6:	2300      	movne	r3, #0
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	461a      	mov	r2, r3
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d0b4      	beq.n	8001b2c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001bc2:	2300      	movs	r3, #0
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3718      	adds	r7, #24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b095      	sub	sp, #84	@ 0x54
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	330c      	adds	r3, #12
 8001bda:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bde:	e853 3f00 	ldrex	r3, [r3]
 8001be2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001be6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001bea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	330c      	adds	r3, #12
 8001bf2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001bf4:	643a      	str	r2, [r7, #64]	@ 0x40
 8001bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001bf8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001bfa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001bfc:	e841 2300 	strex	r3, r2, [r1]
 8001c00:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d1e5      	bne.n	8001bd4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	3314      	adds	r3, #20
 8001c0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c10:	6a3b      	ldr	r3, [r7, #32]
 8001c12:	e853 3f00 	ldrex	r3, [r3]
 8001c16:	61fb      	str	r3, [r7, #28]
   return(result);
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	f023 0301 	bic.w	r3, r3, #1
 8001c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	3314      	adds	r3, #20
 8001c26:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001c28:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c30:	e841 2300 	strex	r3, r2, [r1]
 8001c34:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d1e5      	bne.n	8001c08 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d119      	bne.n	8001c78 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	330c      	adds	r3, #12
 8001c4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	e853 3f00 	ldrex	r3, [r3]
 8001c52:	60bb      	str	r3, [r7, #8]
   return(result);
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	f023 0310 	bic.w	r3, r3, #16
 8001c5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	330c      	adds	r3, #12
 8001c62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001c64:	61ba      	str	r2, [r7, #24]
 8001c66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c68:	6979      	ldr	r1, [r7, #20]
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	e841 2300 	strex	r3, r2, [r1]
 8001c70:	613b      	str	r3, [r7, #16]
   return(result);
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d1e5      	bne.n	8001c44 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2220      	movs	r2, #32
 8001c7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001c86:	bf00      	nop
 8001c88:	3754      	adds	r7, #84	@ 0x54
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bc80      	pop	{r7}
 8001c8e:	4770      	bx	lr

08001c90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	691b      	ldr	r3, [r3, #16]
 8001c9e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	68da      	ldr	r2, [r3, #12]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	430a      	orrs	r2, r1
 8001cac:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	689a      	ldr	r2, [r3, #8]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	691b      	ldr	r3, [r3, #16]
 8001cb6:	431a      	orrs	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	695b      	ldr	r3, [r3, #20]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001cca:	f023 030c 	bic.w	r3, r3, #12
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	6812      	ldr	r2, [r2, #0]
 8001cd2:	68b9      	ldr	r1, [r7, #8]
 8001cd4:	430b      	orrs	r3, r1
 8001cd6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	695b      	ldr	r3, [r3, #20]
 8001cde:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	699a      	ldr	r2, [r3, #24]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	430a      	orrs	r2, r1
 8001cec:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a2c      	ldr	r2, [pc, #176]	@ (8001da4 <UART_SetConfig+0x114>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d103      	bne.n	8001d00 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001cf8:	f7ff fb94 	bl	8001424 <HAL_RCC_GetPCLK2Freq>
 8001cfc:	60f8      	str	r0, [r7, #12]
 8001cfe:	e002      	b.n	8001d06 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001d00:	f7ff fb7c 	bl	80013fc <HAL_RCC_GetPCLK1Freq>
 8001d04:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001d06:	68fa      	ldr	r2, [r7, #12]
 8001d08:	4613      	mov	r3, r2
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	4413      	add	r3, r2
 8001d0e:	009a      	lsls	r2, r3, #2
 8001d10:	441a      	add	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d1c:	4a22      	ldr	r2, [pc, #136]	@ (8001da8 <UART_SetConfig+0x118>)
 8001d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d22:	095b      	lsrs	r3, r3, #5
 8001d24:	0119      	lsls	r1, r3, #4
 8001d26:	68fa      	ldr	r2, [r7, #12]
 8001d28:	4613      	mov	r3, r2
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	4413      	add	r3, r2
 8001d2e:	009a      	lsls	r2, r3, #2
 8001d30:	441a      	add	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d3c:	4b1a      	ldr	r3, [pc, #104]	@ (8001da8 <UART_SetConfig+0x118>)
 8001d3e:	fba3 0302 	umull	r0, r3, r3, r2
 8001d42:	095b      	lsrs	r3, r3, #5
 8001d44:	2064      	movs	r0, #100	@ 0x64
 8001d46:	fb00 f303 	mul.w	r3, r0, r3
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	011b      	lsls	r3, r3, #4
 8001d4e:	3332      	adds	r3, #50	@ 0x32
 8001d50:	4a15      	ldr	r2, [pc, #84]	@ (8001da8 <UART_SetConfig+0x118>)
 8001d52:	fba2 2303 	umull	r2, r3, r2, r3
 8001d56:	095b      	lsrs	r3, r3, #5
 8001d58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001d5c:	4419      	add	r1, r3
 8001d5e:	68fa      	ldr	r2, [r7, #12]
 8001d60:	4613      	mov	r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	4413      	add	r3, r2
 8001d66:	009a      	lsls	r2, r3, #2
 8001d68:	441a      	add	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d74:	4b0c      	ldr	r3, [pc, #48]	@ (8001da8 <UART_SetConfig+0x118>)
 8001d76:	fba3 0302 	umull	r0, r3, r3, r2
 8001d7a:	095b      	lsrs	r3, r3, #5
 8001d7c:	2064      	movs	r0, #100	@ 0x64
 8001d7e:	fb00 f303 	mul.w	r3, r0, r3
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	011b      	lsls	r3, r3, #4
 8001d86:	3332      	adds	r3, #50	@ 0x32
 8001d88:	4a07      	ldr	r2, [pc, #28]	@ (8001da8 <UART_SetConfig+0x118>)
 8001d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8e:	095b      	lsrs	r3, r3, #5
 8001d90:	f003 020f 	and.w	r2, r3, #15
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	440a      	add	r2, r1
 8001d9a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001d9c:	bf00      	nop
 8001d9e:	3710      	adds	r7, #16
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	40013800 	.word	0x40013800
 8001da8:	51eb851f 	.word	0x51eb851f

08001dac <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b085      	sub	sp, #20
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001db6:	2300      	movs	r3, #0
 8001db8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001dba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dbe:	2b84      	cmp	r3, #132	@ 0x84
 8001dc0:	d005      	beq.n	8001dce <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8001dc2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	4413      	add	r3, r2
 8001dca:	3303      	adds	r3, #3
 8001dcc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8001dce:	68fb      	ldr	r3, [r7, #12]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3714      	adds	r7, #20
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bc80      	pop	{r7}
 8001dd8:	4770      	bx	lr

08001dda <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8001dde:	f000 fb47 	bl	8002470 <vTaskStartScheduler>
  
  return osOK;
 8001de2:	2300      	movs	r3, #0
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dea:	b089      	sub	sp, #36	@ 0x24
 8001dec:	af04      	add	r7, sp, #16
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	695b      	ldr	r3, [r3, #20]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d020      	beq.n	8001e3c <osThreadCreate+0x54>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	699b      	ldr	r3, [r3, #24]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d01c      	beq.n	8001e3c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685c      	ldr	r4, [r3, #4]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	691e      	ldr	r6, [r3, #16]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff ffc9 	bl	8001dac <makeFreeRtosPriority>
 8001e1a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	695b      	ldr	r3, [r3, #20]
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001e24:	9202      	str	r2, [sp, #8]
 8001e26:	9301      	str	r3, [sp, #4]
 8001e28:	9100      	str	r1, [sp, #0]
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	4632      	mov	r2, r6
 8001e2e:	4629      	mov	r1, r5
 8001e30:	4620      	mov	r0, r4
 8001e32:	f000 f8e8 	bl	8002006 <xTaskCreateStatic>
 8001e36:	4603      	mov	r3, r0
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	e01c      	b.n	8001e76 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	685c      	ldr	r4, [r3, #4]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001e48:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff ffab 	bl	8001dac <makeFreeRtosPriority>
 8001e56:	4602      	mov	r2, r0
 8001e58:	f107 030c 	add.w	r3, r7, #12
 8001e5c:	9301      	str	r3, [sp, #4]
 8001e5e:	9200      	str	r2, [sp, #0]
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	4632      	mov	r2, r6
 8001e64:	4629      	mov	r1, r5
 8001e66:	4620      	mov	r0, r4
 8001e68:	f000 f92d 	bl	80020c6 <xTaskCreate>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d001      	beq.n	8001e76 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8001e72:	2300      	movs	r3, #0
 8001e74:	e000      	b.n	8001e78 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8001e76:	68fb      	ldr	r3, [r7, #12]
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001e80 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <osDelay+0x16>
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	e000      	b.n	8001e98 <osDelay+0x18>
 8001e96:	2301      	movs	r3, #1
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f000 fa4b 	bl	8002334 <vTaskDelay>
  
  return osOK;
 8001e9e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3710      	adds	r7, #16
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}

08001ea8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f103 0208 	add.w	r2, r3, #8
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ec0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	f103 0208 	add.w	r2, r3, #8
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f103 0208 	add.w	r2, r3, #8
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bc80      	pop	{r7}
 8001ee4:	4770      	bx	lr

08001ee6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	b083      	sub	sp, #12
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bc80      	pop	{r7}
 8001efc:	4770      	bx	lr

08001efe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001efe:	b480      	push	{r7}
 8001f00:	b085      	sub	sp, #20
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
 8001f06:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	68fa      	ldr	r2, [r7, #12]
 8001f12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	689a      	ldr	r2, [r3, #8]
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	683a      	ldr	r2, [r7, #0]
 8001f22:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	683a      	ldr	r2, [r7, #0]
 8001f28:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	687a      	ldr	r2, [r7, #4]
 8001f2e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	1c5a      	adds	r2, r3, #1
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	601a      	str	r2, [r3, #0]
}
 8001f3a:	bf00      	nop
 8001f3c:	3714      	adds	r7, #20
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bc80      	pop	{r7}
 8001f42:	4770      	bx	lr

08001f44 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f5a:	d103      	bne.n	8001f64 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	691b      	ldr	r3, [r3, #16]
 8001f60:	60fb      	str	r3, [r7, #12]
 8001f62:	e00c      	b.n	8001f7e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	3308      	adds	r3, #8
 8001f68:	60fb      	str	r3, [r7, #12]
 8001f6a:	e002      	b.n	8001f72 <vListInsert+0x2e>
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	60fb      	str	r3, [r7, #12]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	68ba      	ldr	r2, [r7, #8]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d2f6      	bcs.n	8001f6c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	685a      	ldr	r2, [r3, #4]
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	683a      	ldr	r2, [r7, #0]
 8001f8c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	68fa      	ldr	r2, [r7, #12]
 8001f92:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	683a      	ldr	r2, [r7, #0]
 8001f98:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	1c5a      	adds	r2, r3, #1
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	601a      	str	r2, [r3, #0]
}
 8001faa:	bf00      	nop
 8001fac:	3714      	adds	r7, #20
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bc80      	pop	{r7}
 8001fb2:	4770      	bx	lr

08001fb4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b085      	sub	sp, #20
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	691b      	ldr	r3, [r3, #16]
 8001fc0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	6892      	ldr	r2, [r2, #8]
 8001fca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	687a      	ldr	r2, [r7, #4]
 8001fd2:	6852      	ldr	r2, [r2, #4]
 8001fd4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d103      	bne.n	8001fe8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	689a      	ldr	r2, [r3, #8]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	1e5a      	subs	r2, r3, #1
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3714      	adds	r7, #20
 8002000:	46bd      	mov	sp, r7
 8002002:	bc80      	pop	{r7}
 8002004:	4770      	bx	lr

08002006 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002006:	b580      	push	{r7, lr}
 8002008:	b08e      	sub	sp, #56	@ 0x38
 800200a:	af04      	add	r7, sp, #16
 800200c:	60f8      	str	r0, [r7, #12]
 800200e:	60b9      	str	r1, [r7, #8]
 8002010:	607a      	str	r2, [r7, #4]
 8002012:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002014:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002016:	2b00      	cmp	r3, #0
 8002018:	d10b      	bne.n	8002032 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800201a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800201e:	f383 8811 	msr	BASEPRI, r3
 8002022:	f3bf 8f6f 	isb	sy
 8002026:	f3bf 8f4f 	dsb	sy
 800202a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800202c:	bf00      	nop
 800202e:	bf00      	nop
 8002030:	e7fd      	b.n	800202e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002034:	2b00      	cmp	r3, #0
 8002036:	d10b      	bne.n	8002050 <xTaskCreateStatic+0x4a>
	__asm volatile
 8002038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800203c:	f383 8811 	msr	BASEPRI, r3
 8002040:	f3bf 8f6f 	isb	sy
 8002044:	f3bf 8f4f 	dsb	sy
 8002048:	61fb      	str	r3, [r7, #28]
}
 800204a:	bf00      	nop
 800204c:	bf00      	nop
 800204e:	e7fd      	b.n	800204c <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002050:	2354      	movs	r3, #84	@ 0x54
 8002052:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	2b54      	cmp	r3, #84	@ 0x54
 8002058:	d00b      	beq.n	8002072 <xTaskCreateStatic+0x6c>
	__asm volatile
 800205a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800205e:	f383 8811 	msr	BASEPRI, r3
 8002062:	f3bf 8f6f 	isb	sy
 8002066:	f3bf 8f4f 	dsb	sy
 800206a:	61bb      	str	r3, [r7, #24]
}
 800206c:	bf00      	nop
 800206e:	bf00      	nop
 8002070:	e7fd      	b.n	800206e <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002072:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002076:	2b00      	cmp	r3, #0
 8002078:	d01e      	beq.n	80020b8 <xTaskCreateStatic+0xb2>
 800207a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800207c:	2b00      	cmp	r3, #0
 800207e:	d01b      	beq.n	80020b8 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002082:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002086:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002088:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800208a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800208c:	2202      	movs	r2, #2
 800208e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002092:	2300      	movs	r3, #0
 8002094:	9303      	str	r3, [sp, #12]
 8002096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002098:	9302      	str	r3, [sp, #8]
 800209a:	f107 0314 	add.w	r3, r7, #20
 800209e:	9301      	str	r3, [sp, #4]
 80020a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020a2:	9300      	str	r3, [sp, #0]
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	687a      	ldr	r2, [r7, #4]
 80020a8:	68b9      	ldr	r1, [r7, #8]
 80020aa:	68f8      	ldr	r0, [r7, #12]
 80020ac:	f000 f850 	bl	8002150 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80020b0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80020b2:	f000 f8d5 	bl	8002260 <prvAddNewTaskToReadyList>
 80020b6:	e001      	b.n	80020bc <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80020b8:	2300      	movs	r3, #0
 80020ba:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80020bc:	697b      	ldr	r3, [r7, #20]
	}
 80020be:	4618      	mov	r0, r3
 80020c0:	3728      	adds	r7, #40	@ 0x28
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b08c      	sub	sp, #48	@ 0x30
 80020ca:	af04      	add	r7, sp, #16
 80020cc:	60f8      	str	r0, [r7, #12]
 80020ce:	60b9      	str	r1, [r7, #8]
 80020d0:	603b      	str	r3, [r7, #0]
 80020d2:	4613      	mov	r3, r2
 80020d4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80020d6:	88fb      	ldrh	r3, [r7, #6]
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	4618      	mov	r0, r3
 80020dc:	f000 fed8 	bl	8002e90 <pvPortMalloc>
 80020e0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d00e      	beq.n	8002106 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80020e8:	2054      	movs	r0, #84	@ 0x54
 80020ea:	f000 fed1 	bl	8002e90 <pvPortMalloc>
 80020ee:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d003      	beq.n	80020fe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	697a      	ldr	r2, [r7, #20]
 80020fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80020fc:	e005      	b.n	800210a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80020fe:	6978      	ldr	r0, [r7, #20]
 8002100:	f000 ff94 	bl	800302c <vPortFree>
 8002104:	e001      	b.n	800210a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002106:	2300      	movs	r3, #0
 8002108:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d017      	beq.n	8002140 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	2200      	movs	r2, #0
 8002114:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002118:	88fa      	ldrh	r2, [r7, #6]
 800211a:	2300      	movs	r3, #0
 800211c:	9303      	str	r3, [sp, #12]
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	9302      	str	r3, [sp, #8]
 8002122:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002124:	9301      	str	r3, [sp, #4]
 8002126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002128:	9300      	str	r3, [sp, #0]
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	68b9      	ldr	r1, [r7, #8]
 800212e:	68f8      	ldr	r0, [r7, #12]
 8002130:	f000 f80e 	bl	8002150 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002134:	69f8      	ldr	r0, [r7, #28]
 8002136:	f000 f893 	bl	8002260 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800213a:	2301      	movs	r3, #1
 800213c:	61bb      	str	r3, [r7, #24]
 800213e:	e002      	b.n	8002146 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002140:	f04f 33ff 	mov.w	r3, #4294967295
 8002144:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002146:	69bb      	ldr	r3, [r7, #24]
	}
 8002148:	4618      	mov	r0, r3
 800214a:	3720      	adds	r7, #32
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}

08002150 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b088      	sub	sp, #32
 8002154:	af00      	add	r7, sp, #0
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	607a      	str	r2, [r7, #4]
 800215c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800215e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002160:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002168:	3b01      	subs	r3, #1
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	4413      	add	r3, r2
 800216e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	f023 0307 	bic.w	r3, r3, #7
 8002176:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	f003 0307 	and.w	r3, r3, #7
 800217e:	2b00      	cmp	r3, #0
 8002180:	d00b      	beq.n	800219a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8002182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002186:	f383 8811 	msr	BASEPRI, r3
 800218a:	f3bf 8f6f 	isb	sy
 800218e:	f3bf 8f4f 	dsb	sy
 8002192:	617b      	str	r3, [r7, #20]
}
 8002194:	bf00      	nop
 8002196:	bf00      	nop
 8002198:	e7fd      	b.n	8002196 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d01f      	beq.n	80021e0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80021a0:	2300      	movs	r3, #0
 80021a2:	61fb      	str	r3, [r7, #28]
 80021a4:	e012      	b.n	80021cc <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80021a6:	68ba      	ldr	r2, [r7, #8]
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	4413      	add	r3, r2
 80021ac:	7819      	ldrb	r1, [r3, #0]
 80021ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	4413      	add	r3, r2
 80021b4:	3334      	adds	r3, #52	@ 0x34
 80021b6:	460a      	mov	r2, r1
 80021b8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80021ba:	68ba      	ldr	r2, [r7, #8]
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	4413      	add	r3, r2
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d006      	beq.n	80021d4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	3301      	adds	r3, #1
 80021ca:	61fb      	str	r3, [r7, #28]
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	2b0f      	cmp	r3, #15
 80021d0:	d9e9      	bls.n	80021a6 <prvInitialiseNewTask+0x56>
 80021d2:	e000      	b.n	80021d6 <prvInitialiseNewTask+0x86>
			{
				break;
 80021d4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80021d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021d8:	2200      	movs	r2, #0
 80021da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80021de:	e003      	b.n	80021e8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80021e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021e2:	2200      	movs	r2, #0
 80021e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80021e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021ea:	2b06      	cmp	r3, #6
 80021ec:	d901      	bls.n	80021f2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80021ee:	2306      	movs	r3, #6
 80021f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80021f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80021f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80021f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80021fc:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80021fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002200:	2200      	movs	r2, #0
 8002202:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002206:	3304      	adds	r3, #4
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff fe6c 	bl	8001ee6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800220e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002210:	3318      	adds	r3, #24
 8002212:	4618      	mov	r0, r3
 8002214:	f7ff fe67 	bl	8001ee6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800221a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800221c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800221e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002220:	f1c3 0207 	rsb	r2, r3, #7
 8002224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002226:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800222a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800222c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800222e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002230:	2200      	movs	r2, #0
 8002232:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002236:	2200      	movs	r2, #0
 8002238:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800223c:	683a      	ldr	r2, [r7, #0]
 800223e:	68f9      	ldr	r1, [r7, #12]
 8002240:	69b8      	ldr	r0, [r7, #24]
 8002242:	f000 fc75 	bl	8002b30 <pxPortInitialiseStack>
 8002246:	4602      	mov	r2, r0
 8002248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800224a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800224c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800224e:	2b00      	cmp	r3, #0
 8002250:	d002      	beq.n	8002258 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002254:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002256:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002258:	bf00      	nop
 800225a:	3720      	adds	r7, #32
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002268:	f000 fd50 	bl	8002d0c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800226c:	4b2a      	ldr	r3, [pc, #168]	@ (8002318 <prvAddNewTaskToReadyList+0xb8>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	3301      	adds	r3, #1
 8002272:	4a29      	ldr	r2, [pc, #164]	@ (8002318 <prvAddNewTaskToReadyList+0xb8>)
 8002274:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002276:	4b29      	ldr	r3, [pc, #164]	@ (800231c <prvAddNewTaskToReadyList+0xbc>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d109      	bne.n	8002292 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800227e:	4a27      	ldr	r2, [pc, #156]	@ (800231c <prvAddNewTaskToReadyList+0xbc>)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002284:	4b24      	ldr	r3, [pc, #144]	@ (8002318 <prvAddNewTaskToReadyList+0xb8>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d110      	bne.n	80022ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800228c:	f000 fb2c 	bl	80028e8 <prvInitialiseTaskLists>
 8002290:	e00d      	b.n	80022ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002292:	4b23      	ldr	r3, [pc, #140]	@ (8002320 <prvAddNewTaskToReadyList+0xc0>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d109      	bne.n	80022ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800229a:	4b20      	ldr	r3, [pc, #128]	@ (800231c <prvAddNewTaskToReadyList+0xbc>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d802      	bhi.n	80022ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80022a8:	4a1c      	ldr	r2, [pc, #112]	@ (800231c <prvAddNewTaskToReadyList+0xbc>)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80022ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002324 <prvAddNewTaskToReadyList+0xc4>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	3301      	adds	r3, #1
 80022b4:	4a1b      	ldr	r2, [pc, #108]	@ (8002324 <prvAddNewTaskToReadyList+0xc4>)
 80022b6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022bc:	2201      	movs	r2, #1
 80022be:	409a      	lsls	r2, r3
 80022c0:	4b19      	ldr	r3, [pc, #100]	@ (8002328 <prvAddNewTaskToReadyList+0xc8>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	4a18      	ldr	r2, [pc, #96]	@ (8002328 <prvAddNewTaskToReadyList+0xc8>)
 80022c8:	6013      	str	r3, [r2, #0]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022ce:	4613      	mov	r3, r2
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	4413      	add	r3, r2
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	4a15      	ldr	r2, [pc, #84]	@ (800232c <prvAddNewTaskToReadyList+0xcc>)
 80022d8:	441a      	add	r2, r3
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	3304      	adds	r3, #4
 80022de:	4619      	mov	r1, r3
 80022e0:	4610      	mov	r0, r2
 80022e2:	f7ff fe0c 	bl	8001efe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80022e6:	f000 fd41 	bl	8002d6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80022ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002320 <prvAddNewTaskToReadyList+0xc0>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d00e      	beq.n	8002310 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80022f2:	4b0a      	ldr	r3, [pc, #40]	@ (800231c <prvAddNewTaskToReadyList+0xbc>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d207      	bcs.n	8002310 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002300:	4b0b      	ldr	r3, [pc, #44]	@ (8002330 <prvAddNewTaskToReadyList+0xd0>)
 8002302:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	f3bf 8f4f 	dsb	sy
 800230c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002310:	bf00      	nop
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	200004dc 	.word	0x200004dc
 800231c:	200003dc 	.word	0x200003dc
 8002320:	200004e8 	.word	0x200004e8
 8002324:	200004f8 	.word	0x200004f8
 8002328:	200004e4 	.word	0x200004e4
 800232c:	200003e0 	.word	0x200003e0
 8002330:	e000ed04 	.word	0xe000ed04

08002334 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800233c:	2300      	movs	r3, #0
 800233e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d018      	beq.n	8002378 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002346:	4b14      	ldr	r3, [pc, #80]	@ (8002398 <vTaskDelay+0x64>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d00b      	beq.n	8002366 <vTaskDelay+0x32>
	__asm volatile
 800234e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002352:	f383 8811 	msr	BASEPRI, r3
 8002356:	f3bf 8f6f 	isb	sy
 800235a:	f3bf 8f4f 	dsb	sy
 800235e:	60bb      	str	r3, [r7, #8]
}
 8002360:	bf00      	nop
 8002362:	bf00      	nop
 8002364:	e7fd      	b.n	8002362 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002366:	f000 f8e5 	bl	8002534 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800236a:	2100      	movs	r1, #0
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	f000 fb79 	bl	8002a64 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002372:	f000 f8ed 	bl	8002550 <xTaskResumeAll>
 8002376:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d107      	bne.n	800238e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800237e:	4b07      	ldr	r3, [pc, #28]	@ (800239c <vTaskDelay+0x68>)
 8002380:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	f3bf 8f4f 	dsb	sy
 800238a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800238e:	bf00      	nop
 8002390:	3710      	adds	r7, #16
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	20000504 	.word	0x20000504
 800239c:	e000ed04 	.word	0xe000ed04

080023a0 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b088      	sub	sp, #32
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 80023ac:	69bb      	ldr	r3, [r7, #24]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d10b      	bne.n	80023ca <eTaskGetState+0x2a>
	__asm volatile
 80023b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023b6:	f383 8811 	msr	BASEPRI, r3
 80023ba:	f3bf 8f6f 	isb	sy
 80023be:	f3bf 8f4f 	dsb	sy
 80023c2:	60bb      	str	r3, [r7, #8]
}
 80023c4:	bf00      	nop
 80023c6:	bf00      	nop
 80023c8:	e7fd      	b.n	80023c6 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 80023ca:	4b24      	ldr	r3, [pc, #144]	@ (800245c <eTaskGetState+0xbc>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	69ba      	ldr	r2, [r7, #24]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d102      	bne.n	80023da <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 80023d4:	2300      	movs	r3, #0
 80023d6:	77fb      	strb	r3, [r7, #31]
 80023d8:	e03a      	b.n	8002450 <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 80023da:	f000 fc97 	bl	8002d0c <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	695b      	ldr	r3, [r3, #20]
 80023e2:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 80023e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002460 <eTaskGetState+0xc0>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 80023ea:	4b1e      	ldr	r3, [pc, #120]	@ (8002464 <eTaskGetState+0xc4>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 80023f0:	f000 fcbc 	bl	8002d6c <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 80023f4:	697a      	ldr	r2, [r7, #20]
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d003      	beq.n	8002404 <eTaskGetState+0x64>
 80023fc:	697a      	ldr	r2, [r7, #20]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	429a      	cmp	r2, r3
 8002402:	d102      	bne.n	800240a <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8002404:	2302      	movs	r3, #2
 8002406:	77fb      	strb	r3, [r7, #31]
 8002408:	e022      	b.n	8002450 <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	4a16      	ldr	r2, [pc, #88]	@ (8002468 <eTaskGetState+0xc8>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d112      	bne.n	8002438 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8002412:	69bb      	ldr	r3, [r7, #24]
 8002414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002416:	2b00      	cmp	r3, #0
 8002418:	d10b      	bne.n	8002432 <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800241a:	69bb      	ldr	r3, [r7, #24]
 800241c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002420:	b2db      	uxtb	r3, r3
 8002422:	2b01      	cmp	r3, #1
 8002424:	d102      	bne.n	800242c <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 8002426:	2302      	movs	r3, #2
 8002428:	77fb      	strb	r3, [r7, #31]
 800242a:	e011      	b.n	8002450 <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 800242c:	2303      	movs	r3, #3
 800242e:	77fb      	strb	r3, [r7, #31]
 8002430:	e00e      	b.n	8002450 <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8002432:	2302      	movs	r3, #2
 8002434:	77fb      	strb	r3, [r7, #31]
 8002436:	e00b      	b.n	8002450 <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	4a0c      	ldr	r2, [pc, #48]	@ (800246c <eTaskGetState+0xcc>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d002      	beq.n	8002446 <eTaskGetState+0xa6>
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d102      	bne.n	800244c <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8002446:	2304      	movs	r3, #4
 8002448:	77fb      	strb	r3, [r7, #31]
 800244a:	e001      	b.n	8002450 <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 800244c:	2301      	movs	r3, #1
 800244e:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8002450:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8002452:	4618      	mov	r0, r3
 8002454:	3720      	adds	r7, #32
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	200003dc 	.word	0x200003dc
 8002460:	20000494 	.word	0x20000494
 8002464:	20000498 	.word	0x20000498
 8002468:	200004c8 	.word	0x200004c8
 800246c:	200004b0 	.word	0x200004b0

08002470 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b08a      	sub	sp, #40	@ 0x28
 8002474:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002476:	2300      	movs	r3, #0
 8002478:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800247a:	2300      	movs	r3, #0
 800247c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800247e:	463a      	mov	r2, r7
 8002480:	1d39      	adds	r1, r7, #4
 8002482:	f107 0308 	add.w	r3, r7, #8
 8002486:	4618      	mov	r0, r3
 8002488:	f7fd fe62 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800248c:	6839      	ldr	r1, [r7, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	68ba      	ldr	r2, [r7, #8]
 8002492:	9202      	str	r2, [sp, #8]
 8002494:	9301      	str	r3, [sp, #4]
 8002496:	2300      	movs	r3, #0
 8002498:	9300      	str	r3, [sp, #0]
 800249a:	2300      	movs	r3, #0
 800249c:	460a      	mov	r2, r1
 800249e:	491f      	ldr	r1, [pc, #124]	@ (800251c <vTaskStartScheduler+0xac>)
 80024a0:	481f      	ldr	r0, [pc, #124]	@ (8002520 <vTaskStartScheduler+0xb0>)
 80024a2:	f7ff fdb0 	bl	8002006 <xTaskCreateStatic>
 80024a6:	4603      	mov	r3, r0
 80024a8:	4a1e      	ldr	r2, [pc, #120]	@ (8002524 <vTaskStartScheduler+0xb4>)
 80024aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80024ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002524 <vTaskStartScheduler+0xb4>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d002      	beq.n	80024ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80024b4:	2301      	movs	r3, #1
 80024b6:	617b      	str	r3, [r7, #20]
 80024b8:	e001      	b.n	80024be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80024ba:	2300      	movs	r3, #0
 80024bc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d116      	bne.n	80024f2 <vTaskStartScheduler+0x82>
	__asm volatile
 80024c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024c8:	f383 8811 	msr	BASEPRI, r3
 80024cc:	f3bf 8f6f 	isb	sy
 80024d0:	f3bf 8f4f 	dsb	sy
 80024d4:	613b      	str	r3, [r7, #16]
}
 80024d6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80024d8:	4b13      	ldr	r3, [pc, #76]	@ (8002528 <vTaskStartScheduler+0xb8>)
 80024da:	f04f 32ff 	mov.w	r2, #4294967295
 80024de:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80024e0:	4b12      	ldr	r3, [pc, #72]	@ (800252c <vTaskStartScheduler+0xbc>)
 80024e2:	2201      	movs	r2, #1
 80024e4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80024e6:	4b12      	ldr	r3, [pc, #72]	@ (8002530 <vTaskStartScheduler+0xc0>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80024ec:	f000 fb9c 	bl	8002c28 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80024f0:	e00f      	b.n	8002512 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f8:	d10b      	bne.n	8002512 <vTaskStartScheduler+0xa2>
	__asm volatile
 80024fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024fe:	f383 8811 	msr	BASEPRI, r3
 8002502:	f3bf 8f6f 	isb	sy
 8002506:	f3bf 8f4f 	dsb	sy
 800250a:	60fb      	str	r3, [r7, #12]
}
 800250c:	bf00      	nop
 800250e:	bf00      	nop
 8002510:	e7fd      	b.n	800250e <vTaskStartScheduler+0x9e>
}
 8002512:	bf00      	nop
 8002514:	3718      	adds	r7, #24
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	08003c90 	.word	0x08003c90
 8002520:	080028b9 	.word	0x080028b9
 8002524:	20000500 	.word	0x20000500
 8002528:	200004fc 	.word	0x200004fc
 800252c:	200004e8 	.word	0x200004e8
 8002530:	200004e0 	.word	0x200004e0

08002534 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002538:	4b04      	ldr	r3, [pc, #16]	@ (800254c <vTaskSuspendAll+0x18>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	3301      	adds	r3, #1
 800253e:	4a03      	ldr	r2, [pc, #12]	@ (800254c <vTaskSuspendAll+0x18>)
 8002540:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002542:	bf00      	nop
 8002544:	46bd      	mov	sp, r7
 8002546:	bc80      	pop	{r7}
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	20000504 	.word	0x20000504

08002550 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002556:	2300      	movs	r3, #0
 8002558:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800255a:	2300      	movs	r3, #0
 800255c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800255e:	4b42      	ldr	r3, [pc, #264]	@ (8002668 <xTaskResumeAll+0x118>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d10b      	bne.n	800257e <xTaskResumeAll+0x2e>
	__asm volatile
 8002566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800256a:	f383 8811 	msr	BASEPRI, r3
 800256e:	f3bf 8f6f 	isb	sy
 8002572:	f3bf 8f4f 	dsb	sy
 8002576:	603b      	str	r3, [r7, #0]
}
 8002578:	bf00      	nop
 800257a:	bf00      	nop
 800257c:	e7fd      	b.n	800257a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800257e:	f000 fbc5 	bl	8002d0c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002582:	4b39      	ldr	r3, [pc, #228]	@ (8002668 <xTaskResumeAll+0x118>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	3b01      	subs	r3, #1
 8002588:	4a37      	ldr	r2, [pc, #220]	@ (8002668 <xTaskResumeAll+0x118>)
 800258a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800258c:	4b36      	ldr	r3, [pc, #216]	@ (8002668 <xTaskResumeAll+0x118>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d161      	bne.n	8002658 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002594:	4b35      	ldr	r3, [pc, #212]	@ (800266c <xTaskResumeAll+0x11c>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d05d      	beq.n	8002658 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800259c:	e02e      	b.n	80025fc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800259e:	4b34      	ldr	r3, [pc, #208]	@ (8002670 <xTaskResumeAll+0x120>)
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	3318      	adds	r3, #24
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7ff fd02 	bl	8001fb4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	3304      	adds	r3, #4
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7ff fcfd 	bl	8001fb4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025be:	2201      	movs	r2, #1
 80025c0:	409a      	lsls	r2, r3
 80025c2:	4b2c      	ldr	r3, [pc, #176]	@ (8002674 <xTaskResumeAll+0x124>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	4a2a      	ldr	r2, [pc, #168]	@ (8002674 <xTaskResumeAll+0x124>)
 80025ca:	6013      	str	r3, [r2, #0]
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025d0:	4613      	mov	r3, r2
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	4413      	add	r3, r2
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	4a27      	ldr	r2, [pc, #156]	@ (8002678 <xTaskResumeAll+0x128>)
 80025da:	441a      	add	r2, r3
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	3304      	adds	r3, #4
 80025e0:	4619      	mov	r1, r3
 80025e2:	4610      	mov	r0, r2
 80025e4:	f7ff fc8b 	bl	8001efe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025ec:	4b23      	ldr	r3, [pc, #140]	@ (800267c <xTaskResumeAll+0x12c>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d302      	bcc.n	80025fc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80025f6:	4b22      	ldr	r3, [pc, #136]	@ (8002680 <xTaskResumeAll+0x130>)
 80025f8:	2201      	movs	r2, #1
 80025fa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80025fc:	4b1c      	ldr	r3, [pc, #112]	@ (8002670 <xTaskResumeAll+0x120>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1cc      	bne.n	800259e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800260a:	f000 fa0b 	bl	8002a24 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800260e:	4b1d      	ldr	r3, [pc, #116]	@ (8002684 <xTaskResumeAll+0x134>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d010      	beq.n	800263c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800261a:	f000 f837 	bl	800268c <xTaskIncrementTick>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d002      	beq.n	800262a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8002624:	4b16      	ldr	r3, [pc, #88]	@ (8002680 <xTaskResumeAll+0x130>)
 8002626:	2201      	movs	r2, #1
 8002628:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	3b01      	subs	r3, #1
 800262e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d1f1      	bne.n	800261a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8002636:	4b13      	ldr	r3, [pc, #76]	@ (8002684 <xTaskResumeAll+0x134>)
 8002638:	2200      	movs	r2, #0
 800263a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800263c:	4b10      	ldr	r3, [pc, #64]	@ (8002680 <xTaskResumeAll+0x130>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d009      	beq.n	8002658 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002644:	2301      	movs	r3, #1
 8002646:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002648:	4b0f      	ldr	r3, [pc, #60]	@ (8002688 <xTaskResumeAll+0x138>)
 800264a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800264e:	601a      	str	r2, [r3, #0]
 8002650:	f3bf 8f4f 	dsb	sy
 8002654:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002658:	f000 fb88 	bl	8002d6c <vPortExitCritical>

	return xAlreadyYielded;
 800265c:	68bb      	ldr	r3, [r7, #8]
}
 800265e:	4618      	mov	r0, r3
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	20000504 	.word	0x20000504
 800266c:	200004dc 	.word	0x200004dc
 8002670:	2000049c 	.word	0x2000049c
 8002674:	200004e4 	.word	0x200004e4
 8002678:	200003e0 	.word	0x200003e0
 800267c:	200003dc 	.word	0x200003dc
 8002680:	200004f0 	.word	0x200004f0
 8002684:	200004ec 	.word	0x200004ec
 8002688:	e000ed04 	.word	0xe000ed04

0800268c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b086      	sub	sp, #24
 8002690:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002692:	2300      	movs	r3, #0
 8002694:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002696:	4b4f      	ldr	r3, [pc, #316]	@ (80027d4 <xTaskIncrementTick+0x148>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2b00      	cmp	r3, #0
 800269c:	f040 808f 	bne.w	80027be <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80026a0:	4b4d      	ldr	r3, [pc, #308]	@ (80027d8 <xTaskIncrementTick+0x14c>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	3301      	adds	r3, #1
 80026a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80026a8:	4a4b      	ldr	r2, [pc, #300]	@ (80027d8 <xTaskIncrementTick+0x14c>)
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d121      	bne.n	80026f8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80026b4:	4b49      	ldr	r3, [pc, #292]	@ (80027dc <xTaskIncrementTick+0x150>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d00b      	beq.n	80026d6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80026be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026c2:	f383 8811 	msr	BASEPRI, r3
 80026c6:	f3bf 8f6f 	isb	sy
 80026ca:	f3bf 8f4f 	dsb	sy
 80026ce:	603b      	str	r3, [r7, #0]
}
 80026d0:	bf00      	nop
 80026d2:	bf00      	nop
 80026d4:	e7fd      	b.n	80026d2 <xTaskIncrementTick+0x46>
 80026d6:	4b41      	ldr	r3, [pc, #260]	@ (80027dc <xTaskIncrementTick+0x150>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	60fb      	str	r3, [r7, #12]
 80026dc:	4b40      	ldr	r3, [pc, #256]	@ (80027e0 <xTaskIncrementTick+0x154>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a3e      	ldr	r2, [pc, #248]	@ (80027dc <xTaskIncrementTick+0x150>)
 80026e2:	6013      	str	r3, [r2, #0]
 80026e4:	4a3e      	ldr	r2, [pc, #248]	@ (80027e0 <xTaskIncrementTick+0x154>)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	6013      	str	r3, [r2, #0]
 80026ea:	4b3e      	ldr	r3, [pc, #248]	@ (80027e4 <xTaskIncrementTick+0x158>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	3301      	adds	r3, #1
 80026f0:	4a3c      	ldr	r2, [pc, #240]	@ (80027e4 <xTaskIncrementTick+0x158>)
 80026f2:	6013      	str	r3, [r2, #0]
 80026f4:	f000 f996 	bl	8002a24 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80026f8:	4b3b      	ldr	r3, [pc, #236]	@ (80027e8 <xTaskIncrementTick+0x15c>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	693a      	ldr	r2, [r7, #16]
 80026fe:	429a      	cmp	r2, r3
 8002700:	d348      	bcc.n	8002794 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002702:	4b36      	ldr	r3, [pc, #216]	@ (80027dc <xTaskIncrementTick+0x150>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d104      	bne.n	8002716 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800270c:	4b36      	ldr	r3, [pc, #216]	@ (80027e8 <xTaskIncrementTick+0x15c>)
 800270e:	f04f 32ff 	mov.w	r2, #4294967295
 8002712:	601a      	str	r2, [r3, #0]
					break;
 8002714:	e03e      	b.n	8002794 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002716:	4b31      	ldr	r3, [pc, #196]	@ (80027dc <xTaskIncrementTick+0x150>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002726:	693a      	ldr	r2, [r7, #16]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	429a      	cmp	r2, r3
 800272c:	d203      	bcs.n	8002736 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800272e:	4a2e      	ldr	r2, [pc, #184]	@ (80027e8 <xTaskIncrementTick+0x15c>)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002734:	e02e      	b.n	8002794 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	3304      	adds	r3, #4
 800273a:	4618      	mov	r0, r3
 800273c:	f7ff fc3a 	bl	8001fb4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002744:	2b00      	cmp	r3, #0
 8002746:	d004      	beq.n	8002752 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	3318      	adds	r3, #24
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff fc31 	bl	8001fb4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002756:	2201      	movs	r2, #1
 8002758:	409a      	lsls	r2, r3
 800275a:	4b24      	ldr	r3, [pc, #144]	@ (80027ec <xTaskIncrementTick+0x160>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4313      	orrs	r3, r2
 8002760:	4a22      	ldr	r2, [pc, #136]	@ (80027ec <xTaskIncrementTick+0x160>)
 8002762:	6013      	str	r3, [r2, #0]
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002768:	4613      	mov	r3, r2
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	4413      	add	r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	4a1f      	ldr	r2, [pc, #124]	@ (80027f0 <xTaskIncrementTick+0x164>)
 8002772:	441a      	add	r2, r3
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	3304      	adds	r3, #4
 8002778:	4619      	mov	r1, r3
 800277a:	4610      	mov	r0, r2
 800277c:	f7ff fbbf 	bl	8001efe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002784:	4b1b      	ldr	r3, [pc, #108]	@ (80027f4 <xTaskIncrementTick+0x168>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278a:	429a      	cmp	r2, r3
 800278c:	d3b9      	bcc.n	8002702 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800278e:	2301      	movs	r3, #1
 8002790:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002792:	e7b6      	b.n	8002702 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002794:	4b17      	ldr	r3, [pc, #92]	@ (80027f4 <xTaskIncrementTick+0x168>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800279a:	4915      	ldr	r1, [pc, #84]	@ (80027f0 <xTaskIncrementTick+0x164>)
 800279c:	4613      	mov	r3, r2
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	4413      	add	r3, r2
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	440b      	add	r3, r1
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d901      	bls.n	80027b0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80027ac:	2301      	movs	r3, #1
 80027ae:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80027b0:	4b11      	ldr	r3, [pc, #68]	@ (80027f8 <xTaskIncrementTick+0x16c>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d007      	beq.n	80027c8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80027b8:	2301      	movs	r3, #1
 80027ba:	617b      	str	r3, [r7, #20]
 80027bc:	e004      	b.n	80027c8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80027be:	4b0f      	ldr	r3, [pc, #60]	@ (80027fc <xTaskIncrementTick+0x170>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	3301      	adds	r3, #1
 80027c4:	4a0d      	ldr	r2, [pc, #52]	@ (80027fc <xTaskIncrementTick+0x170>)
 80027c6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80027c8:	697b      	ldr	r3, [r7, #20]
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3718      	adds	r7, #24
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	20000504 	.word	0x20000504
 80027d8:	200004e0 	.word	0x200004e0
 80027dc:	20000494 	.word	0x20000494
 80027e0:	20000498 	.word	0x20000498
 80027e4:	200004f4 	.word	0x200004f4
 80027e8:	200004fc 	.word	0x200004fc
 80027ec:	200004e4 	.word	0x200004e4
 80027f0:	200003e0 	.word	0x200003e0
 80027f4:	200003dc 	.word	0x200003dc
 80027f8:	200004f0 	.word	0x200004f0
 80027fc:	200004ec 	.word	0x200004ec

08002800 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002800:	b480      	push	{r7}
 8002802:	b087      	sub	sp, #28
 8002804:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002806:	4b27      	ldr	r3, [pc, #156]	@ (80028a4 <vTaskSwitchContext+0xa4>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d003      	beq.n	8002816 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800280e:	4b26      	ldr	r3, [pc, #152]	@ (80028a8 <vTaskSwitchContext+0xa8>)
 8002810:	2201      	movs	r2, #1
 8002812:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002814:	e040      	b.n	8002898 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8002816:	4b24      	ldr	r3, [pc, #144]	@ (80028a8 <vTaskSwitchContext+0xa8>)
 8002818:	2200      	movs	r2, #0
 800281a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800281c:	4b23      	ldr	r3, [pc, #140]	@ (80028ac <vTaskSwitchContext+0xac>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	fab3 f383 	clz	r3, r3
 8002828:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800282a:	7afb      	ldrb	r3, [r7, #11]
 800282c:	f1c3 031f 	rsb	r3, r3, #31
 8002830:	617b      	str	r3, [r7, #20]
 8002832:	491f      	ldr	r1, [pc, #124]	@ (80028b0 <vTaskSwitchContext+0xb0>)
 8002834:	697a      	ldr	r2, [r7, #20]
 8002836:	4613      	mov	r3, r2
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	4413      	add	r3, r2
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	440b      	add	r3, r1
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d10b      	bne.n	800285e <vTaskSwitchContext+0x5e>
	__asm volatile
 8002846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800284a:	f383 8811 	msr	BASEPRI, r3
 800284e:	f3bf 8f6f 	isb	sy
 8002852:	f3bf 8f4f 	dsb	sy
 8002856:	607b      	str	r3, [r7, #4]
}
 8002858:	bf00      	nop
 800285a:	bf00      	nop
 800285c:	e7fd      	b.n	800285a <vTaskSwitchContext+0x5a>
 800285e:	697a      	ldr	r2, [r7, #20]
 8002860:	4613      	mov	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	4413      	add	r3, r2
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	4a11      	ldr	r2, [pc, #68]	@ (80028b0 <vTaskSwitchContext+0xb0>)
 800286a:	4413      	add	r3, r2
 800286c:	613b      	str	r3, [r7, #16]
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	605a      	str	r2, [r3, #4]
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	685a      	ldr	r2, [r3, #4]
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	3308      	adds	r3, #8
 8002880:	429a      	cmp	r2, r3
 8002882:	d104      	bne.n	800288e <vTaskSwitchContext+0x8e>
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	685a      	ldr	r2, [r3, #4]
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	605a      	str	r2, [r3, #4]
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	4a07      	ldr	r2, [pc, #28]	@ (80028b4 <vTaskSwitchContext+0xb4>)
 8002896:	6013      	str	r3, [r2, #0]
}
 8002898:	bf00      	nop
 800289a:	371c      	adds	r7, #28
 800289c:	46bd      	mov	sp, r7
 800289e:	bc80      	pop	{r7}
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	20000504 	.word	0x20000504
 80028a8:	200004f0 	.word	0x200004f0
 80028ac:	200004e4 	.word	0x200004e4
 80028b0:	200003e0 	.word	0x200003e0
 80028b4:	200003dc 	.word	0x200003dc

080028b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80028c0:	f000 f852 	bl	8002968 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80028c4:	4b06      	ldr	r3, [pc, #24]	@ (80028e0 <prvIdleTask+0x28>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d9f9      	bls.n	80028c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80028cc:	4b05      	ldr	r3, [pc, #20]	@ (80028e4 <prvIdleTask+0x2c>)
 80028ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80028d2:	601a      	str	r2, [r3, #0]
 80028d4:	f3bf 8f4f 	dsb	sy
 80028d8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80028dc:	e7f0      	b.n	80028c0 <prvIdleTask+0x8>
 80028de:	bf00      	nop
 80028e0:	200003e0 	.word	0x200003e0
 80028e4:	e000ed04 	.word	0xe000ed04

080028e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80028ee:	2300      	movs	r3, #0
 80028f0:	607b      	str	r3, [r7, #4]
 80028f2:	e00c      	b.n	800290e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	4613      	mov	r3, r2
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	4413      	add	r3, r2
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	4a12      	ldr	r2, [pc, #72]	@ (8002948 <prvInitialiseTaskLists+0x60>)
 8002900:	4413      	add	r3, r2
 8002902:	4618      	mov	r0, r3
 8002904:	f7ff fad0 	bl	8001ea8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	3301      	adds	r3, #1
 800290c:	607b      	str	r3, [r7, #4]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2b06      	cmp	r3, #6
 8002912:	d9ef      	bls.n	80028f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002914:	480d      	ldr	r0, [pc, #52]	@ (800294c <prvInitialiseTaskLists+0x64>)
 8002916:	f7ff fac7 	bl	8001ea8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800291a:	480d      	ldr	r0, [pc, #52]	@ (8002950 <prvInitialiseTaskLists+0x68>)
 800291c:	f7ff fac4 	bl	8001ea8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002920:	480c      	ldr	r0, [pc, #48]	@ (8002954 <prvInitialiseTaskLists+0x6c>)
 8002922:	f7ff fac1 	bl	8001ea8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002926:	480c      	ldr	r0, [pc, #48]	@ (8002958 <prvInitialiseTaskLists+0x70>)
 8002928:	f7ff fabe 	bl	8001ea8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800292c:	480b      	ldr	r0, [pc, #44]	@ (800295c <prvInitialiseTaskLists+0x74>)
 800292e:	f7ff fabb 	bl	8001ea8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002932:	4b0b      	ldr	r3, [pc, #44]	@ (8002960 <prvInitialiseTaskLists+0x78>)
 8002934:	4a05      	ldr	r2, [pc, #20]	@ (800294c <prvInitialiseTaskLists+0x64>)
 8002936:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002938:	4b0a      	ldr	r3, [pc, #40]	@ (8002964 <prvInitialiseTaskLists+0x7c>)
 800293a:	4a05      	ldr	r2, [pc, #20]	@ (8002950 <prvInitialiseTaskLists+0x68>)
 800293c:	601a      	str	r2, [r3, #0]
}
 800293e:	bf00      	nop
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	200003e0 	.word	0x200003e0
 800294c:	2000046c 	.word	0x2000046c
 8002950:	20000480 	.word	0x20000480
 8002954:	2000049c 	.word	0x2000049c
 8002958:	200004b0 	.word	0x200004b0
 800295c:	200004c8 	.word	0x200004c8
 8002960:	20000494 	.word	0x20000494
 8002964:	20000498 	.word	0x20000498

08002968 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800296e:	e019      	b.n	80029a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002970:	f000 f9cc 	bl	8002d0c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002974:	4b10      	ldr	r3, [pc, #64]	@ (80029b8 <prvCheckTasksWaitingTermination+0x50>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	3304      	adds	r3, #4
 8002980:	4618      	mov	r0, r3
 8002982:	f7ff fb17 	bl	8001fb4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002986:	4b0d      	ldr	r3, [pc, #52]	@ (80029bc <prvCheckTasksWaitingTermination+0x54>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	3b01      	subs	r3, #1
 800298c:	4a0b      	ldr	r2, [pc, #44]	@ (80029bc <prvCheckTasksWaitingTermination+0x54>)
 800298e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002990:	4b0b      	ldr	r3, [pc, #44]	@ (80029c0 <prvCheckTasksWaitingTermination+0x58>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	3b01      	subs	r3, #1
 8002996:	4a0a      	ldr	r2, [pc, #40]	@ (80029c0 <prvCheckTasksWaitingTermination+0x58>)
 8002998:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800299a:	f000 f9e7 	bl	8002d6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f000 f810 	bl	80029c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80029a4:	4b06      	ldr	r3, [pc, #24]	@ (80029c0 <prvCheckTasksWaitingTermination+0x58>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d1e1      	bne.n	8002970 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80029ac:	bf00      	nop
 80029ae:	bf00      	nop
 80029b0:	3708      	adds	r7, #8
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	200004b0 	.word	0x200004b0
 80029bc:	200004dc 	.word	0x200004dc
 80029c0:	200004c4 	.word	0x200004c4

080029c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d108      	bne.n	80029e8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029da:	4618      	mov	r0, r3
 80029dc:	f000 fb26 	bl	800302c <vPortFree>
				vPortFree( pxTCB );
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f000 fb23 	bl	800302c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80029e6:	e019      	b.n	8002a1c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d103      	bne.n	80029fa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f000 fb1a 	bl	800302c <vPortFree>
	}
 80029f8:	e010      	b.n	8002a1c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d00b      	beq.n	8002a1c <prvDeleteTCB+0x58>
	__asm volatile
 8002a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a08:	f383 8811 	msr	BASEPRI, r3
 8002a0c:	f3bf 8f6f 	isb	sy
 8002a10:	f3bf 8f4f 	dsb	sy
 8002a14:	60fb      	str	r3, [r7, #12]
}
 8002a16:	bf00      	nop
 8002a18:	bf00      	nop
 8002a1a:	e7fd      	b.n	8002a18 <prvDeleteTCB+0x54>
	}
 8002a1c:	bf00      	nop
 8002a1e:	3710      	adds	r7, #16
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002a2a:	4b0c      	ldr	r3, [pc, #48]	@ (8002a5c <prvResetNextTaskUnblockTime+0x38>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d104      	bne.n	8002a3e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002a34:	4b0a      	ldr	r3, [pc, #40]	@ (8002a60 <prvResetNextTaskUnblockTime+0x3c>)
 8002a36:	f04f 32ff 	mov.w	r2, #4294967295
 8002a3a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002a3c:	e008      	b.n	8002a50 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a3e:	4b07      	ldr	r3, [pc, #28]	@ (8002a5c <prvResetNextTaskUnblockTime+0x38>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	68db      	ldr	r3, [r3, #12]
 8002a46:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	4a04      	ldr	r2, [pc, #16]	@ (8002a60 <prvResetNextTaskUnblockTime+0x3c>)
 8002a4e:	6013      	str	r3, [r2, #0]
}
 8002a50:	bf00      	nop
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bc80      	pop	{r7}
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	20000494 	.word	0x20000494
 8002a60:	200004fc 	.word	0x200004fc

08002a64 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002a6e:	4b29      	ldr	r3, [pc, #164]	@ (8002b14 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002a74:	4b28      	ldr	r3, [pc, #160]	@ (8002b18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	3304      	adds	r3, #4
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7ff fa9a 	bl	8001fb4 <uxListRemove>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d10b      	bne.n	8002a9e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002a86:	4b24      	ldr	r3, [pc, #144]	@ (8002b18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a92:	43da      	mvns	r2, r3
 8002a94:	4b21      	ldr	r3, [pc, #132]	@ (8002b1c <prvAddCurrentTaskToDelayedList+0xb8>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4013      	ands	r3, r2
 8002a9a:	4a20      	ldr	r2, [pc, #128]	@ (8002b1c <prvAddCurrentTaskToDelayedList+0xb8>)
 8002a9c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aa4:	d10a      	bne.n	8002abc <prvAddCurrentTaskToDelayedList+0x58>
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d007      	beq.n	8002abc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002aac:	4b1a      	ldr	r3, [pc, #104]	@ (8002b18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	3304      	adds	r3, #4
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	481a      	ldr	r0, [pc, #104]	@ (8002b20 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002ab6:	f7ff fa22 	bl	8001efe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002aba:	e026      	b.n	8002b0a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002abc:	68fa      	ldr	r2, [r7, #12]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4413      	add	r3, r2
 8002ac2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002ac4:	4b14      	ldr	r3, [pc, #80]	@ (8002b18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	68ba      	ldr	r2, [r7, #8]
 8002aca:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002acc:	68ba      	ldr	r2, [r7, #8]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d209      	bcs.n	8002ae8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002ad4:	4b13      	ldr	r3, [pc, #76]	@ (8002b24 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8002b18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	3304      	adds	r3, #4
 8002ade:	4619      	mov	r1, r3
 8002ae0:	4610      	mov	r0, r2
 8002ae2:	f7ff fa2f 	bl	8001f44 <vListInsert>
}
 8002ae6:	e010      	b.n	8002b0a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002ae8:	4b0f      	ldr	r3, [pc, #60]	@ (8002b28 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	4b0a      	ldr	r3, [pc, #40]	@ (8002b18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	3304      	adds	r3, #4
 8002af2:	4619      	mov	r1, r3
 8002af4:	4610      	mov	r0, r2
 8002af6:	f7ff fa25 	bl	8001f44 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002afa:	4b0c      	ldr	r3, [pc, #48]	@ (8002b2c <prvAddCurrentTaskToDelayedList+0xc8>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	68ba      	ldr	r2, [r7, #8]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d202      	bcs.n	8002b0a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002b04:	4a09      	ldr	r2, [pc, #36]	@ (8002b2c <prvAddCurrentTaskToDelayedList+0xc8>)
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	6013      	str	r3, [r2, #0]
}
 8002b0a:	bf00      	nop
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	200004e0 	.word	0x200004e0
 8002b18:	200003dc 	.word	0x200003dc
 8002b1c:	200004e4 	.word	0x200004e4
 8002b20:	200004c8 	.word	0x200004c8
 8002b24:	20000498 	.word	0x20000498
 8002b28:	20000494 	.word	0x20000494
 8002b2c:	200004fc 	.word	0x200004fc

08002b30 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002b30:	b480      	push	{r7}
 8002b32:	b085      	sub	sp, #20
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	60b9      	str	r1, [r7, #8]
 8002b3a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	3b04      	subs	r3, #4
 8002b40:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002b48:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	3b04      	subs	r3, #4
 8002b4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	f023 0201 	bic.w	r2, r3, #1
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	3b04      	subs	r3, #4
 8002b5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002b60:	4a08      	ldr	r2, [pc, #32]	@ (8002b84 <pxPortInitialiseStack+0x54>)
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	3b14      	subs	r3, #20
 8002b6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	3b20      	subs	r3, #32
 8002b76:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002b78:	68fb      	ldr	r3, [r7, #12]
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3714      	adds	r7, #20
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bc80      	pop	{r7}
 8002b82:	4770      	bx	lr
 8002b84:	08002b89 	.word	0x08002b89

08002b88 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b085      	sub	sp, #20
 8002b8c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002b92:	4b12      	ldr	r3, [pc, #72]	@ (8002bdc <prvTaskExitError+0x54>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b9a:	d00b      	beq.n	8002bb4 <prvTaskExitError+0x2c>
	__asm volatile
 8002b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ba0:	f383 8811 	msr	BASEPRI, r3
 8002ba4:	f3bf 8f6f 	isb	sy
 8002ba8:	f3bf 8f4f 	dsb	sy
 8002bac:	60fb      	str	r3, [r7, #12]
}
 8002bae:	bf00      	nop
 8002bb0:	bf00      	nop
 8002bb2:	e7fd      	b.n	8002bb0 <prvTaskExitError+0x28>
	__asm volatile
 8002bb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bb8:	f383 8811 	msr	BASEPRI, r3
 8002bbc:	f3bf 8f6f 	isb	sy
 8002bc0:	f3bf 8f4f 	dsb	sy
 8002bc4:	60bb      	str	r3, [r7, #8]
}
 8002bc6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002bc8:	bf00      	nop
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d0fc      	beq.n	8002bca <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002bd0:	bf00      	nop
 8002bd2:	bf00      	nop
 8002bd4:	3714      	adds	r7, #20
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bc80      	pop	{r7}
 8002bda:	4770      	bx	lr
 8002bdc:	2000000c 	.word	0x2000000c

08002be0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002be0:	4b07      	ldr	r3, [pc, #28]	@ (8002c00 <pxCurrentTCBConst2>)
 8002be2:	6819      	ldr	r1, [r3, #0]
 8002be4:	6808      	ldr	r0, [r1, #0]
 8002be6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002bea:	f380 8809 	msr	PSP, r0
 8002bee:	f3bf 8f6f 	isb	sy
 8002bf2:	f04f 0000 	mov.w	r0, #0
 8002bf6:	f380 8811 	msr	BASEPRI, r0
 8002bfa:	f04e 0e0d 	orr.w	lr, lr, #13
 8002bfe:	4770      	bx	lr

08002c00 <pxCurrentTCBConst2>:
 8002c00:	200003dc 	.word	0x200003dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002c04:	bf00      	nop
 8002c06:	bf00      	nop

08002c08 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8002c08:	4806      	ldr	r0, [pc, #24]	@ (8002c24 <prvPortStartFirstTask+0x1c>)
 8002c0a:	6800      	ldr	r0, [r0, #0]
 8002c0c:	6800      	ldr	r0, [r0, #0]
 8002c0e:	f380 8808 	msr	MSP, r0
 8002c12:	b662      	cpsie	i
 8002c14:	b661      	cpsie	f
 8002c16:	f3bf 8f4f 	dsb	sy
 8002c1a:	f3bf 8f6f 	isb	sy
 8002c1e:	df00      	svc	0
 8002c20:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8002c22:	bf00      	nop
 8002c24:	e000ed08 	.word	0xe000ed08

08002c28 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002c2e:	4b32      	ldr	r3, [pc, #200]	@ (8002cf8 <xPortStartScheduler+0xd0>)
 8002c30:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	22ff      	movs	r2, #255	@ 0xff
 8002c3e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002c48:	78fb      	ldrb	r3, [r7, #3]
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002c50:	b2da      	uxtb	r2, r3
 8002c52:	4b2a      	ldr	r3, [pc, #168]	@ (8002cfc <xPortStartScheduler+0xd4>)
 8002c54:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002c56:	4b2a      	ldr	r3, [pc, #168]	@ (8002d00 <xPortStartScheduler+0xd8>)
 8002c58:	2207      	movs	r2, #7
 8002c5a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002c5c:	e009      	b.n	8002c72 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8002c5e:	4b28      	ldr	r3, [pc, #160]	@ (8002d00 <xPortStartScheduler+0xd8>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	3b01      	subs	r3, #1
 8002c64:	4a26      	ldr	r2, [pc, #152]	@ (8002d00 <xPortStartScheduler+0xd8>)
 8002c66:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002c68:	78fb      	ldrb	r3, [r7, #3]
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002c72:	78fb      	ldrb	r3, [r7, #3]
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c7a:	2b80      	cmp	r3, #128	@ 0x80
 8002c7c:	d0ef      	beq.n	8002c5e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002c7e:	4b20      	ldr	r3, [pc, #128]	@ (8002d00 <xPortStartScheduler+0xd8>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f1c3 0307 	rsb	r3, r3, #7
 8002c86:	2b04      	cmp	r3, #4
 8002c88:	d00b      	beq.n	8002ca2 <xPortStartScheduler+0x7a>
	__asm volatile
 8002c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c8e:	f383 8811 	msr	BASEPRI, r3
 8002c92:	f3bf 8f6f 	isb	sy
 8002c96:	f3bf 8f4f 	dsb	sy
 8002c9a:	60bb      	str	r3, [r7, #8]
}
 8002c9c:	bf00      	nop
 8002c9e:	bf00      	nop
 8002ca0:	e7fd      	b.n	8002c9e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002ca2:	4b17      	ldr	r3, [pc, #92]	@ (8002d00 <xPortStartScheduler+0xd8>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	021b      	lsls	r3, r3, #8
 8002ca8:	4a15      	ldr	r2, [pc, #84]	@ (8002d00 <xPortStartScheduler+0xd8>)
 8002caa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002cac:	4b14      	ldr	r3, [pc, #80]	@ (8002d00 <xPortStartScheduler+0xd8>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002cb4:	4a12      	ldr	r2, [pc, #72]	@ (8002d00 <xPortStartScheduler+0xd8>)
 8002cb6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	b2da      	uxtb	r2, r3
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002cc0:	4b10      	ldr	r3, [pc, #64]	@ (8002d04 <xPortStartScheduler+0xdc>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a0f      	ldr	r2, [pc, #60]	@ (8002d04 <xPortStartScheduler+0xdc>)
 8002cc6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002cca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002ccc:	4b0d      	ldr	r3, [pc, #52]	@ (8002d04 <xPortStartScheduler+0xdc>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a0c      	ldr	r2, [pc, #48]	@ (8002d04 <xPortStartScheduler+0xdc>)
 8002cd2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002cd6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002cd8:	f000 f8b8 	bl	8002e4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8002d08 <xPortStartScheduler+0xe0>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002ce2:	f7ff ff91 	bl	8002c08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002ce6:	f7ff fd8b 	bl	8002800 <vTaskSwitchContext>
	prvTaskExitError();
 8002cea:	f7ff ff4d 	bl	8002b88 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8002cee:	2300      	movs	r3, #0
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3710      	adds	r7, #16
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	e000e400 	.word	0xe000e400
 8002cfc:	20000508 	.word	0x20000508
 8002d00:	2000050c 	.word	0x2000050c
 8002d04:	e000ed20 	.word	0xe000ed20
 8002d08:	2000000c 	.word	0x2000000c

08002d0c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
	__asm volatile
 8002d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d16:	f383 8811 	msr	BASEPRI, r3
 8002d1a:	f3bf 8f6f 	isb	sy
 8002d1e:	f3bf 8f4f 	dsb	sy
 8002d22:	607b      	str	r3, [r7, #4]
}
 8002d24:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002d26:	4b0f      	ldr	r3, [pc, #60]	@ (8002d64 <vPortEnterCritical+0x58>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002d64 <vPortEnterCritical+0x58>)
 8002d2e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002d30:	4b0c      	ldr	r3, [pc, #48]	@ (8002d64 <vPortEnterCritical+0x58>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d110      	bne.n	8002d5a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002d38:	4b0b      	ldr	r3, [pc, #44]	@ (8002d68 <vPortEnterCritical+0x5c>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d00b      	beq.n	8002d5a <vPortEnterCritical+0x4e>
	__asm volatile
 8002d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d46:	f383 8811 	msr	BASEPRI, r3
 8002d4a:	f3bf 8f6f 	isb	sy
 8002d4e:	f3bf 8f4f 	dsb	sy
 8002d52:	603b      	str	r3, [r7, #0]
}
 8002d54:	bf00      	nop
 8002d56:	bf00      	nop
 8002d58:	e7fd      	b.n	8002d56 <vPortEnterCritical+0x4a>
	}
}
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bc80      	pop	{r7}
 8002d62:	4770      	bx	lr
 8002d64:	2000000c 	.word	0x2000000c
 8002d68:	e000ed04 	.word	0xe000ed04

08002d6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002d72:	4b12      	ldr	r3, [pc, #72]	@ (8002dbc <vPortExitCritical+0x50>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d10b      	bne.n	8002d92 <vPortExitCritical+0x26>
	__asm volatile
 8002d7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d7e:	f383 8811 	msr	BASEPRI, r3
 8002d82:	f3bf 8f6f 	isb	sy
 8002d86:	f3bf 8f4f 	dsb	sy
 8002d8a:	607b      	str	r3, [r7, #4]
}
 8002d8c:	bf00      	nop
 8002d8e:	bf00      	nop
 8002d90:	e7fd      	b.n	8002d8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002d92:	4b0a      	ldr	r3, [pc, #40]	@ (8002dbc <vPortExitCritical+0x50>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	3b01      	subs	r3, #1
 8002d98:	4a08      	ldr	r2, [pc, #32]	@ (8002dbc <vPortExitCritical+0x50>)
 8002d9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002d9c:	4b07      	ldr	r3, [pc, #28]	@ (8002dbc <vPortExitCritical+0x50>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d105      	bne.n	8002db0 <vPortExitCritical+0x44>
 8002da4:	2300      	movs	r3, #0
 8002da6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002dae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bc80      	pop	{r7}
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	2000000c 	.word	0x2000000c

08002dc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002dc0:	f3ef 8009 	mrs	r0, PSP
 8002dc4:	f3bf 8f6f 	isb	sy
 8002dc8:	4b0d      	ldr	r3, [pc, #52]	@ (8002e00 <pxCurrentTCBConst>)
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002dd0:	6010      	str	r0, [r2, #0]
 8002dd2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002dd6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002dda:	f380 8811 	msr	BASEPRI, r0
 8002dde:	f7ff fd0f 	bl	8002800 <vTaskSwitchContext>
 8002de2:	f04f 0000 	mov.w	r0, #0
 8002de6:	f380 8811 	msr	BASEPRI, r0
 8002dea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002dee:	6819      	ldr	r1, [r3, #0]
 8002df0:	6808      	ldr	r0, [r1, #0]
 8002df2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002df6:	f380 8809 	msr	PSP, r0
 8002dfa:	f3bf 8f6f 	isb	sy
 8002dfe:	4770      	bx	lr

08002e00 <pxCurrentTCBConst>:
 8002e00:	200003dc 	.word	0x200003dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002e04:	bf00      	nop
 8002e06:	bf00      	nop

08002e08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
	__asm volatile
 8002e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e12:	f383 8811 	msr	BASEPRI, r3
 8002e16:	f3bf 8f6f 	isb	sy
 8002e1a:	f3bf 8f4f 	dsb	sy
 8002e1e:	607b      	str	r3, [r7, #4]
}
 8002e20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002e22:	f7ff fc33 	bl	800268c <xTaskIncrementTick>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d003      	beq.n	8002e34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002e2c:	4b06      	ldr	r3, [pc, #24]	@ (8002e48 <SysTick_Handler+0x40>)
 8002e2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e32:	601a      	str	r2, [r3, #0]
 8002e34:	2300      	movs	r3, #0
 8002e36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	f383 8811 	msr	BASEPRI, r3
}
 8002e3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002e40:	bf00      	nop
 8002e42:	3708      	adds	r7, #8
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	e000ed04 	.word	0xe000ed04

08002e4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002e50:	4b0a      	ldr	r3, [pc, #40]	@ (8002e7c <vPortSetupTimerInterrupt+0x30>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002e56:	4b0a      	ldr	r3, [pc, #40]	@ (8002e80 <vPortSetupTimerInterrupt+0x34>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002e5c:	4b09      	ldr	r3, [pc, #36]	@ (8002e84 <vPortSetupTimerInterrupt+0x38>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a09      	ldr	r2, [pc, #36]	@ (8002e88 <vPortSetupTimerInterrupt+0x3c>)
 8002e62:	fba2 2303 	umull	r2, r3, r2, r3
 8002e66:	099b      	lsrs	r3, r3, #6
 8002e68:	4a08      	ldr	r2, [pc, #32]	@ (8002e8c <vPortSetupTimerInterrupt+0x40>)
 8002e6a:	3b01      	subs	r3, #1
 8002e6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002e6e:	4b03      	ldr	r3, [pc, #12]	@ (8002e7c <vPortSetupTimerInterrupt+0x30>)
 8002e70:	2207      	movs	r2, #7
 8002e72:	601a      	str	r2, [r3, #0]
}
 8002e74:	bf00      	nop
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bc80      	pop	{r7}
 8002e7a:	4770      	bx	lr
 8002e7c:	e000e010 	.word	0xe000e010
 8002e80:	e000e018 	.word	0xe000e018
 8002e84:	20000000 	.word	0x20000000
 8002e88:	10624dd3 	.word	0x10624dd3
 8002e8c:	e000e014 	.word	0xe000e014

08002e90 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b08a      	sub	sp, #40	@ 0x28
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002e9c:	f7ff fb4a 	bl	8002534 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002ea0:	4b5c      	ldr	r3, [pc, #368]	@ (8003014 <pvPortMalloc+0x184>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d101      	bne.n	8002eac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002ea8:	f000 f924 	bl	80030f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002eac:	4b5a      	ldr	r3, [pc, #360]	@ (8003018 <pvPortMalloc+0x188>)
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	f040 8095 	bne.w	8002fe4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d01e      	beq.n	8002efe <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8002ec0:	2208      	movs	r2, #8
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4413      	add	r3, r2
 8002ec6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f003 0307 	and.w	r3, r3, #7
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d015      	beq.n	8002efe <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	f023 0307 	bic.w	r3, r3, #7
 8002ed8:	3308      	adds	r3, #8
 8002eda:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	f003 0307 	and.w	r3, r3, #7
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d00b      	beq.n	8002efe <pvPortMalloc+0x6e>
	__asm volatile
 8002ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eea:	f383 8811 	msr	BASEPRI, r3
 8002eee:	f3bf 8f6f 	isb	sy
 8002ef2:	f3bf 8f4f 	dsb	sy
 8002ef6:	617b      	str	r3, [r7, #20]
}
 8002ef8:	bf00      	nop
 8002efa:	bf00      	nop
 8002efc:	e7fd      	b.n	8002efa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d06f      	beq.n	8002fe4 <pvPortMalloc+0x154>
 8002f04:	4b45      	ldr	r3, [pc, #276]	@ (800301c <pvPortMalloc+0x18c>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d86a      	bhi.n	8002fe4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002f0e:	4b44      	ldr	r3, [pc, #272]	@ (8003020 <pvPortMalloc+0x190>)
 8002f10:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002f12:	4b43      	ldr	r3, [pc, #268]	@ (8003020 <pvPortMalloc+0x190>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002f18:	e004      	b.n	8002f24 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8002f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f1c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d903      	bls.n	8002f36 <pvPortMalloc+0xa6>
 8002f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1f1      	bne.n	8002f1a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002f36:	4b37      	ldr	r3, [pc, #220]	@ (8003014 <pvPortMalloc+0x184>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d051      	beq.n	8002fe4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002f40:	6a3b      	ldr	r3, [r7, #32]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2208      	movs	r2, #8
 8002f46:	4413      	add	r3, r2
 8002f48:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	6a3b      	ldr	r3, [r7, #32]
 8002f50:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f54:	685a      	ldr	r2, [r3, #4]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	1ad2      	subs	r2, r2, r3
 8002f5a:	2308      	movs	r3, #8
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d920      	bls.n	8002fa4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002f62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	4413      	add	r3, r2
 8002f68:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	f003 0307 	and.w	r3, r3, #7
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00b      	beq.n	8002f8c <pvPortMalloc+0xfc>
	__asm volatile
 8002f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f78:	f383 8811 	msr	BASEPRI, r3
 8002f7c:	f3bf 8f6f 	isb	sy
 8002f80:	f3bf 8f4f 	dsb	sy
 8002f84:	613b      	str	r3, [r7, #16]
}
 8002f86:	bf00      	nop
 8002f88:	bf00      	nop
 8002f8a:	e7fd      	b.n	8002f88 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8e:	685a      	ldr	r2, [r3, #4]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	1ad2      	subs	r2, r2, r3
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002f9e:	69b8      	ldr	r0, [r7, #24]
 8002fa0:	f000 f90a 	bl	80031b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002fa4:	4b1d      	ldr	r3, [pc, #116]	@ (800301c <pvPortMalloc+0x18c>)
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	4a1b      	ldr	r2, [pc, #108]	@ (800301c <pvPortMalloc+0x18c>)
 8002fb0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002fb2:	4b1a      	ldr	r3, [pc, #104]	@ (800301c <pvPortMalloc+0x18c>)
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	4b1b      	ldr	r3, [pc, #108]	@ (8003024 <pvPortMalloc+0x194>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d203      	bcs.n	8002fc6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002fbe:	4b17      	ldr	r3, [pc, #92]	@ (800301c <pvPortMalloc+0x18c>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a18      	ldr	r2, [pc, #96]	@ (8003024 <pvPortMalloc+0x194>)
 8002fc4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc8:	685a      	ldr	r2, [r3, #4]
 8002fca:	4b13      	ldr	r3, [pc, #76]	@ (8003018 <pvPortMalloc+0x188>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	431a      	orrs	r2, r3
 8002fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8002fda:	4b13      	ldr	r3, [pc, #76]	@ (8003028 <pvPortMalloc+0x198>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	3301      	adds	r3, #1
 8002fe0:	4a11      	ldr	r2, [pc, #68]	@ (8003028 <pvPortMalloc+0x198>)
 8002fe2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002fe4:	f7ff fab4 	bl	8002550 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	f003 0307 	and.w	r3, r3, #7
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d00b      	beq.n	800300a <pvPortMalloc+0x17a>
	__asm volatile
 8002ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ff6:	f383 8811 	msr	BASEPRI, r3
 8002ffa:	f3bf 8f6f 	isb	sy
 8002ffe:	f3bf 8f4f 	dsb	sy
 8003002:	60fb      	str	r3, [r7, #12]
}
 8003004:	bf00      	nop
 8003006:	bf00      	nop
 8003008:	e7fd      	b.n	8003006 <pvPortMalloc+0x176>
	return pvReturn;
 800300a:	69fb      	ldr	r3, [r7, #28]
}
 800300c:	4618      	mov	r0, r3
 800300e:	3728      	adds	r7, #40	@ 0x28
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}
 8003014:	20001118 	.word	0x20001118
 8003018:	2000112c 	.word	0x2000112c
 800301c:	2000111c 	.word	0x2000111c
 8003020:	20001110 	.word	0x20001110
 8003024:	20001120 	.word	0x20001120
 8003028:	20001124 	.word	0x20001124

0800302c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b086      	sub	sp, #24
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d04f      	beq.n	80030de <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800303e:	2308      	movs	r3, #8
 8003040:	425b      	negs	r3, r3
 8003042:	697a      	ldr	r2, [r7, #20]
 8003044:	4413      	add	r3, r2
 8003046:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	685a      	ldr	r2, [r3, #4]
 8003050:	4b25      	ldr	r3, [pc, #148]	@ (80030e8 <vPortFree+0xbc>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4013      	ands	r3, r2
 8003056:	2b00      	cmp	r3, #0
 8003058:	d10b      	bne.n	8003072 <vPortFree+0x46>
	__asm volatile
 800305a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800305e:	f383 8811 	msr	BASEPRI, r3
 8003062:	f3bf 8f6f 	isb	sy
 8003066:	f3bf 8f4f 	dsb	sy
 800306a:	60fb      	str	r3, [r7, #12]
}
 800306c:	bf00      	nop
 800306e:	bf00      	nop
 8003070:	e7fd      	b.n	800306e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d00b      	beq.n	8003092 <vPortFree+0x66>
	__asm volatile
 800307a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800307e:	f383 8811 	msr	BASEPRI, r3
 8003082:	f3bf 8f6f 	isb	sy
 8003086:	f3bf 8f4f 	dsb	sy
 800308a:	60bb      	str	r3, [r7, #8]
}
 800308c:	bf00      	nop
 800308e:	bf00      	nop
 8003090:	e7fd      	b.n	800308e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	685a      	ldr	r2, [r3, #4]
 8003096:	4b14      	ldr	r3, [pc, #80]	@ (80030e8 <vPortFree+0xbc>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4013      	ands	r3, r2
 800309c:	2b00      	cmp	r3, #0
 800309e:	d01e      	beq.n	80030de <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d11a      	bne.n	80030de <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	685a      	ldr	r2, [r3, #4]
 80030ac:	4b0e      	ldr	r3, [pc, #56]	@ (80030e8 <vPortFree+0xbc>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	43db      	mvns	r3, r3
 80030b2:	401a      	ands	r2, r3
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80030b8:	f7ff fa3c 	bl	8002534 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	685a      	ldr	r2, [r3, #4]
 80030c0:	4b0a      	ldr	r3, [pc, #40]	@ (80030ec <vPortFree+0xc0>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4413      	add	r3, r2
 80030c6:	4a09      	ldr	r2, [pc, #36]	@ (80030ec <vPortFree+0xc0>)
 80030c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80030ca:	6938      	ldr	r0, [r7, #16]
 80030cc:	f000 f874 	bl	80031b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80030d0:	4b07      	ldr	r3, [pc, #28]	@ (80030f0 <vPortFree+0xc4>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	3301      	adds	r3, #1
 80030d6:	4a06      	ldr	r2, [pc, #24]	@ (80030f0 <vPortFree+0xc4>)
 80030d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80030da:	f7ff fa39 	bl	8002550 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80030de:	bf00      	nop
 80030e0:	3718      	adds	r7, #24
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	2000112c 	.word	0x2000112c
 80030ec:	2000111c 	.word	0x2000111c
 80030f0:	20001128 	.word	0x20001128

080030f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80030f4:	b480      	push	{r7}
 80030f6:	b085      	sub	sp, #20
 80030f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80030fa:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80030fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003100:	4b27      	ldr	r3, [pc, #156]	@ (80031a0 <prvHeapInit+0xac>)
 8003102:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f003 0307 	and.w	r3, r3, #7
 800310a:	2b00      	cmp	r3, #0
 800310c:	d00c      	beq.n	8003128 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	3307      	adds	r3, #7
 8003112:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	f023 0307 	bic.w	r3, r3, #7
 800311a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800311c:	68ba      	ldr	r2, [r7, #8]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	4a1f      	ldr	r2, [pc, #124]	@ (80031a0 <prvHeapInit+0xac>)
 8003124:	4413      	add	r3, r2
 8003126:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800312c:	4a1d      	ldr	r2, [pc, #116]	@ (80031a4 <prvHeapInit+0xb0>)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003132:	4b1c      	ldr	r3, [pc, #112]	@ (80031a4 <prvHeapInit+0xb0>)
 8003134:	2200      	movs	r2, #0
 8003136:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	68ba      	ldr	r2, [r7, #8]
 800313c:	4413      	add	r3, r2
 800313e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003140:	2208      	movs	r2, #8
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	1a9b      	subs	r3, r3, r2
 8003146:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f023 0307 	bic.w	r3, r3, #7
 800314e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	4a15      	ldr	r2, [pc, #84]	@ (80031a8 <prvHeapInit+0xb4>)
 8003154:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003156:	4b14      	ldr	r3, [pc, #80]	@ (80031a8 <prvHeapInit+0xb4>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2200      	movs	r2, #0
 800315c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800315e:	4b12      	ldr	r3, [pc, #72]	@ (80031a8 <prvHeapInit+0xb4>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2200      	movs	r2, #0
 8003164:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	1ad2      	subs	r2, r2, r3
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003174:	4b0c      	ldr	r3, [pc, #48]	@ (80031a8 <prvHeapInit+0xb4>)
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	4a0a      	ldr	r2, [pc, #40]	@ (80031ac <prvHeapInit+0xb8>)
 8003182:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	4a09      	ldr	r2, [pc, #36]	@ (80031b0 <prvHeapInit+0xbc>)
 800318a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800318c:	4b09      	ldr	r3, [pc, #36]	@ (80031b4 <prvHeapInit+0xc0>)
 800318e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003192:	601a      	str	r2, [r3, #0]
}
 8003194:	bf00      	nop
 8003196:	3714      	adds	r7, #20
 8003198:	46bd      	mov	sp, r7
 800319a:	bc80      	pop	{r7}
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	20000510 	.word	0x20000510
 80031a4:	20001110 	.word	0x20001110
 80031a8:	20001118 	.word	0x20001118
 80031ac:	20001120 	.word	0x20001120
 80031b0:	2000111c 	.word	0x2000111c
 80031b4:	2000112c 	.word	0x2000112c

080031b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80031b8:	b480      	push	{r7}
 80031ba:	b085      	sub	sp, #20
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80031c0:	4b27      	ldr	r3, [pc, #156]	@ (8003260 <prvInsertBlockIntoFreeList+0xa8>)
 80031c2:	60fb      	str	r3, [r7, #12]
 80031c4:	e002      	b.n	80031cc <prvInsertBlockIntoFreeList+0x14>
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	60fb      	str	r3, [r7, #12]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d8f7      	bhi.n	80031c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	68ba      	ldr	r2, [r7, #8]
 80031e0:	4413      	add	r3, r2
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d108      	bne.n	80031fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	685a      	ldr	r2, [r3, #4]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	441a      	add	r2, r3
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	68ba      	ldr	r2, [r7, #8]
 8003204:	441a      	add	r2, r3
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	429a      	cmp	r2, r3
 800320c:	d118      	bne.n	8003240 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	4b14      	ldr	r3, [pc, #80]	@ (8003264 <prvInsertBlockIntoFreeList+0xac>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	429a      	cmp	r2, r3
 8003218:	d00d      	beq.n	8003236 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	685a      	ldr	r2, [r3, #4]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	441a      	add	r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	601a      	str	r2, [r3, #0]
 8003234:	e008      	b.n	8003248 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003236:	4b0b      	ldr	r3, [pc, #44]	@ (8003264 <prvInsertBlockIntoFreeList+0xac>)
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	601a      	str	r2, [r3, #0]
 800323e:	e003      	b.n	8003248 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003248:	68fa      	ldr	r2, [r7, #12]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	429a      	cmp	r2, r3
 800324e:	d002      	beq.n	8003256 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003256:	bf00      	nop
 8003258:	3714      	adds	r7, #20
 800325a:	46bd      	mov	sp, r7
 800325c:	bc80      	pop	{r7}
 800325e:	4770      	bx	lr
 8003260:	20001110 	.word	0x20001110
 8003264:	20001118 	.word	0x20001118

08003268 <_vsniprintf_r>:
 8003268:	b530      	push	{r4, r5, lr}
 800326a:	4614      	mov	r4, r2
 800326c:	2c00      	cmp	r4, #0
 800326e:	4605      	mov	r5, r0
 8003270:	461a      	mov	r2, r3
 8003272:	b09b      	sub	sp, #108	@ 0x6c
 8003274:	da05      	bge.n	8003282 <_vsniprintf_r+0x1a>
 8003276:	238b      	movs	r3, #139	@ 0x8b
 8003278:	6003      	str	r3, [r0, #0]
 800327a:	f04f 30ff 	mov.w	r0, #4294967295
 800327e:	b01b      	add	sp, #108	@ 0x6c
 8003280:	bd30      	pop	{r4, r5, pc}
 8003282:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003286:	f8ad 300c 	strh.w	r3, [sp, #12]
 800328a:	f04f 0300 	mov.w	r3, #0
 800328e:	9319      	str	r3, [sp, #100]	@ 0x64
 8003290:	bf0c      	ite	eq
 8003292:	4623      	moveq	r3, r4
 8003294:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003298:	9302      	str	r3, [sp, #8]
 800329a:	9305      	str	r3, [sp, #20]
 800329c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80032a0:	9100      	str	r1, [sp, #0]
 80032a2:	9104      	str	r1, [sp, #16]
 80032a4:	f8ad 300e 	strh.w	r3, [sp, #14]
 80032a8:	4669      	mov	r1, sp
 80032aa:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80032ac:	f000 f9ac 	bl	8003608 <_svfiprintf_r>
 80032b0:	1c43      	adds	r3, r0, #1
 80032b2:	bfbc      	itt	lt
 80032b4:	238b      	movlt	r3, #139	@ 0x8b
 80032b6:	602b      	strlt	r3, [r5, #0]
 80032b8:	2c00      	cmp	r4, #0
 80032ba:	d0e0      	beq.n	800327e <_vsniprintf_r+0x16>
 80032bc:	2200      	movs	r2, #0
 80032be:	9b00      	ldr	r3, [sp, #0]
 80032c0:	701a      	strb	r2, [r3, #0]
 80032c2:	e7dc      	b.n	800327e <_vsniprintf_r+0x16>

080032c4 <vsniprintf>:
 80032c4:	b507      	push	{r0, r1, r2, lr}
 80032c6:	9300      	str	r3, [sp, #0]
 80032c8:	4613      	mov	r3, r2
 80032ca:	460a      	mov	r2, r1
 80032cc:	4601      	mov	r1, r0
 80032ce:	4803      	ldr	r0, [pc, #12]	@ (80032dc <vsniprintf+0x18>)
 80032d0:	6800      	ldr	r0, [r0, #0]
 80032d2:	f7ff ffc9 	bl	8003268 <_vsniprintf_r>
 80032d6:	b003      	add	sp, #12
 80032d8:	f85d fb04 	ldr.w	pc, [sp], #4
 80032dc:	20000010 	.word	0x20000010

080032e0 <memset>:
 80032e0:	4603      	mov	r3, r0
 80032e2:	4402      	add	r2, r0
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d100      	bne.n	80032ea <memset+0xa>
 80032e8:	4770      	bx	lr
 80032ea:	f803 1b01 	strb.w	r1, [r3], #1
 80032ee:	e7f9      	b.n	80032e4 <memset+0x4>

080032f0 <__errno>:
 80032f0:	4b01      	ldr	r3, [pc, #4]	@ (80032f8 <__errno+0x8>)
 80032f2:	6818      	ldr	r0, [r3, #0]
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	20000010 	.word	0x20000010

080032fc <__libc_init_array>:
 80032fc:	b570      	push	{r4, r5, r6, lr}
 80032fe:	2600      	movs	r6, #0
 8003300:	4d0c      	ldr	r5, [pc, #48]	@ (8003334 <__libc_init_array+0x38>)
 8003302:	4c0d      	ldr	r4, [pc, #52]	@ (8003338 <__libc_init_array+0x3c>)
 8003304:	1b64      	subs	r4, r4, r5
 8003306:	10a4      	asrs	r4, r4, #2
 8003308:	42a6      	cmp	r6, r4
 800330a:	d109      	bne.n	8003320 <__libc_init_array+0x24>
 800330c:	f000 fc76 	bl	8003bfc <_init>
 8003310:	2600      	movs	r6, #0
 8003312:	4d0a      	ldr	r5, [pc, #40]	@ (800333c <__libc_init_array+0x40>)
 8003314:	4c0a      	ldr	r4, [pc, #40]	@ (8003340 <__libc_init_array+0x44>)
 8003316:	1b64      	subs	r4, r4, r5
 8003318:	10a4      	asrs	r4, r4, #2
 800331a:	42a6      	cmp	r6, r4
 800331c:	d105      	bne.n	800332a <__libc_init_array+0x2e>
 800331e:	bd70      	pop	{r4, r5, r6, pc}
 8003320:	f855 3b04 	ldr.w	r3, [r5], #4
 8003324:	4798      	blx	r3
 8003326:	3601      	adds	r6, #1
 8003328:	e7ee      	b.n	8003308 <__libc_init_array+0xc>
 800332a:	f855 3b04 	ldr.w	r3, [r5], #4
 800332e:	4798      	blx	r3
 8003330:	3601      	adds	r6, #1
 8003332:	e7f2      	b.n	800331a <__libc_init_array+0x1e>
 8003334:	08003cf8 	.word	0x08003cf8
 8003338:	08003cf8 	.word	0x08003cf8
 800333c:	08003cf8 	.word	0x08003cf8
 8003340:	08003cfc 	.word	0x08003cfc

08003344 <__retarget_lock_acquire_recursive>:
 8003344:	4770      	bx	lr

08003346 <__retarget_lock_release_recursive>:
 8003346:	4770      	bx	lr

08003348 <memcpy>:
 8003348:	440a      	add	r2, r1
 800334a:	4291      	cmp	r1, r2
 800334c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003350:	d100      	bne.n	8003354 <memcpy+0xc>
 8003352:	4770      	bx	lr
 8003354:	b510      	push	{r4, lr}
 8003356:	f811 4b01 	ldrb.w	r4, [r1], #1
 800335a:	4291      	cmp	r1, r2
 800335c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003360:	d1f9      	bne.n	8003356 <memcpy+0xe>
 8003362:	bd10      	pop	{r4, pc}

08003364 <_free_r>:
 8003364:	b538      	push	{r3, r4, r5, lr}
 8003366:	4605      	mov	r5, r0
 8003368:	2900      	cmp	r1, #0
 800336a:	d040      	beq.n	80033ee <_free_r+0x8a>
 800336c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003370:	1f0c      	subs	r4, r1, #4
 8003372:	2b00      	cmp	r3, #0
 8003374:	bfb8      	it	lt
 8003376:	18e4      	addlt	r4, r4, r3
 8003378:	f000 f8de 	bl	8003538 <__malloc_lock>
 800337c:	4a1c      	ldr	r2, [pc, #112]	@ (80033f0 <_free_r+0x8c>)
 800337e:	6813      	ldr	r3, [r2, #0]
 8003380:	b933      	cbnz	r3, 8003390 <_free_r+0x2c>
 8003382:	6063      	str	r3, [r4, #4]
 8003384:	6014      	str	r4, [r2, #0]
 8003386:	4628      	mov	r0, r5
 8003388:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800338c:	f000 b8da 	b.w	8003544 <__malloc_unlock>
 8003390:	42a3      	cmp	r3, r4
 8003392:	d908      	bls.n	80033a6 <_free_r+0x42>
 8003394:	6820      	ldr	r0, [r4, #0]
 8003396:	1821      	adds	r1, r4, r0
 8003398:	428b      	cmp	r3, r1
 800339a:	bf01      	itttt	eq
 800339c:	6819      	ldreq	r1, [r3, #0]
 800339e:	685b      	ldreq	r3, [r3, #4]
 80033a0:	1809      	addeq	r1, r1, r0
 80033a2:	6021      	streq	r1, [r4, #0]
 80033a4:	e7ed      	b.n	8003382 <_free_r+0x1e>
 80033a6:	461a      	mov	r2, r3
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	b10b      	cbz	r3, 80033b0 <_free_r+0x4c>
 80033ac:	42a3      	cmp	r3, r4
 80033ae:	d9fa      	bls.n	80033a6 <_free_r+0x42>
 80033b0:	6811      	ldr	r1, [r2, #0]
 80033b2:	1850      	adds	r0, r2, r1
 80033b4:	42a0      	cmp	r0, r4
 80033b6:	d10b      	bne.n	80033d0 <_free_r+0x6c>
 80033b8:	6820      	ldr	r0, [r4, #0]
 80033ba:	4401      	add	r1, r0
 80033bc:	1850      	adds	r0, r2, r1
 80033be:	4283      	cmp	r3, r0
 80033c0:	6011      	str	r1, [r2, #0]
 80033c2:	d1e0      	bne.n	8003386 <_free_r+0x22>
 80033c4:	6818      	ldr	r0, [r3, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	4408      	add	r0, r1
 80033ca:	6010      	str	r0, [r2, #0]
 80033cc:	6053      	str	r3, [r2, #4]
 80033ce:	e7da      	b.n	8003386 <_free_r+0x22>
 80033d0:	d902      	bls.n	80033d8 <_free_r+0x74>
 80033d2:	230c      	movs	r3, #12
 80033d4:	602b      	str	r3, [r5, #0]
 80033d6:	e7d6      	b.n	8003386 <_free_r+0x22>
 80033d8:	6820      	ldr	r0, [r4, #0]
 80033da:	1821      	adds	r1, r4, r0
 80033dc:	428b      	cmp	r3, r1
 80033de:	bf01      	itttt	eq
 80033e0:	6819      	ldreq	r1, [r3, #0]
 80033e2:	685b      	ldreq	r3, [r3, #4]
 80033e4:	1809      	addeq	r1, r1, r0
 80033e6:	6021      	streq	r1, [r4, #0]
 80033e8:	6063      	str	r3, [r4, #4]
 80033ea:	6054      	str	r4, [r2, #4]
 80033ec:	e7cb      	b.n	8003386 <_free_r+0x22>
 80033ee:	bd38      	pop	{r3, r4, r5, pc}
 80033f0:	20001274 	.word	0x20001274

080033f4 <sbrk_aligned>:
 80033f4:	b570      	push	{r4, r5, r6, lr}
 80033f6:	4e0f      	ldr	r6, [pc, #60]	@ (8003434 <sbrk_aligned+0x40>)
 80033f8:	460c      	mov	r4, r1
 80033fa:	6831      	ldr	r1, [r6, #0]
 80033fc:	4605      	mov	r5, r0
 80033fe:	b911      	cbnz	r1, 8003406 <sbrk_aligned+0x12>
 8003400:	f000 fba8 	bl	8003b54 <_sbrk_r>
 8003404:	6030      	str	r0, [r6, #0]
 8003406:	4621      	mov	r1, r4
 8003408:	4628      	mov	r0, r5
 800340a:	f000 fba3 	bl	8003b54 <_sbrk_r>
 800340e:	1c43      	adds	r3, r0, #1
 8003410:	d103      	bne.n	800341a <sbrk_aligned+0x26>
 8003412:	f04f 34ff 	mov.w	r4, #4294967295
 8003416:	4620      	mov	r0, r4
 8003418:	bd70      	pop	{r4, r5, r6, pc}
 800341a:	1cc4      	adds	r4, r0, #3
 800341c:	f024 0403 	bic.w	r4, r4, #3
 8003420:	42a0      	cmp	r0, r4
 8003422:	d0f8      	beq.n	8003416 <sbrk_aligned+0x22>
 8003424:	1a21      	subs	r1, r4, r0
 8003426:	4628      	mov	r0, r5
 8003428:	f000 fb94 	bl	8003b54 <_sbrk_r>
 800342c:	3001      	adds	r0, #1
 800342e:	d1f2      	bne.n	8003416 <sbrk_aligned+0x22>
 8003430:	e7ef      	b.n	8003412 <sbrk_aligned+0x1e>
 8003432:	bf00      	nop
 8003434:	20001270 	.word	0x20001270

08003438 <_malloc_r>:
 8003438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800343c:	1ccd      	adds	r5, r1, #3
 800343e:	f025 0503 	bic.w	r5, r5, #3
 8003442:	3508      	adds	r5, #8
 8003444:	2d0c      	cmp	r5, #12
 8003446:	bf38      	it	cc
 8003448:	250c      	movcc	r5, #12
 800344a:	2d00      	cmp	r5, #0
 800344c:	4606      	mov	r6, r0
 800344e:	db01      	blt.n	8003454 <_malloc_r+0x1c>
 8003450:	42a9      	cmp	r1, r5
 8003452:	d904      	bls.n	800345e <_malloc_r+0x26>
 8003454:	230c      	movs	r3, #12
 8003456:	6033      	str	r3, [r6, #0]
 8003458:	2000      	movs	r0, #0
 800345a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800345e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003534 <_malloc_r+0xfc>
 8003462:	f000 f869 	bl	8003538 <__malloc_lock>
 8003466:	f8d8 3000 	ldr.w	r3, [r8]
 800346a:	461c      	mov	r4, r3
 800346c:	bb44      	cbnz	r4, 80034c0 <_malloc_r+0x88>
 800346e:	4629      	mov	r1, r5
 8003470:	4630      	mov	r0, r6
 8003472:	f7ff ffbf 	bl	80033f4 <sbrk_aligned>
 8003476:	1c43      	adds	r3, r0, #1
 8003478:	4604      	mov	r4, r0
 800347a:	d158      	bne.n	800352e <_malloc_r+0xf6>
 800347c:	f8d8 4000 	ldr.w	r4, [r8]
 8003480:	4627      	mov	r7, r4
 8003482:	2f00      	cmp	r7, #0
 8003484:	d143      	bne.n	800350e <_malloc_r+0xd6>
 8003486:	2c00      	cmp	r4, #0
 8003488:	d04b      	beq.n	8003522 <_malloc_r+0xea>
 800348a:	6823      	ldr	r3, [r4, #0]
 800348c:	4639      	mov	r1, r7
 800348e:	4630      	mov	r0, r6
 8003490:	eb04 0903 	add.w	r9, r4, r3
 8003494:	f000 fb5e 	bl	8003b54 <_sbrk_r>
 8003498:	4581      	cmp	r9, r0
 800349a:	d142      	bne.n	8003522 <_malloc_r+0xea>
 800349c:	6821      	ldr	r1, [r4, #0]
 800349e:	4630      	mov	r0, r6
 80034a0:	1a6d      	subs	r5, r5, r1
 80034a2:	4629      	mov	r1, r5
 80034a4:	f7ff ffa6 	bl	80033f4 <sbrk_aligned>
 80034a8:	3001      	adds	r0, #1
 80034aa:	d03a      	beq.n	8003522 <_malloc_r+0xea>
 80034ac:	6823      	ldr	r3, [r4, #0]
 80034ae:	442b      	add	r3, r5
 80034b0:	6023      	str	r3, [r4, #0]
 80034b2:	f8d8 3000 	ldr.w	r3, [r8]
 80034b6:	685a      	ldr	r2, [r3, #4]
 80034b8:	bb62      	cbnz	r2, 8003514 <_malloc_r+0xdc>
 80034ba:	f8c8 7000 	str.w	r7, [r8]
 80034be:	e00f      	b.n	80034e0 <_malloc_r+0xa8>
 80034c0:	6822      	ldr	r2, [r4, #0]
 80034c2:	1b52      	subs	r2, r2, r5
 80034c4:	d420      	bmi.n	8003508 <_malloc_r+0xd0>
 80034c6:	2a0b      	cmp	r2, #11
 80034c8:	d917      	bls.n	80034fa <_malloc_r+0xc2>
 80034ca:	1961      	adds	r1, r4, r5
 80034cc:	42a3      	cmp	r3, r4
 80034ce:	6025      	str	r5, [r4, #0]
 80034d0:	bf18      	it	ne
 80034d2:	6059      	strne	r1, [r3, #4]
 80034d4:	6863      	ldr	r3, [r4, #4]
 80034d6:	bf08      	it	eq
 80034d8:	f8c8 1000 	streq.w	r1, [r8]
 80034dc:	5162      	str	r2, [r4, r5]
 80034de:	604b      	str	r3, [r1, #4]
 80034e0:	4630      	mov	r0, r6
 80034e2:	f000 f82f 	bl	8003544 <__malloc_unlock>
 80034e6:	f104 000b 	add.w	r0, r4, #11
 80034ea:	1d23      	adds	r3, r4, #4
 80034ec:	f020 0007 	bic.w	r0, r0, #7
 80034f0:	1ac2      	subs	r2, r0, r3
 80034f2:	bf1c      	itt	ne
 80034f4:	1a1b      	subne	r3, r3, r0
 80034f6:	50a3      	strne	r3, [r4, r2]
 80034f8:	e7af      	b.n	800345a <_malloc_r+0x22>
 80034fa:	6862      	ldr	r2, [r4, #4]
 80034fc:	42a3      	cmp	r3, r4
 80034fe:	bf0c      	ite	eq
 8003500:	f8c8 2000 	streq.w	r2, [r8]
 8003504:	605a      	strne	r2, [r3, #4]
 8003506:	e7eb      	b.n	80034e0 <_malloc_r+0xa8>
 8003508:	4623      	mov	r3, r4
 800350a:	6864      	ldr	r4, [r4, #4]
 800350c:	e7ae      	b.n	800346c <_malloc_r+0x34>
 800350e:	463c      	mov	r4, r7
 8003510:	687f      	ldr	r7, [r7, #4]
 8003512:	e7b6      	b.n	8003482 <_malloc_r+0x4a>
 8003514:	461a      	mov	r2, r3
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	42a3      	cmp	r3, r4
 800351a:	d1fb      	bne.n	8003514 <_malloc_r+0xdc>
 800351c:	2300      	movs	r3, #0
 800351e:	6053      	str	r3, [r2, #4]
 8003520:	e7de      	b.n	80034e0 <_malloc_r+0xa8>
 8003522:	230c      	movs	r3, #12
 8003524:	4630      	mov	r0, r6
 8003526:	6033      	str	r3, [r6, #0]
 8003528:	f000 f80c 	bl	8003544 <__malloc_unlock>
 800352c:	e794      	b.n	8003458 <_malloc_r+0x20>
 800352e:	6005      	str	r5, [r0, #0]
 8003530:	e7d6      	b.n	80034e0 <_malloc_r+0xa8>
 8003532:	bf00      	nop
 8003534:	20001274 	.word	0x20001274

08003538 <__malloc_lock>:
 8003538:	4801      	ldr	r0, [pc, #4]	@ (8003540 <__malloc_lock+0x8>)
 800353a:	f7ff bf03 	b.w	8003344 <__retarget_lock_acquire_recursive>
 800353e:	bf00      	nop
 8003540:	2000126c 	.word	0x2000126c

08003544 <__malloc_unlock>:
 8003544:	4801      	ldr	r0, [pc, #4]	@ (800354c <__malloc_unlock+0x8>)
 8003546:	f7ff befe 	b.w	8003346 <__retarget_lock_release_recursive>
 800354a:	bf00      	nop
 800354c:	2000126c 	.word	0x2000126c

08003550 <__ssputs_r>:
 8003550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003554:	461f      	mov	r7, r3
 8003556:	688e      	ldr	r6, [r1, #8]
 8003558:	4682      	mov	sl, r0
 800355a:	42be      	cmp	r6, r7
 800355c:	460c      	mov	r4, r1
 800355e:	4690      	mov	r8, r2
 8003560:	680b      	ldr	r3, [r1, #0]
 8003562:	d82d      	bhi.n	80035c0 <__ssputs_r+0x70>
 8003564:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003568:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800356c:	d026      	beq.n	80035bc <__ssputs_r+0x6c>
 800356e:	6965      	ldr	r5, [r4, #20]
 8003570:	6909      	ldr	r1, [r1, #16]
 8003572:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003576:	eba3 0901 	sub.w	r9, r3, r1
 800357a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800357e:	1c7b      	adds	r3, r7, #1
 8003580:	444b      	add	r3, r9
 8003582:	106d      	asrs	r5, r5, #1
 8003584:	429d      	cmp	r5, r3
 8003586:	bf38      	it	cc
 8003588:	461d      	movcc	r5, r3
 800358a:	0553      	lsls	r3, r2, #21
 800358c:	d527      	bpl.n	80035de <__ssputs_r+0x8e>
 800358e:	4629      	mov	r1, r5
 8003590:	f7ff ff52 	bl	8003438 <_malloc_r>
 8003594:	4606      	mov	r6, r0
 8003596:	b360      	cbz	r0, 80035f2 <__ssputs_r+0xa2>
 8003598:	464a      	mov	r2, r9
 800359a:	6921      	ldr	r1, [r4, #16]
 800359c:	f7ff fed4 	bl	8003348 <memcpy>
 80035a0:	89a3      	ldrh	r3, [r4, #12]
 80035a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80035a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035aa:	81a3      	strh	r3, [r4, #12]
 80035ac:	6126      	str	r6, [r4, #16]
 80035ae:	444e      	add	r6, r9
 80035b0:	6026      	str	r6, [r4, #0]
 80035b2:	463e      	mov	r6, r7
 80035b4:	6165      	str	r5, [r4, #20]
 80035b6:	eba5 0509 	sub.w	r5, r5, r9
 80035ba:	60a5      	str	r5, [r4, #8]
 80035bc:	42be      	cmp	r6, r7
 80035be:	d900      	bls.n	80035c2 <__ssputs_r+0x72>
 80035c0:	463e      	mov	r6, r7
 80035c2:	4632      	mov	r2, r6
 80035c4:	4641      	mov	r1, r8
 80035c6:	6820      	ldr	r0, [r4, #0]
 80035c8:	f000 faaa 	bl	8003b20 <memmove>
 80035cc:	2000      	movs	r0, #0
 80035ce:	68a3      	ldr	r3, [r4, #8]
 80035d0:	1b9b      	subs	r3, r3, r6
 80035d2:	60a3      	str	r3, [r4, #8]
 80035d4:	6823      	ldr	r3, [r4, #0]
 80035d6:	4433      	add	r3, r6
 80035d8:	6023      	str	r3, [r4, #0]
 80035da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035de:	462a      	mov	r2, r5
 80035e0:	f000 fad6 	bl	8003b90 <_realloc_r>
 80035e4:	4606      	mov	r6, r0
 80035e6:	2800      	cmp	r0, #0
 80035e8:	d1e0      	bne.n	80035ac <__ssputs_r+0x5c>
 80035ea:	4650      	mov	r0, sl
 80035ec:	6921      	ldr	r1, [r4, #16]
 80035ee:	f7ff feb9 	bl	8003364 <_free_r>
 80035f2:	230c      	movs	r3, #12
 80035f4:	f8ca 3000 	str.w	r3, [sl]
 80035f8:	89a3      	ldrh	r3, [r4, #12]
 80035fa:	f04f 30ff 	mov.w	r0, #4294967295
 80035fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003602:	81a3      	strh	r3, [r4, #12]
 8003604:	e7e9      	b.n	80035da <__ssputs_r+0x8a>
	...

08003608 <_svfiprintf_r>:
 8003608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800360c:	4698      	mov	r8, r3
 800360e:	898b      	ldrh	r3, [r1, #12]
 8003610:	4607      	mov	r7, r0
 8003612:	061b      	lsls	r3, r3, #24
 8003614:	460d      	mov	r5, r1
 8003616:	4614      	mov	r4, r2
 8003618:	b09d      	sub	sp, #116	@ 0x74
 800361a:	d510      	bpl.n	800363e <_svfiprintf_r+0x36>
 800361c:	690b      	ldr	r3, [r1, #16]
 800361e:	b973      	cbnz	r3, 800363e <_svfiprintf_r+0x36>
 8003620:	2140      	movs	r1, #64	@ 0x40
 8003622:	f7ff ff09 	bl	8003438 <_malloc_r>
 8003626:	6028      	str	r0, [r5, #0]
 8003628:	6128      	str	r0, [r5, #16]
 800362a:	b930      	cbnz	r0, 800363a <_svfiprintf_r+0x32>
 800362c:	230c      	movs	r3, #12
 800362e:	603b      	str	r3, [r7, #0]
 8003630:	f04f 30ff 	mov.w	r0, #4294967295
 8003634:	b01d      	add	sp, #116	@ 0x74
 8003636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800363a:	2340      	movs	r3, #64	@ 0x40
 800363c:	616b      	str	r3, [r5, #20]
 800363e:	2300      	movs	r3, #0
 8003640:	9309      	str	r3, [sp, #36]	@ 0x24
 8003642:	2320      	movs	r3, #32
 8003644:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003648:	2330      	movs	r3, #48	@ 0x30
 800364a:	f04f 0901 	mov.w	r9, #1
 800364e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003652:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80037ec <_svfiprintf_r+0x1e4>
 8003656:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800365a:	4623      	mov	r3, r4
 800365c:	469a      	mov	sl, r3
 800365e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003662:	b10a      	cbz	r2, 8003668 <_svfiprintf_r+0x60>
 8003664:	2a25      	cmp	r2, #37	@ 0x25
 8003666:	d1f9      	bne.n	800365c <_svfiprintf_r+0x54>
 8003668:	ebba 0b04 	subs.w	fp, sl, r4
 800366c:	d00b      	beq.n	8003686 <_svfiprintf_r+0x7e>
 800366e:	465b      	mov	r3, fp
 8003670:	4622      	mov	r2, r4
 8003672:	4629      	mov	r1, r5
 8003674:	4638      	mov	r0, r7
 8003676:	f7ff ff6b 	bl	8003550 <__ssputs_r>
 800367a:	3001      	adds	r0, #1
 800367c:	f000 80a7 	beq.w	80037ce <_svfiprintf_r+0x1c6>
 8003680:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003682:	445a      	add	r2, fp
 8003684:	9209      	str	r2, [sp, #36]	@ 0x24
 8003686:	f89a 3000 	ldrb.w	r3, [sl]
 800368a:	2b00      	cmp	r3, #0
 800368c:	f000 809f 	beq.w	80037ce <_svfiprintf_r+0x1c6>
 8003690:	2300      	movs	r3, #0
 8003692:	f04f 32ff 	mov.w	r2, #4294967295
 8003696:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800369a:	f10a 0a01 	add.w	sl, sl, #1
 800369e:	9304      	str	r3, [sp, #16]
 80036a0:	9307      	str	r3, [sp, #28]
 80036a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80036a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80036a8:	4654      	mov	r4, sl
 80036aa:	2205      	movs	r2, #5
 80036ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036b0:	484e      	ldr	r0, [pc, #312]	@ (80037ec <_svfiprintf_r+0x1e4>)
 80036b2:	f000 fa5f 	bl	8003b74 <memchr>
 80036b6:	9a04      	ldr	r2, [sp, #16]
 80036b8:	b9d8      	cbnz	r0, 80036f2 <_svfiprintf_r+0xea>
 80036ba:	06d0      	lsls	r0, r2, #27
 80036bc:	bf44      	itt	mi
 80036be:	2320      	movmi	r3, #32
 80036c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80036c4:	0711      	lsls	r1, r2, #28
 80036c6:	bf44      	itt	mi
 80036c8:	232b      	movmi	r3, #43	@ 0x2b
 80036ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80036ce:	f89a 3000 	ldrb.w	r3, [sl]
 80036d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80036d4:	d015      	beq.n	8003702 <_svfiprintf_r+0xfa>
 80036d6:	4654      	mov	r4, sl
 80036d8:	2000      	movs	r0, #0
 80036da:	f04f 0c0a 	mov.w	ip, #10
 80036de:	9a07      	ldr	r2, [sp, #28]
 80036e0:	4621      	mov	r1, r4
 80036e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80036e6:	3b30      	subs	r3, #48	@ 0x30
 80036e8:	2b09      	cmp	r3, #9
 80036ea:	d94b      	bls.n	8003784 <_svfiprintf_r+0x17c>
 80036ec:	b1b0      	cbz	r0, 800371c <_svfiprintf_r+0x114>
 80036ee:	9207      	str	r2, [sp, #28]
 80036f0:	e014      	b.n	800371c <_svfiprintf_r+0x114>
 80036f2:	eba0 0308 	sub.w	r3, r0, r8
 80036f6:	fa09 f303 	lsl.w	r3, r9, r3
 80036fa:	4313      	orrs	r3, r2
 80036fc:	46a2      	mov	sl, r4
 80036fe:	9304      	str	r3, [sp, #16]
 8003700:	e7d2      	b.n	80036a8 <_svfiprintf_r+0xa0>
 8003702:	9b03      	ldr	r3, [sp, #12]
 8003704:	1d19      	adds	r1, r3, #4
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	9103      	str	r1, [sp, #12]
 800370a:	2b00      	cmp	r3, #0
 800370c:	bfbb      	ittet	lt
 800370e:	425b      	neglt	r3, r3
 8003710:	f042 0202 	orrlt.w	r2, r2, #2
 8003714:	9307      	strge	r3, [sp, #28]
 8003716:	9307      	strlt	r3, [sp, #28]
 8003718:	bfb8      	it	lt
 800371a:	9204      	strlt	r2, [sp, #16]
 800371c:	7823      	ldrb	r3, [r4, #0]
 800371e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003720:	d10a      	bne.n	8003738 <_svfiprintf_r+0x130>
 8003722:	7863      	ldrb	r3, [r4, #1]
 8003724:	2b2a      	cmp	r3, #42	@ 0x2a
 8003726:	d132      	bne.n	800378e <_svfiprintf_r+0x186>
 8003728:	9b03      	ldr	r3, [sp, #12]
 800372a:	3402      	adds	r4, #2
 800372c:	1d1a      	adds	r2, r3, #4
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	9203      	str	r2, [sp, #12]
 8003732:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003736:	9305      	str	r3, [sp, #20]
 8003738:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80037f0 <_svfiprintf_r+0x1e8>
 800373c:	2203      	movs	r2, #3
 800373e:	4650      	mov	r0, sl
 8003740:	7821      	ldrb	r1, [r4, #0]
 8003742:	f000 fa17 	bl	8003b74 <memchr>
 8003746:	b138      	cbz	r0, 8003758 <_svfiprintf_r+0x150>
 8003748:	2240      	movs	r2, #64	@ 0x40
 800374a:	9b04      	ldr	r3, [sp, #16]
 800374c:	eba0 000a 	sub.w	r0, r0, sl
 8003750:	4082      	lsls	r2, r0
 8003752:	4313      	orrs	r3, r2
 8003754:	3401      	adds	r4, #1
 8003756:	9304      	str	r3, [sp, #16]
 8003758:	f814 1b01 	ldrb.w	r1, [r4], #1
 800375c:	2206      	movs	r2, #6
 800375e:	4825      	ldr	r0, [pc, #148]	@ (80037f4 <_svfiprintf_r+0x1ec>)
 8003760:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003764:	f000 fa06 	bl	8003b74 <memchr>
 8003768:	2800      	cmp	r0, #0
 800376a:	d036      	beq.n	80037da <_svfiprintf_r+0x1d2>
 800376c:	4b22      	ldr	r3, [pc, #136]	@ (80037f8 <_svfiprintf_r+0x1f0>)
 800376e:	bb1b      	cbnz	r3, 80037b8 <_svfiprintf_r+0x1b0>
 8003770:	9b03      	ldr	r3, [sp, #12]
 8003772:	3307      	adds	r3, #7
 8003774:	f023 0307 	bic.w	r3, r3, #7
 8003778:	3308      	adds	r3, #8
 800377a:	9303      	str	r3, [sp, #12]
 800377c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800377e:	4433      	add	r3, r6
 8003780:	9309      	str	r3, [sp, #36]	@ 0x24
 8003782:	e76a      	b.n	800365a <_svfiprintf_r+0x52>
 8003784:	460c      	mov	r4, r1
 8003786:	2001      	movs	r0, #1
 8003788:	fb0c 3202 	mla	r2, ip, r2, r3
 800378c:	e7a8      	b.n	80036e0 <_svfiprintf_r+0xd8>
 800378e:	2300      	movs	r3, #0
 8003790:	f04f 0c0a 	mov.w	ip, #10
 8003794:	4619      	mov	r1, r3
 8003796:	3401      	adds	r4, #1
 8003798:	9305      	str	r3, [sp, #20]
 800379a:	4620      	mov	r0, r4
 800379c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80037a0:	3a30      	subs	r2, #48	@ 0x30
 80037a2:	2a09      	cmp	r2, #9
 80037a4:	d903      	bls.n	80037ae <_svfiprintf_r+0x1a6>
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d0c6      	beq.n	8003738 <_svfiprintf_r+0x130>
 80037aa:	9105      	str	r1, [sp, #20]
 80037ac:	e7c4      	b.n	8003738 <_svfiprintf_r+0x130>
 80037ae:	4604      	mov	r4, r0
 80037b0:	2301      	movs	r3, #1
 80037b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80037b6:	e7f0      	b.n	800379a <_svfiprintf_r+0x192>
 80037b8:	ab03      	add	r3, sp, #12
 80037ba:	9300      	str	r3, [sp, #0]
 80037bc:	462a      	mov	r2, r5
 80037be:	4638      	mov	r0, r7
 80037c0:	4b0e      	ldr	r3, [pc, #56]	@ (80037fc <_svfiprintf_r+0x1f4>)
 80037c2:	a904      	add	r1, sp, #16
 80037c4:	f3af 8000 	nop.w
 80037c8:	1c42      	adds	r2, r0, #1
 80037ca:	4606      	mov	r6, r0
 80037cc:	d1d6      	bne.n	800377c <_svfiprintf_r+0x174>
 80037ce:	89ab      	ldrh	r3, [r5, #12]
 80037d0:	065b      	lsls	r3, r3, #25
 80037d2:	f53f af2d 	bmi.w	8003630 <_svfiprintf_r+0x28>
 80037d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80037d8:	e72c      	b.n	8003634 <_svfiprintf_r+0x2c>
 80037da:	ab03      	add	r3, sp, #12
 80037dc:	9300      	str	r3, [sp, #0]
 80037de:	462a      	mov	r2, r5
 80037e0:	4638      	mov	r0, r7
 80037e2:	4b06      	ldr	r3, [pc, #24]	@ (80037fc <_svfiprintf_r+0x1f4>)
 80037e4:	a904      	add	r1, sp, #16
 80037e6:	f000 f87d 	bl	80038e4 <_printf_i>
 80037ea:	e7ed      	b.n	80037c8 <_svfiprintf_r+0x1c0>
 80037ec:	08003cc2 	.word	0x08003cc2
 80037f0:	08003cc8 	.word	0x08003cc8
 80037f4:	08003ccc 	.word	0x08003ccc
 80037f8:	00000000 	.word	0x00000000
 80037fc:	08003551 	.word	0x08003551

08003800 <_printf_common>:
 8003800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003804:	4616      	mov	r6, r2
 8003806:	4698      	mov	r8, r3
 8003808:	688a      	ldr	r2, [r1, #8]
 800380a:	690b      	ldr	r3, [r1, #16]
 800380c:	4607      	mov	r7, r0
 800380e:	4293      	cmp	r3, r2
 8003810:	bfb8      	it	lt
 8003812:	4613      	movlt	r3, r2
 8003814:	6033      	str	r3, [r6, #0]
 8003816:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800381a:	460c      	mov	r4, r1
 800381c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003820:	b10a      	cbz	r2, 8003826 <_printf_common+0x26>
 8003822:	3301      	adds	r3, #1
 8003824:	6033      	str	r3, [r6, #0]
 8003826:	6823      	ldr	r3, [r4, #0]
 8003828:	0699      	lsls	r1, r3, #26
 800382a:	bf42      	ittt	mi
 800382c:	6833      	ldrmi	r3, [r6, #0]
 800382e:	3302      	addmi	r3, #2
 8003830:	6033      	strmi	r3, [r6, #0]
 8003832:	6825      	ldr	r5, [r4, #0]
 8003834:	f015 0506 	ands.w	r5, r5, #6
 8003838:	d106      	bne.n	8003848 <_printf_common+0x48>
 800383a:	f104 0a19 	add.w	sl, r4, #25
 800383e:	68e3      	ldr	r3, [r4, #12]
 8003840:	6832      	ldr	r2, [r6, #0]
 8003842:	1a9b      	subs	r3, r3, r2
 8003844:	42ab      	cmp	r3, r5
 8003846:	dc2b      	bgt.n	80038a0 <_printf_common+0xa0>
 8003848:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800384c:	6822      	ldr	r2, [r4, #0]
 800384e:	3b00      	subs	r3, #0
 8003850:	bf18      	it	ne
 8003852:	2301      	movne	r3, #1
 8003854:	0692      	lsls	r2, r2, #26
 8003856:	d430      	bmi.n	80038ba <_printf_common+0xba>
 8003858:	4641      	mov	r1, r8
 800385a:	4638      	mov	r0, r7
 800385c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003860:	47c8      	blx	r9
 8003862:	3001      	adds	r0, #1
 8003864:	d023      	beq.n	80038ae <_printf_common+0xae>
 8003866:	6823      	ldr	r3, [r4, #0]
 8003868:	6922      	ldr	r2, [r4, #16]
 800386a:	f003 0306 	and.w	r3, r3, #6
 800386e:	2b04      	cmp	r3, #4
 8003870:	bf14      	ite	ne
 8003872:	2500      	movne	r5, #0
 8003874:	6833      	ldreq	r3, [r6, #0]
 8003876:	f04f 0600 	mov.w	r6, #0
 800387a:	bf08      	it	eq
 800387c:	68e5      	ldreq	r5, [r4, #12]
 800387e:	f104 041a 	add.w	r4, r4, #26
 8003882:	bf08      	it	eq
 8003884:	1aed      	subeq	r5, r5, r3
 8003886:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800388a:	bf08      	it	eq
 800388c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003890:	4293      	cmp	r3, r2
 8003892:	bfc4      	itt	gt
 8003894:	1a9b      	subgt	r3, r3, r2
 8003896:	18ed      	addgt	r5, r5, r3
 8003898:	42b5      	cmp	r5, r6
 800389a:	d11a      	bne.n	80038d2 <_printf_common+0xd2>
 800389c:	2000      	movs	r0, #0
 800389e:	e008      	b.n	80038b2 <_printf_common+0xb2>
 80038a0:	2301      	movs	r3, #1
 80038a2:	4652      	mov	r2, sl
 80038a4:	4641      	mov	r1, r8
 80038a6:	4638      	mov	r0, r7
 80038a8:	47c8      	blx	r9
 80038aa:	3001      	adds	r0, #1
 80038ac:	d103      	bne.n	80038b6 <_printf_common+0xb6>
 80038ae:	f04f 30ff 	mov.w	r0, #4294967295
 80038b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038b6:	3501      	adds	r5, #1
 80038b8:	e7c1      	b.n	800383e <_printf_common+0x3e>
 80038ba:	2030      	movs	r0, #48	@ 0x30
 80038bc:	18e1      	adds	r1, r4, r3
 80038be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80038c2:	1c5a      	adds	r2, r3, #1
 80038c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80038c8:	4422      	add	r2, r4
 80038ca:	3302      	adds	r3, #2
 80038cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80038d0:	e7c2      	b.n	8003858 <_printf_common+0x58>
 80038d2:	2301      	movs	r3, #1
 80038d4:	4622      	mov	r2, r4
 80038d6:	4641      	mov	r1, r8
 80038d8:	4638      	mov	r0, r7
 80038da:	47c8      	blx	r9
 80038dc:	3001      	adds	r0, #1
 80038de:	d0e6      	beq.n	80038ae <_printf_common+0xae>
 80038e0:	3601      	adds	r6, #1
 80038e2:	e7d9      	b.n	8003898 <_printf_common+0x98>

080038e4 <_printf_i>:
 80038e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80038e8:	7e0f      	ldrb	r7, [r1, #24]
 80038ea:	4691      	mov	r9, r2
 80038ec:	2f78      	cmp	r7, #120	@ 0x78
 80038ee:	4680      	mov	r8, r0
 80038f0:	460c      	mov	r4, r1
 80038f2:	469a      	mov	sl, r3
 80038f4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80038f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80038fa:	d807      	bhi.n	800390c <_printf_i+0x28>
 80038fc:	2f62      	cmp	r7, #98	@ 0x62
 80038fe:	d80a      	bhi.n	8003916 <_printf_i+0x32>
 8003900:	2f00      	cmp	r7, #0
 8003902:	f000 80d1 	beq.w	8003aa8 <_printf_i+0x1c4>
 8003906:	2f58      	cmp	r7, #88	@ 0x58
 8003908:	f000 80b8 	beq.w	8003a7c <_printf_i+0x198>
 800390c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003910:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003914:	e03a      	b.n	800398c <_printf_i+0xa8>
 8003916:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800391a:	2b15      	cmp	r3, #21
 800391c:	d8f6      	bhi.n	800390c <_printf_i+0x28>
 800391e:	a101      	add	r1, pc, #4	@ (adr r1, 8003924 <_printf_i+0x40>)
 8003920:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003924:	0800397d 	.word	0x0800397d
 8003928:	08003991 	.word	0x08003991
 800392c:	0800390d 	.word	0x0800390d
 8003930:	0800390d 	.word	0x0800390d
 8003934:	0800390d 	.word	0x0800390d
 8003938:	0800390d 	.word	0x0800390d
 800393c:	08003991 	.word	0x08003991
 8003940:	0800390d 	.word	0x0800390d
 8003944:	0800390d 	.word	0x0800390d
 8003948:	0800390d 	.word	0x0800390d
 800394c:	0800390d 	.word	0x0800390d
 8003950:	08003a8f 	.word	0x08003a8f
 8003954:	080039bb 	.word	0x080039bb
 8003958:	08003a49 	.word	0x08003a49
 800395c:	0800390d 	.word	0x0800390d
 8003960:	0800390d 	.word	0x0800390d
 8003964:	08003ab1 	.word	0x08003ab1
 8003968:	0800390d 	.word	0x0800390d
 800396c:	080039bb 	.word	0x080039bb
 8003970:	0800390d 	.word	0x0800390d
 8003974:	0800390d 	.word	0x0800390d
 8003978:	08003a51 	.word	0x08003a51
 800397c:	6833      	ldr	r3, [r6, #0]
 800397e:	1d1a      	adds	r2, r3, #4
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	6032      	str	r2, [r6, #0]
 8003984:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003988:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800398c:	2301      	movs	r3, #1
 800398e:	e09c      	b.n	8003aca <_printf_i+0x1e6>
 8003990:	6833      	ldr	r3, [r6, #0]
 8003992:	6820      	ldr	r0, [r4, #0]
 8003994:	1d19      	adds	r1, r3, #4
 8003996:	6031      	str	r1, [r6, #0]
 8003998:	0606      	lsls	r6, r0, #24
 800399a:	d501      	bpl.n	80039a0 <_printf_i+0xbc>
 800399c:	681d      	ldr	r5, [r3, #0]
 800399e:	e003      	b.n	80039a8 <_printf_i+0xc4>
 80039a0:	0645      	lsls	r5, r0, #25
 80039a2:	d5fb      	bpl.n	800399c <_printf_i+0xb8>
 80039a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80039a8:	2d00      	cmp	r5, #0
 80039aa:	da03      	bge.n	80039b4 <_printf_i+0xd0>
 80039ac:	232d      	movs	r3, #45	@ 0x2d
 80039ae:	426d      	negs	r5, r5
 80039b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80039b4:	230a      	movs	r3, #10
 80039b6:	4858      	ldr	r0, [pc, #352]	@ (8003b18 <_printf_i+0x234>)
 80039b8:	e011      	b.n	80039de <_printf_i+0xfa>
 80039ba:	6821      	ldr	r1, [r4, #0]
 80039bc:	6833      	ldr	r3, [r6, #0]
 80039be:	0608      	lsls	r0, r1, #24
 80039c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80039c4:	d402      	bmi.n	80039cc <_printf_i+0xe8>
 80039c6:	0649      	lsls	r1, r1, #25
 80039c8:	bf48      	it	mi
 80039ca:	b2ad      	uxthmi	r5, r5
 80039cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80039ce:	6033      	str	r3, [r6, #0]
 80039d0:	bf14      	ite	ne
 80039d2:	230a      	movne	r3, #10
 80039d4:	2308      	moveq	r3, #8
 80039d6:	4850      	ldr	r0, [pc, #320]	@ (8003b18 <_printf_i+0x234>)
 80039d8:	2100      	movs	r1, #0
 80039da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80039de:	6866      	ldr	r6, [r4, #4]
 80039e0:	2e00      	cmp	r6, #0
 80039e2:	60a6      	str	r6, [r4, #8]
 80039e4:	db05      	blt.n	80039f2 <_printf_i+0x10e>
 80039e6:	6821      	ldr	r1, [r4, #0]
 80039e8:	432e      	orrs	r6, r5
 80039ea:	f021 0104 	bic.w	r1, r1, #4
 80039ee:	6021      	str	r1, [r4, #0]
 80039f0:	d04b      	beq.n	8003a8a <_printf_i+0x1a6>
 80039f2:	4616      	mov	r6, r2
 80039f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80039f8:	fb03 5711 	mls	r7, r3, r1, r5
 80039fc:	5dc7      	ldrb	r7, [r0, r7]
 80039fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003a02:	462f      	mov	r7, r5
 8003a04:	42bb      	cmp	r3, r7
 8003a06:	460d      	mov	r5, r1
 8003a08:	d9f4      	bls.n	80039f4 <_printf_i+0x110>
 8003a0a:	2b08      	cmp	r3, #8
 8003a0c:	d10b      	bne.n	8003a26 <_printf_i+0x142>
 8003a0e:	6823      	ldr	r3, [r4, #0]
 8003a10:	07df      	lsls	r7, r3, #31
 8003a12:	d508      	bpl.n	8003a26 <_printf_i+0x142>
 8003a14:	6923      	ldr	r3, [r4, #16]
 8003a16:	6861      	ldr	r1, [r4, #4]
 8003a18:	4299      	cmp	r1, r3
 8003a1a:	bfde      	ittt	le
 8003a1c:	2330      	movle	r3, #48	@ 0x30
 8003a1e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003a22:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003a26:	1b92      	subs	r2, r2, r6
 8003a28:	6122      	str	r2, [r4, #16]
 8003a2a:	464b      	mov	r3, r9
 8003a2c:	4621      	mov	r1, r4
 8003a2e:	4640      	mov	r0, r8
 8003a30:	f8cd a000 	str.w	sl, [sp]
 8003a34:	aa03      	add	r2, sp, #12
 8003a36:	f7ff fee3 	bl	8003800 <_printf_common>
 8003a3a:	3001      	adds	r0, #1
 8003a3c:	d14a      	bne.n	8003ad4 <_printf_i+0x1f0>
 8003a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8003a42:	b004      	add	sp, #16
 8003a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a48:	6823      	ldr	r3, [r4, #0]
 8003a4a:	f043 0320 	orr.w	r3, r3, #32
 8003a4e:	6023      	str	r3, [r4, #0]
 8003a50:	2778      	movs	r7, #120	@ 0x78
 8003a52:	4832      	ldr	r0, [pc, #200]	@ (8003b1c <_printf_i+0x238>)
 8003a54:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003a58:	6823      	ldr	r3, [r4, #0]
 8003a5a:	6831      	ldr	r1, [r6, #0]
 8003a5c:	061f      	lsls	r7, r3, #24
 8003a5e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003a62:	d402      	bmi.n	8003a6a <_printf_i+0x186>
 8003a64:	065f      	lsls	r7, r3, #25
 8003a66:	bf48      	it	mi
 8003a68:	b2ad      	uxthmi	r5, r5
 8003a6a:	6031      	str	r1, [r6, #0]
 8003a6c:	07d9      	lsls	r1, r3, #31
 8003a6e:	bf44      	itt	mi
 8003a70:	f043 0320 	orrmi.w	r3, r3, #32
 8003a74:	6023      	strmi	r3, [r4, #0]
 8003a76:	b11d      	cbz	r5, 8003a80 <_printf_i+0x19c>
 8003a78:	2310      	movs	r3, #16
 8003a7a:	e7ad      	b.n	80039d8 <_printf_i+0xf4>
 8003a7c:	4826      	ldr	r0, [pc, #152]	@ (8003b18 <_printf_i+0x234>)
 8003a7e:	e7e9      	b.n	8003a54 <_printf_i+0x170>
 8003a80:	6823      	ldr	r3, [r4, #0]
 8003a82:	f023 0320 	bic.w	r3, r3, #32
 8003a86:	6023      	str	r3, [r4, #0]
 8003a88:	e7f6      	b.n	8003a78 <_printf_i+0x194>
 8003a8a:	4616      	mov	r6, r2
 8003a8c:	e7bd      	b.n	8003a0a <_printf_i+0x126>
 8003a8e:	6833      	ldr	r3, [r6, #0]
 8003a90:	6825      	ldr	r5, [r4, #0]
 8003a92:	1d18      	adds	r0, r3, #4
 8003a94:	6961      	ldr	r1, [r4, #20]
 8003a96:	6030      	str	r0, [r6, #0]
 8003a98:	062e      	lsls	r6, r5, #24
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	d501      	bpl.n	8003aa2 <_printf_i+0x1be>
 8003a9e:	6019      	str	r1, [r3, #0]
 8003aa0:	e002      	b.n	8003aa8 <_printf_i+0x1c4>
 8003aa2:	0668      	lsls	r0, r5, #25
 8003aa4:	d5fb      	bpl.n	8003a9e <_printf_i+0x1ba>
 8003aa6:	8019      	strh	r1, [r3, #0]
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	4616      	mov	r6, r2
 8003aac:	6123      	str	r3, [r4, #16]
 8003aae:	e7bc      	b.n	8003a2a <_printf_i+0x146>
 8003ab0:	6833      	ldr	r3, [r6, #0]
 8003ab2:	2100      	movs	r1, #0
 8003ab4:	1d1a      	adds	r2, r3, #4
 8003ab6:	6032      	str	r2, [r6, #0]
 8003ab8:	681e      	ldr	r6, [r3, #0]
 8003aba:	6862      	ldr	r2, [r4, #4]
 8003abc:	4630      	mov	r0, r6
 8003abe:	f000 f859 	bl	8003b74 <memchr>
 8003ac2:	b108      	cbz	r0, 8003ac8 <_printf_i+0x1e4>
 8003ac4:	1b80      	subs	r0, r0, r6
 8003ac6:	6060      	str	r0, [r4, #4]
 8003ac8:	6863      	ldr	r3, [r4, #4]
 8003aca:	6123      	str	r3, [r4, #16]
 8003acc:	2300      	movs	r3, #0
 8003ace:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ad2:	e7aa      	b.n	8003a2a <_printf_i+0x146>
 8003ad4:	4632      	mov	r2, r6
 8003ad6:	4649      	mov	r1, r9
 8003ad8:	4640      	mov	r0, r8
 8003ada:	6923      	ldr	r3, [r4, #16]
 8003adc:	47d0      	blx	sl
 8003ade:	3001      	adds	r0, #1
 8003ae0:	d0ad      	beq.n	8003a3e <_printf_i+0x15a>
 8003ae2:	6823      	ldr	r3, [r4, #0]
 8003ae4:	079b      	lsls	r3, r3, #30
 8003ae6:	d413      	bmi.n	8003b10 <_printf_i+0x22c>
 8003ae8:	68e0      	ldr	r0, [r4, #12]
 8003aea:	9b03      	ldr	r3, [sp, #12]
 8003aec:	4298      	cmp	r0, r3
 8003aee:	bfb8      	it	lt
 8003af0:	4618      	movlt	r0, r3
 8003af2:	e7a6      	b.n	8003a42 <_printf_i+0x15e>
 8003af4:	2301      	movs	r3, #1
 8003af6:	4632      	mov	r2, r6
 8003af8:	4649      	mov	r1, r9
 8003afa:	4640      	mov	r0, r8
 8003afc:	47d0      	blx	sl
 8003afe:	3001      	adds	r0, #1
 8003b00:	d09d      	beq.n	8003a3e <_printf_i+0x15a>
 8003b02:	3501      	adds	r5, #1
 8003b04:	68e3      	ldr	r3, [r4, #12]
 8003b06:	9903      	ldr	r1, [sp, #12]
 8003b08:	1a5b      	subs	r3, r3, r1
 8003b0a:	42ab      	cmp	r3, r5
 8003b0c:	dcf2      	bgt.n	8003af4 <_printf_i+0x210>
 8003b0e:	e7eb      	b.n	8003ae8 <_printf_i+0x204>
 8003b10:	2500      	movs	r5, #0
 8003b12:	f104 0619 	add.w	r6, r4, #25
 8003b16:	e7f5      	b.n	8003b04 <_printf_i+0x220>
 8003b18:	08003cd3 	.word	0x08003cd3
 8003b1c:	08003ce4 	.word	0x08003ce4

08003b20 <memmove>:
 8003b20:	4288      	cmp	r0, r1
 8003b22:	b510      	push	{r4, lr}
 8003b24:	eb01 0402 	add.w	r4, r1, r2
 8003b28:	d902      	bls.n	8003b30 <memmove+0x10>
 8003b2a:	4284      	cmp	r4, r0
 8003b2c:	4623      	mov	r3, r4
 8003b2e:	d807      	bhi.n	8003b40 <memmove+0x20>
 8003b30:	1e43      	subs	r3, r0, #1
 8003b32:	42a1      	cmp	r1, r4
 8003b34:	d008      	beq.n	8003b48 <memmove+0x28>
 8003b36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003b3e:	e7f8      	b.n	8003b32 <memmove+0x12>
 8003b40:	4601      	mov	r1, r0
 8003b42:	4402      	add	r2, r0
 8003b44:	428a      	cmp	r2, r1
 8003b46:	d100      	bne.n	8003b4a <memmove+0x2a>
 8003b48:	bd10      	pop	{r4, pc}
 8003b4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003b4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003b52:	e7f7      	b.n	8003b44 <memmove+0x24>

08003b54 <_sbrk_r>:
 8003b54:	b538      	push	{r3, r4, r5, lr}
 8003b56:	2300      	movs	r3, #0
 8003b58:	4d05      	ldr	r5, [pc, #20]	@ (8003b70 <_sbrk_r+0x1c>)
 8003b5a:	4604      	mov	r4, r0
 8003b5c:	4608      	mov	r0, r1
 8003b5e:	602b      	str	r3, [r5, #0]
 8003b60:	f7fc fd8a 	bl	8000678 <_sbrk>
 8003b64:	1c43      	adds	r3, r0, #1
 8003b66:	d102      	bne.n	8003b6e <_sbrk_r+0x1a>
 8003b68:	682b      	ldr	r3, [r5, #0]
 8003b6a:	b103      	cbz	r3, 8003b6e <_sbrk_r+0x1a>
 8003b6c:	6023      	str	r3, [r4, #0]
 8003b6e:	bd38      	pop	{r3, r4, r5, pc}
 8003b70:	20001268 	.word	0x20001268

08003b74 <memchr>:
 8003b74:	4603      	mov	r3, r0
 8003b76:	b510      	push	{r4, lr}
 8003b78:	b2c9      	uxtb	r1, r1
 8003b7a:	4402      	add	r2, r0
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	4618      	mov	r0, r3
 8003b80:	d101      	bne.n	8003b86 <memchr+0x12>
 8003b82:	2000      	movs	r0, #0
 8003b84:	e003      	b.n	8003b8e <memchr+0x1a>
 8003b86:	7804      	ldrb	r4, [r0, #0]
 8003b88:	3301      	adds	r3, #1
 8003b8a:	428c      	cmp	r4, r1
 8003b8c:	d1f6      	bne.n	8003b7c <memchr+0x8>
 8003b8e:	bd10      	pop	{r4, pc}

08003b90 <_realloc_r>:
 8003b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b94:	4607      	mov	r7, r0
 8003b96:	4614      	mov	r4, r2
 8003b98:	460d      	mov	r5, r1
 8003b9a:	b921      	cbnz	r1, 8003ba6 <_realloc_r+0x16>
 8003b9c:	4611      	mov	r1, r2
 8003b9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ba2:	f7ff bc49 	b.w	8003438 <_malloc_r>
 8003ba6:	b92a      	cbnz	r2, 8003bb4 <_realloc_r+0x24>
 8003ba8:	f7ff fbdc 	bl	8003364 <_free_r>
 8003bac:	4625      	mov	r5, r4
 8003bae:	4628      	mov	r0, r5
 8003bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003bb4:	f000 f81a 	bl	8003bec <_malloc_usable_size_r>
 8003bb8:	4284      	cmp	r4, r0
 8003bba:	4606      	mov	r6, r0
 8003bbc:	d802      	bhi.n	8003bc4 <_realloc_r+0x34>
 8003bbe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003bc2:	d8f4      	bhi.n	8003bae <_realloc_r+0x1e>
 8003bc4:	4621      	mov	r1, r4
 8003bc6:	4638      	mov	r0, r7
 8003bc8:	f7ff fc36 	bl	8003438 <_malloc_r>
 8003bcc:	4680      	mov	r8, r0
 8003bce:	b908      	cbnz	r0, 8003bd4 <_realloc_r+0x44>
 8003bd0:	4645      	mov	r5, r8
 8003bd2:	e7ec      	b.n	8003bae <_realloc_r+0x1e>
 8003bd4:	42b4      	cmp	r4, r6
 8003bd6:	4622      	mov	r2, r4
 8003bd8:	4629      	mov	r1, r5
 8003bda:	bf28      	it	cs
 8003bdc:	4632      	movcs	r2, r6
 8003bde:	f7ff fbb3 	bl	8003348 <memcpy>
 8003be2:	4629      	mov	r1, r5
 8003be4:	4638      	mov	r0, r7
 8003be6:	f7ff fbbd 	bl	8003364 <_free_r>
 8003bea:	e7f1      	b.n	8003bd0 <_realloc_r+0x40>

08003bec <_malloc_usable_size_r>:
 8003bec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bf0:	1f18      	subs	r0, r3, #4
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	bfbc      	itt	lt
 8003bf6:	580b      	ldrlt	r3, [r1, r0]
 8003bf8:	18c0      	addlt	r0, r0, r3
 8003bfa:	4770      	bx	lr

08003bfc <_init>:
 8003bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bfe:	bf00      	nop
 8003c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c02:	bc08      	pop	{r3}
 8003c04:	469e      	mov	lr, r3
 8003c06:	4770      	bx	lr

08003c08 <_fini>:
 8003c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c0a:	bf00      	nop
 8003c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c0e:	bc08      	pop	{r3}
 8003c10:	469e      	mov	lr, r3
 8003c12:	4770      	bx	lr
