Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr  8 17:48:38 2022
| Host         : Bill-Matebook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  24          
TIMING-20  Warning           Non-clocked latch              42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1904)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6186)
5. checking no_input_delay (9)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1904)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu/cont/ans_reg[7]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: cpu/pc_reg[2]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: cpu/pc_reg[3]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: cpu/pc_reg[4]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: cpu/pc_reg[5]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: cpu/pc_reg[6]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: cpu/pc_reg[7]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: cpu/pc_reg[8]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: cpu/pc_reg[9]/Q (HIGH)

 There are 1536 register/latch pins with no clock driven by root clock pin: pdu/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6186)
---------------------------------------------------
 There are 6186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.663        0.000                      0                   26        0.191        0.000                      0                   26        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.663        0.000                      0                   26        0.191        0.000                      0                   26        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 15.268 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.632     5.580    pdu/clk_IBUF_BUFG
    SLICE_X30Y82         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDCE (Prop_fdce_C_Q)         0.518     6.098 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.639    pdu/cnt_reg_n_1_[1]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.296 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.296    pdu/cnt_reg[0]_i_1_n_1
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.413 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    pdu/cnt_reg[4]_i_1_n_1
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.530 r  pdu/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    pdu/cnt_reg[8]_i_1_n_1
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.647 r  pdu/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.647    pdu/cnt_reg[12]_i_1_n_1
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.970 r  pdu/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.970    pdu/cnt_reg[16]_i_1_n_7
    SLICE_X30Y86         FDCE                                         r  pdu/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    15.268    pdu/clk_IBUF_BUFG
    SLICE_X30Y86         FDCE                                         r  pdu/cnt_reg[17]/C
                         clock pessimism              0.291    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X30Y86         FDCE (Setup_fdce_C_D)        0.109    15.633    pdu/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.671ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 15.268 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.632     5.580    pdu/clk_IBUF_BUFG
    SLICE_X30Y82         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDCE (Prop_fdce_C_Q)         0.518     6.098 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.639    pdu/cnt_reg_n_1_[1]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.296 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.296    pdu/cnt_reg[0]_i_1_n_1
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.413 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    pdu/cnt_reg[4]_i_1_n_1
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.530 r  pdu/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    pdu/cnt_reg[8]_i_1_n_1
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.647 r  pdu/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.647    pdu/cnt_reg[12]_i_1_n_1
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.962 r  pdu/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.962    pdu/cnt_reg[16]_i_1_n_5
    SLICE_X30Y86         FDCE                                         r  pdu/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    15.268    pdu/clk_IBUF_BUFG
    SLICE_X30Y86         FDCE                                         r  pdu/cnt_reg[19]/C
                         clock pessimism              0.291    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X30Y86         FDCE (Setup_fdce_C_D)        0.109    15.633    pdu/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  7.671    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 15.268 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.632     5.580    pdu/clk_IBUF_BUFG
    SLICE_X30Y82         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDCE (Prop_fdce_C_Q)         0.518     6.098 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.639    pdu/cnt_reg_n_1_[1]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.296 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.296    pdu/cnt_reg[0]_i_1_n_1
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.413 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    pdu/cnt_reg[4]_i_1_n_1
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.530 r  pdu/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    pdu/cnt_reg[8]_i_1_n_1
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.647 r  pdu/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.647    pdu/cnt_reg[12]_i_1_n_1
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.886 r  pdu/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.886    pdu/cnt_reg[16]_i_1_n_6
    SLICE_X30Y86         FDCE                                         r  pdu/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    15.268    pdu/clk_IBUF_BUFG
    SLICE_X30Y86         FDCE                                         r  pdu/cnt_reg[18]/C
                         clock pessimism              0.291    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X30Y86         FDCE (Setup_fdce_C_D)        0.109    15.633    pdu/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/clk_cpu_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.608ns (31.599%)  route 1.316ns (68.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 15.268 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.635     5.583    pdu/clk_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     6.039 f  pdu/step_2r_reg/Q
                         net (fo=3, routed)           0.806     6.846    pdu/step_2r
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.152     6.998 r  pdu/clk_cpu_r_i_1/O
                         net (fo=1, routed)           0.510     7.508    pdu/clk_cpu_r_i_1_n_1
    SLICE_X39Y88         FDCE                                         r  pdu/clk_cpu_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    15.268    pdu/clk_IBUF_BUFG
    SLICE_X39Y88         FDCE                                         r  pdu/clk_cpu_r_reg/C
                         clock pessimism              0.291    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X39Y88         FDCE (Setup_fdce_C_D)       -0.255    15.269    pdu/clk_cpu_r_reg
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 15.268 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.632     5.580    pdu/clk_IBUF_BUFG
    SLICE_X30Y82         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDCE (Prop_fdce_C_Q)         0.518     6.098 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.639    pdu/cnt_reg_n_1_[1]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.296 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.296    pdu/cnt_reg[0]_i_1_n_1
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.413 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    pdu/cnt_reg[4]_i_1_n_1
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.530 r  pdu/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    pdu/cnt_reg[8]_i_1_n_1
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.647 r  pdu/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.647    pdu/cnt_reg[12]_i_1_n_1
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.866 r  pdu/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.866    pdu/cnt_reg[16]_i_1_n_8
    SLICE_X30Y86         FDCE                                         r  pdu/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    15.268    pdu/clk_IBUF_BUFG
    SLICE_X30Y86         FDCE                                         r  pdu/cnt_reg[16]/C
                         clock pessimism              0.291    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X30Y86         FDCE (Setup_fdce_C_D)        0.109    15.633    pdu/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.780ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 15.268 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.632     5.580    pdu/clk_IBUF_BUFG
    SLICE_X30Y82         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDCE (Prop_fdce_C_Q)         0.518     6.098 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.639    pdu/cnt_reg_n_1_[1]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.296 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.296    pdu/cnt_reg[0]_i_1_n_1
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.413 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    pdu/cnt_reg[4]_i_1_n_1
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.530 r  pdu/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    pdu/cnt_reg[8]_i_1_n_1
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.853 r  pdu/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.853    pdu/cnt_reg[12]_i_1_n_7
    SLICE_X30Y85         FDCE                                         r  pdu/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    15.268    pdu/clk_IBUF_BUFG
    SLICE_X30Y85         FDCE                                         r  pdu/cnt_reg[13]/C
                         clock pessimism              0.291    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X30Y85         FDCE (Setup_fdce_C_D)        0.109    15.633    pdu/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  7.780    

Slack (MET) :             7.788ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 15.268 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.632     5.580    pdu/clk_IBUF_BUFG
    SLICE_X30Y82         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDCE (Prop_fdce_C_Q)         0.518     6.098 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.639    pdu/cnt_reg_n_1_[1]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.296 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.296    pdu/cnt_reg[0]_i_1_n_1
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.413 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    pdu/cnt_reg[4]_i_1_n_1
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.530 r  pdu/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    pdu/cnt_reg[8]_i_1_n_1
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.845 r  pdu/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.845    pdu/cnt_reg[12]_i_1_n_5
    SLICE_X30Y85         FDCE                                         r  pdu/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    15.268    pdu/clk_IBUF_BUFG
    SLICE_X30Y85         FDCE                                         r  pdu/cnt_reg[15]/C
                         clock pessimism              0.291    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X30Y85         FDCE (Setup_fdce_C_D)        0.109    15.633    pdu/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  7.788    

Slack (MET) :             7.864ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 15.268 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.632     5.580    pdu/clk_IBUF_BUFG
    SLICE_X30Y82         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDCE (Prop_fdce_C_Q)         0.518     6.098 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.639    pdu/cnt_reg_n_1_[1]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.296 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.296    pdu/cnt_reg[0]_i_1_n_1
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.413 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    pdu/cnt_reg[4]_i_1_n_1
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.530 r  pdu/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    pdu/cnt_reg[8]_i_1_n_1
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.769 r  pdu/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.769    pdu/cnt_reg[12]_i_1_n_6
    SLICE_X30Y85         FDCE                                         r  pdu/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    15.268    pdu/clk_IBUF_BUFG
    SLICE_X30Y85         FDCE                                         r  pdu/cnt_reg[14]/C
                         clock pessimism              0.291    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X30Y85         FDCE (Setup_fdce_C_D)        0.109    15.633    pdu/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  7.864    

Slack (MET) :             7.884ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 15.268 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.632     5.580    pdu/clk_IBUF_BUFG
    SLICE_X30Y82         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDCE (Prop_fdce_C_Q)         0.518     6.098 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.639    pdu/cnt_reg_n_1_[1]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.296 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.296    pdu/cnt_reg[0]_i_1_n_1
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.413 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    pdu/cnt_reg[4]_i_1_n_1
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.530 r  pdu/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    pdu/cnt_reg[8]_i_1_n_1
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.749 r  pdu/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.749    pdu/cnt_reg[12]_i_1_n_8
    SLICE_X30Y85         FDCE                                         r  pdu/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    15.268    pdu/clk_IBUF_BUFG
    SLICE_X30Y85         FDCE                                         r  pdu/cnt_reg[12]/C
                         clock pessimism              0.291    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X30Y85         FDCE (Setup_fdce_C_D)        0.109    15.633    pdu/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                  7.884    

Slack (MET) :             7.896ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 15.267 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.632     5.580    pdu/clk_IBUF_BUFG
    SLICE_X30Y82         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDCE (Prop_fdce_C_Q)         0.518     6.098 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.639    pdu/cnt_reg_n_1_[1]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.296 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.296    pdu/cnt_reg[0]_i_1_n_1
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.413 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    pdu/cnt_reg[4]_i_1_n_1
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.736 r  pdu/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.736    pdu/cnt_reg[8]_i_1_n_7
    SLICE_X30Y84         FDCE                                         r  pdu/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.514    15.267    pdu/clk_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  pdu/cnt_reg[9]/C
                         clock pessimism              0.291    15.558    
                         clock uncertainty           -0.035    15.523    
    SLICE_X30Y84         FDCE (Setup_fdce_C_D)        0.109    15.632    pdu/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  7.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.565     1.700    pdu/clk_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  pdu/step_2r_reg/Q
                         net (fo=3, routed)           0.114     1.956    pdu/step_2r
    SLICE_X39Y88         LUT6 (Prop_lut6_I4_O)        0.045     2.001 r  pdu/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.001    pdu/check_r[0]_i_1_n_1
    SLICE_X39Y88         FDCE                                         r  pdu/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.838     2.228    pdu/clk_IBUF_BUFG
    SLICE_X39Y88         FDCE                                         r  pdu/check_r_reg[0]/C
                         clock pessimism             -0.511     1.717    
    SLICE_X39Y88         FDCE (Hold_fdce_C_D)         0.092     1.809    pdu/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/valid_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.719%)  route 0.182ns (56.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.565     1.700    pdu/clk_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.182     2.023    pdu/valid_r
    SLICE_X39Y89         FDRE                                         r  pdu/valid_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.838     2.228    pdu/clk_IBUF_BUFG
    SLICE_X39Y89         FDRE                                         r  pdu/valid_2r_reg/C
                         clock pessimism             -0.511     1.717    
    SLICE_X39Y89         FDRE (Hold_fdre_C_D)         0.070     1.787    pdu/valid_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.567     1.702    pdu/clk_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  pdu/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.164     1.866 r  pdu/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.981    pdu/cnt_reg_n_1_[10]
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.091 r  pdu/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.091    pdu/cnt_reg[8]_i_1_n_6
    SLICE_X30Y84         FDCE                                         r  pdu/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.836     2.226    pdu/clk_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  pdu/cnt_reg[10]/C
                         clock pessimism             -0.524     1.702    
    SLICE_X30Y84         FDCE (Hold_fdce_C_D)         0.134     1.836    pdu/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.567     1.702    pdu/clk_IBUF_BUFG
    SLICE_X30Y85         FDCE                                         r  pdu/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDCE (Prop_fdce_C_Q)         0.164     1.866 r  pdu/cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     1.981    pdu/cnt_reg_n_1_[14]
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.091 r  pdu/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.091    pdu/cnt_reg[12]_i_1_n_6
    SLICE_X30Y85         FDCE                                         r  pdu/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.837     2.227    pdu/clk_IBUF_BUFG
    SLICE_X30Y85         FDCE                                         r  pdu/cnt_reg[14]/C
                         clock pessimism             -0.525     1.702    
    SLICE_X30Y85         FDCE (Hold_fdce_C_D)         0.134     1.836    pdu/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.566     1.701    pdu/clk_IBUF_BUFG
    SLICE_X30Y83         FDCE                                         r  pdu/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDCE (Prop_fdce_C_Q)         0.164     1.865 r  pdu/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.980    pdu/cnt_reg_n_1_[6]
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.090 r  pdu/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.090    pdu/cnt_reg[4]_i_1_n_6
    SLICE_X30Y83         FDCE                                         r  pdu/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.225    pdu/clk_IBUF_BUFG
    SLICE_X30Y83         FDCE                                         r  pdu/cnt_reg[6]/C
                         clock pessimism             -0.524     1.701    
    SLICE_X30Y83         FDCE (Hold_fdce_C_D)         0.134     1.835    pdu/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 pdu/run_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.942%)  route 0.179ns (49.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.565     1.700    pdu/clk_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  pdu/run_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141     1.841 f  pdu/run_r_reg/Q
                         net (fo=3, routed)           0.179     2.020    pdu/run_r
    SLICE_X39Y88         LUT6 (Prop_lut6_I1_O)        0.045     2.065 r  pdu/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.065    pdu/check_r[1]_i_1_n_1
    SLICE_X39Y88         FDCE                                         r  pdu/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.838     2.228    pdu/clk_IBUF_BUFG
    SLICE_X39Y88         FDCE                                         r  pdu/check_r_reg[1]/C
                         clock pessimism             -0.511     1.717    
    SLICE_X39Y88         FDCE (Hold_fdce_C_D)         0.091     1.808    pdu/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pdu/ready_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/ready_r_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.569     1.704    pdu/clk_IBUF_BUFG
    SLICE_X41Y99         FDPE                                         r  pdu/ready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.845 r  pdu/ready_r_reg/Q
                         net (fo=2, routed)           0.168     2.014    cpu/calc/ready_r
    SLICE_X41Y99         LUT6 (Prop_lut6_I5_O)        0.045     2.059 r  cpu/calc/ready_r_i_1/O
                         net (fo=1, routed)           0.000     2.059    pdu/ready_r_reg_0
    SLICE_X41Y99         FDPE                                         r  pdu/ready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.841     2.231    pdu/clk_IBUF_BUFG
    SLICE_X41Y99         FDPE                                         r  pdu/ready_r_reg/C
                         clock pessimism             -0.527     1.704    
    SLICE_X41Y99         FDPE (Hold_fdpe_C_D)         0.091     1.795    pdu/ready_r_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.567     1.702    pdu/clk_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  pdu/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.164     1.866 r  pdu/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.981    pdu/cnt_reg_n_1_[10]
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.127 r  pdu/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.127    pdu/cnt_reg[8]_i_1_n_5
    SLICE_X30Y84         FDCE                                         r  pdu/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.836     2.226    pdu/clk_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  pdu/cnt_reg[11]/C
                         clock pessimism             -0.524     1.702    
    SLICE_X30Y84         FDCE (Hold_fdce_C_D)         0.134     1.836    pdu/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.566     1.701    pdu/clk_IBUF_BUFG
    SLICE_X30Y83         FDCE                                         r  pdu/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDCE (Prop_fdce_C_Q)         0.164     1.865 r  pdu/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.980    pdu/cnt_reg_n_1_[6]
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.126 r  pdu/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.126    pdu/cnt_reg[4]_i_1_n_5
    SLICE_X30Y83         FDCE                                         r  pdu/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.225    pdu/clk_IBUF_BUFG
    SLICE_X30Y83         FDCE                                         r  pdu/cnt_reg[7]/C
                         clock pessimism             -0.524     1.701    
    SLICE_X30Y83         FDCE (Hold_fdce_C_D)         0.134     1.835    pdu/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.567     1.702    pdu/clk_IBUF_BUFG
    SLICE_X30Y85         FDCE                                         r  pdu/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDCE (Prop_fdce_C_Q)         0.164     1.866 r  pdu/cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     1.981    pdu/cnt_reg_n_1_[14]
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.127 r  pdu/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.127    pdu/cnt_reg[12]_i_1_n_5
    SLICE_X30Y85         FDCE                                         r  pdu/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.837     2.227    pdu/clk_IBUF_BUFG
    SLICE_X30Y85         FDCE                                         r  pdu/cnt_reg[15]/C
                         clock pessimism             -0.525     1.702    
    SLICE_X30Y85         FDCE (Hold_fdce_C_D)         0.134     1.836    pdu/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y88    pdu/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y88    pdu/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y88    pdu/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y82    pdu/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y84    pdu/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y84    pdu/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y85    pdu/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y85    pdu/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y85    pdu/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y88    pdu/check_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y88    pdu/check_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y88    pdu/check_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y88    pdu/check_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y88    pdu/clk_cpu_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y88    pdu/clk_cpu_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y82    pdu/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y82    pdu/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y84    pdu/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y84    pdu/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y88    pdu/check_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y88    pdu/check_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y88    pdu/check_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y88    pdu/check_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y88    pdu/clk_cpu_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y88    pdu/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y82    pdu/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y82    pdu/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y84    pdu/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y84    pdu/cnt_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6190 Endpoints
Min Delay          6190 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/regs/data_reg[30][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.400ns  (logic 3.974ns (14.504%)  route 23.426ns (85.496%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=2 LUT6=4 MUXF7=3 RAMD64E=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         4.959    21.453    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/A1
    SLICE_X38Y100        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.306    21.759 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    21.759    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/SPO0
    SLICE_X38Y100        MUXF7 (Prop_muxf7_I0_O)      0.241    22.000 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/F7.SP/O
                         net (fo=1, routed)           0.859    22.859    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3_n_1
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.326    23.185 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.848    24.033    cpu/calc/spo[3]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.326    24.359 r  cpu/calc/data[1][3]_i_2/O
                         net (fo=1, routed)           0.883    25.241    cpu/calc/data_mux[3]
    SLICE_X39Y100        LUT6 (Prop_lut6_I0_O)        0.124    25.365 r  cpu/calc/data[1][3]_i_1/O
                         net (fo=31, routed)          2.034    27.400    cpu/regs/data_reg[1][31]_0[3]
    SLICE_X29Y102        FDRE                                         r  cpu/regs/data_reg[30][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/regs/data_reg[16][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.128ns  (logic 3.974ns (14.649%)  route 23.154ns (85.351%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=2 LUT6=4 MUXF7=3 RAMD64E=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         4.959    21.453    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/A1
    SLICE_X38Y100        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.306    21.759 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    21.759    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/SPO0
    SLICE_X38Y100        MUXF7 (Prop_muxf7_I0_O)      0.241    22.000 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/F7.SP/O
                         net (fo=1, routed)           0.859    22.859    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3_n_1
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.326    23.185 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.848    24.033    cpu/calc/spo[3]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.326    24.359 r  cpu/calc/data[1][3]_i_2/O
                         net (fo=1, routed)           0.883    25.241    cpu/calc/data_mux[3]
    SLICE_X39Y100        LUT6 (Prop_lut6_I0_O)        0.124    25.365 r  cpu/calc/data[1][3]_i_1/O
                         net (fo=31, routed)          1.762    27.128    cpu/regs/data_reg[1][31]_0[3]
    SLICE_X31Y103        FDRE                                         r  cpu/regs/data_reg[16][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/regs/data_reg[8][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.034ns  (logic 3.974ns (14.700%)  route 23.060ns (85.300%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=2 LUT6=4 MUXF7=3 RAMD64E=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         4.959    21.453    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/A1
    SLICE_X38Y100        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.306    21.759 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    21.759    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/SPO0
    SLICE_X38Y100        MUXF7 (Prop_muxf7_I0_O)      0.241    22.000 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/F7.SP/O
                         net (fo=1, routed)           0.859    22.859    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3_n_1
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.326    23.185 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.848    24.033    cpu/calc/spo[3]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.326    24.359 r  cpu/calc/data[1][3]_i_2/O
                         net (fo=1, routed)           0.883    25.241    cpu/calc/data_mux[3]
    SLICE_X39Y100        LUT6 (Prop_lut6_I0_O)        0.124    25.365 r  cpu/calc/data[1][3]_i_1/O
                         net (fo=31, routed)          1.669    27.034    cpu/regs/data_reg[1][31]_0[3]
    SLICE_X28Y102        FDRE                                         r  cpu/regs/data_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/regs/data_reg[20][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.027ns  (logic 3.974ns (14.704%)  route 23.053ns (85.296%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=2 LUT6=4 MUXF7=3 RAMD64E=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         4.959    21.453    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/A1
    SLICE_X38Y100        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.306    21.759 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    21.759    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/SPO0
    SLICE_X38Y100        MUXF7 (Prop_muxf7_I0_O)      0.241    22.000 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/F7.SP/O
                         net (fo=1, routed)           0.859    22.859    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3_n_1
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.326    23.185 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.848    24.033    cpu/calc/spo[3]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.326    24.359 r  cpu/calc/data[1][3]_i_2/O
                         net (fo=1, routed)           0.883    25.241    cpu/calc/data_mux[3]
    SLICE_X39Y100        LUT6 (Prop_lut6_I0_O)        0.124    25.365 r  cpu/calc/data[1][3]_i_1/O
                         net (fo=31, routed)          1.662    27.027    cpu/regs/data_reg[1][31]_0[3]
    SLICE_X29Y103        FDRE                                         r  cpu/regs/data_reg[20][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/regs/data_reg[27][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.010ns  (logic 3.960ns (14.661%)  route 23.050ns (85.339%))
  Logic Levels:           14  (CARRY4=3 FDCE=1 LUT3=2 LUT5=2 LUT6=2 MUXF7=3 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.432 r  cpu/calc/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.432    cpu/calc/_inferred__0/i__carry_n_1
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.546 r  cpu/calc/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.546    cpu/calc/_inferred__0/i__carry__0_n_1
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.768 r  cpu/calc/_inferred__0/i__carry__1/O[0]
                         net (fo=323, routed)         5.097    21.866    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24/A6
    SLICE_X50Y109        MUXF7 (Prop_muxf7_S_O)       0.489    22.355 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24/F7.SP/O
                         net (fo=1, routed)           0.811    23.166    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24_n_1
    SLICE_X48Y109        LUT3 (Prop_lut3_I2_O)        0.298    23.464 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[24]_INST_0/O
                         net (fo=1, routed)           0.642    24.106    cpu/calc/spo[23]
    SLICE_X48Y107        LUT5 (Prop_lut5_I3_O)        0.124    24.230 r  cpu/calc/data[1][24]_i_2/O
                         net (fo=1, routed)           0.158    24.388    cpu/cont/data_reg[1][24]
    SLICE_X48Y107        LUT5 (Prop_lut5_I0_O)        0.124    24.512 r  cpu/cont/data[1][24]_i_1/O
                         net (fo=31, routed)          2.498    27.010    cpu/regs/data_reg[1][31]_0[24]
    SLICE_X59Y107        FDRE                                         r  cpu/regs/data_reg[27][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/regs/data_reg[24][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.938ns  (logic 3.974ns (14.752%)  route 22.964ns (85.248%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=2 LUT6=4 MUXF7=3 RAMD64E=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         4.959    21.453    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/A1
    SLICE_X38Y100        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.306    21.759 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    21.759    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/SPO0
    SLICE_X38Y100        MUXF7 (Prop_muxf7_I0_O)      0.241    22.000 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/F7.SP/O
                         net (fo=1, routed)           0.859    22.859    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3_n_1
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.326    23.185 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.848    24.033    cpu/calc/spo[3]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.326    24.359 r  cpu/calc/data[1][3]_i_2/O
                         net (fo=1, routed)           0.883    25.241    cpu/calc/data_mux[3]
    SLICE_X39Y100        LUT6 (Prop_lut6_I0_O)        0.124    25.365 r  cpu/calc/data[1][3]_i_1/O
                         net (fo=31, routed)          1.573    26.938    cpu/regs/data_reg[1][31]_0[3]
    SLICE_X31Y102        FDRE                                         r  cpu/regs/data_reg[24][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/regs/data_reg[31][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.938ns  (logic 3.974ns (14.752%)  route 22.964ns (85.248%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=2 LUT6=4 MUXF7=3 RAMD64E=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         4.959    21.453    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/A1
    SLICE_X38Y100        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.306    21.759 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    21.759    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/SPO0
    SLICE_X38Y100        MUXF7 (Prop_muxf7_I0_O)      0.241    22.000 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/F7.SP/O
                         net (fo=1, routed)           0.859    22.859    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3_n_1
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.326    23.185 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.848    24.033    cpu/calc/spo[3]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.326    24.359 r  cpu/calc/data[1][3]_i_2/O
                         net (fo=1, routed)           0.883    25.241    cpu/calc/data_mux[3]
    SLICE_X39Y100        LUT6 (Prop_lut6_I0_O)        0.124    25.365 r  cpu/calc/data[1][3]_i_1/O
                         net (fo=31, routed)          1.573    26.938    cpu/regs/data_reg[1][31]_0[3]
    SLICE_X30Y103        FDRE                                         r  cpu/regs/data_reg[31][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/regs/data_reg[21][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.933ns  (logic 3.744ns (13.901%)  route 23.189ns (86.099%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=2 LUT6=4 MUXF7=3 RAMD64E=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         5.260    21.754    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/A1
    SLICE_X38Y96         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.306    22.060 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    22.060    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/SPO0
    SLICE_X38Y96         MUXF7 (Prop_muxf7_I0_O)      0.241    22.301 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/F7.SP/O
                         net (fo=1, routed)           1.084    23.385    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2_n_1
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.298    23.683 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           0.568    24.250    cpu/calc/spo[2]
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.124    24.374 r  cpu/calc/data[1][2]_i_2/O
                         net (fo=1, routed)           0.444    24.818    cpu/calc/data_mux[2]
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.124    24.942 r  cpu/calc/data[1][2]_i_1/O
                         net (fo=31, routed)          1.991    26.933    cpu/regs/data_reg[1][31]_0[2]
    SLICE_X48Y100        FDRE                                         r  cpu/regs/data_reg[21][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/regs/data_reg[19][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.899ns  (logic 3.974ns (14.774%)  route 22.925ns (85.226%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=2 LUT6=4 MUXF7=3 RAMD64E=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         4.959    21.453    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/A1
    SLICE_X38Y100        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.306    21.759 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    21.759    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/SPO0
    SLICE_X38Y100        MUXF7 (Prop_muxf7_I0_O)      0.241    22.000 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3/F7.SP/O
                         net (fo=1, routed)           0.859    22.859    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_3_3_n_1
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.326    23.185 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.848    24.033    cpu/calc/spo[3]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.326    24.359 r  cpu/calc/data[1][3]_i_2/O
                         net (fo=1, routed)           0.883    25.241    cpu/calc/data_mux[3]
    SLICE_X39Y100        LUT6 (Prop_lut6_I0_O)        0.124    25.365 r  cpu/calc/data[1][3]_i_1/O
                         net (fo=31, routed)          1.534    26.899    cpu/regs/data_reg[1][31]_0[3]
    SLICE_X28Y103        FDRE                                         r  cpu/regs/data_reg[19][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/regs/data_reg[19][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.867ns  (logic 3.960ns (14.739%)  route 22.907ns (85.261%))
  Logic Levels:           14  (CARRY4=3 FDCE=1 LUT3=2 LUT5=2 LUT6=2 MUXF7=3 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.432 r  cpu/calc/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.432    cpu/calc/_inferred__0/i__carry_n_1
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.546 r  cpu/calc/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.546    cpu/calc/_inferred__0/i__carry__0_n_1
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.768 r  cpu/calc/_inferred__0/i__carry__1/O[0]
                         net (fo=323, routed)         5.097    21.866    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24/A6
    SLICE_X50Y109        MUXF7 (Prop_muxf7_S_O)       0.489    22.355 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24/F7.SP/O
                         net (fo=1, routed)           0.811    23.166    cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24_n_1
    SLICE_X48Y109        LUT3 (Prop_lut3_I2_O)        0.298    23.464 r  cpu/data/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[24]_INST_0/O
                         net (fo=1, routed)           0.642    24.106    cpu/calc/spo[23]
    SLICE_X48Y107        LUT5 (Prop_lut5_I3_O)        0.124    24.230 r  cpu/calc/data[1][24]_i_2/O
                         net (fo=1, routed)           0.158    24.388    cpu/cont/data_reg[1][24]
    SLICE_X48Y107        LUT5 (Prop_lut5_I0_O)        0.124    24.512 r  cpu/cont/data[1][24]_i_1/O
                         net (fo=31, routed)          2.356    26.867    cpu/regs/data_reg[1][31]_0[24]
    SLICE_X58Y106        FDRE                                         r  cpu/regs/data_reg[19][24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/DP.HIGH/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.129%)  route 0.210ns (59.871%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE                         0.000     0.000 r  cpu/pc_reg[8]/C
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/pc_reg[8]/Q
                         net (fo=324, routed)         0.210     0.351    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/A6
    SLICE_X46Y101        RAMD64E                                      r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/DP.HIGH/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/DP.LOW/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.129%)  route 0.210ns (59.871%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE                         0.000     0.000 r  cpu/pc_reg[8]/C
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/pc_reg[8]/Q
                         net (fo=324, routed)         0.210     0.351    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/A6
    SLICE_X46Y101        RAMD64E                                      r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/DP.LOW/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/SP.HIGH/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.129%)  route 0.210ns (59.871%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE                         0.000     0.000 r  cpu/pc_reg[8]/C
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/pc_reg[8]/Q
                         net (fo=324, routed)         0.210     0.351    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/A6
    SLICE_X46Y101        RAMD64E                                      r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/SP.HIGH/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/SP.LOW/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.129%)  route 0.210ns (59.871%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE                         0.000     0.000 r  cpu/pc_reg[8]/C
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/pc_reg[8]/Q
                         net (fo=324, routed)         0.210     0.351    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/A6
    SLICE_X46Y101        RAMD64E                                      r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/SP.LOW/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[0]/C
    SLICE_X43Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/pc_reg[0]/Q
                         net (fo=4, routed)           0.193     0.334    cpu/calc/pc_reg[0][0]
    SLICE_X43Y101        LUT5 (Prop_lut5_I4_O)        0.045     0.379 r  cpu/calc/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    cpu/calc_n_43
    SLICE_X43Y101        FDCE                                         r  cpu/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/cont/ans_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            cpu/pc_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.203ns (50.801%)  route 0.197ns (49.199%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        LDCE                         0.000     0.000 r  cpu/cont/ans_reg[9]/G
    SLICE_X48Y101        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/cont/ans_reg[9]/Q
                         net (fo=32, routed)          0.197     0.355    cpu/calc/Q[4]
    SLICE_X44Y102        LUT5 (Prop_lut5_I1_O)        0.045     0.400 r  cpu/calc/pc[11]_i_1/O
                         net (fo=1, routed)           0.000     0.400    cpu/calc_n_32
    SLICE_X44Y102        FDCE                                         r  cpu/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/DP.HIGH/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.141ns (34.081%)  route 0.273ns (65.919%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE                         0.000     0.000 r  cpu/pc_reg[7]/C
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/pc_reg[7]/Q
                         net (fo=388, routed)         0.273     0.414    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/A5
    SLICE_X46Y101        RAMD64E                                      r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/DP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/DP.LOW/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.141ns (34.081%)  route 0.273ns (65.919%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE                         0.000     0.000 r  cpu/pc_reg[7]/C
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/pc_reg[7]/Q
                         net (fo=388, routed)         0.273     0.414    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/A5
    SLICE_X46Y101        RAMD64E                                      r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/DP.LOW/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/SP.HIGH/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.141ns (34.081%)  route 0.273ns (65.919%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE                         0.000     0.000 r  cpu/pc_reg[7]/C
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/pc_reg[7]/Q
                         net (fo=388, routed)         0.273     0.414    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/A5
    SLICE_X46Y101        RAMD64E                                      r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/SP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/SP.LOW/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.141ns (34.081%)  route 0.273ns (65.919%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE                         0.000     0.000 r  cpu/pc_reg[7]/C
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/pc_reg[7]/Q
                         net (fo=388, routed)         0.273     0.414    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/A5
    SLICE_X46Y101        RAMD64E                                      r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_13_13/SP.LOW/WADR5
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           170 Endpoints
Min Delay           170 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.305ns  (logic 5.219ns (28.513%)  route 13.086ns (71.487%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.641     5.589    pdu/clk_IBUF_BUFG
    SLICE_X28Y91         FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     6.045 r  pdu/in_r_reg[2]/Q
                         net (fo=258, routed)         5.507    11.553    cpu/regs/dpra[2]
    SLICE_X31Y114        MUXF7 (Prop_muxf7_S_O)       0.276    11.829 r  cpu/regs/d_OBUF[2]_inst_i_37/O
                         net (fo=1, routed)           0.794    12.622    cpu/regs/d_OBUF[2]_inst_i_37_n_1
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.299    12.921 r  cpu/regs/d_OBUF[2]_inst_i_17/O
                         net (fo=1, routed)           1.354    14.276    cpu/regs/d_OBUF[2]_inst_i_17_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I0_O)        0.124    14.400 r  cpu/regs/d_OBUF[2]_inst_i_9/O
                         net (fo=1, routed)           0.000    14.400    cpu/regs/data5[2]
    SLICE_X42Y106        MUXF7 (Prop_muxf7_I1_O)      0.214    14.614 r  cpu/regs/d_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.307    15.920    cpu/regs/d_OBUF[2]_inst_i_3_n_1
    SLICE_X43Y101        LUT6 (Prop_lut6_I1_O)        0.297    16.217 r  cpu/regs/d_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.124    20.341    d_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         3.553    23.895 r  d_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.895    d[2]
    U13                                                               r  d[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.058ns  (logic 5.243ns (29.034%)  route 12.815ns (70.966%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.641     5.589    pdu/clk_IBUF_BUFG
    SLICE_X28Y91         FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     6.045 r  pdu/in_r_reg[2]/Q
                         net (fo=258, routed)         6.267    12.313    cpu/regs/dpra[2]
    SLICE_X53Y93         MUXF7 (Prop_muxf7_S_O)       0.276    12.589 r  cpu/regs/d_OBUF[0]_inst_i_47/O
                         net (fo=1, routed)           0.810    13.398    cpu/regs/d_OBUF[0]_inst_i_47_n_1
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.299    13.697 r  cpu/regs/d_OBUF[0]_inst_i_20/O
                         net (fo=1, routed)           0.799    14.496    cpu/regs/d_OBUF[0]_inst_i_20_n_1
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.620 r  cpu/regs/d_OBUF[0]_inst_i_12/O
                         net (fo=1, routed)           0.000    14.620    cpu/regs/d_OBUF[0]_inst_i_12_n_1
    SLICE_X43Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    14.832 r  cpu/regs/d_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.831    15.663    cpu/regs/d_OBUF[0]_inst_i_5_n_1
    SLICE_X43Y101        LUT6 (Prop_lut6_I5_O)        0.299    15.962 r  cpu/regs/d_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.109    20.071    d_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    23.648 r  d_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.648    d[0]
    T10                                                               r  d[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.928ns  (logic 5.240ns (29.230%)  route 12.688ns (70.770%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.641     5.589    pdu/clk_IBUF_BUFG
    SLICE_X28Y91         FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     6.045 r  pdu/in_r_reg[2]/Q
                         net (fo=258, routed)         5.729    11.774    cpu/regs/dpra[2]
    SLICE_X43Y112        MUXF7 (Prop_muxf7_S_O)       0.276    12.050 r  cpu/regs/d_OBUF[1]_inst_i_24/O
                         net (fo=1, routed)           0.973    13.023    cpu/regs/d_OBUF[1]_inst_i_24_n_1
    SLICE_X47Y114        LUT6 (Prop_lut6_I3_O)        0.299    13.322 r  cpu/regs/d_OBUF[1]_inst_i_14/O
                         net (fo=1, routed)           0.669    13.991    cpu/regs/d_OBUF[1]_inst_i_14_n_1
    SLICE_X47Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.115 r  cpu/regs/d_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000    14.115    cpu/regs/data6[1]
    SLICE_X47Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    14.327 r  cpu/regs/d_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.194    15.521    cpu/regs/d_OBUF[1]_inst_i_2_n_1
    SLICE_X39Y101        LUT6 (Prop_lut6_I0_O)        0.299    15.820 r  cpu/regs/d_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.123    19.943    d_OBUF[1]
    T9                   OBUF (Prop_obuf_I_O)         3.574    23.518 r  d_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.518    d[1]
    T9                                                                r  d[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.825ns  (logic 5.237ns (31.126%)  route 11.588ns (68.874%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.641     5.589    pdu/clk_IBUF_BUFG
    SLICE_X28Y91         FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     6.045 r  pdu/in_r_reg[2]/Q
                         net (fo=258, routed)         5.690    11.736    cpu/regs/dpra[2]
    SLICE_X56Y98         MUXF7 (Prop_muxf7_S_O)       0.292    12.028 r  cpu/regs/d_OBUF[3]_inst_i_41/O
                         net (fo=1, routed)           0.791    12.819    cpu/regs/d_OBUF[3]_inst_i_41_n_1
    SLICE_X52Y98         LUT6 (Prop_lut6_I5_O)        0.297    13.116 r  cpu/regs/d_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.790    13.906    cpu/regs/d_OBUF[3]_inst_i_18_n_1
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.030 r  cpu/regs/d_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    14.030    cpu/regs/data2[3]
    SLICE_X44Y102        MUXF7 (Prop_muxf7_I0_O)      0.212    14.242 r  cpu/regs/d_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.584    14.826    cpu/regs/d_OBUF[3]_inst_i_4_n_1
    SLICE_X43Y101        LUT6 (Prop_lut6_I3_O)        0.299    15.125 r  cpu/regs/d_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.732    18.857    d_OBUF[3]
    T13                  OBUF (Prop_obuf_I_O)         3.557    22.414 r  d_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.414    d[3]
    T13                                                               r  d[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.759ns  (logic 4.344ns (49.596%)  route 4.415ns (50.404%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.641     5.589    pdu/clk_IBUF_BUFG
    SLICE_X28Y91         FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     6.045 r  pdu/in_r_reg[0]/Q
                         net (fo=162, routed)         1.702     7.747    pdu/Q[0]
    SLICE_X39Y98         LUT4 (Prop_lut4_I1_O)        0.152     7.899 r  pdu/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.713    10.612    led_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.736    14.348 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.348    led[0]
    K17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.689ns  (logic 4.118ns (47.392%)  route 4.571ns (52.608%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.636     5.584    pdu/clk_IBUF_BUFG
    SLICE_X39Y88         FDCE                                         r  pdu/check_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDCE (Prop_fdce_C_Q)         0.456     6.040 r  pdu/check_r_reg[1]/Q
                         net (fo=40, routed)          2.175     8.216    pdu/led_OBUF[6]
    SLICE_X29Y95         LUT4 (Prop_lut4_I2_O)        0.124     8.340 r  pdu/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.396    10.736    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    14.273 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.273    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.574ns  (logic 4.117ns (48.021%)  route 4.457ns (51.979%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.636     5.584    pdu/clk_IBUF_BUFG
    SLICE_X39Y88         FDCE                                         r  pdu/check_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDCE (Prop_fdce_C_Q)         0.456     6.040 r  pdu/check_r_reg[1]/Q
                         net (fo=40, routed)          1.861     7.901    pdu/led_OBUF[6]
    SLICE_X31Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.025 r  pdu/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.596    10.621    led_OBUF[4]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.159 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.159    led[4]
    L18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.508ns  (logic 4.116ns (48.382%)  route 4.392ns (51.618%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.636     5.584    pdu/clk_IBUF_BUFG
    SLICE_X39Y88         FDCE                                         r  pdu/check_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDCE (Prop_fdce_C_Q)         0.456     6.040 r  pdu/check_r_reg[1]/Q
                         net (fo=40, routed)          1.859     7.899    pdu/led_OBUF[6]
    SLICE_X31Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.023 r  pdu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.533    10.556    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.536    14.092 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.092    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.406ns  (logic 4.143ns (49.286%)  route 4.263ns (50.714%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.636     5.584    pdu/clk_IBUF_BUFG
    SLICE_X39Y88         FDCE                                         r  pdu/check_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDCE (Prop_fdce_C_Q)         0.456     6.040 f  pdu/check_r_reg[1]/Q
                         net (fo=40, routed)          1.466     7.506    pdu/led_OBUF[6]
    SLICE_X39Y98         LUT3 (Prop_lut3_I2_O)        0.124     7.630 r  pdu/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.797    10.427    led_OBUF[7]
    R13                  OBUF (Prop_obuf_I_O)         3.563    13.990 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.990    led[7]
    R13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.222ns  (logic 4.023ns (48.934%)  route 4.199ns (51.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.636     5.584    pdu/clk_IBUF_BUFG
    SLICE_X39Y88         FDCE                                         r  pdu/check_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDCE (Prop_fdce_C_Q)         0.456     6.040 r  pdu/check_r_reg[1]/Q
                         net (fo=40, routed)          4.199    10.239    led_OBUF[6]
    R12                  OBUF (Prop_obuf_I_O)         3.567    13.807 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.807    led[6]
    R12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regs/data_reg[27][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.300ns  (logic 0.276ns (21.226%)  route 1.024ns (78.774%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.565     1.700    pdu/clk_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.516     2.358    cpu/calc/valid_r
    SLICE_X43Y100        LUT6 (Prop_lut6_I4_O)        0.045     2.403 r  cpu/calc/data[1][0]_i_3/O
                         net (fo=1, routed)           0.265     2.668    cpu/calc/data[1][0]_i_3_n_1
    SLICE_X45Y100        LUT5 (Prop_lut5_I1_O)        0.045     2.713 r  cpu/calc/data[1][0]_i_2/O
                         net (fo=1, routed)           0.050     2.763    cpu/calc/data_mux[0]
    SLICE_X45Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.808 r  cpu/calc/data[1][0]_i_1/O
                         net (fo=31, routed)          0.193     3.001    cpu/regs/data_reg[1][31]_0[0]
    SLICE_X53Y99         FDRE                                         r  cpu/regs/data_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regs/data_reg[27][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.439ns  (logic 0.276ns (19.186%)  route 1.163ns (80.814%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.570     1.705    pdu/clk_IBUF_BUFG
    SLICE_X35Y95         FDRE                                         r  pdu/in_r_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.846 r  pdu/in_r_reg[4]_rep__0/Q
                         net (fo=213, routed)         0.512     2.358    cpu/calc/dpra[4]
    SLICE_X39Y99         LUT6 (Prop_lut6_I2_O)        0.045     2.403 r  cpu/calc/data[1][4]_i_3/O
                         net (fo=1, routed)           0.191     2.594    cpu/calc/data[1][4]_i_3_n_1
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.639 r  cpu/calc/data[1][4]_i_2/O
                         net (fo=1, routed)           0.337     2.976    cpu/calc/data_mux[4]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.045     3.021 r  cpu/calc/data[1][4]_i_1/O
                         net (fo=31, routed)          0.122     3.144    cpu/regs/data_reg[1][31]_0[4]
    SLICE_X35Y100        FDRE                                         r  cpu/regs/data_reg[27][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regs/data_reg[22][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.468ns  (logic 0.276ns (18.800%)  route 1.192ns (81.200%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.565     1.700    pdu/clk_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.516     2.358    cpu/calc/valid_r
    SLICE_X43Y100        LUT6 (Prop_lut6_I4_O)        0.045     2.403 r  cpu/calc/data[1][0]_i_3/O
                         net (fo=1, routed)           0.265     2.668    cpu/calc/data[1][0]_i_3_n_1
    SLICE_X45Y100        LUT5 (Prop_lut5_I1_O)        0.045     2.713 r  cpu/calc/data[1][0]_i_2/O
                         net (fo=1, routed)           0.050     2.763    cpu/calc/data_mux[0]
    SLICE_X45Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.808 r  cpu/calc/data[1][0]_i_1/O
                         net (fo=31, routed)          0.360     3.168    cpu/regs/data_reg[1][31]_0[0]
    SLICE_X49Y95         FDRE                                         r  cpu/regs/data_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regs/data_reg[4][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.510ns  (logic 0.276ns (18.278%)  route 1.234ns (81.722%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.570     1.705    pdu/clk_IBUF_BUFG
    SLICE_X35Y95         FDRE                                         r  pdu/in_r_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.846 r  pdu/in_r_reg[4]_rep__0/Q
                         net (fo=213, routed)         0.512     2.358    cpu/calc/dpra[4]
    SLICE_X39Y99         LUT6 (Prop_lut6_I2_O)        0.045     2.403 r  cpu/calc/data[1][4]_i_3/O
                         net (fo=1, routed)           0.191     2.594    cpu/calc/data[1][4]_i_3_n_1
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.639 r  cpu/calc/data[1][4]_i_2/O
                         net (fo=1, routed)           0.337     2.976    cpu/calc/data_mux[4]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.045     3.021 r  cpu/calc/data[1][4]_i_1/O
                         net (fo=31, routed)          0.194     3.215    cpu/regs/data_reg[1][31]_0[4]
    SLICE_X32Y100        FDRE                                         r  cpu/regs/data_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regs/data_reg[19][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.534ns  (logic 0.276ns (17.990%)  route 1.258ns (82.010%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.565     1.700    pdu/clk_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.516     2.358    cpu/calc/valid_r
    SLICE_X43Y100        LUT6 (Prop_lut6_I4_O)        0.045     2.403 r  cpu/calc/data[1][0]_i_3/O
                         net (fo=1, routed)           0.265     2.668    cpu/calc/data[1][0]_i_3_n_1
    SLICE_X45Y100        LUT5 (Prop_lut5_I1_O)        0.045     2.713 r  cpu/calc/data[1][0]_i_2/O
                         net (fo=1, routed)           0.050     2.763    cpu/calc/data_mux[0]
    SLICE_X45Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.808 r  cpu/calc/data[1][0]_i_1/O
                         net (fo=31, routed)          0.426     3.235    cpu/regs/data_reg[1][31]_0[0]
    SLICE_X52Y95         FDRE                                         r  cpu/regs/data_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regs/data_reg[29][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 0.276ns (18.038%)  route 1.254ns (81.962%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.570     1.705    pdu/clk_IBUF_BUFG
    SLICE_X35Y95         FDRE                                         r  pdu/in_r_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.846 r  pdu/in_r_reg[4]_rep__0/Q
                         net (fo=213, routed)         0.512     2.358    cpu/calc/dpra[4]
    SLICE_X39Y99         LUT6 (Prop_lut6_I2_O)        0.045     2.403 r  cpu/calc/data[1][4]_i_3/O
                         net (fo=1, routed)           0.191     2.594    cpu/calc/data[1][4]_i_3_n_1
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.639 r  cpu/calc/data[1][4]_i_2/O
                         net (fo=1, routed)           0.337     2.976    cpu/calc/data_mux[4]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.045     3.021 r  cpu/calc/data[1][4]_i_1/O
                         net (fo=31, routed)          0.214     3.235    cpu/regs/data_reg[1][31]_0[4]
    SLICE_X33Y99         FDRE                                         r  cpu/regs/data_reg[29][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regs/data_reg[13][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.532ns  (logic 0.276ns (18.012%)  route 1.256ns (81.988%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.570     1.705    pdu/clk_IBUF_BUFG
    SLICE_X35Y95         FDRE                                         r  pdu/in_r_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.846 r  pdu/in_r_reg[4]_rep__0/Q
                         net (fo=213, routed)         0.512     2.358    cpu/calc/dpra[4]
    SLICE_X39Y99         LUT6 (Prop_lut6_I2_O)        0.045     2.403 r  cpu/calc/data[1][4]_i_3/O
                         net (fo=1, routed)           0.191     2.594    cpu/calc/data[1][4]_i_3_n_1
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.639 r  cpu/calc/data[1][4]_i_2/O
                         net (fo=1, routed)           0.337     2.976    cpu/calc/data_mux[4]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.045     3.021 r  cpu/calc/data[1][4]_i_1/O
                         net (fo=31, routed)          0.216     3.238    cpu/regs/data_reg[1][31]_0[4]
    SLICE_X32Y99         FDRE                                         r  cpu/regs/data_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regs/data_reg[18][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.564ns  (logic 0.276ns (17.650%)  route 1.288ns (82.350%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.570     1.705    pdu/clk_IBUF_BUFG
    SLICE_X35Y95         FDRE                                         r  pdu/in_r_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.846 r  pdu/in_r_reg[4]_rep__0/Q
                         net (fo=213, routed)         0.512     2.358    cpu/calc/dpra[4]
    SLICE_X39Y99         LUT6 (Prop_lut6_I2_O)        0.045     2.403 r  cpu/calc/data[1][4]_i_3/O
                         net (fo=1, routed)           0.191     2.594    cpu/calc/data[1][4]_i_3_n_1
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.639 r  cpu/calc/data[1][4]_i_2/O
                         net (fo=1, routed)           0.337     2.976    cpu/calc/data_mux[4]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.045     3.021 r  cpu/calc/data[1][4]_i_1/O
                         net (fo=31, routed)          0.248     3.269    cpu/regs/data_reg[1][31]_0[4]
    SLICE_X30Y100        FDRE                                         r  cpu/regs/data_reg[18][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regs/data_reg[25][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.573ns  (logic 0.276ns (17.546%)  route 1.297ns (82.454%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.570     1.705    pdu/clk_IBUF_BUFG
    SLICE_X35Y95         FDRE                                         r  pdu/in_r_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.846 r  pdu/in_r_reg[4]_rep__0/Q
                         net (fo=213, routed)         0.512     2.358    cpu/calc/dpra[4]
    SLICE_X39Y99         LUT6 (Prop_lut6_I2_O)        0.045     2.403 r  cpu/calc/data[1][4]_i_3/O
                         net (fo=1, routed)           0.191     2.594    cpu/calc/data[1][4]_i_3_n_1
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.639 r  cpu/calc/data[1][4]_i_2/O
                         net (fo=1, routed)           0.337     2.976    cpu/calc/data_mux[4]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.045     3.021 r  cpu/calc/data[1][4]_i_1/O
                         net (fo=31, routed)          0.257     3.278    cpu/regs/data_reg[1][31]_0[4]
    SLICE_X30Y99         FDRE                                         r  cpu/regs/data_reg[25][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regs/data_reg[30][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.583ns  (logic 0.276ns (17.439%)  route 1.307ns (82.561%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.570     1.705    pdu/clk_IBUF_BUFG
    SLICE_X35Y95         FDRE                                         r  pdu/in_r_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.846 r  pdu/in_r_reg[4]_rep__0/Q
                         net (fo=213, routed)         0.512     2.358    cpu/calc/dpra[4]
    SLICE_X39Y99         LUT6 (Prop_lut6_I2_O)        0.045     2.403 r  cpu/calc/data[1][4]_i_3/O
                         net (fo=1, routed)           0.191     2.594    cpu/calc/data[1][4]_i_3_n_1
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.639 r  cpu/calc/data[1][4]_i_2/O
                         net (fo=1, routed)           0.337     2.976    cpu/calc/data_mux[4]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.045     3.021 r  cpu/calc/data[1][4]_i_1/O
                         net (fo=31, routed)          0.267     3.288    cpu/regs/data_reg[1][31]_0[4]
    SLICE_X32Y101        FDRE                                         r  cpu/regs/data_reg[30][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[18]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.993ns  (logic 2.957ns (12.325%)  route 21.036ns (87.675%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         5.313    21.807    cpu/calc/O[1]
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.306    22.113 r  cpu/calc/out1_r[31]_i_1/O
                         net (fo=32, routed)          1.879    23.993    pdu/out1_r_reg[31]_1[0]
    SLICE_X43Y106        FDPE                                         r  pdu/out1_r_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.499     5.251    pdu/clk_IBUF_BUFG
    SLICE_X43Y106        FDPE                                         r  pdu/out1_r_reg[18]/C

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.993ns  (logic 2.957ns (12.325%)  route 21.036ns (87.675%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         5.313    21.807    cpu/calc/O[1]
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.306    22.113 r  cpu/calc/out1_r[31]_i_1/O
                         net (fo=32, routed)          1.879    23.993    pdu/out1_r_reg[31]_1[0]
    SLICE_X43Y106        FDCE                                         r  pdu/out1_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.499     5.251    pdu/clk_IBUF_BUFG
    SLICE_X43Y106        FDCE                                         r  pdu/out1_r_reg[22]/C

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.805ns  (logic 2.957ns (12.422%)  route 20.848ns (87.578%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         5.313    21.807    cpu/calc/O[1]
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.306    22.113 r  cpu/calc/out1_r[31]_i_1/O
                         net (fo=32, routed)          1.691    23.805    pdu/out1_r_reg[31]_1[0]
    SLICE_X47Y109        FDCE                                         r  pdu/out1_r_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.495     5.247    pdu/clk_IBUF_BUFG
    SLICE_X47Y109        FDCE                                         r  pdu/out1_r_reg[24]/C

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[25]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.805ns  (logic 2.957ns (12.422%)  route 20.848ns (87.578%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         5.313    21.807    cpu/calc/O[1]
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.306    22.113 r  cpu/calc/out1_r[31]_i_1/O
                         net (fo=32, routed)          1.691    23.805    pdu/out1_r_reg[31]_1[0]
    SLICE_X47Y109        FDPE                                         r  pdu/out1_r_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.495     5.247    pdu/clk_IBUF_BUFG
    SLICE_X47Y109        FDPE                                         r  pdu/out1_r_reg[25]/C

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.805ns  (logic 2.957ns (12.422%)  route 20.848ns (87.578%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         5.313    21.807    cpu/calc/O[1]
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.306    22.113 r  cpu/calc/out1_r[31]_i_1/O
                         net (fo=32, routed)          1.691    23.805    pdu/out1_r_reg[31]_1[0]
    SLICE_X47Y109        FDCE                                         r  pdu/out1_r_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.495     5.247    pdu/clk_IBUF_BUFG
    SLICE_X47Y109        FDCE                                         r  pdu/out1_r_reg[29]/C

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.712ns  (logic 2.957ns (12.470%)  route 20.755ns (87.530%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         5.313    21.807    cpu/calc/O[1]
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.306    22.113 r  cpu/calc/out1_r[31]_i_1/O
                         net (fo=32, routed)          1.599    23.712    pdu/out1_r_reg[31]_1[0]
    SLICE_X43Y104        FDCE                                         r  pdu/out1_r_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.499     5.251    pdu/clk_IBUF_BUFG
    SLICE_X43Y104        FDCE                                         r  pdu/out1_r_reg[15]/C

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.665ns  (logic 2.957ns (12.495%)  route 20.708ns (87.505%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         5.313    21.807    cpu/calc/O[1]
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.306    22.113 r  cpu/calc/out1_r[31]_i_1/O
                         net (fo=32, routed)          1.552    23.665    pdu/out1_r_reg[31]_1[0]
    SLICE_X47Y110        FDCE                                         r  pdu/out1_r_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.495     5.247    pdu/clk_IBUF_BUFG
    SLICE_X47Y110        FDCE                                         r  pdu/out1_r_reg[27]/C

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[28]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.665ns  (logic 2.957ns (12.495%)  route 20.708ns (87.505%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         5.313    21.807    cpu/calc/O[1]
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.306    22.113 r  cpu/calc/out1_r[31]_i_1/O
                         net (fo=32, routed)          1.552    23.665    pdu/out1_r_reg[31]_1[0]
    SLICE_X47Y110        FDPE                                         r  pdu/out1_r_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.495     5.247    pdu/clk_IBUF_BUFG
    SLICE_X47Y110        FDPE                                         r  pdu/out1_r_reg[28]/C

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.647ns  (logic 2.957ns (12.505%)  route 20.690ns (87.495%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         5.313    21.807    cpu/calc/O[1]
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.306    22.113 r  cpu/calc/out1_r[31]_i_1/O
                         net (fo=32, routed)          1.533    23.647    pdu/out1_r_reg[31]_1[0]
    SLICE_X43Y109        FDCE                                         r  pdu/out1_r_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.497     5.249    pdu/clk_IBUF_BUFG
    SLICE_X43Y109        FDCE                                         r  pdu/out1_r_reg[26]/C

Slack:                    inf
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.553ns  (logic 2.957ns (12.555%)  route 20.596ns (87.445%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  cpu/pc_reg[2]/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/pc_reg[2]/Q
                         net (fo=389, routed)         4.682     5.138    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X30Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.262 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000     5.262    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X30Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     5.503 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.802     6.304    cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.326     6.630 r  cpu/text/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=257, routed)         6.725    13.355    cpu/regs/spo[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.326    13.681 r  cpu/regs/i__carry_i_25/O
                         net (fo=1, routed)           0.000    13.681    cpu/regs/i__carry_i_25_n_1
    SLICE_X53Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    13.919 r  cpu/regs/i__carry_i_11/O
                         net (fo=1, routed)           0.783    14.702    cpu/regs/i__carry_i_11_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.298    15.000 r  cpu/regs/i__carry_i_1/O
                         net (fo=1, routed)           0.853    15.852    cpu/calc/reg_rd1[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    16.494 r  cpu/calc/_inferred__0/i__carry/O[3]
                         net (fo=395, routed)         5.313    21.807    cpu/calc/O[1]
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.306    22.113 r  cpu/calc/out1_r[31]_i_1/O
                         net (fo=32, routed)          1.440    23.553    pdu/out1_r_reg[31]_1[0]
    SLICE_X44Y103        FDPE                                         r  pdu/out1_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.499     5.251    pdu/clk_IBUF_BUFG
    SLICE_X44Y103        FDPE                                         r  pdu/out1_r_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/cont/ans_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            pdu/ready_r_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.203ns (30.861%)  route 0.455ns (69.139%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        LDCE                         0.000     0.000 r  cpu/cont/ans_reg[3]/G
    SLICE_X47Y101        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/cont/ans_reg[3]/Q
                         net (fo=3, routed)           0.455     0.613    cpu/calc/Q[0]
    SLICE_X41Y99         LUT6 (Prop_lut6_I1_O)        0.045     0.658 r  cpu/calc/ready_r_i_1/O
                         net (fo=1, routed)           0.000     0.658    pdu/ready_r_reg_0
    SLICE_X41Y99         FDPE                                         r  pdu/ready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.841     2.231    pdu/clk_IBUF_BUFG
    SLICE_X41Y99         FDPE                                         r  pdu/ready_r_reg/C

Slack:                    inf
  Source:                 cpu/regs/data_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/out1_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.365ns (46.353%)  route 0.422ns (53.647%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE                         0.000     0.000 r  cpu/regs/data_reg[1][3]/C
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/regs/data_reg[1][3]/Q
                         net (fo=3, routed)           0.077     0.218    cpu/regs/data_reg[1][3]
    SLICE_X37Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.263 r  cpu/regs/mem_text_i_388/O
                         net (fo=1, routed)           0.000     0.263    cpu/regs/mem_text_i_388_n_1
    SLICE_X37Y101        MUXF7 (Prop_muxf7_I0_O)      0.071     0.334 r  cpu/regs/mem_text_i_147/O
                         net (fo=1, routed)           0.156     0.490    cpu/regs/mem_text_i_147_n_1
    SLICE_X36Y102        LUT6 (Prop_lut6_I1_O)        0.108     0.598 r  cpu/regs/mem_text_i_29/O
                         net (fo=11, routed)          0.189     0.787    pdu/D[3]
    SLICE_X41Y101        FDPE                                         r  pdu/out1_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.225    pdu/clk_IBUF_BUFG
    SLICE_X41Y101        FDPE                                         r  pdu/out1_r_reg[3]/C

Slack:                    inf
  Source:                 cpu/regs/data_reg[26][27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/out1_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.365ns (43.922%)  route 0.466ns (56.078%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE                         0.000     0.000 r  cpu/regs/data_reg[26][27]/C
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/regs/data_reg[26][27]/Q
                         net (fo=3, routed)           0.160     0.301    cpu/regs/data_reg[26][27]
    SLICE_X47Y113        LUT6 (Prop_lut6_I0_O)        0.045     0.346 r  cpu/regs/mem_text_i_198/O
                         net (fo=1, routed)           0.000     0.346    cpu/regs/mem_text_i_198_n_1
    SLICE_X47Y113        MUXF7 (Prop_muxf7_I0_O)      0.071     0.417 r  cpu/regs/mem_text_i_52/O
                         net (fo=1, routed)           0.129     0.546    cpu/regs/mem_text_i_52_n_1
    SLICE_X49Y112        LUT6 (Prop_lut6_I3_O)        0.108     0.654 r  cpu/regs/mem_text_i_5/O
                         net (fo=10, routed)          0.177     0.831    pdu/D[27]
    SLICE_X47Y110        FDCE                                         r  pdu/out1_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.829     2.219    pdu/clk_IBUF_BUFG
    SLICE_X47Y110        FDCE                                         r  pdu/out1_r_reg[27]/C

Slack:                    inf
  Source:                 cpu/regs/data_reg[9][17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/out1_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.365ns (43.487%)  route 0.474ns (56.513%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDRE                         0.000     0.000 r  cpu/regs/data_reg[9][17]/C
    SLICE_X36Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/regs/data_reg[9][17]/Q
                         net (fo=3, routed)           0.119     0.260    cpu/regs/data_reg[9][17]
    SLICE_X35Y106        LUT6 (Prop_lut6_I1_O)        0.045     0.305 r  cpu/regs/mem_text_i_276/O
                         net (fo=1, routed)           0.000     0.305    cpu/regs/mem_text_i_276_n_1
    SLICE_X35Y106        MUXF7 (Prop_muxf7_I0_O)      0.071     0.376 r  cpu/regs/mem_text_i_91/O
                         net (fo=1, routed)           0.113     0.489    cpu/regs/mem_text_i_91_n_1
    SLICE_X33Y106        LUT6 (Prop_lut6_I1_O)        0.108     0.597 r  cpu/regs/mem_text_i_15/O
                         net (fo=10, routed)          0.242     0.839    pdu/D[17]
    SLICE_X37Y107        FDCE                                         r  pdu/out1_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.834     2.224    pdu/clk_IBUF_BUFG
    SLICE_X37Y107        FDCE                                         r  pdu/out1_r_reg[17]/C

Slack:                    inf
  Source:                 cpu/regs/data_reg[10][21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/out1_r_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.365ns (43.164%)  route 0.481ns (56.837%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE                         0.000     0.000 r  cpu/regs/data_reg[10][21]/C
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/regs/data_reg[10][21]/Q
                         net (fo=3, routed)           0.097     0.238    cpu/regs/data_reg[10][21]
    SLICE_X33Y109        LUT6 (Prop_lut6_I1_O)        0.045     0.283 r  cpu/regs/mem_text_i_246/O
                         net (fo=1, routed)           0.000     0.283    cpu/regs/mem_text_i_246_n_1
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I0_O)      0.071     0.354 r  cpu/regs/mem_text_i_76/O
                         net (fo=1, routed)           0.143     0.497    cpu/regs/mem_text_i_76_n_1
    SLICE_X33Y110        LUT6 (Prop_lut6_I3_O)        0.108     0.605 r  cpu/regs/mem_text_i_11/O
                         net (fo=10, routed)          0.241     0.846    pdu/D[21]
    SLICE_X37Y107        FDPE                                         r  pdu/out1_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.834     2.224    pdu/clk_IBUF_BUFG
    SLICE_X37Y107        FDPE                                         r  pdu/out1_r_reg[21]/C

Slack:                    inf
  Source:                 cpu/regs/data_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/out0_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.365ns (42.655%)  route 0.491ns (57.345%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE                         0.000     0.000 r  cpu/regs/data_reg[1][3]/C
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/regs/data_reg[1][3]/Q
                         net (fo=3, routed)           0.077     0.218    cpu/regs/data_reg[1][3]
    SLICE_X37Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.263 r  cpu/regs/mem_text_i_388/O
                         net (fo=1, routed)           0.000     0.263    cpu/regs/mem_text_i_388_n_1
    SLICE_X37Y101        MUXF7 (Prop_muxf7_I0_O)      0.071     0.334 r  cpu/regs/mem_text_i_147/O
                         net (fo=1, routed)           0.156     0.490    cpu/regs/mem_text_i_147_n_1
    SLICE_X36Y102        LUT6 (Prop_lut6_I1_O)        0.108     0.598 r  cpu/regs/mem_text_i_29/O
                         net (fo=11, routed)          0.257     0.856    pdu/D[3]
    SLICE_X39Y98         FDPE                                         r  pdu/out0_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.841     2.231    pdu/clk_IBUF_BUFG
    SLICE_X39Y98         FDPE                                         r  pdu/out0_r_reg[3]/C

Slack:                    inf
  Source:                 cpu/regs/data_reg[24][16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/out1_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.379ns (43.192%)  route 0.498ns (56.808%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE                         0.000     0.000 r  cpu/regs/data_reg[24][16]/C
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cpu/regs/data_reg[24][16]/Q
                         net (fo=3, routed)           0.130     0.294    cpu/regs/data_reg[24][16]
    SLICE_X55Y104        LUT5 (Prop_lut5_I0_O)        0.045     0.339 r  cpu/regs/mem_text_i_288/O
                         net (fo=1, routed)           0.000     0.339    cpu/regs/mem_text_i_288_n_1
    SLICE_X55Y104        MUXF7 (Prop_muxf7_I0_O)      0.062     0.401 r  cpu/regs/mem_text_i_97/O
                         net (fo=1, routed)           0.107     0.508    cpu/regs/mem_text_i_97_n_1
    SLICE_X52Y105        LUT6 (Prop_lut6_I5_O)        0.108     0.616 r  cpu/regs/mem_text_i_16/O
                         net (fo=10, routed)          0.261     0.877    pdu/D[16]
    SLICE_X44Y106        FDCE                                         r  pdu/out1_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.831     2.222    pdu/clk_IBUF_BUFG
    SLICE_X44Y106        FDCE                                         r  pdu/out1_r_reg[16]/C

Slack:                    inf
  Source:                 cpu/regs/data_reg[29][31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/out1_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.391ns (44.522%)  route 0.487ns (55.478%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y112        FDRE                         0.000     0.000 r  cpu/regs/data_reg[29][31]/C
    SLICE_X34Y112        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cpu/regs/data_reg[29][31]/Q
                         net (fo=3, routed)           0.072     0.236    cpu/regs/data_reg[29][31]
    SLICE_X35Y112        LUT6 (Prop_lut6_I0_O)        0.045     0.281 r  cpu/regs/mem_text_i_165/O
                         net (fo=1, routed)           0.000     0.281    cpu/regs/mem_text_i_165_n_1
    SLICE_X35Y112        MUXF7 (Prop_muxf7_I1_O)      0.074     0.355 r  cpu/regs/mem_text_i_35/O
                         net (fo=1, routed)           0.207     0.562    cpu/regs/mem_text_i_35_n_1
    SLICE_X36Y111        LUT6 (Prop_lut6_I1_O)        0.108     0.670 r  cpu/regs/mem_text_i_1/O
                         net (fo=10, routed)          0.208     0.878    pdu/D[31]
    SLICE_X43Y110        FDCE                                         r  pdu/out1_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.830     2.220    pdu/clk_IBUF_BUFG
    SLICE_X43Y110        FDCE                                         r  pdu/out1_r_reg[31]/C

Slack:                    inf
  Source:                 cpu/regs/data_reg[20][23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/out1_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.358ns (39.805%)  route 0.541ns (60.195%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE                         0.000     0.000 r  cpu/regs/data_reg[20][23]/C
    SLICE_X41Y114        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/regs/data_reg[20][23]/Q
                         net (fo=3, routed)           0.112     0.253    cpu/regs/data_reg[20][23]
    SLICE_X38Y113        LUT6 (Prop_lut6_I3_O)        0.045     0.298 r  cpu/regs/mem_text_i_233/O
                         net (fo=1, routed)           0.000     0.298    cpu/regs/mem_text_i_233_n_1
    SLICE_X38Y113        MUXF7 (Prop_muxf7_I1_O)      0.064     0.362 r  cpu/regs/mem_text_i_69/O
                         net (fo=1, routed)           0.208     0.570    cpu/regs/mem_text_i_69_n_1
    SLICE_X44Y113        LUT6 (Prop_lut6_I5_O)        0.108     0.678 r  cpu/regs/mem_text_i_9/O
                         net (fo=10, routed)          0.221     0.899    pdu/D[23]
    SLICE_X44Y106        FDCE                                         r  pdu/out1_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.831     2.222    pdu/clk_IBUF_BUFG
    SLICE_X44Y106        FDCE                                         r  pdu/out1_r_reg[23]/C

Slack:                    inf
  Source:                 cpu/regs/data_reg[29][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/out1_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.358ns (39.406%)  route 0.550ns (60.594%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE                         0.000     0.000 r  cpu/regs/data_reg[29][0]/C
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/regs/data_reg[29][0]/Q
                         net (fo=3, routed)           0.099     0.240    cpu/regs/data_reg[29][0]
    SLICE_X54Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.285 r  cpu/regs/mem_text_i_413/O
                         net (fo=1, routed)           0.000     0.285    cpu/regs/mem_text_i_413_n_1
    SLICE_X54Y93         MUXF7 (Prop_muxf7_I1_O)      0.064     0.349 r  cpu/regs/mem_text_i_159/O
                         net (fo=1, routed)           0.118     0.467    cpu/regs/mem_text_i_159_n_1
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.108     0.575 r  cpu/regs/mem_text_i_32/O
                         net (fo=12, routed)          0.333     0.908    pdu/D[0]
    SLICE_X44Y100        FDCE                                         r  pdu/out1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     2.223    pdu/clk_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  pdu/out1_r_reg[0]/C





