--- SaxonSoc/ext/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/sdr/BmbSdramCtrl.scala	2021-02-23 01:02:23.052241029 -0800
+++ SaxonSoc/ext/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/sdr/BmbSdramCtrlCopy.scala	2021-02-23 01:02:16.729000000 -0800
@@ -6,17 +6,12 @@
 import spinal.lib.memory.sdram.SdramLayout
 
 object BmbSdramCtrl{
-//  def bmbCapabilities(layout : SdramLayout) = BmbParameter(
-//    addressWidth  = layout.byteAddressWidth,
-//    dataWidth     = layout.dataWidth,
-//    lengthWidth   = log2Up(layout.dataWidth/8),
-//    sourceWidth   = Int.MaxValue,
-//    contextWidth  = Int.MaxValue,
-//    canRead       = true,
-//    canWrite      = true,
-//    alignment = BmbParameter.BurstAlignement.LENGTH,
-//    maximumPendingTransactionPerId = Int.MaxValue
-//  )
+  def busCapabilities(layout : SdramLayout) = BmbAccessCapabilities(
+    addressWidth    = layout.byteAddressWidth,
+    dataWidth       = layout.dataWidth,
+    lengthWidthMax  = log2Up(layout.dataWidth/8),
+    alignment       = BmbParameter.BurstAlignement.LENGTH
+  )
 }
 
 
