#Build: Fabric Compiler 2021.4-SP1.2, Build 96435, May 30 04:40 2022
#Install: E:\PDS_2021.4-SP1.2\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-HFJ50FN
Generated by Fabric Compiler (version 2021.4-SP1.2 build 96435) at Tue Oct 25 10:09:38 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ip_pll.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj} C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/rtl/ip_pll.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/rtl/ip_pll.v
I: Verilog-0002: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/rtl/ip_pll.v(line number: 22)] Analyzing module ip_pll (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj} C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/rtl/ip_pll.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj} C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 20)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj} C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "ip_pll" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.562s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/rtl/ip_pll.v(line number: 22)] Elaborating module ip_pll
I: Verilog-0004: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/rtl/ip_pll.v(line number: 35)] Elaborating instance u_pll_clk
I: Verilog-0003: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 20)] Elaborating module pll_clk
I: Verilog-0004: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 249)] Elaborating instance u_pll_e1
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 142)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 148)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.005s wall, 0.000s user + 0.016s system = 0.016s CPU (341.4%)

Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 0.766 sec
Action compile: Process CPU time elapsed is 0.766 sec
Current time: Tue Oct 25 10:09:39 2022
Action compile: Peak memory pool usage is 99,598,336 bytes
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ip_pll.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ip_pll.fdc(line number: 13)] | Port clk_25m has been placed at location G4, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ip_pll.fdc(line number: 20)] | Port clk_25m_75 has been placed at location C2, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ip_pll.fdc(line number: 27)] | Port clk_50m has been placed at location C1, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ip_pll.fdc(line number: 34)] | Port clk_100m has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ip_pll.fdc(line number: 41)] | Port clk_100m_180deg has been placed at location A2, whose type is share pin.
W: ConstraintEditor-4019: Port 'locked' unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.003s wall, 0.016s user + 0.000s system = 0.016s CPU (617.0%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (394.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_PLL_E1                    1 use

I/O ports: 8
GTP_INBUF                   2 uses
GTP_OUTBUF                  6 uses

Mapping Summary:
Total LUTs: 1 of 17536 (0.01%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 1
Total Registers: 0 of 26304 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 8 of 240 (3.33%)

Design 'ip_pll' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_pll_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_25m_75' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m_180deg' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'locked' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 3.000 sec
Action synthesize: CPU time elapsed is 1.984 sec
Action synthesize: Process CPU time elapsed is 1.984 sec
Current time: Tue Oct 25 10:09:41 2022
Action synthesize: Peak memory pool usage is 198,995,968 bytes
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Flattening design 'ip_pll'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 0        | 26304         | 0                   
| LUT                   | 1        | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 8        | 240           | 4                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 0        | 20            | 0                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'ip_pll' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/device_map/ip_pll.pcf has been covered.
Action dev_map: Real time elapsed is 3.000 sec
Action dev_map: CPU time elapsed is 2.344 sec
Action dev_map: Process CPU time elapsed is 2.344 sec
Current time: Tue Oct 25 10:09:44 2022
Action dev_map: Peak memory pool usage is 199,270,400 bytes
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/testparam.txt cannot open.
Building architecture floorplan logic view.
Executing : apply_constraint -f C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/device_map/ip_pll.pcf
Constraint check start.
Executing : def_port clk_25m -LOC G4 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW -BUS_KEEPER NONE
C: ConstraintEditor-2002: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/device_map/ip_pll.pcf(line number: 3)] | Port clk_25m has been placed at location G4, whose type is share pin.
Executing : def_port clk_25m -LOC G4 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW -BUS_KEEPER NONE successfully.
Executing : def_port clk_25m_75 -LOC C2 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 -SLEW SLOW -BUS_KEEPER NONE
C: ConstraintEditor-2002: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/device_map/ip_pll.pcf(line number: 4)] | Port clk_25m_75 has been placed at location C2, whose type is share pin.
Executing : def_port clk_25m_75 -LOC C2 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 -SLEW SLOW -BUS_KEEPER NONE successfully.
Executing : def_port clk_50m -LOC C1 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW -BUS_KEEPER NONE
C: ConstraintEditor-2002: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/device_map/ip_pll.pcf(line number: 5)] | Port clk_50m has been placed at location C1, whose type is share pin.
Executing : def_port clk_50m -LOC C1 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW -BUS_KEEPER NONE successfully.
Executing : def_port clk_100m -LOC A1 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW -BUS_KEEPER NONE
C: ConstraintEditor-2002: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/device_map/ip_pll.pcf(line number: 6)] | Port clk_100m has been placed at location A1, whose type is share pin.
Executing : def_port clk_100m -LOC A1 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW -BUS_KEEPER NONE successfully.
Executing : def_port clk_100m_180deg -LOC A2 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW -BUS_KEEPER NONE
C: ConstraintEditor-2002: [C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/device_map/ip_pll.pcf(line number: 7)] | Port clk_100m_180deg has been placed at location A2, whose type is share pin.
Executing : def_port clk_100m_180deg -LOC A2 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW -BUS_KEEPER NONE successfully.
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -BUS_KEEPER NONE
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -BUS_KEEPER NONE successfully.
Executing : def_port sys_rst_n -LOC G5 -VCCIO 1.5 -IOSTANDARD LVCMOS15 -BUS_KEEPER NONE
Executing : def_port sys_rst_n -LOC G5 -VCCIO 1.5 -IOSTANDARD LVCMOS15 -BUS_KEEPER NONE successfully.
W: ConstraintEditor-4019: Port 'locked' unspecified I/O constraint.
Constraint check end.
Executing : apply_constraint -f C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/device_map/ip_pll.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

I: Column Clock Check close.

Placement started.
Pre global placement started.
Mapping instance u_pll_clk/u_pll_e1/goppll to PLL_82_319.
Wirelength after clock region placement is 365.
Pre global placement takes 0.75 sec.

Global placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Wirelength after global placement is 365.
Global placement takes 0.05 sec.

Post global placement started.
Placed fixed group with base inst clk_25m_75_obuf/opit_1 on IOL_7_265.
Placed fixed group with base inst clk_25m_obuf/opit_1 on IOL_7_262.
Placed fixed group with base inst clk_50m_obuf/opit_1 on IOL_7_266.
Placed fixed group with base inst clk_100m_180deg_obuf/opit_1 on IOL_7_281.
Placed fixed group with base inst clk_100m_obuf/opit_1 on IOL_7_269.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed instance u_pll_clk/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
IO placement started.
IO placement takes 0.00 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 396.
Macro cell placement takes 0.00 sec.

Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 396.
Post global placement takes 0.06 sec.

Legalization started.
Wirelength after legalization is 396.
Legalization takes 0.00 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 2147483647.
Wirelength after replication placement is 396.
Legalized cost 2147483647.000000.
The detailed placement ends at 0th iteration.
Wirelength after detailed placement is 396.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 2147483647, TNS after placement is 0.
Placement done.
Total placement takes 0.89 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.48 sec.
Worst slack is 2147483647, TNS before global route is 0.
Processing design graph takes 0.06 sec.
Total memory for routing:
	46.821122 M.
Total nets for routing : 27.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Global routing takes 0.02 sec.
Total 27 subnets.
    forward max bucket size 1303 , backward 1899.
        Unrouted nets 7 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.015625 sec.
    forward max bucket size 1305 , backward 1893.
        Unrouted nets 7 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.031250 sec.
    forward max bucket size 1248 , backward 1880.
        Unrouted nets 5 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 1335 , backward 1870.
        Unrouted nets 5 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 1234 , backward 1851.
        Unrouted nets 4 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 1216 , backward 1861.
        Unrouted nets 4 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 1177 , backward 1842.
        Unrouted nets 4 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 1172 , backward 1842.
        Unrouted nets 4 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 1154 , backward 1851.
        Unrouted nets 4 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 1122 , backward 1851.
        Unrouted nets 4 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 1106 , backward 1851.
        Unrouted nets 4 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 1074 , backward 1851.
        Unrouted nets 4 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 1042 , backward 1851.
        Unrouted nets 4 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 1018 , backward 1851.
        Unrouted nets 4 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
    forward max bucket size 970 , backward 1851.
        Unrouted nets 4 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 946 , backward 1851.
        Unrouted nets 4 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015625 sec.
    forward max bucket size 922 , backward 1851.
        Unrouted nets 4 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 858 , backward 1851.
        Unrouted nets 4 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
    forward max bucket size 797 , backward 1838.
        Unrouted nets 4 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.015625 sec.
    forward max bucket size 764 , backward 1838.
        Unrouted nets 4 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.015625 sec.
    forward max bucket size 700 , backward 1838.
        Unrouted nets 4 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.015625 sec.
    forward max bucket size 668 , backward 1838.
        Unrouted nets 4 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 604 , backward 1838.
        Unrouted nets 4 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.015625 sec.
    forward max bucket size 572 , backward 1838.
        Unrouted nets 4 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.015625 sec.
    forward max bucket size 540 , backward 1838.
        Unrouted nets 4 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.015625 sec.
    forward max bucket size 514 , backward 1851.
        Unrouted nets 4 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.015625 sec.
    forward max bucket size 498 , backward 1851.
        Unrouted nets 4 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 487 , backward 1838.
        Unrouted nets 4 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.015625 sec.
    forward max bucket size 479 , backward 1851.
        Unrouted nets 4 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.015625 sec.
    forward max bucket size 468 , backward 1838.
        Unrouted nets 4 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.015625 sec.
    forward max bucket size 1337 , backward 1838.
        Unrouted nets 2 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.015625 sec.
    forward max bucket size 437 , backward 1864.
        Unrouted nets 3 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 1335 , backward 1710.
        Unrouted nets 3 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.015625 sec.
    forward max bucket size 1339 , backward 1888.
        Unrouted nets 2 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 1299 , backward 1888.
        Unrouted nets 2 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.015625 sec.
    forward max bucket size 1338 , backward 1252.
        Unrouted nets 0 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.45 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.05 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used srb routing arc is 289.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 1.20 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 2        | 6             | 34                  
| Use of CLMA              | 4        | 3274          | 1                   
|   FF                     | 0        | 19644         | 0                   
|   LUT                    | 6        | 13096         | 1                   
|   LUT-FF pairs           | 0        | 13096         | 0                   
| Use of CLMS              | 3        | 1110          | 1                   
|   FF                     | 0        | 6660          | 0                   
|   LUT                    | 6        | 4440          | 1                   
|   LUT-FF pairs           | 0        | 4440          | 0                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 8        | 240           | 4                   
|   IOBD                   | 4        | 120           | 4                   
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 4        | 114           | 4                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 8        | 240           | 4                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 5        | 20            | 25                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:01s)
Design 'ip_pll' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:04s)
Action pnr: Real time elapsed is 7.000 sec
Action pnr: CPU time elapsed is 5.125 sec
Action pnr: Process CPU time elapsed is 5.125 sec
Current time: Tue Oct 25 10:09:50 2022
Action pnr: Peak memory pool usage is 427,835,392 bytes
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_25m_75' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m_180deg' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'locked' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 5.000 sec
Action report_timing: CPU time elapsed is 3.359 sec
Action report_timing: Process CPU time elapsed is 3.359 sec
Current time: Tue Oct 25 10:09:54 2022
Action report_timing: Peak memory pool usage is 420,966,400 bytes
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/generate_bitstream/ip_pll.sbit"
Generate programming file takes 1.062500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 5.000 sec
Action gen_bit_stream: CPU time elapsed is 3.625 sec
Action gen_bit_stream: Process CPU time elapsed is 3.625 sec
Current time: Tue Oct 25 10:09:58 2022
Action gen_bit_stream: Peak memory pool usage is 306,814,976 bytes
