SystemC Simulation
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [Test] Phasing one component through default phases...
UVM_INFO @ 0 s: reporter [RNTST] Running test ...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [Test] Executing phase build...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [Test] Executing phase connect...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [Test] Executing phase end_of_elaboration...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [Test] Executing phase start_of_simulation...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [Test] Starting phase run...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [Test] Starting phase pre_reset...
UVM_INFO <removed by verify-uvm.pl> @ 20 us: test1 [Test] Ending phase run...
UVM_INFO <removed by verify-uvm.pl> @ 20 us: test1 [Test] Ending phase pre_reset...
UVM_INFO <removed by verify-uvm.pl> @ 30 us: test1 [Test] Starting phase reset...
UVM_INFO <removed by verify-uvm.pl> @ 50 us: test1 [Test] Ending phase reset...
UVM_INFO <removed by verify-uvm.pl> @ 50 us: test1 [Test] Starting phase post_reset...
UVM_INFO <removed by verify-uvm.pl> @ 70 us: test1 [Test] Ending phase post_reset...
UVM_INFO <removed by verify-uvm.pl> @ 70 us: test1 [Test] Starting phase pre_configure...
UVM_INFO <removed by verify-uvm.pl> @ 90 us: test1 [Test] Ending phase pre_configure...
UVM_INFO <removed by verify-uvm.pl> @ 90 us: test1 [Test] Starting phase configure...
UVM_INFO <removed by verify-uvm.pl> @ 110 us: test1 [Test] Ending phase configure...
UVM_INFO <removed by verify-uvm.pl> @ 110 us: test1 [Test] Starting phase post_configure...
UVM_INFO <removed by verify-uvm.pl> @ 130 us: test1 [Test] Ending phase post_configure...
UVM_INFO <removed by verify-uvm.pl> @ 130 us: test1 [Test] Starting phase pre_main...
UVM_INFO <removed by verify-uvm.pl> @ 150 us: test1 [Test] Ending phase pre_main...
UVM_INFO <removed by verify-uvm.pl> @ 150 us: test1 [Test] Starting phase main...
UVM_INFO <removed by verify-uvm.pl> @ 170 us: test1 [Test] Ending phase main...
UVM_INFO <removed by verify-uvm.pl> @ 170 us: test1 [Test] Starting phase post_main...
UVM_INFO <removed by verify-uvm.pl> @ 190 us: test1 [Test] Ending phase post_main...
UVM_INFO <removed by verify-uvm.pl> @ 190 us: test1 [Test] Starting phase pre_shutdown...
UVM_INFO <removed by verify-uvm.pl> @ 210 us: test1 [Test] Ending phase pre_shutdown...
UVM_INFO <removed by verify-uvm.pl> @ 210 us: test1 [Test] Starting phase shutdown...
UVM_INFO <removed by verify-uvm.pl> @ 230 us: test1 [Test] Ending phase shutdown...
UVM_INFO <removed by verify-uvm.pl> @ 230 us: test1 [Test] Starting phase post_shutdown...
UVM_INFO <removed by verify-uvm.pl> @ 250 us: test1 [Test] Ending phase post_shutdown...
UVM_INFO <removed by verify-uvm.pl> @ 250 us: test1 [Test] Executing phase extract...
UVM_INFO <removed by verify-uvm.pl> @ 250 us: test1 [Test] Executing phase check...
UVM_INFO <removed by verify-uvm.pl> @ 250 us: test1 [Test] Executing phase report...
UVM_INFO <removed by verify-uvm.pl> @ 250 us: test1 [Test] Executing phase final...
UVM_INFO <removed by verify-uvm.pl> @ 250 us: reporter [UVM/REPORT/SERVER]
--- UVM Report Summary ---
** Report counts by severity
UVM_INFO      :  36
UVM_WARNING   :   0
UVM_ERROR     :   0
UVM_FATAL     :   0
** Report counts by id
[RNTST]                 1
[Test]                 35
UVM_INFO @ 250 us: reporter [FINISH] UVM-SystemC phasing completed; simulation finished
** UVM TEST PASSED **
