<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab1_32_Bit_ALU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_32.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_32_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DIV_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DIV_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DIV_32.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Interger_DataPath_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Interger_DataPath_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPS_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MIPS_32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MPY_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MPY_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MPY_32.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegFile32_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Integer_DataPath_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_Integer_DataPath_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_Integer_DataPath_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Integer_DataPath_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_RegFile32_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_RegFile32_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_Level_ALU_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Top_Level_ALU_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Top_Level_ALU_32.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1504596444" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1504596444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506301682" xil_pn:in_ck="1197366267250247392" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1506301682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_32.v"/>
      <outfile xil_pn:name="ALU_32_TB.v"/>
      <outfile xil_pn:name="DIV_32.v"/>
      <outfile xil_pn:name="Interger_DataPath.v"/>
      <outfile xil_pn:name="MIPS_32.v"/>
      <outfile xil_pn:name="MPY_32.v"/>
      <outfile xil_pn:name="RegFile32.v"/>
      <outfile xil_pn:name="TB_Integer_DataPath.v"/>
      <outfile xil_pn:name="TB_RegFile32.v"/>
      <outfile xil_pn:name="Top_Level_ALU_32.v"/>
    </transform>
    <transform xil_pn:end_ts="1506282001" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4713652003297820800" xil_pn:start_ts="1506282001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506282001" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8928142135001409474" xil_pn:start_ts="1506282001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504596444" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7625661011891513613" xil_pn:start_ts="1504596444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506301682" xil_pn:in_ck="1197366267250247392" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1506301682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_32.v"/>
      <outfile xil_pn:name="ALU_32_TB.v"/>
      <outfile xil_pn:name="DIV_32.v"/>
      <outfile xil_pn:name="Interger_DataPath.v"/>
      <outfile xil_pn:name="MIPS_32.v"/>
      <outfile xil_pn:name="MPY_32.v"/>
      <outfile xil_pn:name="RegFile32.v"/>
      <outfile xil_pn:name="TB_Integer_DataPath.v"/>
      <outfile xil_pn:name="TB_RegFile32.v"/>
      <outfile xil_pn:name="Top_Level_ALU_32.v"/>
    </transform>
    <transform xil_pn:end_ts="1506301685" xil_pn:in_ck="1197366267250247392" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4191134300514492415" xil_pn:start_ts="1506301682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_Integer_DataPath_beh.prj"/>
      <outfile xil_pn:name="TB_Integer_DataPath_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1506301685" xil_pn:in_ck="-8313968652299449872" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2184735624051017794" xil_pn:start_ts="1506301685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_Integer_DataPath_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
