// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Sat Sep 27 20:14:17 2025
// Host        : FSO-A running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_ber_test_gen_0_0/design_1_ber_test_gen_0_0_sim_netlist.v
// Design      : design_1_ber_test_gen_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu15eg-ffvb1156-2-i
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_ber_test_gen_0_0,ber_test_gen,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "ber_test_gen,Vivado 2024.2" *) 
(* NotValidForBitStream *)
module design_1_ber_test_gen_0_0
   (clk,
    rst_n,
    data_i0,
    data_i1);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input rst_n;
  output [63:0]data_i0;
  output [63:0]data_i1;

  wire \<const0> ;

  assign data_i0[63] = \<const0> ;
  assign data_i0[62] = \<const0> ;
  assign data_i0[61] = \<const0> ;
  assign data_i0[60] = \<const0> ;
  assign data_i0[59] = \<const0> ;
  assign data_i0[58] = \<const0> ;
  assign data_i0[57] = \<const0> ;
  assign data_i0[56] = \<const0> ;
  assign data_i0[55] = \<const0> ;
  assign data_i0[54] = \<const0> ;
  assign data_i0[53] = \<const0> ;
  assign data_i0[52] = \<const0> ;
  assign data_i0[51] = \<const0> ;
  assign data_i0[50] = \<const0> ;
  assign data_i0[49] = \<const0> ;
  assign data_i0[48] = \<const0> ;
  assign data_i0[47] = \<const0> ;
  assign data_i0[46] = \<const0> ;
  assign data_i0[45] = \<const0> ;
  assign data_i0[44] = \<const0> ;
  assign data_i0[43] = \<const0> ;
  assign data_i0[42] = \<const0> ;
  assign data_i0[41] = \<const0> ;
  assign data_i0[40] = \<const0> ;
  assign data_i0[39] = \<const0> ;
  assign data_i0[38] = \<const0> ;
  assign data_i0[37] = \<const0> ;
  assign data_i0[36] = \<const0> ;
  assign data_i0[35] = \<const0> ;
  assign data_i0[34] = \<const0> ;
  assign data_i0[33] = \<const0> ;
  assign data_i0[32] = \<const0> ;
  assign data_i0[31] = \<const0> ;
  assign data_i0[30] = \<const0> ;
  assign data_i0[29] = \<const0> ;
  assign data_i0[28] = \<const0> ;
  assign data_i0[27] = \<const0> ;
  assign data_i0[26] = \<const0> ;
  assign data_i0[25] = \<const0> ;
  assign data_i0[24] = \<const0> ;
  assign data_i0[23] = \<const0> ;
  assign data_i0[22] = \<const0> ;
  assign data_i0[21] = \<const0> ;
  assign data_i0[20] = \<const0> ;
  assign data_i0[19] = \<const0> ;
  assign data_i0[18] = \<const0> ;
  assign data_i0[17] = \<const0> ;
  assign data_i0[16] = \<const0> ;
  assign data_i0[15] = \<const0> ;
  assign data_i0[14] = \<const0> ;
  assign data_i0[13] = \<const0> ;
  assign data_i0[12] = \<const0> ;
  assign data_i0[11] = \<const0> ;
  assign data_i0[10] = \<const0> ;
  assign data_i0[9] = \<const0> ;
  assign data_i0[8] = \<const0> ;
  assign data_i0[7] = \<const0> ;
  assign data_i0[6] = \<const0> ;
  assign data_i0[5] = \<const0> ;
  assign data_i0[4] = \<const0> ;
  assign data_i0[3] = \<const0> ;
  assign data_i0[2] = \<const0> ;
  assign data_i0[1] = \<const0> ;
  assign data_i0[0] = \<const0> ;
  assign data_i1[63] = \<const0> ;
  assign data_i1[62] = \<const0> ;
  assign data_i1[61] = \<const0> ;
  assign data_i1[60] = \<const0> ;
  assign data_i1[59] = \<const0> ;
  assign data_i1[58] = \<const0> ;
  assign data_i1[57] = \<const0> ;
  assign data_i1[56] = \<const0> ;
  assign data_i1[55] = \<const0> ;
  assign data_i1[54] = \<const0> ;
  assign data_i1[53] = \<const0> ;
  assign data_i1[52] = \<const0> ;
  assign data_i1[51] = \<const0> ;
  assign data_i1[50] = \<const0> ;
  assign data_i1[49] = \<const0> ;
  assign data_i1[48] = \<const0> ;
  assign data_i1[47] = \<const0> ;
  assign data_i1[46] = \<const0> ;
  assign data_i1[45] = \<const0> ;
  assign data_i1[44] = \<const0> ;
  assign data_i1[43] = \<const0> ;
  assign data_i1[42] = \<const0> ;
  assign data_i1[41] = \<const0> ;
  assign data_i1[40] = \<const0> ;
  assign data_i1[39] = \<const0> ;
  assign data_i1[38] = \<const0> ;
  assign data_i1[37] = \<const0> ;
  assign data_i1[36] = \<const0> ;
  assign data_i1[35] = \<const0> ;
  assign data_i1[34] = \<const0> ;
  assign data_i1[33] = \<const0> ;
  assign data_i1[32] = \<const0> ;
  assign data_i1[31] = \<const0> ;
  assign data_i1[30] = \<const0> ;
  assign data_i1[29] = \<const0> ;
  assign data_i1[28] = \<const0> ;
  assign data_i1[27] = \<const0> ;
  assign data_i1[26] = \<const0> ;
  assign data_i1[25] = \<const0> ;
  assign data_i1[24] = \<const0> ;
  assign data_i1[23] = \<const0> ;
  assign data_i1[22] = \<const0> ;
  assign data_i1[21] = \<const0> ;
  assign data_i1[20] = \<const0> ;
  assign data_i1[19] = \<const0> ;
  assign data_i1[18] = \<const0> ;
  assign data_i1[17] = \<const0> ;
  assign data_i1[16] = \<const0> ;
  assign data_i1[15] = \<const0> ;
  assign data_i1[14] = \<const0> ;
  assign data_i1[13] = \<const0> ;
  assign data_i1[12] = \<const0> ;
  assign data_i1[11] = \<const0> ;
  assign data_i1[10] = \<const0> ;
  assign data_i1[9] = \<const0> ;
  assign data_i1[8] = \<const0> ;
  assign data_i1[7] = \<const0> ;
  assign data_i1[6] = \<const0> ;
  assign data_i1[5] = \<const0> ;
  assign data_i1[4] = \<const0> ;
  assign data_i1[3] = \<const0> ;
  assign data_i1[2] = \<const0> ;
  assign data_i1[1] = \<const0> ;
  assign data_i1[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
