`timescale 1ns / 1ps

module comparator_tb();
reg a,b;

wire  x,y,z;
comparator_beh dut(.a(a), .b(b) ,.x(x), .y(y) , .z(z));
initial begin
a=00;
b=00;
b=01;
b=10;
b=11;
#10
a=01;
b=00;
b=01;
b=10;
b=11;
#10
a=10;
b=00;
b=01;
b=10;
b=11;
#10
a=11;
b=00;
b=01;
b=10;
b=11;
#10;
end
endmodule
