
	VCC[ $
rstn_sys~FF[ $
rstn_pixel~FF^ Å
r_ddr_unlock~FFx D
r_reset_pixen_n~FF¿ ö

LUT__27486¿ ö
r_csi_rx_vsync0_i[0]~FF¿ ä
 rc_csi_rx_vsync0_f[0]~FF¿ ç

LUT__27488¿ ç
r_csi_rx_vsync0_in[0]~FFº I
led_o[4]~FF¢ 


add_153/i6¢ 

r_csi_fv_o[4]~FF¢ 	

add_153/i5¢ 	
r_csi_fv_o[3]~FF¢ 

add_153/i4¢ 
r_csi_fv_o[2]~FF¢ 

add_153/i3¢ 
r_csi_fv_o[1]~FF¢ 

add_153/i2¢ 
r_csi_fv_o[0]~FF¢ 

add_153/i1¢ 
rd_en~FFî ”

LUT__27492î ”
pixel_cnt[0]~FFê ‘

LUT__27494ê ‘
:2u_afifo_w32r8_reshape/u_efx_fifo_top/rd_rst_int~FFë ‡
r_XYCrop_frame_vsync~FF] û
 r_XYCrop_frame_Gray[0]~FFç ,
r_XYCrop_frame_href~FFY ë
r_XYCrop_frame_de~FFZ õ
$ori_bayer2rgb/matrix_p21[0]~FF~ 

LUT__27504~ 
%ori_bayer2rgb/matrix_p33[0]~FFÉ 

LUT__27506É 
"ori_bayer2rgb/line_cnt[0]~FFT ?

LUT__27511T ?
%ori_bayer2rgb/matrix_p32[0]~FFÉ 


LUT__27513É 

%ori_bayer2rgb/matrix_p31[0]~FFá 

LUT__27514á 
DR0/dff_5/i947_rst_5~FF_ ’
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[0]~FF] g

LUT__27522] g
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[0]~FFÇ m

LUT__27532Ç m
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[0]~FFÅ o

LUT__27547Å o
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[0]~FF~ 
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_en~FFÇ X

LUT__27549Ç X
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[0]~FFè P

LUT__27555è P
PJddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_en~FFl =

LUT__27562l =
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[0]~FFÜ P

LUT__27554Ü P
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_i_aburst[0]~FFq Q

LUT__27564q Q
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_i_aburst[0]~FFÄ ?

LUT__27569Ä ?
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[0]~FFñ 7

LUT__27610ñ 7
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_ar_state[0]~FFÄ M

LUT__27614Ä M
SLddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_ar_sample~FFÄ H

LUT__27615Ä H
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_ar_sample_rd_en~FFÜ L

LUT__27612Ü L
OIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wready~FFc F

LUT__27561c F
QKddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wvalid~FFl K
ZTddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_awaddr_fifo_rd_en~FFq J

LUT__27619q J
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[0]~FFi ∑

LUT__27624i ∑
RLddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_awvalid~FFl J

LUT__27559l J
XRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[0]~FFa M

LUT__27625a M
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[0]~FFå P

LUT__27631å P
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_flag~FF\ Q

LUT__27637\ Q
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[0]~FFm ¬

LUT__27648m ¬
QKddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_empty[0]~FFq L
DR0/dff_5/i947_rst_6~FF_ ÷
DR0/dff_5/i947_rst_7~FF_ ◊
DR0/dff_5/i955_rst_7~FF[ ”
DR0/dff_5/i963_rst_7~FFa ÷
DR0/dff_5/i971_rst_7~FF^ ÷
DR0/dff_5/i979_rst_7~FFl ÷
DR0/dff_5/i987_rst_7~FFb ÿ
DR0/dff_5/i995_rst_7~FFc €
DR0/dff_5/i1003_rst_7~FFi ›
DR0/dff_5/i1011_rst_7~FFl €
DR0/dff_5/i1019_rst_7~FFm ‘
DR0/dff_5/i1027_rst_7~FFr €
DR0/dff_5/i1035_rst_7~FFw €
DR0/dff_5/i1043_rst_7~FFw ﬂ
DR0/dff_5/i1051_rst_7~FFz ‚
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[1]~FF] r

LUT__27651] r
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[2]~FF] n

LUT__27654] n
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[3]~FFY w

LUT__27657Y w
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[4]~FF] l

LUT__27660] l
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[5]~FFh z

LUT__27663h z
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[6]~FFc ~

LUT__27666c ~
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[7]~FF_ ~

LUT__27669_ ~
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[8]~FF_ |

LUT__27672_ |
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[9]~FFT É

LUT__27675T É
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[10]~FFT z

LUT__27678T z
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[11]~FFh Å

LUT__27681h Å
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[12]~FF] {

LUT__27684] {
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[13]~FF] ~

LUT__27687] ~
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[14]~FF; à

LUT__27690; à
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[15]~FFc Ç

LUT__27693c Ç
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[16]~FF_ à

LUT__27696_ à
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[17]~FF_ Ñ

LUT__27699_ Ñ
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[18]~FF] á

LUT__27702] á
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[19]~FFc 

LUT__27705c 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[20]~FF] ã

LUT__27708] ã
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[21]~FFc Ü

LUT__27711c Ü
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[22]~FF] é

LUT__27714] é
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[23]~FF] ç

LUT__27717] ç
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[24]~FFh â

LUT__27720h â
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[25]~FFh å

LUT__27723h å
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[26]~FFh é

LUT__27726h é
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[27]~FF_ è

LUT__27729_ è
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[28]~FFc ê

LUT__27732c ê
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[1]~FFÅ n

LUT__27745Å n
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[2]~FFÇ r

LUT__27749Ç r
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[3]~FFÅ y

LUT__27753Å y
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[4]~FFÇ q

LUT__27757Ç q
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[5]~FFÅ x

LUT__27761Å x
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[6]~FFÇ y

LUT__27765Ç y
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[7]~FFÉ z

LUT__27769É z
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[8]~FFÄ {

LUT__27773Ä {
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[9]~FFÇ |

LUT__27777Ç |
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[10]~FFÉ }

LUT__27781É }
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[11]~FFÇ ~

LUT__27785Ç ~
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[12]~FFÄ 

LUT__27789Ä 
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[13]~FFÄ É

LUT__27793Ä É
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[14]~FFÅ Ñ

LUT__27797Å Ñ
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[15]~FFÅ Ö

LUT__27801Å Ö
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[16]~FFÇ É

LUT__27805Ç É
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[17]~FFÇ Ñ

LUT__27809Ç Ñ
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[18]~FFÇ ä

LUT__27813Ç ä
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[19]~FF~ ç

LUT__27817~ ç
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[20]~FFÇ ã

LUT__27821Ç ã
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[21]~FFÉ à

LUT__27825É à
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[22]~FFÅ â

LUT__27829Å â
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[23]~FFÄ ä

LUT__27833Ä ä
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[24]~FFÅ ã

LUT__27837Å ã
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[25]~FFÄ ê

LUT__27841Ä ê
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[26]~FFÄ è

LUT__27845Ä è
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[27]~FFÉ é

LUT__27849É é
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[28]~FFÇ è

LUT__27853Ç è
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[1]~FFÇ p

LUT__27863Ç p
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[2]~FFÇ t

LUT__27864Ç t
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[3]~FFÇ w

LUT__27865Ç w
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[4]~FFÇ u

LUT__27866Ç u
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[5]~FFÇ x

LUT__27867Ç x
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[6]~FFÅ z

LUT__27868Å z
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[7]~FFÄ z

LUT__27869Ä z
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[8]~FF~ {

LUT__27870~ {
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[9]~FFÅ |

LUT__27871Å |
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[10]~FFÇ }

LUT__27872Ç }
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[11]~FFÄ ~

LUT__27873Ä ~
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[12]~FFÇ Ç

LUT__27874Ç Ç
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[13]~FFÄ Ç

LUT__27875Ä Ç
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[14]~FF~ Ç

LUT__27876~ Ç
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[15]~FF~ Ü

LUT__27877~ Ü
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[16]~FFÄ Ü

LUT__27878Ä Ü
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[17]~FFÉ Ñ

LUT__27879É Ñ
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[18]~FFÅ à

LUT__27880Å à
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[19]~FFÉ ç

LUT__27881É ç
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[20]~FFÇ â

LUT__27882Ç â
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[21]~FFÉ á

LUT__27883É á
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[22]~FF~ â

LUT__27884~ â
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[23]~FFÄ ã

LUT__27885Ä ã
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[24]~FF~ ã

LUT__27886~ ã
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[25]~FFÄ é

LUT__27887Ä é
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[26]~FFÅ å

LUT__27888Å å
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[27]~FF~ é

LUT__27889~ é
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[28]~FF~ è

LUT__27890~ è
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[1]~FFÉ 
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[2]~FF~ 
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[3]~FF~ 
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[4]~FF_ ,
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[5]~FF\ .
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[6]~FF\ ,
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[7]~FF\ -
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[8]~FFÉ 
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[9]~FFÄ *
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[10]~FFy $
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[11]~FFy !
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[12]~FF~ 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[13]~FFÅ 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[14]~FFy 	
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[15]~FFÅ 

WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[16]~FFÄ 7
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[17]~FFÄ 4
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[18]~FFx .
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[19]~FFx 8
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[20]~FFq 6
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[21]~FFq 4
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[22]~FFa B
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[23]~FFx >
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[24]~FFa <
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[25]~FF\ 0
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[26]~FFa 8
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[27]~FF\ A
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[28]~FF\ F
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[29]~FFT 3
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[30]~FF\ 8
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[31]~FFT =
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[32]~FF~ 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[33]~FFÉ 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[34]~FFÉ 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[35]~FFy 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[36]~FF_ *
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[37]~FF\ *
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[38]~FFq ,
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[39]~FFm 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[40]~FF~ '
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[41]~FF~ &
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[42]~FFÄ ,
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[43]~FF~ %
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[44]~FF~ 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[45]~FF~ 	
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[46]~FF~ 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[47]~FF~ 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[48]~FFÄ >
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[49]~FFÄ ;
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[50]~FFÄ @
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[51]~FFÄ C
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[52]~FFx 9
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[53]~FFq <
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[54]~FFx =
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[55]~FFx <
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[56]~FFl 3
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[57]~FFl ;
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[58]~FFq ;
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[59]~FFc 8
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[60]~FF_ 9
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[61]~FF_ 6
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[62]~FF\ @
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[63]~FFa 9
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[64]~FF~ #
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[65]~FFÉ '
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[66]~FFÉ (
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[67]~FF~ (
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[68]~FF\ 1
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[69]~FFa 5
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[70]~FF\ 4
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[71]~FFa 1
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[72]~FF~ )
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[73]~FFx 1
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[74]~FFÄ 1
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[75]~FFÄ +
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[76]~FFy 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[77]~FFÅ 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[78]~FFy 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[79]~FFÉ 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[80]~FFÄ B
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[81]~FFx ,
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[82]~FFy )
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[83]~FFx 4
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[84]~FFç F
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[85]~FFx 7
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[86]~FFq C
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[87]~FFx F
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[88]~FFa =
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[89]~FFa I
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[90]~FFa F
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[91]~FFc B
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[92]~FF_ G
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[93]~FF\ H
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[94]~FF\ I
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[95]~FF_ @
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[96]~FFm !
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[97]~FFy (
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[98]~FFy %
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[99]~FFÉ #
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[100]~FFT 4
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[101]~FF\ 5
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[102]~FF\ 6
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[103]~FF\ 3
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[104]~FFx -
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[105]~FFÄ /
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[106]~FFx 2
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[107]~FFÄ 0
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[108]~FF~ 
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[109]~FFy 
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[110]~FFy 
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[111]~FFy 
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[112]~FFÄ 6
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[113]~FFx ;
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[114]~FFx @
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[115]~FFx /
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[116]~FFq 7
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[117]~FFq 5
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[118]~FF_ /
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[119]~FFq 8
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[120]~FFc H
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[121]~FFa @
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[122]~FFa ;
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[123]~FFc E
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[124]~FF\ B
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[125]~FFT 8
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[126]~FFT >
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[127]~FFT @
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[1]~FFç V

LUT__27893ç V
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[2]~FFÇ R

LUT__27896Ç R
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[3]~FFã T

LUT__27899ã T
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[4]~FFè Y

LUT__27902è Y
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[5]~FFã [

LUT__27905ã [
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[6]~FFê ]

LUT__27908ê ]
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[7]~FFê X

LUT__27911ê X
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[8]~FFê \

LUT__27912ê \
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[9]~FFã Y

LUT__27913ã Y
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[10]~FFê Z

LUT__27914ê Z
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[11]~FFç [

LUT__27915ç [
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[12]~FFê d

LUT__27916ê d
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[13]~FFç ]

LUT__27917ç ]
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[14]~FFç a

LUT__27918ç a
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[15]~FFç b

LUT__27919ç b
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[1]~FFç M

LUT__27892ç M
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[2]~FFÜ M

LUT__27895Ü M
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[3]~FFÜ Q

LUT__27898Ü Q
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[4]~FFè R

LUT__27901è R
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[5]~FFè O

LUT__27904è O
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[6]~FFê S

LUT__27907ê S
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[7]~FFç O

LUT__27910ç O
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_i_aburst[1]~FFa Q

LUT__27921a Q
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_i_aburst[1]~FFÄ A

LUT__27924Ä A
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[1]~FFí 7

LUT__27926í 7
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[2]~FFñ 8

LUT__27927ñ 8
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[3]~FFí 9

LUT__27928í 9
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[4]~FFñ 5

LUT__27929ñ 5
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[5]~FFñ ;

LUT__27930ñ ;
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[6]~FFí <

LUT__27931í <
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[7]~FFí =

LUT__27932í =
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[8]~FFí :

LUT__27933í :
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_ar_state[1]~FFÄ P

LUT__27934Ä P
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_ar_state[2]~FFÄ Q

LUT__27935Ä Q
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[1]~FFl æ

LUT__27937l æ
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[2]~FFm ª

LUT__27939m ª
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[3]~FFl Ω

LUT__27941l Ω
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[4]~FFi «

LUT__27943i «
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[5]~FFi ≥

LUT__27945i ≥
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[6]~FFl ∫

LUT__27947l ∫
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[7]~FFm ≈

LUT__27949m ≈
XRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[1]~FF_ M

LUT__27950_ M
XRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[2]~FF\ O

LUT__27951\ O
XRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[3]~FF_ K

LUT__27952_ K
XRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[4]~FFc Q

LUT__27953c Q
XRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[5]~FF_ L

LUT__27954_ L
XRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[6]~FFa P

LUT__27955a P
XRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[7]~FFZ T

LUT__27956Z T
XRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[8]~FFZ U

LUT__27957Z U
XRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[9]~FF\ P

LUT__27958\ P
YSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[10]~FF] R

LUT__27959] R
YSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[11]~FFY T

LUT__27960Y T
YSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[12]~FFZ V

LUT__27961Z V
YSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[13]~FF] V

LUT__27962] V
YSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[14]~FFY W

LUT__27963Y W
YSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[15]~FFZ W

LUT__27964Z W
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[1]~FFç Q

LUT__27965ç Q
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[2]~FFã R

LUT__27966ã R
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[3]~FFã V

LUT__27967ã V
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[4]~FFè X

LUT__27968è X
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[5]~FFã Z

LUT__27969ã Z
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[6]~FFê _

LUT__27970ê _
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[7]~FFç W

LUT__27971ç W
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[8]~FFê [

LUT__27972ê [
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[9]~FFç Y

LUT__27973ç Y
[Tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[10]~FFç Z

LUT__27974ç Z
[Tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[11]~FFê ^

LUT__27975ê ^
[Tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[12]~FFê c

LUT__27976ê c
[Tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[13]~FFê a

LUT__27977ê a
[Tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[14]~FFê b

LUT__27978ê b
[Tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[15]~FFç _

LUT__27979ç _
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_arburst_full~FF~ @

LUT__27984~ @
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[0]~FFÅ ;

LUT__27987Å ;
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[1]~FFÄ 9

LUT__27989Ä 9
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[2]~FFÅ :

LUT__27990Å :
d^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[3]~FF~ <

LUT__27991~ <
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[4]~FFÄ <

LUT__27992Ä <
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[5]~FFÅ ?

LUT__27993Å ?
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_araddr_full~FFÅ E

LUT__28010Å E
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[0]~FFá J

LUT__28013á J
a[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[1]~FF~ I

LUT__28015~ I
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[2]~FFÄ J

LUT__28016Ä J
a[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[3]~FF~ J

LUT__28017~ J
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[4]~FFÅ G

LUT__28018Å G
a[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[5]~FF~ F

LUT__28019~ F
TNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_awaddr_full~FF G

LUT__28043 G
a[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[0]~FFw I

LUT__28045w I
a[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[1]~FFw K

LUT__28047w K
a[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[2]~FFv M

LUT__28048v M
a[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[3]~FFw J

LUT__28049w J
a[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[4]~FFx I

LUT__28050x I
a[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[5]~FFx P

LUT__28051x P
SLddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_awid_full~FFá ?

LUT__28053á ?
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[0]~FFá =

LUT__28059á =
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[1]~FFá <

LUT__28061á <
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[2]~FFÜ 6

LUT__28062Ü 6
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[3]~FFÜ ;

LUT__28063Ü ;
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[4]~FFÅ B

LUT__28064Å B
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[5]~FFá 8

LUT__28065á 8
SLddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_arid_full~FFâ K

LUT__28067â K
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[0]~FFá D

LUT__28071á D
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[1]~FFÜ A

LUT__28073Ü A
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[2]~FFá F

LUT__28074á F
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[3]~FFÜ G

LUT__28075Ü G
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[4]~FFÜ H

LUT__28076Ü H
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[5]~FFá H

LUT__28077á H
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Wr_Full~FFê 3

LUT__28079ê 3
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[0]~FFá 0

LUT__28082á 0
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[1]~FFÜ 1

LUT__28084Ü 1
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[2]~FFÜ 2

LUT__28085Ü 2
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[3]~FFá 3

LUT__28086á 3
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[4]~FFá 4

LUT__28087á 4
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[5]~FFÜ 5

LUT__28088Ü 5
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_arlen_full~FFå F

LUT__28092å F
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[0]~FFè D

LUT__28095è D
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[1]~FFè F

LUT__28097è F
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[2]~FFç G

LUT__28098ç G
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[3]~FFç I

LUT__28099ç I
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[4]~FFè G

LUT__28100è G
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[5]~FFç E

LUT__28101ç E
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Wr_Full~FFr ≤

LUT__28106r ≤
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[0]~FFm ≤

LUT__28109m ≤
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[1]~FFl ≥

LUT__28112l ≥
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[2]~FFr ¥

LUT__28113r ¥
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[3]~FFr µ

LUT__28114r µ
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[4]~FFm ∂

LUT__28115m ∂
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[5]~FFm ∑

LUT__28116m ∑
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_awlen_full~FFâ >

LUT__28121â >
haddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[0]~FFè ;

LUT__28124è ;
haddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[1]~FFç =

LUT__28126ç =
haddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[2]~FFç ;

LUT__28127ç ;
haddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[3]~FFå ?

LUT__28128å ?
haddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[4]~FFè B

LUT__28129è B
haddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[5]~FFå A

LUT__28130å A
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FFô 

LUT__28131ô 
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_state[0]~FFë 

LUT__28160ë 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/loop_cnt[0]~FFà &

LUT__28192à &
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_start_p0~FFí 
^Wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_run~FFí 
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[0]~FF $

LUT__28199 $
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[0]~FFi ~

LUT__28203i ~
^Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_en~FF )

LUT__28207 )
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[0]~FFv |

LUT__28208v |
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_en~FFã )

LUT__28213ã )
b\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[0]~FFx r

LUT__28215x r
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[0]~FFô *

LUT__28217ô *
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[0]~FFû 

LUT__28220û 
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_cal_end~FFë 
_Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_cnt[0]~FFM #

LUT__28222M #
[Tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/bFail~FFë 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_shift_ena~FFë 

LUT__28304ë 
' ddr3_ctl_axi/cal_shift_val[0]~FFí 

LUT__28313í 
&ddr3_ctl_axi/cal_fail_log[0]~FFñ 

LUT__28316ñ 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_first_pass[0]~FFë 	

LUT__28319ë 	
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_last_pass[0]~FFë 

LUT__28327ë 
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_first_pass_round[0]~FFó 

LUT__28330ó 
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_last_pass_round[0]~FFñ 

LUT__28336ñ 
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val_round[0]~FFí 

LUT__28341í 
w_ddr3_cal_done~FFë 
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val[0]~FFã 

LUT__28343ã 
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_read~FFë 

LUT__28344ë 
^Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_mux_sel~FFG 
dsi_resetn_o~FFw ñ
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FFû ?
†òddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[2].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF| î
†òddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[2].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF| ì
†òddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FFû 8
†òddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FFû 9
†òddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FFû ;
üòddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF^ 
üòddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF^ 
üòddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF^ 
icddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF^ $
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/clk_rstn~FFÇ π
üòddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF^ 
üòddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF^ 
üòddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF^ 
hbddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FF^ 
üòddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FFa 
üòddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FFa 
üòddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FFa 

addr[0]~FF§ M

LUT__28384§ M
cs~FFû >

LUT__28385û >
ras~FF§ E

LUT__28386§ E
cas~FF§ A

LUT__28387§ A
we~FF¶ N

LUT__28388¶ N
cke~FFû @

LUT__28389û @
ba[0]~FFõ =

LUT__28390õ =
odt~FF§ @

LUT__28391§ @
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/r_ac_re~FFû N
hbddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FFO 
reset~FF¶ H

LUT__28392¶ H
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[0]~FFr å
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[0]~FFk Å
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[0]~FFv w
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[2]~FFq Å

LUT__28393q Å
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[1]~FFe w

LUT__28396e w
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[0]~FFq ä
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[1]~FFr ä

LUT__28430r ä
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[2]~FFr à

LUT__28431r à
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[3]~FFr ã

LUT__28432r ã
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[4]~FFl è

LUT__28434l è
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[5]~FFm ñ

LUT__28435m ñ
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[6]~FFm ò

LUT__28436m ò
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[4]~FF| É
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[3]~FFq 
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[2]~FFq }
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[0]~FFq Ü
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[1]~FFj x
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[0]~FFq Ö
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[5]~FFm å
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FFÅ —
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[1]~FFj w
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[2]~FFq |
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[3]~FFq ~
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[4]~FF| Ç
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[5]~FFm ã
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[6]~FFÅ –
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[4]~FFm é
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[3]~FF∂  
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[2]~FFp Ü
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[0]~FFp Ç
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[1]~FFr Ö
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[0]~FFp Å
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[5]~FFs à
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[6]~FFm î
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]~FFr Ñ
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]~FFp Ö
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]~FF∂ …
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]~FFm ç
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[5]~FFs á
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[6]~FFm ì
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[1]~FFr â

LUT__28453r â
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[2]~FFk Ö

LUT__28454k Ö
{sddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[3]~FF∂ —

LUT__28456∂ —
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[4]~FFm í

LUT__28457m í
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[5]~FFn á

LUT__28458n á
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[1]~FFp y

LUT__28394p y
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[2]~FFp |

LUT__28395p |
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[3]~FFq Ç

LUT__28459q Ç
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[4]~FFq Ñ

LUT__28460q Ñ
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[5]~FFq ï

LUT__28461q ï
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[6]~FF| –

LUT__28462| –
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[3]~FFq É

LUT__28463q É
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[4]~FFw Ç

LUT__28464w Ç
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[5]~FFm ê

LUT__28465m ê
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[0]~FFi k
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[0]~FFk 
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[0]~FFl s
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FFh q

LUT__28472h q
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[1]~FFn w

LUT__28475n w
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[0]~FFm t
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[1]~FFi t

LUT__28511i t
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[2]~FFi n

LUT__28512i n
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[3]~FFi l

LUT__28513i l
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[4]~FFq ê

LUT__28515q ê
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[5]~FFk é

LUT__28516k é
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[6]~FFm É

LUT__28517m É
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[4]~FFj t
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[3]~FFv i
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[2]~FFm r
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[0]~FFm p
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[1]~FFs x
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[0]~FFm o
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[5]~FFp v
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF^ o
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[1]~FFs w
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FFm q
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[3]~FFv h
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]~FFj s
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[5]~FFp u
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[6]~FF^ n
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[4]~FFv í
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[3]~FFt r
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[2]~FFn q
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[0]~FFp Ä
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[1]~FFl u
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[0]~FFp 
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[5]~FFk å
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[6]~FFm 
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[1]~FFl t
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]~FFn p
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[3]~FFt q
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[4]~FFv ë
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[5]~FFk ã
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]~FFm ~
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[1]~FFg t

LUT__28534g t
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[2]~FFi p

LUT__28535i p
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[3]~FFo q

LUT__28537o q
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[4]~FFq ë

LUT__28538q ë
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[5]~FFk ê

LUT__28539k ê
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[1]~FFn v

LUT__28473n v
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[2]~FFn s

LUT__28474n s
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[3]~FFn l

LUT__28540n l
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[4]~FFe r

LUT__28541e r
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[5]~FFe q

LUT__28542e q
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[6]~FF^ s

LUT__28543^ s
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[3]~FFq h

LUT__28544q h
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FFe s

LUT__28545e s
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[5]~FFp z

LUT__28546p z
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[0]~FFa 4
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FFc 9
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[0]~FFb '
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FFb %

LUT__28569b %
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FFO 5

LUT__28572O 5
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FFe &
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[1]~FFM 

LUT__28579M 
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[2]~FFa 3

LUT__28580a 3
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[3]~FFa -

LUT__28581a -
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[4]~FFc 6

LUT__28583c 6
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[5]~FF$ '

LUT__28584$ '
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FFb 2

LUT__28585b 2
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[4]~FFn :
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[3]~FF 
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[2]~FFg &
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[0]~FFj '
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[1]~FFO 1
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FFj &
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FFc @
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FFj %
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FFO 0
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FFg %
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF 
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FFn 9
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FFc ?
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FFj $
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[4]~FF$ %
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FFh 6
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FFn 8
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FFh :
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF 
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FFh 9
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF ,
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FFg 3
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF 
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FFn 7
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FFh 5
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF$ $
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]~FF +
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FFg 2
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF 

LUT__28602 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FFn <

LUT__28603n <
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FFc 5

LUT__28605c 5
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF $

LUT__28606 $
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[5]~FF 0

LUT__28607 0
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[1]~FFb )

LUT__28570b )
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[2]~FFd )

LUT__28571d )
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[3]~FFl )

LUT__28608l )
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[4]~FFn 4

LUT__28609n 4
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[5]~FFk (

LUT__28610k (
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FFj )

LUT__28611j )
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF 

LUT__28612 
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FFn >

LUT__28613n >
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FFh ?

LUT__28614h ?
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[2]~FFN #
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[3]~FFn 
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FFV /
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[1]~FFa 
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[0]~FFV 0
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[2]~FFY )
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[3]~FFO (
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[4]~FFP -
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FFO '
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FFU =
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[0]~FFK "
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[4]~FFP A
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FFP P

LUT__28703P P
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[5]~FFK -

LUT__28704K -
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[4]~FFK '

LUT__28705K '
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[3]~FFK #

LUT__28706K #
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[2]~FFK (

LUT__28707K (
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[1]~FFK $

LUT__28708K $
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FFP )
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FFY (
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FFI  
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[0]~FFP /
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FFP @
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FFa 
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FFX /
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[6]~FFU >
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[5]~FFP *
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[0]~FFN !
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[1]~FF7 0
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FFN  
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[5]~FFL 0
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[6]~FFP L
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF7 /
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FFN "
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FFn 
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FFP ,
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FFL /
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FFP K
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF7 *

LUT__287257 *
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FFI "

LUT__28726I "
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FFn #

LUT__28727n #
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FFK ,

LUT__28728K ,
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FFL 4

LUT__28729L 4
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[1]~FFS -

LUT__28730S -
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[2]~FFS 1

LUT__28731S 1
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[3]~FFS 6

LUT__28732S 6
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[4]~FFP ;

LUT__28734P ;
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[5]~FFP >

LUT__28735P >
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FFP =

LUT__28736P =
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF\ 

LUT__28737\ 
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FFY -

LUT__28738Y -
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FFJ '

LUT__28740J '
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FFP E

LUT__28741P E
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FFP .

LUT__28742P .
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[2]~FF>  
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i2>  
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[1]~FF> 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i1> 
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[0]~FF> 
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[0]~FFG !
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF@ 

LUT__28751@ 
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF9 +

LUT__287609 +
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FFB 

LUT__28761B 
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF9 $

LUT__287629 $
SMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_o_rd_valid~FF< -
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[3]~FF> !
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i3> !
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[4]~FF> "
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i4> "
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[5]~FF> #
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i5> #
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[6]~FF> $
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i6> $
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[7]~FF> %
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i7> %
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[8]~FF> &
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i8> &
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/waddr_cntr[9]~FF> '
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i9> '
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[1]~FF2 +
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i12 +
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[2]~FF2 ,
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i22 ,
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[3]~FF2 -
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i32 -
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[4]~FF2 .
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i42 .
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[5]~FF2 /
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i52 /
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[6]~FF2 0
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i62 0
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[7]~FF2 1
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i72 1
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[8]~FF2 2
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i82 2
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/raddr_cntr[9]~FF2 3
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i92 3
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF@ 

LUT__28750@ 
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF@ 

LUT__28749@ 
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF@ 

LUT__28748@ 
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF@ 

LUT__28747@ 
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF@ 

LUT__28746@ 
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF@  

LUT__28745@  
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF@ !

LUT__28744@ !
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF@ "

LUT__28743@ "
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF@ '
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF9 ,

LUT__287599 ,
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF9 *

LUT__287589 *
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF9 )

LUT__287579 )
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF< +

LUT__28756< +
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF< ,

LUT__28755< ,
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF< 0

LUT__28754< 0
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF< 2

LUT__28753< 2
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF< /

LUT__28752< /
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF< 1
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FFD &

LUT__28777D &
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FFG 

LUT__28778G 
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FFG $

LUT__28779G $
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FFB &

LUT__28780B &
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FFG %

LUT__28781G %
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF= 

LUT__28782= 
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FFG '

LUT__28783G '
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FFB '

LUT__28784B '
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF@ .
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF3 #

LUT__287853 #
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF3 

LUT__287863 
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF9 !

LUT__287879 !
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF= *

LUT__28788= *
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF> (

LUT__28789> (
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF= 8

LUT__28790= 8
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF= 2

LUT__28791= 2
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF= 0

LUT__28792= 0
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF= 1
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[4]~FFü 0
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[6]~FF® 
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[0]~FF± *
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[2]~FFß +
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[3]~FF≠ 3
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[4]~FFù .
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[6]~FFß <

LUT__28794ß <
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[5]~FFù <
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[1]~FF” 
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[4]~FFù -
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[0]~FFß -
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[5]~FFß ;

LUT__28813ß ;
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[4]~FFß 3

LUT__28814ß 3
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[3]~FF¶ ,

LUT__28815¶ ,
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[2]~FF¶ /

LUT__28816¶ /
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[1]~FFß .

LUT__28817ß .
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[3]~FF≠ 2
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[6]~FF® 
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[0]~FF£ 0
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[0]~FFŒ (
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[2]~FFß *
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[5]~FFù =
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF¨ )
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF± )
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[1]~FF” 
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[3]~FF° 2
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[2]~FFß 2
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[0]~FF® 1
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[1]~FFØ 5
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[0]~FF® 0
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[5]~FF¢ 8
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[6]~FFß 8
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[1]~FFØ 4
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[2]~FFß 1
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]~FF° 1
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[4]~FFü /
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[5]~FF¢ 7
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]~FFß 7
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[1]~FFØ 9

LUT__28818Ø 9
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[2]~FF¢ 1

LUT__28819¢ 1
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[3]~FF¶ 1

LUT__28820¶ 1
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[4]~FF§ /

LUT__28821§ /
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[5]~FF¢ <

LUT__28822¢ <
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[1]~FFØ *

LUT__28823Ø *
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[2]~FFß 0

LUT__28824ß 0
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[3]~FFß ,

LUT__28825ß ,
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[4]~FFû 

LUT__28826û 
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[5]~FFü 1

LUT__28827ü 1
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[6]~FF£ 

LUT__28828£ 
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[1]~FFŒ 

LUT__28829Œ 
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[2]~FFß /

LUT__28830ß /
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[3]~FF® 2

LUT__28831® 2
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[4]~FFù 2

LUT__28832ù 2
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[5]~FFò <

LUT__28833ò <
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[0]~FFß C
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FFû P
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF§ G
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF¨ F

LUT__28834¨ F
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF∑ D

LUT__28837∑ D
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FFõ E
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[1]~FF° F

LUT__28838° F
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[2]~FF° G

LUT__28839° G
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[3]~FFß G

LUT__28840ß G
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[4]~FFù B

LUT__28842ù B
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[5]~FF¶ F

LUT__28843¶ F
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF§ B

LUT__28844§ B
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[4]~FFñ Q
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[3]~FFµ 
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[2]~FF¨ B
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[0]~FF† F
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[1]~FFº E
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF† E
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[5]~FFó G
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[6]~FFö O
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FFº D
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF¨ A
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FFµ 
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FFñ P
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FFó F
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FFö N
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[4]~FFõ G
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[3]~FF© P
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[2]~FFö H
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[0]~FF£ Q
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[1]~FFü K
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF£ P
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[5]~FF¶ A
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FF© C
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FFü J
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FFö G
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF© O
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FFõ F
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF¶ @
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF© B
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FFö J

LUT__28845ö J
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FFï G

LUT__28846ï G
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF§ O

LUT__28848§ O
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FFñ F

LUT__28849ñ F
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF¶ E

LUT__28850¶ E
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF§ F

LUT__28835§ F
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[2]~FF© E

LUT__28836© E
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[3]~FF© F

LUT__28851© F
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FF¶ M

LUT__28852¶ M
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[5]~FFõ K

LUT__28853õ K
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FFï N

LUT__28854ï N
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FFµ 

LUT__28855µ 
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FFë P

LUT__28856ë P
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FFó K

LUT__28857ó K

addr[1]~FF¶ B

LUT__28858¶ B

addr[2]~FFû O

LUT__28859û O

addr[3]~FFõ D

LUT__28860õ D

addr[4]~FF§ <

LUT__28861§ <

addr[5]~FFõ ?

LUT__28862õ ?

addr[6]~FFû E

LUT__28863û E

addr[7]~FFõ L

LUT__28864õ L

addr[8]~FFû H

LUT__28865û H

addr[9]~FF¶ L

LUT__28866¶ L
addr[10]~FFû Q

LUT__28867û Q
addr[11]~FFû J

LUT__28868û J
addr[12]~FF¶ =

LUT__28869¶ =
addr[13]~FF¶ ?

LUT__28870¶ ?
addr[14]~FF§ J

LUT__28871§ J
addr[15]~FFû <

LUT__28872û <
ba[1]~FFû C

LUT__28873û C
ba[2]~FF¶ K

LUT__28874¶ K
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_ref~FF M
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_rst_1~FFA 
	GNDA 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_rst_0~FFA 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[1]~FFh '
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[2]~FFc 
o_dq_lo[1]~FFk 

LUT__28885k 
o_dq_lo[2]~FFk 

LUT__28888k 
o_dq_lo[3]~FFd 

LUT__28891d 
o_dq_lo[4]~FFp 

LUT__28894p 
o_dq_lo[5]~FFk 	

LUT__28897k 	
o_dq_lo[6]~FFb 

LUT__28900b 
o_dq_lo[7]~FFp 

LUT__28903p 
o_dq_lo[8]~FF_ 

LUT__28906_ 
o_dq_lo[9]~FFU 


LUT__28909U 

o_dq_lo[10]~FF_ 

LUT__28912_ 
o_dq_lo[11]~FFb 

LUT__28915b 
o_dq_lo[12]~FFU 

LUT__28918U 
o_dq_lo[13]~FF_ 

LUT__28921_ 
o_dq_lo[14]~FFU 

LUT__28924U 
o_dq_lo[15]~FFT 

LUT__28927T 
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FFY 

LUT__28884Y 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FFY 
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_shift_cnt[1]~FF_ 

LUT__28928_ 
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[1]~FFZ 

LUT__28929Z 
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[2]~FFY 


LUT__28930Y 

uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[3]~FFY 

LUT__28932Y 
o_dq_hi[1]~FFo 

LUT__28936o 
o_dq_hi[2]~FFr 

LUT__28939r 
o_dq_hi[3]~FFr 

LUT__28942r 
o_dq_hi[4]~FFr 

LUT__28945r 
o_dq_hi[5]~FFp 

LUT__28948p 
o_dq_hi[6]~FFj 

LUT__28951j 
o_dq_hi[7]~FFl 

LUT__28954l 
o_dq_hi[8]~FFd 

LUT__28957d 
o_dq_hi[9]~FF^ 	

LUT__28960^ 	
o_dq_hi[10]~FF^ 

LUT__28963^ 
o_dq_hi[11]~FF_ 

LUT__28966_ 
o_dq_hi[12]~FFb 

LUT__28969b 
o_dq_hi[13]~FF[ 	

LUT__28972[ 	
o_dq_hi[14]~FFU 

LUT__28975U 
o_dq_hi[15]~FFU 

LUT__28978U 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[0]~FFd 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[1]~FFd  
keddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_wr_fifo_rd_en~FFd !
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[3]~FF_ !
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[4]~FF_ "
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[5]~FF_ #
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[6]~FF_ $
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[7]~FF_ %
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[8]~FF_ &
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][82]~FFk 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][83]~FFd 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][84]~FFo 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][85]~FFc 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][86]~FF] 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][87]~FFo "
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][88]~FFZ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][89]~FFZ !
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][90]~FFd 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][91]~FFb 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][92]~FFZ %
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][93]~FF_ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][94]~FFc 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][95]~FFY !
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][96]~FF^  
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][97]~FFd 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][98]~FFr #
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][99]~FFk 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][100]~FFi !
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][101]~FFp 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][102]~FFd %
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][103]~FFb #
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][104]~FFc 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][105]~FFb 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][106]~FF] 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][107]~FF^ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][108]~FF_ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][109]~FFZ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][110]~FF^ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][111]~FFU 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][112]~FFk 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][113]~FF] 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][114]~FFb 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][115]~FFd 

Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][116]~FF] 

Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][117]~FFc 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][118]~FF[ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][119]~FFo 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][120]~FF] 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][121]~FFZ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][122]~FF_ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][123]~FFb 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][124]~FFU 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][125]~FF_ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][126]~FFY 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][127]~FFY #
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][1]~FF[  
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][2]~FFY 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][3]~FFT 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][4]~FFT 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][5]~FFY 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][6]~FFY 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][7]~FFT 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][8]~FF^ 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][9]~FF[ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][10]~FFT 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][11]~FF^ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][12]~FF] 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][13]~FFT 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][14]~FFZ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][15]~FFY 
' u_axi4_ctrl/dff_138/i10_rst_0~FFZ ó
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_rst_3~FFK 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_rst_2~FFK 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_rst_1~FFK 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_rst_0~FFK 
keddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_en~FFK 

LUT__28980K 
o_dm_lo[1]~FFU 

LUT__28983U 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][97]~FFd 

LUT__28984d 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][98]~FFr $

LUT__28985r $
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][99]~FFi 

LUT__28986i 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][100]~FFi "

LUT__28987i "
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][101]~FFp #

LUT__28988p #
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][102]~FFd '

LUT__28989d '
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][103]~FF] (

LUT__28990] (
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][104]~FFc 

LUT__28991c 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][105]~FFb 

LUT__28992b 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][106]~FF] !

LUT__28993] !
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][107]~FF] 

LUT__28994] 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][108]~FF_ 

LUT__28995_ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][109]~FFZ 

LUT__28996Z 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][110]~FF^ 

LUT__28997^ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][111]~FFU 

LUT__28998U 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][112]~FFk 

LUT__28999k 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][113]~FF] 

LUT__29000] 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][114]~FFc 

LUT__29001c 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][115]~FFc 

LUT__29002c 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][116]~FF] 

LUT__29003] 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][117]~FFc 	

LUT__29004c 	
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][118]~FF] 

LUT__29005] 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][119]~FFl 

LUT__29006l 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][120]~FF^ 

LUT__29007^ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][121]~FFZ 

LUT__29008Z 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][122]~FFi 

LUT__29009i 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][123]~FFc 

LUT__29010c 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][124]~FFZ 

LUT__29011Z 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][125]~FF_ 


LUT__29012_ 

Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][126]~FFT 

LUT__29013T 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][127]~FF^ #

LUT__29014^ #
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][1]~FF[ !

LUT__29015[ !
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][2]~FFZ 

LUT__29016Z 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][3]~FFT 

LUT__29017T 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][4]~FFT 

LUT__29018T 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][5]~FFY  

LUT__29019Y  
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][6]~FFT 

LUT__29020T 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][7]~FFT 


LUT__29021T 

yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][8]~FF^ 

LUT__29022^ 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][9]~FF[ 

LUT__29023[ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][10]~FFT 

LUT__29024T 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][11]~FF] 

LUT__29025] 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][12]~FF] 

LUT__29026] 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][13]~FFT 

LUT__29027T 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][14]~FFZ 	

LUT__29028Z 	
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][15]~FFZ 

LUT__29029Z 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][1]~FFo 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][2]~FFi 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][3]~FFk 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][4]~FFd 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][5]~FFl 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][6]~FFi 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][7]~FFl 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][8]~FFd 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][9]~FF^ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][10]~FF] 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][11]~FF_ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][12]~FF^ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][13]~FFd 	
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][14]~FFY 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][15]~FFY 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][16]~FFj 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][17]~FFe  
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][18]~FFk 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][19]~FFe 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][20]~FFd #
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][21]~FFk 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][22]~FFb 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][23]~FF_ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][24]~FFd 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][25]~FFd 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][26]~FF_ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][27]~FFb 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][28]~FFU 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][29]~FF[ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][30]~FF[ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][31]~FFY 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][32]~FFo 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][33]~FFo 	
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][34]~FFo 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][35]~FFp 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][36]~FFk  
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][37]~FFo 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][38]~FFk 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][39]~FFr 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][40]~FFd 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][41]~FFk 

Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][42]~FFi 

Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][43]~FF_ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][44]~FFd 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][45]~FFl 	
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][46]~FF] 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][47]~FFY 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][48]~FFo %
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][49]~FFi 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][50]~FFk 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][51]~FFd "
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][52]~FFp !
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][53]~FFk "
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][54]~FFb  
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][55]~FFl "
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][56]~FFd 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][57]~FF^ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][58]~FF_ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][59]~FFb 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][60]~FFU  
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][61]~FF_ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][62]~FFb 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][63]~FF[ #
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][64]~FFk &
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][65]~FFl 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][66]~FFl #
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][67]~FFk 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][68]~FFr 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][69]~FFr 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][70]~FFl 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][71]~FFl 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][72]~FFk 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][73]~FFb $
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][74]~FFd 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][75]~FFl 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][76]~FF[ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][77]~FFb 

Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][78]~FFY 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][79]~FFb 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][80]~FFo 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][81]~FFi 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][0]~FFj 

LUT__29030j 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][0]~FFZ 

LUT__29031Z 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][1]~FFl 

LUT__29032l 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][2]~FFi 

LUT__29033i 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][3]~FFk 

LUT__29034k 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][4]~FFd 

LUT__29035d 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][5]~FFl 

LUT__29036l 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][6]~FFi 

LUT__29037i 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][7]~FFc 

LUT__29038c 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][8]~FFi 

LUT__29039i 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][9]~FF^ 

LUT__29040^ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][10]~FF] 

LUT__29041] 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][11]~FF_ 

LUT__29042_ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][12]~FF^ 

LUT__29043^ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][13]~FFi 	

LUT__29044i 	
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][14]~FF] 

LUT__29045] 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][15]~FFc 

LUT__29046c 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][16]~FFj 

LUT__29047j 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][17]~FFc  

LUT__29048c  
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][18]~FFk 

LUT__29049k 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][19]~FFi 

LUT__29050i 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][20]~FFd $

LUT__29051d $
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][21]~FF] 

LUT__29052] 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][22]~FFb 

LUT__29053b 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][23]~FFT &

LUT__29054T &
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][24]~FFd 

LUT__29055d 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][25]~FFd 

LUT__29056d 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][26]~FF] 

LUT__29057] 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][27]~FFb 

LUT__29058b 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][28]~FFT 

LUT__29059T 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][29]~FFZ 

LUT__29060Z 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][30]~FFZ 

LUT__29061Z 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][31]~FFZ 

LUT__29062Z 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][32]~FFo 

LUT__29063o 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][33]~FFo 


LUT__29064o 

Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][34]~FFo 

LUT__29065o 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][35]~FFr 

LUT__29066r 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][36]~FFl  

LUT__29067l  
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][37]~FFo 

LUT__29068o 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][38]~FFk 

LUT__29069k 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][39]~FFr 

LUT__29070r 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][40]~FFl 

LUT__29071l 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][41]~FFr 


LUT__29072r 

Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][42]~FFi 

LUT__29073i 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][43]~FF_ 

LUT__29074_ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][44]~FFi 

LUT__29075i 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][45]~FFl 

LUT__29076l 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][46]~FF_ 	

LUT__29077_ 	
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][47]~FF_ 

LUT__29078_ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][48]~FFo &

LUT__29079o &
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][49]~FFr '

LUT__29080r '
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][50]~FFk !

LUT__29081k !
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][51]~FFd (

LUT__29082d (
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][52]~FFp "

LUT__29083p "
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][53]~FFk #

LUT__29084k #
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][54]~FFo  

LUT__29085o  
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][55]~FFl '

LUT__29086l '
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][56]~FFd 

LUT__29087d 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][57]~FFl 

LUT__29088l 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][58]~FF_ 

LUT__29089_ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][59]~FFl 

LUT__29090l 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][60]~FFU (

LUT__29091U (
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][61]~FFb 

LUT__29092b 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][62]~FFi 

LUT__29093i 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][63]~FFb (

LUT__29094b (
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][64]~FFr &

LUT__29095r &
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][65]~FFo 

LUT__29096o 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][66]~FFl $

LUT__29097l $
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][67]~FFk 

LUT__29098k 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][68]~FFr 

LUT__29099r 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][69]~FFr 

LUT__29100r 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][70]~FFr "

LUT__29101r "
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][71]~FFr  

LUT__29102r  
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][72]~FFk 

LUT__29103k 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][73]~FFi $

LUT__29104i $
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][74]~FFd 

LUT__29105d 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][75]~FFr 

LUT__29106r 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][76]~FFb 

LUT__29107b 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][77]~FFi 

LUT__29108i 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][78]~FFY 

LUT__29109Y 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][79]~FFb 

LUT__29110b 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][80]~FFr 

LUT__29111r 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][81]~FFo 

LUT__29112o 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][82]~FFr 

LUT__29113r 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][83]~FFr 

LUT__29114r 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][84]~FFo 

LUT__29115o 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][85]~FFc 

LUT__29116c 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][86]~FF] 

LUT__29117] 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][87]~FFo #

LUT__29118o #
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][88]~FFZ $

LUT__29119Z $
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][89]~FF^ &

LUT__29120^ &
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][90]~FFd 

LUT__29121d 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][91]~FFc 

LUT__29122c 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][92]~FFZ &

LUT__29123Z &
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][93]~FF_  

LUT__29124_  
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][94]~FFc 

LUT__29125c 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][95]~FFY "

LUT__29126Y "
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][96]~FF^ !

LUT__29127^ !
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][0]~FFj 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][0]~FF[ 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_rst_3~FFK 
' u_axi4_ctrl/dff_138/i10_rst_1~FFZ ñ
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[4]~FF∞ 

LUT__29130∞ 
o_dm_lo[0]~FF_ 

LUT__29133_ 
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[3]~FF£ 

LUT__29134£ 
o_dq_hi[0]~FFr 

LUT__29137r 
o_dq_lo[0]~FFk 

LUT__29140k 
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_shift_cnt[0]~FFb 

LUT__29141b 
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[0]~FFU 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_rst_2~FFA 
o_dqs_oe[1]~FFV H

LUT__29144V H
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[1]~FFV M

LUT__29145V M
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[2]~FFO S

LUT__29148O S
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[3]~FFS Q

LUT__29151S Q
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[4]~FFV Q

LUT__29153V Q
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[5]~FFS O

LUT__29155S O
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[6]~FFS P

LUT__29157S P
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[7]~FFO U

LUT__29159O U
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[8]~FFO T

LUT__29161O T
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[9]~FFO X

LUT__29163O X
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[10]~FFO V

LUT__29165O V
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[11]~FFO [

LUT__29167O [
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[12]~FF] W

LUT__29169] W
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[13]~FFO Z

LUT__29171O Z
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[14]~FF] [

LUT__29173] [
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[15]~FFO `

LUT__29175O `
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[1]~FFV I

LUT__29176V I
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FFb P
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[2]~FFb L
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FFh &
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[1]~FF∞ 


LUT__29177∞ 

voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[2]~FF∞ 

LUT__29178∞ 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[0]~FFS L

LUT__29179S L
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FFV K

LUT__29186V K
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FFb O
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[0]~FFç 


LUT__29187ç 

|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[0]~FFÉ E
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[0]~FFç 
Ö~ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dqs_p_IN_HI_p[0]~FF£ 
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[0]~FFA  
}vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF∞ #
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_ref_rst~FF L

LUT__29192 L
DR0/dff_5/i1059_rst_7~FF| ÿ
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[9]~FF2 

LUT__291952 
DR0/dff_5/i321_rst_3~FFR ±
DR0/dff_5/i585_rst_7~FFb Â
o_dm_hi[0]~FFb 

LUT__29198b 
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[5]~FF£ 

LUT__29199£ 
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[6]~FFç 

LUT__29200ç 
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[7]~FF∞ 

LUT__29201∞ 
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[8]~FFA 

LUT__29202A 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FFj M

LUT__29426j M
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[0]~FFj @

LUT__29428j @
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_rdwr~FFo U

LUT__29437o U
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FFh B

LUT__29433h B
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[0]~FF∞ 
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FFj ?

LUT__29439j ?
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_p~FF∞ "
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF] O
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FFc &
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[0]~FFj V

LUT__29444j V
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/odt_out~FF° 9
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FFò y
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_start_count~FF∞ D
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/lat_start_count~FFü e
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][0]~FFl f

LUT__29453l f
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][0]~FFl g
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[0]~FF≤ T
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FFg D
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[0]~FF∞ H

LUT__29465∞ H
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[0]~FFÉ m
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[0]~FFj l
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p0[0]~FFÉ R
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[0]~FFz p
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[0]~FFn j
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p0[0]~FFÅ `
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[0]~FFÉ l
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[0]~FFv g
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p1[0]~FFÜ Y
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[0]~FFÖ l
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[0]~FFn f
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p1[0]~FFÜ [
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[0]~FFß H

LUT__29466ß H
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_addr_re~FFs C

LUT__29469s C
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_addr_re~FFm R

LUT__29472m R
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_push~FF° C
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_cs~FFù K
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ras~FFù E
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_cas~FF¢ \
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_we~FFù C
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_cke~FFó I

LUT__29473ó I
mfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[0]~FFü ^

LUT__29474ü ^
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[0]~FFï c

LUT__29475ï c
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_odt~FFß A
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cs~FFß >
leddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_rstn~FFß F
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ras~FFß K
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cas~FF° N
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_we~FF° 7
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cke~FFó J

LUT__29481ó J
mfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[0]~FFï V

LUT__29482ï V
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[0]~FFß I
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_odt_p0~FFß :

LUT__29483ß :
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_odt_p1~FFß @
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_cs_p~FFù L
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_ras_p~FFù J
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_cas_p~FF¢ [
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_we_p~FFù D
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_ba_p[0]~FFü _
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[0]~FFï d

LUT__29487ï d
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_cs_p~FFß ?
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ras_p~FF° ;
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_cas_p~FF° A
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_we_p~FFù 7
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ba_p[0]~FFÜ Z

LUT__29489Ü Z
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[0]~FF^ k

LUT__29490^ k
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[0]~FFù M
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[10]~FF/ 

LUT__29491/ 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[11]~FF@ 

LUT__29492@ 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[12]~FF4 

LUT__294934 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[13]~FF4 

LUT__294944 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[14]~FF/ 

LUT__29495/ 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[15]~FF> 

LUT__29496> 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[16]~FFç 

LUT__29497ç 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[17]~FF∞ 

LUT__29498∞ 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[18]~FF∞ 

LUT__29499∞ 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF£ 

LUT__29500£ 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[20]~FF∞ 

LUT__29501∞ 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[21]~FF£ 

LUT__29502£ 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[22]~FFç 

LUT__29503ç 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[23]~FF∞ 

LUT__29504∞ 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[24]~FFA 

LUT__29505A 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[25]~FF2 

LUT__295062 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[26]~FF2 

LUT__295072 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[27]~FF@ 

LUT__29508@ 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[28]~FF3 

LUT__295093 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[29]~FF4 

LUT__295104 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[30]~FF/ 

LUT__29511/ 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[31]~FF2 

LUT__295122 
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[1]~FFÉ F
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[2]~FFÉ G
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[3]~FFÉ H
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[4]~FFÉ I
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FFÉ J
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FFÉ K
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[7]~FFÉ L
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[1]~FF∞ 	
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[2]~FF∞ 
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[3]~FF£ 	
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[4]~FF∞ 
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[5]~FF£ 
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[6]~FF£ 
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[7]~FF∞ 
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[8]~FFA 
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[9]~FF/ 

É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[10]~FF/ 
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[11]~FF@ 
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[12]~FF4 
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[13]~FF4 
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[14]~FF/ 
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[15]~FF4 
Ñ~ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dqs_p_IN_HI_p[1]~FF/ 
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[1]~FFA !
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[2]~FFA "
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[3]~FFB #
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[4]~FF@ %
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[5]~FFA &
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[6]~FFA '
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[7]~FFA (
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[8]~FF> 
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[9]~FFB 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[10]~FFB 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[11]~FFA 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[12]~FFA 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[13]~FFA 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[14]~FFB 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[15]~FFA 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[16]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[17]~FF/ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[18]~FF/ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[19]~FF/ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[20]~FF/ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[21]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[22]~FF/ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[23]~FF/ !
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[24]~FF/ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[25]~FF/ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[26]~FF/ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[27]~FF/ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[28]~FF/ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[29]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[30]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[31]~FF/ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[32]~FF> 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[33]~FF> 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[34]~FF@ #
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[35]~FFA #
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[36]~FF4 %
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[37]~FF@ (
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[38]~FF@ $
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[39]~FFA %
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[40]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[41]~FF@ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[42]~FF@ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[43]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[44]~FF@ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[45]~FF> 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[46]~FFA 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[47]~FF@ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[48]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[49]~FF/ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[50]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[51]~FF/ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[52]~FF4  
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[53]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[54]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[55]~FF/  
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[56]~FF2 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[57]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[58]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[59]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[60]~FF> 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[61]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[62]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[63]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[64]~FFA 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[65]~FF> 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[66]~FFA 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[67]~FFA 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[68]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[69]~FF@ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[70]~FFA 	
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[71]~FFA 

qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[72]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[73]~FF@ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[74]~FF@ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[75]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[76]~FFA 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[77]~FF@ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[78]~FFA 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[79]~FF> 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[80]~FFB 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[81]~FF/ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[82]~FF@ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[83]~FFA 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[84]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[85]~FF4 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[86]~FF4 	
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[87]~FF/ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[88]~FF@ 

qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[89]~FF@ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[90]~FF@ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[91]~FF> 

qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[92]~FFB 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[93]~FFA 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[94]~FF@ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[95]~FF> 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[96]~FFB 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[97]~FFK 

qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[98]~FFA 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[99]~FFB 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[100]~FF> 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[101]~FFB 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[102]~FFK 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[103]~FFA 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[104]~FFA 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[105]~FF> 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[106]~FF> 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[107]~FF@ 	
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[108]~FF@ 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[109]~FF> 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[110]~FF@ 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[111]~FF> 	
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[112]~FFK 	
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[113]~FFK 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[114]~FFK 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[115]~FFK 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[116]~FFO 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[117]~FFK 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[118]~FFK 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[119]~FFB 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[120]~FFA 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[121]~FFB 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[122]~FF@ 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[123]~FF@ 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[124]~FFB 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[125]~FFB 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[126]~FF@ 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[127]~FF> 
}vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[1]~FF∞ $
|vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[2]~FFK  
o_dm_hi[1]~FF[ 

LUT__29515[ 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FFh M

LUT__29528h M
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FFs F

LUT__29538s F
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[3]~FFn R

LUT__29545n R
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[4]~FFj H

LUT__29554j H
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FFs O

LUT__29562s O
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[6]~FFh F

LUT__29566h F
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FFs A

LUT__29573s A
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[8]~FFs J

LUT__29577s J
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FFj <

LUT__29578j <
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FFj >

LUT__29579j >
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF∞ 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/odt_cnt[1]~FF¶ 9

LUT__29580¶ 9
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/odt_cnt[2]~FF¶ 4

LUT__29581¶ 4
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/odt_cnt[3]~FF¶ 5

LUT__29582¶ 5
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[1]~FFh V

LUT__29586h V
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[2]~FFm T

LUT__29590m T
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[3]~FFl X

LUT__29593l X
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[4]~FFm W

LUT__29597m W
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[5]~FFl U

LUT__29600l U
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[6]~FFj U

LUT__29603j U
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[7]~FFj Z

LUT__29604j Z
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][1]~FFz b

LUT__29605z b
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][2]~FFj n

LUT__29606j n
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][3]~FFÜ d

LUT__29607Ü d
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][4]~FFw X

LUT__29608w X
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][5]~FF~ X

LUT__29609~ X
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][6]~FFj c

LUT__29610j c
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][7]~FFw o

LUT__29611w o
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][8]~FFn [

LUT__29612n [
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][9]~FF~ o

LUT__29613~ o
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][10]~FFá j

LUT__29614á j
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][11]~FFj i

LUT__29615j i
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][12]~FFà ^

LUT__29616à ^
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][13]~FFá k

LUT__29617á k
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][14]~FFv ]

LUT__29618v ]
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][15]~FFÖ \

LUT__29619Ö \
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][0]~FFo k
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][1]~FF~ c
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][2]~FFl m
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][3]~FFÜ _
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][4]~FFv V
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][5]~FF~ V
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][6]~FFl c
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][7]~FFv o
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][8]~FFl Z
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][9]~FF} p
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][10]~FFÜ h
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][11]~FFm d
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][12]~FFÉ a
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][13]~FFÅ k
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][14]~FFl b
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][15]~FFá X
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][0]~FFl h
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][1]~FFz a
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][2]~FFn n
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][3]~FFÅ d
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][4]~FFw U
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][5]~FF} U
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][6]~FFp g
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][7]~FFv n
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][8]~FFm X
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][9]~FFz n
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][10]~FFÖ j
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][11]~FFj h
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][12]~FFÉ ]
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][13]~FFÉ k
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][14]~FFn `
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][15]~FFÖ W
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][0]~FFm e
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][1]~FF} e
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][2]~FFl k
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][3]~FFÅ b
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][4]~FFw Z
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][5]~FFÅ Z
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][6]~FFn c
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][7]~FFw n
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][8]~FFl [
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][9]~FF} m
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][10]~FFÖ i
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][11]~FFh c
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][12]~FFÉ ^
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][13]~FFÜ l
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][14]~FFl `
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][15]~FFÉ [
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][0]~FFl e
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][1]~FF~ `
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][2]~FFh m
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][3]~FFÉ e
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][4]~FFv Z
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][5]~FFÅ [
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][6]~FFn e
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][7]~FFp m
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][8]~FFp Z
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][9]~FF} n
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][10]~FFÜ g
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][11]~FFj d
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][12]~FFÉ b
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][13]~FF} g
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][14]~FFj _
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][15]~FFÖ Z
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][0]~FFm j
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][1]~FF} _
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][2]~FFl l
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][3]~FFÜ `
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][4]~FFv W
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][5]~FF} W
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][6]~FFm h
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][7]~FFv j
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][8]~FFl ]
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][9]~FF} k
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][10]~FFÉ f
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][11]~FFl i
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][12]~FFÖ ^
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][13]~FFÖ g
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][14]~FFo ^
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][15]~FFÜ W
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][0]~FFm i
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][1]~FF} b
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][2]~FFh k
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][3]~FFÖ e
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][4]~FFp Y
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][5]~FF} Z
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][6]~FFm b
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][7]~FFp j
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][8]~FFn X
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][9]~FF~ l
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][10]~FFÖ f
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][11]~FFh a
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][12]~FFÜ ]
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][13]~FF~ k
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][14]~FFn _
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][15]~FFÉ Y
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][0]~FFn g
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][1]~FF~ b
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][2]~FFj k
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][3]~FFá `
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][4]~FFv X
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][5]~FF~ [
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][6]~FFj b
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][7]~FFw j
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][8]~FFj [
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][9]~FFz k
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][10]~FFÉ d
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][11]~FFj f
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][12]~FFÖ _
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][13]~FF~ g
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][14]~FFp ^
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][15]~FFÉ W
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][1]~FFw b
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][2]~FFj o
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][3]~FFÜ e
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][4]~FFw W
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][5]~FF~ W
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][6]~FFp e
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][7]~FFw m
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][8]~FFn Y
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][9]~FF~ n
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][10]~FFá i
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][11]~FFp i
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][12]~FF} [
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][13]~FFá l
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][14]~FFm ]
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][15]~FFÖ [
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][0]~FFo j
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][1]~FF~ d
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][2]~FFl n
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][3]~FFÉ _
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][4]~FFz V
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][5]~FF~ U
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][6]~FFo c
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][7]~FFv l
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][8]~FFl a
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][9]~FF} q
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][10]~FFÜ i
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][11]~FFe g
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][12]~FFÉ `
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][13]~FFÅ i
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][14]~FFh b
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][15]~FFá Y
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][0]~FFj g
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][1]~FFv a
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][2]~FFn o
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][3]~FFÅ e
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][4]~FFw V
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][5]~FF} T
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][6]~FFp h
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][7]~FFv m
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][8]~FFm Y
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][9]~FFz m
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][10]~FFÖ k
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][11]~FFe h
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][12]~FF~ ]
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][13]~FFÉ j
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][14]~FFm `
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][15]~FFÖ X
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][0]~FFm f
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][1]~FF} d
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][2]~FFl j
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][3]~FFÅ c
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][4]~FFw Y
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][5]~FFÅ Y
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][6]~FFv c
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][7]~FFw q
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][8]~FFl \
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][9]~FF} l
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][10]~FFÉ i
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][11]~FFh d
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][12]~FF~ ^
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][13]~FFÜ k
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][14]~FFl _
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][15]~FFÉ \
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][0]~FFl d
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][1]~FF~ \
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][2]~FFh l
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][3]~FF~ i
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][4]~FFv [
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][5]~FF~ Y
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][6]~FFn d
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][7]~FFp n
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][8]~FFp [
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][9]~FF} o
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][10]~FFÜ f
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][11]~FFe d
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][12]~FFÉ c
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][13]~FF} h
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][14]~FFj ^
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][15]~FFÖ Y
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][0]~FFm k
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][1]~FF} ^
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][2]~FFe l
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][3]~FFÜ a
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][4]~FFw T
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][5]~FF} V
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][6]~FFm g
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][7]~FFo n
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][8]~FFl ^
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][9]~FF} j
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][10]~FF~ f
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][11]~FFe i
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][12]~FFÅ ^
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][13]~FFÖ h
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][14]~FFo ]
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][15]~FFÜ V
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][0]~FFm c
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][1]~FF} a
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][2]~FFh j
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][3]~FFÖ d
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][4]~FFp _
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][5]~FF} Y
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][6]~FFm a
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][7]~FFp k
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][8]~FFn \
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][9]~FF~ m
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][10]~FF} f
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][11]~FFh `
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][12]~FFÅ ]
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][13]~FF~ j
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][14]~FFn ^
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][15]~FFÉ Z
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][0]~FFn h
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][1]~FF~ a
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][2]~FFj j
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][3]~FFá a
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][4]~FFv S
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][5]~FF~ Z
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][6]~FFj a
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][7]~FFw i
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][8]~FFj \
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][9]~FFz j
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][10]~FFz d
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][11]~FFj e
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][12]~FF~ _
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][13]~FF~ h
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][14]~FFp ]
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][15]~FFÉ V
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[1]~FF≤ W

LUT__29627≤ W
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[2]~FF∞ U

LUT__29628∞ U
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[3]~FF≤ V

LUT__29629≤ V
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[4]~FF∞ W

LUT__29630∞ W
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[5]~FF∞ X

LUT__29631∞ X
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[6]~FF∞ Y

LUT__29632∞ Y
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[7]~FF∞ Z

LUT__29633∞ Z
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[8]~FF∞ [

LUT__29634∞ [
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[9]~FF≤ \

LUT__29635≤ \
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[10]~FF∞ ]

LUT__29636∞ ]
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[11]~FF∞ ^

LUT__29637∞ ^
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[12]~FF∞ _

LUT__29638∞ _
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[13]~FF∞ `

LUT__29639∞ `
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[14]~FF∞ a

LUT__29640∞ a
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[15]~FF∞ \

LUT__29641∞ \
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[1]~FF∞ G

LUT__29642∞ G
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[2]~FF∞ I

LUT__29643∞ I
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[3]~FF∞ J

LUT__29644∞ J
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[4]~FF∞ K

LUT__29645∞ K
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[5]~FF∞ L

LUT__29646∞ L
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[6]~FF∞ M

LUT__29647∞ M
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[7]~FF∞ P

LUT__29648∞ P
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[8]~FF∞ O

LUT__29649∞ O
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[9]~FF∞ N

LUT__29650∞ N
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[10]~FF∞ Q

LUT__29651∞ Q
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[11]~FF∞ R

LUT__29652∞ R
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[12]~FF∞ S

LUT__29653∞ S
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[13]~FF∞ T

LUT__29654∞ T
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[14]~FF≤ S

LUT__29655≤ S
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[15]~FF∞ V

LUT__29656∞ V
xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[1]~FF¢ d

LUT__29657¢ d
xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[2]~FF¢ a

LUT__29658¢ a
xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[3]~FFü b

LUT__29659ü b
xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[4]~FFü c

LUT__29660ü c
xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[5]~FFü d

LUT__29661ü d
xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[6]~FF¢ e

LUT__29662¢ e
xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[7]~FF¢ f

LUT__29663¢ f
xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[8]~FFü g

LUT__29664ü g
xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[9]~FFü h

LUT__29665ü h
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[10]~FFü f

LUT__29666ü f
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[11]~FFü j

LUT__29667ü j
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[12]~FF¢ k

LUT__29668¢ k
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[13]~FF¢ g

LUT__29669¢ g
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[14]~FFü k

LUT__29670ü k
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[15]~FFü i

LUT__29671ü i
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[1]~FFà m
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[2]~FF~ r
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[3]~FFÉ s
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[4]~FFm u
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[5]~FFÜ p
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[6]~FFp s
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[7]~FFl x
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[8]~FFp T
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[9]~FFà g
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[1]~FFv d
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[2]~FFj p
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[3]~FFÜ c
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[4]~FFz W
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[5]~FFz X
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[6]~FFe c
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[7]~FFn m
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[8]~FFm Z
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[9]~FFz o
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[10]~FFÅ j
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[11]~FFe f
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[12]~FFà X
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[13]~FFá c
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[14]~FFv \
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[15]~FFp W
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p0[1]~FFÉ T
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p0[2]~FFw ]
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[1]~FFà q
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[2]~FFÖ o
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[3]~FF~ s
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[4]~FFw u
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[5]~FFá o
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[6]~FFz s
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[7]~FFv r
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[8]~FFw _
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[9]~FFà b
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[1]~FFz `
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[2]~FFp l
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[3]~FFá d
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[4]~FFw \
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[5]~FFÅ \
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[6]~FFj `
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[7]~FF} s
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[8]~FFv Y
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[9]~FF~ t
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[10]~FFá p
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[11]~FFp f
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[12]~FFà [
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[13]~FFá h
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[14]~FFv b
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[15]~FFÖ `
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p0[1]~FFÉ U
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p0[2]~FFz T
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[1]~FFà n
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[2]~FF~ q
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[3]~FFÉ r
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[4]~FFw r
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[5]~FFÜ o
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[6]~FFp r
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[7]~FFl w
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[8]~FFp S
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[9]~FFà f
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[1]~FF} `
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[2]~FFj m
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[3]~FFÜ b
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[4]~FFz S
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[5]~FF} R
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[6]~FFe b
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[7]~FFw p
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[8]~FFm S
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[9]~FFÉ o
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[10]~FFà j
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[11]~FFm l
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[12]~FFà ]
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[13]~FFá g
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[14]~FFv ^
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[15]~FFá \
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p1[1]~FFÖ T
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p1[2]~FFz ]
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[1]~FFà p
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[2]~FFÖ n
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[3]~FFÉ n
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[4]~FFw t
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[5]~FFá n
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[6]~FFz r
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[7]~FFv q
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[8]~FFw ^
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[9]~FFï b
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[1]~FF} ]
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[2]~FFm n
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[3]~FFà d
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[4]~FF~ T
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[5]~FF} X
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[6]~FFe `
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[7]~FF} r
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[8]~FFz R
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[9]~FF~ p
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[10]~FFá m
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[11]~FFo m
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[12]~FFà \
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[13]~FFà k
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[14]~FFv `
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[15]~FFÖ ]
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p1[1]~FFÉ S
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p1[2]~FF J
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[1]~FFß M

LUT__29672ß M
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[2]~FF° P

LUT__29673° P
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[3]~FF¢ R

LUT__29674¢ R
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[4]~FFü R

LUT__29675ü R
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[5]~FFß P

LUT__29676ß P
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[6]~FFü Z

LUT__29677ü Z
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[7]~FFò [

LUT__29678ò [
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[8]~FFü \

LUT__29679ü \
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[9]~FFü S

LUT__29680ü S
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[10]~FF¢ ^

LUT__29681¢ ^
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[11]~FF¢ `

LUT__29682¢ `
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[12]~FFü W

LUT__29683ü W
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[13]~FF¢ c

LUT__29684¢ c
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[14]~FFù @

LUT__29685ù @
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[15]~FF° H

LUT__29686° H
mfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[1]~FFß B

LUT__29687ß B
mfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[2]~FFß D

LUT__29688ß D
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[1]~FFà R

LUT__29689à R
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[2]~FFà c

LUT__29690à c
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[3]~FFï `

LUT__29691ï `
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[4]~FFó C

LUT__29692ó C
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[5]~FFï W

LUT__29693ï W
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[6]~FFà `

LUT__29694à `
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[7]~FFó D

LUT__29695ó D
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[8]~FFï R

LUT__29696ï R
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[9]~FFï [

LUT__29697ï [
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[10]~FFó E

LUT__29698ó E
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[11]~FFá U

LUT__29699á U
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[12]~FFß O

LUT__29700ß O
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[13]~FF¢ Z

LUT__29701¢ Z
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[14]~FF° J

LUT__29702° J
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[15]~FF¢ V

LUT__29703¢ V
mfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[1]~FFÖ R

LUT__29704Ö R
mfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[2]~FFÜ T

LUT__29705Ü T
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[1]~FFß N
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[2]~FF° Q
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[3]~FF¢ S
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[4]~FF¢ U
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[5]~FFß Q
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[6]~FFü [
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[7]~FFò \
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[8]~FFü ]
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[9]~FFü Y
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[10]~FF¢ _
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[11]~FFü `
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[12]~FFü a
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[13]~FF¢ b
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[14]~FFù I
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[15]~FF¢ ]
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_ba_p[1]~FFß E
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_ba_p[2]~FF° K
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[1]~FFà S

LUT__29709à S
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[2]~FFÖ c

LUT__29713Ö c
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[3]~FFï a

LUT__29717ï a
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[4]~FFà _

LUT__29721à _
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[5]~FFï _

LUT__29725ï _
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[6]~FFà a

LUT__29729à a
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[7]~FFï h

LUT__29733ï h
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[8]~FFï S

LUT__29737ï S
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[9]~FFï \

LUT__29741ï \
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[10]~FFò T

LUT__29743ò T
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[11]~FFá V

LUT__29745á V
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[12]~FFü T

LUT__29747ü T
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[13]~FFï Z

LUT__29749ï Z
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[14]~FF¢ T

LUT__29751¢ T
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[15]~FFò V

LUT__29753ò V
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ba_p[1]~FFÖ S

LUT__29754Ö S
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ba_p[2]~FFÜ U

LUT__29755Ü U
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[1]~FF^ p

LUT__29757^ p
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[2]~FF^ t

LUT__29758^ t
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[3]~FFJ p

LUT__29761J p
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[4]~FFJ o

LUT__29762J o
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[5]~FFJ v

LUT__29764J v
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[6]~FFJ t

LUT__29765J t
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[7]~FFJ u

LUT__29766J u
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[8]~FF^ c

LUT__29770^ c
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[9]~FF^ `

LUT__29771^ `
|vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[10]~FF^ j

LUT__29773^ j
|vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[11]~FF^ h

LUT__29775^ h
|vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[12]~FF^ i

LUT__29776^ i
|vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[13]~FF^ ^

LUT__29778^ ^
|vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[14]~FF^ _

LUT__29779^ _
|vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[15]~FF^ e

LUT__29781^ e
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[1]~FFù O

LUT__29782ù O
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[2]~FFó M

LUT__29783ó M
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[3]~FFó L

LUT__29784ó L
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[4]~FFó N

LUT__29785ó N
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[5]~FFò S

LUT__29786ò S
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[6]~FFó O

LUT__29787ó O
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[7]~FFü U

LUT__29788ü U
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[8]~FF° O

LUT__29789° O
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[9]~FFò W

LUT__29790ò W
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[10]~FFü X

LUT__29791ü X
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[11]~FFï U

LUT__29792ï U
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[12]~FFõ Z

LUT__29793õ Z
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[13]~FFï X

LUT__29794ï X
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[14]~FFò _

LUT__29795ò _
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[15]~FFï ]

LUT__29796ï ]
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_start~FFñ 

LUT__29797ñ 
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/counter[0]~FF° 

LUT__29798° 
shift_ena~FF¢ 

LUT__29799¢ 
shift[0]~FFó 

LUT__29800ó 
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_shift_busy~FFò 
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/ena_p~FFó 
leddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/counter_start~FFû 
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/counter[1]~FFû 

LUT__29803û 
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/counter[2]~FF° 

LUT__29804° 
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/counter[3]~FF¢ 

LUT__29806¢ 
shift[1]~FFñ 

LUT__29807ñ 
shift[2]~FFñ 

LUT__29808ñ 
DR0/dff_5/i1067_rst_7~FF} ’
DR0/dff_5/i1075_rst_7~FFw –
DR0/dff_5/i1083_rst_7~FFz œ
DR0/dff_5/i1091_rst_7~FFw ‘
DR0/dff_5/i1099_rst_7~FFr Õ
DR0/dff_5/i1107_rst_7~FFi ‹
DR0/dff_5/i1115_rst_7~FFc œ
DR0/dff_5/i1123_rst_7~FFl “
DR0/dff_5/i1131_rst_7~FFm Õ
DR0/dff_5/i1139_rst_7~FFd ÿ
DR0/dff_5/i1147_rst_7~FFi Õ
DR0/dff_5/i1155_rst_7~FFd Õ
DR0/dff_5/i1163_rst_7~FFa À
DR0/dff_5/i1171_rst_7~FFY ∆
DR0/dff_5/i1179_rst_7~FFX ø
DR0/dff_5/i1187_rst_7~FF\ π
DR0/dff_5/i1195_rst_7~FF^ ∆
DR0/dff_5/i321_rst_4~FFR ≤
DR0/dff_5/i593_rst_7~FF[ ‡
DR0/dff_5/i321_rst_5~FFR ∂
DR0/dff_5/i601_rst_7~FF^ ‡
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_state[1]~FFí 

LUT__29811í 
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_state[2]~FFë !

LUT__29813ë !
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_state[3]~FFâ #

LUT__29816â #
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/loop_cnt[1]~FFâ '

LUT__29821â '
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[1]~FFv (
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[2]~FF %
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[5]~FFv $

LUT__29823v $
d^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[84]~FFv )

LUT__29822v )
d^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[85]~FF (
d^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[88]~FFv %
d^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[90]~FFv #
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[1]~FFi w

LUT__29824i w
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[2]~FFx {

LUT__29825x {
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[3]~FFi |

LUT__29826i |
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[4]~FFo z

LUT__29827o z
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[5]~FFl z

LUT__29828l z
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[6]~FFh 

LUT__29829h 
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[7]~FFh }

LUT__29830h }
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[8]~FFi Å

LUT__29831i Å
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[9]~FFl Ç

LUT__29832l Ç
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[10]~FFl É

LUT__29833l É
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[11]~FFo Å

LUT__29834o Å
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[12]~FFi É

LUT__29836i É
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[13]~FFi Ç

LUT__29837i Ç
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[14]~FFi Ñ

LUT__29838i Ñ
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[15]~FFh à

LUT__29839h à
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[16]~FFi â

LUT__29840i â
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[17]~FFi Ö

LUT__29841i Ö
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[18]~FFi ã

LUT__29842i ã
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[19]~FFi å

LUT__29843i å
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[20]~FFi á

LUT__29844i á
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[21]~FFi é

LUT__29845i é
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[22]~FFi è

LUT__29846i è
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[23]~FFh á

LUT__29847h á
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[24]~FFl ë

LUT__29848l ë
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[25]~FFh í

LUT__29849h í
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[26]~FFi ç

LUT__29850i ç
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[27]~FFh î

LUT__29851h î
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[28]~FFh ë

LUT__29852h ë
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[29]~FFi ê

LUT__29853i ê
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[30]~FFl í

LUT__29854l í
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[31]~FFh ì

LUT__29855h ì
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[1]~FFv z

LUT__29856v z
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[2]~FF| z

LUT__29857| z
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[3]~FF~ z

LUT__29858~ z
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[4]~FF~ |

LUT__29859~ |
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[5]~FFx }

LUT__29860x }
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[6]~FFx z

LUT__29861x z
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[7]~FFv Ç

LUT__29862v Ç
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[8]~FFv ~

LUT__29863v ~
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[9]~FFz {

LUT__29864z {
d^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[10]~FFz ~

LUT__29865z ~
d^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[11]~FFz }

LUT__29866z }
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[12]~FFx Å

LUT__29867x Å
d^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[13]~FFx 

LUT__29868x 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[14]~FF~ Ä

LUT__29869~ Ä
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[15]~FF~ Å

LUT__29870~ Å
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[16]~FFz É

LUT__29871z É
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[17]~FFx É

LUT__29872x É
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[18]~FFz Ñ

LUT__29873z Ñ
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[19]~FFx á

LUT__29874x á
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[20]~FFx Ü

LUT__29875x Ü
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[21]~FF~ á

LUT__29876~ á
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[22]~FFv à

LUT__29877v à
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[23]~FFx Ö

LUT__29878x Ö
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[24]~FFv ä

LUT__29879v ä
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[25]~FFx ã

LUT__29880x ã
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[26]~FFz å

LUT__29881z å
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[27]~FFz ê

LUT__29882z ê
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[28]~FFx å

LUT__29883x å
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[29]~FFx è

LUT__29884x è
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[30]~FFv ê

LUT__29885v ê
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[31]~FFx ê

LUT__29886x ê
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[1]~FFû )

LUT__29888û )
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[2]~FF° &

LUT__29890° &
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[3]~FF° (

LUT__29891° (
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[4]~FF¢ '

LUT__29893¢ '
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[5]~FFû $

LUT__29895û $
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[6]~FFû "

LUT__29896û "
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[7]~FF° !

LUT__29898° !
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[8]~FF¢ $

LUT__29899¢ $
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[9]~FF¢ 

LUT__29902¢ 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[10]~FF° #

LUT__29904° #
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[11]~FF¢ #

LUT__29905¢ #
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[12]~FF¢  

LUT__29907¢  
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[13]~FFû %

LUT__29909û %
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[14]~FFû 

LUT__29911û 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[15]~FFû 

LUT__29912û 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[16]~FFí 

LUT__29914í 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[17]~FFí 

LUT__29915í 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[18]~FFï !

LUT__29917ï !
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[19]~FFö "

LUT__29919ö "
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[20]~FFí #

LUT__29922í #
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[21]~FFí 

LUT__29923í 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[22]~FFó "

LUT__29926ó "
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[23]~FFó 

LUT__29927ó 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[24]~FFñ #

LUT__29930ñ #
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[25]~FFó '

LUT__29931ó '
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[26]~FFö #

LUT__29933ö #
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[27]~FFñ &

LUT__29935ñ &
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[28]~FFñ %

LUT__29936ñ %
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[29]~FFó (

LUT__29938ó (
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[30]~FFò '

LUT__29940ò '
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[31]~FFò )

LUT__29941ò )
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[1]~FF° 

LUT__29942° 
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[2]~FFû 

LUT__29944û 
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[3]~FF° 

LUT__29946° 
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[4]~FF° 

LUT__29947° 
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[5]~FF¢ 

LUT__29949¢ 
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[6]~FF¢ 

LUT__29951¢ 
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[7]~FFû 

LUT__29952û 
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[8]~FF¢ 

LUT__29954¢ 
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[9]~FFö 

LUT__29956ö 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[10]~FFò 

LUT__29957ò 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[11]~FFò 

LUT__29959ò 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[12]~FF¢ 

LUT__29961¢ 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[13]~FF¢ 

LUT__29962¢ 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[14]~FF¢ 

LUT__29964¢ 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[15]~FF¢ 

LUT__29966¢ 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[16]~FF¢ 

LUT__29967¢ 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[17]~FF¢ 

LUT__29969¢ 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[18]~FFö 

LUT__29970ö 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[19]~FFó 

LUT__29972ó 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[20]~FFö 

LUT__29975ö 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[21]~FFö 

LUT__29976ö 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[22]~FF° 

LUT__29978° 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[23]~FFû 

LUT__29980û 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[24]~FFû 

LUT__29982û 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[25]~FFû 

LUT__29983û 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[26]~FFö 

LUT__29985ö 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[27]~FF¢ 

LUT__29987¢ 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[28]~FF° 

LUT__29989° 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[29]~FF° 

LUT__29990° 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[30]~FF° 

LUT__29992° 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[31]~FF° 

LUT__29993° 
_Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_cnt[1]~FFG  

LUT__29994G  
' ddr3_ctl_axi/cal_shift_val[1]~FFë 

LUT__29996ë 
' ddr3_ctl_axi/cal_shift_val[2]~FFí 

LUT__29999í 
&ddr3_ctl_axi/cal_fail_log[1]~FFí 


LUT__30001í 

&ddr3_ctl_axi/cal_fail_log[2]~FFï 

LUT__30002ï 
&ddr3_ctl_axi/cal_fail_log[3]~FFï 

LUT__30003ï 
&ddr3_ctl_axi/cal_fail_log[4]~FFñ 

LUT__30004ñ 
&ddr3_ctl_axi/cal_fail_log[5]~FFë 

LUT__30005ë 
&ddr3_ctl_axi/cal_fail_log[6]~FFë 

LUT__30006ë 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/Fail_log[7]~FFë 

LUT__30007ë 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_first_pass[1]~FFë 

LUT__30008ë 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_first_pass[2]~FFí 

LUT__28321í 
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_last_pass[1]~FFë 

LUT__30009ë 
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_last_pass[2]~FFé 
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_first_pass_round[1]~FFó 

LUT__30012ó 
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_first_pass_round[2]~FFó 

LUT__28333ó 
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_first_pass_round[3]~FFû 
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_last_pass_round[1]~FFò 

LUT__30015ò 
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_last_pass_round[2]~FF° 
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val_round[1]~FFé 

LUT__30017é 
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val_round[2]~FFé 


LUT__30020é 

f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val_round[3]~FFé 

LUT__30022é 
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val[1]~FFã 

LUT__30024ã 
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val[2]~FFâ 	

LUT__30027â 	
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val[3]~FFé 	

LUT__30028é 	
DR0/dff_5/i1203_rst_7~FF_ Õ
DR0/dff_5/i609_rst_7~FFa ‰
DR0/dff_5/i321_rst_6~FFR ∑
DR0/dff_5/i1211_rst_7~FFY º
DR0/dff_5/i617_rst_7~FFm Ê
DR0/dff_5/i321_rst_7~FFS ∑
DR0/dff_5/i1219_rst_7~FF^ π
DR0/dff_5/i625_rst_7~FFZ ÷
DR0/dff_5/i329_rst_7~FFR æ
DR0/dff_5/i112_rst_7~FF9 ô
DR0/dff_5/i120_rst_7~FF; û
DR0/dff_5/i1227_rst_7~FF\ ≤
DR0/dff_5/i634_rst_2~FFZ „
DR0/dff_5/i337_rst_7~FFR ¬
DR0/dff_5/i128_rst_7~FF; ó
DR0/dff_5/i136_rst_7~FF8 ù
DR0/dff_5/i1235_rst_7~FFX ¥
DR0/dff_5/i634_rst_3~FFZ ‰
DR0/dff_5/i1243_rst_7~FFT º
DR0/dff_5/i345_rst_7~FFS ¿
DR0/dff_5/i1251_rst_7~FFV ∏
DR0/dff_5/i1260_rst_2~FFX π
DR0/dff_5/i1260_rst_3~FFX ∏
DR0/dff_5/i1260_rst_4~FFX ∑
DR0/dff_5/i1260_rst_5~FFX ∂
DR0/dff_5/i1260_rst_6~FFX ≤
DR0/dff_5/i1260_rst_7~FFX ±
DR0/dff_5/i1268_rst_7~FFV ≥
DR0/dff_5/i1276_rst_7~FFX ™
ùïddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FFó 
ùïddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FFñ 
ùïddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FFò t
ùïddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FFò s
ùïddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FFò w
ùïddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FFò x
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0~FF- !
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1~FF- "
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2~FFU $
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3~FFU #
DR0/dff_5/i144_rst_7~FF9 °
DR0/dff_5/i152_rst_7~FF- û
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4~FFU "
DR0/dff_5/i634_rst_4~FFZ Â
DR0/dff_5/i353_rst_7~FFY ¿
DR0/dff_5/i160_rst_7~FF8 ¶
DR0/dff_5/i168_rst_7~FF; §
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5~FFU !
DR0/dff_5/i634_rst_5~FFZ Ê
DR0/dff_5/i361_rst_7~FFX «
DR0/dff_5/i176_rst_7~FF; ®
DR0/dff_5/i184_rst_7~FF8 ™
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6~FFb !
DR0/dff_5/i634_rst_6~FFZ Á
DR0/dff_5/i369_rst_7~FFT ƒ
DR0/dff_5/i192_rst_7~FF8 ≤
DR0/dff_5/i200_rst_7~FF: Ø
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7~FFb &
DR0/dff_5/i634_rst_7~FFZ Ë
DR0/dff_5/i377_rst_7~FFR …
DR0/dff_5/i208_rst_7~FFC ≠
DR0/dff_5/i216_rst_7~FFC ≥
DR0/dff_5/i642_rst_7~FF_ ‰
DR0/dff_5/i385_rst_7~FFK  
DR0/dff_5/i224_rst_7~FF8 ø
DR0/dff_5/i232_rst_7~FF; ∂
DR0/dff_5/i650_rst_7~FFa Í
DR0/dff_5/i393_rst_7~FF; ƒ
DR0/dff_5/i240_rst_7~FF8 ∫
DR0/dff_5/i248_rst_7~FF; ≠
DR0/dff_5/i658_rst_7~FFa Ô
DR0/dff_5/i401_rst_7~FFG »
DR0/dff_5/i256_rst_7~FFC ®
DR0/dff_5/i264_rst_7~FFG Ø
DR0/dff_5/i666_rst_7~FF[ Î
DR0/dff_5/i409_rst_7~FFR Ø
DR0/dff_5/i272_rst_7~FFG ¿
DR0/dff_5/i280_rst_7~FFG ∏
DR0/dff_5/i674_rst_7~FFc Ï
DR0/dff_5/i417_rst_7~FFC ¿
DR0/dff_5/i288_rst_7~FFN ®
DR0/dff_5/i296_rst_7~FFG ´
DR0/dff_5/i682_rst_7~FFi Ù
DR0/dff_5/i425_rst_7~FFC Œ
DR0/dff_5/i304_rst_7~FFG ®
DR0/dff_5/i312_rst_7~FFR ¶
DR0/dff_5/i433_rst_7~FFG  
DR0/dff_5/i690_rst_7~FFw ˇ
DR0/dff_5/i441_rst_7~FF: …
DR0/dff_5/i698_rst_7~FFi Ï
DR0/dff_5/i449_rst_7~FF: ¡
DR0/dff_5/i706_rst_7~FFi ë
DR0/dff_5/i457_rst_7~FFK Õ
DR0/dff_5/i714_rst_7~FFi ¸
DR0/dff_5/i465_rst_7~FFK ’
DR0/dff_5/i722_rst_7~FFd Ô
DR0/dff_5/i473_rst_7~FFR –
DR0/dff_5/i730_rst_7~FFw ä
DR0/dff_5/i481_rst_7~FF[ À
DR0/dff_5/i738_rst_7~FFw ê
DR0/dff_5/i489_rst_7~FFK Ÿ
DR0/dff_5/i746_rst_7~FF| Ü
DR0/dff_5/i497_rst_7~FFC „
DR0/dff_5/i754_rst_7~FF| ¸
DR0/dff_5/i505_rst_7~FFC ﬁ
DR0/dff_5/i762_rst_7~FF| ı
DR0/dff_5/i513_rst_7~FFI €
DR0/dff_5/i770_rst_7~FFt Ô
DR0/dff_5/i521_rst_7~FFF ⁄
DR0/dff_5/i778_rst_7~FFz Ó
DR0/dff_5/i529_rst_7~FFF ‚
DR0/dff_5/i786_rst_7~FFz Í
DR0/dff_5/i537_rst_7~FFC Â
DR0/dff_5/i794_rst_7~FF| Ó
DR0/dff_5/i545_rst_7~FFK Á
DR0/dff_5/i802_rst_7~FF} Ò
DR0/dff_5/i810_rst_7~FF| Ê
DR0/dff_5/i818_rst_7~FF} ‹
DR0/dff_5/i826_rst_7~FF} Ê
DR0/dff_5/i834_rst_7~FFw Ë
DR0/dff_5/i842_rst_7~FFr Ï
DR0/dff_5/i850_rst_7~FFr ·
DR0/dff_5/i858_rst_7~FFi È
DR0/dff_5/i866_rst_7~FFm ‚
DR0/dff_5/i874_rst_7~FFl Í
DR0/dff_5/i882_rst_7~FFb 
DR0/dff_5/i890_rst_7~FFc Â
DR0/dff_5/i898_rst_7~FFd ‰
DR0/dff_5/i906_rst_7~FFb ·
DR0/dff_5/i914_rst_7~FFa ·
DR0/dff_5/i922_rst_7~FF^ ‹
DR0/dff_5/i930_rst_7~FF[ ⁄
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[1]~FF^ ª

LUT__30029^ ª
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[2]~FFm Ω

LUT__30030m Ω
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[3]~FFm æ

LUT__30031m æ
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[4]~FFm ø

LUT__30032m ø
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[5]~FFm ¿

LUT__30033m ¿
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[6]~FFm ¡

LUT__30034m ¡
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[7]~FFm √

LUT__30035m √
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[8]~FFm »

LUT__30036m »
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[9]~FFm ƒ

LUT__30037m ƒ
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[10]~FFb  

LUT__30038b  
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[11]~FFm  

LUT__30039m  
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[12]~FFm «

LUT__30040m «
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[13]~FFl »

LUT__30041l »
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[14]~FFm …

LUT__30042m …
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[15]~FFl  

LUT__30043l  
 axi4_awar_mux/rs_req[0]~FFl @

LUT__30047l @
w_ddr3_awready~FF[ E
w_ddr3_avalid~FFl A

LUT__30048l A
w_ddr3_atype~FFx 6
w_ddr3_arready~FFv B
 axi4_awar_mux/rs_req[1]~FFv A

LUT__30050v A
-&u_i2c_timing_ctrl_16bit/clk_cnt[11]~FFS π

LUT__30066S π
-&u_i2c_timing_ctrl_16bit/clk_cnt[10]~FFR ∏

LUT__30067R ∏
,%u_i2c_timing_ctrl_16bit/clk_cnt[9]~FFS µ

LUT__30068S µ
,%u_i2c_timing_ctrl_16bit/clk_cnt[8]~FFS ∂

LUT__30069S ∂
,%u_i2c_timing_ctrl_16bit/clk_cnt[0]~FFR ±

LUT__30070R ±
,%u_i2c_timing_ctrl_16bit/clk_cnt[7]~FFS ≥

LUT__30071S ≥
,%u_i2c_timing_ctrl_16bit/clk_cnt[6]~FFS ¥

LUT__30072S ¥
2+u_i2c_timing_ctrl_16bit/current_state[0]~FFE ∂

LUT__30084E ∂
.'u_i2c_timing_ctrl_16bit/i2c_ctrl_clk~FFR ∂

LUT__30094R ∂
1*u_i2c_timing_ctrl_16bit/i2c_transfer_en~FFK µ

LUT__30097K µ
0)u_i2c_timing_ctrl_16bit/i2c_capture_en~FFK ¥

LUT__30099K ¥
,%u_i2c_timing_ctrl_16bit/clk_cnt[5]~FFR ≥

LUT__30100R ≥
,%u_i2c_timing_ctrl_16bit/clk_cnt[4]~FFR ≤

LUT__30101R ≤
#sc130_i2c_config_index[0]~FFB ∏

LUT__30102B ∏
,%u_i2c_timing_ctrl_16bit/clk_cnt[3]~FFR ≠

LUT__30105R ≠
,%u_i2c_timing_ctrl_16bit/clk_cnt[2]~FFR Æ

LUT__30106R Æ
81u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[0]~FF; ≥

LUT__30109; ≥
QJu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/rd_rst_int~FF; ª
,%u_i2c_timing_ctrl_16bit/clk_cnt[1]~FFR Ø

LUT__30113R Ø
,%u_i2c_timing_ctrl_16bit/afifo_renb~FFE π

LUT__30114E π
-&u_i2c_timing_ctrl_16bit/clk_cnt[15]~FFS ∏

LUT__30115S ∏
-&u_i2c_timing_ctrl_16bit/clk_cnt[14]~FFS ∫

LUT__30116S ∫
-&u_i2c_timing_ctrl_16bit/clk_cnt[13]~FFS ∑

LUT__30117S ∑
-&u_i2c_timing_ctrl_16bit/clk_cnt[12]~FFR ∫

LUT__30118R ∫
3,u_i2c_timing_ctrl_16bit/i2c_stream_cnt[0]~FFB ™

LUT__30129B ™
.'u_i2c_timing_ctrl_16bit/i2c_wdata[0]~FF; Æ

LUT__30134; Æ
*#u_i2c_timing_ctrl_16bit/i2c_ack3~FFE ≠

LUT__30140E ≠
*#u_i2c_timing_ctrl_16bit/i2c_ack2~FFE ¥

LUT__30143E ¥
*#u_i2c_timing_ctrl_16bit/i2c_ack1~FFK ≠

LUT__30146K ≠
)"u_i2c_timing_ctrl_16bit/i2c_ack~FFE ≥

LUT__30149E ≥
.'u_i2c_timing_ctrl_16bit/delay_cnt[1]~FFS †
)"u_i2c_timing_ctrl_16bit/add_215/i1S †
.'u_i2c_timing_ctrl_16bit/delay_cnt[0]~FFS ü
csi_sda_o~FFB ≥

LUT__30157B ≥
2+u_i2c_timing_ctrl_16bit/current_state[1]~FFK Æ

LUT__30126K Æ
2+u_i2c_timing_ctrl_16bit/current_state[2]~FFK ±

LUT__30123K ±
2+u_i2c_timing_ctrl_16bit/current_state[3]~FFK ∞

LUT__30122K ∞
#sc130_i2c_config_index[1]~FFB ∑

LUT__30159B ∑
#sc130_i2c_config_index[2]~FFB ∂

LUT__30160B ∂
#sc130_i2c_config_index[3]~FFB π

LUT__30161B π
#sc130_i2c_config_index[4]~FFB ∫

LUT__30162B ∫
#sc130_i2c_config_index[5]~FFB ª

LUT__30163B ª
#sc130_i2c_config_index[6]~FFE ª

LUT__30164E ª
#sc130_i2c_config_index[7]~FFE ∏

LUT__30165E ∏
5.u_i2c_timing_ctrl_16bit/i2c_config_index[8]~FFE ∫

LUT__30166E ∫
81u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[1]~FF< ∂

LUT__30168< ∂
81u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[2]~FF; ∑

LUT__30170; ∑
81u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[3]~FF< π

LUT__30172< π
81u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[4]~FF; ∂

LUT__30173; ∂
81u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[5]~FF< ∑

LUT__30174< ∑
81u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[8]~FF; ∏

LUT__30175; ∏
81u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[9]~FF; µ

LUT__30177; µ
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[10]~FFB ¥

LUT__30178B ¥
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[11]~FF; ±

LUT__30180; ±
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[12]~FFB ≤

LUT__30182B ≤
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[13]~FF< ≤

LUT__30184< ≤
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[14]~FF; ≤

LUT__30186; ≤
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[15]~FFB ±

LUT__30188B ±
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[16]~FF; π

LUT__30189; π
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[17]~FF< µ

LUT__30191< µ
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[18]~FF< ¥

LUT__30193< ¥
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[19]~FF; ¥

LUT__30195; ¥
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[21]~FFB µ

LUT__30196B µ
¢öu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF; ∫
DR0/dff_5/i938_rst_7~FF^ œ
DR0/dff_5/i553_rst_7~FFF Ï
b[u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FFE Ω
[Tu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/add_29/i1E Ω
xu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[0]~FFK Ω

LUT__30200K Ω
b[u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FFE æ
[Tu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/add_29/i2E æ
b[u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FFE ø
[Tu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/add_29/i3E ø
b[u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FFE ¿
[Tu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/add_29/i4E ¿
b[u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FFE ¡
[Tu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/add_29/i5E ¡
xu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[1]~FFK æ

LUT__30199K æ
xu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[2]~FFB æ

LUT__30198B æ
xu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[3]~FFB ø

LUT__30197B ø
xu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[4]~FFB º
unu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FFS ø
~wu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FFB ¿
~wu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF< æ
~wu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FFS º
~wu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FFS ¿
unu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FF< ø
unu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FFB ¡
unu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FFS Ω
~wu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FFS æ
unu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FFS ¡
3,u_i2c_timing_ctrl_16bit/i2c_stream_cnt[1]~FFB ©

LUT__30201B ©
3,u_i2c_timing_ctrl_16bit/i2c_stream_cnt[2]~FFE ™

LUT__30202E ™
3,u_i2c_timing_ctrl_16bit/i2c_stream_cnt[3]~FFB ´

LUT__30204B ´
.'u_i2c_timing_ctrl_16bit/i2c_wdata[1]~FF< ∞

LUT__30206< ∞
.'u_i2c_timing_ctrl_16bit/i2c_wdata[2]~FF< Æ

LUT__30208< Æ
.'u_i2c_timing_ctrl_16bit/i2c_wdata[3]~FF; ∞

LUT__30210; ∞
.'u_i2c_timing_ctrl_16bit/i2c_wdata[4]~FFB ¨

LUT__30212B ¨
.'u_i2c_timing_ctrl_16bit/i2c_wdata[5]~FFB ≠

LUT__30214B ≠
.'u_i2c_timing_ctrl_16bit/i2c_wdata[6]~FF; Ø

LUT__30215; Ø
.'u_i2c_timing_ctrl_16bit/i2c_wdata[7]~FFB ∞

LUT__30216B ∞
.'u_i2c_timing_ctrl_16bit/delay_cnt[2]~FFS °
)"u_i2c_timing_ctrl_16bit/add_215/i2S °
.'u_i2c_timing_ctrl_16bit/delay_cnt[3]~FFS ¢
)"u_i2c_timing_ctrl_16bit/add_215/i3S ¢
.'u_i2c_timing_ctrl_16bit/delay_cnt[4]~FFS £
)"u_i2c_timing_ctrl_16bit/add_215/i4S £
.'u_i2c_timing_ctrl_16bit/delay_cnt[5]~FFS §
)"u_i2c_timing_ctrl_16bit/add_215/i5S §
.'u_i2c_timing_ctrl_16bit/delay_cnt[6]~FFS •
)"u_i2c_timing_ctrl_16bit/add_215/i6S •
.'u_i2c_timing_ctrl_16bit/delay_cnt[7]~FFS ¶
)"u_i2c_timing_ctrl_16bit/add_215/i7S ¶
.'u_i2c_timing_ctrl_16bit/delay_cnt[8]~FFS ß
)"u_i2c_timing_ctrl_16bit/add_215/i8S ß
.'u_i2c_timing_ctrl_16bit/delay_cnt[9]~FFS ®
)"u_i2c_timing_ctrl_16bit/add_215/i9S ®
/(u_i2c_timing_ctrl_16bit/delay_cnt[10]~FFS ©
*#u_i2c_timing_ctrl_16bit/add_215/i10S ©
/(u_i2c_timing_ctrl_16bit/delay_cnt[11]~FFS ™
*#u_i2c_timing_ctrl_16bit/add_215/i11S ™
/(u_i2c_timing_ctrl_16bit/delay_cnt[12]~FFS ´
*#u_i2c_timing_ctrl_16bit/add_215/i12S ´
/(u_i2c_timing_ctrl_16bit/delay_cnt[13]~FFS ¨
*#u_i2c_timing_ctrl_16bit/add_215/i13S ¨
/(u_i2c_timing_ctrl_16bit/delay_cnt[14]~FFS ≠
*#u_i2c_timing_ctrl_16bit/add_215/i14S ≠
/(u_i2c_timing_ctrl_16bit/delay_cnt[15]~FFS Æ
*#u_i2c_timing_ctrl_16bit/add_215/i15S Æ
/(u_i2c_timing_ctrl_16bit/delay_cnt[16]~FFS Ø
*#u_i2c_timing_ctrl_16bit/add_215/i16S Ø
/(u_i2c_timing_ctrl_16bit/delay_cnt[17]~FFS ∞
*#u_i2c_timing_ctrl_16bit/add_215/i17S ∞
/(u_i2c_timing_ctrl_16bit/delay_cnt[18]~FFS ±
*#u_i2c_timing_ctrl_16bit/add_215/i18S ±
/(u_i2c_timing_ctrl_16bit/delay_cnt[19]~FFS ≤
*#u_i2c_timing_ctrl_16bit/add_215/i19S ≤
dsi_pwm/rc_pwm[0]~FF< º
dsi_pwm_o~FF< ¿

LUT__30355< ¿
dsi_pwm/rc_pwm[1]~FF; º
dsi_pwm/add_11/i1; º
dsi_pwm/rc_pwm[2]~FF; Ω
dsi_pwm/add_11/i2; Ω
dsi_pwm/rc_pwm[3]~FF; æ
dsi_pwm/add_11/i3; æ
dsi_pwm/rc_pwm[4]~FF; ø
dsi_pwm/add_11/i4; ø
dsi_pwm/rc_pwm[5]~FF; ¿
dsi_pwm/add_11/i5; ¿
dsi_pwm/rc_pwm[6]~FF; ¡
dsi_pwm/add_11/i6; ¡
r_csi_rx_vsync0_i[1]~FF¿ ã
 rc_csi_rx_vsync0_f[1]~FF¿ ê

LUT__30356¿ ê
 rc_csi_rx_vsync0_f[2]~FF¿ ë

LUT__30358¿ ë
 rc_csi_rx_vsync0_f[3]~FF¿ å

LUT__30360¿ å
r_csi_rx_vsync0_in[1]~FF¢ 
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/current_state[0]~FF– ì

LUT__30386– ì
YQmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/Rx_LP_D_P_2P~FF’ ö
YQmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/Rx_LP_D_N_1P~FF– ñ
YQmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/Rx_LP_D_N_2P~FF– ë
\Tmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_clkSample_1p~FF– ê

LUT__30365– ê
ZRmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/rx_lp_data[0]~FFÃ ó

LUT__30409Ã ó
 csi_rxd0_hs_term_en_o~FFÕ ç

LUT__30419Õ ç
csi_rxd0_hs_en_o~FFÕ ˆ

LUT__30422Õ ˆ
1)mipi_rx_0/u_efx_csi2_rx/RxStopState[0]~FF≠ Ì

LUT__30424≠ Ì
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/current_state[3]~FFÕ ë

LUT__30418Õ ë
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[0]~FF’ õ

LUT__30434’ õ
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/current_state[2]~FF– è

LUT__30406– è
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/current_state[1]~FFÕ ê

LUT__30414Õ ê
YQmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/Rx_LP_D_P_1P~FF’ ú
ZRmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/rx_lp_data[1]~FFÃ ì

LUT__30435Ã ì
ZRmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/rx_lp_data[2]~FFÃ î

LUT__30436Ã î
ZRmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/rx_lp_data[3]~FFÃ ò

LUT__30437Ã ò
ZRmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/rx_lp_data[4]~FF– ò

LUT__30438– ò
ZRmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/rx_lp_data[5]~FFÕ ó

LUT__30439Õ ó
ZRmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/rx_lp_data[6]~FFÕ ò

LUT__30440Õ ò
ZRmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/rx_lp_data[7]~FF– ô

LUT__30441– ô
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[1]~FF÷ ö

LUT__30442÷ ö
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[2]~FF÷ ù

LUT__30443÷ ù
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[3]~FF÷ ú

LUT__30444÷ ú
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[4]~FF’ ù

LUT__30445’ ù
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[5]~FF’ û

LUT__30446’ û
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[6]~FF’ ü

LUT__30447’ ü
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[7]~FF’ †

LUT__30448’ †
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[8]~FF’ °

LUT__30449’ °
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[9]~FF÷ ¢

LUT__30450÷ ¢
YQmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[10]~FF’ £

LUT__30451’ £
YQmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[11]~FF’ §

LUT__30452’ §
YQmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[12]~FF’ ¢

LUT__30453’ ¢
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_2P[3]~FF¬ „
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_2P[2]~FF  Î
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_2P[1]~FF  €
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_1P[7]~FFŒ ˙
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_1P[6]~FF  Ó
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_1P[5]~FFŒ ˝
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_1P[4]~FFŒ ¸
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_1P[3]~FFŒ ˇ
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_1P[2]~FF  Ï
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxHS_settle_2P~FF¬ 
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_2P[0]~FF  ‰
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxStopState_2P~FF¬ —
\Tmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_3P[0]~FF¬ ”
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxStopState_3P~FF¬ Õ
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxStopState_4P~FF¬ Ã
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxStopState_5P~FF  À
[Smipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxValidHS_2P~FF¡ √
_Wmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_start_1P~FF¿ ‡

LUT__30462¿ ‡
_Wmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_start_2P~FF¡ ¬
_Wmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_start_3P~FF¡ Ω
1)mipi_rx_0/u_efx_csi2_rx/RxSkewCalHS[0]~FF¡ …

LUT__30470¡ …
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_1P[1]~FF  Á
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_2_1P[0]~FF  ›
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_3_1P[0]~FF  ‡
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_4_1P[0]~FF  ﬂ
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_5_1P[0]~FF¬ ›
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_6_1P[0]~FF¬ Ÿ
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_1P[0]~FF¬ ⁄
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_1P[0]~FF  È
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_2P[0]~FF¿ ◊
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_1P[0]~FF¡ º
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_2P[0]~FF¡ ø
0(mipi_rx_0/u_efx_csi2_rx/RxDataHS_0[0]~FF¿ –

LUT__30504¿ –
\Tmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_1P[7]~FF  Â
\Tmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_1P[6]~FF  ‚
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_2P[7]~FFŒ ˘
_Wmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/shift_pattern[0]~FF¬ ’

LUT__30509¬ ’
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_2P[6]~FF  Ë
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_2P[5]~FFŒ Û
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_2P[4]~FFŒ ˚
WOmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/shift_en~FF  ’
[Smipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxValidHS_1P~FF¡ ≈
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxHS_settle_1P~FF¬ Ò
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxStopState_1P~FF¬ ◊
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_2_1P[1]~FF  Ÿ
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_2_1P[2]~FF  ÿ
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_2_1P[3]~FF  ‹
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_2_1P[4]~FF  ﬁ
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_2_1P[5]~FF¬ ‚
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_2_1P[6]~FF  ·
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_2_1P[7]~FF  „
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_2P[1]~FF¿ ⁄
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_2P[2]~FF¬ ‹
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_2P[3]~FF¿ €
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_2P[4]~FF¿ ‹
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_2P[5]~FF¿ Ÿ
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_2P[6]~FF¬ ‘
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_2P[7]~FF¬ ÷
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_1P[1]~FF¡ ¡
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_1P[2]~FF¬ À
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_1P[3]~FF¿ ”
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_1P[4]~FFª «
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_1P[5]~FF¬  
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_1P[6]~FF¡ «
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_1P[7]~FF¿ œ
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_2P[1]~FF¡ ∆
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_2P[2]~FF¿ À
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_2P[3]~FF¿ ‘
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_2P[4]~FF¿ Ã
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_2P[5]~FF¿ Õ
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_2P[6]~FF¡ »
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_2P[7]~FF¿ Œ
0(mipi_rx_0/u_efx_csi2_rx/RxDataHS_0[1]~FF¬ œ

LUT__30524¬ œ
0(mipi_rx_0/u_efx_csi2_rx/RxDataHS_0[2]~FF¿ “

LUT__30529¿ “
0(mipi_rx_0/u_efx_csi2_rx/RxDataHS_0[3]~FF¿ ÷

LUT__30534¿ ÷
0(mipi_rx_0/u_efx_csi2_rx/RxDataHS_0[4]~FF¿ —

LUT__30539¿ —
0(mipi_rx_0/u_efx_csi2_rx/RxDataHS_0[5]~FF¬ Œ

LUT__30544¬ Œ
0(mipi_rx_0/u_efx_csi2_rx/RxDataHS_0[6]~FF  ÷

LUT__30549  ÷
0(mipi_rx_0/u_efx_csi2_rx/RxDataHS_0[7]~FF  œ

LUT__30554  œ
_Wmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/shift_pattern[1]~FF  ”

LUT__30555  ”
_Wmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/shift_pattern[2]~FF  ‘
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/ready_to_rcv~FFΩ √
MEmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/syncreg_2/async_reg[0][0]~FF≤ Ì
G?mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_sync[0]~FF≤ Ó
MEmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/syncreg_1/async_reg[0][0]~FF¬ √
E=mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/ready_to_rcv_sync~FF¬ ƒ
F>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_reg[0]~FF¬ Â
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[15]~FF≤ ‰
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i15≤ ‰
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[14]~FF≤ „
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i14≤ „
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[13]~FF≤ ‚
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i13≤ ‚
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[12]~FF≤ ·
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i12≤ ·
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[11]~FF≤ ‡
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i11≤ ‡
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[10]~FF≤ ﬂ
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i10≤ ﬂ
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[9]~FF≤ ﬁ
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i9≤ ﬁ
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[8]~FF≤ ›
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i8≤ ›
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[7]~FF≤ ‹
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i7≤ ‹
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[6]~FF≤ €
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i6≤ €
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[5]~FF≤ ⁄
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i5≤ ⁄
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[4]~FF≤ Ÿ
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i4≤ Ÿ
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[3]~FF≤ ÿ
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i3≤ ÿ
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[2]~FF≤ ◊
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i2≤ ◊
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[1]~FF≤ ÷
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i1≤ ÷
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[0]~FF≠ ‹
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/current_state[0]~FF≤ ö

LUT__30588≤ ö
LDmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/cnt[2]~FF¨ â

LUT__30592¨ â
LDmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/cnt[1]~FF¨ Ü

LUT__30593¨ Ü
LDmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/cnt[0]~FF¨ á

LUT__30594¨ á
QImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[0]~FFª ª

LUT__30598ª ª
\Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/trigger_extra_byte_reg~FF∂ û

LUT__30603∂ û
C;mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/vsync_vc_int[0]~FF¿ †

LUT__30608¿ †
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_rst_4~FFK 
:2mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW6_r~FFø ´
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[0]~FFù é

LUT__30621ù é
:2mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW7_r~FF∞ ©
:2mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW8_r~FFª µ
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW10_r~FFø ©
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW12_r~FFΩ ¶
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW14_r~FFæ û
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW16_r~FF∏ •
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW20_r~FF∑ Ø
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW24_r~FFπ ®
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW28_r~FF∑ °
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RGB444_r~FF≥ ò
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RGB555_r~FFª Æ
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RGB565_r~FFπ ∂
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RGB888_r~FFº ó
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/YUV_422_8_r~FFª Ø
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/YUV_422_10_r~FF¿ ™
F>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/YUV_420_8_legacy_r~FFΩ ü
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/YUV_420_8_r~FF¿ ≠
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/YUV_420_10_r~FF∏ ¨
F>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/user_define_8bit_r~FFπ ≠
B:mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/gen_long_pkt_r~FFª ß
IAmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/embed_8bit_nonvideo_r~FF∂ †
SKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[0]~FFº ï
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_rst_5~FFK 
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/current_state[1]~FF≤ ó

LUT__30654≤ ó
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/current_state[2]~FF≤ ú

LUT__30659≤ ú
QImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[1]~FFª ∏

LUT__30660ª ∏
QImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[2]~FFª æ

LUT__30661ª æ
QImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[3]~FFπ ∫

LUT__30662π ∫
QImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[4]~FFª ∫

LUT__30663ª ∫
QImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[5]~FFπ ¿

LUT__30664π ¿
QImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[6]~FF∏ º

LUT__30665∏ º
QImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[7]~FFª ¬

LUT__30666ª ¬
QImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[8]~FFª √

LUT__30667ª √
QImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[9]~FFπ ø

LUT__30668π ø
RJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[10]~FFπ ≈

LUT__30669π ≈
RJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[11]~FFª ∆

LUT__30670ª ∆
RJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[12]~FFπ √

LUT__30671π √
RJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[13]~FFª ƒ

LUT__30672ª ƒ
RJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[14]~FFπ «

LUT__30673π «
RJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[15]~FFª »

LUT__30674ª »
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_rst_6~FFK 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_rst_7~FFK 
' u_axi4_ctrl/dff_138/i10_rst_2~FFZ ï
' u_axi4_ctrl/dff_138/i10_rst_3~FFZ î
' u_axi4_ctrl/dff_138/i10_rst_4~FFZ ì
' u_axi4_ctrl/dff_138/i10_rst_5~FFZ í
' u_axi4_ctrl/dff_138/i10_rst_6~FFZ ò
' u_axi4_ctrl/dff_138/i10_rst_7~FFZ ô
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[1]~FFö è

LUT__30681ö è
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[2]~FFù ê

LUT__30683ù ê
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[3]~FFù ë

LUT__30685ù ë
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[4]~FFù ì

LUT__30687ù ì
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[5]~FFö î

LUT__30689ö î
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[6]~FFö ï

LUT__30691ö ï
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[7]~FF° ñ

LUT__30693° ñ
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[8]~FF¢ é

LUT__30698¢ é
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[9]~FF° ä

LUT__30700° ä
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[10]~FF° â

LUT__30702° â
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[11]~FF° ã

LUT__30704° ã
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[12]~FF° à

LUT__30706° à
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[13]~FF¢ ç

LUT__30708¢ ç
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[14]~FF¢ â

LUT__30710¢ â
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[15]~FF¢ å

LUT__30712¢ å
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[16]~FFó }

LUT__30716ó }
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[17]~FFö ~

LUT__30718ö ~
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[18]~FFó 

LUT__30720ó 
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[19]~FFö }

LUT__30722ö }
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[20]~FFö Å

LUT__30724ö Å
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[21]~FFù Ç

LUT__30726ù Ç
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[22]~FFó É

LUT__30728ó É
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[23]~FF° Ç

LUT__30730° Ç
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[24]~FFö à

LUT__30735ö à
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[25]~FFö á

LUT__30737ö á
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[26]~FFö Ö

LUT__30739ö Ö
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[27]~FFö â

LUT__30741ö â
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[28]~FFö É

LUT__30743ö É
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[29]~FF¢ á

LUT__30745¢ á
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[30]~FF° Ñ

LUT__30747° Ñ
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[31]~FFù ä

LUT__30749ù ä
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[32]~FFù Ñ

LUT__30753ù Ñ
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[33]~FF¢ Ñ

LUT__30755¢ Ñ
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[34]~FFù |

LUT__30757ù |
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[35]~FFù }

LUT__30759ù }
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[36]~FF° |

LUT__30761° |
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[37]~FF° 

LUT__30763° 
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[38]~FF¢ ~

LUT__30765¢ ~
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[39]~FF¢ 

LUT__30767¢ 
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[40]~FF¢ }

LUT__30771¢ }
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[41]~FF° Å

LUT__30773° Å
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[42]~FF° {

LUT__30775° {
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[43]~FF¢ {

LUT__30777¢ {
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[44]~FF¨ }

LUT__30779¨ }
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[45]~FF¨ z

LUT__30781¨ z
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[46]~FF¨ |

LUT__30783¨ |
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[47]~FF¨ ~

LUT__30785¨ ~
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[48]~FF± 

LUT__30790± 
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[49]~FF≤ Ñ

LUT__30792≤ Ñ
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[50]~FF± ~

LUT__30794± ~
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[51]~FF¨ Ç

LUT__30796¨ Ç
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[52]~FF¨ É

LUT__30798¨ É
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[53]~FF≤ ~

LUT__30800≤ ~
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[54]~FF± Ç

LUT__30802± Ç
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[55]~FF≤ |

LUT__30804≤ |
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[56]~FF≤ Ä

LUT__30807≤ Ä
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[57]~FF∑ É

LUT__30808∑ É
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[58]~FF∑ ~

LUT__30809∑ ~
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[59]~FF≤ }

LUT__30810≤ }
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[60]~FF≤ Ç

LUT__30811≤ Ç
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[61]~FF∂ 

LUT__30812∂ 
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[62]~FF∂ Å

LUT__30813∂ Å
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[63]~FF∂ }

LUT__30814∂ }
SKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[1]~FFΩ ë
SKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[2]~FF∑ ô
SKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[3]~FFº ö
SKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[4]~FF∂ ë
SKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[5]~FFº î
SKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[6]~FF∑ å
SKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[7]~FF∑ ä
SKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[8]~FF∂ ç
SKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[9]~FF∂ è
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[10]~FF∂ ê
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[11]~FF∑ ù
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[12]~FF∑ ë
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[13]~FFΩ í
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[14]~FF≤ ç
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[15]~FF∑ é
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[16]~FF∂ ä
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[17]~FFº ê
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[18]~FF∑ ç
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[19]~FF∂ ì
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[20]~FFº ë
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[21]~FF∑ ï
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[22]~FF∑ ì
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[23]~FFΩ ê
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[24]~FF∑ â
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[25]~FF∑ ê
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[26]~FF∑ à
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[27]~FF≤ é
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[28]~FFº å
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[29]~FF∂ ñ
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[30]~FF∑ ò
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[31]~FFΩ è
data_typer[1]~FFΩ ï

LUT__30841Ω ï
mipi_rx_0/vc[1]~FF≤ ñ

LUT__30845≤ ñ
mipi_rx_0/vc[0]~FF∑ õ

LUT__30848∑ õ
data_typer[0]~FFΩ ù

LUT__30851Ω ù
"mipi_rx_0/word_count[0]~FF∂ ï

LUT__30853∂ ï
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/vld_pkt_header~FFµ õ

LUT__30842µ õ
data_typer[2]~FFΩ ö

LUT__30855Ω ö
data_typer[3]~FFº ô

LUT__30856º ô
data_typer[4]~FFΩ ô

LUT__30857Ω ô
data_typer[5]~FFΩ ú

LUT__30858Ω ú
"mipi_rx_0/word_count[1]~FF∂ í

LUT__30860∂ í
"mipi_rx_0/word_count[2]~FF∂ ô

LUT__30862∂ ô
"mipi_rx_0/word_count[3]~FF∑ ú

LUT__30863∑ ú
"mipi_rx_0/word_count[4]~FF∂ ö

LUT__30864∂ ö
"mipi_rx_0/word_count[5]~FF∑ î

LUT__30866∑ î
"mipi_rx_0/word_count[6]~FF≤ ê

LUT__30867≤ ê
"mipi_rx_0/word_count[7]~FF∂ é

LUT__30868∂ é
"mipi_rx_0/word_count[8]~FF∑ è

LUT__30870∑ è
"mipi_rx_0/word_count[9]~FF∂ ó

LUT__30871∂ ó
#mipi_rx_0/word_count[10]~FF≤ è

LUT__30872≤ è
#mipi_rx_0/word_count[11]~FF∑ û

LUT__30875∑ û
#mipi_rx_0/word_count[12]~FF∑ í

LUT__30876∑ í
#mipi_rx_0/word_count[13]~FF≤ ï

LUT__30877≤ ï
#mipi_rx_0/word_count[14]~FF≤ ì

LUT__30878≤ ì
#mipi_rx_0/word_count[15]~FFº ñ

LUT__30879º ñ
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/sync_detected[0]~FF¡ æ

LUT__30881¡ æ
nfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst~FF¡ ´
≥™mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.efx_resetsync_a_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF¡ ™
|tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF¡ µ

LUT__30885¡ µ
iamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[3]~FF¡ ≠

LUT__30886¡ ≠
iamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[2]~FFø ±

LUT__30887ø ±
iamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[0]~FF¡ ¨
~vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr_r[0]~FF¡ ¥
|tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[0]~FF¡ Ø
ummipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_40/i1¡ Ø
iamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[1]~FFø ≤

LUT__30888ø ≤
~vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr_r[1]~FF¬ ∞
~vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr_r[2]~FFø ∞
~vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr_r[3]~FF¡ Æ
~vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr_r[4]~FF¡ ∂
|tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[1]~FF¡ ∞
ummipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_40/i2¡ ∞
|tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[2]~FF¡ ±
ummipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_40/i3¡ ±
|tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[3]~FF¡ ≤
ummipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_40/i4¡ ≤
|tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF¡ ≥
ummipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_40/i5¡ ≥
F>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_reg[1]~FF¬ ‰
F>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_reg[2]~FF¬ ﬂ
F>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_reg[3]~FF¬ –
F>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_reg[4]~FF¡ ∫
F>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_reg[5]~FF¡ π
F>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_reg[6]~FFª ´
F>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_reg[7]~FF∑ ö
DR0/dff_5/i947_rst_2~FF_ “
DR0/dff_5/i561_rst_7~FFK ‚
DR0/dff_5/i321_rst_2~FFR ∞
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW6_sync~FFæ ¨

LUT__30905æ ¨
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW7_sync~FF¨ ™

LUT__30906¨ ™
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW8_sync~FF¿ ∑

LUT__30907¿ ∑
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW10_sync~FF∏ ™

LUT__30908∏ ™
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW12_sync~FF¿ ´

LUT__30909¿ ´
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW14_sync~FFØ ¨

LUT__30910Ø ¨
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW20_sync~FF∂ ∞

LUT__30911∂ ∞
WOmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB444_sync~FFØ ß

LUT__30912Ø ß
WOmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB555_sync~FFØ ™

LUT__30913Ø ™
WOmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB565_sync~FFæ ∏

LUT__30914æ ∏
WOmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB888_sync~FFæ ™

LUT__30915æ ™
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_422_8_sync~FF¿ ∏

LUT__30916¿ ∏
[Smipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_422_10_sync~FF¿ ©

LUT__30917¿ ©
aYmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_420_8_legacy_sync~FF∂ ™

LUT__30918∂ ™
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_420_8_sync~FFæ ¥

LUT__30919æ ¥
[Smipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_420_10_sync~FF∏ Æ

LUT__30920∏ Æ
]Umipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/gen_long_pkt_sync~FFæ ±

LUT__30921æ ±
aYmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/user_define_8bit_sync~FFæ Ø

LUT__30922æ Ø
d\mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/embed_8bit_nonvideo_sync~FF∂ Ø

LUT__30923∂ Ø
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW16_sync~FF≥ ß

LUT__30924≥ ß
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW24_sync~FF∂ ¨

LUT__30925∂ ¨
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW28_sync~FF¨ ¨

LUT__30926¨ ¨
[Smipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/start_fifo_read~FFµ ß

LUT__30903µ ß
\Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/prog_empty_o_reg~FFµ ®

LUT__30902µ ®
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW6_int~FFƒ ¨
e]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_0/async_reg[0][0]~FFƒ ´
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW7_int~FFµ ™
e]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_1/async_reg[0][0]~FFµ ©
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW8_int~FF¿ ∂
e]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_2/async_reg[0][0]~FF¿ µ
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW10_int~FFƒ ™
e]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_3/async_reg[0][0]~FFƒ ©
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW12_int~FFΩ ¢
e]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_4/async_reg[0][0]~FFΩ °
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW14_int~FFæ ö
e]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_5/async_reg[0][0]~FFæ ô
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW20_int~FFº ∞
e]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_6/async_reg[0][0]~FFº Ø
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB444_int~FF∏ ô
e]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_7/async_reg[0][0]~FF∏ ò
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB555_int~FFª ™
e]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_8/async_reg[0][0]~FFª ©
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB565_int~FFæ ∑
e]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_9/async_reg[0][0]~FFæ ∂
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB888_int~FFº ì
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_10/async_reg[0][0]~FFº í
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_422_8_int~FF¿ ∞
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_11/async_reg[0][0]~FF¿ Ø
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_422_10_int~FF≈ ´
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_12/async_reg[0][0]~FF≈ ™
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_420_8_legacy_int~FF¬ †
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_13/async_reg[0][0]~FF¬ ü
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_420_8_int~FF≈ Æ
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_14/async_reg[0][0]~FF≈ ≠
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_420_10_int~FF∏ ≤
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_15/async_reg[0][0]~FF∏ ±
\Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/gen_long_pkt_int~FF¿ ®
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_16/async_reg[0][0]~FF¿ ß
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/user_define_8bit_int~FFæ Æ
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_17/async_reg[0][0]~FFæ ≠
c[mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/embed_8bit_nonvideo_int~FF∂ ¶
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_18/async_reg[0][0]~FF∂ •
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][0]~FFº õ
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/vc_sync[0]~FFº ú
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/vc_sync[1]~FF∑ ó
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][1]~FF∑ ñ
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_23/async_reg[0][0]~FF≈ †
w_csi_rx_vsync0~FF≈ °
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW16_int~FF∏ °
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_24/async_reg[0][0]~FF∏ †
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW24_int~FFæ ©
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_25/async_reg[0][0]~FFæ ®
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW28_int~FFº ¢
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_26/async_reg[0][0]~FFº °
DR0/dff_5/i947_rst_3~FF_ ”
DR0/dff_5/i947_rst_4~FF_ ‘
DR0/dff_5/i569_rst_7~FFR ÿ
DR0/dff_5/i577_rst_7~FFR ﬂ
tlmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/valid_depack_p1~FF≥ ©

LUT__30937≥ ©
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/valid_once~FF∏ ©

LUT__30936∏ ©
bZmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_valid_40bit~FFµ •

LUT__30949µ •
qimipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[1]~FF∂ §

LUT__30951∂ §
qimipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[0]~FF≥ ¢

LUT__30954≥ ¢
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[0]~FF¶ ¶

LUT__30966¶ ¶
rjmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/next_state[0]~FF∏ ¢
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[8]~FF¨ Ø
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[9]~FF¨ æ
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[16]~FFØ ¶
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[17]~FF¢ √
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[24]~FF™ ®
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[25]~FF™ ¬
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[32]~FF¶ •
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[33]~FF¨ ¿
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[40]~FF¶ ®
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[41]~FF¨ ø
qimipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[2]~FF≥ •

LUT__30967≥ •
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[1]~FF¢ Ω

LUT__30973¢ Ω
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[2]~FFã ®

LUT__30978ã ®
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[3]~FF¶ Ø

LUT__30983¶ Ø
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[4]~FFç ™

LUT__30988ç ™
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[5]~FFê º

LUT__30993ê º
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[6]~FFâ û

LUT__30998â û
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[7]~FF∂ ±

LUT__31003∂ ±
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[8]~FF® £

LUT__31008® £
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[9]~FFö ª

LUT__31013ö ª
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[10]~FFç ß

LUT__31018ç ß
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[11]~FFü ±

LUT__31023ü ±
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[12]~FFê ∞

LUT__31028ê ∞
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[13]~FFç º

LUT__31033ç º
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[14]~FFá ò

LUT__31038á ò
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[15]~FFµ ∑

LUT__31043µ ∑
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[16]~FF™ ¢

LUT__31048™ ¢
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[17]~FF¨ π

LUT__31053¨ π
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[18]~FFã ¢

LUT__31058ã ¢
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[19]~FFö ∂

LUT__31063ö ∂
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[20]~FFô ®

LUT__31068ô ®
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[21]~FFó ∏

LUT__31073ó ∏
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[22]~FFê û

LUT__31078ê û
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[23]~FF∏ ¥

LUT__31083∏ ¥
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[24]~FF¶ £

LUT__31088¶ £
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[25]~FF™ ª

LUT__31093™ ª
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[26]~FFã •

LUT__31098ã •
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[27]~FF¶ ≥

LUT__31103¶ ≥
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[28]~FFï ü

LUT__31108ï ü
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[29]~FFê ∑

LUT__31113ê ∑
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[30]~FFê ú

LUT__31118ê ú
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[31]~FFØ ∞

LUT__31123Ø ∞
rjmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/next_state[1]~FFµ ¢
rjmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/next_state[2]~FF∂ £
tlmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/valid_depack_p1~FF≥ ≠

LUT__31126≥ ≠
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/valid_once~FF∂ ´

LUT__31125∂ ´
bZmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_valid_48bit~FF≥ ´

LUT__31133≥ ´
qimipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[0]~FF∂ ∑

LUT__31134∂ ∑
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[0]~FFö ¨

LUT__31138ö ¨
rjmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/next_state[0]~FF≥ ∞
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[18]~FFÇ Æ
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[19]~FFü ¥
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[28]~FFê ´
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[29]~FFê æ
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[34]~FFÄ ™
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[35]~FF¢ ¡
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[36]~FFê ¢
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[37]~FFê ∫
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[38]~FFâ ï
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[39]~FF∂ ≥
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[44]~FFê ü
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[45]~FFó æ
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[50]~FFç •
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[51]~FF° ≥
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[52]~FFï ú
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[53]~FFê ∏
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[54]~FFá ó
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[55]~FF≥ ≤
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[60]~FFï ô
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[61]~FFê ª
qimipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[1]~FF∂ ¥

LUT__31139∂ ¥
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[1]~FFö «

LUT__31143ö «
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[2]~FFÇ ¨

LUT__31146Ç ¨
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[3]~FFö ¬

LUT__31149ö ¬
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[4]~FFç µ

LUT__31152ç µ
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[5]~FFã ∆

LUT__31155ã ∆
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[6]~FFÄ °

LUT__31158Ä °
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[7]~FF∂ ¡

LUT__31161∂ ¡
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[8]~FFö ≠

LUT__31164ö ≠
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[9]~FFö ∆

LUT__31167ö ∆
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[10]~FFÉ ∂

LUT__31170É ∂
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[11]~FFü ∆

LUT__31173ü ∆
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[12]~FFã ≥

LUT__31176ã ≥
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[13]~FFê ∆

LUT__31179ê ∆
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[14]~FFÅ †

LUT__31182Å †
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[15]~FFØ ª

LUT__31185Ø ª
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[16]~FFö Æ

LUT__31187ö Æ
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[17]~FFó …

LUT__31189ó …
CutToMuxOpt_0/Lut_1Ä ≤
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[18]~FFÄ ≤
CutToMuxOpt_1/Lut_1ü ª
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[19]~FFü ª
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[20]~FFã ¥

LUT__31197ã ¥
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[21]~FFç ∆

LUT__31199ç ∆
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[22]~FFÉ °

LUT__31201É °
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[23]~FF∂ ¿

LUT__31203∂ ¿
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[24]~FFü ´

LUT__31205ü ´
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[25]~FF¢ ∆

LUT__31207¢ ∆
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[26]~FFÄ º

LUT__31209Ä º
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[27]~FFü «

LUT__31211ü «
CutToMuxOpt_2/Lut_1ê ß
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[28]~FFê ß
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[29]~FFó »
CutToMuxOpt_3/Lut_1ó »
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[30]~FFÅ °

LUT__31219Å °
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[31]~FFØ ∫

LUT__31221Ø ∫
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[32]~FFö ´

LUT__31223ö ´
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[33]~FFö »

LUT__31225ö »
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[34]~FFÇ §

LUT__31227Ç §
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[35]~FFö ø

LUT__31229ö ø
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[36]~FFê ¥

LUT__31231ê ¥
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[37]~FFê »

LUT__31233ê »
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[38]~FFÄ ü

LUT__31235Ä ü
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[39]~FFØ º

LUT__31237Ø º
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[40]~FF¢ ®

LUT__31239¢ ®
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[41]~FF¢ …

LUT__31241¢ …
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[42]~FFÄ ∏

LUT__31243Ä ∏
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[43]~FF¢ ≈

LUT__31245¢ ≈
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[44]~FFã µ

LUT__31247ã µ
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[45]~FFê …

LUT__31249ê …
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[46]~FFÄ ¢

LUT__31251Ä ¢
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[47]~FF™ ∑

LUT__31253™ ∑
rjmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/next_state[1]~FFµ ±
tlmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/valid_depack_p1~FFØ ®

LUT__31255Ø ®
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/valid_once~FF¨ ´

LUT__31254¨ ´
bZmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_valid_56bit~FFØ •

LUT__31263Ø •
qimipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[0]~FF™ ú

LUT__31265™ ú
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[0]~FF¶ ´

LUT__31278¶ ´
rjmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/next_state[0]~FF¨ ó
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[10]~FFá °
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[11]~FFü ∂
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[12]~FFö ±
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[13]~FFê ≈
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[14]~FFá ù
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[15]~FFØ µ
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[20]~FFç Ø
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[21]~FFã æ
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[22]~FFÅ ö
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[23]~FF∂ ∂
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[26]~FFÄ ≠
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[27]~FFü ∑
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[30]~FFá õ
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[31]~FF≥ µ
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[42]~FFÉ ¶
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[43]~FF¢ π
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[46]~FFÇ û
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[47]~FF≥ ¥
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[48]~FF¨ £
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[49]~FF¢ ª
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[56]~FF¨ ¢
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[57]~FF¨ Ω
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[58]~FFâ í
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[59]~FF¢ ≠
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[62]~FFâ ó
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[63]~FF≥ ∑
qimipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[1]~FF¨ ò

LUT__31280¨ ò
qimipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[2]~FF¨ ö

LUT__31282¨ ö
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[1]~FF® ø

LUT__31288® ø
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[2]~FFÇ ™

LUT__31293Ç ™
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[3]~FF° µ

LUT__31298° µ
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[4]~FFç ±

LUT__31303ç ±
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[5]~FFê ¬

LUT__31308ê ¬
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[6]~FFÉ ü

LUT__31313É ü
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[7]~FF≥ ∏

LUT__31318≥ ∏
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[8]~FF® ß

LUT__31323® ß
womipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[9]~FF¨ ¬

LUT__31328¨ ¬
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[10]~FFÄ ®

LUT__31333Ä ®
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[11]~FF¢ Ø

LUT__31338¢ Ø
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[12]~FFê ¨

LUT__31343ê ¨
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[13]~FFó ¿

LUT__31348ó ¿
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[14]~FFÄ ö

LUT__31353Ä ö
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[15]~FFµ Ω

LUT__31358µ Ω
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[16]~FF™ ©

LUT__31363™ ©
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[17]~FF™ «

LUT__31368™ «
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[18]~FFÇ µ

LUT__31373Ç µ
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[19]~FF° ¡

LUT__31378° ¡
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[20]~FFê £

LUT__31383ê £
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[21]~FFç ø

LUT__31388ç ø
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[22]~FFÇ †

LUT__31393Ç †
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[23]~FFØ ≥

LUT__31398Ø ≥
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[24]~FF¢ •

LUT__31403¢ •
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[25]~FF® ≈

LUT__31408® ≈
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[26]~FFÇ ≥

LUT__31413Ç ≥
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[27]~FFü ¿

LUT__31418ü ¿
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[28]~FFç £

LUT__31423ç £
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[29]~FFó √

LUT__31428ó √
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[32]~FFü ü

LUT__31433ü ü
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[33]~FF¶ ¬

LUT__31438¶ ¬
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[34]~FFÉ ±

LUT__31443É ±
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[35]~FFü æ

LUT__31448ü æ
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[36]~FFê ≤

LUT__31453ê ≤
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[37]~FFç ≈

LUT__31458ç ≈
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[38]~FFÇ ò

LUT__31463Ç ò
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[39]~FF≥ ª

LUT__31468≥ ª
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[40]~FFü •

LUT__31473ü •
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[41]~FF™ ∆

LUT__31478™ ∆
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[42]~FFÄ ¥

LUT__31483Ä ¥
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[43]~FFö ƒ

LUT__31488ö ƒ
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[44]~FFï ö

LUT__31493ï ö
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[45]~FFó ≈

LUT__31498ó ≈
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[48]~FF¨ ù

LUT__31503¨ ù
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[49]~FF® π

LUT__31508® π
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[50]~FFê ô

LUT__31513ê ô
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[51]~FF™ ≥

LUT__31518™ ≥
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[54]~FFò ú

LUT__31523ò ú
xpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[55]~FF¨ µ

LUT__31528¨ µ
rjmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/next_state[1]~FF™ ù
rjmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/next_state[2]~FF™ ô
_Wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[8]~FFó ß

LUT__31540ó ß
_Wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[7]~FFó ≤

LUT__31547ó ≤
_Wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[6]~FFó ≠

LUT__31550ó ≠
_Wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[5]~FFö ¶

LUT__31553ö ¶
_Wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[4]~FFó ™

LUT__31556ó ™
_Wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[3]~FFö ≤

LUT__31559ö ≤
_Wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[2]~FF§ ö

LUT__31562§ ö
_Wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[9]~FFô Ø

LUT__31565ô Ø
bZmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_valid_64bit~FF≥ ™

LUT__31544≥ ™
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[12]~FF° £

LUT__31568° £
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[13]~FFó Ø

LUT__31571ó Ø
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[14]~FFö ¢

LUT__31574ö ¢
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[15]~FF¶ ¨

LUT__31577¶ ¨
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[16]~FFü £

LUT__31580ü £
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[17]~FFó ¥

LUT__31583ó ¥
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[18]~FFö §

LUT__31586ö §
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[19]~FF° ™

LUT__31589° ™
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[22]~FF§ °

LUT__31591§ °
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[23]~FF™ ¨

LUT__31593™ ¨
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[24]~FFô ü

LUT__31596ô ü
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[25]~FF® Ø

LUT__31599® Ø
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[26]~FFö •

LUT__31602ö •
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[27]~FFó Æ

LUT__31605ó Æ
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[28]~FFô ú

LUT__31608ô ú
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[29]~FFü ≥

LUT__31611ü ≥
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[32]~FF¨ •

LUT__31614¨ •
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[33]~FF¨ ±

LUT__31617¨ ±
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[34]~FFó §

LUT__31620ó §
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[35]~FF§ †

LUT__31623§ †
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[36]~FFü ù

LUT__31626ü ù
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[37]~FF¢ ¢

LUT__31629¢ ¢
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[38]~FF§ ò

LUT__31632§ ò
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[39]~FFü ö

LUT__31635ü ö
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/rd_rst_int~FF§ ù
Ø¶mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF§ ú
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/wr_rst_int~FF¢ ù
Ø¶mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/genblk2.genblk1.efx_resetsync_wr_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF¢ ú
\Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[7]~FF° í
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i7° í
\Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[6]~FF° ë
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i6° ë
\Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[2]~FF° ç
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i2° ç
\Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[1]~FF° å
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i1° å
\Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[5]~FF° ê
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i5° ê
\Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[4]~FF° è
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i4° è
\Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[3]~FF° é
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i3° é
\Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[0]~FFù î
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[1]~FFï É
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i2ï É
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[0]~FFï Ç
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i1ï Ç
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[0]~FFó é

LUT__31650ó é
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[3]~FFï ë

LUT__31657ï ë
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[2]~FFï ê

LUT__31658ï ê
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[1]~FFï è

LUT__31659ï è
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[0]~FFï é

LUT__31660ï é
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FFï ç

LUT__31661ï ç
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FFí ò

LUT__31662í ò
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FFö ä

LUT__31663ö ä
\Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[8]~FF° ì
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i8° ì
\Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[9]~FF° î
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i9° î
phmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/waddr_cntr[10]~FF° ï
iamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i10° ï
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[2]~FFï Ñ
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i3ï Ñ
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[3]~FFï Ö
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i4ï Ö
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FFï Ü
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i5ï Ü
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[5]~FFï á
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i6ï á
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[6]~FFï à
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i7ï à
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[7]~FFï â
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i8ï â
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[8]~FFï ä
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i9ï ä
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[9]~FFï ã
iamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i10ï ã
phmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[10]~FFï å
iamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i11ï å
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[1]~FFó è

LUT__31649ó è
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[2]~FFó ë

LUT__31648ó ë
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[3]~FFó å

LUT__31647ó å
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[4]~FFó ä

LUT__31646ó ä
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[5]~FFó ç

LUT__31645ó ç
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[6]~FFó Ö

LUT__31644ó Ö
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[7]~FFó Ñ

LUT__31643ó Ñ
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[8]~FFó Ä

LUT__31642ó Ä
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[9]~FF° Ä

LUT__31641° Ä
éÖmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[10]~FF° Ö
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[4]~FFï í

LUT__31656ï í
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[5]~FFï ì

LUT__31655ï ì
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[6]~FFï î

LUT__31654ï î
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[7]~FFï ï

LUT__31653ï ï
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[8]~FFï ó

LUT__31652ï ó
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[9]~FFï ò

LUT__31651ï ò
éÖmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[10]~FFê ñ
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FFπ ô

LUT__31702π ô
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF  µ

LUT__31703  µ
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FFí í

LUT__31704í í
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FFç ï

LUT__31705ç ï
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FFò å

LUT__31706ò å
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FFç }

LUT__31707ç }
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]~FFë ä

LUT__31708ë ä
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]~FFò 

LUT__31709ò 
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]~FF∞ Ü

LUT__31710∞ Ü
xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]~FFñ o
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF≥ §

LUT__31711≥ §
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FFé ô

LUT__31712é ô
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FFí ¢

LUT__31713í ¢
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FFï ¢

LUT__31714ï ¢
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FFñ ò

LUT__31715ñ ò
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[7]~FFö ê

LUT__31716ö ê
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]~FFö ñ

LUT__31717ö ñ
wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[9]~FF¨ ÿ

LUT__31718¨ ÿ
Äxmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[10]~FFé â
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FFù å
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FFç ê
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FFó í
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FFö ç
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FFœ µ
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FFñ ä
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FFù 
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FFµ Ü
çÖmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][10]~FFõ o
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[1]~FFπ ï
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[2]~FFœ ∂
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[3]~FFó ì
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[4]~FFç ë
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[5]~FFù ç
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[6]~FFí ~
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[0]~FFö é
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FFπ î
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[7]~FFñ ã
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[8]~FFù Ä
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[9]~FFµ á
Ç{mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[10]~FFõ p
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FFí }
åÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FFï ù
åÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FFó ¢
åÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FFé î
åÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FFü ä
åÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF≥ ü
åÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][7]~FFü ê
åÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FFü ñ
åÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][9]~FF± ÿ
çÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][10]~FFé Ñ
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FFí î
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FF≥ †
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FFé ï
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FFó £
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FFï û
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[6]~FFñ î
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FFü ã
åÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FFí ì
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[7]~FFü ë
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[8]~FFü ó
Çzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[9]~FF± Ÿ
É{mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[10]~FFé Ö
åÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FFñ ì
]Umipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[3]~FF∂ √

LUT__31722∂ √
]Umipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[4]~FFØ »

LUT__31731Ø »
]Umipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FFØ ∆

LUT__31734Ø ∆
]Umipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF≥ ≈

LUT__31739≥ ≈
]Umipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[7]~FFµ »

LUT__31744µ »
]Umipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[8]~FF≥ …

LUT__31748≥ …
]Umipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF≤ Ã

LUT__31752≤ Ã
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[10]~FF≤ Œ

LUT__31756≤ Œ
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[11]~FF∂ ∆

LUT__31760∂ ∆
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[12]~FF≤ Õ

LUT__31764≤ Õ
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[13]~FF≤ –

LUT__31768≤ –
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[14]~FF± —

LUT__31772± —
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[15]~FF≤ “

LUT__31776≤ “
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[16]~FF± ÷

LUT__31780± ÷
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[17]~FF≤ ‘

LUT__31784≤ ‘
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[18]~FF≤ ’

LUT__31788≤ ’
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[16]~FF≤ Â
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i16≤ Â
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[17]~FF≤ Ê
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i17≤ Ê
pixel_cnt[1]~FFî ’

LUT__31790î ’
pixel_cnt[2]~FFî Ÿ

LUT__31791î Ÿ
pixel_cnt[3]~FFë ◊

LUT__31792ë ◊
pixel_cnt[4]~FFë ÿ

LUT__31793ë ÿ
pixel_cnt[5]~FFë Ÿ

LUT__31794ë Ÿ
pixel_cnt[6]~FFë ⁄

LUT__31795ë ⁄
pixel_cnt[7]~FFë €

LUT__31796ë €
pixel_cnt[8]~FFë ‹

LUT__31797ë ‹
pixel_cnt[9]~FFë ›

LUT__31798ë ›
pixel_cnt[10]~FFî ›

LUT__31799î ›
ãÇu_afifo_w32r8_reshape/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FFë ﬂ
92u_afifo_w32r8_reshape/u_efx_fifo_top/wr_rst_int~FFr Ã
äÇu_afifo_w32r8_reshape/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_wr_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FFr À
B:u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/n165~FFê ’
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF}  
h`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[0]~FFà Ã

LUT__32006à Ã
[Su_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FFâ …

LUT__32007â …
80u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[0]~FFñ –
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FFz À
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF} —
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF} À
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FFw Œ
KCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FFà —
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF} Ã
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[7]~FF} ⁄
KCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[8]~FFà “
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF} ”
LDu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FFã ◊
KDu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF} “
KDu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[12]~FFz Ÿ
LDu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[13]~FFã ÿ
h`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[1]~FFà Õ

LUT__32005à Õ
h`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[2]~FFà Œ

LUT__32004à Œ
h`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[3]~FFã Õ

LUT__32003ã Õ
h`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[4]~FFã Ã

LUT__32002ã Ã
h`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[5]~FFã —

LUT__32001ã —
h`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[6]~FFã œ

LUT__32000ã œ
h`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[7]~FFã ”

LUT__31999ã ”
h`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[8]~FFã ‘

LUT__31998ã ‘
[Su_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FFã –

LUT__32008ã –
[Su_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FFÉ œ

LUT__32009É œ
[Su_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FFã “

LUT__32010ã “
[Su_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FFÖ ”

LUT__32011Ö ”
[Su_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FFè –

LUT__32012è –
[Su_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FFè ◊

LUT__32013è ◊
[Su_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[7]~FFè ﬁ

LUT__32014è ﬁ
[Su_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]~FFâ ’

LUT__32015â ’
ZSu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[9]~FFo ⁄

LUT__32016o ⁄
\Tu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[10]~FFã Ÿ

LUT__32017ã Ÿ
\Tu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[11]~FFã Œ

LUT__32018ã Œ
\Tu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[12]~FFñ Õ
g_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FFî –
g_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FFÖ Œ
g_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FFê “
g_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FFé …
g_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FFà œ
g_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][7]~FFî ﬁ
g_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FFé ’
f_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][9]~FFt ⁄
h`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][10]~FFê Ÿ
h`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][11]~FFê Œ
h`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][12]~FFõ Õ
^Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FFê —
^Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FFà –
^Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FFê ”
^Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FFÖ œ
^Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FFî —
^Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[6]~FFî ÿ
^Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FFé  
g_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FFê –
^Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[7]~FFî ﬂ
^Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[8]~FFé ÷
]Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[9]~FFt €
_Wu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[10]~FFê ⁄
_Wu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[11]~FFê œ
_Wu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[12]~FFõ Œ
g_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FFî ◊
80u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[1]~FFë À
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i1ë À
80u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[2]~FFë Ã
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i2ë Ã
80u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[3]~FFë Õ
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i3ë Õ
80u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[4]~FFë Œ
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i4ë Œ
80u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[5]~FFë œ
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i5ë œ
80u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[6]~FFë –
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i6ë –
80u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[7]~FFë —
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i7ë —
80u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[8]~FFë “
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i8ë “
80u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[9]~FFë ”
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i9ë ”
91u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[10]~FFë ‘
E=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i10ë ‘
91u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[11]~FFë ’
E=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i11ë ’
LDu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FFë ÷
E=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i12ë ÷
DR0/dff_5/i16_rst_0~FF- á
DR0/dff_5/i16_rst_1~FF- à
DR0/dff_5/i16_rst_2~FF. à
DR0/dff_5/i16_rst_3~FF. á
DR0/dff_5/i16_rst_6~FF. ä
DR0/dff_5/i16_rst_4~FF. Ü
DR0/dff_5/i16_rst_5~FF. ã
DR0/dff_5/i24_rst_6~FF, Ü
DR0/dff_5/i24_rst_5~FF, á
DR0/dff_5/i24_rst_4~FF, à
DR0/dff_5/i24_rst_3~FF. Ö
DR0/dff_5/i24_rst_2~FF. Ñ
DR0/dff_5/i24_rst_1~FF. É
DR0/dff_5/i24_rst_0~FF. Ç
DR0/dff_5/i32_rst_6~FF, ã
DR0/dff_5/i32_rst_5~FF, å
DR0/dff_5/i32_rst_4~FF, ç
DR0/dff_5/i32_rst_3~FF, é
DR0/dff_5/i32_rst_2~FF, ä
DR0/dff_5/i32_rst_1~FF, â
DR0/dff_5/i32_rst_0~FF, Ñ
DR0/dff_5/i40_rst_6~FF- í
DR0/dff_5/i40_rst_5~FF, í
DR0/dff_5/i40_rst_4~FF, î
DR0/dff_5/i40_rst_3~FF, ì
DR0/dff_5/i40_rst_2~FF- é
DR0/dff_5/i40_rst_1~FF- ç
DR0/dff_5/i40_rst_0~FF- å
DR0/dff_5/i48_rst_6~FF. ò
DR0/dff_5/i48_rst_5~FF. ú
DR0/dff_5/i48_rst_4~FF. õ
DR0/dff_5/i48_rst_3~FF. ö
DR0/dff_5/i48_rst_2~FF. ô
DR0/dff_5/i48_rst_1~FF- ï
DR0/dff_5/i48_rst_0~FF- î
DR0/dff_5/i56_rst_6~FF, û
DR0/dff_5/i56_rst_5~FF+ ô
DR0/dff_5/i56_rst_4~FF+ ò
DR0/dff_5/i56_rst_3~FF+ ó
DR0/dff_5/i56_rst_2~FF, ï
DR0/dff_5/i56_rst_1~FF. ï
DR0/dff_5/i56_rst_0~FF. ñ
DR0/dff_5/i64_rst_6~FF, ô
DR0/dff_5/i64_rst_5~FF, ù
DR0/dff_5/i64_rst_4~FF, ú
DR0/dff_5/i64_rst_3~FF, õ
DR0/dff_5/i64_rst_2~FF, ö
DR0/dff_5/i64_rst_1~FF- ö
DR0/dff_5/i64_rst_0~FF- õ
DR0/dff_5/i72_rst_6~FF; î
DR0/dff_5/i72_rst_5~FF. î
DR0/dff_5/i72_rst_4~FF. ì
DR0/dff_5/i72_rst_3~FF. í
DR0/dff_5/i72_rst_2~FF. ë
DR0/dff_5/i72_rst_1~FF, ñ
DR0/dff_5/i72_rst_0~FF, ó
DR0/dff_5/i80_rst_6~FF- ñ
DR0/dff_5/i80_rst_5~FF- ó
DR0/dff_5/i80_rst_4~FF- ò
DR0/dff_5/i80_rst_3~FF- ô
DR0/dff_5/i80_rst_2~FF9 ë
DR0/dff_5/i80_rst_1~FF9 í
DR0/dff_5/i80_rst_0~FF9 ì
DR0/dff_5/i88_rst_6~FF8 à
DR0/dff_5/i88_rst_5~FF8 â
DR0/dff_5/i88_rst_4~FF8 ä
DR0/dff_5/i88_rst_3~FF8 ã
DR0/dff_5/i88_rst_2~FF8 å
DR0/dff_5/i88_rst_1~FF8 í
DR0/dff_5/i88_rst_0~FF8 ì
DR0/dff_5/i96_rst_6~FF- ë
DR0/dff_5/i96_rst_5~FF- ê
DR0/dff_5/i96_rst_4~FF- è
DR0/dff_5/i96_rst_3~FF- ä
DR0/dff_5/i96_rst_2~FF- â
DR0/dff_5/i96_rst_1~FF8 Ñ
DR0/dff_5/i96_rst_0~FF8 Ç
DR0/dff_5/i104_rst_6~FF8 Ü
DR0/dff_5/i104_rst_5~FF; Ü
DR0/dff_5/i104_rst_4~FF; á
DR0/dff_5/i104_rst_3~FF; ä
DR0/dff_5/i104_rst_2~FF; ã
DR0/dff_5/i104_rst_1~FF; å
DR0/dff_5/i104_rst_0~FF8 ê
DR0/dff_5/i112_rst_6~FF9 ò
DR0/dff_5/i112_rst_5~FF9 ó
DR0/dff_5/i112_rst_4~FF9 ñ
DR0/dff_5/i112_rst_3~FF9 ï
DR0/dff_5/i112_rst_2~FF9 î
DR0/dff_5/i112_rst_1~FF8 î
DR0/dff_5/i112_rst_0~FF8 è
DR0/dff_5/i120_rst_6~FF; ù
DR0/dff_5/i120_rst_5~FF; ú
DR0/dff_5/i120_rst_4~FF; õ
DR0/dff_5/i120_rst_3~FF; ö
DR0/dff_5/i120_rst_2~FF9 ú
DR0/dff_5/i120_rst_1~FF9 õ
DR0/dff_5/i120_rst_0~FF9 ö
DR0/dff_5/i128_rst_6~FF; ë
DR0/dff_5/i128_rst_5~FF; ê
DR0/dff_5/i128_rst_4~FF; è
DR0/dff_5/i128_rst_3~FFK ò
DR0/dff_5/i128_rst_2~FFG §
DR0/dff_5/i128_rst_1~FFG £
DR0/dff_5/i128_rst_0~FF; £
DR0/dff_5/i136_rst_6~FF8 ú
DR0/dff_5/i136_rst_5~FF8 ó
DR0/dff_5/i136_rst_4~FF8 ò
DR0/dff_5/i136_rst_3~FF8 ô
DR0/dff_5/i136_rst_2~FF8 ö
DR0/dff_5/i136_rst_1~FF8 õ
DR0/dff_5/i136_rst_0~FF; ò
DR0/dff_5/i144_rst_6~FF9 ü
DR0/dff_5/i144_rst_5~FF8 ü
DR0/dff_5/i144_rst_4~FF8 †
DR0/dff_5/i144_rst_3~FF8 °
DR0/dff_5/i144_rst_2~FF8 ¢
DR0/dff_5/i144_rst_1~FFG ¢
DR0/dff_5/i144_rst_0~FFN ¢
DR0/dff_5/i152_rst_6~FF. û
DR0/dff_5/i152_rst_5~FF. ü
DR0/dff_5/i152_rst_4~FF. †
DR0/dff_5/i152_rst_3~FF- †
DR0/dff_5/i152_rst_2~FF, †
DR0/dff_5/i152_rst_1~FF, °
DR0/dff_5/i152_rst_0~FF- °
DR0/dff_5/i160_rst_6~FF8 •
DR0/dff_5/i160_rst_5~FF8 §
DR0/dff_5/i160_rst_4~FFC §
DR0/dff_5/i160_rst_3~FFC £
DR0/dff_5/i160_rst_2~FF< £
DR0/dff_5/i160_rst_1~FF- ú
DR0/dff_5/i160_rst_0~FF- ù
DR0/dff_5/i168_rst_6~FF; °
DR0/dff_5/i168_rst_5~FF; ¢
DR0/dff_5/i168_rst_4~FF: ¢
DR0/dff_5/i168_rst_3~FF: £
DR0/dff_5/i168_rst_2~FF9 û
DR0/dff_5/i168_rst_1~FF8 û
DR0/dff_5/i168_rst_0~FF8 £
DR0/dff_5/i176_rst_6~FF; ©
DR0/dff_5/i176_rst_5~FF: ©
DR0/dff_5/i176_rst_4~FF: ®
DR0/dff_5/i176_rst_3~FF: ß
DR0/dff_5/i176_rst_2~FF: ¶
DR0/dff_5/i176_rst_1~FF: •
DR0/dff_5/i176_rst_0~FF: §
DR0/dff_5/i184_rst_6~FF8 ∂
DR0/dff_5/i184_rst_5~FF; ∞
DR0/dff_5/i184_rst_4~FF; ±
DR0/dff_5/i184_rst_3~FF; ´
DR0/dff_5/i184_rst_2~FF; •
DR0/dff_5/i184_rst_1~FF; ¶
DR0/dff_5/i184_rst_0~FF; ß
DR0/dff_5/i192_rst_6~FF8 ≥
DR0/dff_5/i192_rst_5~FF8 ¥
DR0/dff_5/i192_rst_4~FF8 µ
DR0/dff_5/i192_rst_3~FF8 ≠
DR0/dff_5/i192_rst_2~FF8 ß
DR0/dff_5/i192_rst_1~FF8 ®
DR0/dff_5/i192_rst_0~FF8 ©
DR0/dff_5/i200_rst_6~FF: ∞
DR0/dff_5/i200_rst_5~FF: ±
DR0/dff_5/i200_rst_4~FF: ≤
DR0/dff_5/i200_rst_3~FF8 Æ
DR0/dff_5/i200_rst_2~FF8 Ø
DR0/dff_5/i200_rst_1~FF8 ∞
DR0/dff_5/i200_rst_0~FF8 ±
DR0/dff_5/i208_rst_6~FFC Æ
DR0/dff_5/i208_rst_5~FF; ™
DR0/dff_5/i208_rst_4~FF: ™
DR0/dff_5/i208_rst_3~FF: ´
DR0/dff_5/i208_rst_2~FF: ¨
DR0/dff_5/i208_rst_1~FF: ≠
DR0/dff_5/i208_rst_0~FF: Æ
DR0/dff_5/i216_rst_6~FFC ¥
DR0/dff_5/i216_rst_5~FFC µ
DR0/dff_5/i216_rst_4~FFC ∂
DR0/dff_5/i216_rst_3~FFC ∑
DR0/dff_5/i216_rst_2~FFC ∞
DR0/dff_5/i216_rst_1~FFC Ø
DR0/dff_5/i216_rst_0~FFC ¨
DR0/dff_5/i224_rst_6~FF: º
DR0/dff_5/i224_rst_5~FF: ª
DR0/dff_5/i224_rst_4~FF: ∑
DR0/dff_5/i224_rst_3~FF: ∂
DR0/dff_5/i224_rst_2~FF: µ
DR0/dff_5/i224_rst_1~FF: ¥
DR0/dff_5/i224_rst_0~FF: ≥
DR0/dff_5/i232_rst_6~FF; π
DR0/dff_5/i232_rst_5~FF; ∫
DR0/dff_5/i232_rst_4~FF; ª
DR0/dff_5/i232_rst_3~FF; º
DR0/dff_5/i232_rst_2~FF8 º
DR0/dff_5/i232_rst_1~FF8 Ω
DR0/dff_5/i232_rst_0~FF8 æ
DR0/dff_5/i240_rst_6~FF8 ¡
DR0/dff_5/i240_rst_5~FF; æ
DR0/dff_5/i240_rst_4~FF; ø
DR0/dff_5/i240_rst_3~FF: ø
DR0/dff_5/i240_rst_2~FF: æ
DR0/dff_5/i240_rst_1~FF: ∫
DR0/dff_5/i240_rst_0~FF; µ
DR0/dff_5/i248_rst_6~FF; ¨
DR0/dff_5/i248_rst_5~FF< ¨
DR0/dff_5/i248_rst_4~FF; ∑
DR0/dff_5/i248_rst_3~FF; ∏
DR0/dff_5/i248_rst_2~FF: ∏
DR0/dff_5/i248_rst_1~FF: π
DR0/dff_5/i248_rst_0~FF8 π
DR0/dff_5/i256_rst_6~FFG ≠
DR0/dff_5/i256_rst_5~FFG Æ
DR0/dff_5/i256_rst_4~FF; Æ
DR0/dff_5/i256_rst_3~FF; Ø
DR0/dff_5/i256_rst_2~FF8 ´
DR0/dff_5/i256_rst_1~FF8 ¨
DR0/dff_5/i256_rst_0~FF; ≥
DR0/dff_5/i264_rst_6~FFG ∞
DR0/dff_5/i264_rst_5~FF; ≤
DR0/dff_5/i264_rst_4~FFC ≤
DR0/dff_5/i264_rst_3~FFC ±
DR0/dff_5/i264_rst_2~FFC ´
DR0/dff_5/i264_rst_1~FFC ™
DR0/dff_5/i264_rst_0~FFC ©
DR0/dff_5/i272_rst_6~FFG ¬
DR0/dff_5/i272_rst_5~FFG √
DR0/dff_5/i272_rst_4~FFY ∞
DR0/dff_5/i272_rst_3~FFY ¨
DR0/dff_5/i272_rst_2~FFY ≠
DR0/dff_5/i272_rst_1~FFY Æ
DR0/dff_5/i272_rst_0~FFY Ø
DR0/dff_5/i280_rst_6~FFG π
DR0/dff_5/i280_rst_5~FFG ∫
DR0/dff_5/i280_rst_4~FFG ª
DR0/dff_5/i280_rst_3~FFG º
DR0/dff_5/i280_rst_2~FFG Ω
DR0/dff_5/i280_rst_1~FFG æ
DR0/dff_5/i280_rst_0~FFG ø
DR0/dff_5/i288_rst_6~FFG ±
DR0/dff_5/i288_rst_5~FFG ≤
DR0/dff_5/i288_rst_4~FFG ≥
DR0/dff_5/i288_rst_3~FFG ¥
DR0/dff_5/i288_rst_2~FFG µ
DR0/dff_5/i288_rst_1~FFG ∂
DR0/dff_5/i288_rst_0~FFG ∑
DR0/dff_5/i296_rst_6~FFG ¨
DR0/dff_5/i296_rst_5~FFG ß
DR0/dff_5/i296_rst_4~FFG ¶
DR0/dff_5/i296_rst_3~FFG •
DR0/dff_5/i296_rst_2~FFN •
DR0/dff_5/i296_rst_1~FFN ¶
DR0/dff_5/i296_rst_0~FFN ß
DR0/dff_5/i304_rst_6~FFV ±
DR0/dff_5/i304_rst_5~FFV ≤
DR0/dff_5/i304_rst_4~FFR ¥
DR0/dff_5/i304_rst_3~FFR ≥
DR0/dff_5/i304_rst_2~FFR ≠
DR0/dff_5/i304_rst_1~FFR ¨
DR0/dff_5/i304_rst_0~FFR ´
DR0/dff_5/i312_rst_6~FFR ß
DR0/dff_5/i312_rst_5~FFR ®
DR0/dff_5/i312_rst_4~FFR ©
DR0/dff_5/i312_rst_3~FFN ©
DR0/dff_5/i312_rst_2~FFN ™
DR0/dff_5/i312_rst_1~FFG ™
DR0/dff_5/i312_rst_0~FFG ©
DR0/dff_5/i321_rst_1~FFR §
DR0/dff_5/i321_rst_0~FFR £
DR0/dff_5/i313_rst_0~FFR •
DR0/dff_5/i329_rst_6~FFR ∫
DR0/dff_5/i329_rst_5~FFR π
DR0/dff_5/i329_rst_4~FFR ∏
DR0/dff_5/i329_rst_3~FFS ª
DR0/dff_5/i329_rst_2~FFS ∫
DR0/dff_5/i329_rst_1~FFS π
DR0/dff_5/i329_rst_0~FFS ∏
DR0/dff_5/i337_rst_6~FFR √
DR0/dff_5/i337_rst_5~FFR ƒ
DR0/dff_5/i337_rst_4~FFT ¿
DR0/dff_5/i337_rst_3~FFT ø
DR0/dff_5/i337_rst_2~FFR ª
DR0/dff_5/i337_rst_1~FFR º
DR0/dff_5/i337_rst_0~FFR Ω
DR0/dff_5/i345_rst_6~FFS ¡
DR0/dff_5/i345_rst_5~FFV ¡
DR0/dff_5/i345_rst_4~FFV ¬
DR0/dff_5/i345_rst_3~FFV √
DR0/dff_5/i345_rst_2~FFR ø
DR0/dff_5/i345_rst_1~FFR ¿
DR0/dff_5/i345_rst_0~FFR ¡
DR0/dff_5/i353_rst_6~FFY ¡
DR0/dff_5/i353_rst_5~FFY ¬
DR0/dff_5/i353_rst_4~FFT ¬
DR0/dff_5/i353_rst_3~FFT ¡
DR0/dff_5/i353_rst_2~FFT æ
DR0/dff_5/i353_rst_1~FFS æ
DR0/dff_5/i353_rst_0~FFS ø
DR0/dff_5/i361_rst_6~FFX ∆
DR0/dff_5/i361_rst_5~FFX ≈
DR0/dff_5/i361_rst_4~FFX ƒ
DR0/dff_5/i361_rst_3~FFX √
DR0/dff_5/i361_rst_2~FFX ¬
DR0/dff_5/i361_rst_1~FFX ¡
DR0/dff_5/i361_rst_0~FFX ¿
DR0/dff_5/i369_rst_6~FFV ƒ
DR0/dff_5/i369_rst_5~FFV ≈
DR0/dff_5/i369_rst_4~FFV ∆
DR0/dff_5/i369_rst_3~FFV «
DR0/dff_5/i369_rst_2~FFV …
DR0/dff_5/i369_rst_1~FFV »
DR0/dff_5/i369_rst_0~FFX »
DR0/dff_5/i377_rst_6~FFR »
DR0/dff_5/i377_rst_5~FFR «
DR0/dff_5/i377_rst_4~FFR ∆
DR0/dff_5/i377_rst_3~FFR ≈
DR0/dff_5/i377_rst_2~FFT «
DR0/dff_5/i377_rst_1~FFT ∆
DR0/dff_5/i377_rst_0~FFT ≈
DR0/dff_5/i385_rst_6~FFK …
DR0/dff_5/i385_rst_5~FFK À
DR0/dff_5/i385_rst_4~FFK Ã
DR0/dff_5/i385_rst_3~FFT »
DR0/dff_5/i385_rst_2~FFT …
DR0/dff_5/i385_rst_1~FFX …
DR0/dff_5/i385_rst_0~FFS …
DR0/dff_5/i393_rst_6~FF; ≈
DR0/dff_5/i393_rst_5~FF; ∆
DR0/dff_5/i393_rst_4~FF; «
DR0/dff_5/i393_rst_3~FF; »
DR0/dff_5/i393_rst_2~FFC —
DR0/dff_5/i393_rst_1~FFF À
DR0/dff_5/i393_rst_0~FFF  
DR0/dff_5/i401_rst_6~FFK »
DR0/dff_5/i401_rst_5~FFK «
DR0/dff_5/i401_rst_4~FFK ≈
DR0/dff_5/i401_rst_3~FFK ∆
DR0/dff_5/i401_rst_2~FFC ∆
DR0/dff_5/i401_rst_1~FFC ≈
DR0/dff_5/i401_rst_0~FFC ƒ
DR0/dff_5/i409_rst_6~FFR Æ
DR0/dff_5/i409_rst_5~FFS Æ
DR0/dff_5/i409_rst_4~FFS Ø
DR0/dff_5/i409_rst_3~FFG ƒ
DR0/dff_5/i409_rst_2~FFG ≈
DR0/dff_5/i409_rst_1~FFG ∆
DR0/dff_5/i409_rst_0~FFG «
DR0/dff_5/i417_rst_6~FFC º
DR0/dff_5/i417_rst_5~FFC Ω
DR0/dff_5/i417_rst_4~FFC æ
DR0/dff_5/i417_rst_3~FFC ø
DR0/dff_5/i417_rst_2~FFC ª
DR0/dff_5/i417_rst_1~FFC ∫
DR0/dff_5/i417_rst_0~FFR µ
DR0/dff_5/i425_rst_6~FFC œ
DR0/dff_5/i425_rst_5~FFC –
DR0/dff_5/i425_rst_4~FFC “
DR0/dff_5/i425_rst_3~FFC ”
DR0/dff_5/i425_rst_2~FFC ‘
DR0/dff_5/i425_rst_1~FFC ÿ
DR0/dff_5/i425_rst_0~FFC «
DR0/dff_5/i433_rst_6~FFG …
DR0/dff_5/i433_rst_5~FFC »
DR0/dff_5/i433_rst_4~FFC …
DR0/dff_5/i433_rst_3~FFC  
DR0/dff_5/i433_rst_2~FFC À
DR0/dff_5/i433_rst_1~FFC Ã
DR0/dff_5/i433_rst_0~FFC Õ
DR0/dff_5/i441_rst_6~FFF Ã
DR0/dff_5/i441_rst_5~FFF Õ
DR0/dff_5/i441_rst_4~FFF Œ
DR0/dff_5/i441_rst_3~FFF œ
DR0/dff_5/i441_rst_2~FFF –
DR0/dff_5/i441_rst_1~FFI À
DR0/dff_5/i441_rst_0~FFI  
DR0/dff_5/i449_rst_6~FF: ¬
DR0/dff_5/i449_rst_5~FF: √
DR0/dff_5/i449_rst_4~FF: ƒ
DR0/dff_5/i449_rst_3~FF: ≈
DR0/dff_5/i449_rst_2~FF: ∆
DR0/dff_5/i449_rst_1~FF: «
DR0/dff_5/i449_rst_0~FF: »
DR0/dff_5/i457_rst_6~FF8 ∆
DR0/dff_5/i457_rst_5~FF8 ≈
DR0/dff_5/i457_rst_4~FF8 ƒ
DR0/dff_5/i457_rst_3~FF; ¬
DR0/dff_5/i457_rst_2~FF; ¡
DR0/dff_5/i457_rst_1~FF; ¿
DR0/dff_5/i457_rst_0~FF: ¿
DR0/dff_5/i465_rst_6~FFK ‘
DR0/dff_5/i465_rst_5~FFK ”
DR0/dff_5/i465_rst_4~FFK “
DR0/dff_5/i465_rst_3~FFK —
DR0/dff_5/i465_rst_2~FFK –
DR0/dff_5/i465_rst_1~FFK œ
DR0/dff_5/i465_rst_0~FFK Œ
DR0/dff_5/i473_rst_6~FFR —
DR0/dff_5/i473_rst_5~FFF —
DR0/dff_5/i473_rst_4~FFF “
DR0/dff_5/i473_rst_3~FFF ”
DR0/dff_5/i473_rst_2~FFI ‹
DR0/dff_5/i473_rst_1~FFK ◊
DR0/dff_5/i473_rst_0~FFK ÷
DR0/dff_5/i481_rst_6~FF[ Ã
DR0/dff_5/i481_rst_5~FF[ Õ
DR0/dff_5/i481_rst_4~FFR À
DR0/dff_5/i481_rst_3~FFR Ã
DR0/dff_5/i481_rst_2~FFR Õ
DR0/dff_5/i481_rst_1~FFR Œ
DR0/dff_5/i481_rst_0~FFR œ
DR0/dff_5/i489_rst_6~FFK ÿ
DR0/dff_5/i489_rst_5~FFI ◊
DR0/dff_5/i489_rst_4~FFI ÷
DR0/dff_5/i489_rst_3~FFI ’
DR0/dff_5/i489_rst_2~FF[ –
DR0/dff_5/i489_rst_1~FF[ œ
DR0/dff_5/i489_rst_0~FF[  
DR0/dff_5/i497_rst_6~FFC ‚
DR0/dff_5/i497_rst_5~FFI ‚
DR0/dff_5/i497_rst_4~FFK ﬁ
DR0/dff_5/i497_rst_3~FFK ›
DR0/dff_5/i497_rst_2~FFK ‹
DR0/dff_5/i497_rst_1~FFK €
DR0/dff_5/i497_rst_0~FFK ⁄
DR0/dff_5/i505_rst_6~FFC ﬂ
DR0/dff_5/i505_rst_5~FFC ‡
DR0/dff_5/i505_rst_4~FFC Ë
DR0/dff_5/i505_rst_3~FFC È
DR0/dff_5/i505_rst_2~FFF È
DR0/dff_5/i505_rst_1~FFF Í
DR0/dff_5/i505_rst_0~FFC Í
DR0/dff_5/i513_rst_6~FFI ‘
DR0/dff_5/i513_rst_5~FFI ”
DR0/dff_5/i513_rst_4~FFC Ÿ
DR0/dff_5/i513_rst_3~FFC ⁄
DR0/dff_5/i513_rst_2~FFC €
DR0/dff_5/i513_rst_1~FFC ‹
DR0/dff_5/i513_rst_0~FFC ›
DR0/dff_5/i521_rst_6~FFC ’
DR0/dff_5/i521_rst_5~FFC ÷
DR0/dff_5/i521_rst_4~FFC ◊
DR0/dff_5/i521_rst_3~FFI ﬁ
DR0/dff_5/i521_rst_2~FFI ›
DR0/dff_5/i521_rst_1~FFI Ÿ
DR0/dff_5/i521_rst_0~FFI ⁄
DR0/dff_5/i529_rst_6~FFF Ÿ
DR0/dff_5/i529_rst_5~FFF ÿ
DR0/dff_5/i529_rst_4~FFF ◊
DR0/dff_5/i529_rst_3~FFF ‘
DR0/dff_5/i529_rst_2~FFF ’
DR0/dff_5/i529_rst_1~FFF ÷
DR0/dff_5/i529_rst_0~FFF €
DR0/dff_5/i537_rst_6~FFC ‰
DR0/dff_5/i537_rst_5~FFF ‹
DR0/dff_5/i537_rst_4~FFF ›
DR0/dff_5/i537_rst_3~FFF ﬁ
DR0/dff_5/i537_rst_2~FFF ﬂ
DR0/dff_5/i537_rst_1~FFF ‡
DR0/dff_5/i537_rst_0~FFF ·
DR0/dff_5/i545_rst_6~FFK Ë
DR0/dff_5/i545_rst_5~FFK È
DR0/dff_5/i545_rst_4~FFK Ô
DR0/dff_5/i545_rst_3~FFK 
DR0/dff_5/i545_rst_2~FFK Ò
DR0/dff_5/i545_rst_1~FFC Ï
DR0/dff_5/i545_rst_0~FFC Î
DR0/dff_5/i553_rst_6~FFF Ì
DR0/dff_5/i553_rst_5~FFF Ó
DR0/dff_5/i553_rst_4~FFF Ô
DR0/dff_5/i553_rst_3~FFF 
DR0/dff_5/i553_rst_2~FFF ‰
DR0/dff_5/i553_rst_1~FFF „
DR0/dff_5/i553_rst_0~FFC Á
DR0/dff_5/i561_rst_6~FFK „
DR0/dff_5/i561_rst_5~FFK ‰
DR0/dff_5/i561_rst_4~FFK Â
DR0/dff_5/i561_rst_3~FFK Ê
DR0/dff_5/i561_rst_2~FFK Í
DR0/dff_5/i561_rst_1~FFK Î
DR0/dff_5/i561_rst_0~FFK Ï
DR0/dff_5/i569_rst_6~FFR “
DR0/dff_5/i569_rst_5~FFR ”
DR0/dff_5/i569_rst_4~FFR ‘
DR0/dff_5/i569_rst_3~FFR ’
DR0/dff_5/i569_rst_2~FFK ﬂ
DR0/dff_5/i569_rst_1~FFK ‡
DR0/dff_5/i569_rst_0~FFK ·
DR0/dff_5/i577_rst_6~FFR ‡
DR0/dff_5/i577_rst_5~FFF Â
DR0/dff_5/i577_rst_4~FFF Ê
DR0/dff_5/i577_rst_3~FFF Á
DR0/dff_5/i577_rst_2~FFR €
DR0/dff_5/i577_rst_1~FFR ⁄
DR0/dff_5/i577_rst_0~FFR Ÿ
DR0/dff_5/i585_rst_6~FFb Ê
DR0/dff_5/i585_rst_5~FF[ Â
DR0/dff_5/i585_rst_4~FF[ ·
DR0/dff_5/i585_rst_3~FFR ·
DR0/dff_5/i585_rst_2~FFR ‹
DR0/dff_5/i585_rst_1~FFR ›
DR0/dff_5/i585_rst_0~FFR ﬁ
DR0/dff_5/i593_rst_6~FF[ ﬂ
DR0/dff_5/i593_rst_5~FF[ ﬁ
DR0/dff_5/i593_rst_4~FF[ ›
DR0/dff_5/i593_rst_3~FF[ ‹
DR0/dff_5/i593_rst_2~FF[ ‚
DR0/dff_5/i593_rst_1~FF[ „
DR0/dff_5/i593_rst_0~FFb ‰
DR0/dff_5/i601_rst_6~FF_ Â
DR0/dff_5/i601_rst_5~FF_ Ê
DR0/dff_5/i601_rst_4~FF_ Á
DR0/dff_5/i601_rst_3~FF_ Ë
DR0/dff_5/i601_rst_2~FF_ È
DR0/dff_5/i601_rst_1~FF_ Í
DR0/dff_5/i601_rst_0~FF[ Í
DR0/dff_5/i609_rst_6~FFa „
DR0/dff_5/i609_rst_5~FFa ‚
DR0/dff_5/i609_rst_4~FF_ ‚
DR0/dff_5/i609_rst_3~FF_ ·
DR0/dff_5/i609_rst_2~FF_ ‡
DR0/dff_5/i609_rst_1~FF_ ﬂ
DR0/dff_5/i609_rst_0~FF^ ﬂ
DR0/dff_5/i617_rst_6~FFc Í
DR0/dff_5/i617_rst_5~FFc È
DR0/dff_5/i617_rst_4~FFc Ë
DR0/dff_5/i617_rst_3~FFa Ë
DR0/dff_5/i617_rst_2~FFa Á
DR0/dff_5/i617_rst_1~FFa Ê
DR0/dff_5/i617_rst_0~FFa Â
DR0/dff_5/i625_rst_6~FFZ ◊
DR0/dff_5/i625_rst_5~FF[ €
DR0/dff_5/i625_rst_4~FFa ﬂ
DR0/dff_5/i625_rst_3~FFa ‡
DR0/dff_5/i625_rst_2~FFl ‰
DR0/dff_5/i625_rst_1~FFm ‰
DR0/dff_5/i625_rst_0~FFm Â
DR0/dff_5/i634_rst_1~FFZ ‹
DR0/dff_5/i634_rst_0~FFR ◊
DR0/dff_5/i626_rst_0~FFR ÷
DR0/dff_5/i642_rst_6~FF_ „
DR0/dff_5/i642_rst_5~FF_ Î
DR0/dff_5/i642_rst_4~FF_ Ï
DR0/dff_5/i642_rst_3~FF_ Ì
DR0/dff_5/i642_rst_2~FFa È
DR0/dff_5/i642_rst_1~FF[ È
DR0/dff_5/i642_rst_0~FF[ Ë
DR0/dff_5/i650_rst_6~FF^ Í
DR0/dff_5/i650_rst_5~FFR Í
DR0/dff_5/i650_rst_4~FFR È
DR0/dff_5/i650_rst_3~FF[ Ê
DR0/dff_5/i650_rst_2~FF^ Ê
DR0/dff_5/i650_rst_1~FF^ Â
DR0/dff_5/i650_rst_0~FF^ ‰
DR0/dff_5/i658_rst_6~FF^ Ô
DR0/dff_5/i658_rst_5~FF^ Ó
DR0/dff_5/i658_rst_4~FF^ Ì
DR0/dff_5/i658_rst_3~FFb Ì
DR0/dff_5/i658_rst_2~FFb Ï
DR0/dff_5/i658_rst_1~FFa Ï
DR0/dff_5/i658_rst_0~FFa Î
DR0/dff_5/i666_rst_6~FF[ Ï
DR0/dff_5/i666_rst_5~FF[ Ì
DR0/dff_5/i666_rst_4~FF[ Ó
DR0/dff_5/i666_rst_3~FF[ Ô
DR0/dff_5/i666_rst_2~FF[ 
DR0/dff_5/i666_rst_1~FF_ 
DR0/dff_5/i666_rst_0~FF_ Ô
DR0/dff_5/i674_rst_6~FFc Ì
DR0/dff_5/i674_rst_5~FFc Ó
DR0/dff_5/i674_rst_4~FFc Ô
DR0/dff_5/i674_rst_3~FFc 
DR0/dff_5/i674_rst_2~FFa 
DR0/dff_5/i674_rst_1~FFa Ó
DR0/dff_5/i674_rst_0~FFa Ì
DR0/dff_5/i682_rst_6~FFi Û
DR0/dff_5/i682_rst_5~FFi Ú
DR0/dff_5/i682_rst_4~FFi Ò
DR0/dff_5/i682_rst_3~FFi 
DR0/dff_5/i682_rst_2~FFd Ó
DR0/dff_5/i682_rst_1~FFd Ì
DR0/dff_5/i682_rst_0~FFd Ï
DR0/dff_5/i690_rst_6~FFi É
DR0/dff_5/i690_rst_5~FFi Ç
DR0/dff_5/i690_rst_4~FFi Å
DR0/dff_5/i690_rst_3~FFi ¯
DR0/dff_5/i690_rst_2~FFi ˜
DR0/dff_5/i690_rst_1~FFi ˆ
DR0/dff_5/i690_rst_0~FFi ı
DR0/dff_5/i698_rst_6~FFi Ì
DR0/dff_5/i698_rst_5~FFi Ó
DR0/dff_5/i698_rst_4~FFi ˘
DR0/dff_5/i698_rst_3~FFi ˛
DR0/dff_5/i698_rst_2~FFi ˇ
DR0/dff_5/i698_rst_1~FFw ˝
DR0/dff_5/i698_rst_0~FFw ˛
DR0/dff_5/i706_rst_6~FFi ã
DR0/dff_5/i706_rst_5~FFi ä
DR0/dff_5/i706_rst_4~FFi â
DR0/dff_5/i706_rst_3~FFi ˚
DR0/dff_5/i706_rst_2~FFi Ô
DR0/dff_5/i706_rst_1~FFi Í
DR0/dff_5/i706_rst_0~FFi Î
DR0/dff_5/i714_rst_6~FFi ˝
DR0/dff_5/i714_rst_5~FFi Ñ
DR0/dff_5/i714_rst_4~FFi Ö
DR0/dff_5/i714_rst_3~FFi Ü
DR0/dff_5/i714_rst_2~FFi á
DR0/dff_5/i714_rst_1~FF| ã
DR0/dff_5/i714_rst_0~FFi ê
DR0/dff_5/i722_rst_6~FFm Ï
DR0/dff_5/i722_rst_5~FFm Ì
DR0/dff_5/i722_rst_4~FFm Ó
DR0/dff_5/i722_rst_3~FFm Ô
DR0/dff_5/i722_rst_2~FFm 
DR0/dff_5/i722_rst_1~FFr 
DR0/dff_5/i722_rst_0~FFr Ò
DR0/dff_5/i730_rst_6~FFw Ö
DR0/dff_5/i730_rst_5~FFw Ñ
DR0/dff_5/i730_rst_4~FFw É
DR0/dff_5/i730_rst_3~FFz ¯
DR0/dff_5/i730_rst_2~FFl Ò
DR0/dff_5/i730_rst_1~FFd Ò
DR0/dff_5/i730_rst_0~FFd 
DR0/dff_5/i738_rst_6~FFw ë
DR0/dff_5/i738_rst_5~FFw å
DR0/dff_5/i738_rst_4~FFw ã
DR0/dff_5/i738_rst_3~FFw Ü
DR0/dff_5/i738_rst_2~FFw á
DR0/dff_5/i738_rst_1~FFw à
DR0/dff_5/i738_rst_0~FFw â
DR0/dff_5/i746_rst_6~FF| á
DR0/dff_5/i746_rst_5~FF| à
DR0/dff_5/i746_rst_4~FF| â
DR0/dff_5/i746_rst_3~FF| ç
DR0/dff_5/i746_rst_2~FF| é
DR0/dff_5/i746_rst_1~FFw é
DR0/dff_5/i746_rst_0~FFw è
DR0/dff_5/i754_rst_6~FF| ˝
DR0/dff_5/i754_rst_5~FF| ˛
DR0/dff_5/i754_rst_4~FF| ˘
DR0/dff_5/i754_rst_3~FF| ¯
DR0/dff_5/i754_rst_2~FF| ˜
DR0/dff_5/i754_rst_1~FF| ˆ
DR0/dff_5/i754_rst_0~FF| Ö
DR0/dff_5/i762_rst_6~FF| ˙
DR0/dff_5/i762_rst_5~FF| ˇ
DR0/dff_5/i762_rst_4~FF| Ñ
DR0/dff_5/i762_rst_3~FF| É
DR0/dff_5/i762_rst_2~FF| Ç
DR0/dff_5/i762_rst_1~FF| Å
DR0/dff_5/i762_rst_0~FF| ˚
DR0/dff_5/i770_rst_6~FFw Ù
DR0/dff_5/i770_rst_5~FFw Û
DR0/dff_5/i770_rst_4~FFw Ú
DR0/dff_5/i770_rst_3~FFw Ò
DR0/dff_5/i770_rst_2~FFw 
DR0/dff_5/i770_rst_1~FF| Û
DR0/dff_5/i770_rst_0~FF| Ù
DR0/dff_5/i778_rst_6~FFw Ó
DR0/dff_5/i778_rst_5~FF| Ä
DR0/dff_5/i778_rst_4~FFw Ä
DR0/dff_5/i778_rst_3~FFw Å
DR0/dff_5/i778_rst_2~FFw Ç
DR0/dff_5/i778_rst_1~FFw ˚
DR0/dff_5/i778_rst_0~FFz Û
DR0/dff_5/i786_rst_6~FFw ı
DR0/dff_5/i786_rst_5~FFw ˆ
DR0/dff_5/i786_rst_4~FFw ˜
DR0/dff_5/i786_rst_3~FFw ¯
DR0/dff_5/i786_rst_2~FFw ˘
DR0/dff_5/i786_rst_1~FFw ˙
DR0/dff_5/i786_rst_0~FFz Ô
DR0/dff_5/i794_rst_6~FFz 
DR0/dff_5/i794_rst_5~FFz Ò
DR0/dff_5/i794_rst_4~FFz Ì
DR0/dff_5/i794_rst_3~FFz ‰
DR0/dff_5/i794_rst_2~FFz „
DR0/dff_5/i794_rst_1~FFz Ë
DR0/dff_5/i794_rst_0~FFz È
DR0/dff_5/i802_rst_6~FF} 
DR0/dff_5/i802_rst_5~FF} Ô
DR0/dff_5/i802_rst_4~FF} Ó
DR0/dff_5/i802_rst_3~FF} Ì
DR0/dff_5/i802_rst_2~FF} Ï
DR0/dff_5/i802_rst_1~FF| Ï
DR0/dff_5/i802_rst_0~FF| Ì
DR0/dff_5/i810_rst_6~FF| Á
DR0/dff_5/i810_rst_5~FF| Ë
DR0/dff_5/i810_rst_4~FF| È
DR0/dff_5/i810_rst_3~FF| Í
DR0/dff_5/i810_rst_2~FF| Î
DR0/dff_5/i810_rst_1~FF| 
DR0/dff_5/i810_rst_0~FF| Ò
DR0/dff_5/i818_rst_6~FF| ‹
DR0/dff_5/i818_rst_5~FF| ›
DR0/dff_5/i818_rst_4~FF| ﬁ
DR0/dff_5/i818_rst_3~FF| ﬂ
DR0/dff_5/i818_rst_2~FF| „
DR0/dff_5/i818_rst_1~FF| ‰
DR0/dff_5/i818_rst_0~FF| Â
DR0/dff_5/i826_rst_6~FF} Â
DR0/dff_5/i826_rst_5~FFz ·
DR0/dff_5/i826_rst_4~FF} ·
DR0/dff_5/i826_rst_3~FF} „
DR0/dff_5/i826_rst_2~FF} ﬂ
DR0/dff_5/i826_rst_1~FF} ﬁ
DR0/dff_5/i826_rst_0~FF} ›
DR0/dff_5/i834_rst_6~FF} Í
DR0/dff_5/i834_rst_5~FF} È
DR0/dff_5/i834_rst_4~FF} Ë
DR0/dff_5/i834_rst_3~FF} Á
DR0/dff_5/i834_rst_2~FFz Á
DR0/dff_5/i834_rst_1~FFz Ê
DR0/dff_5/i834_rst_0~FFz Â
DR0/dff_5/i842_rst_6~FFz Ï
DR0/dff_5/i842_rst_5~FFz Î
DR0/dff_5/i842_rst_4~FFw Ì
DR0/dff_5/i842_rst_3~FFw Ï
DR0/dff_5/i842_rst_2~FFw Î
DR0/dff_5/i842_rst_1~FFw Í
DR0/dff_5/i842_rst_0~FFw È
DR0/dff_5/i850_rst_6~FFr ‚
DR0/dff_5/i850_rst_5~FFr „
DR0/dff_5/i850_rst_4~FFr ‰
DR0/dff_5/i850_rst_3~FFr Â
DR0/dff_5/i850_rst_2~FFr Ê
DR0/dff_5/i850_rst_1~FFr Á
DR0/dff_5/i850_rst_0~FFr Ì
DR0/dff_5/i858_rst_6~FFi Ë
DR0/dff_5/i858_rst_5~FFi Á
DR0/dff_5/i858_rst_4~FFl Ì
DR0/dff_5/i858_rst_3~FFl Ó
DR0/dff_5/i858_rst_2~FFr Ó
DR0/dff_5/i858_rst_1~FFr Ô
DR0/dff_5/i858_rst_0~FFr Ë
DR0/dff_5/i866_rst_6~FFm „
DR0/dff_5/i866_rst_5~FFl „
DR0/dff_5/i866_rst_4~FFl Â
DR0/dff_5/i866_rst_3~FFl Ê
DR0/dff_5/i866_rst_2~FFl Á
DR0/dff_5/i866_rst_1~FFl Ë
DR0/dff_5/i866_rst_0~FFl È
DR0/dff_5/i874_rst_6~FFl Î
DR0/dff_5/i874_rst_5~FFl Ï
DR0/dff_5/i874_rst_4~FFr Î
DR0/dff_5/i874_rst_3~FFr Í
DR0/dff_5/i874_rst_2~FFr È
DR0/dff_5/i874_rst_1~FFm ‡
DR0/dff_5/i874_rst_0~FFm ·
DR0/dff_5/i882_rst_6~FF_ Ó
DR0/dff_5/i882_rst_5~FFc Î
DR0/dff_5/i882_rst_4~FFd Î
DR0/dff_5/i882_rst_3~FFd Á
DR0/dff_5/i882_rst_2~FFd Ë
DR0/dff_5/i882_rst_1~FFd È
DR0/dff_5/i882_rst_0~FFl Ô
DR0/dff_5/i890_rst_6~FFc Ê
DR0/dff_5/i890_rst_5~FFc Á
DR0/dff_5/i890_rst_4~FFb Á
DR0/dff_5/i890_rst_3~FFb Ë
DR0/dff_5/i890_rst_2~FFb È
DR0/dff_5/i890_rst_1~FFb Í
DR0/dff_5/i890_rst_0~FFb Ô
DR0/dff_5/i898_rst_6~FFd „
DR0/dff_5/i898_rst_5~FFd ‡
DR0/dff_5/i898_rst_4~FFd ﬂ
DR0/dff_5/i898_rst_3~FFc ﬂ
DR0/dff_5/i898_rst_2~FFc ‡
DR0/dff_5/i898_rst_1~FFc ·
DR0/dff_5/i898_rst_0~FFc ‚
DR0/dff_5/i906_rst_6~FFb ‡
DR0/dff_5/i906_rst_5~FFb ﬂ
DR0/dff_5/i906_rst_4~FFb ﬁ
DR0/dff_5/i906_rst_3~FFb ‚
DR0/dff_5/i906_rst_2~FFb „
DR0/dff_5/i906_rst_1~FFc „
DR0/dff_5/i906_rst_0~FFc ‰
DR0/dff_5/i914_rst_6~FFd ·
DR0/dff_5/i914_rst_5~FFd ‚
DR0/dff_5/i914_rst_4~FFi ‚
DR0/dff_5/i914_rst_3~FFi „
DR0/dff_5/i914_rst_2~FFi ‰
DR0/dff_5/i914_rst_1~FFi Â
DR0/dff_5/i914_rst_0~FFi Ê
DR0/dff_5/i922_rst_6~FF^ ›
DR0/dff_5/i922_rst_5~FF^ ﬁ
DR0/dff_5/i922_rst_4~FF^ ·
DR0/dff_5/i922_rst_3~FF^ ‚
DR0/dff_5/i922_rst_2~FF^ „
DR0/dff_5/i922_rst_1~FFa ﬁ
DR0/dff_5/i922_rst_0~FFa ›
DR0/dff_5/i930_rst_6~FF_ ⁄
DR0/dff_5/i930_rst_5~FF_ €
DR0/dff_5/i930_rst_4~FF_ ‹
DR0/dff_5/i930_rst_3~FF_ ›
DR0/dff_5/i930_rst_2~FF_ ﬁ
DR0/dff_5/i930_rst_1~FFa €
DR0/dff_5/i930_rst_0~FF^ €
DR0/dff_5/i938_rst_6~FF^ –
DR0/dff_5/i938_rst_5~FFZ –
DR0/dff_5/i938_rst_4~FFb ’
DR0/dff_5/i938_rst_3~FFb €
DR0/dff_5/i938_rst_2~FFb ⁄
DR0/dff_5/i938_rst_1~FF^ Ÿ
DR0/dff_5/i938_rst_0~FF[ Ÿ
DR0/dff_5/i947_rst_1~FFb Œ
DR0/dff_5/i947_rst_0~FF[ Œ
DR0/dff_5/i939_rst_0~FF^ Œ
DR0/dff_5/i955_rst_6~FF[ ‘
DR0/dff_5/i955_rst_5~FF[ ’
DR0/dff_5/i955_rst_4~FF[ ÷
DR0/dff_5/i955_rst_3~FF[ —
DR0/dff_5/i955_rst_2~FF[ “
DR0/dff_5/i955_rst_1~FF[ ÿ
DR0/dff_5/i955_rst_0~FF[ ◊
DR0/dff_5/i963_rst_6~FFa ◊
DR0/dff_5/i963_rst_5~FFa ÿ
DR0/dff_5/i963_rst_4~FFa Ÿ
DR0/dff_5/i963_rst_3~FF_ Ÿ
DR0/dff_5/i963_rst_2~FF_ ÿ
DR0/dff_5/i963_rst_1~FFZ ‘
DR0/dff_5/i963_rst_0~FFZ ”
DR0/dff_5/i971_rst_6~FF^ ◊
DR0/dff_5/i971_rst_5~FF^ ÿ
DR0/dff_5/i971_rst_4~FF^ ’
DR0/dff_5/i971_rst_3~FF^ ‘
DR0/dff_5/i971_rst_2~FFb ‘
DR0/dff_5/i971_rst_1~FFa ‘
DR0/dff_5/i971_rst_0~FFa ’
DR0/dff_5/i979_rst_6~FFl ◊
DR0/dff_5/i979_rst_5~FFl ÿ
DR0/dff_5/i979_rst_4~FFi ÿ
DR0/dff_5/i979_rst_3~FFi ÷
DR0/dff_5/i979_rst_2~FFi ◊
DR0/dff_5/i979_rst_1~FFc ◊
DR0/dff_5/i979_rst_0~FFc ÷
DR0/dff_5/i987_rst_6~FFb ◊
DR0/dff_5/i987_rst_5~FFb ÷
DR0/dff_5/i987_rst_4~FFb –
DR0/dff_5/i987_rst_3~FFb —
DR0/dff_5/i987_rst_2~FFb “
DR0/dff_5/i987_rst_1~FFb ”
DR0/dff_5/i987_rst_0~FFl ’
DR0/dff_5/i995_rst_6~FFc ⁄
DR0/dff_5/i995_rst_5~FFc Ÿ
DR0/dff_5/i995_rst_4~FFd Ÿ
DR0/dff_5/i995_rst_3~FFd ⁄
DR0/dff_5/i995_rst_2~FFd €
DR0/dff_5/i995_rst_1~FFd ‹
DR0/dff_5/i995_rst_0~FFb Ÿ
DR0/dff_5/i1003_rst_6~FFi ﬁ
DR0/dff_5/i1003_rst_5~FFi ﬂ
DR0/dff_5/i1003_rst_4~FFi ‡
DR0/dff_5/i1003_rst_3~FFi ·
DR0/dff_5/i1003_rst_2~FFc ﬁ
DR0/dff_5/i1003_rst_1~FFc ›
DR0/dff_5/i1003_rst_0~FFc ‹
DR0/dff_5/i1011_rst_6~FFl ‡
DR0/dff_5/i1011_rst_5~FFl ﬂ
DR0/dff_5/i1011_rst_4~FFl ﬁ
DR0/dff_5/i1011_rst_3~FFl ›
DR0/dff_5/i1011_rst_2~FFl ‹
DR0/dff_5/i1011_rst_1~FFm ‹
DR0/dff_5/i1011_rst_0~FFm ›
DR0/dff_5/i1019_rst_6~FFm ’
DR0/dff_5/i1019_rst_5~FFm ÷
DR0/dff_5/i1019_rst_4~FFm ◊
DR0/dff_5/i1019_rst_3~FFm ÿ
DR0/dff_5/i1019_rst_2~FFm Ÿ
DR0/dff_5/i1019_rst_1~FFl Ÿ
DR0/dff_5/i1019_rst_0~FFl ⁄
DR0/dff_5/i1027_rst_6~FFr ⁄
DR0/dff_5/i1027_rst_5~FFr Ÿ
DR0/dff_5/i1027_rst_4~FFr ÿ
DR0/dff_5/i1027_rst_3~FFr ’
DR0/dff_5/i1027_rst_2~FFr ‘
DR0/dff_5/i1027_rst_1~FFr ”
DR0/dff_5/i1027_rst_0~FFm ”
DR0/dff_5/i1035_rst_6~FFw ⁄
DR0/dff_5/i1035_rst_5~FFw Ÿ
DR0/dff_5/i1035_rst_4~FFl ‚
DR0/dff_5/i1035_rst_3~FFr ›
DR0/dff_5/i1035_rst_2~FFr ﬁ
DR0/dff_5/i1035_rst_1~FFr ﬂ
DR0/dff_5/i1035_rst_0~FFr ‡
DR0/dff_5/i1043_rst_6~FFw ‚
DR0/dff_5/i1043_rst_5~FFw „
DR0/dff_5/i1043_rst_4~FFw ‰
DR0/dff_5/i1043_rst_3~FFw Â
DR0/dff_5/i1043_rst_2~FFw Ê
DR0/dff_5/i1043_rst_1~FFw ›
DR0/dff_5/i1043_rst_0~FFw ‹
DR0/dff_5/i1051_rst_6~FFz ﬁ
DR0/dff_5/i1051_rst_5~FFz ›
DR0/dff_5/i1051_rst_4~FFz ‹
DR0/dff_5/i1051_rst_3~FFz €
DR0/dff_5/i1051_rst_2~FFz ⁄
DR0/dff_5/i1051_rst_1~FFz ‡
DR0/dff_5/i1051_rst_0~FFw ‡
DR0/dff_5/i1059_rst_6~FF| Ÿ
DR0/dff_5/i1059_rst_5~FF| ⁄
DR0/dff_5/i1059_rst_4~FF| €
DR0/dff_5/i1059_rst_3~FF| ‡
DR0/dff_5/i1059_rst_2~FF| ·
DR0/dff_5/i1059_rst_1~FF| ‚
DR0/dff_5/i1059_rst_0~FF} ‚
DR0/dff_5/i1067_rst_6~FF} ÷
DR0/dff_5/i1067_rst_5~FF} ◊
DR0/dff_5/i1067_rst_4~FF} ÿ
DR0/dff_5/i1067_rst_3~FFz ‘
DR0/dff_5/i1067_rst_2~FFz ”
DR0/dff_5/i1067_rst_1~FF| ”
DR0/dff_5/i1067_rst_0~FF| ◊
DR0/dff_5/i1075_rst_6~FFw —
DR0/dff_5/i1075_rst_5~FFw ’
DR0/dff_5/i1075_rst_4~FFw ÷
DR0/dff_5/i1075_rst_3~FF| ÷
DR0/dff_5/i1075_rst_2~FF| ’
DR0/dff_5/i1075_rst_1~FF| ‘
DR0/dff_5/i1075_rst_0~FF} ‘
DR0/dff_5/i1083_rst_6~FFz –
DR0/dff_5/i1083_rst_5~FFz —
DR0/dff_5/i1083_rst_4~FF| Ã
DR0/dff_5/i1083_rst_3~FF| Õ
DR0/dff_5/i1083_rst_2~FF| Œ
DR0/dff_5/i1083_rst_1~FF| œ
DR0/dff_5/i1083_rst_0~FFw œ
DR0/dff_5/i1091_rst_6~FFw ”
DR0/dff_5/i1091_rst_5~FFw “
DR0/dff_5/i1091_rst_4~FFr “
DR0/dff_5/i1091_rst_3~FFz “
DR0/dff_5/i1091_rst_2~FFz Ã
DR0/dff_5/i1091_rst_1~FFz Õ
DR0/dff_5/i1091_rst_0~FFz Œ
DR0/dff_5/i1099_rst_6~FFw Õ
DR0/dff_5/i1099_rst_5~FFt “
DR0/dff_5/i1099_rst_4~FFz ’
DR0/dff_5/i1099_rst_3~FFz ÷
DR0/dff_5/i1099_rst_2~FFz ◊
DR0/dff_5/i1099_rst_1~FFz ÿ
DR0/dff_5/i1099_rst_0~FFw ÿ
DR0/dff_5/i1107_rst_6~FFr ‹
DR0/dff_5/i1107_rst_5~FFr ◊
DR0/dff_5/i1107_rst_4~FFr ÷
DR0/dff_5/i1107_rst_3~FFr —
DR0/dff_5/i1107_rst_2~FFr –
DR0/dff_5/i1107_rst_1~FFr œ
DR0/dff_5/i1107_rst_0~FFr Œ
DR0/dff_5/i1115_rst_6~FFc –
DR0/dff_5/i1115_rst_5~FFc —
DR0/dff_5/i1115_rst_4~FFc “
DR0/dff_5/i1115_rst_3~FFc ”
DR0/dff_5/i1115_rst_2~FFc ‘
DR0/dff_5/i1115_rst_1~FFi ⁄
DR0/dff_5/i1115_rst_0~FFi €
DR0/dff_5/i1123_rst_6~FFl ”
DR0/dff_5/i1123_rst_5~FFl ‘
DR0/dff_5/i1123_rst_4~FFl œ
DR0/dff_5/i1123_rst_3~FFl Œ
DR0/dff_5/i1123_rst_2~FFi Œ
DR0/dff_5/i1123_rst_1~FFc Œ
DR0/dff_5/i1123_rst_0~FFc Õ
DR0/dff_5/i1131_rst_6~FFm Ã
DR0/dff_5/i1131_rst_5~FFm À
DR0/dff_5/i1131_rst_4~FFl À
DR0/dff_5/i1131_rst_3~FFl Ã
DR0/dff_5/i1131_rst_2~FFl Õ
DR0/dff_5/i1131_rst_1~FFl –
DR0/dff_5/i1131_rst_0~FFl —
DR0/dff_5/i1139_rst_6~FFi ’
DR0/dff_5/i1139_rst_5~FFi ‘
DR0/dff_5/i1139_rst_4~FFi œ
DR0/dff_5/i1139_rst_3~FFi –
DR0/dff_5/i1139_rst_2~FFi —
DR0/dff_5/i1139_rst_1~FFi “
DR0/dff_5/i1139_rst_0~FFm Œ
DR0/dff_5/i1147_rst_6~FFd —
DR0/dff_5/i1147_rst_5~FFd “
DR0/dff_5/i1147_rst_4~FFd ”
DR0/dff_5/i1147_rst_3~FFd ‘
DR0/dff_5/i1147_rst_2~FFd ’
DR0/dff_5/i1147_rst_1~FFd ÷
DR0/dff_5/i1147_rst_0~FFd ◊
DR0/dff_5/i1155_rst_6~FFd Œ
DR0/dff_5/i1155_rst_5~FFd œ
DR0/dff_5/i1155_rst_4~FFd –
DR0/dff_5/i1155_rst_3~FFi À
DR0/dff_5/i1155_rst_2~FFi  
DR0/dff_5/i1155_rst_1~FFi …
DR0/dff_5/i1155_rst_0~FFi Ã
DR0/dff_5/i1163_rst_6~FFa Ã
DR0/dff_5/i1163_rst_5~FFa Õ
DR0/dff_5/i1163_rst_4~FFa Œ
DR0/dff_5/i1163_rst_3~FFa œ
DR0/dff_5/i1163_rst_2~FFa ”
DR0/dff_5/i1163_rst_1~FFa “
DR0/dff_5/i1163_rst_0~FFa —
DR0/dff_5/i1171_rst_6~FF\ ƒ
DR0/dff_5/i1171_rst_5~FF\ ≈
DR0/dff_5/i1171_rst_4~FF\ ∆
DR0/dff_5/i1171_rst_3~FF\ «
DR0/dff_5/i1171_rst_2~FF\ »
DR0/dff_5/i1171_rst_1~FF_  
DR0/dff_5/i1171_rst_0~FFa  
DR0/dff_5/i1179_rst_6~FFY ø
DR0/dff_5/i1179_rst_5~FFY √
DR0/dff_5/i1179_rst_4~FFY ƒ
DR0/dff_5/i1179_rst_3~FF^ À
DR0/dff_5/i1179_rst_2~FFY …
DR0/dff_5/i1179_rst_1~FFY »
DR0/dff_5/i1179_rst_0~FFY «
DR0/dff_5/i1187_rst_6~FF\ ∫
DR0/dff_5/i1187_rst_5~FF\ ª
DR0/dff_5/i1187_rst_4~FF\ ø
DR0/dff_5/i1187_rst_3~FF\ ¿
DR0/dff_5/i1187_rst_2~FFX º
DR0/dff_5/i1187_rst_1~FFX Ω
DR0/dff_5/i1187_rst_0~FFX æ
DR0/dff_5/i1195_rst_6~FF^ ¿
DR0/dff_5/i1195_rst_5~FF^ ø
DR0/dff_5/i1195_rst_4~FF^ æ
DR0/dff_5/i1195_rst_3~FF\ æ
DR0/dff_5/i1195_rst_2~FF\ Ω
DR0/dff_5/i1195_rst_1~FF\ º
DR0/dff_5/i1195_rst_0~FF\ ∏
DR0/dff_5/i1203_rst_6~FF_ Œ
DR0/dff_5/i1203_rst_5~FF_ œ
DR0/dff_5/i1203_rst_4~FF_ –
DR0/dff_5/i1203_rst_3~FF_ —
DR0/dff_5/i1203_rst_2~FF_ Ã
DR0/dff_5/i1203_rst_1~FF_ À
DR0/dff_5/i1203_rst_0~FF^ «
DR0/dff_5/i1211_rst_6~FF\ ¡
DR0/dff_5/i1211_rst_5~FF\ ¬
DR0/dff_5/i1211_rst_4~FF\ √
DR0/dff_5/i1211_rst_3~FF^ Õ
DR0/dff_5/i1211_rst_2~FF^ Ã
DR0/dff_5/i1211_rst_1~FFb Ã
DR0/dff_5/i1211_rst_0~FFb Õ
DR0/dff_5/i1219_rst_6~FFY ¥
DR0/dff_5/i1219_rst_5~FFY µ
DR0/dff_5/i1219_rst_4~FFY ∂
DR0/dff_5/i1219_rst_3~FFY ∑
DR0/dff_5/i1219_rst_2~FFY ∏
DR0/dff_5/i1219_rst_1~FFY π
DR0/dff_5/i1219_rst_0~FFY Ω
DR0/dff_5/i1227_rst_6~FF\ ≥
DR0/dff_5/i1227_rst_5~FF\ ¥
DR0/dff_5/i1227_rst_4~FF\ µ
DR0/dff_5/i1227_rst_3~FF\ ∂
DR0/dff_5/i1227_rst_2~FF\ ∑
DR0/dff_5/i1227_rst_1~FF^ ∑
DR0/dff_5/i1227_rst_0~FF^ ∏
DR0/dff_5/i1235_rst_6~FFX ≥
DR0/dff_5/i1235_rst_5~FF^ ≥
DR0/dff_5/i1235_rst_4~FF\ ≠
DR0/dff_5/i1235_rst_3~FF\ Æ
DR0/dff_5/i1235_rst_2~FF\ Ø
DR0/dff_5/i1235_rst_1~FF\ ∞
DR0/dff_5/i1235_rst_0~FF\ ±
DR0/dff_5/i1243_rst_6~FFT ∫
DR0/dff_5/i1243_rst_5~FFT ª
DR0/dff_5/i1243_rst_4~FFX ª
DR0/dff_5/i1243_rst_3~FFY ª
DR0/dff_5/i1243_rst_2~FFY ∫
DR0/dff_5/i1243_rst_1~FFX ∫
DR0/dff_5/i1243_rst_0~FFX µ
DR0/dff_5/i1251_rst_6~FFV π
DR0/dff_5/i1251_rst_5~FFV ∫
DR0/dff_5/i1251_rst_4~FFV ª
DR0/dff_5/i1251_rst_3~FFV º
DR0/dff_5/i1251_rst_2~FFV Ω
DR0/dff_5/i1251_rst_1~FFV æ
DR0/dff_5/i1251_rst_0~FFT Ω
DR0/dff_5/i1260_rst_1~FFV ¥
DR0/dff_5/i1260_rst_0~FFY ±
DR0/dff_5/i1252_rst_0~FFV ∑
DR0/dff_5/i1268_rst_6~FFV Ø
DR0/dff_5/i1268_rst_5~FFV ™
DR0/dff_5/i1268_rst_4~FFV ´
DR0/dff_5/i1268_rst_3~FFV ¨
DR0/dff_5/i1268_rst_2~FFV ≠
DR0/dff_5/i1268_rst_1~FFV Æ
DR0/dff_5/i1268_rst_0~FFX ∞
DR0/dff_5/i1276_rst_6~FFX ´
DR0/dff_5/i1276_rst_5~FFX ¨
DR0/dff_5/i1276_rst_4~FFX ≠
DR0/dff_5/i1276_rst_3~FFX Æ
DR0/dff_5/i1276_rst_2~FFX Ø
DR0/dff_5/i1276_rst_1~FFY ≤
DR0/dff_5/i1276_rst_0~FFY ≥
ùïddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FFó 
ùïddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FFó 
DR0/dff_5/i1279_rst_2~FFX ß
DR0/dff_5/i1279_rst_1~FFX ®
DR0/dff_5/i1279_rst_0~FFX ©
delay_vsync~FFX ¶

LUT__32023X ¶
.'u_Sensor_Image_XYCrop/image_ypos[11]~FF\ ¶

LUT__32024\ ¶
.'u_Sensor_Image_XYCrop/image_ypos[10]~FF\ ß

LUT__32026\ ß
-&u_Sensor_Image_XYCrop/image_ypos[0]~FF\ £

LUT__32027\ £
XYCrop_frame_de~FF\ §
XYCrop_frame_Gray[7]~FF¶ …

LUT__32028¶ …
-&u_Sensor_Image_XYCrop/image_ypos[9]~FFY ¶

LUT__32029Y ¶
-&u_Sensor_Image_XYCrop/image_ypos[8]~FFX •

LUT__32030X •
XYCrop_frame_Gray[5]~FF¶ µ

LUT__32031¶ µ
-&u_Sensor_Image_XYCrop/image_ypos[7]~FFY ß

LUT__32032Y ß
-&u_Sensor_Image_XYCrop/image_ypos[6]~FFX £

LUT__32033X £
-&u_Sensor_Image_XYCrop/image_xpos[0]~FFi ©

LUT__32034i ©
XYCrop_frame_Gray[3]~FFü ¨

LUT__32035ü ¨
-&u_Sensor_Image_XYCrop/image_ypos[5]~FFX ¢

LUT__32036X ¢
-&u_Sensor_Image_XYCrop/image_ypos[4]~FFZ °

LUT__32037Z °
XYCrop_frame_Gray[4]~FFÉ ¨

LUT__32038É ¨
-&u_Sensor_Image_XYCrop/image_ypos[3]~FF\ ¢

LUT__32039\ ¢
XYCrop_frame_href~FFY •

LUT__32044Y •
-&u_Sensor_Image_XYCrop/image_ypos[2]~FFZ ü

LUT__32045Z ü
XYCrop_frame_Gray[6]~FFà ‘

LUT__32046à ‘
-&u_Sensor_Image_XYCrop/image_ypos[1]~FFZ û

LUT__32047Z û
XYCrop_frame_Gray[2]~FFÉ ¿

LUT__32048É ¿
XYCrop_frame_Gray[1]~FFî œ

LUT__32049î œ
XYCrop_frame_Gray[0]~FFç ∂

LUT__32050ç ∂
XYCrop_frame_vsync~FF] ü
-&u_Sensor_Image_XYCrop/image_xpos[1]~FF\ •

LUT__32051\ •
-&u_Sensor_Image_XYCrop/image_xpos[2]~FF^ ©

LUT__32052^ ©
-&u_Sensor_Image_XYCrop/image_xpos[3]~FF\ ©

LUT__32053\ ©
-&u_Sensor_Image_XYCrop/image_xpos[4]~FF^ ≠

LUT__32054^ ≠
-&u_Sensor_Image_XYCrop/image_xpos[5]~FF^ •

LUT__32055^ •
-&u_Sensor_Image_XYCrop/image_xpos[6]~FF\ ™

LUT__32056\ ™
-&u_Sensor_Image_XYCrop/image_xpos[7]~FF\ ´

LUT__32057\ ´
-&u_Sensor_Image_XYCrop/image_xpos[8]~FF^ Æ

LUT__32058^ Æ
-&u_Sensor_Image_XYCrop/image_xpos[9]~FF^ ∞

LUT__32059^ ∞
.'u_Sensor_Image_XYCrop/image_xpos[10]~FF^ ®

LUT__32060^ ®
.'u_Sensor_Image_XYCrop/image_xpos[11]~FF^ µ

LUT__32061^ µ
 r_XYCrop_frame_Gray[1]~FFí $
 r_XYCrop_frame_Gray[2]~FFá |
 r_XYCrop_frame_Gray[3]~FFë 
 r_XYCrop_frame_Gray[4]~FFê k
!r_XYCrop_frame_Gray[5]~FF¶ ™
 r_XYCrop_frame_Gray[6]~FFç `
 r_XYCrop_frame_Gray[7]~FFñ I
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[7]~FFê *

LUT__32062ê *
$ori_bayer2rgb/matrix_p22[0]~FF~ 

LUT__32064~ 
$ori_bayer2rgb/matrix_p23[0]~FF~ 

LUT__32065~ 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[6]~FFè .

LUT__32066è .
%ori_bayer2rgb/matrix_p11[0]~FFã 


LUT__32067ã 

#ori_bayer2rgb/point_cnt[0]~FFX A

LUT__32070X A
%ori_bayer2rgb/matrix_p12[0]~FFã 

LUT__32071ã 
%ori_bayer2rgb/matrix_p13[0]~FFã 

LUT__32072ã 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[5]~FFé &

LUT__32073é &
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data1[0]~FFÉ 
)"ori_bayer2rgb/post_img_red_r[0]~FFÅ 

LUT__32075Å 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data0[0]~FFÉ 
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data1[0]~FF~ 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[4]~FFí '

LUT__32076í '
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[3]~FFê +

LUT__32077ê +
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data0[0]~FFã 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[2]~FFé '

LUT__32078é '
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[1]~FFé (

LUT__32079é (
C<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data[0]~FFà 

[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[0]~FFê -

LUT__32080ê -
)#ori_bayer2rgb/matrix_frame_vsync~FFc h
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[0]~FFy 

LUT__32083y 
JDori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/per_frame_vsync_r[1]~FFc i
JCori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/per_frame_href_r[0]~FFY ê

LUT__32063Y ê
KDori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/per_frame_vsync_r[0]~FF] ù
+$ori_bayer2rgb/post_img_green_r[0]~FFÉ 

LUT__32084É 
*#ori_bayer2rgb/post_img_blue_r[0]~FFÅ 

LUT__32086Å 
w_rgb_g[0]~FFÉ $
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data0[0]~FF~ 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data1[0]~FFã 
w_rgb_b[0]~FFÅ 
,&ori_bayer2rgb/post_frame_vsync_r[0]~FF/ P
+%ori_bayer2rgb/post_frame_href_r[0]~FFX D
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[0]~FFè ,

LUT__32087è ,
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[1]~FFë (

LUT__32088ë (
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[2]~FFï &

LUT__32089ï &
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[3]~FFï '

LUT__32090ï '
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[4]~FFë )

LUT__32091ë )
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[5]~FFê /

LUT__32092ê /
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[6]~FFí -

LUT__32093í -
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[7]~FFí .

LUT__32094í .
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[8]~FFê 8

LUT__32095ê 8
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[9]~FFí 0

LUT__32096í 0
\Uori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[10]~FFè 1

LUT__32097è 1
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[8]~FFí )

LUT__32098í )
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[9]~FFê 1

LUT__32099ê 1
\Uori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[10]~FFè 0

LUT__32100è 0
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[0]~FFñ 

LUT__32101ñ 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[7]~FFö 

LUT__32102ö 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[6]~FFñ 

LUT__32103ñ 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[5]~FFñ 

LUT__32104ñ 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[4]~FFò 

LUT__32105ò 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[3]~FFó 

LUT__32106ó 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[2]~FFó 

LUT__32107ó 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[1]~FFö 

LUT__32108ö 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[0]~FFó 

LUT__32109ó 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[1]~FFö 

LUT__32110ö 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[2]~FFï 

LUT__32111ï 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[3]~FFï 

LUT__32112ï 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[4]~FFñ 

LUT__32113ñ 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[5]~FFò 

LUT__32114ò 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[6]~FFò 

LUT__32115ò 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[7]~FFñ 

LUT__32116ñ 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[8]~FFò 

LUT__32117ò 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[9]~FFï 

LUT__32118ï 
\Uori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[10]~FFï 

LUT__32119ï 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[8]~FFñ 

LUT__32120ñ 
[Tori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[9]~FFñ  

LUT__32121ñ  
\Uori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[10]~FFó 

LUT__32122ó 
ICori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/per_frame_href_r[1]~FFX K
("ori_bayer2rgb/matrix_frame_href~FFX F
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[1]~FFm 

LUT__32123m 
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[2]~FFm 

LUT__32124m 
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[3]~FFm 

LUT__32125m 
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[4]~FFg 

LUT__32126g 
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[5]~FFm 

LUT__32127m 
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[6]~FFg 	

LUT__32128g 	
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[7]~FFm 

LUT__32129m 
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[8]~FFm 

LUT__32130m 
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[9]~FFg 

LUT__32131g 
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[10]~FFm 

LUT__32132m 
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[11]~FFm 	

LUT__32133m 	
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[12]~FFm 


LUT__32134m 

C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[13]~FFg 


LUT__32135g 

D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data0[1]~FFá 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data0[2]~FFÉ 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data0[3]~FFé 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data0[4]~FFá 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data0[5]~FFã  
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data0[6]~FFà 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data0[7]~FFé 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data1[1]~FFá 	
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data1[2]~FFÉ 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data1[3]~FFâ 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data1[4]~FFá 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data1[5]~FFá  
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data1[6]~FFà 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data1[7]~FFé 
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data0[1]~FF~ 

D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data0[2]~FFÖ 
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data0[3]~FF~ 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data0[4]~FFã 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data0[5]~FFé !
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data0[6]~FF  
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data0[7]~FFÉ %
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data1[1]~FF 

D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data1[2]~FFÖ 
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data1[3]~FF~ 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data1[4]~FFã 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data1[5]~FFé 
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data1[6]~FF~  
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data1[7]~FF~ 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data0[1]~FFâ 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data0[2]~FFá 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data0[3]~FFá 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data0[4]~FFã 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data0[5]~FFã 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data0[6]~FFâ 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data0[7]~FFá 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data1[1]~FFà 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data1[2]~FFÉ 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data1[3]~FFá 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data1[4]~FFã 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data1[5]~FFã 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data1[6]~FFâ 
D=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data1[7]~FFá 
%ori_bayer2rgb/matrix_p13[1]~FFá 


LUT__32136á 

%ori_bayer2rgb/matrix_p13[2]~FFà 	

LUT__32137à 	
%ori_bayer2rgb/matrix_p13[3]~FFâ 

LUT__32138â 
%ori_bayer2rgb/matrix_p13[4]~FFá 

LUT__32139á 
%ori_bayer2rgb/matrix_p13[5]~FFá 

LUT__32140á 
%ori_bayer2rgb/matrix_p13[6]~FFà 

LUT__32141à 
%ori_bayer2rgb/matrix_p13[7]~FFé 

LUT__32142é 
%ori_bayer2rgb/matrix_p12[1]~FFÖ 

LUT__32143Ö 
%ori_bayer2rgb/matrix_p12[2]~FFÉ 

LUT__32144É 
%ori_bayer2rgb/matrix_p12[3]~FFà 

LUT__32145à 
%ori_bayer2rgb/matrix_p12[4]~FFá 

LUT__32146á 
%ori_bayer2rgb/matrix_p12[5]~FFâ 

LUT__32147â 
%ori_bayer2rgb/matrix_p12[6]~FFà 

LUT__32148à 
%ori_bayer2rgb/matrix_p12[7]~FFé 

LUT__32149é 
%ori_bayer2rgb/matrix_p11[1]~FFâ 

LUT__32150â 
%ori_bayer2rgb/matrix_p11[2]~FFà 

LUT__32151à 
%ori_bayer2rgb/matrix_p11[3]~FFâ 

LUT__32152â 
%ori_bayer2rgb/matrix_p11[4]~FFá 

LUT__32153á 
%ori_bayer2rgb/matrix_p11[5]~FFá 

LUT__32154á 
%ori_bayer2rgb/matrix_p11[6]~FFà 

LUT__32155à 
%ori_bayer2rgb/matrix_p11[7]~FFé 

LUT__32156é 
$ori_bayer2rgb/matrix_p23[1]~FF 

LUT__32157 
%ori_bayer2rgb/matrix_p23[2]~FFÖ 

LUT__32158Ö 
$ori_bayer2rgb/matrix_p23[3]~FFy 

LUT__32159y 
%ori_bayer2rgb/matrix_p23[4]~FFã !

LUT__32160ã !
%ori_bayer2rgb/matrix_p23[5]~FFâ 

LUT__32161â 
$ori_bayer2rgb/matrix_p23[6]~FF~ !

LUT__32162~ !
$ori_bayer2rgb/matrix_p23[7]~FF~ 

LUT__32163~ 
$ori_bayer2rgb/matrix_p22[1]~FF 

LUT__32164 
%ori_bayer2rgb/matrix_p22[2]~FFÖ 

LUT__32165Ö 
$ori_bayer2rgb/matrix_p22[3]~FFy 

LUT__32166y 
%ori_bayer2rgb/matrix_p22[4]~FFã 

LUT__32167ã 
%ori_bayer2rgb/matrix_p22[5]~FFé  

LUT__32168é  
%ori_bayer2rgb/matrix_p22[6]~FFÅ  

LUT__32169Å  
%ori_bayer2rgb/matrix_p22[7]~FFÉ  

LUT__32170É  
$ori_bayer2rgb/matrix_p21[1]~FF 

LUT__32171 
%ori_bayer2rgb/matrix_p21[2]~FFÖ 

LUT__32172Ö 
%ori_bayer2rgb/matrix_p21[3]~FFÅ 

LUT__32173Å 
%ori_bayer2rgb/matrix_p21[4]~FFã 

LUT__32174ã 
%ori_bayer2rgb/matrix_p21[5]~FFà 

LUT__32175à 
$ori_bayer2rgb/matrix_p21[6]~FF~ 

LUT__32176~ 
$ori_bayer2rgb/matrix_p21[7]~FF~ 

LUT__32177~ 
%ori_bayer2rgb/matrix_p33[1]~FFà 

LUT__32178à 
%ori_bayer2rgb/matrix_p33[2]~FFÖ 

LUT__32179Ö 
%ori_bayer2rgb/matrix_p33[3]~FFã 

LUT__32180ã 
%ori_bayer2rgb/matrix_p33[4]~FFã 

LUT__32181ã 
%ori_bayer2rgb/matrix_p33[5]~FFé 

LUT__32182é 
%ori_bayer2rgb/matrix_p33[6]~FFâ 

LUT__32183â 
%ori_bayer2rgb/matrix_p33[7]~FFà 

LUT__32184à 
%ori_bayer2rgb/matrix_p32[1]~FFá 

LUT__32185á 
%ori_bayer2rgb/matrix_p32[2]~FFÅ 

LUT__32186Å 
%ori_bayer2rgb/matrix_p32[3]~FFá 

LUT__32187á 
%ori_bayer2rgb/matrix_p32[4]~FFã 

LUT__32188ã 
%ori_bayer2rgb/matrix_p32[5]~FFã 

LUT__32189ã 
%ori_bayer2rgb/matrix_p32[6]~FFâ 

LUT__32190â 
%ori_bayer2rgb/matrix_p32[7]~FFá 

LUT__32191á 
%ori_bayer2rgb/matrix_p31[1]~FFé 

LUT__32192é 
%ori_bayer2rgb/matrix_p31[2]~FFÅ 

LUT__32193Å 
%ori_bayer2rgb/matrix_p31[3]~FFé 

LUT__32194é 
%ori_bayer2rgb/matrix_p31[4]~FFé 

LUT__32195é 
%ori_bayer2rgb/matrix_p31[5]~FFé 

LUT__32196é 
%ori_bayer2rgb/matrix_p31[6]~FFâ 

LUT__32197â 
%ori_bayer2rgb/matrix_p31[7]~FFã 

LUT__32198ã 
C<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data[1]~FFé 
C<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data[2]~FFá 
C<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data[3]~FFã 
C<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data[4]~FFé 
C<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data[5]~FFé 
C<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data[6]~FFâ 
C<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data[7]~FFã 
"ori_bayer2rgb/line_cnt[1]~FFT A

LUT__32199T A
"ori_bayer2rgb/line_cnt[2]~FFX B

LUT__32200X B
"ori_bayer2rgb/line_cnt[3]~FFT C

LUT__32201T C
"ori_bayer2rgb/line_cnt[4]~FFT D

LUT__32202T D
"ori_bayer2rgb/line_cnt[5]~FFT B

LUT__32203T B
"ori_bayer2rgb/line_cnt[6]~FFT F

LUT__32204T F
"ori_bayer2rgb/line_cnt[7]~FFX G

LUT__32205X G
"ori_bayer2rgb/line_cnt[8]~FFT H

LUT__32206T H
"ori_bayer2rgb/line_cnt[9]~FFT I

LUT__32207T I
#ori_bayer2rgb/line_cnt[10]~FFT G

LUT__32208T G
("ori_bayer2rgb/post_img_red_r[1]~FF 

LUT__32210 
("ori_bayer2rgb/post_img_red_r[2]~FF 

LUT__32212 
("ori_bayer2rgb/post_img_red_r[3]~FF 

LUT__32214 
)"ori_bayer2rgb/post_img_red_r[4]~FFÖ 

LUT__32216Ö 
)"ori_bayer2rgb/post_img_red_r[5]~FFá "

LUT__32218á "
("ori_bayer2rgb/post_img_red_r[6]~FF "

LUT__32220 "
)"ori_bayer2rgb/post_img_red_r[7]~FFÖ !

LUT__32222Ö !
+$ori_bayer2rgb/post_img_green_r[1]~FFÉ 

LUT__32223É 
+$ori_bayer2rgb/post_img_green_r[2]~FFÖ 

LUT__32224Ö 
*$ori_bayer2rgb/post_img_green_r[3]~FFy 

LUT__32225y 
+$ori_bayer2rgb/post_img_green_r[4]~FFÖ 

LUT__32226Ö 
+$ori_bayer2rgb/post_img_green_r[5]~FFà #

LUT__32227à #
+$ori_bayer2rgb/post_img_green_r[6]~FFÉ 

LUT__32228É 
+$ori_bayer2rgb/post_img_green_r[7]~FFÖ #

LUT__32229Ö #
)#ori_bayer2rgb/post_img_blue_r[1]~FF~ 

LUT__32231~ 
)#ori_bayer2rgb/post_img_blue_r[2]~FF 

LUT__32233 
)#ori_bayer2rgb/post_img_blue_r[3]~FFy 

LUT__32235y 
*#ori_bayer2rgb/post_img_blue_r[4]~FFÉ 

LUT__32237É 
*#ori_bayer2rgb/post_img_blue_r[5]~FFà  

LUT__32239à  
*#ori_bayer2rgb/post_img_blue_r[6]~FFÅ #

LUT__32241Å #
)#ori_bayer2rgb/post_img_blue_r[7]~FF 

LUT__32243 
w_rgb_g[1]~FFÉ &
w_rgb_g[2]~FFÖ (
w_rgb_g[3]~FFy 
w_rgb_g[4]~FFÖ 
w_rgb_g[5]~FFà 
w_rgb_g[6]~FFÉ 	
w_rgb_g[7]~FFá 
w_rgb_b[1]~FFy 
w_rgb_b[2]~FFy 
w_rgb_b[3]~FFy 
w_rgb_b[4]~FFÉ 
w_rgb_b[5]~FFy  
w_rgb_b[6]~FFy #
w_rgb_b[7]~FF 
w_rgb_vsync~FF/ O
led_o[3]~FFX C
w_ddr3_araddr[22]~FFY Ñ

LUT__32244Y Ñ
,%u_axi4_ctrl/r_wframe_index_last[0]~FFY Ö
led_o[0]~FFw E

LUT__32254w E
led_o[1]~FFT K

LUT__32275T K
%u_axi4_ctrl/r_wframe_sync[0]~FFZ Z
 u_axi4_ctrl/rc_w_eof[0]~FFx Q

LUT__32277x Q
,%u_axi4_ctrl/r_wframe_index_last[1]~FFT Ö
w_ddr3_awvalid~FF[ G

LUT__32253[ G
led_o[2]~FFÅ D

LUT__32279Å D
 u_axi4_ctrl/rc_burst[0]~FFa A

LUT__32280a A
#u_axi4_ctrl/r_weof_pending~FFX Q
!u_axi4_ctrl/r_wframe_inc~FFT L

LUT__32274T L
%u_axi4_ctrl/rframe_vsync_dly~FFI 0
!u_axi4_ctrl/rfifo_cnt[1]~FFU 2

LUT__32284U 2
!u_axi4_ctrl/rfifo_cnt[0]~FFU -

LUT__32286U -
u_axi4_ctrl/rfifo_rst~FFY B

LUT__32283Y B
HBu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/rd_rst_int~FFx U
 u_axi4_ctrl/r_rfifo_rst~FFx [

LUT__32287x [
-'u_axi4_ctrl/rfifo_wr_rst_busy_dly[0]~FF8 
 u_axi4_ctrl/rd_state[0]~FFc `

LUT__32292c `
"u_axi4_ctrl/r_rframe_inc~FF8 Ä

LUT__322938 Ä
w_ddr3_arvalid~FFc _

LUT__32294c _
u_axi4_ctrl/r_rd_pend~FFc \
 u_axi4_ctrl/rfifo_wenb~FFV §

LUT__27640V §
#u_axi4_ctrl/rfifo_wdata[2]~FFE /
#u_axi4_ctrl/rfifo_wdata[1]~FFG (
#u_axi4_ctrl/rfifo_wdata[0]~FFE +
w_ddr3_araddr[23]~FFT Ü

LUT__32301T Ü
w_ddr3_awaddr[23]~FFY á

LUT__32302Y á
w_ddr3_awaddr[22]~FFY à
u_axi4_ctrl/r_w_rst~FFX I
w_ddr3_awaddr[4]~FFZ ^

LUT__32305Z ^
w_ddr3_awaddr[5]~FFZ w

LUT__32306Z w
w_ddr3_awaddr[6]~FFZ b

LUT__32307Z b
w_ddr3_awaddr[7]~FFR ¢

LUT__32308R ¢
w_ddr3_awaddr[8]~FFY é

LUT__32309Y é
w_ddr3_awaddr[9]~FFi ö

LUT__32310i ö
w_ddr3_awaddr[10]~FFc q

LUT__32311c q
w_ddr3_awaddr[11]~FFY s

LUT__32312Y s
w_ddr3_awaddr[12]~FFY u

LUT__32313Y u
w_ddr3_awaddr[13]~FFT {

LUT__32315T {
w_ddr3_awaddr[14]~FFY l

LUT__32317Y l
w_ddr3_awaddr[15]~FFi {

LUT__32319i {
w_ddr3_awaddr[16]~FFi Ä

LUT__32321i Ä
w_ddr3_awaddr[17]~FFY Å

LUT__32323Y Å
w_ddr3_awaddr[18]~FFY z

LUT__32325Y z
w_ddr3_awaddr[19]~FFY Ä

LUT__32327Y Ä
w_ddr3_awaddr[20]~FFT Å

LUT__32329T Å
w_ddr3_awaddr[21]~FFY k

LUT__32331Y k
%u_axi4_ctrl/r_wframe_sync[1]~FFZ Y
 u_axi4_ctrl/rc_burst[1]~FF_ ?

LUT__32332_ ?
 u_axi4_ctrl/rc_burst[2]~FF_ C

LUT__32333_ C
 u_axi4_ctrl/rc_burst[3]~FFa D

LUT__32334a D
 u_axi4_ctrl/rc_burst[4]~FF_ E

LUT__32335_ E
 u_axi4_ctrl/rc_burst[5]~FFc C

LUT__32336c C
 u_axi4_ctrl/rc_burst[6]~FFa J

LUT__32337a J
 u_axi4_ctrl/rc_burst[7]~FFl L

LUT__32338l L
OIu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/genblk2.rd_rst[1]~FFr G
OIu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/genblk2.rd_rst[0]~FFr F
OIu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/genblk2.wr_rst[0]~FF^ A
"u_axi4_ctrl/w_wfifo_empty~FF_ D
@:u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/wr_datacount_o[0]~FF\ >
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[0]~FF_ F
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FFm 6
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FFZ 4

LUT__32356Z 4
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FFZ G

LUT__32358Z G
@:u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/wr_datacount_o[1]~FFm *
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i1m *
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[2]~FFm +
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i2m +
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[3]~FFm ,
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i3m ,
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[4]~FFm -
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i4m -
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[5]~FFm .
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i5m .
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[6]~FFm /
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i6m /
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[7]~FFm 0
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i7m 0
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[8]~FFm 1
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i8m 1
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[9]~FFm 2
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i9m 2
GAu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[10]~FFm 3
SMu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i10m 3
ZTu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[11]~FFm 4
SMu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i11m 4
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[1]~FFr /
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i1r /
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[2]~FFr 0
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i2r 0
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[3]~FFr 1
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i3r 1
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[4]~FFr 2
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i4r 2
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[5]~FFr 3
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i5r 3
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[6]~FFr 4
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i6r 4
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[7]~FFr 5
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i7r 5
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[8]~FFr 6
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i8r 6
YSu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FFr 7
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i9r 7
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF_ 8
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FFr D
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF^ ?
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF_ =
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FFm 8
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF_ ;
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FFm A
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FFm ?
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FFo >
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FFZ 5

LUT__32355Z 5
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF\ ;

LUT__32354\ ;
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF\ =

LUT__32353\ =
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FFm 9

LUT__32352m 9
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FFm :

LUT__32351m :
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FFm ;

LUT__32350m ;
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FFm <

LUT__32349m <
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FFm 7

LUT__32348m 7
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FFo 6
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FFq :

LUT__32367q :
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FFr ?

LUT__32366r ?
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FFr :

LUT__32365r :
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FFr 9

LUT__32364r 9
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FFq >

LUT__32363q >
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FFq B

LUT__32362q B
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FFq A

LUT__32361q A
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FFq @

LUT__32360q @
uou_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FFq ?

LUT__32359q ?
uou_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FFr C
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FFZ <

LUT__32368Z <
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF_ <

LUT__32369_ <
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF^ =

LUT__32370^ =
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FFm =

LUT__32371m =
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF_ A

LUT__32372_ A
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF_ >

LUT__32373_ >
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FFr >

LUT__32374r >
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FFr @

LUT__32375r @
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FFr <
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FFm 5

LUT__32376m 5
hau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FFë C

LUT__32377ë C
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FFw 1

LUT__32378w 1
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FFw *

LUT__32379w *
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FFw 9

LUT__32380w 9
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FFw =

LUT__32381w =
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FFw ?

LUT__32382w ?
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FFw 0

LUT__32383w 0
hbu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FFo :

LUT__32384o :
hbu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FFo 9
DR0/dff_5/i72_rst_7~FF; ì
DR0/dff_5/i64_rst_7~FF, ò
DR0/dff_5/i56_rst_7~FF, ü
DR0/dff_5/i48_rst_7~FF. ó
DR0/dff_5/i80_rst_7~FF8 ñ
DR0/dff_5/i32_rst_7~FF- ã
DR0/dff_5/i40_rst_7~FF- ì
DR0/dff_5/i88_rst_7~FF8 á
DR0/dff_5/i96_rst_7~FF8 ë
DR0/dff_5/i104_rst_7~FF8 é
DR0/dff_5/i8_rst_5~FF- }
DR0/dff_5/i8_rst_4~FF- ~
DR0/dff_5/i8_rst_3~FF- 
DR0/dff_5/i8_rst_2~FF- Ä
DR0/dff_5/i8_rst_6~FF- É
DR0/dff_5/i8_rst_7~FF- Ñ
DR0/dff_5/i16_rst_7~FF. â
DR0/dff_5/i24_rst_7~FF, Ö
DR0/dff_5/i8_rst_0~FF- Ü
DR0/dff_5/i8_rst_1~FF- Ö
OIu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/genblk2.wr_rst[1]~FF^ B
!u_axi4_ctrl/rfifo_cnt[2]~FFU 3

LUT__32385U 3
!u_axi4_ctrl/rfifo_cnt[3]~FFU 4

LUT__32386U 4
!u_axi4_ctrl/rfifo_cnt[4]~FFU 1

LUT__32387U 1
ôíu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FFx T
HBu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/wr_rst_int~FFx W
ôíu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_wr_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FFx V
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[3]~FF< H
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i3< H
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[2]~FF< G
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i2< G
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[1]~FF< F
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i1< F
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[0]~FF> F
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF@ 8
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i1@ 8
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[0]~FF@ 5

LUT__32410@ 5
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FFC 3

LUT__32411C 3
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[4]~FF< I
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i4< I
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[5]~FF< J
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i5< J
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[6]~FF< K
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i6< K
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[7]~FF< L
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i7< L
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[8]~FF< M
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i8< M
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF< N
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i9< N
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF@ 9
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i2@ 9
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF@ :
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i3@ :
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF@ ;
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i4@ ;
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF@ <
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i5@ <
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF@ =
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i6@ =
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF@ >
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i7@ >
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[7]~FF@ ?
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i8@ ?
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[8]~FF@ @
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i9@ @
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF@ A
SMu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i10@ A
ZTu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF@ B
SMu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i11@ B
ZTu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF@ C
SMu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i12@ C
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[2]~FF< <

LUT__32420< <
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[3]~FF< =

LUT__32419< =
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[4]~FF< >

LUT__32418< >
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[5]~FF< ?

LUT__32417< ?
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[6]~FF> ?

LUT__32416> ?
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[7]~FF> A

LUT__32415> A
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[8]~FF> B

LUT__32414> B
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[9]~FF> C

LUT__32413> C
wqu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[10]~FF> D

LUT__32412> D
wqu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[11]~FF> G
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[1]~FF@ 1

LUT__32409@ 1
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[2]~FF@ 2

LUT__32408@ 2
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[3]~FF@ 3

LUT__32407@ 3
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[4]~FFC 6

LUT__32406C 6
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[5]~FFC <

LUT__32405C <
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[6]~FFC =

LUT__32404C =
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[7]~FFC ?

LUT__32403C ?
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[8]~FFC D

LUT__32402C D
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[9]~FFC B
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF@ 0

LUT__32421@ 0
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF> 7

LUT__32422> 7
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF9 <

LUT__324239 <
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FFB <

LUT__32424B <
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FFA =

LUT__32425A =
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]~FFD =

LUT__32426D =
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]~FFA E

LUT__32427A E
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]~FFE >

LUT__32428E >
jdu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]~FFB C

LUT__32429B C
jdu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[11]~FFA C
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FFE 4

LUT__32430E 4
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FFD 3

LUT__32431D 3
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FFG 7

LUT__32432G 7
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FFB .

LUT__32433B .
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF< :

LUT__32434< :
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FFA F

LUT__32435A F
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[7]~FFE E

LUT__32436E E
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]~FF4 O

LUT__324374 O
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[9]~FFD @
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FFF =
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FFG <
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF> <
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FFC 7
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FFA @
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FFE 9
wqu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][10]~FFB >
wqu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][11]~FFF C
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][2]~FFE 1
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][3]~FFC 8
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][4]~FF> =
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][5]~FFG =
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][6]~FFF >
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][7]~FFD 9
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FFE 0
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][8]~FFA A
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][9]~FFE :
wqu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][10]~FFB ?
wqu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][11]~FFF D
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[2]~FFE 2
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[3]~FFC 9
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[4]~FF> >
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[5]~FFG >
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[6]~FFF ?
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[7]~FFD :
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[8]~FFA B
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[9]~FFE ;
mgu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[10]~FFB @
mgu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[11]~FFF E
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FFD 8
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FFF F
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FFA :
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FFG .
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FFC .
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FFG 2
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FF9 O
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][9]~FFI @
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][1]~FFJ 5
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][2]~FFI 4
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][3]~FFG 3
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][4]~FFG /
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][5]~FFA ;
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][6]~FFF G
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][7]~FFJ F
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][0]~FFC /
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FFI 3
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][8]~FF9 P
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][9]~FFI A
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FFJ 6
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FFI 5
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FFG 4
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FFG 0
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FFA <
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[6]~FFF H
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[7]~FFJ G
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FFC 0
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FFJ 4
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[8]~FF9 Q
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[9]~FFI B
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][7]~FFJ E
-'u_axi4_ctrl/rfifo_wr_rst_busy_dly[1]~FF8 ~
' u_axi4_ctrl/dff_138/i15_rst_4~FFZ ö
' u_axi4_ctrl/dff_138/i15_rst_3~FFx ï
' u_axi4_ctrl/dff_138/i15_rst_2~FFx î
( u_axi4_ctrl/dff_138/i15_rst_1~FFá î
( u_axi4_ctrl/dff_138/i15_rst_0~FFá ï
.(u_axi4_ctrl/rfifo_wr_rst_busy_dly[15]~FFK }

LUT__32438K }
 u_axi4_ctrl/rd_state[1]~FFc ]

LUT__32439c ]
w_ddr3_araddr[11]~FFâ Ö
w_ddr3_araddr[12]~FFâ {
u_axi4_ctrl/add_337/i1â {
w_ddr3_araddr[13]~FFâ |
u_axi4_ctrl/add_337/i2â |
w_ddr3_araddr[14]~FFâ }
u_axi4_ctrl/add_337/i3â }
w_ddr3_araddr[15]~FFâ ~
u_axi4_ctrl/add_337/i4â ~
w_ddr3_araddr[16]~FFâ 
u_axi4_ctrl/add_337/i5â 
w_ddr3_araddr[17]~FFâ Ä
u_axi4_ctrl/add_337/i6â Ä
w_ddr3_araddr[18]~FFâ Å
u_axi4_ctrl/add_337/i7â Å
w_ddr3_araddr[19]~FFâ Ç
u_axi4_ctrl/add_337/i8â Ç
w_ddr3_araddr[20]~FFâ É
u_axi4_ctrl/add_337/i9â É
w_ddr3_araddr[21]~FFâ Ñ
u_axi4_ctrl/add_337/i10â Ñ
#u_axi4_ctrl/rfifo_wdata[3]~FFF *
#u_axi4_ctrl/rfifo_wdata[4]~FFB /
#u_axi4_ctrl/rfifo_wdata[5]~FFG &
#u_axi4_ctrl/rfifo_wdata[6]~FF> 3
#u_axi4_ctrl/rfifo_wdata[7]~FFD (
#u_axi4_ctrl/rfifo_wdata[8]~FFG "
#u_axi4_ctrl/rfifo_wdata[9]~FFG )
$u_axi4_ctrl/rfifo_wdata[10]~FFG 
$u_axi4_ctrl/rfifo_wdata[11]~FFE .
$u_axi4_ctrl/rfifo_wdata[12]~FFE *
$u_axi4_ctrl/rfifo_wdata[13]~FFD !
$u_axi4_ctrl/rfifo_wdata[14]~FFD %
$u_axi4_ctrl/rfifo_wdata[15]~FFD  
$u_axi4_ctrl/rfifo_wdata[16]~FF3 
$u_axi4_ctrl/rfifo_wdata[17]~FF3 
$u_axi4_ctrl/rfifo_wdata[18]~FF/ 3
$u_axi4_ctrl/rfifo_wdata[19]~FF/ 2
$u_axi4_ctrl/rfifo_wdata[20]~FF/ /
$u_axi4_ctrl/rfifo_wdata[21]~FF2 *
$u_axi4_ctrl/rfifo_wdata[22]~FF/ ,
$u_axi4_ctrl/rfifo_wdata[23]~FF/ 1
$u_axi4_ctrl/rfifo_wdata[32]~FFD #
$u_axi4_ctrl/rfifo_wdata[33]~FFD )
$u_axi4_ctrl/rfifo_wdata[34]~FFD "
$u_axi4_ctrl/rfifo_wdata[35]~FF> ,
$u_axi4_ctrl/rfifo_wdata[36]~FF> +
$u_axi4_ctrl/rfifo_wdata[37]~FF9 -
$u_axi4_ctrl/rfifo_wdata[38]~FF< .
$u_axi4_ctrl/rfifo_wdata[39]~FFB *
$u_axi4_ctrl/rfifo_wdata[40]~FFB 
$u_axi4_ctrl/rfifo_wdata[41]~FFG 
$u_axi4_ctrl/rfifo_wdata[42]~FFD 
$u_axi4_ctrl/rfifo_wdata[43]~FF> 0
$u_axi4_ctrl/rfifo_wdata[44]~FF> *
$u_axi4_ctrl/rfifo_wdata[45]~FFB 
$u_axi4_ctrl/rfifo_wdata[46]~FFB ,
$u_axi4_ctrl/rfifo_wdata[47]~FF> -
$u_axi4_ctrl/rfifo_wdata[48]~FF3 !
$u_axi4_ctrl/rfifo_wdata[49]~FF2 :
$u_axi4_ctrl/rfifo_wdata[50]~FF/ .
$u_axi4_ctrl/rfifo_wdata[51]~FF/ :
$u_axi4_ctrl/rfifo_wdata[52]~FF3 $
$u_axi4_ctrl/rfifo_wdata[53]~FF/ +
$u_axi4_ctrl/rfifo_wdata[54]~FF/ *
$u_axi4_ctrl/rfifo_wdata[55]~FF/ -
$u_axi4_ctrl/rfifo_wdata[64]~FF< 4
$u_axi4_ctrl/rfifo_wdata[65]~FF2 7
$u_axi4_ctrl/rfifo_wdata[66]~FF/ G
$u_axi4_ctrl/rfifo_wdata[67]~FF2 P
$u_axi4_ctrl/rfifo_wdata[68]~FF/ M
$u_axi4_ctrl/rfifo_wdata[69]~FF2 G
$u_axi4_ctrl/rfifo_wdata[70]~FF2 J
$u_axi4_ctrl/rfifo_wdata[71]~FF/ J
$u_axi4_ctrl/rfifo_wdata[72]~FF/ 4
$u_axi4_ctrl/rfifo_wdata[73]~FF< 5
$u_axi4_ctrl/rfifo_wdata[74]~FF> 2
$u_axi4_ctrl/rfifo_wdata[75]~FF/ 8
$u_axi4_ctrl/rfifo_wdata[76]~FF2 9
$u_axi4_ctrl/rfifo_wdata[77]~FF9 4
$u_axi4_ctrl/rfifo_wdata[78]~FF2 ;
$u_axi4_ctrl/rfifo_wdata[79]~FF/ 7
$u_axi4_ctrl/rfifo_wdata[80]~FF/ K
$u_axi4_ctrl/rfifo_wdata[81]~FF/ @
$u_axi4_ctrl/rfifo_wdata[82]~FF/ =
$u_axi4_ctrl/rfifo_wdata[83]~FF/ ?
$u_axi4_ctrl/rfifo_wdata[84]~FF/ 9
$u_axi4_ctrl/rfifo_wdata[85]~FF/ 5
$u_axi4_ctrl/rfifo_wdata[86]~FF/ 0
$u_axi4_ctrl/rfifo_wdata[87]~FF/ 6
$u_axi4_ctrl/rfifo_wdata[96]~FFD 
$u_axi4_ctrl/rfifo_wdata[97]~FFD 
$u_axi4_ctrl/rfifo_wdata[98]~FF> 9
$u_axi4_ctrl/rfifo_wdata[99]~FFG 
%u_axi4_ctrl/rfifo_wdata[100]~FF< 8
%u_axi4_ctrl/rfifo_wdata[101]~FF9 
%u_axi4_ctrl/rfifo_wdata[102]~FF9 6
%u_axi4_ctrl/rfifo_wdata[103]~FF< 6
%u_axi4_ctrl/rfifo_wdata[104]~FFG 
%u_axi4_ctrl/rfifo_wdata[105]~FF> .
%u_axi4_ctrl/rfifo_wdata[106]~FFG 
%u_axi4_ctrl/rfifo_wdata[107]~FFB +
%u_axi4_ctrl/rfifo_wdata[108]~FFG #
%u_axi4_ctrl/rfifo_wdata[109]~FFG 
%u_axi4_ctrl/rfifo_wdata[110]~FFD 
%u_axi4_ctrl/rfifo_wdata[111]~FFG 
%u_axi4_ctrl/rfifo_wdata[112]~FFE ,
%u_axi4_ctrl/rfifo_wdata[113]~FF9 
%u_axi4_ctrl/rfifo_wdata[114]~FF> 1
%u_axi4_ctrl/rfifo_wdata[115]~FF2 5
%u_axi4_ctrl/rfifo_wdata[116]~FF> /
%u_axi4_ctrl/rfifo_wdata[117]~FFG 
%u_axi4_ctrl/rfifo_wdata[118]~FFD $
%u_axi4_ctrl/rfifo_wdata[119]~FF9 
u_lcd_driver/vcnt[0]~FF^ ˘

LUT__32445^ ˘
	lcd_hs~FFZ É

LUT__32455Z É
	lcd_vs~FFZ ˜

LUT__32460Z ˜
	lcd_de~FFU ¯

LUT__32470U ¯
lcd_request~FFP ›

LUT__32473P ›
u_lcd_driver/hcnt[0]~FFZ ¸

LUT__32476Z ¸
u_lcd_driver/vcnt[1]~FF^ ¯

LUT__32477^ ¯
u_lcd_driver/vcnt[2]~FF\ ¯

LUT__32478\ ¯
u_lcd_driver/vcnt[3]~FF\ ˘

LUT__32479\ ˘
u_lcd_driver/vcnt[4]~FF\ ˙

LUT__32480\ ˙
u_lcd_driver/vcnt[5]~FF^ ˚

LUT__32481^ ˚
u_lcd_driver/vcnt[6]~FF^ ¸

LUT__32482^ ¸
u_lcd_driver/vcnt[7]~FF^ ˝

LUT__32483^ ˝
u_lcd_driver/vcnt[8]~FF^ ˛

LUT__32484^ ˛
u_lcd_driver/vcnt[9]~FF^ ˇ

LUT__32485^ ˇ
u_lcd_driver/vcnt[10]~FF\ ˇ

LUT__32486\ ˇ
u_lcd_driver/vcnt[11]~FF\ ˝

LUT__32487\ ˝
u_lcd_driver/hcnt[1]~FFZ ˙

LUT__32488Z ˙
u_lcd_driver/hcnt[2]~FFZ ˚

LUT__32489Z ˚
u_lcd_driver/hcnt[3]~FF\ ¸

LUT__32490\ ¸
u_lcd_driver/hcnt[4]~FFZ ˝

LUT__32491Z ˝
u_lcd_driver/hcnt[5]~FFZ ˛

LUT__32492Z ˛
u_lcd_driver/hcnt[6]~FFZ ˇ

LUT__32493Z ˇ
u_lcd_driver/hcnt[7]~FF\ Ä

LUT__32494\ Ä
u_lcd_driver/hcnt[8]~FF\ Å

LUT__32495\ Å
u_lcd_driver/hcnt[9]~FFZ Ç

LUT__32496Z Ç
u_lcd_driver/hcnt[10]~FF\ É

LUT__32497\ É
u_lcd_driver/hcnt[11]~FF^ Ç

LUT__32498^ Ç
u_lcd_driver/hcnt[12]~FF\ Ç

LUT__32499\ Ç
u_lcd_driver/hcnt[13]~FF^ É

LUT__32500^ É
"inst_FrameCrop/r_de_i[0]~FF4 â
 inst_FrameCrop/rc_h[0]~FF\ Ë
 inst_FrameCrop/rc_w[0]~FF\ Á
w_rgb_data_o[0]~FFU å

LUT__32503U å
w_rgb_hs_o~FFZ å
"inst_FrameCrop/r_vs_i[1]~FF^ Û
"inst_FrameCrop/r_vs_i[0]~FFZ Û
"inst_FrameCrop/r_de_i[1]~FF\ ı
 inst_FrameCrop/rc_h[1]~FF\ È
inst_FrameCrop/add_38/i1\ È
 inst_FrameCrop/rc_h[2]~FF\ Í
inst_FrameCrop/add_38/i2\ Í
 inst_FrameCrop/rc_h[3]~FF\ Î
inst_FrameCrop/add_38/i3\ Î
 inst_FrameCrop/rc_h[4]~FF\ Ï
inst_FrameCrop/add_38/i4\ Ï
 inst_FrameCrop/rc_h[5]~FF\ Ì
inst_FrameCrop/add_38/i5\ Ì
 inst_FrameCrop/rc_h[6]~FF\ Ó
inst_FrameCrop/add_38/i6\ Ó
 inst_FrameCrop/rc_h[7]~FF\ Ô
inst_FrameCrop/add_38/i7\ Ô
 inst_FrameCrop/rc_h[8]~FF\ 
inst_FrameCrop/add_38/i8\ 
 inst_FrameCrop/rc_h[9]~FF\ Ò
inst_FrameCrop/add_38/i9\ Ò
!inst_FrameCrop/rc_h[10]~FF\ Ú
 inst_FrameCrop/add_38/i10\ Ú
!inst_FrameCrop/rc_h[11]~FF\ Û
 inst_FrameCrop/add_38/i11\ Û
 inst_FrameCrop/rc_w[1]~FFP Á
inst_FrameCrop/add_40/i1P Á
 inst_FrameCrop/rc_w[2]~FFP Ë
inst_FrameCrop/add_40/i2P Ë
 inst_FrameCrop/rc_w[3]~FFP È
inst_FrameCrop/add_40/i3P È
 inst_FrameCrop/rc_w[4]~FFP Í
inst_FrameCrop/add_40/i4P Í
 inst_FrameCrop/rc_w[5]~FFP Î
inst_FrameCrop/add_40/i5P Î
 inst_FrameCrop/rc_w[6]~FFP Ï
inst_FrameCrop/add_40/i6P Ï
 inst_FrameCrop/rc_w[7]~FFP Ì
inst_FrameCrop/add_40/i7P Ì
 inst_FrameCrop/rc_w[8]~FFP Ó
inst_FrameCrop/add_40/i8P Ó
 inst_FrameCrop/rc_w[9]~FFP Ô
inst_FrameCrop/add_40/i9P Ô
!inst_FrameCrop/rc_w[10]~FFP 
 inst_FrameCrop/add_40/i10P 
!inst_FrameCrop/rc_w[11]~FFP Ò
 inst_FrameCrop/add_40/i11P Ò
w_rgb_data_o[1]~FFU ˚

LUT__32517U ˚
w_rgb_data_o[2]~FFU â

LUT__32518U â
w_rgb_data_o[3]~FFU ˜

LUT__32519U ˜
w_rgb_data_o[4]~FFU Ñ

LUT__32520U Ñ
w_rgb_data_o[5]~FFU ä

LUT__32521U ä
w_rgb_data_o[6]~FFU Ç

LUT__32522U Ç
w_rgb_data_o[7]~FFP ‰

LUT__32523P ‰
w_rgb_data_o[8]~FF4 ˜

LUT__325244 ˜
w_rgb_data_o[9]~FF4 ˝

LUT__325254 ˝
w_rgb_data_o[10]~FFA Ì

LUT__32526A Ì
w_rgb_data_o[11]~FF4 ˘

LUT__325274 ˘
w_rgb_data_o[12]~FF4 ¸

LUT__325284 ¸
w_rgb_data_o[13]~FF4 ˚

LUT__325294 ˚
w_rgb_data_o[14]~FFA 

LUT__32530A 
w_rgb_data_o[15]~FFA Ê

LUT__32531A Ê
w_rgb_data_o[16]~FF4 ê

LUT__325324 ê
w_rgb_data_o[17]~FF4 ë

LUT__325334 ë
w_rgb_data_o[18]~FF4 ˛

LUT__325344 ˛
w_rgb_data_o[19]~FF4 ¯

LUT__325354 ¯
w_rgb_data_o[20]~FF4 ı

LUT__325364 ı
w_rgb_data_o[21]~FF2 Ç

LUT__325372 Ç
w_rgb_data_o[22]~FF4 é

LUT__325384 é
w_rgb_data_o[23]~FF4 ˆ

LUT__325394 ˆ
hdmi_txd0_o[0]~FF\ è

LUT__32541\ è
 u_rgb2dvi/enc_0/acc[0]~FFZ ç
!u_rgb2dvi/enc_0/add_105/i1Z ç
hdmi_txd0_o[1]~FF\ ç

LUT__32544\ ç
hdmi_txd0_o[2]~FF\ î

LUT__32546\ î
hdmi_txd0_o[3]~FF^ î

LUT__32548^ î
hdmi_txd0_o[4]~FF^ ï

LUT__32550^ ï
hdmi_txd0_o[5]~FF^ í

LUT__32552^ í
hdmi_txd0_o[6]~FF^ é

LUT__32553^ é
hdmi_txd0_o[7]~FF^ ç

LUT__32555^ ç
hdmi_txd0_o[8]~FF\ ì

LUT__32556\ ì
hdmi_txd0_o[9]~FF\ ï

LUT__32557\ ï
 u_rgb2dvi/enc_0/acc[1]~FFZ é
!u_rgb2dvi/enc_0/add_105/i2Z é
 u_rgb2dvi/enc_0/acc[2]~FFZ è
!u_rgb2dvi/enc_0/add_105/i3Z è
 u_rgb2dvi/enc_0/acc[3]~FFZ ê
!u_rgb2dvi/enc_0/add_105/i4Z ê
 u_rgb2dvi/enc_0/acc[4]~FFZ ë
!u_rgb2dvi/enc_0/add_105/i5Z ë
hdmi_txd1_o[0]~FF4 à

LUT__325594 à
 u_rgb2dvi/enc_1/acc[0]~FF4 Ä
!u_rgb2dvi/enc_1/add_105/i14 Ä
hdmi_txd1_o[1]~FF4 è

LUT__325614 è
hdmi_txd1_o[2]~FF4 á

LUT__325624 á
hdmi_txd1_o[3]~FF2 ã

LUT__325642 ã
hdmi_txd1_o[4]~FF2 à

LUT__325652 à
hdmi_txd1_o[5]~FF2 å

LUT__325672 å
hdmi_txd1_o[6]~FF4 ã

LUT__325684 ã
hdmi_txd1_o[7]~FF4 ç

LUT__325704 ç
hdmi_txd1_o[8]~FF4 å
hdmi_txd1_o[9]~FF2 è

LUT__325712 è
 u_rgb2dvi/enc_1/acc[1]~FF4 Å
!u_rgb2dvi/enc_1/add_105/i24 Å
 u_rgb2dvi/enc_1/acc[2]~FF4 Ç
!u_rgb2dvi/enc_1/add_105/i34 Ç
 u_rgb2dvi/enc_1/acc[3]~FF4 É
!u_rgb2dvi/enc_1/add_105/i44 É
 u_rgb2dvi/enc_1/acc[4]~FF4 Ñ
!u_rgb2dvi/enc_1/add_105/i54 Ñ
hdmi_txd2_o[0]~FF4 ï

LUT__325724 ï
 u_rgb2dvi/enc_2/acc[0]~FFU î
!u_rgb2dvi/enc_2/add_105/i1U î
hdmi_txd2_o[1]~FF2 ò

LUT__325742 ò
hdmi_txd2_o[2]~FF2 ï

LUT__325752 ï
hdmi_txd2_o[3]~FF2 î

LUT__325772 î
hdmi_txd2_o[4]~FF4 ò

LUT__325784 ò
hdmi_txd2_o[5]~FF4 ñ

LUT__325804 ñ
hdmi_txd2_o[6]~FF4 ô

LUT__325814 ô
hdmi_txd2_o[7]~FF4 ó

LUT__325834 ó
hdmi_txd2_o[8]~FF2 ì

LUT__302312 ì
hdmi_txd2_o[9]~FF2 ô

LUT__325842 ô
 u_rgb2dvi/enc_2/acc[1]~FFU ï
!u_rgb2dvi/enc_2/add_105/i2U ï
 u_rgb2dvi/enc_2/acc[2]~FFU ñ
!u_rgb2dvi/enc_2/add_105/i3U ñ
 u_rgb2dvi/enc_2/acc[3]~FFU ó
!u_rgb2dvi/enc_2/add_105/i4U ó
 u_rgb2dvi/enc_2/acc[4]~FFU ò
!u_rgb2dvi/enc_2/add_105/i5U ò
sys_pll_rstn_o  Æ(
clk_sys  ¢(
	clk_pixel  ü(
clk_pixel_10x  §(
sys_pll_lock  ∏(
dsi_pll_rstn_o  (
dsi_byteclk_ip  (
dsi_serclk_ik  (
dsi_txcclk_il  (
dsi_pll_lock  (
ddr_pll_rstn_o€ (
	tdqss_clkn  (
core_clk€ §(
tac_clko  (
twd_clk€ ü(
ddr_pll_lock€ (
shift[2]€ ( 
shift[1]€ (
shift[0]€ ( 
shift_sel[4]€ (
shift_sel[3]€ ( 
shift_sel[2]€ (
shift_sel[1]€ ( 
shift_sel[0]€ (
	shift_ena€ ( 
lvds_pll_rstn_o€ Æ(
clk_lvds_1x€ ¢(
clk_lvds_7x€ û(
clk_27m€ £(
lvds_pll_lock€ ∏(
addr[15]ê  (
addr[14]€ k(
addr[13]€ H( 
addr[12]€ "(
addr[11]€ =( 
addr[10]€ â( 
addr[9]€ (
addr[8]€ ( 
addr[7]€ n( 
addr[6]€ :(
addr[5]é  ( 
addr[4]€ (
addr[3]3  (
addr[2]€ E(
addr[1]€ %( 
addr[0]€ _(
ba[2]€ }( 
ba[1]Ü  ( 
ba[0]I  (
we€ ]( 
reset€ ã(
ras€ /(
cas€ 2( 
odtG  ( 
cke{  (

cs_  ( 
i_dq_hi[15]  (
i_dq_hi[14]  (
i_dq_hi[13]*  (
i_dq_hi[12]  (
i_dq_hi[11]a  (
i_dq_hi[10]  (

i_dq_hi[9]*  (

i_dq_hi[8]V  (

i_dq_hi[7]’  (

i_dq_hi[6]≥  (

i_dq_hi[5]®  (

i_dq_hi[4]÷  (

i_dq_hi[3]ù  (

i_dq_hi[2]≥  (

i_dq_hi[1]®  (

i_dq_hi[0]ù  (
i_dq_lo[15]  (
i_dq_lo[14]  (
i_dq_lo[13])  (
i_dq_lo[12]  (
i_dq_lo[11]`  (
i_dq_lo[10]  (

i_dq_lo[9])  (

i_dq_lo[8]U  (

i_dq_lo[7]‘  (

i_dq_lo[6]≤  (

i_dq_lo[5]ß  (

i_dq_lo[4]’  (

i_dq_lo[3]ú  (

i_dq_lo[2]≤  (

i_dq_lo[1]ß  (

i_dq_lo[0]ú  (
o_dq_hi[15]  (
o_dq_hi[14]  ( 
o_dq_hi[13]&  ( 
o_dq_hi[12]  (
o_dq_hi[11]\  (
o_dq_hi[10]  ( 

o_dq_hi[9](  (

o_dq_hi[8]T  (

o_dq_hi[7]—  (

o_dq_hi[6]±  (

o_dq_hi[5]§  ( 

o_dq_hi[4]‘  ( 

o_dq_hi[3]õ  (

o_dq_hi[2]Ø  ( 

o_dq_hi[1]¶  (

o_dq_hi[0]ô  ( 
o_dq_lo[15]  (
o_dq_lo[14]  (
o_dq_lo[13]%  (
o_dq_lo[12]  (
o_dq_lo[11]\  ( 
o_dq_lo[10]  (

o_dq_lo[9]'  (

o_dq_lo[8]S  (

o_dq_lo[7]—  ( 

o_dq_lo[6]∞  (

o_dq_lo[5]£  (

o_dq_lo[4]”  ( 

o_dq_lo[3]ö  (

o_dq_lo[2]Æ  (

o_dq_lo[1]•  (

o_dq_lo[0]ò  (
o_dq_oe[15]  (
o_dq_oe[14]  ( 
o_dq_oe[13])  ( 
o_dq_oe[12]  (
o_dq_oe[11]_  (
o_dq_oe[10]  ( 

o_dq_oe[9])  (

o_dq_oe[8]U  (

o_dq_oe[7]‘  (

o_dq_oe[6]≤  (

o_dq_oe[5]ß  ( 

o_dq_oe[4]’  ( 

o_dq_oe[3]ú  (

o_dq_oe[2]≤  ( 

o_dq_oe[1]ß  (

o_dq_oe[0]ú  ( 

o_dm_hi[1]R  ( 

o_dm_hi[0]É  (

o_dm_lo[1]Q  (

o_dm_lo[0]É  ( 
i_dqs_hi[1]  (
i_dqs_hi[0]æ  (
i_dqs_lo[1]  (
i_dqs_lo[0]Ω  (
o_dqs_hi[1]  (
o_dqs_hi[0]∫  (
o_dqs_lo[1]  ( 
o_dqs_lo[0]∫  ( 
o_dqs_n_hi[1]  ( 
o_dqs_n_hi[0]Ω  ( 
o_dqs_n_lo[1]  ( 
o_dqs_n_lo[0]º  ( 
o_dqs_oe[1]  (
o_dqs_oe[0]Ω  (
o_dqs_n_oe[1]  ( 
o_dqs_n_oe[0]æ  ( 
clk_p_hi€ î(
clk_p_lo€ î( 
clk_n_hi€ ó( 
clk_n_lo€ ñ( 

csi_ctl0_oÉ √(
csi_ctl0_oeÜ √(

csi_ctl1_oÜ √( 
csi_ctl1_oeá √( 
	csi_scl_oy √( 

csi_scl_oe| √( 
	csi_sda_oG √( 

csi_sda_oeJ √( 
	csi_sda_iK √(
csi_rxc_hs_en_o€ è(
csi_rxc_hs_term_en_o€ ê(
	csi_rxc_i€ °(
csi_rxd0_rst_o€ ü( 
csi_rxd0_hs_en_o€ ú( 
csi_rxd0_hs_term_en_o€ ù( 
csi_rxd0_lp_p_i€ ú(
csi_rxd0_lp_n_i€ ú(
csi_rxd0_hs_i[7]€ ò(
csi_rxd0_hs_i[6]€ ò(
csi_rxd0_hs_i[5]€ ó(
csi_rxd0_hs_i[4]€ ó(
csi_rxd0_hs_i[3]€ ñ(
csi_rxd0_hs_i[2]€ ñ(
csi_rxd0_hs_i[1]€ ï(
csi_rxd0_hs_i[0]€ ï(
csi_rxd1_rst_o€ ≠( 
csi_rxd1_hs_en_o€ ™( 
csi_rxd1_hs_term_en_o€ ´( 
csi_rxd2_rst_o€ ¸( 
csi_rxd2_hs_en_o€ ˘( 
csi_rxd2_hs_term_en_o€ ˙( 
csi_rxd3_rst_o€ á( 
csi_rxd3_hs_en_o€ Ñ( 
csi_rxd3_hs_term_en_o€ Ö( 
	dsi_pwm_oI √(
dsi_resetn_o{ √(
dsi_txc_rst_o€ Ã(
dsi_txc_lp_p_oe€ ≈(
dsi_txc_lp_p_o€ ¬(
dsi_txc_lp_n_oe€ ∆( 
dsi_txc_lp_n_o€ ≈( 
dsi_txc_hs_oe€ «( 
dsi_txc_hs_o[7]€ ƒ(
dsi_txc_hs_o[6]€ ¬( 
dsi_txc_hs_o[5]€ ƒ( 
dsi_txc_hs_o[4]€ ¡(
dsi_txc_hs_o[3]€ √(
dsi_txc_hs_o[2]€ ¡( 
dsi_txc_hs_o[1]€ √( 
dsi_txc_hs_o[0]€ ¿(
dsi_txd0_rst_o€ Ω( 
dsi_txd0_hs_oe€ π(
dsi_txd0_hs_o[7]€ ∑( 
dsi_txd0_hs_o[6]€ ¥(
dsi_txd0_hs_o[5]€ ∂(
dsi_txd0_hs_o[4]€ ¥( 
dsi_txd0_hs_o[3]€ ∂( 
dsi_txd0_hs_o[2]€ ≥(
dsi_txd0_hs_o[1]€ µ(
dsi_txd0_hs_o[0]€ ≥( 
dsi_txd0_lp_p_oe€ ∏( 
dsi_txd0_lp_p_o€ µ( 
dsi_txd0_lp_n_oe€ ∏(
dsi_txd0_lp_n_o€ ∑(
dsi_txd1_rst_o€ Ÿ( 
dsi_txd1_lp_p_oe€ ‘( 
dsi_txd1_lp_p_o€ —( 
dsi_txd1_lp_n_oe€ ‘(
dsi_txd1_lp_n_o€ ”(
dsi_txd1_hs_oe€ ’(
dsi_txd1_hs_o[7]€ ”( 
dsi_txd1_hs_o[6]€ –(
dsi_txd1_hs_o[5]€ “(
dsi_txd1_hs_o[4]€ –( 
dsi_txd1_hs_o[3]€ “( 
dsi_txd1_hs_o[2]€ œ(
dsi_txd1_hs_o[1]€ —(
dsi_txd1_hs_o[0]€ œ( 
dsi_txd2_rst_o€ Á(
dsi_txd2_lp_p_oe€ ‚(
dsi_txd2_lp_p_o€ ﬂ(
dsi_txd2_lp_n_oe€ „( 
dsi_txd2_lp_n_o€ ‚( 
dsi_txd2_hs_oe€ ‰( 
dsi_txd2_hs_o[7]€ ·(
dsi_txd2_hs_o[6]€ ﬂ( 
dsi_txd2_hs_o[5]€ ·( 
dsi_txd2_hs_o[4]€ ﬁ(
dsi_txd2_hs_o[3]€ ‡(
dsi_txd2_hs_o[2]€ ﬁ( 
dsi_txd2_hs_o[1]€ ‡( 
dsi_txd2_hs_o[0]€ ›(
dsi_txd3_rst_o€ ±( 
dsi_txd3_lp_p_oe€ ¨( 
dsi_txd3_lp_p_o€ ©( 
dsi_txd3_lp_n_oe€ ¨(
dsi_txd3_lp_n_o€ ´(
dsi_txd3_hs_oe€ ≠(
dsi_txd3_hs_o[7]€ ´( 
dsi_txd3_hs_o[6]€ ®(
dsi_txd3_hs_o[5]€ ™(
dsi_txd3_hs_o[4]€ ®( 
dsi_txd3_hs_o[3]€ ™( 
dsi_txd3_hs_o[2]€ ß(
dsi_txd3_hs_o[1]€ ©(
dsi_txd3_hs_o[0]€ ß( 
	uart_tx_o∆ √( 
led_o[5]€ (
led_o[4]€ 
( 
led_o[3]€ (
led_o[2]€ ( 
led_o[1]€ ( 
led_o[0]€ (
	cmos_sclk  ∏( 
cmos_sdat_OUT€ ∂(
cmos_sdat_OE€ ∑( 
	cmos_pclko √(
	cmos_ctl2  ø(
	cmos_ctl3  ( 
hdmi_txc_oe5 √(
hdmi_txd0_oe÷ √( 
hdmi_txd1_oe √(
hdmi_txd2_oe* √(
hdmi_txc_rst_o9 √( 
hdmi_txd0_rst_oŸ √(
hdmi_txd1_rst_o √( 
hdmi_txd2_rst_o. √( 
hdmi_txc_o[9]3 √(
hdmi_txc_o[8]3 √( 
hdmi_txc_o[7]2 √(
hdmi_txc_o[6]2 √( 
hdmi_txc_o[5]1 √(
hdmi_txc_o[4]1 √( 
hdmi_txc_o[3]0 √(
hdmi_txc_o[2]0 √( 
hdmi_txc_o[1]/ √(
hdmi_txc_o[0]/ √( 
hdmi_txd0_o[9]‘ √( 
hdmi_txd0_o[8]” √(
hdmi_txd0_o[7]” √( 
hdmi_txd0_o[6]“ √(
hdmi_txd0_o[5]“ √( 
hdmi_txd0_o[4]— √(
hdmi_txd0_o[3]— √( 
hdmi_txd0_o[2]– √(
hdmi_txd0_o[1]– √( 
hdmi_txd0_o[0]œ √(
hdmi_txd1_o[9] √(
hdmi_txd1_o[8] √( 
hdmi_txd1_o[7] √(
hdmi_txd1_o[6] √( 
hdmi_txd1_o[5] √(
hdmi_txd1_o[4] √( 
hdmi_txd1_o[3] √(
hdmi_txd1_o[2] √( 
hdmi_txd1_o[1] √(
hdmi_txd1_o[0] √( 
hdmi_txd2_o[9]( √(
hdmi_txd2_o[8]( √( 
hdmi_txd2_o[7]' √(
hdmi_txd2_o[6]' √( 
hdmi_txd2_o[5]& √(
hdmi_txd2_o[4]& √( 
hdmi_txd2_o[3]% √(
hdmi_txd2_o[2]% √( 
hdmi_txd2_o[1]$ √(
hdmi_txd2_o[0]$ √( 
lvds_txc_oe √(
lvds_txc_o[6] √( 
lvds_txc_o[5] √(
lvds_txc_o[4] √( 
lvds_txc_o[3] √(
lvds_txc_o[2] √( 
lvds_txc_o[1] √(
lvds_txc_o[0] √( 
lvds_txc_rst_o √( 
lvds_txd0_oe® √(
lvds_txd0_o[6]• √( 
lvds_txd0_o[5]§ √(
lvds_txd0_o[4]§ √( 
lvds_txd0_o[3]£ √(
lvds_txd0_o[2]£ √( 
lvds_txd0_o[1]¢ √(
lvds_txd0_o[0]¢ √( 
lvds_txd0_rst_o¨ √( 
lvds_txd1_oeù √(
lvds_txd1_o[6]ö √( 
lvds_txd1_o[5]ô √(
lvds_txd1_o[4]ô √( 
lvds_txd1_o[3]ò √(
lvds_txd1_o[2]ò √( 
lvds_txd1_o[1]ó √(
lvds_txd1_o[0]ó √( 
lvds_txd1_rst_o° √( 
lvds_txd2_oe@ √(
lvds_txd2_o[6]= √( 
lvds_txd2_o[5]< √(
lvds_txd2_o[4]< √( 
lvds_txd2_o[3]; √(
lvds_txd2_o[2]; √( 
lvds_txd2_o[1]: √(
lvds_txd2_o[0]: √( 
lvds_txd2_rst_oD √( 
lvds_txd3_oe≥ √(
lvds_txd3_o[6]∞ √( 
lvds_txd3_o[5]Ø √(
lvds_txd3_o[4]Ø √( 
lvds_txd3_o[3]Æ √(
lvds_txd3_o[2]Æ √( 
lvds_txd3_o[1]≠ √(
lvds_txd3_o[0]≠ √( 
lvds_txd3_rst_o∑ √( 
lcd_tp_sda_o  ò(
lcd_tp_sda_oe  õ(
lcd_tp_scl_o  ñ( 
lcd_tp_scl_oe  õ( 
lcd_tp_int_o  §( 
lcd_tp_int_oe  ß( 
lcd_tp_rst_o  ¶(
	lcd_pwm_o  ç(

lcd_blen_o  ã( 
lcd_vs_o  s( 
lcd_hs_o  p(
lcd_de_o  .(
lcd_b7_0_o[7]  î(
lcd_b7_0_o[6]  í( 
lcd_b7_0_o[5]  c( 
lcd_b7_0_o[4]  `(
lcd_b7_0_o[3]  I(
lcd_b7_0_o[2]  G( 
lcd_b7_0_o[1]  –( 
lcd_b7_0_o[0]  Õ(
lcd_g7_0_o[7]  ·(
lcd_g7_0_o[6]  ﬂ( 
lcd_g7_0_o[5]  ∑( 
lcd_g7_0_o[4]  ¥(
lcd_g7_0_o[3]  √( 
lcd_g7_0_o[2]  ¿(
lcd_g7_0_o[1]  >(
lcd_g7_0_o[0]  <( 
lcd_r7_0_o[7]  Ñ(
lcd_r7_0_o[6]  Ç( 
lcd_r7_0_o[5]  ´(
lcd_r7_0_o[4]  ©( 
lcd_r7_0_o[3]  ˆ(
lcd_r7_0_o[2]  Ù( 
lcd_r7_0_o[1]  Ç(
lcd_r7_0_o[0]  Ä( 
lcd_b7_0_oe[7]  ï(
lcd_b7_0_oe[6]  ï( 
lcd_b7_0_oe[5]  d( 
lcd_b7_0_oe[4]  c(
lcd_b7_0_oe[3]  J(
lcd_b7_0_oe[2]  J( 
lcd_b7_0_oe[1]  —( 
lcd_b7_0_oe[0]  –(
lcd_g7_0_oe[7]  ‚(
lcd_g7_0_oe[6]  ‚( 
lcd_g7_0_oe[5]  ∏( 
lcd_g7_0_oe[4]  ∑(
lcd_g7_0_oe[3]  ƒ( 
lcd_g7_0_oe[2]  √(
lcd_g7_0_oe[1]  ?(
lcd_g7_0_oe[0]  ?( 
lcd_r7_0_oe[7]  Ö(
lcd_r7_0_oe[6]  Ö( 
lcd_r7_0_oe[5]  ¨(
lcd_r7_0_oe[4]  ¨( 
lcd_r7_0_oe[3]  ˜(
lcd_r7_0_oe[2]  ˜( 
lcd_r7_0_oe[1]  É(
lcd_r7_0_oe[0]  É( 
	spi_sck_o   (
	spi_ssn_o  ( 
CutToMuxOpt_3/Lut_0î ¡
CutToMuxOpt_2/Lut_0ê ®
CutToMuxOpt_1/Lut_0ü ∫
CutToMuxOpt_0/Lut_0Ä ≥

LUT__27480Y 

LUT__27481L ≥
)#AUX_ADD_CO__ori_bayer2rgb/add_33/i9} 
*#AUX_ADD_CO__ori_bayer2rgb/add_35/i8ç 
*#AUX_ADD_CO__ori_bayer2rgb/add_36/i9è 
)#AUX_ADD_CO__ori_bayer2rgb/add_38/i8| 
qjAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i1Ç /
ohAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i1â C
ohAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i1Ö ;
nhAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i1t J
*#AUX_ADD_CO__ori_bayer2rgb/add_39/i8Ü 
^VAUX_ADD_CI__mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i1º ∫
áÄAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i1L K
ãÑAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i15 '
ohAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i1Ç H
qkAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i1| 7
`YAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i1é O
_YAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i1^ L
ãÑAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_45/add_2/i1C 
unAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i1à >
rkAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i1q ±
slAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i1ë D
ÄzAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i1] >
|vAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1^ 1
|vAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1d n
}vAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1o Ö

add_531/i1í ’

add_533/i9w 
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i1_ N
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i1Ö t
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i1a u
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i1j º
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_315/i1ó 7
SMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i1^ M
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i1é P
e_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i1| 8
_Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/add_61/i1 9
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i1Ç I
\Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/add_61/i1} I
b\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i1t K
\Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/add_61/i1w L
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i1Ö <
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/add_61/i1Ü <
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i1â D
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/add_61/i1Ü B
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i1Ç 0
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/add_61/i1Ö 1
g`ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i1ë E
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/add_61/i1é F
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i1q ≤
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/add_61/i1p ≥
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i1à ?
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/add_61/i1é =
[Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i1j y
[Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i1y r
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_45/add_2/i1C 
qjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1o Ü
qjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2o á
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1d o
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2d p
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1^ 2
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2^ 3
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i1] ?
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i2] @
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i15 (
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i1L L
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i2L M
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i1S R
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i1J L
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i1ó P
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i1Ø H
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i1± U
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i1† a

add_531/i2í ÷

add_531/i3í ◊
)"u_i2c_timing_ctrl_16bit/add_217/i1T Ø
)"u_i2c_timing_ctrl_16bit/add_220/i1@ ∑
&u_rgb2dvi/enc_2/sub_79/add_2/i58 û
&u_rgb2dvi/enc_2/sub_79/add_2/i48 ù
&u_rgb2dvi/enc_2/sub_79/add_2/i38 ú
&u_rgb2dvi/enc_2/sub_52/add_2/i5< ô
&u_rgb2dvi/enc_2/sub_52/add_2/i4< ò
&u_rgb2dvi/enc_2/sub_52/add_2/i3< ó
&u_rgb2dvi/enc_2/sub_52/add_2/i2< ñ
&u_rgb2dvi/enc_2/sub_50/add_2/i5= ô
&u_rgb2dvi/enc_2/sub_50/add_2/i4= ò
&u_rgb2dvi/enc_2/sub_50/add_2/i3= ó
&u_rgb2dvi/enc_2/sub_50/add_2/i2= ñ
 u_rgb2dvi/enc_2/add_75/i59 ô
 u_rgb2dvi/enc_2/add_75/i49 ò
 u_rgb2dvi/enc_2/add_75/i39 ó
&u_rgb2dvi/enc_1/sub_79/add_2/i5- ç
&u_rgb2dvi/enc_1/sub_79/add_2/i4- å
&u_rgb2dvi/enc_1/sub_79/add_2/i3- ã
&u_rgb2dvi/enc_1/sub_52/add_2/i53 â
&u_rgb2dvi/enc_1/sub_52/add_2/i43 à
&u_rgb2dvi/enc_1/sub_52/add_2/i33 á
&u_rgb2dvi/enc_1/sub_52/add_2/i23 Ü
&u_rgb2dvi/enc_1/sub_50/add_2/i52 á
&u_rgb2dvi/enc_1/sub_50/add_2/i42 Ü
&u_rgb2dvi/enc_1/sub_50/add_2/i32 Ö
&u_rgb2dvi/enc_1/sub_50/add_2/i22 Ñ
 u_rgb2dvi/enc_1/add_75/i51 â
 u_rgb2dvi/enc_1/add_75/i41 à
 u_rgb2dvi/enc_1/add_75/i31 á
&u_rgb2dvi/enc_0/sub_79/add_2/i5X ï
&u_rgb2dvi/enc_0/sub_79/add_2/i4X î
&u_rgb2dvi/enc_0/sub_79/add_2/i3X ì
&u_rgb2dvi/enc_0/sub_52/add_2/i5T ê
&u_rgb2dvi/enc_0/sub_52/add_2/i4T è
&u_rgb2dvi/enc_0/sub_52/add_2/i3T é
&u_rgb2dvi/enc_0/sub_52/add_2/i2T ç
&u_rgb2dvi/enc_0/sub_50/add_2/i5S ê
&u_rgb2dvi/enc_0/sub_50/add_2/i4S è
&u_rgb2dvi/enc_0/sub_50/add_2/i3S é
&u_rgb2dvi/enc_0/sub_50/add_2/i2S ç
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i1ÿ ö
 u_rgb2dvi/enc_0/add_75/i5V ï
 u_rgb2dvi/enc_0/add_75/i4V î
 u_rgb2dvi/enc_0/add_75/i3V ì

add_531/i4í ÿ

add_531/i5í Ÿ
u_lcd_driver/add_75/i11a Å
u_lcd_driver/add_75/i10a Ä
u_lcd_driver/add_75/i9a ˇ
u_lcd_driver/add_75/i8a ˛
u_lcd_driver/add_75/i7a ˝
u_lcd_driver/add_75/i6a ¸
u_lcd_driver/add_75/i5a ˚
u_lcd_driver/add_75/i4a ˙
u_lcd_driver/add_75/i3a ˘
u_lcd_driver/add_75/i2a ¯
u_lcd_driver/add_72/i13[ Ü
u_lcd_driver/add_72/i12[ Ö
u_lcd_driver/add_72/i11[ Ñ
u_lcd_driver/add_72/i10[ É
u_lcd_driver/add_72/i9[ Ç
u_lcd_driver/add_72/i8[ Å
u_lcd_driver/add_72/i7[ Ä
u_lcd_driver/add_72/i6[ ˇ
u_lcd_driver/add_72/i5[ ˛
u_lcd_driver/add_72/i4[ ˝
u_lcd_driver/add_72/i3[ ¸
u_lcd_driver/add_72/i2[ ˚
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i10; E
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i9; D
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i8; C

add_531/i6í ⁄

add_531/i7í €
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i7; B
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i6; A
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i5; @
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i4; ?
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i3; >
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i2; =
"u_axi4_ctrl/sub_122/add_2/i5R 5
"u_axi4_ctrl/sub_122/add_2/i4R 4
"u_axi4_ctrl/sub_122/add_2/i3R 3
"u_axi4_ctrl/sub_122/add_2/i2R 2
YSu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i10p D
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i9p C
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i8p B
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i7p A
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i6p @
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i5p ?
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i4p >
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i3p =
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i2p <
YSu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i11t G
YSu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i10t F
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i9t E
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i8t D
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i7t C
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i6t B
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i5t A
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i4t @
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i3t ?
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i2t >

add_531/i8í ‹
RJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i1º ª
u_axi4_ctrl/add_63/i8b H
u_axi4_ctrl/add_63/i7b G
u_axi4_ctrl/add_63/i6b F
u_axi4_ctrl/add_63/i5b E
u_axi4_ctrl/add_63/i4b D
u_axi4_ctrl/add_63/i3b C
u_axi4_ctrl/add_63/i2b B
YRori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i10õ !
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i9õ  
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i8õ 
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i7õ 
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i6õ 
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i5õ 
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i4õ 
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i3õ 
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i2õ 
YRori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i10ô 
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i9ô 
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i8ô 
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i7ô 
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i6ô 
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i5ô 
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i4ô 
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i3ô 
YRori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i10é 2
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i9é 1
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i8é 0
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i7é /
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i6é .
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i5é -
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i4é ,
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i3é +
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i2é *
YRori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i10ï 1
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i9ï 0
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i8ï /
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i7ï .
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i6ï -
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i5ï ,
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i4ï +
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i3ï *
>8ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i13j 
>8ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i12j 
>8ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i11j 
>8ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i10j 
=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i9j 
=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i8j 
=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i7j 

=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i6j 	
=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i5j 
=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i4j 
=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i3j 
ori_bayer2rgb/add_39/i8Ü 
ori_bayer2rgb/add_39/i7Ü 
ori_bayer2rgb/add_39/i6Ü 
ori_bayer2rgb/add_39/i5Ü 
ori_bayer2rgb/add_39/i4Ü 
ori_bayer2rgb/add_39/i3Ü 
ori_bayer2rgb/add_39/i2Ü 
ori_bayer2rgb/add_38/i8| 
ori_bayer2rgb/add_38/i7| 
ori_bayer2rgb/add_38/i6| 
ori_bayer2rgb/add_38/i5| 
ori_bayer2rgb/add_38/i4| 
ori_bayer2rgb/add_38/i3| 
ori_bayer2rgb/add_38/i2| 
ori_bayer2rgb/add_37/i10å 
ori_bayer2rgb/add_37/i9å 
ori_bayer2rgb/add_37/i8å 
ori_bayer2rgb/add_37/i7å 
ori_bayer2rgb/add_37/i6å 
ori_bayer2rgb/add_37/i5å 
ori_bayer2rgb/add_37/i4å 
ori_bayer2rgb/add_37/i3å 
ori_bayer2rgb/add_37/i2å 
ori_bayer2rgb/add_36/i9è 
ori_bayer2rgb/add_36/i8è 
ori_bayer2rgb/add_36/i7è 
ori_bayer2rgb/add_36/i6è 
ori_bayer2rgb/add_36/i5è 
ori_bayer2rgb/add_36/i4è 
ori_bayer2rgb/add_36/i3è 
ori_bayer2rgb/add_36/i2è 
ori_bayer2rgb/add_35/i8ç 
ori_bayer2rgb/add_35/i7ç 
ori_bayer2rgb/add_35/i6ç 
ori_bayer2rgb/add_35/i5ç 
ori_bayer2rgb/add_35/i4ç 
ori_bayer2rgb/add_35/i3ç 
ori_bayer2rgb/add_35/i2ç 
ori_bayer2rgb/add_34/i10Ç 
ori_bayer2rgb/add_34/i9Ç 
ori_bayer2rgb/add_34/i8Ç 
ori_bayer2rgb/add_34/i7Ç 
ori_bayer2rgb/add_34/i6Ç 
ori_bayer2rgb/add_34/i5Ç 
ori_bayer2rgb/add_34/i4Ç 
ori_bayer2rgb/add_34/i3Ç 
ori_bayer2rgb/add_34/i2Ç 
ori_bayer2rgb/add_33/i9} 
ori_bayer2rgb/add_33/i8} 
ori_bayer2rgb/add_33/i7} 
ori_bayer2rgb/add_33/i6} 
ori_bayer2rgb/add_33/i5} 
ori_bayer2rgb/add_33/i4} 
ori_bayer2rgb/add_33/i3} 
ori_bayer2rgb/add_33/i2} 
ori_bayer2rgb/add_32/i8Ä 
ori_bayer2rgb/add_32/i7Ä 
ori_bayer2rgb/add_32/i6Ä 
ori_bayer2rgb/add_32/i5Ä 
ori_bayer2rgb/add_32/i4Ä 
ori_bayer2rgb/add_32/i3Ä 
ori_bayer2rgb/add_32/i2Ä 
ori_bayer2rgb/add_145/i10S J
ori_bayer2rgb/add_145/i9S I
ori_bayer2rgb/add_145/i8S H
ori_bayer2rgb/add_145/i7S G
ori_bayer2rgb/add_145/i6S F
ori_bayer2rgb/add_145/i5S E
ori_bayer2rgb/add_145/i4S D
ori_bayer2rgb/add_145/i3S C
ori_bayer2rgb/add_145/i2S B
' u_Sensor_Image_XYCrop/add_27/i12b Ø
' u_Sensor_Image_XYCrop/add_27/i11b Æ
' u_Sensor_Image_XYCrop/add_27/i10b ≠
&u_Sensor_Image_XYCrop/add_27/i9b ¨
&u_Sensor_Image_XYCrop/add_27/i8b ´
&u_Sensor_Image_XYCrop/add_27/i7b ™
&u_Sensor_Image_XYCrop/add_27/i6b ©
&u_Sensor_Image_XYCrop/add_27/i5b ®
&u_Sensor_Image_XYCrop/add_27/i4b ß
&u_Sensor_Image_XYCrop/add_27/i3b ¶
&u_Sensor_Image_XYCrop/add_27/i2b •
' u_Sensor_Image_XYCrop/add_50/i11[ ®
' u_Sensor_Image_XYCrop/add_50/i10[ ß
&u_Sensor_Image_XYCrop/add_50/i9[ ¶
&u_Sensor_Image_XYCrop/add_50/i8[ •
&u_Sensor_Image_XYCrop/add_50/i7[ §
&u_Sensor_Image_XYCrop/add_50/i6[ £
&u_Sensor_Image_XYCrop/add_50/i5[ ¢
&u_Sensor_Image_XYCrop/add_50/i4[ °
&u_Sensor_Image_XYCrop/add_50/i3[ †
&u_Sensor_Image_XYCrop/add_50/i2[ ü
KCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i11á ‘
KCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i10á ”
JBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i9á “
JBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i8á —
JBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i7á –
JBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i6á œ
JBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i5á Œ
JBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i4á Õ
JBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i3á Ã
JBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i2á À
E=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i14Ü ◊
E=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i13Ü ÷
E=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i12Ü ’
E=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i11Ü ‘
E=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i10Ü ”
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i9Ü “
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i8Ü —
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i7Ü –
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i6Ü œ
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i5Ü Œ
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i4Ü Õ
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i3Ü Ã
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i2Ü À
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i11î ò
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i10î ó
nfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i9î ñ
nfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i8î ï
nfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i7î î
nfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i6î ì
nfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i5î í
nfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i4î ë
nfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i3î ê
nfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i2î è
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i13≥ ◊
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i12≥ ÷
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i11≥ ’
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i10≥ ‘
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i9≥ ”
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i8≥ “
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i7≥ —
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i6≥ –
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i5≥ œ
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i4≥ Œ
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i3≥ Õ
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i2≥ Ã
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i16≠ ◊
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i15≠ ÷
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i14≠ ’
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i13≠ ‘
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i12≠ ”
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i11≠ “
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i10≠ —
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i9≠ –
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i8≠ œ
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i7≠ Œ
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i6≠ Õ
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i5≠ Ã
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i4≠ À
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i3≠  
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i2≠ …
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i15Ø Ÿ
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i14Ø ÿ
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i13Ø ◊
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i12Ø ÷
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i11Ø ’
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i10Ø ‘
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i9Ø ”
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i8Ø “
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i7Ø —
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i6Ø –
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i5Ø œ
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i4Ø Œ
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i3Ø Õ
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i2Ø Ã
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i16∞ ÷
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i15∞ ’
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i14∞ ‘
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i13∞ ”
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i12∞ “
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i11∞ —
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i10∞ –
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i9∞ œ
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i8∞ Œ
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i7∞ Õ
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i6∞ Ã
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i5∞ À
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i4∞  
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i3∞ …
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i2∞ »
SKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i16º  
SKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i15º …
SKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i14º »
SKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i13º «
SKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i12º ∆
SKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i11º ≈
SKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i10º ƒ
RJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i9º √
RJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i8º ¬
RJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i7º ¡
RJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i6º ¿
RJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i5º ø
RJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i4º æ
RJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i3º Ω
RJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i2º º
UMmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i12ÿ •
UMmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i11ÿ §
UMmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i10ÿ £
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i9ÿ ¢
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i8ÿ °
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i7ÿ †
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i6ÿ ü
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i5ÿ û
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i4ÿ ù
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i3ÿ ú
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i2ÿ õ
)"u_i2c_timing_ctrl_16bit/add_220/i8@ æ
)"u_i2c_timing_ctrl_16bit/add_220/i7@ Ω
)"u_i2c_timing_ctrl_16bit/add_220/i6@ º
)"u_i2c_timing_ctrl_16bit/add_220/i5@ ª
)"u_i2c_timing_ctrl_16bit/add_220/i4@ ∫
)"u_i2c_timing_ctrl_16bit/add_220/i3@ π
)"u_i2c_timing_ctrl_16bit/add_220/i2@ ∏
*#u_i2c_timing_ctrl_16bit/add_217/i15T Ω
*#u_i2c_timing_ctrl_16bit/add_217/i14T º
*#u_i2c_timing_ctrl_16bit/add_217/i13T ª
*#u_i2c_timing_ctrl_16bit/add_217/i12T ∫
*#u_i2c_timing_ctrl_16bit/add_217/i11T π
*#u_i2c_timing_ctrl_16bit/add_217/i10T ∏
)"u_i2c_timing_ctrl_16bit/add_217/i9T ∑
)"u_i2c_timing_ctrl_16bit/add_217/i8T ∂
)"u_i2c_timing_ctrl_16bit/add_217/i7T µ
)"u_i2c_timing_ctrl_16bit/add_217/i6T ¥
)"u_i2c_timing_ctrl_16bit/add_217/i5T ≥
)"u_i2c_timing_ctrl_16bit/add_217/i4T ≤
)"u_i2c_timing_ctrl_16bit/add_217/i3T ±
)"u_i2c_timing_ctrl_16bit/add_217/i2T ∞
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i14† n
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i13† m
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i12† l
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i11† k
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i10† j
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i9† i
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i8† h
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i7† g
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i6† f
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i5† e
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i4† d
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i3† c
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i2† b
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i14± b
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i13± a
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i12± `
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i11± _
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i10± ^
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i9± ]
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i8± \
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i7± [
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i6± Z
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i5± Y
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i4± X
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i3± W
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i2± V
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i15Ø V
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i14Ø U
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i13Ø T
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i12Ø S
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i11Ø R
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i10Ø Q
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i9Ø P
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i8Ø O
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i7Ø N
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i6Ø M
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i5Ø L
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i4Ø K
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i3Ø J
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i2Ø I
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i14ó ]
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i13ó \
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i12ó [
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i11ó Z
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i10ó Y
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i9ó X
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i8ó W
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i7ó V
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i6ó U
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i5ó T
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i4ó S
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i3ó R
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i2ó Q
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i16J [
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i15J Z
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i14J Y
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i13J X
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i12J W
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i11J V
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i10J U
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i9J T
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i8J S
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i7J R
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i6J Q
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i5J P
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i4J O
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i3J N
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i2J M
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i13S ^
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i12S ]
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i11S \
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i10S [
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i9S Z
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i8S Y
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i7S X
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i6S W
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i5S V
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i4S U
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i3S T
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i2S S
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i16L [
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i15L Z
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i14L Y
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i13L X
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i12L W
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i11L V
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i10L U
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i9L T
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i8L S
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i7L R
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i6L Q
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i5L P
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i4L O
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i3L N
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i115 2
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i105 1
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i95 0
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i85 /
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i75 .
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i65 -
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i55 ,
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i45 +
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i35 *
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i25 )
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i1± ¿
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i7] E
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i6] D
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i5] C
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i4] B
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i3] A
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i1Ø À
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i1≥ À
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i7^ 8
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6^ 7
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5^ 6
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4^ 5
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3^ 4
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i7d u
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i6d t
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5d s
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4d r
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3d q
qjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7o å
qjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6o ã
qjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5o ä
qjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4o â
qjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3o à
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_45/add_2/i6C !
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_45/add_2/i5C  
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_45/add_2/i4C 
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_45/add_2/i3C 
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_45/add_2/i2C 
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i32y ë
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i31y ê
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i30y è
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i29y é
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i28y ç
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i27y å
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i26y ã
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i25y ä
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i24y â
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i23y à
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i22y á
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i21y Ü
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i20y Ö
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i19y Ñ
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i18y É
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i17y Ç
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i16y Å
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i15y Ä
\Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i14y 
\Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i13y ~
\Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i12y }
\Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i11y |
\Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i10y {
[Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i9y z
[Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i8y y
[Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i7y x
[Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i6y w
[Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i5y v
[Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i4y u
[Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i3y t
[Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i2y s
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i32j ò
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i31j ó
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i30j ñ
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i29j ï
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i28j î
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i27j ì
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i26j í
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i25j ë
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i24j ê
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i23j è
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i22j é
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i21j ç
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i20j å
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i19j ã
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i18j ä
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i17j â
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i16j à
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i15j á
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i14j Ü
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i13j Ö
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i12j Ñ
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i11j É
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i10j Ç
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i9j Å
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i8j Ä
[Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i7j 
[Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i6j ~
[Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i5j }
[Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i4j |
[Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i3j {
[Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i2j z
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/add_61/i5é A
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/add_61/i4é @
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/add_61/i3é ?
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/add_61/i2é >
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i6à D
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i5à C
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i4à B
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i3à A
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i2à @
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/add_61/i5p ∑
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/add_61/i4p ∂
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/add_61/i3p µ
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/add_61/i2p ¥
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i6q ∑
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i5q ∂
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i4q µ
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i3q ¥
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i2q ≥
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/add_61/i5é J
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/add_61/i4é I
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/add_61/i3é H
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/add_61/i2é G
g`ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i6ë J
g`ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i5ë I
g`ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i4ë H
g`ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i3ë G
g`ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i2ë F
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/add_61/i5Ö 5
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/add_61/i4Ö 4
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/add_61/i3Ö 3
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/add_61/i2Ö 2
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i6Ç 5
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i5Ç 4
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i4Ç 3
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i3Ç 2
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i2Ç 1
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/add_61/i5Ü F
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/add_61/i4Ü E
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/add_61/i3Ü D
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/add_61/i2Ü C
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i6â I
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i5â H
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i4â G
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i3â F
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i2â E
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/add_61/i5Ü @
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/add_61/i4Ü ?
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/add_61/i3Ü >
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/add_61/i2Ü =
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i6Ö A
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i5Ö @
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i4Ö ?
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i3Ö >
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i2Ö =
\Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/add_61/i5w P
\Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/add_61/i4w O
\Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/add_61/i3w N
\Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/add_61/i2w M
b\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i6t P
nfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i1î é
b\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i5t O
b\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i4t N
b\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i3t M
b\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i2t L
\Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/add_61/i5} M
\Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/add_61/i4} L
\Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/add_61/i3} K
\Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/add_61/i2} J
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i6Ç N
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i5Ç M
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i4Ç L
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i1Ü  
JBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i1á  
&u_Sensor_Image_XYCrop/add_50/i1[ û
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i3Ç K
&u_Sensor_Image_XYCrop/add_27/i1b §
ori_bayer2rgb/add_145/i1S A
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i2Ç J
ori_bayer2rgb/add_32/i1Ä 
ori_bayer2rgb/add_33/i1} 
ori_bayer2rgb/add_34/i1Ç 
ori_bayer2rgb/add_35/i1ç 
ori_bayer2rgb/add_36/i1è 
ori_bayer2rgb/add_37/i1å 
ori_bayer2rgb/add_38/i1| 
ori_bayer2rgb/add_39/i1Ü 
=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i2j 
_Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/add_61/i5 =
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i2ï )
_Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/add_61/i4 <
=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i1j 
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i1ï (
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i1é )
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i2ô 
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i1ô 
XQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i1õ 
u_axi4_ctrl/add_63/i1b A
_Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/add_61/i3 ;
_Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/add_61/i2 :
e_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i6| =
e_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i5| <
e_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i4| ;
e_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i3| :
e_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i2| 9
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i16é _
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i15é ^
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i14é ]
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i13é \
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i12é [
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i11é Z
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i10é Y
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i9é X
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i8é W
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i7é V
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i6é U
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i5é T
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i4é S
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i3é R

add_531/i9í ›
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i2é Q
TNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i16^ \
TNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i15^ [
TNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i14^ Z
TNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i13^ Y
add_531/i10í ﬁ
TNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i12^ X
TNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i11^ W
TNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i10^ V
SMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i9^ U
SMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i8^ T
SMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i7^ S
SMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i6^ R
SMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i5^ Q
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1t =
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i1p ;
"u_axi4_ctrl/sub_122/add_2/i1R 1
SMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i4^ P
SMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i3^ O
SMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i2^ N
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_315/i8ó >
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_315/i7ó =
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_315/i6ó <
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i1; <
u_lcd_driver/add_72/i1[ ˙
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_315/i5ó ;
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_315/i4ó :
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_315/i3ó 9
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_315/i2ó 8
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i15j  
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i14j …
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i13j »
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i12j «
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i11j ∆
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i10j ≈
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i9j ƒ
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i8j √
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i7j ¬
u_lcd_driver/add_75/i1a ˜
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i6j ¡
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i5j ¿
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i4j ø
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i3j æ
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i2j Ω
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i28a ê
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i27a è
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i26a é
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i25a ç
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i24a å
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i23a ã
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i22a ä
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i21a â
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i20a à
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i19a á
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i18a Ü
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i17a Ö
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i16a Ñ
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i15a É
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i14a Ç
 u_rgb2dvi/enc_0/add_75/i2V í
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i13a Å
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i12a Ä
OIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i11a 
OIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i10a ~
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i9a }
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i8a |
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i7a {
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i6a z
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i5a y
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i4a x
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i3a w
&u_rgb2dvi/enc_0/sub_50/add_2/i1V ç
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i2a v
&u_rgb2dvi/enc_0/sub_79/add_2/i2X í
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i28Ö è
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i27Ö é
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i26Ö ç
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i25Ö å
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i24Ö ã
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i23Ö ä
 u_rgb2dvi/enc_1/add_75/i21 Ü
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i22Ö â
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i21Ö à
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i20Ö á
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i19Ö Ü
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i18Ö Ö
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i17Ö Ñ
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i16Ö É
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i15Ö Ç
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i14Ö Å
&u_rgb2dvi/enc_1/sub_50/add_2/i13 Ä
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i13Ö Ä
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i12Ö 
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i11Ö ~
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i10Ö }
&u_rgb2dvi/enc_1/sub_79/add_2/i2- ä
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i9Ö |
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i8Ö {
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i7Ö z
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i6Ö y
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i5Ö x
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i4Ö w
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i3Ö v
 u_rgb2dvi/enc_2/add_75/i29 ñ
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i2Ö u
OIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i15_ \
OIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i14_ [
OIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i13_ Z
&u_rgb2dvi/enc_2/sub_50/add_2/i1> î
OIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i12_ Y
OIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i11_ X
OIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i10_ W
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i9_ V
&u_rgb2dvi/enc_2/sub_79/add_2/i28 õ
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i8_ U
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i7_ T
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i6_ S
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i5_ R
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i4_ Q
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i3_ P
NHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i2_ O
add_533/i16w 
add_533/i15w 
add_533/i14w 
add_533/i13w 
add_533/i12w 
add_533/i11w 
add_533/i10w 
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i30_2r ;
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_instÅ 6
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst~ 6
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_instÅ 5
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst~ 5
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_instÅ 4
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst~ 4
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_instÅ 3
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst~ 3
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_instç h
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_instx O
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_instç q
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[3].srl8_instç u
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_instÅ v
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_instê s
vnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[6].srl8_instç é
vnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[7].srl8_instê Ö
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[8].srl8_instê |
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[9].srl8_instê w
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[10].srl8_instç z
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[11].srl8_instá É
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[12].srl8_instç Ü
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[13].srl8_instê Å
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[14].srl8_instÅ Å
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[15].srl8_instÅ í
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[16].srl8_instá è
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[17].srl8_instá à
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[18].srl8_instr ï
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[19].srl8_inst~ ó
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[20].srl8_instê å
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[21].srl8_instÅ ó
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[22].srl8_instl ñ
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[23].srl8_inst~ û
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[24].srl8_instr û
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[25].srl8_instl ö
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[26].srl8_instl û
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[27].srl8_instx ú
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[28].srl8_instr ö
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_instç g
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_instx N
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_instç p
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[3].srl8_instç t
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_instÅ u
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_instê r
vnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[6].srl8_instç ç
vnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_instê Ñ
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[8].srl8_instê {
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[9].srl8_instê v
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[10].srl8_instç y
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[11].srl8_instá Ç
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[12].srl8_instç Ö
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[13].srl8_instê Ä
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[14].srl8_instÅ Ä
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[15].srl8_instÅ ë
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[16].srl8_instá é
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[17].srl8_instá á
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[18].srl8_instr î
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[19].srl8_inst~ ñ
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[20].srl8_instê ã
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[21].srl8_instÅ ñ
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[22].srl8_instl ï
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[23].srl8_inst~ ù
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[24].srl8_instr ù
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[25].srl8_instl ô
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[26].srl8_instl ù
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[27].srl8_instx õ
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[28].srl8_instr ô
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_instç f
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_instx M
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_instç o
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_instç s
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_instÅ t
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_instê q
vnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_instç å
vnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_instê É
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[8].srl8_instê z
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[9].srl8_instê u
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[10].srl8_instç x
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[11].srl8_instá Å
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[12].srl8_instç Ñ
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[13].srl8_instê 
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[14].srl8_instÅ 
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[15].srl8_instÅ ê
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[16].srl8_instá ç
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[17].srl8_instá Ü
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[18].srl8_instr ì
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[19].srl8_inst~ ï
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[20].srl8_instê ä
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[21].srl8_instÅ ï
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[22].srl8_instl î
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[23].srl8_inst~ ú
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[24].srl8_instr ú
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[25].srl8_instl ò
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[26].srl8_instl ú
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[27].srl8_instx ö
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[28].srl8_instr ò
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_instç e
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_instx L
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_instç n
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_instç r
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_instÅ s
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_instê p
vnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_instç ã
vnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_instê Ç
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[8].srl8_instê y
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[9].srl8_instê t
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[10].srl8_instç w
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[11].srl8_instá Ä
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[12].srl8_instç É
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[13].srl8_instê ~
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[14].srl8_instÅ ~
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[15].srl8_instÅ è
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[16].srl8_instá å
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[17].srl8_instá Ö
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[18].srl8_instr í
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[19].srl8_inst~ î
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[20].srl8_instê â
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[21].srl8_instÅ î
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[22].srl8_instl ì
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[23].srl8_inst~ õ
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[24].srl8_instr õ
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[25].srl8_instl ó
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[26].srl8_instl õ
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[27].srl8_instx ô
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[28].srl8_instr ó
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_instc X
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst] v
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_instZ f
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[3].srl8_instZ u
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_instZ k
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_instr ~
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[6].srl8_instc w
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[7].srl8_instc {
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[8].srl8_instZ q
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[9].srl8_instT ç
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[10].srl8_instZ {
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[11].srl8_instl 
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[12].srl8_inst] Ç
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[13].srl8_instZ 
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[14].srl8_inst9 ç
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[15].srl8_instT Ä
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[16].srl8_instZ ä
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[17].srl8_instZ É
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[18].srl8_inst] ó
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[19].srl8_instc ä
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[20].srl8_inst] Ü
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[21].srl8_instl à
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[22].srl8_instc ò
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[23].srl8_instZ ê
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[24].srl8_insti î
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[25].srl8_instc é
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[26].srl8_instl å
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[27].srl8_instc î
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[28].srl8_insti ò
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[40].srl8_insto O
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[41].srl8_instc O
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_instc W
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst] u
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_instZ e
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[3].srl8_instZ t
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_instZ j
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_instr }
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[6].srl8_instc v
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_instc z
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[8].srl8_instZ p
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[9].srl8_instT å
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[10].srl8_instZ z
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[11].srl8_instl ~
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[12].srl8_inst] Å
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[13].srl8_instZ ~
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[14].srl8_inst9 å
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[15].srl8_instT 
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[16].srl8_instZ â
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[17].srl8_instZ Ç
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[18].srl8_inst] ñ
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[19].srl8_instc â
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[20].srl8_inst] Ö
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[21].srl8_instl á
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[22].srl8_instc ó
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[23].srl8_instZ è
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[24].srl8_insti ì
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[25].srl8_instc ç
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[26].srl8_instl ã
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[27].srl8_instc ì
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[28].srl8_insti ó
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[40].srl8_insto N
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[41].srl8_instc N
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_instc V
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst] t
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_instZ d
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_instZ s
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_instZ i
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_instr |
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_instc u
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_instc y
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[8].srl8_instZ o
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[9].srl8_instT ã
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[10].srl8_instZ y
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[11].srl8_instl }
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[12].srl8_inst] Ä
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[13].srl8_instZ }
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[14].srl8_inst9 ã
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[15].srl8_instT ~
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[16].srl8_instZ à
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[17].srl8_instZ Å
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[18].srl8_inst] ï
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[19].srl8_instc à
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[20].srl8_inst] Ñ
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[21].srl8_instl Ü
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[22].srl8_instc ñ
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[23].srl8_instZ é
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[24].srl8_insti í
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[25].srl8_instc å
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[26].srl8_instl ä
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[27].srl8_instc í
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[28].srl8_insti ñ
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[40].srl8_insto M
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[41].srl8_instc M
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_instc U
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst] s
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_instZ c
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_instZ r
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_instZ h
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_instr {
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_instc t
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_instc x
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[8].srl8_instZ n
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[9].srl8_instT ä
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[10].srl8_instZ x
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[11].srl8_instl |
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[12].srl8_inst] 
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[13].srl8_instZ |
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[14].srl8_inst9 ä
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[15].srl8_instT }
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[16].srl8_instZ á
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[17].srl8_instZ Ä
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[18].srl8_inst] î
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[19].srl8_instc á
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[20].srl8_inst] É
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[21].srl8_instl Ö
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[22].srl8_instc ï
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[23].srl8_instZ ç
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[24].srl8_insti ë
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[25].srl8_instc ã
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[26].srl8_instl â
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[27].srl8_instc ë
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[28].srl8_insti ï
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[40].srl8_insto L
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[41].srl8_instc L
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_instÅ L
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_instê K
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_instá N
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[3].srl8_instÅ V
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_instê W
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_instÅ P
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[6].srl8_instê P
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[7].srl8_instç U
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_instÅ K
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_instê J
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_instá M
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[3].srl8_instÅ U
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_instê V
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_instÅ O
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[6].srl8_instê O
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_instç T
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_instÅ J
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_instê I
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_instá L
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_instÅ T
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_instê U
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_instÅ N
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_instê N
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_instç S
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_instÅ I
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_instê H
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_instá K
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_instÅ S
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_instê T
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_instÅ M
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_instê M
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_instç R
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_insti ø
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_instr ø
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_instr √
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[3].srl8_instl ƒ
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_insti √
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_insti ±
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[6].srl8_insti ª
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[7].srl8_instr »
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_insti æ
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_instr æ
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_instr ¬
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[3].srl8_instl √
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_insti ¬
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_insti ∞
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[6].srl8_insti ∫
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_instr «
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_insti Ω
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_instr Ω
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_instr ¡
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_instl ¬
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_insti ¡
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_insti Ø
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_insti π
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_instr ∆
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_insti º
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_instr º
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_instr ¿
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_instl ¡
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_insti ¿
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_insti Æ
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_insti ∏
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_instr ≈
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_instü 7
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_instç B
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_instê 7
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[3].srl8_instç 8
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_instü ;
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_instñ B
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[6].srl8_instê B
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[7].srl8_instô B
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_instü 6
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_instç A
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_instê 6
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[3].srl8_instç 7
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_instü :
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_instñ A
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[6].srl8_instê A
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_instô A
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_instü 5
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_instç @
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_instê 5
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_instç 6
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_instü 9
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_instñ @
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_instê @
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_instô @
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_instü 4
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_instç ?
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_instê 4
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_instç 5
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_instü 8
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_instñ ?
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_instê ?
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_instô ?
icddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2u f
icddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2f f
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$1Ñ f
icddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2f 
icddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$1f R
keddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$b12u 
jdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12W 
keddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$c12u *
keddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$d12u 
keddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$e12f *
keddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$f12f 
jdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1W 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c120 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12? 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$d12! 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$e12? 
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2H 
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2E )
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$f1H 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$120 
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/ram´ *
keddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/dff_9/i2_23 %
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2B 
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2E !
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2B 
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2E $
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2B !
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2B %
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2B 
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2B $
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2B "
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/dff_11/i2_2< 3
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_29 
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_23 (
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_23 
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_29 &
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2< *
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_29 (
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2B 3
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_29 2
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_29 0
DR0/dff_5/i8_2∆ R
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2ì >
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12´ >
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1ú >
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i112_2T "
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i113_2i #
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i114_2]  
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i115_2c 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i116_2c 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i117_2] 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i118_2c 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_2] 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i12_2i 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i121_2c 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_2Z 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i123_2i 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i124_2c 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i125_2Z 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i126_2Z 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i97_2c '
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i98_2c +
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i99_2o )
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i1_2i 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i101_2c (
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i102_2l (
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i103_2c 2
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_2] )
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i105_2i 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i106_2c "
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_2] "
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i108_2] 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i109_2c 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i11_2c 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i111_2c #
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i10_2Z 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i82_2o 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i83_2r 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i84_2r 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i85_2c 0
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i86_2c 1
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i87_2] '
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i88_2o 2
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i89_2Z #
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i9_2i 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i91_2i 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i92_2c ;
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i93_2Z (
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i94_2c 7
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i95_2c %
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i96_2Z )
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_2K 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i67_2l %
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i68_2r 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i69_2x  
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i7_2i 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i71_2x "
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i72_2r !
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i73_2o !
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i74_2i %
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i75_2o 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i76_2r 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i77_2x 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i78_2o 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i79_2l 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i8_2i 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i81_2x 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_2K 
u_axi4_ctrl/dff_138/i10_2K {
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i52_2o .
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i53_2x (
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i54_2r )
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i55_2o 4
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i56_2o ;
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i57_2o $
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i58_2l 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i59_2l !
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i6_2l 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i61_2o /
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i62_2x %
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i63_2i  
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i64_2i (
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i65_2r %
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i66_2x 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i37_2x 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i38_2o 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i39_2x 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i4_2i 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i41_2l 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i42_2r 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i43_2r 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i44_2r 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i45_2o 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i46_2l 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i47_2l 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i48_2r 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i49_2o '
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i5_2c 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i51_2o 0
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i22_2] &
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i23_2Z "
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i24_2T '
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i25_2c 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i26_2] 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i27_2] 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i28_2] 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i29_2T 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i3_2i 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i31_2Z 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i32_2Z 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i33_2o 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i34_2o 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i35_2o 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i36_2x 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i80_2l 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i90_2c ,
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i100_2i '
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i110_2Z 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i120_2l 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i128_2] #
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i13_2c 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i14_2i 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i15_2] 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i16_2c 

ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i17_2c 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i18_2c !
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i19_2c 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i2_2l 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i21_2T $
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_2Z 

ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i20_2T 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i30_2Z 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i40_2r 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i50_2r (
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i60_2l &
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i70_2r 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i127_2T 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i16_2Z 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i2_2T 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i3_2Z  
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i4_2T  
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i5_2T 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i6_2T 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i7_2Z 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i8_2T 	
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i9_2T 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i1_2Z 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i11_2T 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i12_2] 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i13_2] 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i14_2T 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$2Ñ R
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$b12´ R
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$12ú *
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$c1ú R
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_2Z 
óéddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_2ô Ä
mult_190{ 
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram∫ ¢
hamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12ú z
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f1´ f
g_mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2ì é
iamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12ú é
h`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12´ é
hamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12´ z
hamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12ì z
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$02ú ∂
F>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12Ñ ∂
E>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12u ∂
E=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$012ú  
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$32ì ∂
F>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12ú ¢
E>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12u ¢
F>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12´ ∂
F>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12Ñ  
E=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1´  
E=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$312ú ﬁ
F>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12´ ¢
F>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12Ñ ¢
F>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12∫ ∂
F>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12Ñ ﬁ
E=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1´ ﬁ
DR0/dff_5/i16_2∆ S
DR0/dff_5/i24_2∆ T
DR0/dff_5/i32_2∆ U
DR0/dff_5/i40_2∆ V
DR0/dff_5/i48_2∆ W
DR0/dff_5/i56_2∆ X
DR0/dff_5/i64_2∆ Y
DR0/dff_5/i72_2∆ Z
DR0/dff_5/i80_2∆ [
DR0/dff_5/i88_2∆ \
DR0/dff_5/i96_2∆ ]
DR0/dff_5/i104_2∆ ^
DR0/dff_5/i112_2∆ _
DR0/dff_5/i120_2∆ `
DR0/dff_5/i128_2∆ a
DR0/dff_5/i136_2∆ b
DR0/dff_5/i144_2∆ c
DR0/dff_5/i152_2∆ d
DR0/dff_5/i160_2∆ e
DR0/dff_5/i168_2∆ f
DR0/dff_5/i176_2∆ g
DR0/dff_5/i184_2∆ h
DR0/dff_5/i192_2∆ i
DR0/dff_5/i200_2∆ j
DR0/dff_5/i208_2∆ k
DR0/dff_5/i216_2∆ l
DR0/dff_5/i224_2∆ m
DR0/dff_5/i232_2∆ n
DR0/dff_5/i240_2∆ o
DR0/dff_5/i248_2∆ p
DR0/dff_5/i256_2∆ q
DR0/dff_5/i264_2∆ r
DR0/dff_5/i272_2∆ s
DR0/dff_5/i280_2∆ t
DR0/dff_5/i288_2∆ u
DR0/dff_5/i296_2∆ v
DR0/dff_5/i304_2∆ w
DR0/dff_5/i312_2∆ x
DR0/dff_5/i321_2K ú
DR0/dff_5/i313_2∆ y
DR0/dff_5/i329_2K ù
DR0/dff_5/i337_2K û
DR0/dff_5/i345_2K ü
DR0/dff_5/i353_2K †
DR0/dff_5/i361_2K °
DR0/dff_5/i369_2K ¢
DR0/dff_5/i377_2K £
DR0/dff_5/i385_2K §
DR0/dff_5/i393_2K •
DR0/dff_5/i401_2K ¶
DR0/dff_5/i409_2K ß
DR0/dff_5/i417_2K ®
DR0/dff_5/i425_2K ©
DR0/dff_5/i433_2K ™
DR0/dff_5/i441_2K ´
DR0/dff_5/i449_2K ¨
DR0/dff_5/i457_2K ≠
DR0/dff_5/i465_2K Æ
DR0/dff_5/i473_2K Ø
DR0/dff_5/i481_2K ∞
DR0/dff_5/i489_2K ±
DR0/dff_5/i497_2K ≤
DR0/dff_5/i505_2K ≥
DR0/dff_5/i513_2K ¥
DR0/dff_5/i521_2K µ
DR0/dff_5/i529_2K ∂
DR0/dff_5/i537_2K ∑
DR0/dff_5/i545_2K ∏
DR0/dff_5/i553_2K π
DR0/dff_5/i561_2K ∫
DR0/dff_5/i569_2K ª
DR0/dff_5/i577_2K º
DR0/dff_5/i585_2K Ω
DR0/dff_5/i593_2K æ
DR0/dff_5/i601_2K ø
DR0/dff_5/i609_2K ¿
DR0/dff_5/i617_2K ¡
DR0/dff_5/i625_2K ¬
DR0/dff_5/i634_2N ´
DR0/dff_5/i626_2K √
DR0/dff_5/i642_2N ¨
DR0/dff_5/i650_2N ≠
DR0/dff_5/i658_2N Æ
DR0/dff_5/i666_2N Ø
DR0/dff_5/i674_2N ∞
DR0/dff_5/i682_2N ±
DR0/dff_5/i690_2N ≤
DR0/dff_5/i698_2N ≥
DR0/dff_5/i706_2N ¥
DR0/dff_5/i714_2N µ
DR0/dff_5/i722_2N ∂
DR0/dff_5/i730_2N ∑
DR0/dff_5/i738_2N ∏
DR0/dff_5/i746_2N π
DR0/dff_5/i754_2N ∫
DR0/dff_5/i762_2N ª
DR0/dff_5/i770_2N º
DR0/dff_5/i778_2N Ω
DR0/dff_5/i786_2N æ
DR0/dff_5/i794_2N ø
DR0/dff_5/i802_2N ¿
DR0/dff_5/i810_2N ¡
DR0/dff_5/i818_2N ¬
DR0/dff_5/i826_2N √
DR0/dff_5/i834_2N ƒ
DR0/dff_5/i842_2N ≈
DR0/dff_5/i850_2N ∆
DR0/dff_5/i858_2N «
DR0/dff_5/i866_2N »
DR0/dff_5/i874_2N …
DR0/dff_5/i882_2N  
DR0/dff_5/i890_2N À
DR0/dff_5/i898_2N Ã
DR0/dff_5/i906_2N Õ
DR0/dff_5/i914_2N Œ
DR0/dff_5/i922_2N œ
DR0/dff_5/i930_2N –
DR0/dff_5/i938_2N —
DR0/dff_5/i947_2T é
DR0/dff_5/i939_2N “
DR0/dff_5/i955_2T è
DR0/dff_5/i963_2T ê
DR0/dff_5/i971_2T ë
DR0/dff_5/i979_2T í
DR0/dff_5/i987_2T ì
DR0/dff_5/i995_2T î
DR0/dff_5/i1003_2T ï
DR0/dff_5/i1011_2T ñ
DR0/dff_5/i1019_2T ó
DR0/dff_5/i1027_2T ò
DR0/dff_5/i1035_2T ô
DR0/dff_5/i1043_2T ö
DR0/dff_5/i1051_2T õ
DR0/dff_5/i1059_2T ú
DR0/dff_5/i1067_2T ù
DR0/dff_5/i1075_2T û
DR0/dff_5/i1083_2T ü
DR0/dff_5/i1091_2T †
DR0/dff_5/i1099_2T °
DR0/dff_5/i1107_2T ¢
DR0/dff_5/i1115_2T £
DR0/dff_5/i1123_2T §
DR0/dff_5/i1131_2T •
DR0/dff_5/i1139_2T ¶
DR0/dff_5/i1147_2T ß
DR0/dff_5/i1155_2T ®
DR0/dff_5/i1163_2T ©
DR0/dff_5/i1171_2T ™
DR0/dff_5/i1179_2T ´
DR0/dff_5/i1187_2T ¨
DR0/dff_5/i1195_2T ≠
DR0/dff_5/i1203_2T Æ
DR0/dff_5/i1211_2T Ø
DR0/dff_5/i1219_2T ∞
DR0/dff_5/i1227_2T ±
DR0/dff_5/i1235_2T ≤
DR0/dff_5/i1243_2T ≥
DR0/dff_5/i1251_2T ¥
DR0/dff_5/i1260_2T ∂
DR0/dff_5/i1252_2T µ
DR0/dff_5/i1268_2T ∑
DR0/dff_5/i1276_2T ∏
DR0/dff_5/i1279_2T π
ñéddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_2ñ 
YRori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/r_ram__D$2ì 
YRori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/r_ram__D$1ì *
YRori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/r_ram__D$1ú 
YRori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/r_ram__D$2ì 
RKu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$2Ñ 
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$12W *
TMu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12Ñ >
TMu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12Ñ 
TMu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12Ñ *
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1W >
SMu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12f >
SMu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12u >
lfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i34_2x 0
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2Z B
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2Z 6
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2Z ;
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2c =
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i25_2l 9
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i26_2c >
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i27_2l >
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i28_2r =
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i29_2r 8
lfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i36_2x B
lfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i27_2l 5
mfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2ñ C
lfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i29_2x :
lfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i30_2r -
lfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i31_2~ >
mfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i32_2Å =
lfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i33_2x ?
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2B 1
lfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i35_2l :
QKu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$2H >
SMu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12H *
SMu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$e120 *
SMu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$d120 >
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$12? >
SMu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12? *
u_axi4_ctrl/dff_138/i15_2K |

LUT__27482L ≤

LUT__27483N ∂

LUT__27484J ∂

LUT__27485÷ 

LUT__27487¿ ó

LUT__27489è ‹

LUT__27490ñ ⁄

LUT__27491î ‘

LUT__27493â ”

LUT__27495h 


LUT__27496h 

LUT__27497n 	

LUT__27498n 

LUT__27499w 

LUT__27500X J

LUT__27501Ä 

LUT__27502y 

LUT__27503 

LUT__27505v 

LUT__27507R A

LUT__27508P G

LUT__27509P F

LUT__27510T E

LUT__27512X E

LUT__27515p O

LUT__27516v N

LUT__27517r M

LUT__27518c Y

LUT__27519c T

LUT__27520y H

LUT__27521q M

LUT__27523e Q

LUT__27524] h

LUT__27525| N

LUT__27526Å Q

LUT__27527â k

LUT__27528ç d

LUT__27529 O

LUT__27530} O

LUT__27531â j

LUT__275339 /

LUT__27534o Ñ

LUT__27535o v

LUT__27536} N

LUT__27537Ç S

LUT__27538Å l

LUT__27539à Q

LUT__27540è S

LUT__27541ê `

LUT__27542ç ^

LUT__27543å Z

LUT__27544å Q

LUT__27545å Y

LUT__27546É X

LUT__27548Ä Y

LUT__27550å L

LUT__27551ã L

LUT__27552ã M

LUT__27553Ü O

LUT__27556^ :

LUT__27557d v

LUT__27558b m

LUT__27560c J

LUT__27563o Q

LUT__27565Ä 8

LUT__27566Å 2

LUT__27567Å 7

LUT__27568} 9

LUT__27570â @

LUT__27571ã <

LUT__27572ã :

LUT__27573î <

LUT__27574ê <

LUT__27575ñ <

LUT__27576ñ :

LUT__27577õ :

LUT__27578õ 9

LUT__27579ç 9

LUT__27580ç 4

LUT__27581ï 6

LUT__27582ï 5

LUT__27583ë :

LUT__27584ã 9

LUT__27585ë 9

LUT__27586õ 4

LUT__27587õ 6

LUT__27588õ 5

LUT__27589ó 4

LUT__27590ñ 4

LUT__27591ò 9

LUT__27592ë >

LUT__27593ô <

LUT__27594ô ;

LUT__27595ë =

LUT__27596í A

LUT__27597í ;

LUT__27598î 4

LUT__27599ò 4

LUT__27600ò 7

LUT__27601ò 8

LUT__27602ò 3

LUT__27603ï 8

LUT__27604¢ 2

LUT__27605© *

LUT__27606ß )

LUT__27607° 0

LUT__27608© )

LUT__27609† 1

LUT__27611ï 9

LUT__27613Ä L

LUT__27616^ H

LUT__27617^ C

LUT__27618d H

LUT__27620m ¥

LUT__27621p ∞

LUT__27622m µ

LUT__27623h ø

LUT__27626É C

LUT__27627| C

LUT__27628v >

LUT__27629o J

LUT__27630Y U

LUT__27632ã `

LUT__27633\ X

LUT__27634[ U

LUT__27635] Q

LUT__27636[ P

LUT__27638o »

LUT__27639o ƒ

LUT__27641g »

LUT__27642o √

LUT__27643q ¡

LUT__27644k æ

LUT__27645o Ω

LUT__27646o ø

LUT__27647o æ

LUT__27649X q

LUT__27650a r

LUT__27652Y c

LUT__27653V f

LUT__27655U s

LUT__27656U w

LUT__27658X h

LUT__27659] k

LUT__27661m z

LUT__27662o x

LUT__27664c s

LUT__27665^ z

LUT__27667_ y

LUT__27668_ }

LUT__27670_ r

LUT__27671_ x

LUT__27673T â

LUT__27674P à

LUT__27676X y

LUT__27677U z

LUT__27679l {

LUT__27680o 

LUT__27682\ {

LUT__27683] |

LUT__27685\ }

LUT__27686X ~

LUT__276889 â

LUT__276899 é

LUT__27691U }

LUT__27692X 

LUT__27694Z Ü

LUT__27695_ â

LUT__27697_ Å

LUT__27698_ É

LUT__27700] ì

LUT__27701\ í

LUT__27703c Ä

LUT__27704g ä

LUT__27706] ä

LUT__27707\ Ü

LUT__27709k Ü

LUT__27710g Ç

LUT__27712^ ì

LUT__27713^ í

LUT__27715U ç

LUT__27716X è

LUT__27718p è

LUT__27719e ì

LUT__27721d å

LUT__27722^ å

LUT__27724p ä

LUT__27725l ç

LUT__27727_ í

LUT__27728_ ì

LUT__27730g ê

LUT__27731d ì

LUT__27742~ Q

LUT__27743v P

LUT__27744~ P

LUT__27746ç m

LUT__27747ë q

LUT__27748å q

LUT__27750â v

LUT__27751â u

LUT__27752â w

LUT__27754 s

LUT__27755Ä r

LUT__27756 r

LUT__27758ê o

LUT__27759ã r

LUT__27760ã s

LUT__27762ç ä

LUT__27763â ç

LUT__27764â å

LUT__27766è Ç

LUT__27767ã Ñ

LUT__27768à |

LUT__27770é u

LUT__27771é |

LUT__27772é v

LUT__27774ë t

LUT__27775à w

LUT__27776à x

LUT__27778é }

LUT__27779ã ~

LUT__27780ã }

LUT__27782Ü {

LUT__27783á z

LUT__27784Ü z

LUT__27786ç Ä

LUT__27787ç Å

LUT__27788Ü 

LUT__27790å É

LUT__27791å Ä

LUT__27792å 

LUT__27794Ü Ä

LUT__27795É Å

LUT__27796É Ä

LUT__27798Ü ê

LUT__27799 ë

LUT__27800 ê

LUT__27802à ç

LUT__27803á ë

LUT__27804à å

LUT__27806â Ü

LUT__27807Ü á

LUT__27808Ü Ü

LUT__27810r é

LUT__27811y î

LUT__27812| é

LUT__27814Ç î

LUT__27815~ ì

LUT__27816Ç ì

LUT__27818å â

LUT__27819å ã

LUT__27820å ä

LUT__27822É ì

LUT__27823É ó

LUT__27824É í

LUT__27826v ì

LUT__27827q ñ

LUT__27828z ì

LUT__27830~ ö

LUT__27831} ù

LUT__27832Ä ï

LUT__27834w ò

LUT__27835v ù

LUT__27836| ì

LUT__27838t ó

LUT__27839q ö

LUT__27840| ï

LUT__27842q ú

LUT__27843q ù

LUT__27844| í

LUT__27846y ö

LUT__27847x ó

LUT__27848} î

LUT__27850t ñ

LUT__27851t ö

LUT__27852z í

LUT__27891é M

LUT__27894á P

LUT__27897â Q

LUT__27900è Q

LUT__27903â N

LUT__27906é N

LUT__27909â S

LUT__27920a R

LUT__27922~ 2

LUT__27923~ 8

LUT__27925î 6

LUT__27936l ø

LUT__27938m º

LUT__27940l ≈

LUT__27942i ∆

LUT__27944i ¥

LUT__27946l π

LUT__27948m ∆

LUT__27980} 7

LUT__27981| 5

LUT__27982r I

LUT__27983~ :

LUT__27985 @

LUT__27986~ D

LUT__27988 ?

LUT__27994É N

LUT__27995à N

LUT__27996å Ñ

LUT__27997â z

LUT__27998ç |

LUT__27999ç 

LUT__28000á ~

LUT__28001é É

LUT__28002ç ~

LUT__28003Ü ~

LUT__28004É Ç

LUT__28005å Ü

LUT__28006ã É

LUT__28007Y ä

LUT__28008Y å

LUT__28009~ M

LUT__28011Ä G

LUT__28012 A

LUT__28014Ä F

LUT__28020r U

LUT__28021n Q

LUT__28022Z ]

LUT__28023X w

LUT__28024Z a

LUT__28025R °

LUT__28026Y ç

LUT__28027i ô

LUT__28028c p

LUT__28029Y y

LUT__28030Y r

LUT__28031T x

LUT__28032Y q

LUT__28033m {

LUT__28034b Ä

LUT__28035V |

LUT__28036Y 

LUT__28037Y }

LUT__28038U É

LUT__28039Y j

LUT__28040Y ã

LUT__28041X á

LUT__28042r V

LUT__28044y L

LUT__28046y K

LUT__28052à :

LUT__28054Ö :

LUT__28055á /

LUT__28056â 4

LUT__28057Ö 9

LUT__28058á @

LUT__28060É @

LUT__28066à E

LUT__28068Ö B

LUT__28069Ö I

LUT__28070â L

LUT__28072Ö G

LUT__28078Ü .

LUT__28080ë 5

LUT__28081ã 3

LUT__28083à 4

LUT__28089ã H

LUT__28090é K

LUT__28091å G

LUT__28093ã K

LUT__28094ã J

LUT__28096ã I

LUT__28102l ≤

LUT__28103m ∞

LUT__28104r ´

LUT__28105o ≤

LUT__28107n ≥

LUT__28108n ≤

LUT__28110n µ

LUT__28111¢ 

LUT__28117é :

LUT__28118é <

LUT__28119â ?

LUT__28120â =

LUT__28122å @

LUT__28123è >

LUT__28125è =

LUT__28132î 

LUT__28133î 

LUT__28134õ 

LUT__28135ù 

LUT__28136† 

LUT__28137° 

LUT__28138† 

LUT__28139£ 

LUT__28140¶ 

LUT__28141ù 

LUT__28142§ 

LUT__28143ù 

LUT__28144ï 

LUT__28145è 

LUT__28146è 

LUT__28147w {

LUT__28148| w

LUT__28149x v

LUT__28150| v

LUT__28151v é

LUT__28152v å

LUT__28153z Ö

LUT__28154v á

LUT__28155| Ñ

LUT__28156} Å

LUT__28157| Ä

LUT__28158é 

LUT__28159ç 

LUT__28161g |

LUT__28162g 

LUT__28163g y

LUT__28164k y

LUT__28165k í

LUT__28166h è

LUT__28167i à

LUT__28168k ë

LUT__28169i Ü

LUT__28170e Ü

LUT__28171k }

LUT__28172ç '

LUT__28173ç #

LUT__28174ï 

LUT__28175ó  

LUT__28176ö &

LUT__28177ò (

LUT__28178ò #

LUT__28179û (

LUT__28180ü "

LUT__28181£ #

LUT__28182ü  

LUT__28183ü $

LUT__28184ò $

LUT__28185ê %

LUT__28186ç "

LUT__28187ã *

LUT__28188à *

LUT__28189à '

LUT__28190â ]

LUT__28191à )

LUT__28193ã +

LUT__28194ç  

LUT__28195å 

LUT__28196è  

LUT__28197î 

LUT__28198í 

LUT__28200å -

LUT__28201} )

LUT__28202x s

LUT__28204è #

LUT__28205è 

LUT__28206Ö *

LUT__28209â /

LUT__28210á +

LUT__28211} y

LUT__28212è $

LUT__28214x q

LUT__28216ã -

LUT__28218ç 

LUT__28219è 

LUT__28221ê 

LUT__282233 

LUT__282245  

LUT__282258 

LUT__282268 '

LUT__28227< 

LUT__282288 

LUT__28229< !

LUT__28230. !

LUT__282319 "

LUT__282325 !

LUT__282333 

LUT__28234- 

LUT__282353 

LUT__282369 %

LUT__28237D 

LUT__28238E 

LUT__28239E 

LUT__28240> 

LUT__28241> 

LUT__28242> 

LUT__282435 

LUT__28244< 

LUT__28245: 

LUT__28246< 

LUT__28247/ 

LUT__28248* 

LUT__28249* 

LUT__28250B 

LUT__28251G 

LUT__28252B 

LUT__28253D 

LUT__28254D 

LUT__28255D 

LUT__28256< 

LUT__28257;  

LUT__28258; $

LUT__282594 $

LUT__282609 

LUT__282619 

LUT__28262/ $

LUT__28263. &

LUT__28264* &

LUT__28265/ &

LUT__28266< 

LUT__28267: 

LUT__282687 

LUT__28269/ #

LUT__282705 

LUT__282717  

LUT__282727 

LUT__282737 

LUT__282747 

LUT__282755 

LUT__282765 

LUT__28277: 

LUT__28278D 

LUT__28279D 

LUT__28280D 

LUT__28281: 

LUT__282828 

LUT__282832 "

LUT__282843 

LUT__282852 !

LUT__28286C $

LUT__28287C #

LUT__282887 !

LUT__282898 (

LUT__28290; #

LUT__282918 #

LUT__28292: #

LUT__282938 "

LUT__282945 &

LUT__28295C %

LUT__28296, %

LUT__282975 %

LUT__28298C (

LUT__28299: &

LUT__28300: %

LUT__283018 !

LUT__283028 

LUT__28303ë 

LUT__28305ï 

LUT__28306ê 	

LUT__28307å 	

LUT__28308î 

LUT__28309ñ 

LUT__28310å 

LUT__28311å 

LUT__28312è 

LUT__28314ê 

LUT__28315ë 

LUT__28317ñ 


LUT__28318ñ 	

LUT__28320ï 	

LUT__28322ñ 

LUT__28323í 

LUT__28324ê 

LUT__28325è 

LUT__28326ï 

LUT__28328ó 

LUT__28329ó 

LUT__28331î 


LUT__28332ö 


LUT__28334ö 	

LUT__28335ò 	

LUT__28337î 

LUT__28338ö 

LUT__28339ô 	

LUT__28340ö 

LUT__28342å 

LUT__28345q à

LUT__28346q á

LUT__28347q Ä

LUT__28348s é

LUT__28349s Ç

LUT__28350s r

LUT__28351t v

LUT__28352t y

LUT__28353s z

LUT__28354t Å

LUT__28355t }

LUT__28356s Å

LUT__28357s Ä

LUT__28358v Ä

LUT__28359t s

LUT__28360| p

LUT__28361} t

LUT__28362x w

LUT__28363z x

LUT__28364| x

LUT__28365z u

LUT__28366t z

LUT__28367v x

LUT__28368s {

LUT__28369w y

LUT__28370} w

LUT__28371} }

LUT__28372t è

LUT__28373s ã

LUT__28374n Ö

LUT__28375t ë

LUT__28376| P

LUT__28377t ê

LUT__28378s è

LUT__28379t ä

LUT__28380s ä

LUT__28381s Ö

LUT__28382o É

LUT__28383o Ç

LUT__28397p w

LUT__28398p o

LUT__28399g s

LUT__28400m s

LUT__28401l o

LUT__28402s k

LUT__28403i s

LUT__28404k r

LUT__28405j u

LUT__28406n r

LUT__28407p q

LUT__28408h p

LUT__28409b o

LUT__28410a p

LUT__28411h u

LUT__28412b z

LUT__28413^ v

LUT__28414d w

LUT__28415h x

LUT__28416b x

LUT__28417e z

LUT__28418d y

LUT__28419b |

LUT__28420g É

LUT__28421b 

LUT__28422e }

LUT__28423b Ç

LUT__28424e {

LUT__28425k {

LUT__28426k v

LUT__28427o p

LUT__28428j 8

LUT__28429k u

LUT__28433q é

LUT__28437} 

LUT__28438 }

LUT__28439| Å

LUT__28440| Ü

LUT__28441 

LUT__28442} Ñ

LUT__28443| à

LUT__28444 É

LUT__28445 á

LUT__28446 à

LUT__28447 Ö

LUT__28448z ä

LUT__28449z ã

LUT__28450} å

LUT__28451| ç

LUT__28452} â

LUT__28455 ç

LUT__28466e y

LUT__28467i v

LUT__28468j r

LUT__28469i r

LUT__28470k p

LUT__28471l p

LUT__28476j -

LUT__28477j ,

LUT__28478j /

LUT__28479i +

LUT__28480j +

LUT__28481j *

LUT__28482o (

LUT__28483n )

LUT__28484o *

LUT__28485g )

LUT__28486p *

LUT__28487k )

LUT__28488k '

LUT__28489k *

LUT__28490v 

LUT__28491v 

LUT__28492z 

LUT__28493v 

LUT__28494q 

LUT__28495b 

LUT__28496a 

LUT__28497a 

LUT__28498x 

LUT__28499| 

LUT__28500w 

LUT__28501y 


LUT__28502w 

LUT__28503} 

LUT__28504s 	

LUT__28505q 


LUT__28506] 7

LUT__28507] 6

LUT__28508\ 2

LUT__28509d 5

LUT__28510d 4

LUT__28514i q

LUT__28518d Ä

LUT__28519d Å

LUT__28520e Ç

LUT__28521b Ñ

LUT__28522d Ö

LUT__28523e á

LUT__28524e Ö

LUT__28525b ã

LUT__28526e ã

LUT__28527d á

LUT__28528d Ü

LUT__28529g ç

LUT__28530e ç

LUT__28531e é

LUT__28532d è

LUT__28533^ ê

LUT__28536h o

LUT__28547a 7

LUT__28548_ 7

LUT__28549[ 4

LUT__28550^ 0

LUT__28551^ /

LUT__28552^ .

LUT__28553t 

LUT__28554} 

LUT__28555~ 

LUT__28556w 

LUT__28557w !

LUT__28558j 

LUT__28559q %

LUT__28560m 

LUT__28561x 

LUT__28562y 

LUT__28563z 

LUT__28564w 

LUT__28565z 

LUT__28566z 

LUT__28567x 	

LUT__28568z 


LUT__28573S ?

LUT__28574S >

LUT__28575S =

LUT__28576S <

LUT__28577S ;

LUT__28578S :

LUT__28582b +

LUT__28586v -

LUT__28587] .

LUT__28588d .

LUT__28589_ 3

LUT__28590a %

LUT__28591[ /

LUT__28592Y <

LUT__28593v 2

LUT__28594a )

LUT__28595\ %

LUT__28596[ 8

LUT__28597\ /

LUT__28598\ $

LUT__28599[ '

LUT__28600X 3

LUT__28601T <

LUT__28604g 5

LUT__28615y <

LUT__28616y 5

LUT__28617z 6

LUT__28618y ;

LUT__28619t 9

LUT__28620w 8

LUT__28621y =

LUT__28622v <

LUT__28623s *

LUT__28624q 3

LUT__28625q 0

LUT__28626p 5

LUT__28627d /

LUT__28628d 6

LUT__28629p 6

LUT__28630p 9

LUT__28631~ $

LUT__28632y '

LUT__28633} (

LUT__28634w #

LUT__28635p 1

LUT__28636h ,

LUT__28637i 4

LUT__28638a 0

LUT__28639x )

LUT__28640s )

LUT__28641z $

LUT__28642z +

LUT__28643t 

LUT__28644w 

LUT__28645t 

LUT__28646z 

LUT__28647y 6

LUT__28648s ,

LUT__28649v "

LUT__28650x 3

LUT__28651w 4

LUT__28652k 7

LUT__28653h ;

LUT__28654s 7

LUT__28655a ,

LUT__28656] =

LUT__28657e :

LUT__28658d ;

LUT__28659e <

LUT__28660b <

LUT__28661b 8

LUT__28662_ 5

LUT__28663m "

LUT__28664k -

LUT__28665y &

LUT__28666} *

LUT__28667b 4

LUT__28668b -

LUT__28669b 3

LUT__28670j 3

LUT__28671q '

LUT__28672w &

LUT__28673r ,

LUT__28674| ,

LUT__28675q 

LUT__28676p 

LUT__28677n 

LUT__28678t 

LUT__28679w /

LUT__28680t .

LUT__28681x *

LUT__28682v '

LUT__28683k 0

LUT__28684q -

LUT__28685_ .

LUT__28686l 2

LUT__28687d *

LUT__28688a &

LUT__28689a :

LUT__28690e -

LUT__28691[ :

LUT__28692T 0

LUT__28693T *

LUT__28694T 5

LUT__28695N +

LUT__28696N *

LUT__28697O $

LUT__28698L +

LUT__28699D 

LUT__28700I %

LUT__28701I $

LUT__28702K %

LUT__28709T ,

LUT__28710P 5

LUT__28711P '

LUT__28712R =

LUT__28713P 4

LUT__287148 ,

LUT__287158 -

LUT__287164 .

LUT__287178 .

LUT__28718E 

LUT__28719= 

LUT__28720= '

LUT__28721E 

LUT__28722=  

LUT__28723= 

LUT__28724= 

LUT__28733V >

LUT__28739S /

LUT__28763Æ /

LUT__28764∞ 0

LUT__28765© .

LUT__28766™ -

LUT__28767® -

LUT__28768£ 1

LUT__28769° -

LUT__28770£ 2

LUT__28771® 8

LUT__28772® .

LUT__28773Ø 1

LUT__28774¢ /

LUT__28775® /

LUT__28776¨ /

LUT__28793© 1

LUT__28795¢ K

LUT__28796¢ J

LUT__28797¢ E

LUT__28798ü I

LUT__28799¢ I

LUT__28800£ F

LUT__28801£ G

LUT__28802™ H

LUT__28803© G

LUT__28804© I

LUT__28805® K

LUT__28806® J

LUT__28807î K

LUT__28808¨ G

LUT__28809° D

LUT__28810† B

LUT__28811õ B

LUT__28812° B

LUT__28841ö F

LUT__28847£ H

LUT__28875ò M

LUT__28876ò N

LUT__28877ô U

LUT__28878ô Z

LUT__28879ô Y

LUT__28880ô S

LUT__28881e 

LUT__28882e 

LUT__28883Y 

LUT__28886k 

LUT__28887k 

LUT__28889e 

LUT__28890d 

LUT__28892p  

LUT__28893p 


LUT__28895k 

LUT__28896h 

LUT__28898b 

LUT__28899[ 

LUT__28901p 

LUT__28902p 

LUT__28904d 

LUT__28905V 

LUT__28907^ 

LUT__28908U 

LUT__28910_ 

LUT__28911_ 

LUT__28913a 

LUT__28914b 

LUT__28916U 

LUT__28917O 

LUT__28919_ 

LUT__28920_ 

LUT__28922\ 

LUT__28923Y 

LUT__28925Y 

LUT__28926Y 

LUT__28931Y 

LUT__28933K 

LUT__28934o 

LUT__28935h 

LUT__28937n 

LUT__28938q 

LUT__28940m 

LUT__28941k 

LUT__28943h 

LUT__28944q 

LUT__28946p 

LUT__28947p 

LUT__28949m 

LUT__28950g 

LUT__28952l 

LUT__28953g 

LUT__28955d 

LUT__28956e 

LUT__28958^ 


LUT__28959b 

LUT__28961a 


LUT__28962d 

LUT__28964_ 

LUT__28965^ 

LUT__28967b 

LUT__28968\ 

LUT__28970a 	

LUT__28971[ 

LUT__28973X 

LUT__28974U 

LUT__28976Y 

LUT__28977[ 

LUT__28979c 

LUT__28981S 

LUT__28982^ 

LUT__29128® 

LUT__29129® 

LUT__29131Y 

LUT__29132P 

LUT__29135j 

LUT__29136g  

LUT__29138j 

LUT__29139k 

LUT__29146V P

LUT__29147T N

LUT__29149V O

LUT__29150O O

LUT__29152R P

LUT__29154N L

LUT__29156R R

LUT__29158R X

LUT__29160N Q

LUT__29162M X

LUT__29164M [

LUT__29166O \

LUT__29168] X

LUT__29170T Y

LUT__29172M \

LUT__29174T [

LUT__29180P Z

LUT__29181T U

LUT__29182T T

LUT__29183P T

LUT__29184M Q

LUT__29185V L

LUT__29188Ç E

LUT__29189 H

LUT__29190 E

LUT__29191 D

LUT__29193. 

LUT__29194. 

LUT__29196[ 

LUT__29197^ 

LUT__29203z Y

LUT__29204z Z

LUT__29205 V

LUT__29206 U

LUT__29207z ^

LUT__29208w a

LUT__29209} c

LUT__29210y e

LUT__29211y d

LUT__29212y c

LUT__29213z _

LUT__29214s `

LUT__29215s T

LUT__29216x ]

LUT__29217x \

LUT__29218s _

LUT__29219m _

LUT__29220g ^

LUT__29221q ^

LUT__29222q ]

LUT__29223m ^

LUT__29224s ^

LUT__29225o Y

LUT__29226o a

LUT__29227p a

LUT__29228p `

LUT__29229o `

LUT__29230Ç `

LUT__29231y _

LUT__29232y ]

LUT__29233y \

LUT__29234y [

LUT__29235s [

LUT__29236r d

LUT__29237r b

LUT__29238p d

LUT__29239p c

LUT__29240r c

LUT__29241 \

LUT__29242 [

LUT__29243Ä _

LUT__29244Ä ^

LUT__29245 `

LUT__29246w `

LUT__29247s Z

LUT__29248g i

LUT__29249e m

LUT__29250k j

LUT__29251k i

LUT__29252k h

LUT__29253n k

LUT__29254t i

LUT__29255t m

LUT__29256t l

LUT__29257t h

LUT__29258o h

LUT__29259k e

LUT__29260s j

LUT__29261q g

LUT__29262q f

LUT__29263q e

LUT__29264h _

LUT__29265h e

LUT__29266h h

LUT__29267h g

LUT__29268h f

LUT__29269s f

LUT__29270z l

LUT__29271w e

LUT__29272| m

LUT__29273x m

LUT__29274x l

LUT__29275y k

LUT__29276z f

LUT__29277 m

LUT__29278 l

LUT__29279 k

LUT__29280x k

LUT__29281} i

LUT__29282 a

LUT__29283 f

LUT__29284 e

LUT__29285 d

LUT__29286Ä j

LUT__29287Ç f

LUT__29288Ç i

LUT__29289Ç j

LUT__29290Ç e

LUT__29291Ç d

LUT__29292s c

LUT__29293s Y

LUT__29294h W

LUT__29295i X

LUT__29296g Y

LUT__29297g X

LUT__29298g W

LUT__29299m O

LUT__29300t ^

LUT__29301t T

LUT__29302x Y

LUT__29303x X

LUT__29304t S

LUT__29305 Y

LUT__29306y U

LUT__29307| S

LUT__29308| T

LUT__29309y V

LUT__29310y W

LUT__29311x a

LUT__29312| `

LUT__29313s d

LUT__29314x d

LUT__29315x `

LUT__29316m \

LUT__29317g _

LUT__29318k ^

LUT__29319k ]

LUT__29320k \

LUT__29321r \

LUT__29322q Y

LUT__29323n a

LUT__29324r ]

LUT__29325n ]

LUT__29326q X

LUT__29327Ä W

LUT__29328 W

LUT__29329Ç Z

LUT__29330Ç Y

LUT__29331| W

LUT__29332q W

LUT__29333q k

LUT__29334s i

LUT__29335r m

LUT__29336r l

LUT__29337r i

LUT__29338Ç ]

LUT__29339Å _

LUT__29340| Y

LUT__29341| Z

LUT__29342| [

LUT__29343r X

LUT__29344r W

LUT__29345n b

LUT__29346k b

LUT__29347t e

LUT__29348t c

LUT__29349t b

LUT__29350i `

LUT__29351n i

LUT__29352o g

LUT__29353o f

LUT__29354i a

LUT__29355i b

LUT__29356Ä i

LUT__29357Ä a

LUT__29358| b

LUT__29359| c

LUT__29360| d

LUT__29361| j

LUT__29362Ä h

LUT__29363É g

LUT__29364É h

LUT__29365| h

LUT__29366| g

LUT__29367d b

LUT__29368c e

LUT__29369i h

LUT__29370i g

LUT__29371i f

LUT__29372x h

LUT__29373z g

LUT__29374Å h

LUT__29375Å g

LUT__29376x g

LUT__29377x f

LUT__29378c l

LUT__29379e k

LUT__29380g k

LUT__29381g j

LUT__29382e j

LUT__29383z i

LUT__29384w g

LUT__29385y m

LUT__29386y l

LUT__29387w f

LUT__29388r j

LUT__29389x b

LUT__29390s S

LUT__29391h T

LUT__29392g S

LUT__29393g R

LUT__29394e Z

LUT__29395d [

LUT__29396e V

LUT__29397e U

LUT__29398e T

LUT__29399j F

LUT__29400l F

LUT__29401j P

LUT__29402] H

LUT__29403] G

LUT__29404] F

LUT__29405j O

LUT__29406j N

LUT__29407j E

LUT__29408^ d

LUT__29409] e

LUT__29410O q

LUT__29411X p

LUT__29412] d

LUT__29413j D

LUT__29414l G

LUT__29415j C

LUT__29416± I

LUT__29417± H

LUT__29418± M

LUT__29419Æ R

LUT__29420Æ Q

LUT__29421Æ K

LUT__29422ï K

LUT__29423m L

LUT__29424m M

LUT__29425l N

LUT__29427j =

LUT__29429q F

LUT__29430o E

LUT__29431m F

LUT__29432h C

LUT__29434j B

LUT__29435j A

LUT__29436n E

LUT__29438l E

LUT__29440o D

LUT__29441e ]

LUT__29442e \

LUT__29443k Q

LUT__29445n V

LUT__29446¶ 8

LUT__29447° :

LUT__29448ù k

LUT__29449ù h

LUT__29450ù g

LUT__29451∞ F

LUT__29452ô b

LUT__29454i [

LUT__29455i Z

LUT__29456n Z

LUT__29457∞ E

LUT__29458≤ X

LUT__29459≤ U

LUT__29460Ø `

LUT__29461Ø _

LUT__29462≤ Z

LUT__29463µ W

LUT__29464g E

LUT__29467m H

LUT__29468s H

LUT__29470m E

LUT__29471m J

LUT__29476≤ I

LUT__29477≤ H

LUT__29478≠ N

LUT__29479≠ M

LUT__29480≠ L

LUT__29484â l

LUT__29485ã b

LUT__29486ã a

LUT__29488á W

LUT__29513[ 

LUT__29514[ 

LUT__29516h J

LUT__29517h R

LUT__29518i S

LUT__29519i R

LUT__29520i Q

LUT__29521i J

LUT__29522h O

LUT__29523h N

LUT__29524i K

LUT__29525e E

LUT__29526i L

LUT__29527q I

LUT__29529r Q

LUT__29530s G

LUT__29531n H

LUT__29532h I

LUT__29533t H

LUT__29534k H

LUT__29535k G

LUT__29536k F

LUT__29537p J

LUT__29539i P

LUT__29540z K

LUT__29541v T

LUT__29542n K

LUT__29543n M

LUT__29544r L

LUT__29546z J

LUT__29547~ H

LUT__29548m D

LUT__29549m I

LUT__29550n G

LUT__29551y J

LUT__29552j J

LUT__29553j I

LUT__29555r K

LUT__29556r P

LUT__29557q E

LUT__29558z F

LUT__29559q D

LUT__29560s P

LUT__29561| F

LUT__29563} G

LUT__29564h H

LUT__29565h G

LUT__29567m C

LUT__29568y E

LUT__29569o C

LUT__29570o B

LUT__29571s B

LUT__29572w F

LUT__29574z G

LUT__29575s K

LUT__29576y D

LUT__29583k Z

LUT__29584k U

LUT__29585k T

LUT__29587k W

LUT__29588o V

LUT__29589o S

LUT__29591h \

LUT__29592h [

LUT__29594t [

LUT__29595t R

LUT__29596t Z

LUT__29598j Y

LUT__29599k Y

LUT__29601l T

LUT__29602l S

LUT__29620s V

LUT__29621p X

LUT__29622p \

LUT__29623q _

LUT__29624t W

LUT__29625p U

LUT__29626o [

LUT__29706à o

LUT__29707} \

LUT__29708à T

LUT__29710Ö m

LUT__29711m m

LUT__29712Ö b

LUT__29714É q

LUT__29715å b

LUT__29716å a

LUT__29718w s

LUT__29719~ S

LUT__29720â X

LUT__29722Ü n

LUT__29723} S

LUT__29724â [

LUT__29726z q

LUT__29727e a

LUT__29728Ç a

LUT__29730v p

LUT__29731á r

LUT__29732ó c

LUT__29734w S

LUT__29735z Q

LUT__29736ï T

LUT__29738ï f

LUT__29739É p

LUT__29740ñ \

LUT__29742å j

LUT__29744o l

LUT__29746ç \

LUT__29748ê g

LUT__29750v _

LUT__29752á ]

LUT__29756g K

LUT__29759X o

LUT__29760J l

LUT__29763J q

LUT__29767N p

LUT__29768N o

LUT__29769Y d

LUT__29772Y e

LUT__29774_ i

LUT__29777^ g

LUT__29780^ b

LUT__29801° 

LUT__29802ó 

LUT__29805£ 

LUT__29809ç 

LUT__29810í 

LUT__29812ë  

LUT__29814ç !

LUT__29815ê 

LUT__29817å !

LUT__29818Ç )

LUT__29819â )

LUT__29820â (

LUT__29835h Ç

LUT__29887ô )

LUT__29889û ,

LUT__29892¢ (

LUT__29894† &

LUT__29897£ !

LUT__29900† "

LUT__29901† !

LUT__29903§ !

LUT__29906¶ #

LUT__29908†  

LUT__29910ù #

LUT__29913ô 

LUT__29916ï 

LUT__29918ï "

LUT__29920ô "

LUT__29921ô  

LUT__29924î "

LUT__29925ô !

LUT__29928ó !

LUT__29929õ #

LUT__29932õ &

LUT__29934ö %

LUT__29937õ (

LUT__29939ò *

LUT__29943ü 

LUT__29945† 

LUT__29948¶ 

LUT__29950§ 

LUT__29953ü 

LUT__29955û 

LUT__29958ò 

LUT__29960ù 

LUT__29963£ 

LUT__29965£ 

LUT__29968£ 

LUT__29971õ 

LUT__29973õ 

LUT__29974ù 

LUT__29977õ 

LUT__29979ü 

LUT__29981† 

LUT__29984† 

LUT__29986ü 

LUT__29988° 

LUT__29991§ 

LUT__29995ç 

LUT__29997í 

LUT__29998å 

LUT__30000ë 

LUT__30010ò 


LUT__30011ò 

LUT__30013ô 

LUT__30014ô 

LUT__30016ô 

LUT__30018õ 

LUT__30019ù 

LUT__30021û 

LUT__30023è 

LUT__30025å 

LUT__30026é 

LUT__30044c G

LUT__30045r B

LUT__30046v ?

LUT__30049v =

LUT__30051P ∞

LUT__30052P Ø

LUT__30053P ±

LUT__30054P ∂

LUT__30055P ∑

LUT__30056X ß

LUT__30057U ß

LUT__30058R ´

LUT__30059R ¨

LUT__30060R ¶

LUT__30061U •

LUT__30062S û

LUT__30063U ¶

LUT__30064U ∑

LUT__30065V ∑

LUT__30073@ ∂

LUT__30074A ª

LUT__30075A ∫

LUT__30076E º

LUT__30077D æ

LUT__30078D º

LUT__30079K ∑

LUT__30080D ´

LUT__30081I ≤

LUT__30082I ∑

LUT__30083I ∂

LUT__30085O Æ

LUT__30086O Ø

LUT__30087M ¥

LUT__30088R ¥

LUT__30089R µ

LUT__30090R ∑

LUT__30091O ≤

LUT__30092O ¥

LUT__30093O ∏

LUT__30095O ∑

LUT__30096O µ

LUT__30098P ¥

LUT__30103I Ø

LUT__30104G ∑

LUT__301079 ∏

LUT__30108A ∂

LUT__30110A π

LUT__30111A ∏

LUT__30112> ª

LUT__30119J ∞

LUT__30120K ≥

LUT__30121K ≤

LUT__30124L Æ

LUT__30125J ±

LUT__30127G ∞

LUT__30128B Æ

LUT__30130G ≤

LUT__30131G ≥

LUT__30132G Æ

LUT__30133; ≠

LUT__30135F Ø

LUT__30136F ∞

LUT__30137F µ

LUT__30138E Ø

LUT__30139E Æ

LUT__30141G Ø

LUT__30142D ¥

LUT__30144I ≠

LUT__30145F ≠

LUT__30147E ≤

LUT__30148D ≤

LUT__30150R ß

LUT__30151R ®

LUT__30152A Æ

LUT__30153A ∞

LUT__30154@ Ø

LUT__30155B Ø

LUT__30156A Ø

LUT__30158I ≥

LUT__30167> ∂

LUT__301697 π

LUT__30171= ∑

LUT__30176: µ

LUT__301798 ¥

LUT__30181> ∏

LUT__301837 ∂

LUT__301859 ∑

LUT__30187= µ

LUT__301907 µ

LUT__30192= ¥

LUT__30194: ¥

LUT__30203C ´

LUT__30205= ∞

LUT__30207< ±

LUT__30209= ±

LUT__30211@ ±

LUT__30213< ≠

LUT__302175 é

LUT__302185 ë

LUT__302194 ì

LUT__302205 ê

LUT__302213 é

LUT__302221 í

LUT__302239 ê

LUT__302243 ï

LUT__302253 í

LUT__302263 ë

LUT__30227/ í

LUT__30228/ ë

LUT__302295 î

LUT__302303 ì

LUT__302328 ë

LUT__302337 í

LUT__302347 î

LUT__302357 ï

LUT__302369 ë

LUT__30237; ê

LUT__30238< ë

LUT__30239> ñ

LUT__30240; ï

LUT__302418 ì

LUT__302428 í

LUT__30243: í

LUT__30244; í

LUT__30245@ ó

LUT__30246: ñ

LUT__302477 ô

LUT__30248; ñ

LUT__302497 õ

LUT__30250U ô

LUT__30251U ö

LUT__30252; ó

LUT__302537 ö

LUT__30254: ò

LUT__30255: ö

LUT__30256: ô

LUT__302579 õ

LUT__302589 ú

LUT__302599 ö

LUT__302608 ñ

LUT__302618 ò

LUT__302628 ó

LUT__302638 ˇ

LUT__30264; Ü

LUT__302657 Ç

LUT__30266; Å

LUT__30267; É

LUT__302688 É

LUT__302699 Ç

LUT__302709 Å

LUT__302718 Ç

LUT__30272< É

LUT__30273: Å

LUT__30274: ˇ

LUT__30275: Ä

LUT__302769 Ä

LUT__302779 Ü

LUT__302788 Ñ

LUT__30279: Ç

LUT__30280: Ñ

LUT__30281: á

LUT__30282: Ö

LUT__302838 â

LUT__302847 Ñ

LUT__302857 É

LUT__302868 à

LUT__302877 à

LUT__302887 â

LUT__302895 á

LUT__302905 É

LUT__302914 Ü

LUT__302924 Ö

LUT__30293/ â

LUT__30294/ Ö

LUT__302954 ˇ

LUT__302963 É

LUT__302973 Ñ

LUT__30298/ Ñ

LUT__30299. ä

LUT__30300. Ñ

LUT__30301. â

LUT__30302/ á

LUT__30303- à

LUT__30304- á

LUT__30305. Ü

LUT__303061 Ö

LUT__30307. Ö

LUT__30308V Ü

LUT__30309U à

LUT__30310X à

LUT__30311U á

LUT__30312[ â

LUT__30313\ â

LUT__30314V á

LUT__30315X Ö

LUT__30316\ à

LUT__30317X á

LUT__30318] à

LUT__30319Y á

LUT__30320Z à

LUT__30321Z á

LUT__30322] á

LUT__30323\ á

LUT__30324Y ä

LUT__30325V â

LUT__30326V à

LUT__30327[ ä

LUT__30328Y ã

LUT__30329X å

LUT__30330V ä

LUT__30331X ç

LUT__30332Y è

LUT__30333V ã

LUT__30334X é

LUT__30335U é

LUT__30336U ç

LUT__30337T í

LUT__30338[ ê

LUT__30339X ó

LUT__30340[ ã

LUT__30341Z ä

LUT__30342_ é

LUT__30343[ é

LUT__30344T ë

LUT__30345T ì

LUT__30346Z î

LUT__30347Z ì

LUT__30348V ê

LUT__30349V ñ

LUT__30350V è

LUT__30351U ê

LUT__30352V ë

LUT__30353U ë

LUT__303548 º

LUT__30357¿ í

LUT__30359¿ ï

LUT__30361÷ °

LUT__30362÷ †

LUT__30363” ù

LUT__30364◊ ó

LUT__30366— ï

LUT__30367” ô

LUT__30368” ò

LUT__30369” î

LUT__30370‘ í

LUT__30371‘ õ

LUT__30372‘ ò

LUT__30373÷ é

LUT__30374” í

LUT__30375” ì

LUT__30376’ è

LUT__30377Ã ï

LUT__30378Õ ô

LUT__30379Õ ï

LUT__30380‘ ù

LUT__30381— õ

LUT__30382– ï

LUT__30383– î

LUT__30384Õ î

LUT__30385‘ î

LUT__30387— í

LUT__30388Ã ñ

LUT__30389Õ õ

LUT__30390Ã ô

LUT__30391— ó

LUT__30392’ ê

LUT__30393— ê

LUT__30394— ë

LUT__30395œ è

LUT__30396” é

LUT__30397— ñ

LUT__30398” è

LUT__30399’ ï

LUT__30400‘ é

LUT__30401– é

LUT__30402’ ë

LUT__30403÷ ò

LUT__30404÷ ó

LUT__30405÷ ñ

LUT__30407Ã ê

LUT__30408  ì

LUT__30410À ì

LUT__30411÷ í

LUT__30412÷ ë

LUT__30413÷ ê

LUT__30415’ ó

LUT__30416œ í

LUT__30417œ ë

LUT__30420  ç

LUT__30421À å

LUT__30423Õ ˜

LUT__30425◊ ñ

LUT__30426◊ ï

LUT__30427◊ è

LUT__30428œ ï

LUT__30429◊ ë

LUT__30430◊ ê

LUT__30431’ ñ

LUT__30432œ ñ

LUT__30433— ö

LUT__30454« ‡

LUT__30455∆ ‹

LUT__30456¿ ›

LUT__30457¿ ·

LUT__30458ƒ ⁄

LUT__30459¬ “

LUT__30460¿ ÿ

LUT__30461¬ ‡

LUT__30463¿ …

LUT__30464æ Õ

LUT__30465æ  

LUT__30466¬ ¡

LUT__30467æ …

LUT__30468¡ À

LUT__30469¿  

LUT__30471¡  

LUT__30472« ›

LUT__30473« ◊

LUT__30474∆ ﬁ

LUT__30475∆ ›

LUT__30476  ⁄

LUT__30477« ’

LUT__30478« ÷

LUT__30479À ‘

LUT__30480À ÿ

LUT__30481¡ ‘

LUT__30482≈ ›

LUT__30483» ⁄

LUT__30484» Ÿ

LUT__30485» ”

LUT__30486º ‹

LUT__30487Ω ‹

LUT__30488≈ ‹

LUT__30489ƒ €

LUT__30490» €

LUT__30491» ’

LUT__30492¬ €

LUT__30493À ﬁ

LUT__30494≈ Ÿ

LUT__30495» –

LUT__30496≈ ‘

LUT__30497¡ ◊

LUT__30498º ÿ

LUT__30499æ ◊

LUT__30500º ◊

LUT__30501« ·

LUT__30502« ‹

LUT__30503» ‘

LUT__30505ƒ ”

LUT__30506∆ ÿ

LUT__30507∆ ◊

LUT__30508∆ ÷

LUT__30510≈ ≈

LUT__30511o ?

LUT__30512m @

LUT__30513k =

LUT__30514d @

LUT__30515k ;

LUT__30516d =

LUT__30517^ >

LUT__30518k D

LUT__30519e >

LUT__30520ø ‹

LUT__30521º Ÿ

LUT__30522ø ”

LUT__30523º ‘

LUT__30525Ω Ÿ

LUT__30526ª ◊

LUT__30527æ ”

LUT__30528æ “

LUT__30530æ ÷

LUT__30531æ €

LUT__30532ø ‘

LUT__30533Ω ‘

LUT__30535Ω ’

LUT__30536æ ⁄

LUT__30537ƒ ÷

LUT__30538æ —

LUT__30540Ω ”

LUT__30541ø Ÿ

LUT__30542ƒ ÿ

LUT__30543ø ÿ

LUT__30545ø ’

LUT__30546ª ÷

LUT__30547¡ ’

LUT__30548¡ ÷

LUT__30550¬ ÿ

LUT__30551ª ÿ

LUT__30552≈ ◊

LUT__30553¡ “

LUT__30556≥ ›

LUT__30557≥ ﬂ

LUT__30558± „

LUT__30559≥ ﬁ

LUT__30560∂ ⁄

LUT__30561µ ÿ

LUT__30562∑ ÿ

LUT__30563∑ ◊

LUT__30564µ €

LUT__30565ƒ ¥

LUT__30566ƒ ∞

LUT__30567Ω ∞

LUT__30568µ ö

LUT__30569∏ ∆

LUT__30570∏ ¬

LUT__30571Ω ¿

LUT__30572∏ ¡

LUT__30573∑ ≠

LUT__30574ß Ö

LUT__30575Æ ã

LUT__30576Æ ï

LUT__30577ø ü

LUT__30578ø û

LUT__30579¿ ü

LUT__30580¿ õ

LUT__30581æ ú

LUT__30582æ õ

LUT__30583© à

LUT__30584ª ô

LUT__30585ª ò

LUT__30586≥ ê

LUT__30587∞ ì

LUT__30589∞ ã

LUT__30590µ ú

LUT__30591∞ å

LUT__30595∂ ù

LUT__30596Ø è

LUT__30597∏ ü

LUT__30599≥ ô

LUT__30600∏ ¶

LUT__30601π Æ

LUT__30602ß â

LUT__30604≥ õ

LUT__30605≥ û

LUT__30606¡ û

LUT__30607¡ ù

LUT__30609ƒ õ

LUT__30610ø õ

LUT__30611¡ ü

LUT__30612º £

LUT__30613∆ †

LUT__30614Ø û

LUT__30615™ å

LUT__30616Æ å

LUT__30617£ å

LUT__30618Ø ê

LUT__30619¶ ã

LUT__30620¶ é

LUT__30622∆ £

LUT__30623≈ ¢

LUT__30624ƒ °

LUT__30625≈ £

LUT__30626ø †

LUT__30627Ω £

LUT__30628¡ £

LUT__30629¿ ¢

LUT__30630Ω •

LUT__30631æ ü

LUT__30632ø £

LUT__30633¡ †

LUT__30634æ §

LUT__30635æ ¢

LUT__30636ƒ ù

LUT__30637¬ ¢

LUT__30638¿ °

LUT__30639º §

LUT__30640æ •

LUT__30641º û

LUT__30642Ω û

LUT__30643¡ §

LUT__30644¿ §

LUT__30645Ω †

LUT__30646ƒ ¢

LUT__30647ƒ •

LUT__30648¬ û

LUT__30649¬ ú

LUT__30650¬ °

LUT__30651ø •

LUT__30652º †

LUT__30653Æ ó

LUT__30655® á

LUT__30656∞ ó

LUT__30657∞ ò

LUT__30658± ú

LUT__30675¿ ±

LUT__30676¬ ´

LUT__30677¡ ∑

LUT__30678¡ ¿

LUT__30679¡ ∏

LUT__30680§ ã

LUT__30682£ é

LUT__30684§ ê

LUT__30686† è

LUT__30688£ ë

LUT__30690£ ç

LUT__30692§ ë

LUT__30694¶ â

LUT__30695¶ à

LUT__30696¶ Ü

LUT__30697õ Å

LUT__30699§ Ä

LUT__30701õ Ç

LUT__30703õ Ä

LUT__30705† Ñ

LUT__30707ü Ü

LUT__30709§ Ö

LUT__30711£ Ç

LUT__30713£ É

LUT__30714£ Ü

LUT__30715õ á

LUT__30717û Ü

LUT__30719ù Ö

LUT__30721ù â

LUT__30723û Ö

LUT__30725† á

LUT__30727§ ä

LUT__30729ü à

LUT__30731ß á

LUT__30732£ á

LUT__30733¶ Ñ

LUT__30734õ à

LUT__30736û É

LUT__30738ü ~

LUT__30740õ |

LUT__30742û |

LUT__30744ü Ç

LUT__30746¶ ~

LUT__30748û 

LUT__30750¶ Ç

LUT__30751® Ç

LUT__30752† ~

LUT__30754¢ É

LUT__30756† Å

LUT__30758£ 

LUT__30760ß }

LUT__30762© 

LUT__30764ß |

LUT__30766ß 

LUT__30768© Å

LUT__30769ß Å

LUT__30770Ø }

LUT__30772Ø Ä

LUT__30774© {

LUT__30776® }

LUT__30778¨ Å

LUT__30780≠ 

LUT__30782® |

LUT__30784™ ~

LUT__30786© Ñ

LUT__30787≠ Ñ

LUT__30788© Ö

LUT__30789Ø 

LUT__30791≤ Ö

LUT__30793± {

LUT__30795≠ Ç

LUT__30797∞ Å

LUT__30799≥ ~

LUT__30801± É

LUT__30803≥ |

LUT__30805™ à

LUT__30806≥ Ç

LUT__30815ª ê

LUT__30816ª è

LUT__30817∏ ê

LUT__30818º ò

LUT__30819µ ê

LUT__30820π ö

LUT__30821∏ å

LUT__30822µ è

LUT__30823º é

LUT__30824∑ ã

LUT__30825≥ í

LUT__30826± í

LUT__30827µ î

LUT__30828π ë

LUT__30829Ω é

LUT__30830ª ì

LUT__30831º è

LUT__30832Ω ì

LUT__30833π ç

LUT__30834π å

LUT__30835π ò

LUT__30836π í

LUT__30837∏ ë

LUT__30838æ ë

LUT__30839æ í

LUT__30840æ ó

LUT__30843∞ î

LUT__30844∏ î

LUT__30846µ ï

LUT__30847Ω ñ

LUT__30849≥ ë

LUT__30850∏ ñ

LUT__30852± î

LUT__30854µ ñ

LUT__30859∞ ë

LUT__30861ª ï

LUT__30865π ì

LUT__30869∏ ó

LUT__30873æ ñ

LUT__30874≥ ñ

LUT__30880¡ ƒ

LUT__30882± õ

LUT__30883ª õ

LUT__30884Ω Ø

LUT__30889≤ ≈

LUT__30890¨ ‘

LUT__30891¨ ”

LUT__30892¨ Ã

LUT__30893¨ À

LUT__30894Ø ¡

LUT__30895ë ì

LUT__30896í ë

LUT__30897ë è

LUT__30898ï ñ

LUT__30899ë í

LUT__30900ë é

LUT__30901ë î

LUT__30904‘ ®

LUT__30927µ ´

LUT__30928≤ •

LUT__30931è ñ

LUT__30932î ô

LUT__30933è ï

LUT__30934± ¬

LUT__30935≤ ß

LUT__30938≤ ™

LUT__30939µ £

LUT__30940∑ £

LUT__30941∑ ¢

LUT__30942∞ ≈

LUT__30943≤ ¿

LUT__30944µ ∞

LUT__30945µ °

LUT__30946∂ ¢

LUT__30947µ †

LUT__30948µ ¶

LUT__30950± §

LUT__30953≥ £

LUT__30956∑ †

LUT__30957≤ ¢

LUT__30958° °

LUT__30959± ü

LUT__30960≤ °

LUT__30961ß ≠

LUT__30962ß £

LUT__30963± °

LUT__30964≤ †

LUT__30965ß °

LUT__30969¶ Ω

LUT__30970Æ º

LUT__30971© Ω

LUT__30972¢ ∏

LUT__30974ã ©

LUT__30975Ö •

LUT__30976à ´

LUT__30977ë ®

LUT__30979£ Ø

LUT__30980§ ∞

LUT__30981£ ∑

LUT__30982¶ ∞

LUT__30984í Ø

LUT__30985ò ∞

LUT__30986é ™

LUT__30987í ©

LUT__30989ê Ω

LUT__30990í ª

LUT__30991å º

LUT__30992ï µ

LUT__30994â ü

LUT__30995Ö ¢

LUT__30996à õ

LUT__30997ë ö

LUT__30999≥ ±

LUT__31000∞ µ

LUT__31001∂ ≤

LUT__31002≤ ¨

LUT__31004Æ ¶

LUT__31005® §

LUT__31006® †

LUT__31007® õ

LUT__31009û ª

LUT__31010£ æ

LUT__31011© ¿

LUT__31012ö µ

LUT__31014ç ¶

LUT__31015Ü ¶

LUT__31016á ß

LUT__31017è ®

LUT__31019ô µ

LUT__31020ü ≤

LUT__31021ü ∞

LUT__31022û Æ

LUT__31024î ™

LUT__31025î ∞

LUT__31026ê ±

LUT__31027ï ∞

LUT__31029ã º

LUT__31030ç Ω

LUT__31031ë º

LUT__31032í ∑

LUT__31034à ú

LUT__31035Ü ù

LUT__31036á ô

LUT__31037í õ

LUT__31039µ ∂

LUT__31040≤ º

LUT__31041µ ∏

LUT__31042∞ ≤

LUT__31044£ ¢

LUT__31045≠ ®

LUT__31046ß ¢

LUT__31047≠ ü

LUT__31049¨ ∫

LUT__31050Æ ø

LUT__31051© º

LUT__31052≠ ∏

LUT__31054ã ù

LUT__31055Ö ´

LUT__31056ã £

LUT__31057è •

LUT__31059ù ¥

LUT__31060¢ ∑

LUT__31061ö ∑

LUT__31062ò ∂

LUT__31064ô £

LUT__31065ë ≠

LUT__31066ï ®

LUT__31067ô ©

LUT__31069ó π

LUT__31070í ø

LUT__31071ñ ∏

LUT__31072ë ∏

LUT__31074ã û

LUT__31075á ü

LUT__31076à ö

LUT__31077ê õ

LUT__31079Æ ≥

LUT__31080± ¥

LUT__31081∏ µ

LUT__31082≠ ¥

LUT__31084≠ £

LUT__31085¶ §

LUT__31086¶ û

LUT__31087¶ ü

LUT__31089Æ ∏

LUT__31090™ º

LUT__31091™ ¿

LUT__31092™ µ

LUT__31094è °

LUT__31095à ™

LUT__31096å •

LUT__31097í •

LUT__31099ß ≥

LUT__31100¶ ∏

LUT__31101£ ≥

LUT__31102¶ ¥

LUT__31104î ù

LUT__31105è ü

LUT__31106ï †

LUT__31107ñ ü

LUT__31109ê ∂

LUT__31110ã ∫

LUT__31111é π

LUT__31112ñ ∑

LUT__31114ç ú

LUT__31115ç ù

LUT__31116å õ

LUT__31117è û

LUT__31119Ø ©

LUT__31120≥ ≥

LUT__31121Æ ∞

LUT__31122Ø Æ

LUT__31124æ ´

LUT__31127≤ ´

LUT__31128∂ ø

LUT__31129≥ ¿

LUT__31131≥ Ø

LUT__31132≥ ¨

LUT__31136¨ §

LUT__31137¢ ™

LUT__31141† ƒ

LUT__31142ß √

LUT__31144Ç ≠

LUT__31145Ç •

LUT__31147§ ∑

LUT__31148õ æ

LUT__31150í ≥

LUT__31151è ≥

LUT__31153ã ¡

LUT__31154è æ

LUT__31156Ü ú

LUT__31157Ö ú

LUT__31159∂ ª

LUT__31160∂ ∫

LUT__31162© ≠

LUT__31163† ©

LUT__31165© »

LUT__31166¶ ∆

LUT__31168É ∞

LUT__31169 ±

LUT__31171§ ∫

LUT__31172§ ª

LUT__31174ç ´

LUT__31175ë ∞

LUT__31177è ¡

LUT__31178î »

LUT__31180Å ú

LUT__31181Å ¢

LUT__31183µ ¥

LUT__31184∞ ∫

LUT__31186ß ß

LUT__31188° ƒ

LUT__31196é Ø

LUT__31198å ƒ

LUT__31200á ú

LUT__31202∑ π

LUT__31204£ ß

LUT__31206®  

LUT__31208} ≥

LUT__31210§ ø

LUT__31218â ù

LUT__31220∞ π

LUT__31222û †

LUT__31224ü ≈

LUT__31226Ç £

LUT__31228ö ¿

LUT__31230è ™

LUT__31232é ¿

LUT__31234à ü

LUT__31236≤ ±

LUT__31238¢ ©

LUT__31240¢  

LUT__31242z §

LUT__31244û ∏

LUT__31246ë ¢

LUT__31248ï Ω

LUT__31250Ö †

LUT__31252Æ ∑

LUT__31256∞ ß

LUT__31257± √

LUT__31258ß ö

LUT__31259± ≠

LUT__31260™ ö

LUT__31261™ ò

LUT__31262Ø õ

LUT__31264Æ ú

LUT__31266™ õ

LUT__31267© õ

LUT__31268≠ ù

LUT__31269ß ´

LUT__31270¶ ò

LUT__31271≠ ô

LUT__31272£ ¶

LUT__31273® ú

LUT__31274© ô

LUT__31275¨ °

LUT__31276® ö

LUT__31277± ®

LUT__31279¨ ô

LUT__31284Æ ª

LUT__31285® æ

LUT__31286≠ Ω

LUT__31287® ¿

LUT__31289Ü °

LUT__31290Ç ©

LUT__31291 Æ

LUT__31292Ü ™

LUT__31294° ±

LUT__31295° ∂

LUT__31296§ µ

LUT__31297° ∫

LUT__31299í ±

LUT__31300ï ±

LUT__31301é Æ

LUT__31302ç ≤

LUT__31304é ª

LUT__31305ê √

LUT__31306ï ¬

LUT__31307è ¬

LUT__31309É ö

LUT__31310à °

LUT__31311É û

LUT__31312É õ

LUT__31314≤ µ

LUT__31315± ∏

LUT__31316≥ π

LUT__31317± ∂

LUT__31319¨ ß

LUT__31320® ®

LUT__31321≠ ¶

LUT__31322© ´

LUT__31324© «

LUT__31325¨ ƒ

LUT__31326¨ √

LUT__31327¨ ¡

LUT__31329á ™

LUT__31330| ®

LUT__31331} §

LUT__31332Ä ´

LUT__31334¢ ≥

LUT__31335¢ ¥

LUT__31336¢ Æ

LUT__31337£ ∂

LUT__31339è ¨

LUT__31340ç Æ

LUT__31341ë ¨

LUT__31342ê ≠

LUT__31344ñ æ

LUT__31345ë ø

LUT__31346ñ ∫

LUT__31347î ¿

LUT__31349Ä õ

LUT__31350Ö ô

LUT__31351Ä ô

LUT__31352Ö ö

LUT__31354± Ω

LUT__31355≤ Ω

LUT__31356± ∫

LUT__31357≤ ∑

LUT__31359¨ ©

LUT__31360µ Æ

LUT__31361™ §

LUT__31362® ©

LUT__31364™ »

LUT__31365™ ¡

LUT__31366ß ∆

LUT__31367ß ¡

LUT__31369z ≤

LUT__31370 ≠

LUT__31371Ç ¥

LUT__31372á ±

LUT__31374£ ¡

LUT__31375£ ∫

LUT__31376û º

LUT__31377° ¬

LUT__31379ñ £

LUT__31380ê ©

LUT__31381è §

LUT__31382ê §

LUT__31384ë √

LUT__31385ç ¿

LUT__31386ñ ø

LUT__31387é ø

LUT__31389Ç ù

LUT__31390Ü û

LUT__31391 ü

LUT__31392Ç ú

LUT__31394Ø ¥

LUT__31395≤ ≥

LUT__31396∞ Æ

LUT__31397± π

LUT__31399û §

LUT__31400¢ §

LUT__31401£ ù

LUT__31402ß ¶

LUT__31404® √

LUT__31405≠ ≈

LUT__31406ß …

LUT__31407® ƒ

LUT__31409Ö ≥

LUT__31410| ≥

LUT__31411Ç ≤

LUT__31412| ±

LUT__31414ü ¡

LUT__31415£ ¿

LUT__31416ù ∏

LUT__31417¢ º

LUT__31419í ´

LUT__31420è £

LUT__31421í £

LUT__31422í †

LUT__31424ë æ

LUT__31425é √

LUT__31426ó ƒ

LUT__31427ó ø

LUT__31429° ü

LUT__31430§ ü

LUT__31431† û

LUT__31432® °

LUT__31434¶ √

LUT__31435£ ≈

LUT__31436™ ∫

LUT__31437© ¬

LUT__31439z ±

LUT__31440É ≤

LUT__31441É ß

LUT__31442v ±

LUT__31444£ π

LUT__31445ü ø

LUT__31446§ æ

LUT__31447ü π

LUT__31449ë ≤

LUT__31450ï Ø

LUT__31451í ™

LUT__31452í ≤

LUT__31454í ¿

LUT__31455é ƒ

LUT__31456ç ƒ

LUT__31457å ø

LUT__31459Ö õ

LUT__31460Ç ô

LUT__31461ã ö

LUT__31462â ò

LUT__31464Ø ∑

LUT__31465≤ ª

LUT__31466∞ ∂

LUT__31467≥ º

LUT__31469£ û

LUT__31470™ •

LUT__31471ü ¶

LUT__31472£ •

LUT__31474Æ ƒ

LUT__31475™ ≈

LUT__31476© …

LUT__31477Æ ¬

LUT__31479Å ©

LUT__31480 ¶

LUT__31481w ≤

LUT__31482x ¥

LUT__31484¢ ø

LUT__31485¢ ¿

LUT__31486ö º

LUT__31487ù µ

LUT__31489ï õ

LUT__31490ë ù

LUT__31491ö ö

LUT__31492î ú

LUT__31494è ≈

LUT__31495ó ∫

LUT__31496ï ¡

LUT__31497í ƒ

LUT__31499¨ û

LUT__31500ù ò

LUT__31501© ü

LUT__31502© ù

LUT__31504® ∫

LUT__31505® ∂

LUT__31506¶ π

LUT__31507® ∏

LUT__31509ã ô

LUT__31510å ú

LUT__31511â ô

LUT__31512å ö

LUT__31514ß ∑

LUT__31515§ ±

LUT__31516™ Æ

LUT__31517ß Æ

LUT__31519ò ù

LUT__31520å ü

LUT__31521è ö

LUT__31522ö õ

LUT__31524± Ø

LUT__31525∞ ±

LUT__31526© ±

LUT__31527¨ ∂

LUT__31529ò Ñ

LUT__31530ó ã

LUT__31531ó Ü

LUT__31532ô å

LUT__31533ô ã

LUT__31534ó ê

LUT__31535ô ë

LUT__31536≠ ï

LUT__31537§ ≠

LUT__31538ô ò

LUT__31539ô ô

LUT__31541æ ≥

LUT__31542æ ≤

LUT__31543µ ≥

LUT__31545ó ≥

LUT__31546¢ ≤

LUT__31548ó •

LUT__31549ó û

LUT__31551ò ¶

LUT__31552ñ ¨

LUT__31554ó ´

LUT__31555ò †

LUT__31557û ¨

LUT__31558ñ ≤

LUT__31560û õ

LUT__31561ù ö

LUT__31563ô ±

LUT__31564ô ∞

LUT__31566ò °

LUT__31567ö û

LUT__31569ñ ¶

LUT__31570ó °

LUT__31572õ °

LUT__31573† ¶

LUT__31575ù ß

LUT__31576† ®

LUT__31578û ï

LUT__31579û ñ

LUT__31581û ß

LUT__31582ò ß

LUT__31584õ ô

LUT__31585† ô

LUT__31587ù ∞

LUT__31588ù Ø

LUT__31590ñ ö

LUT__31592™ ∞

LUT__31594ù ü

LUT__31595ô †

LUT__31597£ ™

LUT__31598® ∞

LUT__31600ò •

LUT__31601ò ñ

LUT__31603û ™

LUT__31604õ ≠

LUT__31606ô ù

LUT__31607û ú

LUT__31609ù ©

LUT__31610ñ ≥

LUT__31612ß û

LUT__31613¢ û

LUT__31615≠ ≤

LUT__31616¨ ≤

LUT__31618ó ó

LUT__31619ù ú

LUT__31621≠ ¢

LUT__31622¶ †

LUT__31624ü ò

LUT__31625û ù

LUT__31627õ û

LUT__31628¢ †

LUT__31630§ ó

LUT__31631¢ ó

LUT__31633ü ô

LUT__31634Æ †

LUT__31636† ò

LUT__31637µ ∫

LUT__31638± ¢

LUT__31639± £

LUT__31640≠ û

LUT__31664™ ™

LUT__31665† ¢

LUT__31666ë µ

LUT__31667° ®

LUT__31668° ´

LUT__31669† °

LUT__31670ò ≠

LUT__31671~ Ø

LUT__31672Å •

LUT__31673û ®

LUT__31674~ ´

LUT__31675~ ™

LUT__31676~ ∂

LUT__31677° §

LUT__31678° ß

LUT__31679å ¥

LUT__31680Ü ©

LUT__31681Ü Æ

LUT__31682å ≥

LUT__31683å ≤

LUT__31684å ´

LUT__31685§ ®

LUT__31686§ ß

LUT__31687ï ´

LUT__31688} ¨

LUT__31689} ¥

LUT__31690ï ¥

LUT__31691§ •

LUT__31692û ¢

LUT__31693ï ß

LUT__31694ù °

LUT__31695ù †

LUT__31696ï ¶

LUT__31697ë π

LUT__31698Æ ´

LUT__31699≤ ü

LUT__31700® À

LUT__31701ï ‘

LUT__31719≥ ø

LUT__31720± ƒ

LUT__31721µ ƒ

LUT__31723∞ ƒ

LUT__31724Ø ø

LUT__31725µ ≠

LUT__31726± ¨

LUT__31727Ø ≠

LUT__31728∞ √

LUT__31729Ø …

LUT__31730µ ø

LUT__31732≠ ∆

LUT__31733∑ …

LUT__31735≤ √

LUT__31736≥ ∆

LUT__31737Æ À

LUT__31738Æ  

LUT__31740≤ ƒ

LUT__31741¨ Œ

LUT__31742µ Ã

LUT__31743µ À

LUT__31745± Õ

LUT__31746∂ Ã

LUT__31747± Ã

LUT__31749™ Õ

LUT__31750∑ Œ

LUT__31751∑ Õ

LUT__31753¨ œ

LUT__31754∂ œ

LUT__31755∂ Œ

LUT__31757Æ –

LUT__31758∂ »

LUT__31759∂ «

LUT__31761™ –

LUT__31762µ œ

LUT__31763µ –

LUT__31765Æ “

LUT__31766µ —

LUT__31767Æ —

LUT__31769± ”

LUT__31770µ ”

LUT__31771± “

LUT__31773Æ ÷

LUT__31774∂ ‘

LUT__31775∂ ’

LUT__31777™ ◊

LUT__31778∑ ’

LUT__31779± ◊

LUT__31781∞ ÿ

LUT__31782µ ÷

LUT__31783∞ ◊

LUT__31785Æ Ÿ

LUT__31786≥ ÿ

LUT__31787Æ ÿ

LUT__31789î “

LUT__31800å Æ

LUT__31801å ≠

LUT__31802à ≥

LUT__31803à π

LUT__31804à ∏

LUT__31805à ≤

LUT__31806à ±

LUT__31807å ©

LUT__31808á Æ

LUT__31809w ©

LUT__31810 §

LUT__31811 £

LUT__31812w Æ

LUT__31813| ≤

LUT__31814å ¶

LUT__31815å ß

LUT__31816î ®

LUT__31817â Ø

LUT__31818â ©

LUT__31819â ®

LUT__31820Ö ∏

LUT__31821é §

LUT__31822à §

LUT__31823Ä ß

LUT__31824Ö ∞

LUT__31825Ö Ø

LUT__31826| ¨

LUT__31827| ≠

LUT__31828í ‘

LUT__31829õ π

LUT__31830ù Ω

LUT__31831ù ¡

LUT__31832§ ¬

LUT__31833§ √

LUT__31834ù √

LUT__31835ù ¬

LUT__31836ô Ω

LUT__31837ô º

LUT__31838ñ À

LUT__31839û »

LUT__31840û «

LUT__31841ñ  

LUT__31842ñ …

LUT__31843ß ≤

LUT__31844® ≠

LUT__31845® ¨

LUT__31846ß ±

LUT__31847ò ø

LUT__31848ò æ

LUT__31849ò ±

LUT__31850ß ∏

LUT__31851° ∏

LUT__31852õ  

LUT__31853ß ø

LUT__31854£ —

LUT__31855õ —

LUT__31856õ –

LUT__31857ò ¨

LUT__31858õ ≤

LUT__31859ò «

LUT__31860î «

LUT__31861î ∆

LUT__31862ò ∆

LUT__31863ò ≈

LUT__31864† Æ

LUT__31865† ≠

LUT__31866ò Ω

LUT__31867ß æ

LUT__31868† æ

LUT__31869† Ω

LUT__31870† º

LUT__31871§ ∂

LUT__31872õ ∫

LUT__31873ü Ã

LUT__31874ù …

LUT__31875ù »

LUT__31876ü Õ

LUT__31877ô Õ

LUT__31878† ±

LUT__31879† ≤

LUT__31880† ∫

LUT__31881§ «

LUT__31882§ ∆

LUT__31883† π

LUT__31884ß π

LUT__31885è ∞

LUT__31886è Ø

LUT__31887Å ∑

LUT__31888Ü ≠

LUT__31889Ü ∏

LUT__31890Ü ∑

LUT__31891Ü ∂

LUT__31892é ©

LUT__31893â ∞

LUT__31894â ≠

LUT__31895à ¨

LUT__31896à •

LUT__31897â ¨

LUT__31898á ¨

LUT__31899î ¢

LUT__31900î ¶

LUT__31901Ä ª

LUT__31902Å ∞

LUT__31903Å Ø

LUT__31904Ä Ø

LUT__31905} ´

LUT__31906õ ¢

LUT__31907õ £

LUT__31908ã ∏

LUT__31909á µ

LUT__31910á ¥

LUT__31911ã Æ

LUT__31912ã ≠

LUT__31913î ª

LUT__31914î º

LUT__31915ô ¡

LUT__31916† √

LUT__31917† ¬

LUT__31918ô ¬

LUT__31919£ ƒ

LUT__31920è π

LUT__31921è ∏

LUT__31922ñ ƒ

LUT__31923£ …

LUT__31924£ »

LUT__31925ñ √

LUT__31926ñ ¬

LUT__31927î ¥

LUT__31928î µ

LUT__31929° »

LUT__31930õ ∆

LUT__31931õ ≈

LUT__31932õ ƒ

LUT__31933¶ º

LUT__31934ò π

LUT__31935ò ∏

LUT__31936î Ã

LUT__31937ò Œ

LUT__31938ò Õ

LUT__31939ò Ã

LUT__31940£ Ã

LUT__31941â £

LUT__31942â ¢

LUT__31943â µ

LUT__31944à ®

LUT__31945Å ®

LUT__31946â ∂

LUT__31947â ∫

LUT__31948â §

LUT__31949â °

LUT__31950 µ

LUT__31951á ª

LUT__31952á ∫

LUT__31953Ç ª

LUT__31954Ç ∫

LUT__31955î °

LUT__31956î †

LUT__31957ë ß

LUT__31958ç °

LUT__31959ç †

LUT__31960ë ¶

LUT__31961ë ´

LUT__31962é °

LUT__31963é †

LUT__31964} ß

LUT__31965Ü §

LUT__31966Ü £

LUT__31967Ö ®

LUT__31968Ö Ω

LUT__31969û Ø

LUT__31970° Ø

LUT__31971ï …

LUT__31972¶ ¡

LUT__31973°  

LUT__31974ï  

LUT__31975ï À

LUT__31976° ¨

LUT__31977† µ

LUT__31978† Ã

LUT__31979ó Œ

LUT__31980ó œ

LUT__31981† À

LUT__31982†  

LUT__31983õ ¥

LUT__31984õ ≥

LUT__31985õ Ã

LUT__31986û √

LUT__31987ò √

LUT__31988õ À

LUT__31989ü Œ

LUT__31990£ ∞

LUT__31991† ∂

LUT__31992° º

LUT__31993û ¿

LUT__31994û ø

LUT__31995° Ω

LUT__31996ß Ã

LUT__31997ã ’

LUT__32019R ó

LUT__32020M √

LUT__32021U Œ

LUT__32022V µ

LUT__32025Z §

LUT__32040Y ¢

LUT__32041Y £

LUT__32042] ´

LUT__32043] ¨

LUT__32068M C

LUT__32069R E

LUT__32074Å 

LUT__32081n 

LUT__32082n 

LUT__32085Ö 

LUT__32209 

LUT__32211 

LUT__32213 

LUT__32215Ö 

LUT__32217á &

LUT__32219} "

LUT__32221Ä !

LUT__32230~ 

LUT__32232Ä 

LUT__32234Å 

LUT__32236É 

LUT__32238à !

LUT__32240Å $

LUT__32242Ö "

LUT__32245X Ö

LUT__32247\ E

LUT__32249| I

LUT__32250| E

LUT__32251p G

LUT__32252U J

LUT__32255s >

LUT__32256z A

LUT__32257v C

LUT__32258s =

LUT__32259i <

LUT__32260w 

LUT__32261z 

LUT__32262z 

LUT__32263z 

LUT__32264\ :

LUT__32265b 9

LUT__32266o 7

LUT__32267Z 3

LUT__32268k 9

LUT__32269d 9

LUT__32270\ 9

LUT__32272x G

LUT__32273Z F

LUT__32276U y

LUT__32278[ F

LUT__32281[ Y

LUT__32282T 2

LUT__32285U .

LUT__32288à ~

LUT__32289à Ç

LUT__32290à }

LUT__32291c a

LUT__32295c ^

LUT__32296c [

LUT__32297v 

LUT__32298v 

LUT__32299v  

LUT__32300v 

LUT__32303Y â

LUT__32304Y É

LUT__32314Y v

LUT__32316T u

LUT__32318V s

LUT__32320h {

LUT__32322e Ä

LUT__32324Y |

LUT__32326Y {

LUT__32328Y ~

LUT__32330V Ä

LUT__32339 .

LUT__32340 -

LUT__32341 &

LUT__32342 ,

LUT__32343} .

LUT__32344| +

LUT__32345z -

LUT__32346z .

LUT__32347g A

LUT__32357n ;

LUT__32388< C

LUT__32389< D

LUT__32390: =

LUT__32391: B

LUT__323929 A

LUT__32393: A

LUT__32394< E

LUT__32395A 7

LUT__32396@ 6

LUT__32397C C

LUT__32398C >

LUT__32399C ;

LUT__32400C :

LUT__32401A 8

LUT__32440â `

LUT__32441_ ˆ

LUT__32442b ˚

LUT__32443_ ˜

LUT__32444_ ˛

LUT__32446X Ä

LUT__32447Y Ç

LUT__32448X ˝

LUT__32449] Ç

LUT__32450Y Å

LUT__32451Y ˚

LUT__32452Y ˝

LUT__32453Z Å

LUT__32454X Ç

LUT__32456_ ˚

LUT__32457_ ¸

LUT__32458^ ˙

LUT__32459^ ˜

LUT__32461Z ¯

LUT__32462V Ä

LUT__32463V ˚

LUT__32464U ˛

LUT__32465] ˆ

LUT__32466] ˘

LUT__32467] Ä

LUT__32468] ˚

LUT__32469] ˙

LUT__32471V ˛

LUT__32472V ˇ

LUT__32474Y ˛

LUT__32475Z Ä

LUT__32501\ Ù

LUT__32502Y Û

LUT__32504N Í

LUT__32505N Î

LUT__32506O Í

LUT__32507O È

LUT__32508O Ó

LUT__32509O Î

LUT__32510V Ï

LUT__32511Z Ì

LUT__32512V Ú

LUT__32513V Ì

LUT__32514Z Ï

LUT__32515Z Î

LUT__32516V Î

LUT__32540Y ì

LUT__32542[ í

LUT__32543U ã

LUT__32545T à

LUT__32547Y â

LUT__32549Y à

LUT__32551^ å

LUT__32554^ â

LUT__32558/ à

LUT__325608 Ö

LUT__325633 Ç

LUT__325669 á

LUT__325699 É

LUT__325735 ì

LUT__325767 è

LUT__325793 ñ

LUT__325827 ì

LUT__32828Ÿ é

LUT__32829] É

LUT__32830∑ ≤

LUT__32831† ¢

LUT__32832æ °

LUT__32833Ö ù

LUT__32834Ω §

LUT__32835 ¢

LUT__32836 ∫

LUT__32837
 ß

LUT__32838
 ∫

LUT__32839 ±

LUT__32840- °

LUT__32841( £

LUT__32842, ∞

LUT__32843+ ¥

LUT__32844% ß

LUT__32846Ç F
AUX_ADD_CO__add_533/i16w 
2+AUX_ADD_CI__u_rgb2dvi/enc_2/sub_79/add_2/i28 ö
2+AUX_ADD_CI__u_rgb2dvi/enc_2/sub_52/add_2/i2< ï
2+AUX_ADD_CI__u_rgb2dvi/enc_2/sub_50/add_2/i2= ï
2+AUX_ADD_CO__u_rgb2dvi/enc_2/sub_50/add_2/i1> ï
2+AUX_ADD_CI__u_rgb2dvi/enc_2/sub_50/add_2/i1> ì
2+AUX_ADD_CI__u_rgb2dvi/enc_1/sub_79/add_2/i2- â
2+AUX_ADD_CI__u_rgb2dvi/enc_1/sub_52/add_2/i23 Ö
2+AUX_ADD_CI__u_rgb2dvi/enc_1/sub_50/add_2/i22 É
2+AUX_ADD_CO__u_rgb2dvi/enc_1/sub_50/add_2/i13 Å
2+AUX_ADD_CI__u_rgb2dvi/enc_1/sub_50/add_2/i13 ˇ
2+AUX_ADD_CI__u_rgb2dvi/enc_0/sub_79/add_2/i2X ë
2+AUX_ADD_CI__u_rgb2dvi/enc_0/sub_52/add_2/i2T å
2+AUX_ADD_CI__u_rgb2dvi/enc_0/sub_50/add_2/i2S å
2+AUX_ADD_CO__u_rgb2dvi/enc_0/sub_50/add_2/i1V é
2+AUX_ADD_CI__u_rgb2dvi/enc_0/sub_50/add_2/i1V å
d^AUX_ADD_CI__u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i1; ;
.(AUX_ADD_CI__u_axi4_ctrl/sub_122/add_2/i1R 0
d^AUX_ADD_CI__u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i1p :
d^AUX_ADD_CI__u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1t <
VNAUX_ADD_CI__u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i1á …
zrAUX_ADD_CI__mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i1î ç
e]AUX_ADD_CI__mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i1≥  
e]AUX_ADD_CI__mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i1Ø  
e]AUX_ADD_CI__mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i2≠ »
e]AUX_ADD_CI__mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i2∞ «
e]AUX_ADD_CO__mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i1± ¡
e]AUX_ADD_CI__mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i1± ø
*#AUX_ADD_CO__ori_bayer2rgb/add_32/i8Ä 
clk_lvds_1x~CLKOUT~1~48  0(
clk_sys~CLKOUT~1~304  ∞(
cmos_pclk~CLKOUT~4~1  (
cmos_pclk~CLKOUT~4~322 √(
cmos_pclk~CLKOUT~6~1  (
 cmos_pclk~CLKOUT~10~322
 √(
tac_clk~CLKOUT~11~1  (
tac_clk~CLKOUT~12~1  (
 cmos_pclk~CLKOUT~12~322 √(
twd_clk~CLKOUT~13~1  (
twd_clk~CLKOUT~14~1  (
clk_sys~CLKOUT~18~1  (
 cmos_pclk~CLKOUT~18~322 √(
tac_clk~CLKOUT~22~1  (
tac_clk~CLKOUT~23~1  (
twd_clk~CLKOUT~24~1  (
twd_clk~CLKOUT~25~1  (
$clk_pixel_10x~CLKOUT~27~322 √(
tac_clk~CLKOUT~30~1  (
tac_clk~CLKOUT~31~1  (
 clk_pixel~CLKOUT~31~322 √(
tdqss_clk~CLKOUT~32~1   (
tdqss_clk~CLKOUT~33~1!  (
"clk_lvds_7x~CLKOUT~35~322# √(
tac_clk~CLKOUT~38~1&  (
tac_clk~CLKOUT~39~1'  (
"clk_lvds_1x~CLKOUT~39~322' √(
twd_clk~CLKOUT~40~1(  (
twd_clk~CLKOUT~41~1)  (
tdqss_clk~CLKOUT~50~12  (
$clk_pixel_10x~CLKOUT~51~3223 √(
 clk_pixel~CLKOUT~55~3227 √(
$clk_pixel_10x~CLKOUT~59~322; √(
 clk_pixel~CLKOUT~63~322? √(
"clk_lvds_7x~CLKOUT~67~322C √(
"clk_lvds_1x~CLKOUT~71~322G √(
tdqss_clk~CLKOUT~73~1I  (
tdqss_clk~CLKOUT~74~1J  (
tac_clk~CLKOUT~82~1R  (
twd_clk~CLKOUT~83~1S  (
twd_clk~CLKOUT~84~1T  (
tac_clk~CLKOUT~92~1\  (
twd_clk~CLKOUT~94~1^  (
tdqss_clk~CLKOUT~95~1_  (
tdqss_clk~CLKOUT~123~1{  (
twd_clk~CLKOUT~131~1É  (
tdqss_clk~CLKOUT~132~1Ñ  (
tdqss_clk~CLKOUT~142~1é  (
tdqss_clk~CLKOUT~143~1è  (
tac_clk~CLKOUT~148~1î  (
tac_clk~CLKOUT~149~1ï  (
twd_clk~CLKOUT~150~1ñ  (
twd_clk~CLKOUT~151~1ó  (
$clk_lvds_7x~CLKOUT~151~322ó √(
$clk_lvds_1x~CLKOUT~155~322õ √(
tac_clk~CLKOUT~156~1ú  (
tac_clk~CLKOUT~157~1ù  (
twd_clk~CLKOUT~158~1û  (
twd_clk~CLKOUT~159~1ü  (
$clk_lvds_7x~CLKOUT~159~322ü √(
$clk_lvds_1x~CLKOUT~163~322£ √(
tac_clk~CLKOUT~164~1§  (
tac_clk~CLKOUT~165~1•  (
twd_clk~CLKOUT~166~1¶  (
twd_clk~CLKOUT~167~1ß  (
$clk_lvds_7x~CLKOUT~167~322ß √(
$clk_lvds_1x~CLKOUT~171~322´ √(
tac_clk~CLKOUT~172~1¨  (
tac_clk~CLKOUT~173~1≠  (
tdqss_clk~CLKOUT~174~1Æ  (
tdqss_clk~CLKOUT~175~1Ø  (
tac_clk~CLKOUT~188~1º  (
tac_clk~CLKOUT~189~1Ω  (
twd_clk~CLKOUT~190~1æ  (
twd_clk~CLKOUT~191~1ø  (
&clk_pixel_10x~CLKOUT~191~322ø √(
"clk_pixel~CLKOUT~195~322√ √(
"cmos_pclk~CLKOUT~197~322≈ √(
 clk_sys~CLKOUT~200~322» √(
clk_sys~CLKOUT~202~1   (
core_clk~CLKOUT~203~1À  (
 clk_27m~CLKOUT~209~322— √(
"cmos_pclk~CLKOUT~212~322‘ √(
"cmos_pclk~CLKOUT~214~322÷ √(
"cmos_pclk~CLKOUT~216~322ÿ √(
 tdqss_clk~CLKOUT~218~25€ (
 tdqss_clk~CLKOUT~218~26€ (
 tdqss_clk~CLKOUT~218~35€ #(
 tdqss_clk~CLKOUT~218~36€ $(
 tdqss_clk~CLKOUT~218~48€ 0(
 tdqss_clk~CLKOUT~218~49€ 1(
 tdqss_clk~CLKOUT~218~59€ ;(
 tdqss_clk~CLKOUT~218~60€ <(
 tdqss_clk~CLKOUT~218~70€ F(
 tdqss_clk~CLKOUT~218~71€ G(
 tdqss_clk~CLKOUT~218~94€ ^(
 tdqss_clk~CLKOUT~218~95€ _(
!tdqss_clk~CLKOUT~218~109€ m(
!tdqss_clk~CLKOUT~218~110€ n(
!tdqss_clk~CLKOUT~218~126€ ~(
!tdqss_clk~CLKOUT~218~127€ (
"tdqss_clk~CLKOUT~218~138€ ä(
"tdqss_clk~CLKOUT~218~139€ ã(
"tdqss_clk~CLKOUT~218~149€ ï(
"tdqss_clk~CLKOUT~218~150€ ñ(
%dsi_serclk_i~CLKOUT~218~171€ ´(
&dsi_byteclk_i~CLKOUT~218~175€ Ø(
%dsi_serclk_i~CLKOUT~218~183€ ∑(
&dsi_byteclk_i~CLKOUT~218~187€ ª(
%dsi_txcclk_i~CLKOUT~218~196€ ƒ(
&dsi_byteclk_i~CLKOUT~218~200€ »(
%dsi_serclk_i~CLKOUT~218~211€ ”(
&dsi_byteclk_i~CLKOUT~218~215€ ◊(
%dsi_serclk_i~CLKOUT~218~226€ ‚(
&dsi_byteclk_i~CLKOUT~218~230€ Ê(