
*** Running vivado
    with args -log project1_demo.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source project1_demo.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source project1_demo.tcl -notrace
Command: link_design -top project1_demo -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.184 ; gain = 0.000 ; free physical = 6566 ; free virtual = 11928
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB0[0]'. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB0[1]'. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB0[2]'. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1[0]'. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1[1]'. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1[2]'. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.srcs/constrs_1/new/project1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.184 ; gain = 0.000 ; free physical = 6480 ; free virtual = 11833
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2871.066 ; gain = 63.883 ; free physical = 6470 ; free virtual = 11823

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 153a79cbf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2871.066 ; gain = 0.000 ; free physical = 6132 ; free virtual = 11508

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153a79cbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3028.176 ; gain = 0.000 ; free physical = 5894 ; free virtual = 11272
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153a79cbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3028.176 ; gain = 0.000 ; free physical = 5891 ; free virtual = 11272
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c95c655d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3028.176 ; gain = 0.000 ; free physical = 5890 ; free virtual = 11271
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG p_1_in_BUFG_inst to drive 41 load(s) on clock net p_1_in_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1697fb3ca

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3028.176 ; gain = 0.000 ; free physical = 5890 ; free virtual = 11271
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1697fb3ca

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3028.176 ; gain = 0.000 ; free physical = 5890 ; free virtual = 11271
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1697fb3ca

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3028.176 ; gain = 0.000 ; free physical = 5890 ; free virtual = 11271
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.176 ; gain = 0.000 ; free physical = 5890 ; free virtual = 11271
Ending Logic Optimization Task | Checksum: 153d6460f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3028.176 ; gain = 0.000 ; free physical = 5890 ; free virtual = 11271

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 153d6460f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.176 ; gain = 0.000 ; free physical = 5890 ; free virtual = 11271

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 153d6460f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.176 ; gain = 0.000 ; free physical = 5890 ; free virtual = 11271

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.176 ; gain = 0.000 ; free physical = 5890 ; free virtual = 11271
Ending Netlist Obfuscation Task | Checksum: 153d6460f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.176 ; gain = 0.000 ; free physical = 5890 ; free virtual = 11271
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3028.176 ; gain = 220.992 ; free physical = 5890 ; free virtual = 11271
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 5884 ; free virtual = 11269
INFO: [Common 17-1381] The checkpoint '/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.runs/impl_1/project1_demo_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file project1_demo_drc_opted.rpt -pb project1_demo_drc_opted.pb -rpx project1_demo_drc_opted.rpx
Command: report_drc -file project1_demo_drc_opted.rpt -pb project1_demo_drc_opted.pb -rpx project1_demo_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.runs/impl_1/project1_demo_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5828 ; free virtual = 11215
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ccd4ab5d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5828 ; free virtual = 11215
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5828 ; free virtual = 11215

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ae316ce8

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5853 ; free virtual = 11244

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1244327de

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5851 ; free virtual = 11242

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1244327de

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5860 ; free virtual = 11241
Phase 1 Placer Initialization | Checksum: 1244327de

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5859 ; free virtual = 11241

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1244327de

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5858 ; free virtual = 11241

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1244327de

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5858 ; free virtual = 11241

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1244327de

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5858 ; free virtual = 11241

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 19e35b4d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5840 ; free virtual = 11219
Phase 2 Global Placement | Checksum: 19e35b4d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5840 ; free virtual = 11219

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19e35b4d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5840 ; free virtual = 11219

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d2e0cda9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5842 ; free virtual = 11221

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e1a54dc3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5843 ; free virtual = 11222

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e1a54dc3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5843 ; free virtual = 11222

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e3c5cad5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5840 ; free virtual = 11219

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e3c5cad5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5840 ; free virtual = 11219

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e3c5cad5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5840 ; free virtual = 11219
Phase 3 Detail Placement | Checksum: e3c5cad5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5840 ; free virtual = 11219

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: e3c5cad5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5841 ; free virtual = 11221

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e3c5cad5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5842 ; free virtual = 11222

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e3c5cad5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5842 ; free virtual = 11222
Phase 4.3 Placer Reporting | Checksum: e3c5cad5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5842 ; free virtual = 11222

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5842 ; free virtual = 11222

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5842 ; free virtual = 11222
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e3c5cad5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5842 ; free virtual = 11222
Ending Placer Task | Checksum: b9fc960a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5842 ; free virtual = 11222
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 11 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5855 ; free virtual = 11236
INFO: [Common 17-1381] The checkpoint '/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.runs/impl_1/project1_demo_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file project1_demo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5845 ; free virtual = 11226
INFO: [runtcl-4] Executing : report_utilization -file project1_demo_utilization_placed.rpt -pb project1_demo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file project1_demo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5853 ; free virtual = 11233
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 11 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5821 ; free virtual = 11202
INFO: [Common 17-1381] The checkpoint '/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.runs/impl_1/project1_demo_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8fbf927d ConstDB: 0 ShapeSum: 2a3d038d RouteDB: 0
Post Restoration Checksum: NetGraph: b8d3e756 NumContArr: a31d7e6e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 15bf165c4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5697 ; free virtual = 11098

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 15bf165c4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5664 ; free virtual = 11066

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15bf165c4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3273.762 ; gain = 0.000 ; free physical = 5664 ; free virtual = 11066
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 110
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 109
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: ce1cb387

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3289.391 ; gain = 15.629 ; free physical = 5668 ; free virtual = 11057

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: ce1cb387

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3289.391 ; gain = 15.629 ; free physical = 5668 ; free virtual = 11057
Phase 3 Initial Routing | Checksum: 12ecc7dc7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3321.406 ; gain = 47.645 ; free physical = 5669 ; free virtual = 11058

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 138805952

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3321.406 ; gain = 47.645 ; free physical = 5669 ; free virtual = 11058
Phase 4 Rip-up And Reroute | Checksum: 138805952

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3321.406 ; gain = 47.645 ; free physical = 5669 ; free virtual = 11058

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 138805952

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3321.406 ; gain = 47.645 ; free physical = 5669 ; free virtual = 11058

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 138805952

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3321.406 ; gain = 47.645 ; free physical = 5669 ; free virtual = 11058
Phase 6 Post Hold Fix | Checksum: 138805952

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3321.406 ; gain = 47.645 ; free physical = 5669 ; free virtual = 11058

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0906482 %
  Global Horizontal Routing Utilization  = 0.0227746 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 138805952

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3321.406 ; gain = 47.645 ; free physical = 5669 ; free virtual = 11058

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 138805952

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3321.406 ; gain = 47.645 ; free physical = 5667 ; free virtual = 11056

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 143509e61

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3369.430 ; gain = 95.668 ; free physical = 5668 ; free virtual = 11057
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3369.430 ; gain = 95.668 ; free physical = 5702 ; free virtual = 11092

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 11 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3369.430 ; gain = 95.668 ; free physical = 5702 ; free virtual = 11092
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3369.430 ; gain = 0.000 ; free physical = 5702 ; free virtual = 11091
INFO: [Common 17-1381] The checkpoint '/home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.runs/impl_1/project1_demo_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file project1_demo_drc_routed.rpt -pb project1_demo_drc_routed.pb -rpx project1_demo_drc_routed.rpx
Command: report_drc -file project1_demo_drc_routed.rpt -pb project1_demo_drc_routed.pb -rpx project1_demo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.runs/impl_1/project1_demo_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file project1_demo_methodology_drc_routed.rpt -pb project1_demo_methodology_drc_routed.pb -rpx project1_demo_methodology_drc_routed.rpx
Command: report_methodology -file project1_demo_methodology_drc_routed.rpt -pb project1_demo_methodology_drc_routed.pb -rpx project1_demo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/hd19094/project_1_Boolean_Board/project_1_Boolean_Board.runs/impl_1/project1_demo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file project1_demo_power_routed.rpt -pb project1_demo_power_summary_routed.pb -rpx project1_demo_power_routed.rpx
Command: report_power -file project1_demo_power_routed.rpt -pb project1_demo_power_summary_routed.pb -rpx project1_demo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file project1_demo_route_status.rpt -pb project1_demo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file project1_demo_timing_summary_routed.rpt -pb project1_demo_timing_summary_routed.pb -rpx project1_demo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file project1_demo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file project1_demo_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file project1_demo_bus_skew_routed.rpt -pb project1_demo_bus_skew_routed.pb -rpx project1_demo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 15:42:31 2022...
