module mux4to1_tb;
  reg d0,d1,d2,d3,s1,s0;
  wire y;
  integer i;
  mux4to1 mux4to1_tb(.d0(d0),.d1(d1),.d2(d2),.d3(d3),.s1(s1),.s0(s0),.y(y));
  initial begin
    s1=0;
    s0=0;
    d0=1'b0;
    d1=1'b1;
    d2=1'b0;
    d3=1'b1;
    $dumpfile("dump.vcd");
    $dumpvars(1,mux4to1_tb);

    for(i=0;i<4;i++)
      begin
        #5
        {s1,s0}=i;
      end

  end 
endmodule
