INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Learning_Vivado/comp_lab/comp_lab.sim/sim_1/synth/timing/xsim/gate4a_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gate4
INFO: [VRFC 10-311] analyzing module glbl
