Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/XIlinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b99f1459c2f5452c91af5f4f8e251888 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_1_behav xil_defaultlib.test_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/CPU_1.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'stall' [C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/CPU_1.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'stall' [C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/CPU_1.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'stall' [C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/CPU_1.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'stall' [C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/CPU_1.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/CPU_1.v:73]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
