/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] _00_;
  reg [13:0] _01_;
  reg [10:0] _02_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [19:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z | ~(celloutsig_0_1z);
  assign celloutsig_1_4z = celloutsig_1_3z | ~(celloutsig_1_1z);
  assign celloutsig_1_11z = celloutsig_1_6z[1] ^ celloutsig_1_7z;
  assign celloutsig_1_19z = celloutsig_1_11z ^ celloutsig_1_13z;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 14'h0000;
    else _01_ <= { celloutsig_1_6z[2], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_2z, _00_[8:5], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_11z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 11'h000;
    else _02_ <= celloutsig_0_8z[18:8];
  reg [3:0] _09_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _09_ <= 4'h0;
    else _09_ <= in_data[153:150];
  assign _00_[8:5] = _09_;
  assign celloutsig_0_1z = in_data[48:37] == { in_data[80:70], celloutsig_0_0z };
  assign celloutsig_0_7z = { in_data[43], celloutsig_0_1z, celloutsig_0_5z } >= { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_1z = { _00_[5], _00_[8:5] } >= { in_data[186], _00_[8:5] };
  assign celloutsig_0_0z = in_data[1] & ~(in_data[42]);
  assign celloutsig_1_13z = celloutsig_1_1z & ~(celloutsig_1_7z);
  assign celloutsig_1_18z = celloutsig_1_3z & ~(_01_[2]);
  assign celloutsig_0_5z = in_data[58] & ~(celloutsig_0_0z);
  assign celloutsig_0_8z = - { in_data[17:0], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_22z = - celloutsig_0_10z[5:2];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z } | { _00_[5], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_10z = { celloutsig_0_8z[8:3], celloutsig_0_0z, celloutsig_0_9z } | { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_3z = | { in_data[140:135], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_7z = | _00_[8:6];
  assign celloutsig_0_4z = | in_data[46:44];
  assign celloutsig_0_6z = | { celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_9z = | { celloutsig_0_8z[7:4], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_32z = | _02_[10:3];
  assign celloutsig_1_5z = ^ { in_data[103:101], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_8z = ^ in_data[174:151];
  assign celloutsig_0_2z = { in_data[19:17], celloutsig_0_1z } ~^ in_data[12:9];
  assign celloutsig_1_2z = ~((in_data[186] & celloutsig_1_1z) | in_data[152]);
  assign celloutsig_0_31z = ~((in_data[5] & celloutsig_0_22z[3]) | celloutsig_0_7z);
  assign { _00_[13:9], _00_[4:0] } = { celloutsig_1_6z[2], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_11z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
