$date
  Fri Sep 19 16:04:45 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_light $end
$var reg 1 ! clk $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & s $end
$scope module uut $end
$var reg 1 ' clk $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$var reg 1 * c $end
$var reg 1 + d $end
$var reg 1 , s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
0#
0$
0%
0&
1'
0(
0)
0*
0+
0,
#20000000
0!
1%
0'
1+
#40000000
1!
1$
0%
1'
1*
0+
#60000000
0!
1%
0'
1+
#80000000
1!
1#
0$
0%
1'
1)
0*
0+
#100000000
0!
1%
0'
1+
#120000000
1!
1$
0%
1'
1*
0+
#140000000
0!
1%
0'
1+
#160000000
1!
1"
0#
0$
0%
1'
1(
0)
0*
0+
#180000000
0!
1%
0'
1+
#200000000
1!
1$
0%
1&
1'
1*
0+
1,
#220000000
0!
1%
0'
1+
#240000000
1!
1#
0$
0%
1'
1)
0*
0+
#260000000
0!
1%
0'
1+
#280000000
1!
1$
0%
1'
1*
0+
#300000000
0!
1%
0'
1+
#320000000
