Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu Jan 11 18:33:15 2018
| Host             : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file Mandel_power_routed.rpt -pb Mandel_power_summary_routed.pb -rpx Mandel_power_routed.rpx
| Design           : Mandel
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.537        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.418        |
| Device Static (W)        | 0.119        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 78.8         |
| Junction Temperature (C) | 31.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.013 |        6 |       --- |             --- |
| Slice Logic    |     0.033 |     8231 |       --- |             --- |
|   LUT as Logic |     0.027 |     4126 |     53200 |            7.76 |
|   CARRY4       |     0.005 |      890 |     13300 |            6.69 |
|   Register     |    <0.001 |     2136 |    106400 |            2.01 |
|   F7/F8 Muxes  |    <0.001 |      129 |     53200 |            0.24 |
|   Others       |     0.000 |      427 |       --- |             --- |
| Signals        |     0.097 |    15802 |       --- |             --- |
| Block RAM      |     0.006 |    103.5 |       140 |           73.93 |
| MMCM           |     0.116 |        1 |         4 |           25.00 |
| DSPs           |     0.147 |      189 |       220 |           85.91 |
| I/O            |     0.005 |       17 |       200 |            8.50 |
| Static Power   |     0.119 |          |           |                 |
| Total          |     0.537 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.307 |       0.296 |      0.011 |
| Vccaux    |       1.800 |     0.076 |       0.065 |      0.011 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.000 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.019 |       0.000 |      0.019 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------+-----------------------------+-----------------+
| Clock               | Domain                      | Constraint (ns) |
+---------------------+-----------------------------+-----------------+
| GCLK                | GCLK                        |            10.0 |
| clk_out1_engine_pll | u2/inst/clk_out1_engine_pll |            11.1 |
| clk_out2_engine_pll | u2/inst/clk_out2_engine_pll |            36.9 |
| clkfbout_engine_pll | u2/inst/clkfbout_engine_pll |            50.0 |
+---------------------+-----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| Mandel                                         |     0.418 |
|   eng[0].e                                     |     0.029 |
|   eng[1].e                                     |     0.028 |
|   eng[2].e                                     |     0.029 |
|   eng[3].e                                     |     0.028 |
|   eng[4].e                                     |     0.029 |
|   eng[5].e                                     |     0.029 |
|   eng[6].e                                     |     0.028 |
|   eng[7].e                                     |     0.029 |
|   eng[8].e                                     |     0.029 |
|   u1                                           |     0.006 |
|     x_cntr                                     |    <0.001 |
|     y_cntr                                     |    <0.001 |
|   u2                                           |     0.116 |
|     inst                                       |     0.116 |
|   u3                                           |     0.012 |
|   vpg                                          |     0.012 |
|     img_data_inst                              |     0.010 |
|       U0                                       |     0.010 |
|         inst_blk_mem_gen                       |     0.010 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.010 |
|             valid.cstr                         |     0.010 |
|               has_mux_b.B                      |     0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[15].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[16].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[17].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[18].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[19].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[20].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[21].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[22].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[23].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[24].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[25].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[26].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[27].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[28].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[29].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[2].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[30].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[31].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[32].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[33].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[34].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[35].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[36].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[37].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[38].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[39].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[3].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[40].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[41].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[42].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[43].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[44].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[45].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[46].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[47].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[48].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[49].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[50].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[51].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[52].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[53].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[54].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[55].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[56].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[57].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[58].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[59].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[5].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[60].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[61].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[62].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[63].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[64].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[65].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[66].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[67].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[68].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[69].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[6].ram.r                 |     0.001 |
|                 prim_noinit.ram                |     0.001 |
|               ramloop[70].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[71].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[72].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[73].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[74].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[75].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[76].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[77].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[78].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[79].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[80].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[81].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[82].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[83].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[84].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[85].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[86].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[87].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[88].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[89].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[8].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[90].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[91].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|     u0                                         |     0.003 |
+------------------------------------------------+-----------+


