// Seed: 1258759037
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    input tri1 id_5
);
  wire id_7;
  wire id_8;
  assign id_8 = id_2;
  assign module_1._id_14 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd37,
    parameter id_21 = 32'd98
) (
    input tri0 id_0,
    output uwire id_1,
    output tri id_2,
    output tri1 id_3,
    input uwire id_4,
    output tri id_5,
    output wire id_6,
    input supply1 id_7
);
  supply1  id_9  =  id_7  ,  id_10  =  id_7  ,  id_11  =  id_11  ,  id_12  =  1 'b0 ,  id_13  =  id_4  ,  _id_14  =  1  ,  id_15  =  id_4  ,  id_16  =  -1 'b0 ,  id_17  =  1  ,  id_18  =  id_13  ,  id_19  =  -1  +  1  ;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_0,
      id_7,
      id_7,
      id_4
  );
  logic [~  1 : id_14] id_20 = -1;
  wire _id_21 = id_20;
  tri0 [-1 'd0 : -1] id_22 = -1'b0;
  wire id_23;
  logic id_24;
  parameter id_25 = -1;
  tri0 [1 : id_21] id_26 = 1;
endmodule
