{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654098336479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654098336486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 10:45:36 2022 " "Processing started: Wed Jun 01 10:45:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654098336486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654098336486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_controller -c vga_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_controller -c vga_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654098336486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654098338767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654098338767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654098348754 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654098348754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654098348754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_controller " "Elaborating entity \"vga_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654098348801 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "column\[10\] GND " "Pin \"column\[10\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[11\] GND " "Pin \"column\[11\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[12\] GND " "Pin \"column\[12\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[13\] GND " "Pin \"column\[13\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[14\] GND " "Pin \"column\[14\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[15\] GND " "Pin \"column\[15\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[16\] GND " "Pin \"column\[16\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[17\] GND " "Pin \"column\[17\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[18\] GND " "Pin \"column\[18\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[19\] GND " "Pin \"column\[19\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[20\] GND " "Pin \"column\[20\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[21\] GND " "Pin \"column\[21\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[22\] GND " "Pin \"column\[22\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[23\] GND " "Pin \"column\[23\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[24\] GND " "Pin \"column\[24\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[25\] GND " "Pin \"column\[25\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[26\] GND " "Pin \"column\[26\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[27\] GND " "Pin \"column\[27\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[28\] GND " "Pin \"column\[28\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[29\] GND " "Pin \"column\[29\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[30\] GND " "Pin \"column\[30\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|column[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[9\] GND " "Pin \"row\[9\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[10\] GND " "Pin \"row\[10\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[11\] GND " "Pin \"row\[11\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[12\] GND " "Pin \"row\[12\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[13\] GND " "Pin \"row\[13\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[14\] GND " "Pin \"row\[14\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[15\] GND " "Pin \"row\[15\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[16\] GND " "Pin \"row\[16\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[17\] GND " "Pin \"row\[17\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[18\] GND " "Pin \"row\[18\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[19\] GND " "Pin \"row\[19\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[20\] GND " "Pin \"row\[20\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[21\] GND " "Pin \"row\[21\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[22\] GND " "Pin \"row\[22\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[23\] GND " "Pin \"row\[23\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[24\] GND " "Pin \"row\[24\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[25\] GND " "Pin \"row\[25\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[26\] GND " "Pin \"row\[26\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[27\] GND " "Pin \"row\[27\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[28\] GND " "Pin \"row\[28\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[29\] GND " "Pin \"row\[29\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[30\] GND " "Pin \"row\[30\]\" is stuck at GND" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654098349324 "|vga_controller|row[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654098349324 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654098349387 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "column\[0\]~reg0 Low " "Register column\[0\]~reg0 will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1654098349492 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "column\[31\]~reg0 Low " "Register column\[31\]~reg0 will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1654098349492 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "row\[0\]~reg0 Low " "Register row\[0\]~reg0 will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1654098349492 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "row\[31\]~reg0 Low " "Register row\[31\]~reg0 will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 37 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1654098349492 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1654098349492 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654098349866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654098349866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654098349977 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654098349977 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654098349977 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654098349977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654098349993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 10:45:49 2022 " "Processing ended: Wed Jun 01 10:45:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654098349993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654098349993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654098349993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654098349993 ""}
