{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573511988582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573511988583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 17:39:48 2019 " "Processing started: Mon Nov 11 17:39:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573511988583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1573511988583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 287Project -c 287Project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off 287Project -c 287Project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1573511988583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1573511989042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1573511989042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "287project.vhd 10 5 " "Found 10 design units, including 5 entities, in source file 287project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "287Project.vhd" "" { Text "M:/287Lab/Project/287Project.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573511997185 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 register8-description " "Found design unit 2: register8-description" {  } { { "287Project.vhd" "" { Text "M:/287Lab/Project/287Project.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573511997185 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 register3-description " "Found design unit 3: register3-description" {  } { { "287Project.vhd" "" { Text "M:/287Lab/Project/287Project.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573511997185 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 HZ1_Clk-Behavior " "Found design unit 4: HZ1_Clk-Behavior" {  } { { "287Project.vhd" "" { Text "M:/287Lab/Project/287Project.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573511997185 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ECE287project-behavior " "Found design unit 5: ECE287project-behavior" {  } { { "287Project.vhd" "" { Text "M:/287Lab/Project/287Project.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573511997185 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "287Project.vhd" "" { Text "M:/287Lab/Project/287Project.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573511997185 ""} { "Info" "ISGN_ENTITY_NAME" "2 register8 " "Found entity 2: register8" {  } { { "287Project.vhd" "" { Text "M:/287Lab/Project/287Project.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573511997185 ""} { "Info" "ISGN_ENTITY_NAME" "3 register3 " "Found entity 3: register3" {  } { { "287Project.vhd" "" { Text "M:/287Lab/Project/287Project.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573511997185 ""} { "Info" "ISGN_ENTITY_NAME" "4 HZ1_Clk " "Found entity 4: HZ1_Clk" {  } { { "287Project.vhd" "" { Text "M:/287Lab/Project/287Project.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573511997185 ""} { "Info" "ISGN_ENTITY_NAME" "5 ECE287project " "Found entity 5: ECE287project" {  } { { "287Project.vhd" "" { Text "M:/287Lab/Project/287Project.vhd" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573511997185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1573511997185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE287Project " "Elaborating entity \"ECE287Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1573511997233 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk 287Project.vhd(182) " "Verilog HDL or VHDL warning at 287Project.vhd(182): object \"clk\" assigned a value but never read" {  } { { "287Project.vhd" "" { Text "M:/287Lab/Project/287Project.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573511997236 "|ECE287Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HZ1_Clk HZ1_Clk:CLk1 " "Elaborating entity \"HZ1_Clk\" for hierarchy \"HZ1_Clk:CLk1\"" {  } { { "287Project.vhd" "CLk1" { Text "M:/287Lab/Project/287Project.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1573511997237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8 register8:RegisterIn1 " "Elaborating entity \"register8\" for hierarchy \"register8:RegisterIn1\"" {  } { { "287Project.vhd" "RegisterIn1" { Text "M:/287Lab/Project/287Project.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1573511997241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register3 register3:RegisterInst " "Elaborating entity \"register3\" for hierarchy \"register3:RegisterInst\"" {  } { { "287Project.vhd" "RegisterInst" { Text "M:/287Lab/Project/287Project.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1573511997244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU1 " "Elaborating entity \"alu\" for hierarchy \"alu:ALU1\"" {  } { { "287Project.vhd" "ALU1" { Text "M:/287Lab/Project/287Project.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1573511997248 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk 287Project.vhd(21) " "VHDL Process Statement warning at 287Project.vhd(21): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "287Project.vhd" "" { Text "M:/287Lab/Project/287Project.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573511997253 "|ECE287Project|alu:ALU1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573511997855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 17:39:57 2019 " "Processing ended: Mon Nov 11 17:39:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573511997855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573511997855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573511997855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1573511997855 ""}
