![example workflow](https://github.com/npatsiatzis/gray_bin_conv/actions/workflows/regression.yml/badge.svg)
![example workflow](https://github.com/npatsiatzis/gray_bin_conv/actions/workflows/coverage.yml/badge.svg)
![example workflow](https://github.com/npatsiatzis/gray_bin_conv/actions/workflows/regression_pyuvm_bin_2_gray.yml/badge.svg)
![example workflow](https://github.com/npatsiatzis/gray_bin_conv/actions/workflows/coverage_pyuvm_bin_2_gray.yml/badge.svg)

### RTL implementation for gray to binary and vice versa code conversion


-- Gray to Binary conversion direction
-- RTL code in:
- [VHDL](https://github.com/npatsiatzis/gray_bin_conv/tree/main/bin_2_gray/rtl/VHDL)

-- Functional verification with methodologies:
- [cocotb](https://github.com/npatsiatzis/gray_bin_conv/tree/main/bin_2_gray/cocotb_sim)
- [pyuvm](https://github.com/npatsiatzis/gray_bin_conv/tree/main/bin_2_gray/pyuvm_sim)




