
Simeon.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000238c  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002518  08002518  00012518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002558  08002558  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08002558  08002558  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002558  08002558  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002558  08002558  00012558  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800255c  0800255c  0001255c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08002560  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000050  20000010  08002570  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000060  08002570  00020060  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 13 .debug_info   00005548  00000000  00000000  00020083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001601  00000000  00000000  000255cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006b8  00000000  00000000  00026bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000004e0  00000000  00000000  00027288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ec4d  00000000  00000000  00027768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000093ba  00000000  00000000  000463b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b6133  00000000  00000000  0004f76f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000017a0  00000000  00000000  001058a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00107044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000010 	.word	0x20000010
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08002500 	.word	0x08002500

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000014 	.word	0x20000014
 80001c8:	08002500 	.word	0x08002500

080001cc <ax_angle_move>:
update_crc (unsigned short crc_accum, unsigned char *data_blk_ptr,
	    unsigned short data_blk_size);

void
ax_angle_move (uint8_t id, uint16_t angle, uint16_t speed)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b088      	sub	sp, #32
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	4603      	mov	r3, r0
 80001d4:	71fb      	strb	r3, [r7, #7]
 80001d6:	460b      	mov	r3, r1
 80001d8:	80bb      	strh	r3, [r7, #4]
 80001da:	4613      	mov	r3, r2
 80001dc:	807b      	strh	r3, [r7, #2]
	uint8_t angle_low, angle_high, speed_low, speed_high;
	  angle_low = angle & 0xff;
 80001de:	88bb      	ldrh	r3, [r7, #4]
 80001e0:	77bb      	strb	r3, [r7, #30]
	  angle_high = angle >> 8;
 80001e2:	88bb      	ldrh	r3, [r7, #4]
 80001e4:	0a1b      	lsrs	r3, r3, #8
 80001e6:	b29b      	uxth	r3, r3
 80001e8:	777b      	strb	r3, [r7, #29]
	  speed_low = speed & 0xff;
 80001ea:	887b      	ldrh	r3, [r7, #2]
 80001ec:	773b      	strb	r3, [r7, #28]
	  speed_high = speed >> 8;
 80001ee:	887b      	ldrh	r3, [r7, #2]
 80001f0:	0a1b      	lsrs	r3, r3, #8
 80001f2:	b29b      	uxth	r3, r3
 80001f4:	76fb      	strb	r3, [r7, #27]

	  uint16_t checksum_local = id + 7 + 3 + 0x1e + angle_low + angle_high
 80001f6:	79fb      	ldrb	r3, [r7, #7]
 80001f8:	b29a      	uxth	r2, r3
 80001fa:	7fbb      	ldrb	r3, [r7, #30]
 80001fc:	b29b      	uxth	r3, r3
 80001fe:	4413      	add	r3, r2
 8000200:	b29a      	uxth	r2, r3
 8000202:	7f7b      	ldrb	r3, [r7, #29]
 8000204:	b29b      	uxth	r3, r3
 8000206:	4413      	add	r3, r2
 8000208:	b29a      	uxth	r2, r3
	      + speed_low + speed_high;
 800020a:	7f3b      	ldrb	r3, [r7, #28]
 800020c:	b29b      	uxth	r3, r3
 800020e:	4413      	add	r3, r2
 8000210:	b29a      	uxth	r2, r3
 8000212:	7efb      	ldrb	r3, [r7, #27]
 8000214:	b29b      	uxth	r3, r3
 8000216:	4413      	add	r3, r2
 8000218:	b29b      	uxth	r3, r3
	  uint16_t checksum_local = id + 7 + 3 + 0x1e + angle_low + angle_high
 800021a:	3328      	adds	r3, #40	; 0x28
 800021c:	833b      	strh	r3, [r7, #24]
	  uint8_t checksum = (uint8_t) (~checksum_local);
 800021e:	8b3b      	ldrh	r3, [r7, #24]
 8000220:	b2db      	uxtb	r3, r3
 8000222:	43db      	mvns	r3, r3
 8000224:	75fb      	strb	r3, [r7, #23]
	  uint8_t ax_move[] =
 8000226:	23ff      	movs	r3, #255	; 0xff
 8000228:	733b      	strb	r3, [r7, #12]
 800022a:	23ff      	movs	r3, #255	; 0xff
 800022c:	737b      	strb	r3, [r7, #13]
 800022e:	79fb      	ldrb	r3, [r7, #7]
 8000230:	73bb      	strb	r3, [r7, #14]
 8000232:	2307      	movs	r3, #7
 8000234:	73fb      	strb	r3, [r7, #15]
 8000236:	2303      	movs	r3, #3
 8000238:	743b      	strb	r3, [r7, #16]
 800023a:	231e      	movs	r3, #30
 800023c:	747b      	strb	r3, [r7, #17]
 800023e:	7fbb      	ldrb	r3, [r7, #30]
 8000240:	74bb      	strb	r3, [r7, #18]
 8000242:	7f7b      	ldrb	r3, [r7, #29]
 8000244:	74fb      	strb	r3, [r7, #19]
 8000246:	7f3b      	ldrb	r3, [r7, #28]
 8000248:	753b      	strb	r3, [r7, #20]
 800024a:	7efb      	ldrb	r3, [r7, #27]
 800024c:	757b      	strb	r3, [r7, #21]
 800024e:	7dfb      	ldrb	r3, [r7, #23]
 8000250:	75bb      	strb	r3, [r7, #22]
	    { 0xff, 0xff, id, 0x07, 0x03, 0x1E, angle_low, angle_high, speed_low,
		speed_high, checksum };

  for (uint8_t i = 0; i < 11; i++)
 8000252:	2300      	movs	r3, #0
 8000254:	77fb      	strb	r3, [r7, #31]
 8000256:	e00a      	b.n	800026e <ax_angle_move+0xa2>
    {
      UART_send_byte(ax_move[i]);
 8000258:	7ffb      	ldrb	r3, [r7, #31]
 800025a:	3320      	adds	r3, #32
 800025c:	443b      	add	r3, r7
 800025e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000262:	4618      	mov	r0, r3
 8000264:	f000 ffe4 	bl	8001230 <UART_send_byte>
  for (uint8_t i = 0; i < 11; i++)
 8000268:	7ffb      	ldrb	r3, [r7, #31]
 800026a:	3301      	adds	r3, #1
 800026c:	77fb      	strb	r3, [r7, #31]
 800026e:	7ffb      	ldrb	r3, [r7, #31]
 8000270:	2b0a      	cmp	r3, #10
 8000272:	d9f1      	bls.n	8000258 <ax_angle_move+0x8c>
    }
}
 8000274:	bf00      	nop
 8000276:	bf00      	nop
 8000278:	3720      	adds	r7, #32
 800027a:	46bd      	mov	sp, r7
 800027c:	bd80      	pop	{r7, pc}

0800027e <ax_wheel_mode>:

void
ax_wheel_mode(uint8_t id)
{
 800027e:	b580      	push	{r7, lr}
 8000280:	b086      	sub	sp, #24
 8000282:	af00      	add	r7, sp, #0
 8000284:	4603      	mov	r3, r0
 8000286:	71fb      	strb	r3, [r7, #7]
	// 0-1023 CCW
	// 1024-2047 CW

	uint16_t checksum_local = id + 5 + 3 + 8;
 8000288:	79fb      	ldrb	r3, [r7, #7]
 800028a:	b29b      	uxth	r3, r3
 800028c:	3310      	adds	r3, #16
 800028e:	82bb      	strh	r3, [r7, #20]
	uint8_t checksum = (uint8_t) (~checksum_local);
 8000290:	8abb      	ldrh	r3, [r7, #20]
 8000292:	b2db      	uxtb	r3, r3
 8000294:	43db      	mvns	r3, r3
 8000296:	74fb      	strb	r3, [r7, #19]
	uint8_t ax_move[] =
 8000298:	23ff      	movs	r3, #255	; 0xff
 800029a:	723b      	strb	r3, [r7, #8]
 800029c:	23ff      	movs	r3, #255	; 0xff
 800029e:	727b      	strb	r3, [r7, #9]
 80002a0:	79fb      	ldrb	r3, [r7, #7]
 80002a2:	72bb      	strb	r3, [r7, #10]
 80002a4:	2305      	movs	r3, #5
 80002a6:	72fb      	strb	r3, [r7, #11]
 80002a8:	2303      	movs	r3, #3
 80002aa:	733b      	strb	r3, [r7, #12]
 80002ac:	2308      	movs	r3, #8
 80002ae:	737b      	strb	r3, [r7, #13]
 80002b0:	2300      	movs	r3, #0
 80002b2:	73bb      	strb	r3, [r7, #14]
 80002b4:	2300      	movs	r3, #0
 80002b6:	73fb      	strb	r3, [r7, #15]
 80002b8:	7cfb      	ldrb	r3, [r7, #19]
 80002ba:	743b      	strb	r3, [r7, #16]
			{ 0xff, 0xff, id, 0x05, 0x03, 0x08, 0x00, 0x00, checksum };

	for (uint8_t i = 0; i < 9; i++)
 80002bc:	2300      	movs	r3, #0
 80002be:	75fb      	strb	r3, [r7, #23]
 80002c0:	e00a      	b.n	80002d8 <ax_wheel_mode+0x5a>
			    {
			      UART_send_byte(ax_move[i]);
 80002c2:	7dfb      	ldrb	r3, [r7, #23]
 80002c4:	3318      	adds	r3, #24
 80002c6:	443b      	add	r3, r7
 80002c8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80002cc:	4618      	mov	r0, r3
 80002ce:	f000 ffaf 	bl	8001230 <UART_send_byte>
	for (uint8_t i = 0; i < 9; i++)
 80002d2:	7dfb      	ldrb	r3, [r7, #23]
 80002d4:	3301      	adds	r3, #1
 80002d6:	75fb      	strb	r3, [r7, #23]
 80002d8:	7dfb      	ldrb	r3, [r7, #23]
 80002da:	2b08      	cmp	r3, #8
 80002dc:	d9f1      	bls.n	80002c2 <ax_wheel_mode+0x44>
			    }
}
 80002de:	bf00      	nop
 80002e0:	bf00      	nop
 80002e2:	3718      	adds	r7, #24
 80002e4:	46bd      	mov	sp, r7
 80002e6:	bd80      	pop	{r7, pc}

080002e8 <sensor_Init>:
//portC
uint8_t infra_1 = 1;

void
sensor_Init()
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
sensor_IO_init();
 80002ec:	f000 f802 	bl	80002f4 <sensor_IO_init>
}
 80002f0:	bf00      	nop
 80002f2:	bd80      	pop	{r7, pc}

080002f4 <sensor_IO_init>:

void
sensor_IO_init()
{
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= (0b1 << 1); //takt za gpioB
 80002f8:	4b0b      	ldr	r3, [pc, #44]	; (8000328 <sensor_IO_init+0x34>)
 80002fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002fc:	4a0a      	ldr	r2, [pc, #40]	; (8000328 <sensor_IO_init+0x34>)
 80002fe:	f043 0302 	orr.w	r3, r3, #2
 8000302:	64d3      	str	r3, [r2, #76]	; 0x4c

	GPIOB-> MODER &= ~(0b11 << 2* infra_1);  //PB1
 8000304:	4b09      	ldr	r3, [pc, #36]	; (800032c <sensor_IO_init+0x38>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	4a09      	ldr	r2, [pc, #36]	; (8000330 <sensor_IO_init+0x3c>)
 800030a:	7812      	ldrb	r2, [r2, #0]
 800030c:	0052      	lsls	r2, r2, #1
 800030e:	2103      	movs	r1, #3
 8000310:	fa01 f202 	lsl.w	r2, r1, r2
 8000314:	43d2      	mvns	r2, r2
 8000316:	4611      	mov	r1, r2
 8000318:	4a04      	ldr	r2, [pc, #16]	; (800032c <sensor_IO_init+0x38>)
 800031a:	400b      	ands	r3, r1
 800031c:	6013      	str	r3, [r2, #0]
}
 800031e:	bf00      	nop
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr
 8000328:	40021000 	.word	0x40021000
 800032c:	48000400 	.word	0x48000400
 8000330:	20000000 	.word	0x20000000

08000334 <sensor_JedanJedini>:

bool
sensor_JedanJedini()
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0
	if(GPIOB->IDR & (0b1<<infra_1))
 8000338:	4b08      	ldr	r3, [pc, #32]	; (800035c <sensor_JedanJedini+0x28>)
 800033a:	691b      	ldr	r3, [r3, #16]
 800033c:	4a08      	ldr	r2, [pc, #32]	; (8000360 <sensor_JedanJedini+0x2c>)
 800033e:	7812      	ldrb	r2, [r2, #0]
 8000340:	4611      	mov	r1, r2
 8000342:	2201      	movs	r2, #1
 8000344:	408a      	lsls	r2, r1
 8000346:	4013      	ands	r3, r2
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <sensor_JedanJedini+0x1c>
		return true;
 800034c:	2301      	movs	r3, #1
 800034e:	e000      	b.n	8000352 <sensor_JedanJedini+0x1e>
	return false;
 8000350:	2300      	movs	r3, #0
}
 8000352:	4618      	mov	r0, r3
 8000354:	46bd      	mov	sp, r7
 8000356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035a:	4770      	bx	lr
 800035c:	48000400 	.word	0x48000400
 8000360:	20000000 	.word	0x20000000

08000364 <tactic_yellow_1>:
interrupted_func_left_forward_sideway(uint8_t AX_Pogonski, uint8_t AX_Zakretni);

static void
interrupted_func_left_diagonal_sideway(uint8_t AX_Pogonski, uint8_t AX_Zakretni);

void tactic_yellow_1(uint8_t AX_Pogonski, uint8_t AX_Zakretni) {
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	4603      	mov	r3, r0
 800036c:	460a      	mov	r2, r1
 800036e:	71fb      	strb	r3, [r7, #7]
 8000370:	4613      	mov	r3, r2
 8000372:	71bb      	strb	r3, [r7, #6]
	switch (tactic_state) {
 8000374:	4bb5      	ldr	r3, [pc, #724]	; (800064c <tactic_yellow_1+0x2e8>)
 8000376:	781b      	ldrb	r3, [r3, #0]
 8000378:	b2db      	uxtb	r3, r3
 800037a:	2b09      	cmp	r3, #9
 800037c:	f200 81cd 	bhi.w	800071a <tactic_yellow_1+0x3b6>
 8000380:	a201      	add	r2, pc, #4	; (adr r2, 8000388 <tactic_yellow_1+0x24>)
 8000382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000386:	bf00      	nop
 8000388:	080003b1 	.word	0x080003b1
 800038c:	080003d1 	.word	0x080003d1
 8000390:	08000489 	.word	0x08000489
 8000394:	080004e3 	.word	0x080004e3
 8000398:	0800053d 	.word	0x0800053d
 800039c:	08000597 	.word	0x08000597
 80003a0:	080005f1 	.word	0x080005f1
 80003a4:	08000659 	.word	0x08000659
 80003a8:	080006b3 	.word	0x080006b3
 80003ac:	0800070d 	.word	0x0800070d
	case 0:
		if (IO_cinc()) {
 80003b0:	f000 fcf4 	bl	8000d9c <IO_cinc>
 80003b4:	4603      	mov	r3, r0
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	f000 81b1 	beq.w	800071e <tactic_yellow_1+0x3ba>
			timer_start_sys_time();
 80003bc:	f000 fd8a 	bl	8000ed4 <timer_start_sys_time>
			tactic_state++;
 80003c0:	4ba2      	ldr	r3, [pc, #648]	; (800064c <tactic_yellow_1+0x2e8>)
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	b2db      	uxtb	r3, r3
 80003c6:	3301      	adds	r3, #1
 80003c8:	b2da      	uxtb	r2, r3
 80003ca:	4ba0      	ldr	r3, [pc, #640]	; (800064c <tactic_yellow_1+0x2e8>)
 80003cc:	701a      	strb	r2, [r3, #0]
		}
		break;
 80003ce:	e1a6      	b.n	800071e <tactic_yellow_1+0x3ba>

	case 1:
		TajmerDelay(1200);
 80003d0:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 80003d4:	f000 fd8e 	bl	8000ef4 <TajmerDelay>
		ax_angle_move(AX_Zakretni, PRAVO, 200);
 80003d8:	79bb      	ldrb	r3, [r7, #6]
 80003da:	22c8      	movs	r2, #200	; 0xc8
 80003dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003e0:	4618      	mov	r0, r3
 80003e2:	f7ff fef3 	bl	80001cc <ax_angle_move>
		ax_angle_move(AX_Zakretni, PRAVO, 200);
 80003e6:	79bb      	ldrb	r3, [r7, #6]
 80003e8:	22c8      	movs	r2, #200	; 0xc8
 80003ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003ee:	4618      	mov	r0, r3
 80003f0:	f7ff feec 	bl	80001cc <ax_angle_move>
		TajmerDelay(500);
 80003f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80003f8:	f000 fd7c 	bl	8000ef4 <TajmerDelay>
		ax_angle_move(AX_Zakretni, LEVO, 200);
 80003fc:	79bb      	ldrb	r3, [r7, #6]
 80003fe:	22c8      	movs	r2, #200	; 0xc8
 8000400:	f240 218d 	movw	r1, #653	; 0x28d
 8000404:	4618      	mov	r0, r3
 8000406:	f7ff fee1 	bl	80001cc <ax_angle_move>
		ax_angle_move(AX_Zakretni, LEVO, 200);
 800040a:	79bb      	ldrb	r3, [r7, #6]
 800040c:	22c8      	movs	r2, #200	; 0xc8
 800040e:	f240 218d 	movw	r1, #653	; 0x28d
 8000412:	4618      	mov	r0, r3
 8000414:	f7ff feda 	bl	80001cc <ax_angle_move>
		ax_angle_move(AX_Zakretni, LEVO, 200);
 8000418:	79bb      	ldrb	r3, [r7, #6]
 800041a:	22c8      	movs	r2, #200	; 0xc8
 800041c:	f240 218d 	movw	r1, #653	; 0x28d
 8000420:	4618      	mov	r0, r3
 8000422:	f7ff fed3 	bl	80001cc <ax_angle_move>
		ax_angle_move(AX_Zakretni, LEVO, 200);
 8000426:	79bb      	ldrb	r3, [r7, #6]
 8000428:	22c8      	movs	r2, #200	; 0xc8
 800042a:	f240 218d 	movw	r1, #653	; 0x28d
 800042e:	4618      	mov	r0, r3
 8000430:	f7ff fecc 	bl	80001cc <ax_angle_move>
		TajmerDelay(200);
 8000434:	20c8      	movs	r0, #200	; 0xc8
 8000436:	f000 fd5d 	bl	8000ef4 <TajmerDelay>
		ax_wheel_mode(AX_Pogonski);
 800043a:	79fb      	ldrb	r3, [r7, #7]
 800043c:	4618      	mov	r0, r3
 800043e:	f7ff ff1e 	bl	800027e <ax_wheel_mode>
		TajmerDelay(200);
 8000442:	20c8      	movs	r0, #200	; 0xc8
 8000444:	f000 fd56 	bl	8000ef4 <TajmerDelay>
		ax_angle_move(AX_Pogonski, 0, 767);
 8000448:	79fb      	ldrb	r3, [r7, #7]
 800044a:	f240 22ff 	movw	r2, #767	; 0x2ff
 800044e:	2100      	movs	r1, #0
 8000450:	4618      	mov	r0, r3
 8000452:	f7ff febb 	bl	80001cc <ax_angle_move>
		TajmerDelay(200);
 8000456:	20c8      	movs	r0, #200	; 0xc8
 8000458:	f000 fd4c 	bl	8000ef4 <TajmerDelay>
		ax_angle_move(AX_Zakretni, PRAVO, 200);
 800045c:	79bb      	ldrb	r3, [r7, #6]
 800045e:	22c8      	movs	r2, #200	; 0xc8
 8000460:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000464:	4618      	mov	r0, r3
 8000466:	f7ff feb1 	bl	80001cc <ax_angle_move>
		ax_angle_move(AX_Zakretni, PRAVO, 200);
 800046a:	79bb      	ldrb	r3, [r7, #6]
 800046c:	22c8      	movs	r2, #200	; 0xc8
 800046e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000472:	4618      	mov	r0, r3
 8000474:	f7ff feaa 	bl	80001cc <ax_angle_move>

		tactic_state++;
 8000478:	4b74      	ldr	r3, [pc, #464]	; (800064c <tactic_yellow_1+0x2e8>)
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	b2db      	uxtb	r3, r3
 800047e:	3301      	adds	r3, #1
 8000480:	b2da      	uxtb	r2, r3
 8000482:	4b72      	ldr	r3, [pc, #456]	; (800064c <tactic_yellow_1+0x2e8>)
 8000484:	701a      	strb	r2, [r3, #0]
		break;
 8000486:	e14b      	b.n	8000720 <tactic_yellow_1+0x3bc>

	case 2:
		sensors_case_timer = SENSOR_JJ;
 8000488:	4b71      	ldr	r3, [pc, #452]	; (8000650 <tactic_yellow_1+0x2ec>)
 800048a:	2201      	movs	r2, #1
 800048c:	701a      	strb	r2, [r3, #0]

		if (interrupted) {
 800048e:	4b71      	ldr	r3, [pc, #452]	; (8000654 <tactic_yellow_1+0x2f0>)
 8000490:	781b      	ldrb	r3, [r3, #0]
 8000492:	b2db      	uxtb	r3, r3
 8000494:	2b00      	cmp	r3, #0
 8000496:	d00b      	beq.n	80004b0 <tactic_yellow_1+0x14c>

			interrupted_func_stop(AX_Pogonski);
 8000498:	79fb      	ldrb	r3, [r7, #7]
 800049a:	4618      	mov	r0, r3
 800049c:	f000 fb32 	bl	8000b04 <interrupted_func_stop>
			tactic_state++;
 80004a0:	4b6a      	ldr	r3, [pc, #424]	; (800064c <tactic_yellow_1+0x2e8>)
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	b2db      	uxtb	r3, r3
 80004a6:	3301      	adds	r3, #1
 80004a8:	b2da      	uxtb	r2, r3
 80004aa:	4b68      	ldr	r3, [pc, #416]	; (800064c <tactic_yellow_1+0x2e8>)
 80004ac:	701a      	strb	r2, [r3, #0]

			TajmerDelay(150);
			tactic_state++;
		}

		break;
 80004ae:	e137      	b.n	8000720 <tactic_yellow_1+0x3bc>
			ax_wheel_mode(AX_Pogonski);
 80004b0:	79fb      	ldrb	r3, [r7, #7]
 80004b2:	4618      	mov	r0, r3
 80004b4:	f7ff fee3 	bl	800027e <ax_wheel_mode>
			TajmerDelay(100);
 80004b8:	2064      	movs	r0, #100	; 0x64
 80004ba:	f000 fd1b 	bl	8000ef4 <TajmerDelay>
			ax_angle_move(AX_Pogonski, 0, 1023);
 80004be:	79fb      	ldrb	r3, [r7, #7]
 80004c0:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80004c4:	2100      	movs	r1, #0
 80004c6:	4618      	mov	r0, r3
 80004c8:	f7ff fe80 	bl	80001cc <ax_angle_move>
			TajmerDelay(150);
 80004cc:	2096      	movs	r0, #150	; 0x96
 80004ce:	f000 fd11 	bl	8000ef4 <TajmerDelay>
			tactic_state++;
 80004d2:	4b5e      	ldr	r3, [pc, #376]	; (800064c <tactic_yellow_1+0x2e8>)
 80004d4:	781b      	ldrb	r3, [r3, #0]
 80004d6:	b2db      	uxtb	r3, r3
 80004d8:	3301      	adds	r3, #1
 80004da:	b2da      	uxtb	r2, r3
 80004dc:	4b5b      	ldr	r3, [pc, #364]	; (800064c <tactic_yellow_1+0x2e8>)
 80004de:	701a      	strb	r2, [r3, #0]
		break;
 80004e0:	e11e      	b.n	8000720 <tactic_yellow_1+0x3bc>
	case 3:
		sensors_case_timer = SENSOR_JJ;
 80004e2:	4b5b      	ldr	r3, [pc, #364]	; (8000650 <tactic_yellow_1+0x2ec>)
 80004e4:	2201      	movs	r2, #1
 80004e6:	701a      	strb	r2, [r3, #0]

		if (interrupted) {
 80004e8:	4b5a      	ldr	r3, [pc, #360]	; (8000654 <tactic_yellow_1+0x2f0>)
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	b2db      	uxtb	r3, r3
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d00b      	beq.n	800050a <tactic_yellow_1+0x1a6>
			interrupted_func_stop(AX_Pogonski);
 80004f2:	79fb      	ldrb	r3, [r7, #7]
 80004f4:	4618      	mov	r0, r3
 80004f6:	f000 fb05 	bl	8000b04 <interrupted_func_stop>
			tactic_state++;
 80004fa:	4b54      	ldr	r3, [pc, #336]	; (800064c <tactic_yellow_1+0x2e8>)
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	b2db      	uxtb	r3, r3
 8000500:	3301      	adds	r3, #1
 8000502:	b2da      	uxtb	r2, r3
 8000504:	4b51      	ldr	r3, [pc, #324]	; (800064c <tactic_yellow_1+0x2e8>)
 8000506:	701a      	strb	r2, [r3, #0]
			ax_angle_move(AX_Pogonski, 0, 1023);

			TajmerDelay(150);
			tactic_state++;
		}
		break;
 8000508:	e10a      	b.n	8000720 <tactic_yellow_1+0x3bc>
			ax_wheel_mode(AX_Pogonski);
 800050a:	79fb      	ldrb	r3, [r7, #7]
 800050c:	4618      	mov	r0, r3
 800050e:	f7ff feb6 	bl	800027e <ax_wheel_mode>
			TajmerDelay(100);
 8000512:	2064      	movs	r0, #100	; 0x64
 8000514:	f000 fcee 	bl	8000ef4 <TajmerDelay>
			ax_angle_move(AX_Pogonski, 0, 1023);
 8000518:	79fb      	ldrb	r3, [r7, #7]
 800051a:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800051e:	2100      	movs	r1, #0
 8000520:	4618      	mov	r0, r3
 8000522:	f7ff fe53 	bl	80001cc <ax_angle_move>
			TajmerDelay(150);
 8000526:	2096      	movs	r0, #150	; 0x96
 8000528:	f000 fce4 	bl	8000ef4 <TajmerDelay>
			tactic_state++;
 800052c:	4b47      	ldr	r3, [pc, #284]	; (800064c <tactic_yellow_1+0x2e8>)
 800052e:	781b      	ldrb	r3, [r3, #0]
 8000530:	b2db      	uxtb	r3, r3
 8000532:	3301      	adds	r3, #1
 8000534:	b2da      	uxtb	r2, r3
 8000536:	4b45      	ldr	r3, [pc, #276]	; (800064c <tactic_yellow_1+0x2e8>)
 8000538:	701a      	strb	r2, [r3, #0]
		break;
 800053a:	e0f1      	b.n	8000720 <tactic_yellow_1+0x3bc>
	case 4:
		sensors_case_timer = SENSOR_JJ;
 800053c:	4b44      	ldr	r3, [pc, #272]	; (8000650 <tactic_yellow_1+0x2ec>)
 800053e:	2201      	movs	r2, #1
 8000540:	701a      	strb	r2, [r3, #0]

		if (interrupted) {
 8000542:	4b44      	ldr	r3, [pc, #272]	; (8000654 <tactic_yellow_1+0x2f0>)
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	b2db      	uxtb	r3, r3
 8000548:	2b00      	cmp	r3, #0
 800054a:	d00b      	beq.n	8000564 <tactic_yellow_1+0x200>
			interrupted_func_stop(AX_Pogonski);
 800054c:	79fb      	ldrb	r3, [r7, #7]
 800054e:	4618      	mov	r0, r3
 8000550:	f000 fad8 	bl	8000b04 <interrupted_func_stop>
			tactic_state++;
 8000554:	4b3d      	ldr	r3, [pc, #244]	; (800064c <tactic_yellow_1+0x2e8>)
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	b2db      	uxtb	r3, r3
 800055a:	3301      	adds	r3, #1
 800055c:	b2da      	uxtb	r2, r3
 800055e:	4b3b      	ldr	r3, [pc, #236]	; (800064c <tactic_yellow_1+0x2e8>)
 8000560:	701a      	strb	r2, [r3, #0]
			ax_angle_move(AX_Pogonski, 0, 1023);

			TajmerDelay(150);
			tactic_state++;
		}
		break;
 8000562:	e0dd      	b.n	8000720 <tactic_yellow_1+0x3bc>
			ax_wheel_mode(AX_Pogonski);
 8000564:	79fb      	ldrb	r3, [r7, #7]
 8000566:	4618      	mov	r0, r3
 8000568:	f7ff fe89 	bl	800027e <ax_wheel_mode>
			TajmerDelay(100);
 800056c:	2064      	movs	r0, #100	; 0x64
 800056e:	f000 fcc1 	bl	8000ef4 <TajmerDelay>
			ax_angle_move(AX_Pogonski, 0, 1023);
 8000572:	79fb      	ldrb	r3, [r7, #7]
 8000574:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000578:	2100      	movs	r1, #0
 800057a:	4618      	mov	r0, r3
 800057c:	f7ff fe26 	bl	80001cc <ax_angle_move>
			TajmerDelay(150);
 8000580:	2096      	movs	r0, #150	; 0x96
 8000582:	f000 fcb7 	bl	8000ef4 <TajmerDelay>
			tactic_state++;
 8000586:	4b31      	ldr	r3, [pc, #196]	; (800064c <tactic_yellow_1+0x2e8>)
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	b2db      	uxtb	r3, r3
 800058c:	3301      	adds	r3, #1
 800058e:	b2da      	uxtb	r2, r3
 8000590:	4b2e      	ldr	r3, [pc, #184]	; (800064c <tactic_yellow_1+0x2e8>)
 8000592:	701a      	strb	r2, [r3, #0]
		break;
 8000594:	e0c4      	b.n	8000720 <tactic_yellow_1+0x3bc>
	case 5:
		sensors_case_timer = SENSOR_JJ;
 8000596:	4b2e      	ldr	r3, [pc, #184]	; (8000650 <tactic_yellow_1+0x2ec>)
 8000598:	2201      	movs	r2, #1
 800059a:	701a      	strb	r2, [r3, #0]

		if (interrupted) {
 800059c:	4b2d      	ldr	r3, [pc, #180]	; (8000654 <tactic_yellow_1+0x2f0>)
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d00b      	beq.n	80005be <tactic_yellow_1+0x25a>
			interrupted_func_stop(AX_Pogonski);
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	4618      	mov	r0, r3
 80005aa:	f000 faab 	bl	8000b04 <interrupted_func_stop>
			tactic_state++;
 80005ae:	4b27      	ldr	r3, [pc, #156]	; (800064c <tactic_yellow_1+0x2e8>)
 80005b0:	781b      	ldrb	r3, [r3, #0]
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	3301      	adds	r3, #1
 80005b6:	b2da      	uxtb	r2, r3
 80005b8:	4b24      	ldr	r3, [pc, #144]	; (800064c <tactic_yellow_1+0x2e8>)
 80005ba:	701a      	strb	r2, [r3, #0]
			ax_angle_move(AX_Pogonski, 0, 1023);

			TajmerDelay(150);
			tactic_state++;
		}
		break;
 80005bc:	e0b0      	b.n	8000720 <tactic_yellow_1+0x3bc>
			ax_wheel_mode(AX_Pogonski);
 80005be:	79fb      	ldrb	r3, [r7, #7]
 80005c0:	4618      	mov	r0, r3
 80005c2:	f7ff fe5c 	bl	800027e <ax_wheel_mode>
			TajmerDelay(100);
 80005c6:	2064      	movs	r0, #100	; 0x64
 80005c8:	f000 fc94 	bl	8000ef4 <TajmerDelay>
			ax_angle_move(AX_Pogonski, 0, 1023);
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80005d2:	2100      	movs	r1, #0
 80005d4:	4618      	mov	r0, r3
 80005d6:	f7ff fdf9 	bl	80001cc <ax_angle_move>
			TajmerDelay(150);
 80005da:	2096      	movs	r0, #150	; 0x96
 80005dc:	f000 fc8a 	bl	8000ef4 <TajmerDelay>
			tactic_state++;
 80005e0:	4b1a      	ldr	r3, [pc, #104]	; (800064c <tactic_yellow_1+0x2e8>)
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	b2db      	uxtb	r3, r3
 80005e6:	3301      	adds	r3, #1
 80005e8:	b2da      	uxtb	r2, r3
 80005ea:	4b18      	ldr	r3, [pc, #96]	; (800064c <tactic_yellow_1+0x2e8>)
 80005ec:	701a      	strb	r2, [r3, #0]
		break;
 80005ee:	e097      	b.n	8000720 <tactic_yellow_1+0x3bc>
	case 6:
		sensors_case_timer = SENSOR_JJ;
 80005f0:	4b17      	ldr	r3, [pc, #92]	; (8000650 <tactic_yellow_1+0x2ec>)
 80005f2:	2201      	movs	r2, #1
 80005f4:	701a      	strb	r2, [r3, #0]

		if (interrupted) {
 80005f6:	4b17      	ldr	r3, [pc, #92]	; (8000654 <tactic_yellow_1+0x2f0>)
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d00b      	beq.n	8000618 <tactic_yellow_1+0x2b4>
			interrupted_func_stop(AX_Pogonski);
 8000600:	79fb      	ldrb	r3, [r7, #7]
 8000602:	4618      	mov	r0, r3
 8000604:	f000 fa7e 	bl	8000b04 <interrupted_func_stop>
			tactic_state++;
 8000608:	4b10      	ldr	r3, [pc, #64]	; (800064c <tactic_yellow_1+0x2e8>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	b2db      	uxtb	r3, r3
 800060e:	3301      	adds	r3, #1
 8000610:	b2da      	uxtb	r2, r3
 8000612:	4b0e      	ldr	r3, [pc, #56]	; (800064c <tactic_yellow_1+0x2e8>)
 8000614:	701a      	strb	r2, [r3, #0]
			ax_angle_move(AX_Pogonski, 0, 1023);

			TajmerDelay(150);
			tactic_state++;
		}
		break;
 8000616:	e083      	b.n	8000720 <tactic_yellow_1+0x3bc>
			ax_wheel_mode(AX_Pogonski);
 8000618:	79fb      	ldrb	r3, [r7, #7]
 800061a:	4618      	mov	r0, r3
 800061c:	f7ff fe2f 	bl	800027e <ax_wheel_mode>
			TajmerDelay(100);
 8000620:	2064      	movs	r0, #100	; 0x64
 8000622:	f000 fc67 	bl	8000ef4 <TajmerDelay>
			ax_angle_move(AX_Pogonski, 0, 1023);
 8000626:	79fb      	ldrb	r3, [r7, #7]
 8000628:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800062c:	2100      	movs	r1, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f7ff fdcc 	bl	80001cc <ax_angle_move>
			TajmerDelay(150);
 8000634:	2096      	movs	r0, #150	; 0x96
 8000636:	f000 fc5d 	bl	8000ef4 <TajmerDelay>
			tactic_state++;
 800063a:	4b04      	ldr	r3, [pc, #16]	; (800064c <tactic_yellow_1+0x2e8>)
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	b2db      	uxtb	r3, r3
 8000640:	3301      	adds	r3, #1
 8000642:	b2da      	uxtb	r2, r3
 8000644:	4b01      	ldr	r3, [pc, #4]	; (800064c <tactic_yellow_1+0x2e8>)
 8000646:	701a      	strb	r2, [r3, #0]
		break;
 8000648:	e06a      	b.n	8000720 <tactic_yellow_1+0x3bc>
 800064a:	bf00      	nop
 800064c:	2000002c 	.word	0x2000002c
 8000650:	20000034 	.word	0x20000034
 8000654:	20000035 	.word	0x20000035
	case 7:
		sensors_case_timer = SENSOR_JJ;
 8000658:	4b33      	ldr	r3, [pc, #204]	; (8000728 <tactic_yellow_1+0x3c4>)
 800065a:	2201      	movs	r2, #1
 800065c:	701a      	strb	r2, [r3, #0]

		if (interrupted) {
 800065e:	4b33      	ldr	r3, [pc, #204]	; (800072c <tactic_yellow_1+0x3c8>)
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	b2db      	uxtb	r3, r3
 8000664:	2b00      	cmp	r3, #0
 8000666:	d00b      	beq.n	8000680 <tactic_yellow_1+0x31c>
			interrupted_func_stop(AX_Pogonski);
 8000668:	79fb      	ldrb	r3, [r7, #7]
 800066a:	4618      	mov	r0, r3
 800066c:	f000 fa4a 	bl	8000b04 <interrupted_func_stop>
			tactic_state++;
 8000670:	4b2f      	ldr	r3, [pc, #188]	; (8000730 <tactic_yellow_1+0x3cc>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	b2db      	uxtb	r3, r3
 8000676:	3301      	adds	r3, #1
 8000678:	b2da      	uxtb	r2, r3
 800067a:	4b2d      	ldr	r3, [pc, #180]	; (8000730 <tactic_yellow_1+0x3cc>)
 800067c:	701a      	strb	r2, [r3, #0]
			ax_angle_move(AX_Pogonski, 0, 1023);

			TajmerDelay(150);
			tactic_state++;
		}
		break;
 800067e:	e04f      	b.n	8000720 <tactic_yellow_1+0x3bc>
			ax_wheel_mode(AX_Pogonski);
 8000680:	79fb      	ldrb	r3, [r7, #7]
 8000682:	4618      	mov	r0, r3
 8000684:	f7ff fdfb 	bl	800027e <ax_wheel_mode>
			TajmerDelay(100);
 8000688:	2064      	movs	r0, #100	; 0x64
 800068a:	f000 fc33 	bl	8000ef4 <TajmerDelay>
			ax_angle_move(AX_Pogonski, 0, 1023);
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000694:	2100      	movs	r1, #0
 8000696:	4618      	mov	r0, r3
 8000698:	f7ff fd98 	bl	80001cc <ax_angle_move>
			TajmerDelay(150);
 800069c:	2096      	movs	r0, #150	; 0x96
 800069e:	f000 fc29 	bl	8000ef4 <TajmerDelay>
			tactic_state++;
 80006a2:	4b23      	ldr	r3, [pc, #140]	; (8000730 <tactic_yellow_1+0x3cc>)
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	3301      	adds	r3, #1
 80006aa:	b2da      	uxtb	r2, r3
 80006ac:	4b20      	ldr	r3, [pc, #128]	; (8000730 <tactic_yellow_1+0x3cc>)
 80006ae:	701a      	strb	r2, [r3, #0]
		break;
 80006b0:	e036      	b.n	8000720 <tactic_yellow_1+0x3bc>
	case 8:
		sensors_case_timer = SENSOR_JJ;
 80006b2:	4b1d      	ldr	r3, [pc, #116]	; (8000728 <tactic_yellow_1+0x3c4>)
 80006b4:	2201      	movs	r2, #1
 80006b6:	701a      	strb	r2, [r3, #0]

		if (interrupted) {
 80006b8:	4b1c      	ldr	r3, [pc, #112]	; (800072c <tactic_yellow_1+0x3c8>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	b2db      	uxtb	r3, r3
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d00b      	beq.n	80006da <tactic_yellow_1+0x376>
			interrupted_func_stop(AX_Pogonski);
 80006c2:	79fb      	ldrb	r3, [r7, #7]
 80006c4:	4618      	mov	r0, r3
 80006c6:	f000 fa1d 	bl	8000b04 <interrupted_func_stop>
			tactic_state++;
 80006ca:	4b19      	ldr	r3, [pc, #100]	; (8000730 <tactic_yellow_1+0x3cc>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	3301      	adds	r3, #1
 80006d2:	b2da      	uxtb	r2, r3
 80006d4:	4b16      	ldr	r3, [pc, #88]	; (8000730 <tactic_yellow_1+0x3cc>)
 80006d6:	701a      	strb	r2, [r3, #0]
			ax_angle_move(AX_Pogonski, 0, 1023);

			TajmerDelay(150);
			tactic_state++;
		}
		break;
 80006d8:	e022      	b.n	8000720 <tactic_yellow_1+0x3bc>
			ax_wheel_mode(AX_Pogonski);
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	4618      	mov	r0, r3
 80006de:	f7ff fdce 	bl	800027e <ax_wheel_mode>
			TajmerDelay(100);
 80006e2:	2064      	movs	r0, #100	; 0x64
 80006e4:	f000 fc06 	bl	8000ef4 <TajmerDelay>
			ax_angle_move(AX_Pogonski, 0, 1023);
 80006e8:	79fb      	ldrb	r3, [r7, #7]
 80006ea:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80006ee:	2100      	movs	r1, #0
 80006f0:	4618      	mov	r0, r3
 80006f2:	f7ff fd6b 	bl	80001cc <ax_angle_move>
			TajmerDelay(150);
 80006f6:	2096      	movs	r0, #150	; 0x96
 80006f8:	f000 fbfc 	bl	8000ef4 <TajmerDelay>
			tactic_state++;
 80006fc:	4b0c      	ldr	r3, [pc, #48]	; (8000730 <tactic_yellow_1+0x3cc>)
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	b2db      	uxtb	r3, r3
 8000702:	3301      	adds	r3, #1
 8000704:	b2da      	uxtb	r2, r3
 8000706:	4b0a      	ldr	r3, [pc, #40]	; (8000730 <tactic_yellow_1+0x3cc>)
 8000708:	701a      	strb	r2, [r3, #0]
		break;
 800070a:	e009      	b.n	8000720 <tactic_yellow_1+0x3bc>

	case 9:
		ax_angle_move(AX_Pogonski, 0, 0);
 800070c:	79fb      	ldrb	r3, [r7, #7]
 800070e:	2200      	movs	r2, #0
 8000710:	2100      	movs	r1, #0
 8000712:	4618      	mov	r0, r3
 8000714:	f7ff fd5a 	bl	80001cc <ax_angle_move>
		break;
 8000718:	e002      	b.n	8000720 <tactic_yellow_1+0x3bc>
	default:
		break;
 800071a:	bf00      	nop
 800071c:	e000      	b.n	8000720 <tactic_yellow_1+0x3bc>
		break;
 800071e:	bf00      	nop
	}
}
 8000720:	bf00      	nop
 8000722:	3708      	adds	r7, #8
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	20000034 	.word	0x20000034
 800072c:	20000035 	.word	0x20000035
 8000730:	2000002c 	.word	0x2000002c

08000734 <tactic_blue_1>:
	default:
		break;
	}
}

void tactic_blue_1(uint8_t AX_Pogonski, uint8_t AX_Zakretni) {
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	4603      	mov	r3, r0
 800073c:	460a      	mov	r2, r1
 800073e:	71fb      	strb	r3, [r7, #7]
 8000740:	4613      	mov	r3, r2
 8000742:	71bb      	strb	r3, [r7, #6]
	switch (tactic_state) {
 8000744:	4bb5      	ldr	r3, [pc, #724]	; (8000a1c <tactic_blue_1+0x2e8>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	b2db      	uxtb	r3, r3
 800074a:	2b09      	cmp	r3, #9
 800074c:	f200 81cd 	bhi.w	8000aea <tactic_blue_1+0x3b6>
 8000750:	a201      	add	r2, pc, #4	; (adr r2, 8000758 <tactic_blue_1+0x24>)
 8000752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000756:	bf00      	nop
 8000758:	08000781 	.word	0x08000781
 800075c:	080007a1 	.word	0x080007a1
 8000760:	08000859 	.word	0x08000859
 8000764:	080008b3 	.word	0x080008b3
 8000768:	0800090d 	.word	0x0800090d
 800076c:	08000967 	.word	0x08000967
 8000770:	080009c1 	.word	0x080009c1
 8000774:	08000a29 	.word	0x08000a29
 8000778:	08000a83 	.word	0x08000a83
 800077c:	08000add 	.word	0x08000add
	case 0:
		if (IO_cinc()) {
 8000780:	f000 fb0c 	bl	8000d9c <IO_cinc>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	f000 81b1 	beq.w	8000aee <tactic_blue_1+0x3ba>
			timer_start_sys_time();
 800078c:	f000 fba2 	bl	8000ed4 <timer_start_sys_time>
			tactic_state++;
 8000790:	4ba2      	ldr	r3, [pc, #648]	; (8000a1c <tactic_blue_1+0x2e8>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	b2db      	uxtb	r3, r3
 8000796:	3301      	adds	r3, #1
 8000798:	b2da      	uxtb	r2, r3
 800079a:	4ba0      	ldr	r3, [pc, #640]	; (8000a1c <tactic_blue_1+0x2e8>)
 800079c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800079e:	e1a6      	b.n	8000aee <tactic_blue_1+0x3ba>

	case 1:
		TajmerDelay(1200);
 80007a0:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 80007a4:	f000 fba6 	bl	8000ef4 <TajmerDelay>
		ax_angle_move(AX_Zakretni, PRAVO, 200);
 80007a8:	79bb      	ldrb	r3, [r7, #6]
 80007aa:	22c8      	movs	r2, #200	; 0xc8
 80007ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007b0:	4618      	mov	r0, r3
 80007b2:	f7ff fd0b 	bl	80001cc <ax_angle_move>
		ax_angle_move(AX_Zakretni, PRAVO, 200);
 80007b6:	79bb      	ldrb	r3, [r7, #6]
 80007b8:	22c8      	movs	r2, #200	; 0xc8
 80007ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007be:	4618      	mov	r0, r3
 80007c0:	f7ff fd04 	bl	80001cc <ax_angle_move>
		TajmerDelay(500);
 80007c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007c8:	f000 fb94 	bl	8000ef4 <TajmerDelay>
		ax_angle_move(AX_Zakretni, DESNO, 200);
 80007cc:	79bb      	ldrb	r3, [r7, #6]
 80007ce:	22c8      	movs	r2, #200	; 0xc8
 80007d0:	f240 117d 	movw	r1, #381	; 0x17d
 80007d4:	4618      	mov	r0, r3
 80007d6:	f7ff fcf9 	bl	80001cc <ax_angle_move>
		ax_angle_move(AX_Zakretni, DESNO, 200);
 80007da:	79bb      	ldrb	r3, [r7, #6]
 80007dc:	22c8      	movs	r2, #200	; 0xc8
 80007de:	f240 117d 	movw	r1, #381	; 0x17d
 80007e2:	4618      	mov	r0, r3
 80007e4:	f7ff fcf2 	bl	80001cc <ax_angle_move>
		ax_angle_move(AX_Zakretni, DESNO, 200);
 80007e8:	79bb      	ldrb	r3, [r7, #6]
 80007ea:	22c8      	movs	r2, #200	; 0xc8
 80007ec:	f240 117d 	movw	r1, #381	; 0x17d
 80007f0:	4618      	mov	r0, r3
 80007f2:	f7ff fceb 	bl	80001cc <ax_angle_move>
		ax_angle_move(AX_Zakretni, DESNO, 200);
 80007f6:	79bb      	ldrb	r3, [r7, #6]
 80007f8:	22c8      	movs	r2, #200	; 0xc8
 80007fa:	f240 117d 	movw	r1, #381	; 0x17d
 80007fe:	4618      	mov	r0, r3
 8000800:	f7ff fce4 	bl	80001cc <ax_angle_move>
		TajmerDelay(200);
 8000804:	20c8      	movs	r0, #200	; 0xc8
 8000806:	f000 fb75 	bl	8000ef4 <TajmerDelay>
		ax_wheel_mode(AX_Pogonski);
 800080a:	79fb      	ldrb	r3, [r7, #7]
 800080c:	4618      	mov	r0, r3
 800080e:	f7ff fd36 	bl	800027e <ax_wheel_mode>
		TajmerDelay(200);
 8000812:	20c8      	movs	r0, #200	; 0xc8
 8000814:	f000 fb6e 	bl	8000ef4 <TajmerDelay>
		ax_angle_move(AX_Pogonski, 0, 767);
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	f240 22ff 	movw	r2, #767	; 0x2ff
 800081e:	2100      	movs	r1, #0
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff fcd3 	bl	80001cc <ax_angle_move>
		TajmerDelay(200);
 8000826:	20c8      	movs	r0, #200	; 0xc8
 8000828:	f000 fb64 	bl	8000ef4 <TajmerDelay>
		ax_angle_move(AX_Zakretni, PRAVO, 200);
 800082c:	79bb      	ldrb	r3, [r7, #6]
 800082e:	22c8      	movs	r2, #200	; 0xc8
 8000830:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000834:	4618      	mov	r0, r3
 8000836:	f7ff fcc9 	bl	80001cc <ax_angle_move>
		ax_angle_move(AX_Zakretni, PRAVO, 200);
 800083a:	79bb      	ldrb	r3, [r7, #6]
 800083c:	22c8      	movs	r2, #200	; 0xc8
 800083e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000842:	4618      	mov	r0, r3
 8000844:	f7ff fcc2 	bl	80001cc <ax_angle_move>

		tactic_state++;
 8000848:	4b74      	ldr	r3, [pc, #464]	; (8000a1c <tactic_blue_1+0x2e8>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	b2db      	uxtb	r3, r3
 800084e:	3301      	adds	r3, #1
 8000850:	b2da      	uxtb	r2, r3
 8000852:	4b72      	ldr	r3, [pc, #456]	; (8000a1c <tactic_blue_1+0x2e8>)
 8000854:	701a      	strb	r2, [r3, #0]
		break;
 8000856:	e14b      	b.n	8000af0 <tactic_blue_1+0x3bc>

	case 2:
		sensors_case_timer = SENSOR_JJ;
 8000858:	4b71      	ldr	r3, [pc, #452]	; (8000a20 <tactic_blue_1+0x2ec>)
 800085a:	2201      	movs	r2, #1
 800085c:	701a      	strb	r2, [r3, #0]

		if (interrupted) {
 800085e:	4b71      	ldr	r3, [pc, #452]	; (8000a24 <tactic_blue_1+0x2f0>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	b2db      	uxtb	r3, r3
 8000864:	2b00      	cmp	r3, #0
 8000866:	d00b      	beq.n	8000880 <tactic_blue_1+0x14c>

			interrupted_func_stop(AX_Pogonski);
 8000868:	79fb      	ldrb	r3, [r7, #7]
 800086a:	4618      	mov	r0, r3
 800086c:	f000 f94a 	bl	8000b04 <interrupted_func_stop>
			tactic_state++;
 8000870:	4b6a      	ldr	r3, [pc, #424]	; (8000a1c <tactic_blue_1+0x2e8>)
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	b2db      	uxtb	r3, r3
 8000876:	3301      	adds	r3, #1
 8000878:	b2da      	uxtb	r2, r3
 800087a:	4b68      	ldr	r3, [pc, #416]	; (8000a1c <tactic_blue_1+0x2e8>)
 800087c:	701a      	strb	r2, [r3, #0]

			TajmerDelay(150);
			tactic_state++;
		}

		break;
 800087e:	e137      	b.n	8000af0 <tactic_blue_1+0x3bc>
			ax_wheel_mode(AX_Pogonski);
 8000880:	79fb      	ldrb	r3, [r7, #7]
 8000882:	4618      	mov	r0, r3
 8000884:	f7ff fcfb 	bl	800027e <ax_wheel_mode>
			TajmerDelay(100);
 8000888:	2064      	movs	r0, #100	; 0x64
 800088a:	f000 fb33 	bl	8000ef4 <TajmerDelay>
			ax_angle_move(AX_Pogonski, 0, 1023);
 800088e:	79fb      	ldrb	r3, [r7, #7]
 8000890:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000894:	2100      	movs	r1, #0
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff fc98 	bl	80001cc <ax_angle_move>
			TajmerDelay(150);
 800089c:	2096      	movs	r0, #150	; 0x96
 800089e:	f000 fb29 	bl	8000ef4 <TajmerDelay>
			tactic_state++;
 80008a2:	4b5e      	ldr	r3, [pc, #376]	; (8000a1c <tactic_blue_1+0x2e8>)
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	b2db      	uxtb	r3, r3
 80008a8:	3301      	adds	r3, #1
 80008aa:	b2da      	uxtb	r2, r3
 80008ac:	4b5b      	ldr	r3, [pc, #364]	; (8000a1c <tactic_blue_1+0x2e8>)
 80008ae:	701a      	strb	r2, [r3, #0]
		break;
 80008b0:	e11e      	b.n	8000af0 <tactic_blue_1+0x3bc>
	case 3:
		sensors_case_timer = SENSOR_JJ;
 80008b2:	4b5b      	ldr	r3, [pc, #364]	; (8000a20 <tactic_blue_1+0x2ec>)
 80008b4:	2201      	movs	r2, #1
 80008b6:	701a      	strb	r2, [r3, #0]

		if (interrupted) {
 80008b8:	4b5a      	ldr	r3, [pc, #360]	; (8000a24 <tactic_blue_1+0x2f0>)
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d00b      	beq.n	80008da <tactic_blue_1+0x1a6>
			interrupted_func_stop(AX_Pogonski);
 80008c2:	79fb      	ldrb	r3, [r7, #7]
 80008c4:	4618      	mov	r0, r3
 80008c6:	f000 f91d 	bl	8000b04 <interrupted_func_stop>
			tactic_state++;
 80008ca:	4b54      	ldr	r3, [pc, #336]	; (8000a1c <tactic_blue_1+0x2e8>)
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	b2db      	uxtb	r3, r3
 80008d0:	3301      	adds	r3, #1
 80008d2:	b2da      	uxtb	r2, r3
 80008d4:	4b51      	ldr	r3, [pc, #324]	; (8000a1c <tactic_blue_1+0x2e8>)
 80008d6:	701a      	strb	r2, [r3, #0]
			ax_angle_move(AX_Pogonski, 0, 1023);

			TajmerDelay(150);
			tactic_state++;
		}
		break;
 80008d8:	e10a      	b.n	8000af0 <tactic_blue_1+0x3bc>
			ax_wheel_mode(AX_Pogonski);
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	4618      	mov	r0, r3
 80008de:	f7ff fcce 	bl	800027e <ax_wheel_mode>
			TajmerDelay(100);
 80008e2:	2064      	movs	r0, #100	; 0x64
 80008e4:	f000 fb06 	bl	8000ef4 <TajmerDelay>
			ax_angle_move(AX_Pogonski, 0, 1023);
 80008e8:	79fb      	ldrb	r3, [r7, #7]
 80008ea:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80008ee:	2100      	movs	r1, #0
 80008f0:	4618      	mov	r0, r3
 80008f2:	f7ff fc6b 	bl	80001cc <ax_angle_move>
			TajmerDelay(150);
 80008f6:	2096      	movs	r0, #150	; 0x96
 80008f8:	f000 fafc 	bl	8000ef4 <TajmerDelay>
			tactic_state++;
 80008fc:	4b47      	ldr	r3, [pc, #284]	; (8000a1c <tactic_blue_1+0x2e8>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	b2db      	uxtb	r3, r3
 8000902:	3301      	adds	r3, #1
 8000904:	b2da      	uxtb	r2, r3
 8000906:	4b45      	ldr	r3, [pc, #276]	; (8000a1c <tactic_blue_1+0x2e8>)
 8000908:	701a      	strb	r2, [r3, #0]
		break;
 800090a:	e0f1      	b.n	8000af0 <tactic_blue_1+0x3bc>
	case 4:
		sensors_case_timer = SENSOR_JJ;
 800090c:	4b44      	ldr	r3, [pc, #272]	; (8000a20 <tactic_blue_1+0x2ec>)
 800090e:	2201      	movs	r2, #1
 8000910:	701a      	strb	r2, [r3, #0]

		if (interrupted) {
 8000912:	4b44      	ldr	r3, [pc, #272]	; (8000a24 <tactic_blue_1+0x2f0>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	b2db      	uxtb	r3, r3
 8000918:	2b00      	cmp	r3, #0
 800091a:	d00b      	beq.n	8000934 <tactic_blue_1+0x200>
			interrupted_func_stop(AX_Pogonski);
 800091c:	79fb      	ldrb	r3, [r7, #7]
 800091e:	4618      	mov	r0, r3
 8000920:	f000 f8f0 	bl	8000b04 <interrupted_func_stop>
			tactic_state++;
 8000924:	4b3d      	ldr	r3, [pc, #244]	; (8000a1c <tactic_blue_1+0x2e8>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	b2db      	uxtb	r3, r3
 800092a:	3301      	adds	r3, #1
 800092c:	b2da      	uxtb	r2, r3
 800092e:	4b3b      	ldr	r3, [pc, #236]	; (8000a1c <tactic_blue_1+0x2e8>)
 8000930:	701a      	strb	r2, [r3, #0]
			ax_angle_move(AX_Pogonski, 0, 1023);

			TajmerDelay(150);
			tactic_state++;
		}
		break;
 8000932:	e0dd      	b.n	8000af0 <tactic_blue_1+0x3bc>
			ax_wheel_mode(AX_Pogonski);
 8000934:	79fb      	ldrb	r3, [r7, #7]
 8000936:	4618      	mov	r0, r3
 8000938:	f7ff fca1 	bl	800027e <ax_wheel_mode>
			TajmerDelay(100);
 800093c:	2064      	movs	r0, #100	; 0x64
 800093e:	f000 fad9 	bl	8000ef4 <TajmerDelay>
			ax_angle_move(AX_Pogonski, 0, 1023);
 8000942:	79fb      	ldrb	r3, [r7, #7]
 8000944:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000948:	2100      	movs	r1, #0
 800094a:	4618      	mov	r0, r3
 800094c:	f7ff fc3e 	bl	80001cc <ax_angle_move>
			TajmerDelay(150);
 8000950:	2096      	movs	r0, #150	; 0x96
 8000952:	f000 facf 	bl	8000ef4 <TajmerDelay>
			tactic_state++;
 8000956:	4b31      	ldr	r3, [pc, #196]	; (8000a1c <tactic_blue_1+0x2e8>)
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	b2db      	uxtb	r3, r3
 800095c:	3301      	adds	r3, #1
 800095e:	b2da      	uxtb	r2, r3
 8000960:	4b2e      	ldr	r3, [pc, #184]	; (8000a1c <tactic_blue_1+0x2e8>)
 8000962:	701a      	strb	r2, [r3, #0]
		break;
 8000964:	e0c4      	b.n	8000af0 <tactic_blue_1+0x3bc>
	case 5:
		sensors_case_timer = SENSOR_JJ;
 8000966:	4b2e      	ldr	r3, [pc, #184]	; (8000a20 <tactic_blue_1+0x2ec>)
 8000968:	2201      	movs	r2, #1
 800096a:	701a      	strb	r2, [r3, #0]

		if (interrupted) {
 800096c:	4b2d      	ldr	r3, [pc, #180]	; (8000a24 <tactic_blue_1+0x2f0>)
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	b2db      	uxtb	r3, r3
 8000972:	2b00      	cmp	r3, #0
 8000974:	d00b      	beq.n	800098e <tactic_blue_1+0x25a>
			interrupted_func_stop(AX_Pogonski);
 8000976:	79fb      	ldrb	r3, [r7, #7]
 8000978:	4618      	mov	r0, r3
 800097a:	f000 f8c3 	bl	8000b04 <interrupted_func_stop>
			tactic_state++;
 800097e:	4b27      	ldr	r3, [pc, #156]	; (8000a1c <tactic_blue_1+0x2e8>)
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	b2db      	uxtb	r3, r3
 8000984:	3301      	adds	r3, #1
 8000986:	b2da      	uxtb	r2, r3
 8000988:	4b24      	ldr	r3, [pc, #144]	; (8000a1c <tactic_blue_1+0x2e8>)
 800098a:	701a      	strb	r2, [r3, #0]
			ax_angle_move(AX_Pogonski, 0, 1023);

			TajmerDelay(150);
			tactic_state++;
		}
		break;
 800098c:	e0b0      	b.n	8000af0 <tactic_blue_1+0x3bc>
			ax_wheel_mode(AX_Pogonski);
 800098e:	79fb      	ldrb	r3, [r7, #7]
 8000990:	4618      	mov	r0, r3
 8000992:	f7ff fc74 	bl	800027e <ax_wheel_mode>
			TajmerDelay(100);
 8000996:	2064      	movs	r0, #100	; 0x64
 8000998:	f000 faac 	bl	8000ef4 <TajmerDelay>
			ax_angle_move(AX_Pogonski, 0, 1023);
 800099c:	79fb      	ldrb	r3, [r7, #7]
 800099e:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80009a2:	2100      	movs	r1, #0
 80009a4:	4618      	mov	r0, r3
 80009a6:	f7ff fc11 	bl	80001cc <ax_angle_move>
			TajmerDelay(150);
 80009aa:	2096      	movs	r0, #150	; 0x96
 80009ac:	f000 faa2 	bl	8000ef4 <TajmerDelay>
			tactic_state++;
 80009b0:	4b1a      	ldr	r3, [pc, #104]	; (8000a1c <tactic_blue_1+0x2e8>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	3301      	adds	r3, #1
 80009b8:	b2da      	uxtb	r2, r3
 80009ba:	4b18      	ldr	r3, [pc, #96]	; (8000a1c <tactic_blue_1+0x2e8>)
 80009bc:	701a      	strb	r2, [r3, #0]
		break;
 80009be:	e097      	b.n	8000af0 <tactic_blue_1+0x3bc>
	case 6:
		sensors_case_timer = SENSOR_JJ;
 80009c0:	4b17      	ldr	r3, [pc, #92]	; (8000a20 <tactic_blue_1+0x2ec>)
 80009c2:	2201      	movs	r2, #1
 80009c4:	701a      	strb	r2, [r3, #0]

		if (interrupted) {
 80009c6:	4b17      	ldr	r3, [pc, #92]	; (8000a24 <tactic_blue_1+0x2f0>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	b2db      	uxtb	r3, r3
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d00b      	beq.n	80009e8 <tactic_blue_1+0x2b4>
			interrupted_func_stop(AX_Pogonski);
 80009d0:	79fb      	ldrb	r3, [r7, #7]
 80009d2:	4618      	mov	r0, r3
 80009d4:	f000 f896 	bl	8000b04 <interrupted_func_stop>
			tactic_state++;
 80009d8:	4b10      	ldr	r3, [pc, #64]	; (8000a1c <tactic_blue_1+0x2e8>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	3301      	adds	r3, #1
 80009e0:	b2da      	uxtb	r2, r3
 80009e2:	4b0e      	ldr	r3, [pc, #56]	; (8000a1c <tactic_blue_1+0x2e8>)
 80009e4:	701a      	strb	r2, [r3, #0]
			ax_angle_move(AX_Pogonski, 0, 1023);

			TajmerDelay(150);
			tactic_state++;
		}
		break;
 80009e6:	e083      	b.n	8000af0 <tactic_blue_1+0x3bc>
			ax_wheel_mode(AX_Pogonski);
 80009e8:	79fb      	ldrb	r3, [r7, #7]
 80009ea:	4618      	mov	r0, r3
 80009ec:	f7ff fc47 	bl	800027e <ax_wheel_mode>
			TajmerDelay(100);
 80009f0:	2064      	movs	r0, #100	; 0x64
 80009f2:	f000 fa7f 	bl	8000ef4 <TajmerDelay>
			ax_angle_move(AX_Pogonski, 0, 1023);
 80009f6:	79fb      	ldrb	r3, [r7, #7]
 80009f8:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80009fc:	2100      	movs	r1, #0
 80009fe:	4618      	mov	r0, r3
 8000a00:	f7ff fbe4 	bl	80001cc <ax_angle_move>
			TajmerDelay(150);
 8000a04:	2096      	movs	r0, #150	; 0x96
 8000a06:	f000 fa75 	bl	8000ef4 <TajmerDelay>
			tactic_state++;
 8000a0a:	4b04      	ldr	r3, [pc, #16]	; (8000a1c <tactic_blue_1+0x2e8>)
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	b2db      	uxtb	r3, r3
 8000a10:	3301      	adds	r3, #1
 8000a12:	b2da      	uxtb	r2, r3
 8000a14:	4b01      	ldr	r3, [pc, #4]	; (8000a1c <tactic_blue_1+0x2e8>)
 8000a16:	701a      	strb	r2, [r3, #0]
		break;
 8000a18:	e06a      	b.n	8000af0 <tactic_blue_1+0x3bc>
 8000a1a:	bf00      	nop
 8000a1c:	2000002c 	.word	0x2000002c
 8000a20:	20000034 	.word	0x20000034
 8000a24:	20000035 	.word	0x20000035
	case 7:
		sensors_case_timer = SENSOR_JJ;
 8000a28:	4b33      	ldr	r3, [pc, #204]	; (8000af8 <tactic_blue_1+0x3c4>)
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	701a      	strb	r2, [r3, #0]

		if (interrupted) {
 8000a2e:	4b33      	ldr	r3, [pc, #204]	; (8000afc <tactic_blue_1+0x3c8>)
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d00b      	beq.n	8000a50 <tactic_blue_1+0x31c>
			interrupted_func_stop(AX_Pogonski);
 8000a38:	79fb      	ldrb	r3, [r7, #7]
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f000 f862 	bl	8000b04 <interrupted_func_stop>
			tactic_state++;
 8000a40:	4b2f      	ldr	r3, [pc, #188]	; (8000b00 <tactic_blue_1+0x3cc>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	3301      	adds	r3, #1
 8000a48:	b2da      	uxtb	r2, r3
 8000a4a:	4b2d      	ldr	r3, [pc, #180]	; (8000b00 <tactic_blue_1+0x3cc>)
 8000a4c:	701a      	strb	r2, [r3, #0]
			ax_angle_move(AX_Pogonski, 0, 1023);

			TajmerDelay(150);
			tactic_state++;
		}
		break;
 8000a4e:	e04f      	b.n	8000af0 <tactic_blue_1+0x3bc>
			ax_wheel_mode(AX_Pogonski);
 8000a50:	79fb      	ldrb	r3, [r7, #7]
 8000a52:	4618      	mov	r0, r3
 8000a54:	f7ff fc13 	bl	800027e <ax_wheel_mode>
			TajmerDelay(100);
 8000a58:	2064      	movs	r0, #100	; 0x64
 8000a5a:	f000 fa4b 	bl	8000ef4 <TajmerDelay>
			ax_angle_move(AX_Pogonski, 0, 1023);
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000a64:	2100      	movs	r1, #0
 8000a66:	4618      	mov	r0, r3
 8000a68:	f7ff fbb0 	bl	80001cc <ax_angle_move>
			TajmerDelay(150);
 8000a6c:	2096      	movs	r0, #150	; 0x96
 8000a6e:	f000 fa41 	bl	8000ef4 <TajmerDelay>
			tactic_state++;
 8000a72:	4b23      	ldr	r3, [pc, #140]	; (8000b00 <tactic_blue_1+0x3cc>)
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	3301      	adds	r3, #1
 8000a7a:	b2da      	uxtb	r2, r3
 8000a7c:	4b20      	ldr	r3, [pc, #128]	; (8000b00 <tactic_blue_1+0x3cc>)
 8000a7e:	701a      	strb	r2, [r3, #0]
		break;
 8000a80:	e036      	b.n	8000af0 <tactic_blue_1+0x3bc>
	case 8:
		sensors_case_timer = SENSOR_JJ;
 8000a82:	4b1d      	ldr	r3, [pc, #116]	; (8000af8 <tactic_blue_1+0x3c4>)
 8000a84:	2201      	movs	r2, #1
 8000a86:	701a      	strb	r2, [r3, #0]

		if (interrupted) {
 8000a88:	4b1c      	ldr	r3, [pc, #112]	; (8000afc <tactic_blue_1+0x3c8>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d00b      	beq.n	8000aaa <tactic_blue_1+0x376>
			interrupted_func_stop(AX_Pogonski);
 8000a92:	79fb      	ldrb	r3, [r7, #7]
 8000a94:	4618      	mov	r0, r3
 8000a96:	f000 f835 	bl	8000b04 <interrupted_func_stop>
			tactic_state++;
 8000a9a:	4b19      	ldr	r3, [pc, #100]	; (8000b00 <tactic_blue_1+0x3cc>)
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	3301      	adds	r3, #1
 8000aa2:	b2da      	uxtb	r2, r3
 8000aa4:	4b16      	ldr	r3, [pc, #88]	; (8000b00 <tactic_blue_1+0x3cc>)
 8000aa6:	701a      	strb	r2, [r3, #0]
			ax_angle_move(AX_Pogonski, 0, 1023);

			TajmerDelay(150);
			tactic_state++;
		}
		break;
 8000aa8:	e022      	b.n	8000af0 <tactic_blue_1+0x3bc>
			ax_wheel_mode(AX_Pogonski);
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	4618      	mov	r0, r3
 8000aae:	f7ff fbe6 	bl	800027e <ax_wheel_mode>
			TajmerDelay(100);
 8000ab2:	2064      	movs	r0, #100	; 0x64
 8000ab4:	f000 fa1e 	bl	8000ef4 <TajmerDelay>
			ax_angle_move(AX_Pogonski, 0, 1023);
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000abe:	2100      	movs	r1, #0
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f7ff fb83 	bl	80001cc <ax_angle_move>
			TajmerDelay(150);
 8000ac6:	2096      	movs	r0, #150	; 0x96
 8000ac8:	f000 fa14 	bl	8000ef4 <TajmerDelay>
			tactic_state++;
 8000acc:	4b0c      	ldr	r3, [pc, #48]	; (8000b00 <tactic_blue_1+0x3cc>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	b2da      	uxtb	r2, r3
 8000ad6:	4b0a      	ldr	r3, [pc, #40]	; (8000b00 <tactic_blue_1+0x3cc>)
 8000ad8:	701a      	strb	r2, [r3, #0]
		break;
 8000ada:	e009      	b.n	8000af0 <tactic_blue_1+0x3bc>

	case 9:
		ax_angle_move(AX_Pogonski, 0, 0);
 8000adc:	79fb      	ldrb	r3, [r7, #7]
 8000ade:	2200      	movs	r2, #0
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f7ff fb72 	bl	80001cc <ax_angle_move>
		break;
 8000ae8:	e002      	b.n	8000af0 <tactic_blue_1+0x3bc>
	default:
		break;
 8000aea:	bf00      	nop
 8000aec:	e000      	b.n	8000af0 <tactic_blue_1+0x3bc>
		break;
 8000aee:	bf00      	nop
	}
}
 8000af0:	bf00      	nop
 8000af2:	3708      	adds	r7, #8
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	20000034 	.word	0x20000034
 8000afc:	20000035 	.word	0x20000035
 8000b00:	2000002c 	.word	0x2000002c

08000b04 <interrupted_func_stop>:
	default:
		break;
	}
}

static void interrupted_func_stop(uint8_t AX_Pogonski) {
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	71fb      	strb	r3, [r7, #7]
	TajmerDelay(200);
 8000b0e:	20c8      	movs	r0, #200	; 0xc8
 8000b10:	f000 f9f0 	bl	8000ef4 <TajmerDelay>
	ax_angle_move(AX_Pogonski, 0, 0);
 8000b14:	79fb      	ldrb	r3, [r7, #7]
 8000b16:	2200      	movs	r2, #0
 8000b18:	2100      	movs	r1, #0
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f7ff fb56 	bl	80001cc <ax_angle_move>
	TajmerDelay(300);
 8000b20:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000b24:	f000 f9e6 	bl	8000ef4 <TajmerDelay>
}
 8000b28:	bf00      	nop
 8000b2a:	3708      	adds	r7, #8
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <io>:
static void
portA_init();

void
io ()
 {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
	portC_init();
 8000b34:	f000 f806 	bl	8000b44 <portC_init>
	portB_init();
 8000b38:	f000 f814 	bl	8000b64 <portB_init>
	portA_init();
 8000b3c:	f000 f842 	bl	8000bc4 <portA_init>
}
 8000b40:	bf00      	nop
 8000b42:	bd80      	pop	{r7, pc}

08000b44 <portC_init>:

static void
portC_init()
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= (0b1 << 2);
 8000b48:	4b05      	ldr	r3, [pc, #20]	; (8000b60 <portC_init+0x1c>)
 8000b4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b4c:	4a04      	ldr	r2, [pc, #16]	; (8000b60 <portC_init+0x1c>)
 8000b4e:	f043 0304 	orr.w	r3, r3, #4
 8000b52:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8000b54:	bf00      	nop
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	40021000 	.word	0x40021000

08000b64 <portB_init>:

static void
portB_init()
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
	RCC-> AHB2ENR |= (0b1 << 1);
 8000b68:	4b14      	ldr	r3, [pc, #80]	; (8000bbc <portB_init+0x58>)
 8000b6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b6c:	4a13      	ldr	r2, [pc, #76]	; (8000bbc <portB_init+0x58>)
 8000b6e:	f043 0302 	orr.w	r3, r3, #2
 8000b72:	64d3      	str	r3, [r2, #76]	; 0x4c

	GPIOB->MODER &= ~(0b11 << 2 * 3);
 8000b74:	4b12      	ldr	r3, [pc, #72]	; (8000bc0 <portB_init+0x5c>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a11      	ldr	r2, [pc, #68]	; (8000bc0 <portB_init+0x5c>)
 8000b7a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8000b7e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0b01 << 2 * 3);
 8000b80:	4b0f      	ldr	r3, [pc, #60]	; (8000bc0 <portB_init+0x5c>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a0e      	ldr	r2, [pc, #56]	; (8000bc0 <portB_init+0x5c>)
 8000b86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b8a:	6013      	str	r3, [r2, #0]
	GPIOB->OTYPER &= ~(0b1 << 3);
 8000b8c:	4b0c      	ldr	r3, [pc, #48]	; (8000bc0 <portB_init+0x5c>)
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	4a0b      	ldr	r2, [pc, #44]	; (8000bc0 <portB_init+0x5c>)
 8000b92:	f023 0308 	bic.w	r3, r3, #8
 8000b96:	6053      	str	r3, [r2, #4]
	GPIOB->OSPEEDR |= (0b11 << 2 * 3);
 8000b98:	4b09      	ldr	r3, [pc, #36]	; (8000bc0 <portB_init+0x5c>)
 8000b9a:	689b      	ldr	r3, [r3, #8]
 8000b9c:	4a08      	ldr	r2, [pc, #32]	; (8000bc0 <portB_init+0x5c>)
 8000b9e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000ba2:	6093      	str	r3, [r2, #8]
	GPIOB->PUPDR &= ~(0b11 << 2 * 3);
 8000ba4:	4b06      	ldr	r3, [pc, #24]	; (8000bc0 <portB_init+0x5c>)
 8000ba6:	68db      	ldr	r3, [r3, #12]
 8000ba8:	4a05      	ldr	r2, [pc, #20]	; (8000bc0 <portB_init+0x5c>)
 8000baa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8000bae:	60d3      	str	r3, [r2, #12]
}
 8000bb0:	bf00      	nop
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	40021000 	.word	0x40021000
 8000bc0:	48000400 	.word	0x48000400

08000bc4 <portA_init>:

static void
portA_init()
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
	RCC-> AHB2ENR |= (0b1 << 0);
 8000bc8:	4b73      	ldr	r3, [pc, #460]	; (8000d98 <portA_init+0x1d4>)
 8000bca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bcc:	4a72      	ldr	r2, [pc, #456]	; (8000d98 <portA_init+0x1d4>)
 8000bce:	f043 0301 	orr.w	r3, r3, #1
 8000bd2:	64d3      	str	r3, [r2, #76]	; 0x4c

	GPIOA->MODER &= ~(0b11 << 2 * CINC);
 8000bd4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	2207      	movs	r2, #7
 8000bdc:	0052      	lsls	r2, r2, #1
 8000bde:	2103      	movs	r1, #3
 8000be0:	fa01 f202 	lsl.w	r2, r1, r2
 8000be4:	43d2      	mvns	r2, r2
 8000be6:	4611      	mov	r1, r2
 8000be8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000bec:	400b      	ands	r3, r1
 8000bee:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(0b11 << 2 * CINC); //low speed
 8000bf0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	2207      	movs	r2, #7
 8000bf8:	0052      	lsls	r2, r2, #1
 8000bfa:	2103      	movs	r1, #3
 8000bfc:	fa01 f202 	lsl.w	r2, r1, r2
 8000c00:	43d2      	mvns	r2, r2
 8000c02:	4611      	mov	r1, r2
 8000c04:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c08:	400b      	ands	r3, r1
 8000c0a:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(0b11 << 2 *CINC);
 8000c0c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c10:	68db      	ldr	r3, [r3, #12]
 8000c12:	2207      	movs	r2, #7
 8000c14:	0052      	lsls	r2, r2, #1
 8000c16:	2103      	movs	r1, #3
 8000c18:	fa01 f202 	lsl.w	r2, r1, r2
 8000c1c:	43d2      	mvns	r2, r2
 8000c1e:	4611      	mov	r1, r2
 8000c20:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c24:	400b      	ands	r3, r1
 8000c26:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (0b10 << 2*CINC);
 8000c28:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c2c:	68db      	ldr	r3, [r3, #12]
 8000c2e:	2207      	movs	r2, #7
 8000c30:	0052      	lsls	r2, r2, #1
 8000c32:	2102      	movs	r1, #2
 8000c34:	fa01 f202 	lsl.w	r2, r1, r2
 8000c38:	4611      	mov	r1, r2
 8000c3a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c3e:	430b      	orrs	r3, r1
 8000c40:	60d3      	str	r3, [r2, #12]

	GPIOA->MODER &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_2);
 8000c42:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	2209      	movs	r2, #9
 8000c4a:	0052      	lsls	r2, r2, #1
 8000c4c:	2103      	movs	r1, #3
 8000c4e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c52:	43d2      	mvns	r2, r2
 8000c54:	4611      	mov	r1, r2
 8000c56:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c5a:	400b      	ands	r3, r1
 8000c5c:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_2); //low speed
 8000c5e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c62:	689b      	ldr	r3, [r3, #8]
 8000c64:	2209      	movs	r2, #9
 8000c66:	0052      	lsls	r2, r2, #1
 8000c68:	2103      	movs	r1, #3
 8000c6a:	fa01 f202 	lsl.w	r2, r1, r2
 8000c6e:	43d2      	mvns	r2, r2
 8000c70:	4611      	mov	r1, r2
 8000c72:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c76:	400b      	ands	r3, r1
 8000c78:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_2);
 8000c7a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c7e:	68db      	ldr	r3, [r3, #12]
 8000c80:	2209      	movs	r2, #9
 8000c82:	0052      	lsls	r2, r2, #1
 8000c84:	2103      	movs	r1, #3
 8000c86:	fa01 f202 	lsl.w	r2, r1, r2
 8000c8a:	43d2      	mvns	r2, r2
 8000c8c:	4611      	mov	r1, r2
 8000c8e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c92:	400b      	ands	r3, r1
 8000c94:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (0b10 << 2 * PREKIDAC_TAKTIKE_2);
 8000c96:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c9a:	68db      	ldr	r3, [r3, #12]
 8000c9c:	2209      	movs	r2, #9
 8000c9e:	0052      	lsls	r2, r2, #1
 8000ca0:	2102      	movs	r1, #2
 8000ca2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ca6:	4611      	mov	r1, r2
 8000ca8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000cac:	430b      	orrs	r3, r1
 8000cae:	60d3      	str	r3, [r2, #12]

	GPIOA->MODER &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_3);
 8000cb0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	220a      	movs	r2, #10
 8000cb8:	0052      	lsls	r2, r2, #1
 8000cba:	2103      	movs	r1, #3
 8000cbc:	fa01 f202 	lsl.w	r2, r1, r2
 8000cc0:	43d2      	mvns	r2, r2
 8000cc2:	4611      	mov	r1, r2
 8000cc4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000cc8:	400b      	ands	r3, r1
 8000cca:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_3); //low speed
 8000ccc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cd0:	689b      	ldr	r3, [r3, #8]
 8000cd2:	220a      	movs	r2, #10
 8000cd4:	0052      	lsls	r2, r2, #1
 8000cd6:	2103      	movs	r1, #3
 8000cd8:	fa01 f202 	lsl.w	r2, r1, r2
 8000cdc:	43d2      	mvns	r2, r2
 8000cde:	4611      	mov	r1, r2
 8000ce0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000ce4:	400b      	ands	r3, r1
 8000ce6:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_3);
 8000ce8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cec:	68db      	ldr	r3, [r3, #12]
 8000cee:	220a      	movs	r2, #10
 8000cf0:	0052      	lsls	r2, r2, #1
 8000cf2:	2103      	movs	r1, #3
 8000cf4:	fa01 f202 	lsl.w	r2, r1, r2
 8000cf8:	43d2      	mvns	r2, r2
 8000cfa:	4611      	mov	r1, r2
 8000cfc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d00:	400b      	ands	r3, r1
 8000d02:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (0b10 << 2 * PREKIDAC_TAKTIKE_3);
 8000d04:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d08:	68db      	ldr	r3, [r3, #12]
 8000d0a:	220a      	movs	r2, #10
 8000d0c:	0052      	lsls	r2, r2, #1
 8000d0e:	2102      	movs	r1, #2
 8000d10:	fa01 f202 	lsl.w	r2, r1, r2
 8000d14:	4611      	mov	r1, r2
 8000d16:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d1a:	430b      	orrs	r3, r1
 8000d1c:	60d3      	str	r3, [r2, #12]

	GPIOA->MODER &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_4);
 8000d1e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	220b      	movs	r2, #11
 8000d26:	0052      	lsls	r2, r2, #1
 8000d28:	2103      	movs	r1, #3
 8000d2a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d2e:	43d2      	mvns	r2, r2
 8000d30:	4611      	mov	r1, r2
 8000d32:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d36:	400b      	ands	r3, r1
 8000d38:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_4); //low speed
 8000d3a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d3e:	689b      	ldr	r3, [r3, #8]
 8000d40:	220b      	movs	r2, #11
 8000d42:	0052      	lsls	r2, r2, #1
 8000d44:	2103      	movs	r1, #3
 8000d46:	fa01 f202 	lsl.w	r2, r1, r2
 8000d4a:	43d2      	mvns	r2, r2
 8000d4c:	4611      	mov	r1, r2
 8000d4e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d52:	400b      	ands	r3, r1
 8000d54:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_4);
 8000d56:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	220b      	movs	r2, #11
 8000d5e:	0052      	lsls	r2, r2, #1
 8000d60:	2103      	movs	r1, #3
 8000d62:	fa01 f202 	lsl.w	r2, r1, r2
 8000d66:	43d2      	mvns	r2, r2
 8000d68:	4611      	mov	r1, r2
 8000d6a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d6e:	400b      	ands	r3, r1
 8000d70:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (0b10 << 2*PREKIDAC_TAKTIKE_4);
 8000d72:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d76:	68db      	ldr	r3, [r3, #12]
 8000d78:	220b      	movs	r2, #11
 8000d7a:	0052      	lsls	r2, r2, #1
 8000d7c:	2102      	movs	r1, #2
 8000d7e:	fa01 f202 	lsl.w	r2, r1, r2
 8000d82:	4611      	mov	r1, r2
 8000d84:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d88:	430b      	orrs	r3, r1
 8000d8a:	60d3      	str	r3, [r2, #12]
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	40021000 	.word	0x40021000

08000d9c <IO_cinc>:

}

bool
IO_cinc()
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
	if(!(GPIOA->IDR & (0b1 << CINC)))
 8000da0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000da4:	691b      	ldr	r3, [r3, #16]
 8000da6:	2207      	movs	r2, #7
 8000da8:	4611      	mov	r1, r2
 8000daa:	2201      	movs	r2, #1
 8000dac:	408a      	lsls	r2, r1
 8000dae:	4013      	ands	r3, r2
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d107      	bne.n	8000dc4 <IO_cinc+0x28>
		counter++;
 8000db4:	4b0b      	ldr	r3, [pc, #44]	; (8000de4 <IO_cinc+0x48>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	3301      	adds	r3, #1
 8000dbc:	b2da      	uxtb	r2, r3
 8000dbe:	4b09      	ldr	r3, [pc, #36]	; (8000de4 <IO_cinc+0x48>)
 8000dc0:	701a      	strb	r2, [r3, #0]
 8000dc2:	e002      	b.n	8000dca <IO_cinc+0x2e>
	else
		counter=0;
 8000dc4:	4b07      	ldr	r3, [pc, #28]	; (8000de4 <IO_cinc+0x48>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	701a      	strb	r2, [r3, #0]
	if(counter)
 8000dca:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <IO_cinc+0x48>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	b2db      	uxtb	r3, r3
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <IO_cinc+0x3c>
		return true;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	e000      	b.n	8000dda <IO_cinc+0x3e>
	return false;
 8000dd8:	2300      	movs	r3, #0
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr
 8000de4:	2000002d 	.word	0x2000002d

08000de8 <Taktika_SIMA_CETVRTI_4>:
           tactic_yellow_3(ID_SIMA3_POGONSKI, ID_SIMA3_ZAKRETNI);
}

void
Taktika_SIMA_CETVRTI_4()
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
	if(!(GPIOA->IDR & (0b1 << PREKIDAC_TAKTIKE_4)))
 8000dec:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000df0:	691b      	ldr	r3, [r3, #16]
 8000df2:	220b      	movs	r2, #11
 8000df4:	4611      	mov	r1, r2
 8000df6:	2201      	movs	r2, #1
 8000df8:	408a      	lsls	r2, r1
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d104      	bne.n	8000e0a <Taktika_SIMA_CETVRTI_4+0x22>
          tactic_blue_1(ID_SIMA4_POGONSKI, ID_SIMA4_ZAKRETNI);
 8000e00:	210c      	movs	r1, #12
 8000e02:	200d      	movs	r0, #13
 8000e04:	f7ff fc96 	bl	8000734 <tactic_blue_1>
		else
          tactic_yellow_1(ID_SIMA4_POGONSKI, ID_SIMA4_ZAKRETNI);
}
 8000e08:	e003      	b.n	8000e12 <Taktika_SIMA_CETVRTI_4+0x2a>
          tactic_yellow_1(ID_SIMA4_POGONSKI, ID_SIMA4_ZAKRETNI);
 8000e0a:	210c      	movs	r1, #12
 8000e0c:	200d      	movs	r0, #13
 8000e0e:	f7ff faa9 	bl	8000364 <tactic_yellow_1>
}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}

08000e16 <tajmer_init>:
volatile bool interrupted = false;


void
tajmer_init()
{
 8000e16:	b580      	push	{r7, lr}
 8000e18:	af00      	add	r7, sp, #0
 tim2_init();
 8000e1a:	f000 f803 	bl	8000e24 <tim2_init>
}
 8000e1e:	bf00      	nop
 8000e20:	bd80      	pop	{r7, pc}
	...

08000e24 <tim2_init>:

static void
tim2_init()
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
	RCC->APB1ENR1 |= (0b1 << 0);
 8000e2a:	4b28      	ldr	r3, [pc, #160]	; (8000ecc <tim2_init+0xa8>)
 8000e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e2e:	4a27      	ldr	r2, [pc, #156]	; (8000ecc <tim2_init+0xa8>)
 8000e30:	f043 0301 	orr.w	r3, r3, #1
 8000e34:	6593      	str	r3, [r2, #88]	; 0x58

	TIM2-> PSC = 80-1; //80MHz -> 1MHz
 8000e36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e3a:	224f      	movs	r2, #79	; 0x4f
 8000e3c:	629a      	str	r2, [r3, #40]	; 0x28

	TIM2-> ARR = 1000-1; //1MHz -> 1kHz
 8000e3e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e42:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e46:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM2->CR1 &= ~((0b1 << 1) || (0b1 << 2));
 8000e48:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e52:	f023 0301 	bic.w	r3, r3, #1
 8000e56:	6013      	str	r3, [r2, #0]

	TIM2->EGR |= (0b1 << 0);
 8000e58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e5c:	695b      	ldr	r3, [r3, #20]
 8000e5e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e62:	f043 0301 	orr.w	r3, r3, #1
 8000e66:	6153      	str	r3, [r2, #20]

	TIM2->DIER |= (0b1 << 0);
 8000e68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e6c:	68db      	ldr	r3, [r3, #12]
 8000e6e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e72:	f043 0301 	orr.w	r3, r3, #1
 8000e76:	60d3      	str	r3, [r2, #12]

	while (!(TIM2->SR & (0b1 << 0)));
 8000e78:	bf00      	nop
 8000e7a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e7e:	691b      	ldr	r3, [r3, #16]
 8000e80:	f003 0301 	and.w	r3, r3, #1
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d0f8      	beq.n	8000e7a <tim2_init+0x56>

	TIM2->SR &= ~(0b1 << 0);
 8000e88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e8c:	691b      	ldr	r3, [r3, #16]
 8000e8e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e92:	f023 0301 	bic.w	r3, r3, #1
 8000e96:	6113      	str	r3, [r2, #16]
	TIM2->CR1 |= (0b1 << 2);
 8000e98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ea2:	f043 0304 	orr.w	r3, r3, #4
 8000ea6:	6013      	str	r3, [r2, #0]

	uint8_t const TIM2_PREKID = 28;
 8000ea8:	231c      	movs	r3, #28
 8000eaa:	71fb      	strb	r3, [r7, #7]
	NVIC->ISER[0] |= (0b1 << TIM2_PREKID);
 8000eac:	4b08      	ldr	r3, [pc, #32]	; (8000ed0 <tim2_init+0xac>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	79fa      	ldrb	r2, [r7, #7]
 8000eb2:	2101      	movs	r1, #1
 8000eb4:	fa01 f202 	lsl.w	r2, r1, r2
 8000eb8:	4611      	mov	r1, r2
 8000eba:	4a05      	ldr	r2, [pc, #20]	; (8000ed0 <tim2_init+0xac>)
 8000ebc:	430b      	orrs	r3, r1
 8000ebe:	6013      	str	r3, [r2, #0]

	//TIM2->CR1 |= (0b1 << 0);
}
 8000ec0:	bf00      	nop
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr
 8000ecc:	40021000 	.word	0x40021000
 8000ed0:	e000e100 	.word	0xe000e100

08000ed4 <timer_start_sys_time>:

void
timer_start_sys_time ()
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  TIM2->CR1 |= (0b1 << 0);	//tek ga ovo ukljucuje
 8000ed8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ee2:	f043 0301 	orr.w	r3, r3, #1
 8000ee6:	6013      	str	r3, [r2, #0]
}
 8000ee8:	bf00      	nop
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
	...

08000ef4 <TajmerDelay>:
    return false;
  flag_delay = true;
  return true;
}

void TajmerDelay(uint32_t ms) {
 8000ef4:	b480      	push	{r7}
 8000ef6:	b085      	sub	sp, #20
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
	uint32_t PocVreme = sys_time_ms;
 8000efc:	4b09      	ldr	r3, [pc, #36]	; (8000f24 <TajmerDelay+0x30>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	60fb      	str	r3, [r7, #12]
	while (sys_time_ms <= PocVreme + ms) {
 8000f02:	e000      	b.n	8000f06 <TajmerDelay+0x12>
		__NOP();
 8000f04:	bf00      	nop
	while (sys_time_ms <= PocVreme + ms) {
 8000f06:	68fa      	ldr	r2, [r7, #12]
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	441a      	add	r2, r3
 8000f0c:	4b05      	ldr	r3, [pc, #20]	; (8000f24 <TajmerDelay+0x30>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	429a      	cmp	r2, r3
 8000f12:	d2f7      	bcs.n	8000f04 <TajmerDelay+0x10>
	}

}
 8000f14:	bf00      	nop
 8000f16:	bf00      	nop
 8000f18:	3714      	adds	r7, #20
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	20000030 	.word	0x20000030

08000f28 <TIM2_IRQHandler>:

void
TIM2_IRQHandler ()
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  // poziva se svake milisekunde
  // proveri da li je stvarno TIM2 pozvao rutinu
  if ((TIM2->SR & (0b1 << 0)) == (0b1 << 0))
 8000f2c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f30:	691b      	ldr	r3, [r3, #16]
 8000f32:	f003 0301 	and.w	r3, r3, #1
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d118      	bne.n	8000f6c <TIM2_IRQHandler+0x44>
    {
      TIM2->SR &= ~(0b1 << 0);	// da bi sledeci put mogli da detektujemo prekid
 8000f3a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f3e:	691b      	ldr	r3, [r3, #16]
 8000f40:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f44:	f023 0301 	bic.w	r3, r3, #1
 8000f48:	6113      	str	r3, [r2, #16]

      sys_time_ms++;
 8000f4a:	4b14      	ldr	r3, [pc, #80]	; (8000f9c <TIM2_IRQHandler+0x74>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	3301      	adds	r3, #1
 8000f50:	4a12      	ldr	r2, [pc, #72]	; (8000f9c <TIM2_IRQHandler+0x74>)
 8000f52:	6013      	str	r3, [r2, #0]

      if(sys_time_ms >= 9500)
 8000f54:	4b11      	ldr	r3, [pc, #68]	; (8000f9c <TIM2_IRQHandler+0x74>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f242 521b 	movw	r2, #9499	; 0x251b
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d905      	bls.n	8000f6c <TIM2_IRQHandler+0x44>
      {
//    	  ax_angle_move(ID_SIMA2_POGONSKI, 0, 0);
//    	  ax_angle_move(ID_SIMA3_POGONSKI, 0, 0);
    	  ax_angle_move(ID_SIMA4_POGONSKI, 0, 0);
 8000f60:	2200      	movs	r2, #0
 8000f62:	2100      	movs	r1, #0
 8000f64:	200d      	movs	r0, #13
 8000f66:	f7ff f931 	bl	80001cc <ax_angle_move>
    	  while(1);
 8000f6a:	e7fe      	b.n	8000f6a <TIM2_IRQHandler+0x42>
      }
    }

  switch (sensors_case_timer) {
 8000f6c:	4b0c      	ldr	r3, [pc, #48]	; (8000fa0 <TIM2_IRQHandler+0x78>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d008      	beq.n	8000f88 <TIM2_IRQHandler+0x60>
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d10a      	bne.n	8000f90 <TIM2_IRQHandler+0x68>
	case SENSOR_JJ:
		interrupted = sensor_JedanJedini();
 8000f7a:	f7ff f9db 	bl	8000334 <sensor_JedanJedini>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	461a      	mov	r2, r3
 8000f82:	4b08      	ldr	r3, [pc, #32]	; (8000fa4 <TIM2_IRQHandler+0x7c>)
 8000f84:	701a      	strb	r2, [r3, #0]
		break;
 8000f86:	e007      	b.n	8000f98 <TIM2_IRQHandler+0x70>
	case SENSORS_OFF:
		  interrupted = false;
 8000f88:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <TIM2_IRQHandler+0x7c>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	701a      	strb	r2, [r3, #0]
		  break;
 8000f8e:	e003      	b.n	8000f98 <TIM2_IRQHandler+0x70>
	default:
		  interrupted = false;
 8000f90:	4b04      	ldr	r3, [pc, #16]	; (8000fa4 <TIM2_IRQHandler+0x7c>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	701a      	strb	r2, [r3, #0]
		break;
 8000f96:	bf00      	nop
    }
}
 8000f98:	bf00      	nop
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20000030 	.word	0x20000030
 8000fa0:	20000034 	.word	0x20000034
 8000fa4:	20000035 	.word	0x20000035

08000fa8 <UART_init>:
static void
UART1_init();

void
UART_init()
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
	UART1_init();
 8000fac:	f000 f802 	bl	8000fb4 <UART1_init>
}
 8000fb0:	bf00      	nop
 8000fb2:	bd80      	pop	{r7, pc}

08000fb4 <UART1_init>:

static void
UART1_init()
{
 8000fb4:	b490      	push	{r4, r7}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
	//PB6 i PB7 AF7
	RCC->APB2ENR |= (0b1 << 14); //takt na USART1
 8000fba:	4b99      	ldr	r3, [pc, #612]	; (8001220 <UART1_init+0x26c>)
 8000fbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fbe:	4a98      	ldr	r2, [pc, #608]	; (8001220 <UART1_init+0x26c>)
 8000fc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fc4:	6613      	str	r3, [r2, #96]	; 0x60
	RCC->AHB2ENR |= (0b1 << 1); //takt za gpioB
 8000fc6:	4b96      	ldr	r3, [pc, #600]	; (8001220 <UART1_init+0x26c>)
 8000fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fca:	4a95      	ldr	r2, [pc, #596]	; (8001220 <UART1_init+0x26c>)
 8000fcc:	f043 0302 	orr.w	r3, r3, #2
 8000fd0:	64d3      	str	r3, [r2, #76]	; 0x4c

	uint8_t const TX_PIN = 6;
 8000fd2:	2306      	movs	r3, #6
 8000fd4:	71fb      	strb	r3, [r7, #7]
	uint8_t const RX_PIN = 7;
 8000fd6:	2307      	movs	r3, #7
 8000fd8:	71bb      	strb	r3, [r7, #6]

	GPIOB->MODER &= ~(0b11 << TX_PIN * 2);
 8000fda:	4b92      	ldr	r3, [pc, #584]	; (8001224 <UART1_init+0x270>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	79fa      	ldrb	r2, [r7, #7]
 8000fe0:	0052      	lsls	r2, r2, #1
 8000fe2:	2103      	movs	r1, #3
 8000fe4:	fa01 f202 	lsl.w	r2, r1, r2
 8000fe8:	43d2      	mvns	r2, r2
 8000fea:	4611      	mov	r1, r2
 8000fec:	4a8d      	ldr	r2, [pc, #564]	; (8001224 <UART1_init+0x270>)
 8000fee:	400b      	ands	r3, r1
 8000ff0:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(0b11 << RX_PIN * 2);
 8000ff2:	4b8c      	ldr	r3, [pc, #560]	; (8001224 <UART1_init+0x270>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	79ba      	ldrb	r2, [r7, #6]
 8000ff8:	0052      	lsls	r2, r2, #1
 8000ffa:	2103      	movs	r1, #3
 8000ffc:	fa01 f202 	lsl.w	r2, r1, r2
 8001000:	43d2      	mvns	r2, r2
 8001002:	4611      	mov	r1, r2
 8001004:	4a87      	ldr	r2, [pc, #540]	; (8001224 <UART1_init+0x270>)
 8001006:	400b      	ands	r3, r1
 8001008:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0b10 << TX_PIN * 2);
 800100a:	4b86      	ldr	r3, [pc, #536]	; (8001224 <UART1_init+0x270>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	79fa      	ldrb	r2, [r7, #7]
 8001010:	0052      	lsls	r2, r2, #1
 8001012:	2102      	movs	r1, #2
 8001014:	fa01 f202 	lsl.w	r2, r1, r2
 8001018:	4611      	mov	r1, r2
 800101a:	4a82      	ldr	r2, [pc, #520]	; (8001224 <UART1_init+0x270>)
 800101c:	430b      	orrs	r3, r1
 800101e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0b10 << RX_PIN * 2);
 8001020:	4b80      	ldr	r3, [pc, #512]	; (8001224 <UART1_init+0x270>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	79ba      	ldrb	r2, [r7, #6]
 8001026:	0052      	lsls	r2, r2, #1
 8001028:	2102      	movs	r1, #2
 800102a:	fa01 f202 	lsl.w	r2, r1, r2
 800102e:	4611      	mov	r1, r2
 8001030:	4a7c      	ldr	r2, [pc, #496]	; (8001224 <UART1_init+0x270>)
 8001032:	430b      	orrs	r3, r1
 8001034:	6013      	str	r3, [r2, #0]

	GPIOB->OTYPER |= (0b1 << TX_PIN);
 8001036:	4b7b      	ldr	r3, [pc, #492]	; (8001224 <UART1_init+0x270>)
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	79fa      	ldrb	r2, [r7, #7]
 800103c:	2101      	movs	r1, #1
 800103e:	fa01 f202 	lsl.w	r2, r1, r2
 8001042:	4611      	mov	r1, r2
 8001044:	4a77      	ldr	r2, [pc, #476]	; (8001224 <UART1_init+0x270>)
 8001046:	430b      	orrs	r3, r1
 8001048:	6053      	str	r3, [r2, #4]
	GPIOB->PUPDR &= ~(0b11 << TX_PIN*2);
 800104a:	4b76      	ldr	r3, [pc, #472]	; (8001224 <UART1_init+0x270>)
 800104c:	68db      	ldr	r3, [r3, #12]
 800104e:	79fa      	ldrb	r2, [r7, #7]
 8001050:	0052      	lsls	r2, r2, #1
 8001052:	2103      	movs	r1, #3
 8001054:	fa01 f202 	lsl.w	r2, r1, r2
 8001058:	43d2      	mvns	r2, r2
 800105a:	4611      	mov	r1, r2
 800105c:	4a71      	ldr	r2, [pc, #452]	; (8001224 <UART1_init+0x270>)
 800105e:	400b      	ands	r3, r1
 8001060:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (0b01 << TX_PIN*2);
 8001062:	4b70      	ldr	r3, [pc, #448]	; (8001224 <UART1_init+0x270>)
 8001064:	68db      	ldr	r3, [r3, #12]
 8001066:	79fa      	ldrb	r2, [r7, #7]
 8001068:	0052      	lsls	r2, r2, #1
 800106a:	2101      	movs	r1, #1
 800106c:	fa01 f202 	lsl.w	r2, r1, r2
 8001070:	4611      	mov	r1, r2
 8001072:	4a6c      	ldr	r2, [pc, #432]	; (8001224 <UART1_init+0x270>)
 8001074:	430b      	orrs	r3, r1
 8001076:	60d3      	str	r3, [r2, #12]

	uint8_t const Alt_function = 7;
 8001078:	2307      	movs	r3, #7
 800107a:	717b      	strb	r3, [r7, #5]

	GPIOB->AFR[TX_PIN / 8] &= ~(0b1111 << (TX_PIN % 8) * 4);
 800107c:	4a69      	ldr	r2, [pc, #420]	; (8001224 <UART1_init+0x270>)
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	08db      	lsrs	r3, r3, #3
 8001082:	b2db      	uxtb	r3, r3
 8001084:	3308      	adds	r3, #8
 8001086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800108a:	79fa      	ldrb	r2, [r7, #7]
 800108c:	f002 0207 	and.w	r2, r2, #7
 8001090:	0092      	lsls	r2, r2, #2
 8001092:	210f      	movs	r1, #15
 8001094:	fa01 f202 	lsl.w	r2, r1, r2
 8001098:	43d2      	mvns	r2, r2
 800109a:	4614      	mov	r4, r2
 800109c:	4961      	ldr	r1, [pc, #388]	; (8001224 <UART1_init+0x270>)
 800109e:	79fa      	ldrb	r2, [r7, #7]
 80010a0:	08d2      	lsrs	r2, r2, #3
 80010a2:	b2d2      	uxtb	r2, r2
 80010a4:	4610      	mov	r0, r2
 80010a6:	ea03 0204 	and.w	r2, r3, r4
 80010aa:	f100 0308 	add.w	r3, r0, #8
 80010ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	GPIOB->AFR[TX_PIN / 8] |= (Alt_function << (TX_PIN % 8) * 4);
 80010b2:	4a5c      	ldr	r2, [pc, #368]	; (8001224 <UART1_init+0x270>)
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	08db      	lsrs	r3, r3, #3
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	3308      	adds	r3, #8
 80010bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010c0:	7979      	ldrb	r1, [r7, #5]
 80010c2:	79fa      	ldrb	r2, [r7, #7]
 80010c4:	f002 0207 	and.w	r2, r2, #7
 80010c8:	0092      	lsls	r2, r2, #2
 80010ca:	fa01 f202 	lsl.w	r2, r1, r2
 80010ce:	4614      	mov	r4, r2
 80010d0:	4954      	ldr	r1, [pc, #336]	; (8001224 <UART1_init+0x270>)
 80010d2:	79fa      	ldrb	r2, [r7, #7]
 80010d4:	08d2      	lsrs	r2, r2, #3
 80010d6:	b2d2      	uxtb	r2, r2
 80010d8:	4610      	mov	r0, r2
 80010da:	ea43 0204 	orr.w	r2, r3, r4
 80010de:	f100 0308 	add.w	r3, r0, #8
 80010e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	GPIOB->AFR[RX_PIN / 8] &= ~(0b1111 << (RX_PIN % 8) * 4);
 80010e6:	4a4f      	ldr	r2, [pc, #316]	; (8001224 <UART1_init+0x270>)
 80010e8:	79bb      	ldrb	r3, [r7, #6]
 80010ea:	08db      	lsrs	r3, r3, #3
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	3308      	adds	r3, #8
 80010f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010f4:	79ba      	ldrb	r2, [r7, #6]
 80010f6:	f002 0207 	and.w	r2, r2, #7
 80010fa:	0092      	lsls	r2, r2, #2
 80010fc:	210f      	movs	r1, #15
 80010fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001102:	43d2      	mvns	r2, r2
 8001104:	4614      	mov	r4, r2
 8001106:	4947      	ldr	r1, [pc, #284]	; (8001224 <UART1_init+0x270>)
 8001108:	79ba      	ldrb	r2, [r7, #6]
 800110a:	08d2      	lsrs	r2, r2, #3
 800110c:	b2d2      	uxtb	r2, r2
 800110e:	4610      	mov	r0, r2
 8001110:	ea03 0204 	and.w	r2, r3, r4
 8001114:	f100 0308 	add.w	r3, r0, #8
 8001118:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	GPIOB->AFR[RX_PIN / 8] |= (Alt_function << (RX_PIN % 8) * 4);
 800111c:	4a41      	ldr	r2, [pc, #260]	; (8001224 <UART1_init+0x270>)
 800111e:	79bb      	ldrb	r3, [r7, #6]
 8001120:	08db      	lsrs	r3, r3, #3
 8001122:	b2db      	uxtb	r3, r3
 8001124:	3308      	adds	r3, #8
 8001126:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800112a:	7979      	ldrb	r1, [r7, #5]
 800112c:	79ba      	ldrb	r2, [r7, #6]
 800112e:	f002 0207 	and.w	r2, r2, #7
 8001132:	0092      	lsls	r2, r2, #2
 8001134:	fa01 f202 	lsl.w	r2, r1, r2
 8001138:	4614      	mov	r4, r2
 800113a:	493a      	ldr	r1, [pc, #232]	; (8001224 <UART1_init+0x270>)
 800113c:	79ba      	ldrb	r2, [r7, #6]
 800113e:	08d2      	lsrs	r2, r2, #3
 8001140:	b2d2      	uxtb	r2, r2
 8001142:	4610      	mov	r0, r2
 8001144:	ea43 0204 	orr.w	r2, r3, r4
 8001148:	f100 0308 	add.w	r3, r0, #8
 800114c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

     USART1->CR1 &= ~(0b1 << 12);
 8001150:	4b35      	ldr	r3, [pc, #212]	; (8001228 <UART1_init+0x274>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a34      	ldr	r2, [pc, #208]	; (8001228 <UART1_init+0x274>)
 8001156:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800115a:	6013      	str	r3, [r2, #0]
     USART1->CR1 &= ~(0b1 << 28); //8 bita
 800115c:	4b32      	ldr	r3, [pc, #200]	; (8001228 <UART1_init+0x274>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a31      	ldr	r2, [pc, #196]	; (8001228 <UART1_init+0x274>)
 8001162:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001166:	6013      	str	r3, [r2, #0]
     USART1->CR2 &= ~(0b11 << 12); //1 stop bit
 8001168:	4b2f      	ldr	r3, [pc, #188]	; (8001228 <UART1_init+0x274>)
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	4a2e      	ldr	r2, [pc, #184]	; (8001228 <UART1_init+0x274>)
 800116e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001172:	6053      	str	r3, [r2, #4]

     USART1->BRR = 0; //baud 9600->546.14
 8001174:	4b2c      	ldr	r3, [pc, #176]	; (8001228 <UART1_init+0x274>)
 8001176:	2200      	movs	r2, #0
 8001178:	60da      	str	r2, [r3, #12]
     USART1->BRR |= ((546 << 4) | (14 << 0)); //115200->45.57
 800117a:	4b2b      	ldr	r3, [pc, #172]	; (8001228 <UART1_init+0x274>)
 800117c:	68db      	ldr	r3, [r3, #12]
 800117e:	4a2a      	ldr	r2, [pc, #168]	; (8001228 <UART1_init+0x274>)
 8001180:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 8001184:	f043 032e 	orr.w	r3, r3, #46	; 0x2e
 8001188:	60d3      	str	r3, [r2, #12]

     USART1->CR1 |= (0b11 << 2); //tx & rx pin enable
 800118a:	4b27      	ldr	r3, [pc, #156]	; (8001228 <UART1_init+0x274>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4a26      	ldr	r2, [pc, #152]	; (8001228 <UART1_init+0x274>)
 8001190:	f043 030c 	orr.w	r3, r3, #12
 8001194:	6013      	str	r3, [r2, #0]

     USART1->CR1 |= (0b1 << 5); //interrupt enable
 8001196:	4b24      	ldr	r3, [pc, #144]	; (8001228 <UART1_init+0x274>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a23      	ldr	r2, [pc, #140]	; (8001228 <UART1_init+0x274>)
 800119c:	f043 0320 	orr.w	r3, r3, #32
 80011a0:	6013      	str	r3, [r2, #0]

     USART1->CR2 &= ~(0b1 << 11);
 80011a2:	4b21      	ldr	r3, [pc, #132]	; (8001228 <UART1_init+0x274>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	4a20      	ldr	r2, [pc, #128]	; (8001228 <UART1_init+0x274>)
 80011a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80011ac:	6053      	str	r3, [r2, #4]
     USART1->CR2 &= ~(0b1 << 14);
 80011ae:	4b1e      	ldr	r3, [pc, #120]	; (8001228 <UART1_init+0x274>)
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	4a1d      	ldr	r2, [pc, #116]	; (8001228 <UART1_init+0x274>)
 80011b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80011b8:	6053      	str	r3, [r2, #4]
     USART1->CR3 &= ~(0b1 << 1);
 80011ba:	4b1b      	ldr	r3, [pc, #108]	; (8001228 <UART1_init+0x274>)
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	4a1a      	ldr	r2, [pc, #104]	; (8001228 <UART1_init+0x274>)
 80011c0:	f023 0302 	bic.w	r3, r3, #2
 80011c4:	6093      	str	r3, [r2, #8]
     USART1->CR3 &= ~(0b1 << 5);
 80011c6:	4b18      	ldr	r3, [pc, #96]	; (8001228 <UART1_init+0x274>)
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	4a17      	ldr	r2, [pc, #92]	; (8001228 <UART1_init+0x274>)
 80011cc:	f023 0320 	bic.w	r3, r3, #32
 80011d0:	6093      	str	r3, [r2, #8]
     USART1->CR3 |= (0b1 << 3);
 80011d2:	4b15      	ldr	r3, [pc, #84]	; (8001228 <UART1_init+0x274>)
 80011d4:	689b      	ldr	r3, [r3, #8]
 80011d6:	4a14      	ldr	r2, [pc, #80]	; (8001228 <UART1_init+0x274>)
 80011d8:	f043 0308 	orr.w	r3, r3, #8
 80011dc:	6093      	str	r3, [r2, #8]

    uint8_t  USART1_INTERRUPT = 37;
 80011de:	2325      	movs	r3, #37	; 0x25
 80011e0:	713b      	strb	r3, [r7, #4]
    NVIC->ISER[USART1_INTERRUPT / 32] |= (0b1 <<  USART1_INTERRUPT % 32);
 80011e2:	4a12      	ldr	r2, [pc, #72]	; (800122c <UART1_init+0x278>)
 80011e4:	793b      	ldrb	r3, [r7, #4]
 80011e6:	095b      	lsrs	r3, r3, #5
 80011e8:	b2d8      	uxtb	r0, r3
 80011ea:	4603      	mov	r3, r0
 80011ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011f0:	793a      	ldrb	r2, [r7, #4]
 80011f2:	f002 021f 	and.w	r2, r2, #31
 80011f6:	2101      	movs	r1, #1
 80011f8:	fa01 f202 	lsl.w	r2, r1, r2
 80011fc:	4614      	mov	r4, r2
 80011fe:	4a0b      	ldr	r2, [pc, #44]	; (800122c <UART1_init+0x278>)
 8001200:	4601      	mov	r1, r0
 8001202:	4323      	orrs	r3, r4
 8001204:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

     USART1-> CR1 |= (0b1 << 0); //usart enable
 8001208:	4b07      	ldr	r3, [pc, #28]	; (8001228 <UART1_init+0x274>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a06      	ldr	r2, [pc, #24]	; (8001228 <UART1_init+0x274>)
 800120e:	f043 0301 	orr.w	r3, r3, #1
 8001212:	6013      	str	r3, [r2, #0]
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bc90      	pop	{r4, r7}
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	40021000 	.word	0x40021000
 8001224:	48000400 	.word	0x48000400
 8001228:	40013800 	.word	0x40013800
 800122c:	e000e100 	.word	0xe000e100

08001230 <UART_send_byte>:

void
UART_send_byte (uint8_t data)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	71fb      	strb	r3, [r7, #7]
   USART1->TDR = data; //ovako se salje, kada je  USART1->dr sa desne strane, onda se ponasa kao recieve registar
 800123a:	4b0b      	ldr	r3, [pc, #44]	; (8001268 <UART_send_byte+0x38>)
 800123c:	79fa      	ldrb	r2, [r7, #7]
 800123e:	b292      	uxth	r2, r2
 8001240:	851a      	strh	r2, [r3, #40]	; 0x28

  while (!( USART1->ISR & (0b1 << 6)))
 8001242:	bf00      	nop
 8001244:	4b08      	ldr	r3, [pc, #32]	; (8001268 <UART_send_byte+0x38>)
 8001246:	69db      	ldr	r3, [r3, #28]
 8001248:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800124c:	2b00      	cmp	r3, #0
 800124e:	d0f9      	beq.n	8001244 <UART_send_byte+0x14>
	  ;

   USART1->ISR &= ~(0b1 << 6);
 8001250:	4b05      	ldr	r3, [pc, #20]	; (8001268 <UART_send_byte+0x38>)
 8001252:	69db      	ldr	r3, [r3, #28]
 8001254:	4a04      	ldr	r2, [pc, #16]	; (8001268 <UART_send_byte+0x38>)
 8001256:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800125a:	61d3      	str	r3, [r2, #28]
}
 800125c:	bf00      	nop
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr
 8001268:	40013800 	.word	0x40013800

0800126c <UART_write>:

void
UART_write (uint8_t data)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	71fb      	strb	r3, [r7, #7]
  if (buffer_size != MAX_BUFFER_SIZE)
 8001276:	4b25      	ldr	r3, [pc, #148]	; (800130c <UART_write+0xa0>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	b2db      	uxtb	r3, r3
 800127c:	2b20      	cmp	r3, #32
 800127e:	d01c      	beq.n	80012ba <UART_write+0x4e>
    {
      buffer[index_write] = data;
 8001280:	4b23      	ldr	r3, [pc, #140]	; (8001310 <UART_write+0xa4>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	b2db      	uxtb	r3, r3
 8001286:	4619      	mov	r1, r3
 8001288:	4a22      	ldr	r2, [pc, #136]	; (8001314 <UART_write+0xa8>)
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	5453      	strb	r3, [r2, r1]
      index_write = (index_write + 1) % MAX_BUFFER_SIZE;
 800128e:	4b20      	ldr	r3, [pc, #128]	; (8001310 <UART_write+0xa4>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	b2db      	uxtb	r3, r3
 8001294:	3301      	adds	r3, #1
 8001296:	425a      	negs	r2, r3
 8001298:	f003 031f 	and.w	r3, r3, #31
 800129c:	f002 021f 	and.w	r2, r2, #31
 80012a0:	bf58      	it	pl
 80012a2:	4253      	negpl	r3, r2
 80012a4:	b2da      	uxtb	r2, r3
 80012a6:	4b1a      	ldr	r3, [pc, #104]	; (8001310 <UART_write+0xa4>)
 80012a8:	701a      	strb	r2, [r3, #0]
      buffer_size++;
 80012aa:	4b18      	ldr	r3, [pc, #96]	; (800130c <UART_write+0xa0>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	3301      	adds	r3, #1
 80012b2:	b2da      	uxtb	r2, r3
 80012b4:	4b15      	ldr	r3, [pc, #84]	; (800130c <UART_write+0xa0>)
 80012b6:	701a      	strb	r2, [r3, #0]
    {
      buffer[index_write] = data;
      index_write = (index_write + 1) % MAX_BUFFER_SIZE;
      index_read = (index_read + 1) % MAX_BUFFER_SIZE;
    }
}
 80012b8:	e022      	b.n	8001300 <UART_write+0x94>
      buffer[index_write] = data;
 80012ba:	4b15      	ldr	r3, [pc, #84]	; (8001310 <UART_write+0xa4>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	4619      	mov	r1, r3
 80012c2:	4a14      	ldr	r2, [pc, #80]	; (8001314 <UART_write+0xa8>)
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	5453      	strb	r3, [r2, r1]
      index_write = (index_write + 1) % MAX_BUFFER_SIZE;
 80012c8:	4b11      	ldr	r3, [pc, #68]	; (8001310 <UART_write+0xa4>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	3301      	adds	r3, #1
 80012d0:	425a      	negs	r2, r3
 80012d2:	f003 031f 	and.w	r3, r3, #31
 80012d6:	f002 021f 	and.w	r2, r2, #31
 80012da:	bf58      	it	pl
 80012dc:	4253      	negpl	r3, r2
 80012de:	b2da      	uxtb	r2, r3
 80012e0:	4b0b      	ldr	r3, [pc, #44]	; (8001310 <UART_write+0xa4>)
 80012e2:	701a      	strb	r2, [r3, #0]
      index_read = (index_read + 1) % MAX_BUFFER_SIZE;
 80012e4:	4b0c      	ldr	r3, [pc, #48]	; (8001318 <UART_write+0xac>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	3301      	adds	r3, #1
 80012ec:	425a      	negs	r2, r3
 80012ee:	f003 031f 	and.w	r3, r3, #31
 80012f2:	f002 021f 	and.w	r2, r2, #31
 80012f6:	bf58      	it	pl
 80012f8:	4253      	negpl	r3, r2
 80012fa:	b2da      	uxtb	r2, r3
 80012fc:	4b06      	ldr	r3, [pc, #24]	; (8001318 <UART_write+0xac>)
 80012fe:	701a      	strb	r2, [r3, #0]
}
 8001300:	bf00      	nop
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	20000058 	.word	0x20000058
 8001310:	20000059 	.word	0x20000059
 8001314:	20000038 	.word	0x20000038
 8001318:	2000005a 	.word	0x2000005a

0800131c <USART1_IRQHandler>:
    return false;
}

void
USART1_IRQHandler ()
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  if ( USART1->ISR & (0b1 << 5))
 8001320:	4b07      	ldr	r3, [pc, #28]	; (8001340 <USART1_IRQHandler+0x24>)
 8001322:	69db      	ldr	r3, [r3, #28]
 8001324:	f003 0320 	and.w	r3, r3, #32
 8001328:	2b00      	cmp	r3, #0
 800132a:	d006      	beq.n	800133a <USART1_IRQHandler+0x1e>
    {
      UART_write(USART1->RDR);
 800132c:	4b04      	ldr	r3, [pc, #16]	; (8001340 <USART1_IRQHandler+0x24>)
 800132e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001330:	b29b      	uxth	r3, r3
 8001332:	b2db      	uxtb	r3, r3
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff ff99 	bl	800126c <UART_write>
    }
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40013800 	.word	0x40013800

08001344 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001348:	f000 f8ef 	bl	800152a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800134c:	f000 f80d 	bl	800136a <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  io();
 8001350:	f7ff fbee 	bl	8000b30 <io>
  tajmer_init();
 8001354:	f7ff fd5f 	bl	8000e16 <tajmer_init>
  UART_init();
 8001358:	f7ff fe26 	bl	8000fa8 <UART_init>
  sensor_Init();
 800135c:	f7fe ffc4 	bl	80002e8 <sensor_Init>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8001360:	b662      	cpsie	i
}
 8001362:	bf00      	nop
  {
    /* USER CODE END WHILE */

//	  Taktika_SIMA_DRUGI_2();
//	  Taktika_SIMA_TRECI_3();
	  Taktika_SIMA_CETVRTI_4();
 8001364:	f7ff fd40 	bl	8000de8 <Taktika_SIMA_CETVRTI_4>
 8001368:	e7fc      	b.n	8001364 <main+0x20>

0800136a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800136a:	b580      	push	{r7, lr}
 800136c:	b096      	sub	sp, #88	; 0x58
 800136e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001370:	f107 0314 	add.w	r3, r7, #20
 8001374:	2244      	movs	r2, #68	; 0x44
 8001376:	2100      	movs	r1, #0
 8001378:	4618      	mov	r0, r3
 800137a:	f001 f895 	bl	80024a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800137e:	463b      	mov	r3, r7
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	605a      	str	r2, [r3, #4]
 8001386:	609a      	str	r2, [r3, #8]
 8001388:	60da      	str	r2, [r3, #12]
 800138a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800138c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001390:	f000 fa34 	bl	80017fc <HAL_PWREx_ControlVoltageScaling>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <SystemClock_Config+0x34>
  {
    Error_Handler();
 800139a:	f000 f838 	bl	800140e <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800139e:	2310      	movs	r3, #16
 80013a0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013a2:	2301      	movs	r3, #1
 80013a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80013a6:	2300      	movs	r3, #0
 80013a8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80013aa:	2360      	movs	r3, #96	; 0x60
 80013ac:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013ae:	2302      	movs	r3, #2
 80013b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80013b2:	2301      	movs	r3, #1
 80013b4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013b6:	2301      	movs	r3, #1
 80013b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80013ba:	2328      	movs	r3, #40	; 0x28
 80013bc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013be:	2307      	movs	r3, #7
 80013c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013c2:	2302      	movs	r3, #2
 80013c4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013c6:	2302      	movs	r3, #2
 80013c8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ca:	f107 0314 	add.w	r3, r7, #20
 80013ce:	4618      	mov	r0, r3
 80013d0:	f000 fa6a 	bl	80018a8 <HAL_RCC_OscConfig>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <SystemClock_Config+0x74>
  {
    Error_Handler();
 80013da:	f000 f818 	bl	800140e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013de:	230f      	movs	r3, #15
 80013e0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013e2:	2303      	movs	r3, #3
 80013e4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013e6:	2300      	movs	r3, #0
 80013e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013ea:	2300      	movs	r3, #0
 80013ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ee:	2300      	movs	r3, #0
 80013f0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013f2:	463b      	mov	r3, r7
 80013f4:	2104      	movs	r1, #4
 80013f6:	4618      	mov	r0, r3
 80013f8:	f000 fe6a 	bl	80020d0 <HAL_RCC_ClockConfig>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001402:	f000 f804 	bl	800140e <Error_Handler>
  }
}
 8001406:	bf00      	nop
 8001408:	3758      	adds	r7, #88	; 0x58
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800140e:	b480      	push	{r7}
 8001410:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001412:	b672      	cpsid	i
}
 8001414:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001416:	e7fe      	b.n	8001416 <Error_Handler+0x8>

08001418 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141e:	4b0f      	ldr	r3, [pc, #60]	; (800145c <HAL_MspInit+0x44>)
 8001420:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001422:	4a0e      	ldr	r2, [pc, #56]	; (800145c <HAL_MspInit+0x44>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	6613      	str	r3, [r2, #96]	; 0x60
 800142a:	4b0c      	ldr	r3, [pc, #48]	; (800145c <HAL_MspInit+0x44>)
 800142c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	607b      	str	r3, [r7, #4]
 8001434:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001436:	4b09      	ldr	r3, [pc, #36]	; (800145c <HAL_MspInit+0x44>)
 8001438:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800143a:	4a08      	ldr	r2, [pc, #32]	; (800145c <HAL_MspInit+0x44>)
 800143c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001440:	6593      	str	r3, [r2, #88]	; 0x58
 8001442:	4b06      	ldr	r3, [pc, #24]	; (800145c <HAL_MspInit+0x44>)
 8001444:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800144a:	603b      	str	r3, [r7, #0]
 800144c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	40021000 	.word	0x40021000

08001460 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001464:	e7fe      	b.n	8001464 <NMI_Handler+0x4>

08001466 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001466:	b480      	push	{r7}
 8001468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800146a:	e7fe      	b.n	800146a <HardFault_Handler+0x4>

0800146c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001470:	e7fe      	b.n	8001470 <MemManage_Handler+0x4>

08001472 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001472:	b480      	push	{r7}
 8001474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001476:	e7fe      	b.n	8001476 <BusFault_Handler+0x4>

08001478 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800147c:	e7fe      	b.n	800147c <UsageFault_Handler+0x4>

0800147e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800147e:	b480      	push	{r7}
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001482:	bf00      	nop
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr

0800149a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800149a:	b480      	push	{r7}
 800149c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ac:	f000 f892 	bl	80015d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80014b8:	4b06      	ldr	r3, [pc, #24]	; (80014d4 <SystemInit+0x20>)
 80014ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014be:	4a05      	ldr	r2, [pc, #20]	; (80014d4 <SystemInit+0x20>)
 80014c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80014c8:	bf00      	nop
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	e000ed00 	.word	0xe000ed00

080014d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80014d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001510 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014dc:	f7ff ffea 	bl	80014b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014e0:	480c      	ldr	r0, [pc, #48]	; (8001514 <LoopForever+0x6>)
  ldr r1, =_edata
 80014e2:	490d      	ldr	r1, [pc, #52]	; (8001518 <LoopForever+0xa>)
  ldr r2, =_sidata
 80014e4:	4a0d      	ldr	r2, [pc, #52]	; (800151c <LoopForever+0xe>)
  movs r3, #0
 80014e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014e8:	e002      	b.n	80014f0 <LoopCopyDataInit>

080014ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014ee:	3304      	adds	r3, #4

080014f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014f4:	d3f9      	bcc.n	80014ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014f6:	4a0a      	ldr	r2, [pc, #40]	; (8001520 <LoopForever+0x12>)
  ldr r4, =_ebss
 80014f8:	4c0a      	ldr	r4, [pc, #40]	; (8001524 <LoopForever+0x16>)
  movs r3, #0
 80014fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014fc:	e001      	b.n	8001502 <LoopFillZerobss>

080014fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001500:	3204      	adds	r2, #4

08001502 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001502:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001504:	d3fb      	bcc.n	80014fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001506:	f000 ffd7 	bl	80024b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800150a:	f7ff ff1b 	bl	8001344 <main>

0800150e <LoopForever>:

LoopForever:
    b LoopForever
 800150e:	e7fe      	b.n	800150e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001510:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001514:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001518:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800151c:	08002560 	.word	0x08002560
  ldr r2, =_sbss
 8001520:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001524:	20000060 	.word	0x20000060

08001528 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001528:	e7fe      	b.n	8001528 <ADC1_IRQHandler>

0800152a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800152a:	b580      	push	{r7, lr}
 800152c:	b082      	sub	sp, #8
 800152e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001530:	2300      	movs	r3, #0
 8001532:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001534:	2003      	movs	r0, #3
 8001536:	f000 f91f 	bl	8001778 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800153a:	200f      	movs	r0, #15
 800153c:	f000 f80e 	bl	800155c <HAL_InitTick>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d002      	beq.n	800154c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	71fb      	strb	r3, [r7, #7]
 800154a:	e001      	b.n	8001550 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800154c:	f7ff ff64 	bl	8001418 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001550:	79fb      	ldrb	r3, [r7, #7]
}
 8001552:	4618      	mov	r0, r3
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
	...

0800155c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001564:	2300      	movs	r3, #0
 8001566:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001568:	4b17      	ldr	r3, [pc, #92]	; (80015c8 <HAL_InitTick+0x6c>)
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d023      	beq.n	80015b8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001570:	4b16      	ldr	r3, [pc, #88]	; (80015cc <HAL_InitTick+0x70>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	4b14      	ldr	r3, [pc, #80]	; (80015c8 <HAL_InitTick+0x6c>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	4619      	mov	r1, r3
 800157a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800157e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001582:	fbb2 f3f3 	udiv	r3, r2, r3
 8001586:	4618      	mov	r0, r3
 8001588:	f000 f91d 	bl	80017c6 <HAL_SYSTICK_Config>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d10f      	bne.n	80015b2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2b0f      	cmp	r3, #15
 8001596:	d809      	bhi.n	80015ac <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001598:	2200      	movs	r2, #0
 800159a:	6879      	ldr	r1, [r7, #4]
 800159c:	f04f 30ff 	mov.w	r0, #4294967295
 80015a0:	f000 f8f5 	bl	800178e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015a4:	4a0a      	ldr	r2, [pc, #40]	; (80015d0 <HAL_InitTick+0x74>)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6013      	str	r3, [r2, #0]
 80015aa:	e007      	b.n	80015bc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80015ac:	2301      	movs	r3, #1
 80015ae:	73fb      	strb	r3, [r7, #15]
 80015b0:	e004      	b.n	80015bc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	73fb      	strb	r3, [r7, #15]
 80015b6:	e001      	b.n	80015bc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3710      	adds	r7, #16
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	2000000c 	.word	0x2000000c
 80015cc:	20000004 	.word	0x20000004
 80015d0:	20000008 	.word	0x20000008

080015d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80015d8:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <HAL_IncTick+0x20>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	461a      	mov	r2, r3
 80015de:	4b06      	ldr	r3, [pc, #24]	; (80015f8 <HAL_IncTick+0x24>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4413      	add	r3, r2
 80015e4:	4a04      	ldr	r2, [pc, #16]	; (80015f8 <HAL_IncTick+0x24>)
 80015e6:	6013      	str	r3, [r2, #0]
}
 80015e8:	bf00      	nop
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	2000000c 	.word	0x2000000c
 80015f8:	2000005c 	.word	0x2000005c

080015fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001600:	4b03      	ldr	r3, [pc, #12]	; (8001610 <HAL_GetTick+0x14>)
 8001602:	681b      	ldr	r3, [r3, #0]
}
 8001604:	4618      	mov	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	2000005c 	.word	0x2000005c

08001614 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	f003 0307 	and.w	r3, r3, #7
 8001622:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001624:	4b0c      	ldr	r3, [pc, #48]	; (8001658 <__NVIC_SetPriorityGrouping+0x44>)
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800162a:	68ba      	ldr	r2, [r7, #8]
 800162c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001630:	4013      	ands	r3, r2
 8001632:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800163c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001644:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001646:	4a04      	ldr	r2, [pc, #16]	; (8001658 <__NVIC_SetPriorityGrouping+0x44>)
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	60d3      	str	r3, [r2, #12]
}
 800164c:	bf00      	nop
 800164e:	3714      	adds	r7, #20
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001660:	4b04      	ldr	r3, [pc, #16]	; (8001674 <__NVIC_GetPriorityGrouping+0x18>)
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	0a1b      	lsrs	r3, r3, #8
 8001666:	f003 0307 	and.w	r3, r3, #7
}
 800166a:	4618      	mov	r0, r3
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr
 8001674:	e000ed00 	.word	0xe000ed00

08001678 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	6039      	str	r1, [r7, #0]
 8001682:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001688:	2b00      	cmp	r3, #0
 800168a:	db0a      	blt.n	80016a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	b2da      	uxtb	r2, r3
 8001690:	490c      	ldr	r1, [pc, #48]	; (80016c4 <__NVIC_SetPriority+0x4c>)
 8001692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001696:	0112      	lsls	r2, r2, #4
 8001698:	b2d2      	uxtb	r2, r2
 800169a:	440b      	add	r3, r1
 800169c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016a0:	e00a      	b.n	80016b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	b2da      	uxtb	r2, r3
 80016a6:	4908      	ldr	r1, [pc, #32]	; (80016c8 <__NVIC_SetPriority+0x50>)
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	f003 030f 	and.w	r3, r3, #15
 80016ae:	3b04      	subs	r3, #4
 80016b0:	0112      	lsls	r2, r2, #4
 80016b2:	b2d2      	uxtb	r2, r2
 80016b4:	440b      	add	r3, r1
 80016b6:	761a      	strb	r2, [r3, #24]
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	e000e100 	.word	0xe000e100
 80016c8:	e000ed00 	.word	0xe000ed00

080016cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b089      	sub	sp, #36	; 0x24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	f003 0307 	and.w	r3, r3, #7
 80016de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	f1c3 0307 	rsb	r3, r3, #7
 80016e6:	2b04      	cmp	r3, #4
 80016e8:	bf28      	it	cs
 80016ea:	2304      	movcs	r3, #4
 80016ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	3304      	adds	r3, #4
 80016f2:	2b06      	cmp	r3, #6
 80016f4:	d902      	bls.n	80016fc <NVIC_EncodePriority+0x30>
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	3b03      	subs	r3, #3
 80016fa:	e000      	b.n	80016fe <NVIC_EncodePriority+0x32>
 80016fc:	2300      	movs	r3, #0
 80016fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001700:	f04f 32ff 	mov.w	r2, #4294967295
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	fa02 f303 	lsl.w	r3, r2, r3
 800170a:	43da      	mvns	r2, r3
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	401a      	ands	r2, r3
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001714:	f04f 31ff 	mov.w	r1, #4294967295
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	fa01 f303 	lsl.w	r3, r1, r3
 800171e:	43d9      	mvns	r1, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001724:	4313      	orrs	r3, r2
         );
}
 8001726:	4618      	mov	r0, r3
 8001728:	3724      	adds	r7, #36	; 0x24
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
	...

08001734 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	3b01      	subs	r3, #1
 8001740:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001744:	d301      	bcc.n	800174a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001746:	2301      	movs	r3, #1
 8001748:	e00f      	b.n	800176a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800174a:	4a0a      	ldr	r2, [pc, #40]	; (8001774 <SysTick_Config+0x40>)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	3b01      	subs	r3, #1
 8001750:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001752:	210f      	movs	r1, #15
 8001754:	f04f 30ff 	mov.w	r0, #4294967295
 8001758:	f7ff ff8e 	bl	8001678 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800175c:	4b05      	ldr	r3, [pc, #20]	; (8001774 <SysTick_Config+0x40>)
 800175e:	2200      	movs	r2, #0
 8001760:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001762:	4b04      	ldr	r3, [pc, #16]	; (8001774 <SysTick_Config+0x40>)
 8001764:	2207      	movs	r2, #7
 8001766:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001768:	2300      	movs	r3, #0
}
 800176a:	4618      	mov	r0, r3
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	e000e010 	.word	0xe000e010

08001778 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f7ff ff47 	bl	8001614 <__NVIC_SetPriorityGrouping>
}
 8001786:	bf00      	nop
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	b086      	sub	sp, #24
 8001792:	af00      	add	r7, sp, #0
 8001794:	4603      	mov	r3, r0
 8001796:	60b9      	str	r1, [r7, #8]
 8001798:	607a      	str	r2, [r7, #4]
 800179a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017a0:	f7ff ff5c 	bl	800165c <__NVIC_GetPriorityGrouping>
 80017a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	68b9      	ldr	r1, [r7, #8]
 80017aa:	6978      	ldr	r0, [r7, #20]
 80017ac:	f7ff ff8e 	bl	80016cc <NVIC_EncodePriority>
 80017b0:	4602      	mov	r2, r0
 80017b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017b6:	4611      	mov	r1, r2
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff ff5d 	bl	8001678 <__NVIC_SetPriority>
}
 80017be:	bf00      	nop
 80017c0:	3718      	adds	r7, #24
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b082      	sub	sp, #8
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f7ff ffb0 	bl	8001734 <SysTick_Config>
 80017d4:	4603      	mov	r3, r0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
	...

080017e0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80017e4:	4b04      	ldr	r3, [pc, #16]	; (80017f8 <HAL_PWREx_GetVoltageRange+0x18>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	40007000 	.word	0x40007000

080017fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800180a:	d130      	bne.n	800186e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800180c:	4b23      	ldr	r3, [pc, #140]	; (800189c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001814:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001818:	d038      	beq.n	800188c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800181a:	4b20      	ldr	r3, [pc, #128]	; (800189c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001822:	4a1e      	ldr	r2, [pc, #120]	; (800189c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001824:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001828:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800182a:	4b1d      	ldr	r3, [pc, #116]	; (80018a0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2232      	movs	r2, #50	; 0x32
 8001830:	fb02 f303 	mul.w	r3, r2, r3
 8001834:	4a1b      	ldr	r2, [pc, #108]	; (80018a4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001836:	fba2 2303 	umull	r2, r3, r2, r3
 800183a:	0c9b      	lsrs	r3, r3, #18
 800183c:	3301      	adds	r3, #1
 800183e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001840:	e002      	b.n	8001848 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	3b01      	subs	r3, #1
 8001846:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001848:	4b14      	ldr	r3, [pc, #80]	; (800189c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800184a:	695b      	ldr	r3, [r3, #20]
 800184c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001850:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001854:	d102      	bne.n	800185c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d1f2      	bne.n	8001842 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800185c:	4b0f      	ldr	r3, [pc, #60]	; (800189c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800185e:	695b      	ldr	r3, [r3, #20]
 8001860:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001864:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001868:	d110      	bne.n	800188c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e00f      	b.n	800188e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800186e:	4b0b      	ldr	r3, [pc, #44]	; (800189c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001876:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800187a:	d007      	beq.n	800188c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800187c:	4b07      	ldr	r3, [pc, #28]	; (800189c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001884:	4a05      	ldr	r2, [pc, #20]	; (800189c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001886:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800188a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3714      	adds	r7, #20
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	40007000 	.word	0x40007000
 80018a0:	20000004 	.word	0x20000004
 80018a4:	431bde83 	.word	0x431bde83

080018a8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b088      	sub	sp, #32
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d102      	bne.n	80018bc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	f000 bc02 	b.w	80020c0 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018bc:	4b96      	ldr	r3, [pc, #600]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	f003 030c 	and.w	r3, r3, #12
 80018c4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018c6:	4b94      	ldr	r3, [pc, #592]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 80018c8:	68db      	ldr	r3, [r3, #12]
 80018ca:	f003 0303 	and.w	r3, r3, #3
 80018ce:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0310 	and.w	r3, r3, #16
 80018d8:	2b00      	cmp	r3, #0
 80018da:	f000 80e4 	beq.w	8001aa6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d007      	beq.n	80018f4 <HAL_RCC_OscConfig+0x4c>
 80018e4:	69bb      	ldr	r3, [r7, #24]
 80018e6:	2b0c      	cmp	r3, #12
 80018e8:	f040 808b 	bne.w	8001a02 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	f040 8087 	bne.w	8001a02 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80018f4:	4b88      	ldr	r3, [pc, #544]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 0302 	and.w	r3, r3, #2
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d005      	beq.n	800190c <HAL_RCC_OscConfig+0x64>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	699b      	ldr	r3, [r3, #24]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d101      	bne.n	800190c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e3d9      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6a1a      	ldr	r2, [r3, #32]
 8001910:	4b81      	ldr	r3, [pc, #516]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f003 0308 	and.w	r3, r3, #8
 8001918:	2b00      	cmp	r3, #0
 800191a:	d004      	beq.n	8001926 <HAL_RCC_OscConfig+0x7e>
 800191c:	4b7e      	ldr	r3, [pc, #504]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001924:	e005      	b.n	8001932 <HAL_RCC_OscConfig+0x8a>
 8001926:	4b7c      	ldr	r3, [pc, #496]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001928:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800192c:	091b      	lsrs	r3, r3, #4
 800192e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001932:	4293      	cmp	r3, r2
 8001934:	d223      	bcs.n	800197e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6a1b      	ldr	r3, [r3, #32]
 800193a:	4618      	mov	r0, r3
 800193c:	f000 fd54 	bl	80023e8 <RCC_SetFlashLatencyFromMSIRange>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e3ba      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800194a:	4b73      	ldr	r3, [pc, #460]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a72      	ldr	r2, [pc, #456]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001950:	f043 0308 	orr.w	r3, r3, #8
 8001954:	6013      	str	r3, [r2, #0]
 8001956:	4b70      	ldr	r3, [pc, #448]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6a1b      	ldr	r3, [r3, #32]
 8001962:	496d      	ldr	r1, [pc, #436]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001964:	4313      	orrs	r3, r2
 8001966:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001968:	4b6b      	ldr	r3, [pc, #428]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	69db      	ldr	r3, [r3, #28]
 8001974:	021b      	lsls	r3, r3, #8
 8001976:	4968      	ldr	r1, [pc, #416]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001978:	4313      	orrs	r3, r2
 800197a:	604b      	str	r3, [r1, #4]
 800197c:	e025      	b.n	80019ca <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800197e:	4b66      	ldr	r3, [pc, #408]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a65      	ldr	r2, [pc, #404]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001984:	f043 0308 	orr.w	r3, r3, #8
 8001988:	6013      	str	r3, [r2, #0]
 800198a:	4b63      	ldr	r3, [pc, #396]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6a1b      	ldr	r3, [r3, #32]
 8001996:	4960      	ldr	r1, [pc, #384]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001998:	4313      	orrs	r3, r2
 800199a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800199c:	4b5e      	ldr	r3, [pc, #376]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	69db      	ldr	r3, [r3, #28]
 80019a8:	021b      	lsls	r3, r3, #8
 80019aa:	495b      	ldr	r1, [pc, #364]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 80019ac:	4313      	orrs	r3, r2
 80019ae:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d109      	bne.n	80019ca <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6a1b      	ldr	r3, [r3, #32]
 80019ba:	4618      	mov	r0, r3
 80019bc:	f000 fd14 	bl	80023e8 <RCC_SetFlashLatencyFromMSIRange>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e37a      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019ca:	f000 fc81 	bl	80022d0 <HAL_RCC_GetSysClockFreq>
 80019ce:	4602      	mov	r2, r0
 80019d0:	4b51      	ldr	r3, [pc, #324]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 80019d2:	689b      	ldr	r3, [r3, #8]
 80019d4:	091b      	lsrs	r3, r3, #4
 80019d6:	f003 030f 	and.w	r3, r3, #15
 80019da:	4950      	ldr	r1, [pc, #320]	; (8001b1c <HAL_RCC_OscConfig+0x274>)
 80019dc:	5ccb      	ldrb	r3, [r1, r3]
 80019de:	f003 031f 	and.w	r3, r3, #31
 80019e2:	fa22 f303 	lsr.w	r3, r2, r3
 80019e6:	4a4e      	ldr	r2, [pc, #312]	; (8001b20 <HAL_RCC_OscConfig+0x278>)
 80019e8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80019ea:	4b4e      	ldr	r3, [pc, #312]	; (8001b24 <HAL_RCC_OscConfig+0x27c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff fdb4 	bl	800155c <HAL_InitTick>
 80019f4:	4603      	mov	r3, r0
 80019f6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80019f8:	7bfb      	ldrb	r3, [r7, #15]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d052      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80019fe:	7bfb      	ldrb	r3, [r7, #15]
 8001a00:	e35e      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	699b      	ldr	r3, [r3, #24]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d032      	beq.n	8001a70 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001a0a:	4b43      	ldr	r3, [pc, #268]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a42      	ldr	r2, [pc, #264]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001a10:	f043 0301 	orr.w	r3, r3, #1
 8001a14:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a16:	f7ff fdf1 	bl	80015fc <HAL_GetTick>
 8001a1a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a1c:	e008      	b.n	8001a30 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a1e:	f7ff fded 	bl	80015fc <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d901      	bls.n	8001a30 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e347      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a30:	4b39      	ldr	r3, [pc, #228]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0302 	and.w	r3, r3, #2
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d0f0      	beq.n	8001a1e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a3c:	4b36      	ldr	r3, [pc, #216]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a35      	ldr	r2, [pc, #212]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001a42:	f043 0308 	orr.w	r3, r3, #8
 8001a46:	6013      	str	r3, [r2, #0]
 8001a48:	4b33      	ldr	r3, [pc, #204]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a1b      	ldr	r3, [r3, #32]
 8001a54:	4930      	ldr	r1, [pc, #192]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001a56:	4313      	orrs	r3, r2
 8001a58:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a5a:	4b2f      	ldr	r3, [pc, #188]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	69db      	ldr	r3, [r3, #28]
 8001a66:	021b      	lsls	r3, r3, #8
 8001a68:	492b      	ldr	r1, [pc, #172]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	604b      	str	r3, [r1, #4]
 8001a6e:	e01a      	b.n	8001aa6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a70:	4b29      	ldr	r3, [pc, #164]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a28      	ldr	r2, [pc, #160]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001a76:	f023 0301 	bic.w	r3, r3, #1
 8001a7a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a7c:	f7ff fdbe 	bl	80015fc <HAL_GetTick>
 8001a80:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a82:	e008      	b.n	8001a96 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a84:	f7ff fdba 	bl	80015fc <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e314      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a96:	4b20      	ldr	r3, [pc, #128]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d1f0      	bne.n	8001a84 <HAL_RCC_OscConfig+0x1dc>
 8001aa2:	e000      	b.n	8001aa6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001aa4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0301 	and.w	r3, r3, #1
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d073      	beq.n	8001b9a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001ab2:	69bb      	ldr	r3, [r7, #24]
 8001ab4:	2b08      	cmp	r3, #8
 8001ab6:	d005      	beq.n	8001ac4 <HAL_RCC_OscConfig+0x21c>
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	2b0c      	cmp	r3, #12
 8001abc:	d10e      	bne.n	8001adc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	2b03      	cmp	r3, #3
 8001ac2:	d10b      	bne.n	8001adc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ac4:	4b14      	ldr	r3, [pc, #80]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d063      	beq.n	8001b98 <HAL_RCC_OscConfig+0x2f0>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d15f      	bne.n	8001b98 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e2f1      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ae4:	d106      	bne.n	8001af4 <HAL_RCC_OscConfig+0x24c>
 8001ae6:	4b0c      	ldr	r3, [pc, #48]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a0b      	ldr	r2, [pc, #44]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001aec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001af0:	6013      	str	r3, [r2, #0]
 8001af2:	e025      	b.n	8001b40 <HAL_RCC_OscConfig+0x298>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001afc:	d114      	bne.n	8001b28 <HAL_RCC_OscConfig+0x280>
 8001afe:	4b06      	ldr	r3, [pc, #24]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a05      	ldr	r2, [pc, #20]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001b04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b08:	6013      	str	r3, [r2, #0]
 8001b0a:	4b03      	ldr	r3, [pc, #12]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a02      	ldr	r2, [pc, #8]	; (8001b18 <HAL_RCC_OscConfig+0x270>)
 8001b10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b14:	6013      	str	r3, [r2, #0]
 8001b16:	e013      	b.n	8001b40 <HAL_RCC_OscConfig+0x298>
 8001b18:	40021000 	.word	0x40021000
 8001b1c:	08002518 	.word	0x08002518
 8001b20:	20000004 	.word	0x20000004
 8001b24:	20000008 	.word	0x20000008
 8001b28:	4ba0      	ldr	r3, [pc, #640]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a9f      	ldr	r2, [pc, #636]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001b2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b32:	6013      	str	r3, [r2, #0]
 8001b34:	4b9d      	ldr	r3, [pc, #628]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a9c      	ldr	r2, [pc, #624]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001b3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d013      	beq.n	8001b70 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b48:	f7ff fd58 	bl	80015fc <HAL_GetTick>
 8001b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b4e:	e008      	b.n	8001b62 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b50:	f7ff fd54 	bl	80015fc <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	2b64      	cmp	r3, #100	; 0x64
 8001b5c:	d901      	bls.n	8001b62 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e2ae      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b62:	4b92      	ldr	r3, [pc, #584]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d0f0      	beq.n	8001b50 <HAL_RCC_OscConfig+0x2a8>
 8001b6e:	e014      	b.n	8001b9a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b70:	f7ff fd44 	bl	80015fc <HAL_GetTick>
 8001b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b76:	e008      	b.n	8001b8a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b78:	f7ff fd40 	bl	80015fc <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	2b64      	cmp	r3, #100	; 0x64
 8001b84:	d901      	bls.n	8001b8a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e29a      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b8a:	4b88      	ldr	r3, [pc, #544]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d1f0      	bne.n	8001b78 <HAL_RCC_OscConfig+0x2d0>
 8001b96:	e000      	b.n	8001b9a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0302 	and.w	r3, r3, #2
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d060      	beq.n	8001c68 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001ba6:	69bb      	ldr	r3, [r7, #24]
 8001ba8:	2b04      	cmp	r3, #4
 8001baa:	d005      	beq.n	8001bb8 <HAL_RCC_OscConfig+0x310>
 8001bac:	69bb      	ldr	r3, [r7, #24]
 8001bae:	2b0c      	cmp	r3, #12
 8001bb0:	d119      	bne.n	8001be6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d116      	bne.n	8001be6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bb8:	4b7c      	ldr	r3, [pc, #496]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d005      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x328>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d101      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e277      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bd0:	4b76      	ldr	r3, [pc, #472]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	691b      	ldr	r3, [r3, #16]
 8001bdc:	061b      	lsls	r3, r3, #24
 8001bde:	4973      	ldr	r1, [pc, #460]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001be0:	4313      	orrs	r3, r2
 8001be2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001be4:	e040      	b.n	8001c68 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	68db      	ldr	r3, [r3, #12]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d023      	beq.n	8001c36 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bee:	4b6f      	ldr	r3, [pc, #444]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a6e      	ldr	r2, [pc, #440]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001bf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bf8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bfa:	f7ff fcff 	bl	80015fc <HAL_GetTick>
 8001bfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c00:	e008      	b.n	8001c14 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c02:	f7ff fcfb 	bl	80015fc <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e255      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c14:	4b65      	ldr	r3, [pc, #404]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d0f0      	beq.n	8001c02 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c20:	4b62      	ldr	r3, [pc, #392]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	691b      	ldr	r3, [r3, #16]
 8001c2c:	061b      	lsls	r3, r3, #24
 8001c2e:	495f      	ldr	r1, [pc, #380]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001c30:	4313      	orrs	r3, r2
 8001c32:	604b      	str	r3, [r1, #4]
 8001c34:	e018      	b.n	8001c68 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c36:	4b5d      	ldr	r3, [pc, #372]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a5c      	ldr	r2, [pc, #368]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001c3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c42:	f7ff fcdb 	bl	80015fc <HAL_GetTick>
 8001c46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c48:	e008      	b.n	8001c5c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c4a:	f7ff fcd7 	bl	80015fc <HAL_GetTick>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	1ad3      	subs	r3, r2, r3
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	d901      	bls.n	8001c5c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e231      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c5c:	4b53      	ldr	r3, [pc, #332]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d1f0      	bne.n	8001c4a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0308 	and.w	r3, r3, #8
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d03c      	beq.n	8001cee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	695b      	ldr	r3, [r3, #20]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d01c      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c7c:	4b4b      	ldr	r3, [pc, #300]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001c7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c82:	4a4a      	ldr	r2, [pc, #296]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001c84:	f043 0301 	orr.w	r3, r3, #1
 8001c88:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c8c:	f7ff fcb6 	bl	80015fc <HAL_GetTick>
 8001c90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c92:	e008      	b.n	8001ca6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c94:	f7ff fcb2 	bl	80015fc <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e20c      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ca6:	4b41      	ldr	r3, [pc, #260]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001ca8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cac:	f003 0302 	and.w	r3, r3, #2
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d0ef      	beq.n	8001c94 <HAL_RCC_OscConfig+0x3ec>
 8001cb4:	e01b      	b.n	8001cee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cb6:	4b3d      	ldr	r3, [pc, #244]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001cb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cbc:	4a3b      	ldr	r2, [pc, #236]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001cbe:	f023 0301 	bic.w	r3, r3, #1
 8001cc2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cc6:	f7ff fc99 	bl	80015fc <HAL_GetTick>
 8001cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ccc:	e008      	b.n	8001ce0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cce:	f7ff fc95 	bl	80015fc <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e1ef      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ce0:	4b32      	ldr	r3, [pc, #200]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001ce2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ce6:	f003 0302 	and.w	r3, r3, #2
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d1ef      	bne.n	8001cce <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0304 	and.w	r3, r3, #4
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	f000 80a6 	beq.w	8001e48 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001d00:	4b2a      	ldr	r3, [pc, #168]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001d02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d10d      	bne.n	8001d28 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d0c:	4b27      	ldr	r3, [pc, #156]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001d0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d10:	4a26      	ldr	r2, [pc, #152]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001d12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d16:	6593      	str	r3, [r2, #88]	; 0x58
 8001d18:	4b24      	ldr	r3, [pc, #144]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d20:	60bb      	str	r3, [r7, #8]
 8001d22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d24:	2301      	movs	r3, #1
 8001d26:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d28:	4b21      	ldr	r3, [pc, #132]	; (8001db0 <HAL_RCC_OscConfig+0x508>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d118      	bne.n	8001d66 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d34:	4b1e      	ldr	r3, [pc, #120]	; (8001db0 <HAL_RCC_OscConfig+0x508>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a1d      	ldr	r2, [pc, #116]	; (8001db0 <HAL_RCC_OscConfig+0x508>)
 8001d3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d3e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d40:	f7ff fc5c 	bl	80015fc <HAL_GetTick>
 8001d44:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d46:	e008      	b.n	8001d5a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d48:	f7ff fc58 	bl	80015fc <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d901      	bls.n	8001d5a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e1b2      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d5a:	4b15      	ldr	r3, [pc, #84]	; (8001db0 <HAL_RCC_OscConfig+0x508>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d0f0      	beq.n	8001d48 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d108      	bne.n	8001d80 <HAL_RCC_OscConfig+0x4d8>
 8001d6e:	4b0f      	ldr	r3, [pc, #60]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d74:	4a0d      	ldr	r2, [pc, #52]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001d76:	f043 0301 	orr.w	r3, r3, #1
 8001d7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d7e:	e029      	b.n	8001dd4 <HAL_RCC_OscConfig+0x52c>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	2b05      	cmp	r3, #5
 8001d86:	d115      	bne.n	8001db4 <HAL_RCC_OscConfig+0x50c>
 8001d88:	4b08      	ldr	r3, [pc, #32]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d8e:	4a07      	ldr	r2, [pc, #28]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001d90:	f043 0304 	orr.w	r3, r3, #4
 8001d94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d98:	4b04      	ldr	r3, [pc, #16]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d9e:	4a03      	ldr	r2, [pc, #12]	; (8001dac <HAL_RCC_OscConfig+0x504>)
 8001da0:	f043 0301 	orr.w	r3, r3, #1
 8001da4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001da8:	e014      	b.n	8001dd4 <HAL_RCC_OscConfig+0x52c>
 8001daa:	bf00      	nop
 8001dac:	40021000 	.word	0x40021000
 8001db0:	40007000 	.word	0x40007000
 8001db4:	4b9a      	ldr	r3, [pc, #616]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001db6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dba:	4a99      	ldr	r2, [pc, #612]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001dbc:	f023 0301 	bic.w	r3, r3, #1
 8001dc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001dc4:	4b96      	ldr	r3, [pc, #600]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dca:	4a95      	ldr	r2, [pc, #596]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001dcc:	f023 0304 	bic.w	r3, r3, #4
 8001dd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d016      	beq.n	8001e0a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ddc:	f7ff fc0e 	bl	80015fc <HAL_GetTick>
 8001de0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001de2:	e00a      	b.n	8001dfa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001de4:	f7ff fc0a 	bl	80015fc <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	f241 3288 	movw	r2, #5000	; 0x1388
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d901      	bls.n	8001dfa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001df6:	2303      	movs	r3, #3
 8001df8:	e162      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dfa:	4b89      	ldr	r3, [pc, #548]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e00:	f003 0302 	and.w	r3, r3, #2
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d0ed      	beq.n	8001de4 <HAL_RCC_OscConfig+0x53c>
 8001e08:	e015      	b.n	8001e36 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e0a:	f7ff fbf7 	bl	80015fc <HAL_GetTick>
 8001e0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e10:	e00a      	b.n	8001e28 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e12:	f7ff fbf3 	bl	80015fc <HAL_GetTick>
 8001e16:	4602      	mov	r2, r0
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d901      	bls.n	8001e28 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001e24:	2303      	movs	r3, #3
 8001e26:	e14b      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e28:	4b7d      	ldr	r3, [pc, #500]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e2e:	f003 0302 	and.w	r3, r3, #2
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d1ed      	bne.n	8001e12 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e36:	7ffb      	ldrb	r3, [r7, #31]
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d105      	bne.n	8001e48 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e3c:	4b78      	ldr	r3, [pc, #480]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e40:	4a77      	ldr	r2, [pc, #476]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001e42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e46:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0320 	and.w	r3, r3, #32
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d03c      	beq.n	8001ece <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d01c      	beq.n	8001e96 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001e5c:	4b70      	ldr	r3, [pc, #448]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001e5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e62:	4a6f      	ldr	r2, [pc, #444]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001e64:	f043 0301 	orr.w	r3, r3, #1
 8001e68:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e6c:	f7ff fbc6 	bl	80015fc <HAL_GetTick>
 8001e70:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001e72:	e008      	b.n	8001e86 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e74:	f7ff fbc2 	bl	80015fc <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d901      	bls.n	8001e86 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001e82:	2303      	movs	r3, #3
 8001e84:	e11c      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001e86:	4b66      	ldr	r3, [pc, #408]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001e88:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e8c:	f003 0302 	and.w	r3, r3, #2
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d0ef      	beq.n	8001e74 <HAL_RCC_OscConfig+0x5cc>
 8001e94:	e01b      	b.n	8001ece <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001e96:	4b62      	ldr	r3, [pc, #392]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001e98:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e9c:	4a60      	ldr	r2, [pc, #384]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001e9e:	f023 0301 	bic.w	r3, r3, #1
 8001ea2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ea6:	f7ff fba9 	bl	80015fc <HAL_GetTick>
 8001eaa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001eac:	e008      	b.n	8001ec0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001eae:	f7ff fba5 	bl	80015fc <HAL_GetTick>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	2b02      	cmp	r3, #2
 8001eba:	d901      	bls.n	8001ec0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	e0ff      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001ec0:	4b57      	ldr	r3, [pc, #348]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001ec2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d1ef      	bne.n	8001eae <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f000 80f3 	beq.w	80020be <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001edc:	2b02      	cmp	r3, #2
 8001ede:	f040 80c9 	bne.w	8002074 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001ee2:	4b4f      	ldr	r3, [pc, #316]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001ee4:	68db      	ldr	r3, [r3, #12]
 8001ee6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	f003 0203 	and.w	r2, r3, #3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d12c      	bne.n	8001f50 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f00:	3b01      	subs	r3, #1
 8001f02:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d123      	bne.n	8001f50 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f12:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d11b      	bne.n	8001f50 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f22:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d113      	bne.n	8001f50 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f32:	085b      	lsrs	r3, r3, #1
 8001f34:	3b01      	subs	r3, #1
 8001f36:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d109      	bne.n	8001f50 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f46:	085b      	lsrs	r3, r3, #1
 8001f48:	3b01      	subs	r3, #1
 8001f4a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d06b      	beq.n	8002028 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	2b0c      	cmp	r3, #12
 8001f54:	d062      	beq.n	800201c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001f56:	4b32      	ldr	r3, [pc, #200]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e0ac      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001f66:	4b2e      	ldr	r3, [pc, #184]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a2d      	ldr	r2, [pc, #180]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001f6c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f70:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f72:	f7ff fb43 	bl	80015fc <HAL_GetTick>
 8001f76:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f78:	e008      	b.n	8001f8c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f7a:	f7ff fb3f 	bl	80015fc <HAL_GetTick>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d901      	bls.n	8001f8c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	e099      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f8c:	4b24      	ldr	r3, [pc, #144]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d1f0      	bne.n	8001f7a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f98:	4b21      	ldr	r3, [pc, #132]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001f9a:	68da      	ldr	r2, [r3, #12]
 8001f9c:	4b21      	ldr	r3, [pc, #132]	; (8002024 <HAL_RCC_OscConfig+0x77c>)
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001fa8:	3a01      	subs	r2, #1
 8001faa:	0112      	lsls	r2, r2, #4
 8001fac:	4311      	orrs	r1, r2
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001fb2:	0212      	lsls	r2, r2, #8
 8001fb4:	4311      	orrs	r1, r2
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001fba:	0852      	lsrs	r2, r2, #1
 8001fbc:	3a01      	subs	r2, #1
 8001fbe:	0552      	lsls	r2, r2, #21
 8001fc0:	4311      	orrs	r1, r2
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001fc6:	0852      	lsrs	r2, r2, #1
 8001fc8:	3a01      	subs	r2, #1
 8001fca:	0652      	lsls	r2, r2, #25
 8001fcc:	4311      	orrs	r1, r2
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001fd2:	06d2      	lsls	r2, r2, #27
 8001fd4:	430a      	orrs	r2, r1
 8001fd6:	4912      	ldr	r1, [pc, #72]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001fdc:	4b10      	ldr	r3, [pc, #64]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a0f      	ldr	r2, [pc, #60]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001fe2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fe6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001fe8:	4b0d      	ldr	r3, [pc, #52]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	4a0c      	ldr	r2, [pc, #48]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8001fee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ff2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001ff4:	f7ff fb02 	bl	80015fc <HAL_GetTick>
 8001ff8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ffa:	e008      	b.n	800200e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ffc:	f7ff fafe 	bl	80015fc <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b02      	cmp	r3, #2
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e058      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800200e:	4b04      	ldr	r3, [pc, #16]	; (8002020 <HAL_RCC_OscConfig+0x778>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d0f0      	beq.n	8001ffc <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800201a:	e050      	b.n	80020be <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e04f      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
 8002020:	40021000 	.word	0x40021000
 8002024:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002028:	4b27      	ldr	r3, [pc, #156]	; (80020c8 <HAL_RCC_OscConfig+0x820>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d144      	bne.n	80020be <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002034:	4b24      	ldr	r3, [pc, #144]	; (80020c8 <HAL_RCC_OscConfig+0x820>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a23      	ldr	r2, [pc, #140]	; (80020c8 <HAL_RCC_OscConfig+0x820>)
 800203a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800203e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002040:	4b21      	ldr	r3, [pc, #132]	; (80020c8 <HAL_RCC_OscConfig+0x820>)
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	4a20      	ldr	r2, [pc, #128]	; (80020c8 <HAL_RCC_OscConfig+0x820>)
 8002046:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800204a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800204c:	f7ff fad6 	bl	80015fc <HAL_GetTick>
 8002050:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002052:	e008      	b.n	8002066 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002054:	f7ff fad2 	bl	80015fc <HAL_GetTick>
 8002058:	4602      	mov	r2, r0
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	2b02      	cmp	r3, #2
 8002060:	d901      	bls.n	8002066 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e02c      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002066:	4b18      	ldr	r3, [pc, #96]	; (80020c8 <HAL_RCC_OscConfig+0x820>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d0f0      	beq.n	8002054 <HAL_RCC_OscConfig+0x7ac>
 8002072:	e024      	b.n	80020be <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	2b0c      	cmp	r3, #12
 8002078:	d01f      	beq.n	80020ba <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800207a:	4b13      	ldr	r3, [pc, #76]	; (80020c8 <HAL_RCC_OscConfig+0x820>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a12      	ldr	r2, [pc, #72]	; (80020c8 <HAL_RCC_OscConfig+0x820>)
 8002080:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002084:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002086:	f7ff fab9 	bl	80015fc <HAL_GetTick>
 800208a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800208c:	e008      	b.n	80020a0 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800208e:	f7ff fab5 	bl	80015fc <HAL_GetTick>
 8002092:	4602      	mov	r2, r0
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	2b02      	cmp	r3, #2
 800209a:	d901      	bls.n	80020a0 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800209c:	2303      	movs	r3, #3
 800209e:	e00f      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020a0:	4b09      	ldr	r3, [pc, #36]	; (80020c8 <HAL_RCC_OscConfig+0x820>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d1f0      	bne.n	800208e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80020ac:	4b06      	ldr	r3, [pc, #24]	; (80020c8 <HAL_RCC_OscConfig+0x820>)
 80020ae:	68da      	ldr	r2, [r3, #12]
 80020b0:	4905      	ldr	r1, [pc, #20]	; (80020c8 <HAL_RCC_OscConfig+0x820>)
 80020b2:	4b06      	ldr	r3, [pc, #24]	; (80020cc <HAL_RCC_OscConfig+0x824>)
 80020b4:	4013      	ands	r3, r2
 80020b6:	60cb      	str	r3, [r1, #12]
 80020b8:	e001      	b.n	80020be <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e000      	b.n	80020c0 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80020be:	2300      	movs	r3, #0
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3720      	adds	r7, #32
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40021000 	.word	0x40021000
 80020cc:	feeefffc 	.word	0xfeeefffc

080020d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d101      	bne.n	80020e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e0e7      	b.n	80022b4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020e4:	4b75      	ldr	r3, [pc, #468]	; (80022bc <HAL_RCC_ClockConfig+0x1ec>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0307 	and.w	r3, r3, #7
 80020ec:	683a      	ldr	r2, [r7, #0]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d910      	bls.n	8002114 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020f2:	4b72      	ldr	r3, [pc, #456]	; (80022bc <HAL_RCC_ClockConfig+0x1ec>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f023 0207 	bic.w	r2, r3, #7
 80020fa:	4970      	ldr	r1, [pc, #448]	; (80022bc <HAL_RCC_ClockConfig+0x1ec>)
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	4313      	orrs	r3, r2
 8002100:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002102:	4b6e      	ldr	r3, [pc, #440]	; (80022bc <HAL_RCC_ClockConfig+0x1ec>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0307 	and.w	r3, r3, #7
 800210a:	683a      	ldr	r2, [r7, #0]
 800210c:	429a      	cmp	r2, r3
 800210e:	d001      	beq.n	8002114 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e0cf      	b.n	80022b4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0302 	and.w	r3, r3, #2
 800211c:	2b00      	cmp	r3, #0
 800211e:	d010      	beq.n	8002142 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	689a      	ldr	r2, [r3, #8]
 8002124:	4b66      	ldr	r3, [pc, #408]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800212c:	429a      	cmp	r2, r3
 800212e:	d908      	bls.n	8002142 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002130:	4b63      	ldr	r3, [pc, #396]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	4960      	ldr	r1, [pc, #384]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 800213e:	4313      	orrs	r3, r2
 8002140:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	2b00      	cmp	r3, #0
 800214c:	d04c      	beq.n	80021e8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	2b03      	cmp	r3, #3
 8002154:	d107      	bne.n	8002166 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002156:	4b5a      	ldr	r3, [pc, #360]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d121      	bne.n	80021a6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e0a6      	b.n	80022b4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	2b02      	cmp	r3, #2
 800216c:	d107      	bne.n	800217e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800216e:	4b54      	ldr	r3, [pc, #336]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d115      	bne.n	80021a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e09a      	b.n	80022b4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d107      	bne.n	8002196 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002186:	4b4e      	ldr	r3, [pc, #312]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	2b00      	cmp	r3, #0
 8002190:	d109      	bne.n	80021a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e08e      	b.n	80022b4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002196:	4b4a      	ldr	r3, [pc, #296]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d101      	bne.n	80021a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e086      	b.n	80022b4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021a6:	4b46      	ldr	r3, [pc, #280]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	f023 0203 	bic.w	r2, r3, #3
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	4943      	ldr	r1, [pc, #268]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021b8:	f7ff fa20 	bl	80015fc <HAL_GetTick>
 80021bc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021be:	e00a      	b.n	80021d6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021c0:	f7ff fa1c 	bl	80015fc <HAL_GetTick>
 80021c4:	4602      	mov	r2, r0
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d901      	bls.n	80021d6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e06e      	b.n	80022b4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021d6:	4b3a      	ldr	r3, [pc, #232]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f003 020c 	and.w	r2, r3, #12
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d1eb      	bne.n	80021c0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0302 	and.w	r3, r3, #2
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d010      	beq.n	8002216 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	689a      	ldr	r2, [r3, #8]
 80021f8:	4b31      	ldr	r3, [pc, #196]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002200:	429a      	cmp	r2, r3
 8002202:	d208      	bcs.n	8002216 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002204:	4b2e      	ldr	r3, [pc, #184]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	492b      	ldr	r1, [pc, #172]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002212:	4313      	orrs	r3, r2
 8002214:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002216:	4b29      	ldr	r3, [pc, #164]	; (80022bc <HAL_RCC_ClockConfig+0x1ec>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0307 	and.w	r3, r3, #7
 800221e:	683a      	ldr	r2, [r7, #0]
 8002220:	429a      	cmp	r2, r3
 8002222:	d210      	bcs.n	8002246 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002224:	4b25      	ldr	r3, [pc, #148]	; (80022bc <HAL_RCC_ClockConfig+0x1ec>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f023 0207 	bic.w	r2, r3, #7
 800222c:	4923      	ldr	r1, [pc, #140]	; (80022bc <HAL_RCC_ClockConfig+0x1ec>)
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	4313      	orrs	r3, r2
 8002232:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002234:	4b21      	ldr	r3, [pc, #132]	; (80022bc <HAL_RCC_ClockConfig+0x1ec>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0307 	and.w	r3, r3, #7
 800223c:	683a      	ldr	r2, [r7, #0]
 800223e:	429a      	cmp	r2, r3
 8002240:	d001      	beq.n	8002246 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e036      	b.n	80022b4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 0304 	and.w	r3, r3, #4
 800224e:	2b00      	cmp	r3, #0
 8002250:	d008      	beq.n	8002264 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002252:	4b1b      	ldr	r3, [pc, #108]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	68db      	ldr	r3, [r3, #12]
 800225e:	4918      	ldr	r1, [pc, #96]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002260:	4313      	orrs	r3, r2
 8002262:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0308 	and.w	r3, r3, #8
 800226c:	2b00      	cmp	r3, #0
 800226e:	d009      	beq.n	8002284 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002270:	4b13      	ldr	r3, [pc, #76]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	691b      	ldr	r3, [r3, #16]
 800227c:	00db      	lsls	r3, r3, #3
 800227e:	4910      	ldr	r1, [pc, #64]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002280:	4313      	orrs	r3, r2
 8002282:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002284:	f000 f824 	bl	80022d0 <HAL_RCC_GetSysClockFreq>
 8002288:	4602      	mov	r2, r0
 800228a:	4b0d      	ldr	r3, [pc, #52]	; (80022c0 <HAL_RCC_ClockConfig+0x1f0>)
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	091b      	lsrs	r3, r3, #4
 8002290:	f003 030f 	and.w	r3, r3, #15
 8002294:	490b      	ldr	r1, [pc, #44]	; (80022c4 <HAL_RCC_ClockConfig+0x1f4>)
 8002296:	5ccb      	ldrb	r3, [r1, r3]
 8002298:	f003 031f 	and.w	r3, r3, #31
 800229c:	fa22 f303 	lsr.w	r3, r2, r3
 80022a0:	4a09      	ldr	r2, [pc, #36]	; (80022c8 <HAL_RCC_ClockConfig+0x1f8>)
 80022a2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80022a4:	4b09      	ldr	r3, [pc, #36]	; (80022cc <HAL_RCC_ClockConfig+0x1fc>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7ff f957 	bl	800155c <HAL_InitTick>
 80022ae:	4603      	mov	r3, r0
 80022b0:	72fb      	strb	r3, [r7, #11]

  return status;
 80022b2:	7afb      	ldrb	r3, [r7, #11]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3710      	adds	r7, #16
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	40022000 	.word	0x40022000
 80022c0:	40021000 	.word	0x40021000
 80022c4:	08002518 	.word	0x08002518
 80022c8:	20000004 	.word	0x20000004
 80022cc:	20000008 	.word	0x20000008

080022d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b089      	sub	sp, #36	; 0x24
 80022d4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80022d6:	2300      	movs	r3, #0
 80022d8:	61fb      	str	r3, [r7, #28]
 80022da:	2300      	movs	r3, #0
 80022dc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022de:	4b3e      	ldr	r3, [pc, #248]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	f003 030c 	and.w	r3, r3, #12
 80022e6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022e8:	4b3b      	ldr	r3, [pc, #236]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	f003 0303 	and.w	r3, r3, #3
 80022f0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d005      	beq.n	8002304 <HAL_RCC_GetSysClockFreq+0x34>
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	2b0c      	cmp	r3, #12
 80022fc:	d121      	bne.n	8002342 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2b01      	cmp	r3, #1
 8002302:	d11e      	bne.n	8002342 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002304:	4b34      	ldr	r3, [pc, #208]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0308 	and.w	r3, r3, #8
 800230c:	2b00      	cmp	r3, #0
 800230e:	d107      	bne.n	8002320 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002310:	4b31      	ldr	r3, [pc, #196]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002312:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002316:	0a1b      	lsrs	r3, r3, #8
 8002318:	f003 030f 	and.w	r3, r3, #15
 800231c:	61fb      	str	r3, [r7, #28]
 800231e:	e005      	b.n	800232c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002320:	4b2d      	ldr	r3, [pc, #180]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	091b      	lsrs	r3, r3, #4
 8002326:	f003 030f 	and.w	r3, r3, #15
 800232a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800232c:	4a2b      	ldr	r2, [pc, #172]	; (80023dc <HAL_RCC_GetSysClockFreq+0x10c>)
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002334:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d10d      	bne.n	8002358 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002340:	e00a      	b.n	8002358 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	2b04      	cmp	r3, #4
 8002346:	d102      	bne.n	800234e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002348:	4b25      	ldr	r3, [pc, #148]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x110>)
 800234a:	61bb      	str	r3, [r7, #24]
 800234c:	e004      	b.n	8002358 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	2b08      	cmp	r3, #8
 8002352:	d101      	bne.n	8002358 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002354:	4b23      	ldr	r3, [pc, #140]	; (80023e4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002356:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	2b0c      	cmp	r3, #12
 800235c:	d134      	bne.n	80023c8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800235e:	4b1e      	ldr	r3, [pc, #120]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	f003 0303 	and.w	r3, r3, #3
 8002366:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	2b02      	cmp	r3, #2
 800236c:	d003      	beq.n	8002376 <HAL_RCC_GetSysClockFreq+0xa6>
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	2b03      	cmp	r3, #3
 8002372:	d003      	beq.n	800237c <HAL_RCC_GetSysClockFreq+0xac>
 8002374:	e005      	b.n	8002382 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002376:	4b1a      	ldr	r3, [pc, #104]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002378:	617b      	str	r3, [r7, #20]
      break;
 800237a:	e005      	b.n	8002388 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800237c:	4b19      	ldr	r3, [pc, #100]	; (80023e4 <HAL_RCC_GetSysClockFreq+0x114>)
 800237e:	617b      	str	r3, [r7, #20]
      break;
 8002380:	e002      	b.n	8002388 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	617b      	str	r3, [r7, #20]
      break;
 8002386:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002388:	4b13      	ldr	r3, [pc, #76]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x108>)
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	091b      	lsrs	r3, r3, #4
 800238e:	f003 0307 	and.w	r3, r3, #7
 8002392:	3301      	adds	r3, #1
 8002394:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002396:	4b10      	ldr	r3, [pc, #64]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	0a1b      	lsrs	r3, r3, #8
 800239c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80023a0:	697a      	ldr	r2, [r7, #20]
 80023a2:	fb03 f202 	mul.w	r2, r3, r2
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ac:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80023ae:	4b0a      	ldr	r3, [pc, #40]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	0e5b      	lsrs	r3, r3, #25
 80023b4:	f003 0303 	and.w	r3, r3, #3
 80023b8:	3301      	adds	r3, #1
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80023be:	697a      	ldr	r2, [r7, #20]
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80023c8:	69bb      	ldr	r3, [r7, #24]
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3724      	adds	r7, #36	; 0x24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	40021000 	.word	0x40021000
 80023dc:	08002528 	.word	0x08002528
 80023e0:	00f42400 	.word	0x00f42400
 80023e4:	007a1200 	.word	0x007a1200

080023e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b086      	sub	sp, #24
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80023f0:	2300      	movs	r3, #0
 80023f2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80023f4:	4b2a      	ldr	r3, [pc, #168]	; (80024a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d003      	beq.n	8002408 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002400:	f7ff f9ee 	bl	80017e0 <HAL_PWREx_GetVoltageRange>
 8002404:	6178      	str	r0, [r7, #20]
 8002406:	e014      	b.n	8002432 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002408:	4b25      	ldr	r3, [pc, #148]	; (80024a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800240a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800240c:	4a24      	ldr	r2, [pc, #144]	; (80024a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800240e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002412:	6593      	str	r3, [r2, #88]	; 0x58
 8002414:	4b22      	ldr	r3, [pc, #136]	; (80024a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002416:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002418:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800241c:	60fb      	str	r3, [r7, #12]
 800241e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002420:	f7ff f9de 	bl	80017e0 <HAL_PWREx_GetVoltageRange>
 8002424:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002426:	4b1e      	ldr	r3, [pc, #120]	; (80024a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002428:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800242a:	4a1d      	ldr	r2, [pc, #116]	; (80024a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800242c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002430:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002438:	d10b      	bne.n	8002452 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2b80      	cmp	r3, #128	; 0x80
 800243e:	d919      	bls.n	8002474 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2ba0      	cmp	r3, #160	; 0xa0
 8002444:	d902      	bls.n	800244c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002446:	2302      	movs	r3, #2
 8002448:	613b      	str	r3, [r7, #16]
 800244a:	e013      	b.n	8002474 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800244c:	2301      	movs	r3, #1
 800244e:	613b      	str	r3, [r7, #16]
 8002450:	e010      	b.n	8002474 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2b80      	cmp	r3, #128	; 0x80
 8002456:	d902      	bls.n	800245e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002458:	2303      	movs	r3, #3
 800245a:	613b      	str	r3, [r7, #16]
 800245c:	e00a      	b.n	8002474 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2b80      	cmp	r3, #128	; 0x80
 8002462:	d102      	bne.n	800246a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002464:	2302      	movs	r3, #2
 8002466:	613b      	str	r3, [r7, #16]
 8002468:	e004      	b.n	8002474 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2b70      	cmp	r3, #112	; 0x70
 800246e:	d101      	bne.n	8002474 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002470:	2301      	movs	r3, #1
 8002472:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002474:	4b0b      	ldr	r3, [pc, #44]	; (80024a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f023 0207 	bic.w	r2, r3, #7
 800247c:	4909      	ldr	r1, [pc, #36]	; (80024a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	4313      	orrs	r3, r2
 8002482:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002484:	4b07      	ldr	r3, [pc, #28]	; (80024a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 0307 	and.w	r3, r3, #7
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	429a      	cmp	r2, r3
 8002490:	d001      	beq.n	8002496 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e000      	b.n	8002498 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002496:	2300      	movs	r3, #0
}
 8002498:	4618      	mov	r0, r3
 800249a:	3718      	adds	r7, #24
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	40021000 	.word	0x40021000
 80024a4:	40022000 	.word	0x40022000

080024a8 <memset>:
 80024a8:	4402      	add	r2, r0
 80024aa:	4603      	mov	r3, r0
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d100      	bne.n	80024b2 <memset+0xa>
 80024b0:	4770      	bx	lr
 80024b2:	f803 1b01 	strb.w	r1, [r3], #1
 80024b6:	e7f9      	b.n	80024ac <memset+0x4>

080024b8 <__libc_init_array>:
 80024b8:	b570      	push	{r4, r5, r6, lr}
 80024ba:	4d0d      	ldr	r5, [pc, #52]	; (80024f0 <__libc_init_array+0x38>)
 80024bc:	4c0d      	ldr	r4, [pc, #52]	; (80024f4 <__libc_init_array+0x3c>)
 80024be:	1b64      	subs	r4, r4, r5
 80024c0:	10a4      	asrs	r4, r4, #2
 80024c2:	2600      	movs	r6, #0
 80024c4:	42a6      	cmp	r6, r4
 80024c6:	d109      	bne.n	80024dc <__libc_init_array+0x24>
 80024c8:	4d0b      	ldr	r5, [pc, #44]	; (80024f8 <__libc_init_array+0x40>)
 80024ca:	4c0c      	ldr	r4, [pc, #48]	; (80024fc <__libc_init_array+0x44>)
 80024cc:	f000 f818 	bl	8002500 <_init>
 80024d0:	1b64      	subs	r4, r4, r5
 80024d2:	10a4      	asrs	r4, r4, #2
 80024d4:	2600      	movs	r6, #0
 80024d6:	42a6      	cmp	r6, r4
 80024d8:	d105      	bne.n	80024e6 <__libc_init_array+0x2e>
 80024da:	bd70      	pop	{r4, r5, r6, pc}
 80024dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80024e0:	4798      	blx	r3
 80024e2:	3601      	adds	r6, #1
 80024e4:	e7ee      	b.n	80024c4 <__libc_init_array+0xc>
 80024e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80024ea:	4798      	blx	r3
 80024ec:	3601      	adds	r6, #1
 80024ee:	e7f2      	b.n	80024d6 <__libc_init_array+0x1e>
 80024f0:	08002558 	.word	0x08002558
 80024f4:	08002558 	.word	0x08002558
 80024f8:	08002558 	.word	0x08002558
 80024fc:	0800255c 	.word	0x0800255c

08002500 <_init>:
 8002500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002502:	bf00      	nop
 8002504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002506:	bc08      	pop	{r3}
 8002508:	469e      	mov	lr, r3
 800250a:	4770      	bx	lr

0800250c <_fini>:
 800250c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800250e:	bf00      	nop
 8002510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002512:	bc08      	pop	{r3}
 8002514:	469e      	mov	lr, r3
 8002516:	4770      	bx	lr
