

================================================================
== Vivado HLS Report for 'Loop_sum_loop_proc'
================================================================
* Date:           Wed Jun 14 15:32:25 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        hls_sin_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  196|  1151|  196|  1151|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+-----+-----+-----+-----+---------+
        |                 |       |  Latency  |  Interval | Pipeline|
        |     Instance    | Module| min | max | min | max |   Type  |
        +-----------------+-------+-----+-----+-----+-----+---------+
        |grp_fact_fu_70   |fact   |    2|  193|    2|  193|   none  |
        |grp_fact_fu_76   |fact   |    2|  193|    2|  193|   none  |
        |grp_power_fu_81  |power  |    2|  188|    2|  188|   none  |
        |grp_power_fu_88  |power  |    2|  188|    2|  188|   none  |
        +-----------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        +------------+-----+------+----------+-----------+-----------+------+----------+
        |            |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+------+----------+-----------+-----------+------+----------+
        |- sum_loop  |  195|  1150| 39 ~ 230 |          -|          -|     5|    no    |
        +------------+-----+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     36|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     50|    9900|  13652|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    209|
|Register         |        -|      -|     314|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     50|   10214|  13897|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     22|       9|     26|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+----------------------+---------+-------+------+------+
    |grp_fact_fu_70            |fact                  |        0|     11|   887|  1346|
    |grp_fact_fu_76            |fact                  |        0|     11|   887|  1346|
    |grp_power_fu_81           |power                 |        0|     11|   407|   673|
    |grp_power_fu_88           |power                 |        0|     11|   407|   673|
    |sin_taylor_seriesdEe_U7   |sin_taylor_seriesdEe  |        0|      3|   445|  1149|
    |sin_taylor_seriesdEe_U8   |sin_taylor_seriesdEe  |        0|      3|   445|  1149|
    |sin_taylor_serieseOg_U9   |sin_taylor_serieseOg  |        0|      0|  3211|  3658|
    |sin_taylor_serieseOg_U10  |sin_taylor_serieseOg  |        0|      0|  3211|  3658|
    +--------------------------+----------------------+---------+-------+------+------+
    |Total                     |                      |        0|     50|  9900| 13652|
    +--------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_130_p2                      |     +    |      0|  0|  15|           5|           3|
    |tmp_5_i_fu_122_p2                |     +    |      0|  0|  15|           5|           2|
    |tmp_i_fu_116_p2                  |   icmp   |      0|  0|   2|           5|           5|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  36|          17|          12|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  173|         39|    1|         39|
    |ap_done                      |    9|          2|    1|          2|
    |i_0_i_i_reg_58               |    9|          2|    5|         10|
    |sum_negative_0_loc_l_reg_46  |    9|          2|   64|        128|
    |sum_positive_0_loc_l_reg_34  |    9|          2|   64|        128|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  209|         47|  135|        307|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  38|   0|   38|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_reg_grp_fact_fu_70_ap_start   |   1|   0|    1|          0|
    |ap_reg_grp_fact_fu_76_ap_start   |   1|   0|    1|          0|
    |ap_reg_grp_power_fu_81_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_power_fu_88_ap_start  |   1|   0|    1|          0|
    |i_0_i_i_reg_58                   |   5|   0|    5|          0|
    |i_reg_163                        |   5|   0|    5|          0|
    |sum_negative_0_loc_l_reg_46      |  64|   0|   64|          0|
    |sum_positive_0_loc_l_reg_34      |  64|   0|   64|          0|
    |tmp_3_i_reg_188                  |  64|   0|   64|          0|
    |tmp_5_i_reg_157                  |   5|   0|    5|          0|
    |tmp_8_i_reg_193                  |  64|   0|   64|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 314|   0|  314|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------+-----+-----+------------+--------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Loop_sum_loop_proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Loop_sum_loop_proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Loop_sum_loop_proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | Loop_sum_loop_proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | Loop_sum_loop_proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Loop_sum_loop_proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Loop_sum_loop_proc | return value |
|ap_return_0  | out |   64| ap_ctrl_hs | Loop_sum_loop_proc | return value |
|ap_return_1  | out |   64| ap_ctrl_hs | Loop_sum_loop_proc | return value |
|x            |  in |   64|   ap_none  |          x         |    scalar    |
+-------------+-----+-----+------------+--------------------+--------------+

