---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
sitemap: false
---

<!-- {% if author.googlescholar %}
  You can also find my articles on <u><a href="{{author.googlescholar}}">my Google Scholar profile</a>.</u>
{% endif %}

{% include base_path %}

{% for post in site.publications reversed %}
  {% include archive-single.html %}
{% endfor %}
 -->


* <span style="font-family: 'Raleway',Arial; color: #7C8BE6; ">[HPCA 2024]</span> [GRIT: Enhancing Multi-GPU Performance with Fine-Grained Dynamic Page Placement]() \
  [Slides]() \
  <u><b>Yueqi Wang*</b></u>, Bingyao Li*, Aamer Jaleel, Jun Yang, and Xulong Tang \
  The 30th IEEE International Symposium on High-Performance Computer Architecture \
  <i>\*The authors contribute equally.</i>
  
  


* <span style="font-family: 'Raleway',Arial; color: #7C8BE6; ">[MICRO 2023]</span> [IDYLL: Enhancing Page Translation in Multi-GPUs via Light Weight PTE Invalidations](../files/MICRO2023_IDYLL.pdf) \
  Bingyao Li, Yanan Guo, <u><b>Yueqi Wang</b></u>, Aamer Jaleel, Jun Yang, and Xulong Tang \
  In Proceedings of the 56th IEEE/ACM International Symposium on Microarchitecture 
  

* <span style="font-family: 'Raleway',Arial; color: #7C8BE6; ">[DAC 2023]</span> [Orchestrated Scheduling and Partitioning for Improved Address Translation in GPUs](../files/DAC2023.pdf) \
  Bingyao Li, <u><b>Yueqi Wang</b></u>, and Xulong Tang\
  The 60th Design Automation Conference
  

