# single-cycle-riscv
This repository contains the project of a single cycle risc-v processor. The RTL design is done using SystemVerilog.
