{"vcs1":{"timestamp_begin":1680384166.552476621, "rt":1.51, "ut":0.19, "st":0.14}}
{"vcselab":{"timestamp_begin":1680384168.099837323, "rt":1.46, "ut":0.21, "st":0.08}}
{"link":{"timestamp_begin":1680384169.766201528, "rt":1.36, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680384166.267213269}
{"VCS_COMP_START_TIME": 1680384166.267213269}
{"VCS_COMP_END_TIME": 1680384172.470945713}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338388}}
{"stitch_vcselab": {"peak_mem": 239012}}
