// Seed: 729873176
module module_0 #(
    parameter id_1 = 32'd12
) (
    output wor id_0,
    input  tri _id_1
);
  logic [-1 : 1  |  -1] id_3;
  assign module_1.id_0 = 0;
  localparam id_4 = 1 | 1;
  logic [id_1 : 1] id_5;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd40,
    parameter id_4 = 32'd29
) (
    output supply0 id_0,
    output wire id_1,
    input wor id_2,
    output tri0 _id_3,
    output tri1 _id_4
);
  assign #id_6 id_6 = id_2;
  wire [id_3 : id_4] id_7;
  module_0 modCall_1 (
      id_0,
      id_6
  );
  genvar id_8;
endmodule
