INFO: [VRFC 10-2263] Analyzing Verilog file "/home/it/Documents/DCD_Labs/TASK5_LAB3/TASK5_LAB3.srcs/sources_1/new/priorty_encod_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encod_4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/it/Documents/DCD_Labs/TASK5_LAB3/TASK5_LAB3.srcs/sim_1/new/tb_endcoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_encoder_4bit
