Analysis & Synthesis report for A25_top
Thu Feb 16 15:31:43 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|mstr_state
 11. State Machine - |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state
 12. State Machine - |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_state
 13. State Machine - |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|rst_state
 14. State Machine - |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state
 15. State Machine - |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate
 16. State Machine - |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state
 17. State Machine - |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|irq_state
 18. State Machine - |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state
 19. State Machine - |A25_top|z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state
 20. State Machine - |A25_top|z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state
 21. State Machine - |A25_top|z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state
 22. State Machine - |A25_top|z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_state
 23. State Machine - |A25_top|z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state
 24. State Machine - |A25_top|z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state
 25. State Machine - |A25_top|sram:srami|sram_state
 26. State Machine - |A25_top|ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state
 27. State Machine - |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state
 28. State Machine - |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state
 29. State Machine - |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle
 30. State Machine - |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate
 31. State Machine - |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state
 32. State Machine - |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|state
 33. State Machine - |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state
 34. State Machine - |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|state
 35. State Machine - |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|state
 36. Registers Protected by Synthesis
 37. User-Specified and Inferred Latches
 38. Registers Removed During Synthesis
 39. Removed Registers Triggering Further Register Optimizations
 40. General Register Statistics
 41. Inverted Register Statistics
 42. Multiplexer Restructuring Statistics (Restructuring Performed)
 43. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated
 44. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_va7:rdptr_g1p
 45. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p
 46. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|altsyncram_1j11:fifo_ram
 47. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 48. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
 49. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|dffpipe_pe9:ws_brp
 50. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|dffpipe_pe9:ws_bwp
 51. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 52. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16
 53. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated
 54. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p
 55. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p
 56. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|altsyncram_aq31:fifo_ram
 57. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp
 58. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6
 59. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|dffpipe_pe9:ws_brp
 60. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|dffpipe_pe9:ws_bwp
 61. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp
 62. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9
 63. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component
 64. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated
 65. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_h97:rdptr_g1p
 66. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p
 67. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram
 68. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_qnl:rs_dgwp
 69. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10
 70. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp
 71. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13
 72. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated
 73. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p
 74. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p
 75. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|altsyncram_gn31:fifo_ram
 76. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp
 77. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12
 78. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp
 79. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp
 80. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp
 81. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17
 82. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated
 83. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p
 84. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p
 85. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|altsyncram_gn31:fifo_ram
 86. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp
 87. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12
 88. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp
 89. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp
 90. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp
 91. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17
 92. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated
 93. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p
 94. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p
 95. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|altsyncram_1p31:fifo_ram
 96. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 97. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12
 98. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp
 99. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp
100. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
101. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16
102. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated
103. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p
104. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p
105. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|altsyncram_1p31:fifo_ram
106. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
107. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12
108. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp
109. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp
110. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
111. Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16
112. Source assignments for ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes
113. Source assignments for ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component
114. Source assignments for ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio
115. Source assignments for iram_wb:cham|iram_cyc4:\gen_cyc4:ram|altsyncram:altsyncram_component|altsyncram_1jl1:auto_generated
116. Source assignments for z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram
117. Source assignments for wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram
118. Parameter Settings for User Entity Instance: Top-level Entity: |A25_top
119. Parameter Settings for User Entity Instance: pll_pcie:pll|altpll:altpll_component
120. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie
121. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp
122. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp
123. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp
124. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component
125. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp
126. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component
127. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp
128. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|z091_01_wb_adr_dec:z091_01_wb_adr_dec_comp
129. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component
130. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp
131. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp
132. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo
133. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
134. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo
135. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
136. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo
137. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
138. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo
139. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
140. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp
141. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp
142. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes
143. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component
144. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|altpll:pll0
145. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper
146. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb
147. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr
148. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr
149. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr
150. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter
151. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode
152. Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0
153. Parameter Settings for User Entity Instance: iram_wb:cham
154. Parameter Settings for User Entity Instance: iram_wb:cham|iram_cyc4:\gen_cyc4:ram
155. Parameter Settings for User Entity Instance: iram_wb:cham|iram_cyc4:\gen_cyc4:ram|altsyncram:altsyncram_component
156. Parameter Settings for User Entity Instance: z126_01_top:sflash
157. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0
158. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1
159. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2
160. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0
161. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0
162. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr
163. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr
164. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr
165. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr
166. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr
167. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_compare:cmpr5
168. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_compare:cmpr6
169. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr
170. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_read_cntr
171. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4
172. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5
173. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6
174. Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0
175. Parameter Settings for User Entity Instance: wbb2vme_top:vme
176. Parameter Settings for User Entity Instance: wbb2vme_top:vme|vme_ctrl:vmectrl
177. Parameter Settings for User Entity Instance: wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du
178. Parameter Settings for User Entity Instance: wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au
179. Parameter Settings for User Entity Instance: wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component
180. Parameter Settings for User Entity Instance: wb_bus:wbb
181. Parameter Settings for User Entity Instance: wb_bus:wbb|switch_fab_1:sf_0
182. Parameter Settings for User Entity Instance: wb_bus:wbb|switch_fab_1:sf_1
183. Parameter Settings for User Entity Instance: wb_bus:wbb|switch_fab_2:sf_2
184. Parameter Settings for User Entity Instance: wb_bus:wbb|switch_fab_3:sf_3
185. Parameter Settings for User Entity Instance: wb_bus:wbb|switch_fab_2:sf_4
186. Parameter Settings for Inferred Entity Instance: ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|lpm_divide:Mod0
187. altpll Parameter Settings by Entity Instance
188. dcfifo Parameter Settings by Entity Instance
189. scfifo Parameter Settings by Entity Instance
190. altsyncram Parameter Settings by Entity Instance
191. Port Connectivity Checks: "wb_bus:wbb"
192. Port Connectivity Checks: "wbb2vme_top:vme|vme_dma:vmedma"
193. Port Connectivity Checks: "wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master"
194. Port Connectivity Checks: "wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au"
195. Port Connectivity Checks: "wbb2vme_top:vme"
196. Port Connectivity Checks: "z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0"
197. Port Connectivity Checks: "z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0"
198. Port Connectivity Checks: "z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2"
199. Port Connectivity Checks: "z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0"
200. Port Connectivity Checks: "z126_01_top:sflash"
201. Port Connectivity Checks: "iram_wb:cham|iram_cyc4:\gen_cyc4:ram"
202. Port Connectivity Checks: "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp"
203. Port Connectivity Checks: "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo"
204. Port Connectivity Checks: "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp"
205. Port Connectivity Checks: "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp"
206. Port Connectivity Checks: "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp"
207. Port Connectivity Checks: "ip_16z091_01_top:pcie"
208. Post-Synthesis Netlist Statistics for Top Partition
209. Elapsed Time Per Partition
210. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 16 15:31:43 2017           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; A25_top                                         ;
; Top-level Entity Name              ; A25_top                                         ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 8,170                                           ;
;     Total combinational functions  ; 6,322                                           ;
;     Dedicated logic registers      ; 4,805                                           ;
; Total registers                    ; 4805                                            ;
; Total pins                         ; 201                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 225,300                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 1                                               ;
; Total GXB Receiver Channel PMA     ; 1                                               ;
; Total GXB Transmitter Channel PCS  ; 1                                               ;
; Total GXB Transmitter Channel PMA  ; 1                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX30CF23I7     ;                    ;
; Top-level entity name                                                      ; A25_top            ; A25_top            ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Optimization Technique                                                     ; Area               ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                ; Library ;
+--------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; ../16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v        ; yes             ; Encrypted User Verilog HDL File        ; D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v        ;         ;
; ../16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v   ; yes             ; User Verilog HDL File                  ; D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v   ;         ;
; ../16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v ; yes             ; Encrypted User Verilog HDL File        ; D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v ;         ;
; ../16z091-01_src/Source/x1/Hard_IP_x1_serdes.vhd                                     ; yes             ; User Wizard-Generated File             ; D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_serdes.vhd                                     ;         ;
; ../16z091-01_src/Source/x1/Hard_IP_x1_core.vhd                                       ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_core.vhd                                       ;         ;
; ../16z091-01_src/Source/x1/Hard_IP_x1.vhd                                            ; yes             ; User Wizard-Generated File             ; D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1.vhd                                            ;         ;
; ../16z091-01_src/Source/z091_01_wb_slave.vhd                                         ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/z091_01_wb_slave.vhd                                         ;         ;
; ../16z091-01_src/Source/z091_01_wb_master.vhd                                        ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/z091_01_wb_master.vhd                                        ;         ;
; ../16z091-01_src/Source/tx_put_data.vhd                                              ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_put_data.vhd                                              ;         ;
; ../16z091-01_src/Source/tx_module.vhd                                                ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_module.vhd                                                ;         ;
; ../16z091-01_src/Source/tx_header_fifo.vhd                                           ; yes             ; User Wizard-Generated File             ; D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_header_fifo.vhd                                           ;         ;
; ../16z091-01_src/Source/tx_data_fifo.vhd                                             ; yes             ; User Wizard-Generated File             ; D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_data_fifo.vhd                                             ;         ;
; ../16z091-01_src/Source/tx_ctrl.vhd                                                  ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_ctrl.vhd                                                  ;         ;
; ../16z091-01_src/Source/tx_compl_timeout.vhd                                         ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_compl_timeout.vhd                                         ;         ;
; ../16z091-01_src/Source/src_utils_pkg.vhd                                            ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/src_utils_pkg.vhd                                            ;         ;
; ../16z091-01_src/Source/rx_module.vhd                                                ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_module.vhd                                                ;         ;
; ../16z091-01_src/Source/rx_len_cntr.vhd                                              ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_len_cntr.vhd                                              ;         ;
; ../16z091-01_src/Source/rx_get_data.vhd                                              ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_get_data.vhd                                              ;         ;
; ../16z091-01_src/Source/rx_fifo.vhd                                                  ; yes             ; User Wizard-Generated File             ; D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_fifo.vhd                                                  ;         ;
; ../16z091-01_src/Source/rx_ctrl.vhd                                                  ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_ctrl.vhd                                                  ;         ;
; ../16z091-01_src/Source/pcie_msi.vhd                                                 ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/pcie_msi.vhd                                                 ;         ;
; ../16z091-01_src/Source/ip_16z091_01_top.vhd                                         ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01_top.vhd                                         ;         ;
; ../16z091-01_src/Source/ip_16z091_01.vhd                                             ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01.vhd                                             ;         ;
; ../16z091-01_src/Source/interrupt_wb.vhd                                             ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/interrupt_wb.vhd                                             ;         ;
; ../16z091-01_src/Source/interrupt_core.vhd                                           ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/interrupt_core.vhd                                           ;         ;
; ../16z091-01_src/Source/init.vhd                                                     ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/init.vhd                                                     ;         ;
; ../16z091-01_src/Source/error.vhd                                                    ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z091-01_src/Source/error.vhd                                                    ;         ;
; ../16z091-01_src/Source/err_fifo.vhd                                                 ; yes             ; User Wizard-Generated File             ; D:/work_a25/16a025-00_src/16z091-01_src/Source/err_fifo.vhd                                                 ;         ;
; ../16z091-01_src/Source/alt_reconf.vhd                                               ; yes             ; User Wizard-Generated File             ; D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd                                               ;         ;
; ../Source/pll_pcie.vhd                                                               ; yes             ; User Wizard-Generated File             ; D:/work_a25/16a025-00_src/Source/pll_pcie.vhd                                                               ;         ;
; ../16z002-01_src/Source/vme_sys_arbiter.vhd                                          ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_sys_arbiter.vhd                                          ;         ;
; ../16z002-01_src/Source/vme_pkg.vhd                                                  ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_pkg.vhd                                                  ;         ;
; ../16z000-00_src/Source/fpga_pkg_2.vhd                                               ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z000-00_src/Source/fpga_pkg_2.vhd                                               ;         ;
; ../Source/wb_pkg.vhd                                                                 ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/Source/wb_pkg.vhd                                                                 ;         ;
; ../Source/wb_bus.vhd                                                                 ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/Source/wb_bus.vhd                                                                 ;         ;
; ../Source/z091_01_wb_adr_dec.vhd                                                     ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/Source/z091_01_wb_adr_dec.vhd                                                     ;         ;
; ../Source/sram.vhd                                                                   ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/Source/sram.vhd                                                                   ;         ;
; ../16z126-01_src/Source/z126_01_wb2pasmi.vhd                                         ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_wb2pasmi.vhd                                         ;         ;
; ../16z126-01_src/Source/z126_01_wb_pkg.vhd                                           ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_wb_pkg.vhd                                           ;         ;
; ../16z126-01_src/Source/z126_01_wb_if_arbiter.vhd                                    ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_wb_if_arbiter.vhd                                    ;         ;
; ../16z126-01_src/Source/z126_01_top.vhd                                              ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_top.vhd                                              ;         ;
; ../16z126-01_src/Source/z126_01_pkg.vhd                                              ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_pkg.vhd                                              ;         ;
; ../16z126-01_src/Source/z126_01_indi_if_ctrl_regs.vhd                                ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_indi_if_ctrl_regs.vhd                                ;         ;
; ../16z126-01_src/Source/z126_01_fifo_d1.vhd                                          ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_fifo_d1.vhd                                          ;         ;
; ../16z126-01_src/Source/z126_01_clk_trans_wb2wb.vhd                                  ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_clk_trans_wb2wb.vhd                                  ;         ;
; ../16z126-01_src/Source/z126_01_switch_fab_2.vhd                                     ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_switch_fab_2.vhd                                     ;         ;
; ../16z126-01_src/Source/z126_01_ru_ctrl.vhd                                          ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_ru_ctrl.vhd                                          ;         ;
; db/z126_01_pasmi_m25p32.vhd                                                          ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd                                             ;         ;
; ../16z126-01_src/Source/z126_01_ru/z126_01_ru_cycloneiv.vhd                          ; yes             ; User Wizard-Generated File             ; D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_ru/z126_01_ru_cycloneiv.vhd                          ;         ;
; ../16z100-00_src/Source/switch_fab_3.vhd                                             ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z100-00_src/Source/switch_fab_3.vhd                                             ;         ;
; ../16z100-00_src/Source/switch_fab_2.vhd                                             ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z100-00_src/Source/switch_fab_2.vhd                                             ;         ;
; ../16z100-00_src/Source/switch_fab_1.vhd                                             ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z100-00_src/Source/switch_fab_1.vhd                                             ;         ;
; ../16z024-01_src/Source/iram_wb.vhd                                                  ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_wb.vhd                                                  ;         ;
; ../16z024-01_src/Source/iram_cyc4.vhd                                                ; yes             ; User Wizard-Generated File             ; D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_cyc4.vhd                                                ;         ;
; ../16z002-01_src/Source/wbb2vme_top.vhd                                              ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/wbb2vme_top.vhd                                              ;         ;
; ../16z002-01_src/Source/vme_wbs.vhd                                                  ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_wbs.vhd                                                  ;         ;
; ../16z002-01_src/Source/vme_wbm.vhd                                                  ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_wbm.vhd                                                  ;         ;
; ../16z002-01_src/Source/vme_slave.vhd                                                ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_slave.vhd                                                ;         ;
; ../16z002-01_src/Source/vme_requester.vhd                                            ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_requester.vhd                                            ;         ;
; ../16z002-01_src/Source/vme_master.vhd                                               ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_master.vhd                                               ;         ;
; ../16z002-01_src/Source/vme_mailbox.vhd                                              ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_mailbox.vhd                                              ;         ;
; ../16z002-01_src/Source/vme_locmon.vhd                                               ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_locmon.vhd                                               ;         ;
; ../16z002-01_src/Source/vme_du.vhd                                                   ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_du.vhd                                                   ;         ;
; ../16z002-01_src/Source/vme_dma_slv.vhd                                              ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_slv.vhd                                              ;         ;
; ../16z002-01_src/Source/vme_dma_mstr.vhd                                             ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_mstr.vhd                                             ;         ;
; ../16z002-01_src/Source/vme_dma_fifo.vhd                                             ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_fifo.vhd                                             ;         ;
; ../16z002-01_src/Source/vme_dma_du.vhd                                               ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_du.vhd                                               ;         ;
; ../16z002-01_src/Source/vme_dma_au.vhd                                               ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_au.vhd                                               ;         ;
; ../16z002-01_src/Source/vme_dma_arbiter.vhd                                          ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_arbiter.vhd                                          ;         ;
; ../16z002-01_src/Source/vme_dma.vhd                                                  ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma.vhd                                                  ;         ;
; ../16z002-01_src/Source/vme_ctrl.vhd                                                 ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_ctrl.vhd                                                 ;         ;
; ../16z002-01_src/Source/vme_bustimer.vhd                                             ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_bustimer.vhd                                             ;         ;
; ../16z002-01_src/Source/vme_au.vhd                                                   ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_au.vhd                                                   ;         ;
; ../16z002-01_src/Source/vme_arbiter.vhd                                              ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_arbiter.vhd                                              ;         ;
; ../16z002-01_src/Source/fifo_256x32bit.vhd                                           ; yes             ; User Wizard-Generated File             ; D:/work_a25/16a025-00_src/16z002-01_src/Source/fifo_256x32bit.vhd                                           ;         ;
; ../Source/A25_top.vhd                                                                ; yes             ; User VHDL File                         ; D:/work_a25/16a025-00_src/Source/A25_top.vhd                                                                ;         ;
; altpll.tdf                                                                           ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf                                                   ;         ;
; aglobal151.inc                                                                       ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc                                               ;         ;
; stratix_pll.inc                                                                      ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_pll.inc                                              ;         ;
; stratixii_pll.inc                                                                    ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                                            ;         ;
; cycloneii_pll.inc                                                                    ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                            ;         ;
; db/pll_pcie_altpll.v                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/pll_pcie_altpll.v                                                    ;         ;
; dcfifo_mixed_widths.tdf                                                              ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                      ;         ;
; db/dcfifo_3aj1.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_3aj1.tdf                                                      ;         ;
; db/a_gray2bin_1mb.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/a_gray2bin_1mb.tdf                                                   ;         ;
; db/a_graycounter_va7.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_va7.tdf                                                ;         ;
; db/a_graycounter_soc.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_soc.tdf                                                ;         ;
; db/altsyncram_1j11.tdf                                                               ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_1j11.tdf                                                  ;         ;
; db/alt_synch_pipe_9pl.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_9pl.tdf                                               ;         ;
; db/dffpipe_qe9.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_qe9.tdf                                                      ;         ;
; db/dffpipe_pe9.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_pe9.tdf                                                      ;         ;
; db/alt_synch_pipe_apl.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_apl.tdf                                               ;         ;
; db/dffpipe_re9.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_re9.tdf                                                      ;         ;
; db/cmpr_ib6.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cmpr_ib6.tdf                                                         ;         ;
; db/cntr_v7e.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cntr_v7e.tdf                                                         ;         ;
; db/dcfifo_1dj1.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_1dj1.tdf                                                      ;         ;
; db/altsyncram_aq31.tdf                                                               ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_aq31.tdf                                                  ;         ;
; db/alt_synch_pipe_bpl.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_bpl.tdf                                               ;         ;
; db/dffpipe_se9.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_se9.tdf                                                      ;         ;
; db/alt_synch_pipe_cpl.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_cpl.tdf                                               ;         ;
; db/dffpipe_te9.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_te9.tdf                                                      ;         ;
; dcfifo.tdf                                                                           ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf                                                   ;         ;
; lpm_counter.inc                                                                      ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                              ;         ;
; lpm_add_sub.inc                                                                      ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                              ;         ;
; altdpram.inc                                                                         ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/altdpram.inc                                                 ;         ;
; a_graycounter.inc                                                                    ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/a_graycounter.inc                                            ;         ;
; a_fefifo.inc                                                                         ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/a_fefifo.inc                                                 ;         ;
; a_gray2bin.inc                                                                       ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/a_gray2bin.inc                                               ;         ;
; dffpipe.inc                                                                          ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/dffpipe.inc                                                  ;         ;
; alt_sync_fifo.inc                                                                    ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                            ;         ;
; lpm_compare.inc                                                                      ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                              ;         ;
; altsyncram_fifo.inc                                                                  ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                          ;         ;
; db/dcfifo_tbi1.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_tbi1.tdf                                                      ;         ;
; db/a_graycounter_h97.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_h97.tdf                                                ;         ;
; db/a_graycounter_dnc.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_dnc.tdf                                                ;         ;
; db/altsyncram_4371.tdf                                                               ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_4371.tdf                                                  ;         ;
; db/alt_synch_pipe_qnl.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_qnl.tdf                                               ;         ;
; db/dffpipe_bd9.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_bd9.tdf                                                      ;         ;
; db/alt_synch_pipe_rnl.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_rnl.tdf                                               ;         ;
; db/dffpipe_cd9.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_cd9.tdf                                                      ;         ;
; db/cmpr_3a6.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cmpr_3a6.tdf                                                         ;         ;
; db/dcfifo_27l1.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_27l1.tdf                                                      ;         ;
; db/a_gray2bin_kkb.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/a_gray2bin_kkb.tdf                                                   ;         ;
; db/a_graycounter_j97.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_j97.tdf                                                ;         ;
; db/a_graycounter_enc.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_enc.tdf                                                ;         ;
; db/altsyncram_gn31.tdf                                                               ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_gn31.tdf                                                  ;         ;
; db/alt_synch_pipe_snl.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_snl.tdf                                               ;         ;
; db/dffpipe_dd9.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_dd9.tdf                                                      ;         ;
; db/dffpipe_ed9.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_ed9.tdf                                                      ;         ;
; db/dffpipe_fd9.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_fd9.tdf                                                      ;         ;
; db/alt_synch_pipe_tnl.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_tnl.tdf                                               ;         ;
; db/dffpipe_gd9.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_gd9.tdf                                                      ;         ;
; db/cmpr_5a6.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cmpr_5a6.tdf                                                         ;         ;
; db/dcfifo_obj1.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_obj1.tdf                                                      ;         ;
; db/a_gray2bin_0mb.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/a_gray2bin_0mb.tdf                                                   ;         ;
; db/a_graycounter_0b7.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_0b7.tdf                                                ;         ;
; db/a_graycounter_qoc.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_qoc.tdf                                                ;         ;
; db/altsyncram_1p31.tdf                                                               ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_1p31.tdf                                                  ;         ;
; db/alt_synch_pipe_8pl.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_8pl.tdf                                               ;         ;
; db/dffpipe_ue9.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_ue9.tdf                                                      ;         ;
; db/dffpipe_oe9.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_oe9.tdf                                                      ;         ;
; db/alt_synch_pipe_dpl.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_dpl.tdf                                               ;         ;
; db/dffpipe_ve9.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_ve9.tdf                                                      ;         ;
; db/cmpr_hb6.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cmpr_hb6.tdf                                                         ;         ;
; db/altpll_um81.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/altpll_um81.tdf                                                      ;         ;
; altsyncram.tdf                                                                       ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                               ;         ;
; stratix_ram_block.inc                                                                ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;         ;
; lpm_mux.inc                                                                          ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;         ;
; lpm_decode.inc                                                                       ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                               ;         ;
; a_rdenreg.inc                                                                        ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;         ;
; altrom.inc                                                                           ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/altrom.inc                                                   ;         ;
; altram.inc                                                                           ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/altram.inc                                                   ;         ;
; db/altsyncram_jlh1.tdf                                                               ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_jlh1.tdf                                                  ;         ;
; db/decode_g0b.tdf                                                                    ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/decode_g0b.tdf                                                       ;         ;
; db/decode_9ca.tdf                                                                    ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/decode_9ca.tdf                                                       ;         ;
; db/mux_4ub.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/mux_4ub.tdf                                                          ;         ;
; alt_cal_c3gxb.v                                                                      ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/alt_cal_c3gxb.v                                              ;         ;
; lpm_compare.tdf                                                                      ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_compare.tdf                                              ;         ;
; comptree.inc                                                                         ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/comptree.inc                                                 ;         ;
; altshift.inc                                                                         ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/altshift.inc                                                 ;         ;
; db/cmpr_cgi.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cmpr_cgi.tdf                                                         ;         ;
; db/cmpr_oji.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cmpr_oji.tdf                                                         ;         ;
; db/cmpr_26i.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cmpr_26i.tdf                                                         ;         ;
; lpm_counter.tdf                                                                      ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                              ;         ;
; lpm_constant.inc                                                                     ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                             ;         ;
; cmpconst.inc                                                                         ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                 ;         ;
; dffeea.inc                                                                           ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/dffeea.inc                                                   ;         ;
; alt_counter_stratix.inc                                                              ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                      ;         ;
; db/cntr_9co.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cntr_9co.tdf                                                         ;         ;
; lpm_decode.tdf                                                                       ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                                               ;         ;
; declut.inc                                                                           ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/declut.inc                                                   ;         ;
; db/decode_jrg.tdf                                                                    ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/decode_jrg.tdf                                                       ;         ;
; db/altsyncram_1jl1.tdf                                                               ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_1jl1.tdf                                                  ;         ;
; /work_a25/16a025-00_src/source/chameleon.hex                                         ; yes             ; Auto-Found Memory Initialization File  ; /work_a25/16a025-00_src/source/chameleon.hex                                                                ;         ;
; a_graycounter.tdf                                                                    ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/a_graycounter.tdf                                            ;         ;
; db/a_graycounter_trh.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_trh.tdf                                                ;         ;
; db/a_graycounter_srh.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_srh.tdf                                                ;         ;
; db/cmpr_56i.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cmpr_56i.tdf                                                         ;         ;
; db/cntr_3ao.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cntr_3ao.tdf                                                         ;         ;
; scfifo.tdf                                                                           ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf                                                   ;         ;
; a_regfifo.inc                                                                        ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/a_regfifo.inc                                                ;         ;
; a_dpfifo.inc                                                                         ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                 ;         ;
; a_i2fifo.inc                                                                         ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                 ;         ;
; a_fffifo.inc                                                                         ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/a_fffifo.inc                                                 ;         ;
; a_f2fifo.inc                                                                         ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                 ;         ;
; db/scfifo_j3a1.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/scfifo_j3a1.tdf                                                      ;         ;
; db/a_dpfifo_pv01.tdf                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/a_dpfifo_pv01.tdf                                                    ;         ;
; db/a_fefifo_48e.tdf                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/a_fefifo_48e.tdf                                                     ;         ;
; db/cntr_as7.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cntr_as7.tdf                                                         ;         ;
; db/altsyncram_1qo1.tdf                                                               ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_1qo1.tdf                                                  ;         ;
; db/cntr_urb.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cntr_urb.tdf                                                         ;         ;
; db/cntr_bao.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cntr_bao.tdf                                                         ;         ;
; db/cntr_aao.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cntr_aao.tdf                                                         ;         ;
; db/scfifo_i631.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/scfifo_i631.tdf                                                      ;         ;
; db/a_dpfifo_pc31.tdf                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/a_dpfifo_pc31.tdf                                                    ;         ;
; db/altsyncram_rhh1.tdf                                                               ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_rhh1.tdf                                                  ;         ;
; db/cmpr_f09.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cmpr_f09.tdf                                                         ;         ;
; db/cntr_srb.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cntr_srb.tdf                                                         ;         ;
; db/cntr_9s7.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cntr_9s7.tdf                                                         ;         ;
; db/cntr_trb.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/cntr_trb.tdf                                                         ;         ;
; lpm_divide.tdf                                                                       ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_divide.tdf                                               ;         ;
; abs_divider.inc                                                                      ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/abs_divider.inc                                              ;         ;
; sign_div_unsign.inc                                                                  ; yes             ; Megafunction                           ; c:/altera/15.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                          ;         ;
; db/lpm_divide_edm.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/lpm_divide_edm.tdf                                                   ;         ;
; db/sign_div_unsign_9kh.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/sign_div_unsign_9kh.tdf                                              ;         ;
; db/alt_u_div_08f.tdf                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/alt_u_div_08f.tdf                                                    ;         ;
; db/add_sub_1tc.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/add_sub_1tc.tdf                                                      ;         ;
; db/add_sub_2tc.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/work_a25/16a025-00_src/Synthesis/db/add_sub_2tc.tdf                                                      ;         ;
+--------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                     ;
+--------------------------+--------------------------------------------------------------------------------------+
; Resource                 ; Usage                                                                                ;
+--------------------------+--------------------------------------------------------------------------------------+
; I/O pins                 ; 201                                                                                  ;
; Total memory bits        ; 225300                                                                               ;
;                          ;                                                                                      ;
; DSP block 9-bit elements ; 0                                                                                    ;
;                          ;                                                                                      ;
; Total PLLs               ; 2                                                                                    ;
;     -- PLLs              ; 2                                                                                    ;
;                          ;                                                                                      ;
; Maximum fan-out node     ; pll_pcie:pll|altpll:altpll_component|pll_pcie_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out          ; 3663                                                                                 ;
; Total fan-out            ; 45226                                                                                ;
; Average fan-out          ; 3.80                                                                                 ;
+--------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                            ; Library Name ;
+------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |A25_top                                                                                                   ; 6322 (99)         ; 4805 (56)    ; 225300      ; 0            ; 0       ; 0         ; 0         ; 201  ; 0            ; |A25_top                                                                                                                                                                                                                                                                                                       ; work         ;
;    |ip_16z091_01_top:pcie|                                                                                 ; 3286 (5)          ; 2561 (3)     ; 198660      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie                                                                                                                                                                                                                                                                                 ; work         ;
;       |alt_reconf:alt_reconf_comp|                                                                         ; 200 (0)           ; 196 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp                                                                                                                                                                                                                                                      ; work         ;
;          |alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|                 ; 200 (2)           ; 196 (12)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component                                                                                                                                                                      ; work         ;
;             |alt_cal_c3gxb:calibration_c3gxb|                                                              ; 114 (114)         ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb                                                                                                                                      ; work         ;
;             |alt_reconf_alt_dprio_v5k:dprio|                                                               ; 84 (75)           ; 108 (102)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio                                                                                                                                       ; work         ;
;                |lpm_compare:pre_amble_cmpr|                                                                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr                                                                                                            ; work         ;
;                   |cmpr_cgi:auto_generated|                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr|cmpr_cgi:auto_generated                                                                                    ; work         ;
;                |lpm_compare:state_mc_cmpr|                                                                 ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr                                                                                                             ; work         ;
;                   |cmpr_26i:auto_generated|                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr|cmpr_26i:auto_generated                                                                                     ; work         ;
;                |lpm_counter:state_mc_counter|                                                              ; 6 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter                                                                                                          ; work         ;
;                   |cntr_9co:auto_generated|                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_9co:auto_generated                                                                                  ; work         ;
;       |hard_ip_x1:\gen_x1:Hard_IP_x1_comp|                                                                 ; 57 (0)            ; 57 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp                                                                                                                                                                                                                                              ; work         ;
;          |altpcie_rs_serdes:rs_serdes|                                                                     ; 54 (54)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes                                                                                                                                                                                                                  ; work         ;
;          |hard_ip_x1_core:wrapper|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper                                                                                                                                                                                                                      ; work         ;
;             |altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst                                                                                                                                                                         ; work         ;
;          |hard_ip_x1_serdes:serdes|                                                                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes                                                                                                                                                                                                                     ; work         ;
;             |hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|                  ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component                                                                                                                                         ; work         ;
;                |altpll:pll0|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|altpll:pll0                                                                                                                             ; work         ;
;                   |altpll_um81:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|altpll:pll0|altpll_um81:auto_generated                                                                                                  ; work         ;
;       |ip_16z091_01:ip_16z091_01_comp|                                                                     ; 2904 (0)          ; 2224 (0)     ; 198660      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp                                                                                                                                                                                                                                                  ; work         ;
;          |error:error_comp|                                                                                ; 43 (26)           ; 49 (20)      ; 4           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp                                                                                                                                                                                                                                 ; work         ;
;             |err_fifo:err_fifo_comp|                                                                       ; 17 (0)            ; 29 (0)       ; 4           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp                                                                                                                                                                                                          ; work         ;
;                |dcfifo:dcfifo_component|                                                                   ; 17 (0)            ; 29 (0)       ; 4           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component                                                                                                                                                                                  ; work         ;
;                   |dcfifo_tbi1:auto_generated|                                                             ; 17 (5)            ; 29 (9)       ; 4           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated                                                                                                                                                       ; work         ;
;                      |a_graycounter_dnc:wrptr_g1p|                                                         ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p                                                                                                                           ; work         ;
;                      |a_graycounter_h97:rdptr_g1p|                                                         ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_h97:rdptr_g1p                                                                                                                           ; work         ;
;                      |alt_synch_pipe_qnl:rs_dgwp|                                                          ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_qnl:rs_dgwp                                                                                                                            ; work         ;
;                         |dffpipe_bd9:dffpipe10|                                                            ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10                                                                                                      ; work         ;
;                      |alt_synch_pipe_rnl:ws_dgrp|                                                          ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp                                                                                                                            ; work         ;
;                         |dffpipe_cd9:dffpipe13|                                                            ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13                                                                                                      ; work         ;
;                      |altsyncram_4371:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 4           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram                                                                                                                              ; work         ;
;                      |cmpr_3a6:rdempty_eq_comp|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|cmpr_3a6:rdempty_eq_comp                                                                                                                              ; work         ;
;                      |cmpr_3a6:wrfull_eq_comp|                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|cmpr_3a6:wrfull_eq_comp                                                                                                                               ; work         ;
;          |init:init_comp|                                                                                  ; 27 (27)           ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp                                                                                                                                                                                                                                   ; work         ;
;          |interrupt_core:interrupt_core_comp|                                                              ; 20 (20)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp                                                                                                                                                                                                               ; work         ;
;          |interrupt_wb:interrupt_wb_comp|                                                                  ; 1 (1)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_wb:interrupt_wb_comp                                                                                                                                                                                                                   ; work         ;
;          |rx_module:rx_module_comp|                                                                        ; 442 (19)          ; 449 (4)      ; 131072      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp                                                                                                                                                                                                                         ; work         ;
;             |rx_ctrl:rx_ctrl_comp|                                                                         ; 106 (40)          ; 34 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp                                                                                                                                                                                                    ; work         ;
;                |rx_len_cntr:c_len_cntr_comp|                                                               ; 32 (32)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|rx_len_cntr:c_len_cntr_comp                                                                                                                                                                        ; work         ;
;                |rx_len_cntr:wr_len_cntr_comp|                                                              ; 34 (34)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|rx_len_cntr:wr_len_cntr_comp                                                                                                                                                                       ; work         ;
;             |rx_fifo:c_fifo_comp|                                                                          ; 93 (0)            ; 128 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp                                                                                                                                                                                                     ; work         ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                         ; 93 (0)            ; 128 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                   ; work         ;
;                   |dcfifo_3aj1:auto_generated|                                                             ; 93 (16)           ; 128 (33)     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated                                                                                                                        ; work         ;
;                      |a_gray2bin_1mb:wrptr_g_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_gray2bin_1mb:wrptr_g_gray2bin                                                                                        ; work         ;
;                      |a_gray2bin_1mb:ws_dgrp_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_gray2bin_1mb:ws_dgrp_gray2bin                                                                                        ; work         ;
;                      |a_graycounter_soc:wrptr_g1p|                                                         ; 20 (20)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p                                                                                            ; work         ;
;                      |a_graycounter_va7:rdptr_g1p|                                                         ; 20 (20)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_va7:rdptr_g1p                                                                                            ; work         ;
;                      |alt_synch_pipe_9pl:rs_dgwp|                                                          ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                             ; work         ;
;                         |dffpipe_qe9:dffpipe12|                                                            ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12                                                                       ; work         ;
;                      |alt_synch_pipe_apl:ws_dgrp|                                                          ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                             ; work         ;
;                         |dffpipe_re9:dffpipe16|                                                            ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16                                                                       ; work         ;
;                      |altsyncram_1j11:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|altsyncram_1j11:fifo_ram                                                                                               ; work         ;
;                      |cmpr_ib6:rdempty_eq_comp|                                                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|cmpr_ib6:rdempty_eq_comp                                                                                               ; work         ;
;                      |cmpr_ib6:wrfull_eq_comp|                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|cmpr_ib6:wrfull_eq_comp                                                                                                ; work         ;
;                      |cntr_v7e:cntr_b|                                                                     ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|cntr_v7e:cntr_b                                                                                                        ; work         ;
;                      |dffpipe_pe9:ws_brp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|dffpipe_pe9:ws_brp                                                                                                     ; work         ;
;                      |dffpipe_pe9:ws_bwp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                     ; work         ;
;             |rx_fifo:wr_fifo_comp|                                                                         ; 92 (0)            ; 128 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp                                                                                                                                                                                                    ; work         ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                         ; 92 (0)            ; 128 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                  ; work         ;
;                   |dcfifo_1dj1:auto_generated|                                                             ; 92 (16)           ; 128 (33)     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated                                                                                                                       ; work         ;
;                      |a_gray2bin_1mb:wrptr_g_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_gray2bin_1mb:wrptr_g_gray2bin                                                                                       ; work         ;
;                      |a_gray2bin_1mb:ws_dgrp_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_gray2bin_1mb:ws_dgrp_gray2bin                                                                                       ; work         ;
;                      |a_graycounter_soc:wrptr_g1p|                                                         ; 20 (20)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p                                                                                           ; work         ;
;                      |a_graycounter_va7:rdptr_g1p|                                                         ; 20 (20)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p                                                                                           ; work         ;
;                      |alt_synch_pipe_bpl:rs_dgwp|                                                          ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                                                                                            ; work         ;
;                         |dffpipe_se9:dffpipe6|                                                             ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6                                                                       ; work         ;
;                      |alt_synch_pipe_cpl:ws_dgrp|                                                          ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp                                                                                            ; work         ;
;                         |dffpipe_te9:dffpipe9|                                                             ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9                                                                       ; work         ;
;                      |altsyncram_aq31:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|altsyncram_aq31:fifo_ram                                                                                              ; work         ;
;                      |cmpr_ib6:rdempty_eq_comp|                                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|cmpr_ib6:rdempty_eq_comp                                                                                              ; work         ;
;                      |cmpr_ib6:wrfull_eq_comp|                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|cmpr_ib6:wrfull_eq_comp                                                                                               ; work         ;
;                      |cntr_v7e:cntr_b|                                                                     ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|cntr_v7e:cntr_b                                                                                                       ; work         ;
;                      |dffpipe_pe9:ws_brp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|dffpipe_pe9:ws_brp                                                                                                    ; work         ;
;                      |dffpipe_pe9:ws_bwp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                    ; work         ;
;             |rx_get_data:rx_get_data_comp|                                                                 ; 132 (132)         ; 155 (155)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp                                                                                                                                                                                            ; work         ;
;          |tx_module:tx_module_comp|                                                                        ; 1434 (0)          ; 1075 (0)     ; 67584       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp                                                                                                                                                                                                                         ; work         ;
;             |tx_compl_timeout:tx_compl_timeout_comp|                                                       ; 386 (386)         ; 198 (198)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp                                                                                                                                                                                  ; work         ;
;             |tx_ctrl:tx_ctrl_comp|                                                                         ; 491 (491)         ; 230 (230)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp                                                                                                                                                                                                    ; work         ;
;             |tx_data_fifo:tx_c_data_fifo|                                                                  ; 83 (0)            ; 119 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo                                                                                                                                                                                             ; work         ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                         ; 83 (0)            ; 119 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                           ; work         ;
;                   |dcfifo_obj1:auto_generated|                                                             ; 83 (15)           ; 119 (31)     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated                                                                                                                ; work         ;
;                      |a_gray2bin_0mb:wrptr_g_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_gray2bin_0mb:wrptr_g_gray2bin                                                                                ; work         ;
;                      |a_gray2bin_0mb:ws_dgrp_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_gray2bin_0mb:ws_dgrp_gray2bin                                                                                ; work         ;
;                      |a_graycounter_0b7:rdptr_g1p|                                                         ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p                                                                                    ; work         ;
;                      |a_graycounter_qoc:wrptr_g1p|                                                         ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p                                                                                    ; work         ;
;                      |alt_synch_pipe_8pl:rs_dgwp|                                                          ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                     ; work         ;
;                         |dffpipe_ue9:dffpipe12|                                                            ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12                                                               ; work         ;
;                      |alt_synch_pipe_dpl:ws_dgrp|                                                          ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                                                                                     ; work         ;
;                         |dffpipe_ve9:dffpipe16|                                                            ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16                                                               ; work         ;
;                      |altsyncram_1p31:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|altsyncram_1p31:fifo_ram                                                                                       ; work         ;
;                      |cmpr_hb6:rdempty_eq_comp|                                                            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|cmpr_hb6:rdempty_eq_comp                                                                                       ; work         ;
;                      |cmpr_hb6:wrfull_eq_comp|                                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|cmpr_hb6:wrfull_eq_comp                                                                                        ; work         ;
;                      |cntr_v7e:cntr_b|                                                                     ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|cntr_v7e:cntr_b                                                                                                ; work         ;
;                      |dffpipe_oe9:ws_brp|                                                                  ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp                                                                                             ; work         ;
;                      |dffpipe_pe9:ws_bwp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp                                                                                             ; work         ;
;             |tx_data_fifo:tx_w_data_fifo|                                                                  ; 85 (0)            ; 118 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo                                                                                                                                                                                             ; work         ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                         ; 85 (0)            ; 118 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                           ; work         ;
;                   |dcfifo_obj1:auto_generated|                                                             ; 85 (16)           ; 118 (31)     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated                                                                                                                ; work         ;
;                      |a_gray2bin_0mb:wrptr_g_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_gray2bin_0mb:wrptr_g_gray2bin                                                                                ; work         ;
;                      |a_gray2bin_0mb:ws_dgrp_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_gray2bin_0mb:ws_dgrp_gray2bin                                                                                ; work         ;
;                      |a_graycounter_0b7:rdptr_g1p|                                                         ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p                                                                                    ; work         ;
;                      |a_graycounter_qoc:wrptr_g1p|                                                         ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p                                                                                    ; work         ;
;                      |alt_synch_pipe_8pl:rs_dgwp|                                                          ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                     ; work         ;
;                         |dffpipe_ue9:dffpipe12|                                                            ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12                                                               ; work         ;
;                      |alt_synch_pipe_dpl:ws_dgrp|                                                          ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                                                                                     ; work         ;
;                         |dffpipe_ve9:dffpipe16|                                                            ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16                                                               ; work         ;
;                      |altsyncram_1p31:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|altsyncram_1p31:fifo_ram                                                                                       ; work         ;
;                      |cmpr_hb6:rdempty_eq_comp|                                                            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|cmpr_hb6:rdempty_eq_comp                                                                                       ; work         ;
;                      |cmpr_hb6:wrfull_eq_comp|                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|cmpr_hb6:wrfull_eq_comp                                                                                        ; work         ;
;                      |cntr_v7e:cntr_b|                                                                     ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|cntr_v7e:cntr_b                                                                                                ; work         ;
;                      |dffpipe_oe9:ws_brp|                                                                  ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp                                                                                             ; work         ;
;                      |dffpipe_pe9:ws_bwp|                                                                  ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp                                                                                             ; work         ;
;             |tx_header_fifo:tx_c_header_fifo|                                                              ; 32 (0)            ; 53 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo                                                                                                                                                                                         ; work         ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                         ; 32 (0)            ; 53 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                       ; work         ;
;                   |dcfifo_27l1:auto_generated|                                                             ; 32 (7)            ; 53 (16)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated                                                                                                            ; work         ;
;                      |a_graycounter_enc:wrptr_g1p|                                                         ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p                                                                                ; work         ;
;                      |a_graycounter_j97:rdptr_g1p|                                                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p                                                                                ; work         ;
;                      |alt_synch_pipe_snl:rs_dgwp|                                                          ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp                                                                                 ; work         ;
;                         |dffpipe_dd9:dffpipe12|                                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12                                                           ; work         ;
;                      |alt_synch_pipe_tnl:ws_dgrp|                                                          ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp                                                                                 ; work         ;
;                         |dffpipe_gd9:dffpipe17|                                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17                                                           ; work         ;
;                      |altsyncram_gn31:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|altsyncram_gn31:fifo_ram                                                                                   ; work         ;
;                      |cmpr_5a6:rdempty_eq_comp|                                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cmpr_5a6:rdempty_eq_comp                                                                                   ; work         ;
;                      |cmpr_5a6:wrfull_eq_comp|                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cmpr_5a6:wrfull_eq_comp                                                                                    ; work         ;
;                      |cntr_v7e:cntr_b|                                                                     ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cntr_v7e:cntr_b                                                                                            ; work         ;
;             |tx_header_fifo:tx_wr_header_fifo|                                                             ; 43 (0)            ; 61 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo                                                                                                                                                                                        ; work         ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                         ; 43 (0)            ; 61 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                      ; work         ;
;                   |dcfifo_27l1:auto_generated|                                                             ; 43 (10)           ; 61 (16)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated                                                                                                           ; work         ;
;                      |a_gray2bin_kkb:wrptr_g_gray2bin|                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_gray2bin_kkb:wrptr_g_gray2bin                                                                           ; work         ;
;                      |a_gray2bin_kkb:ws_dgrp_gray2bin|                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_gray2bin_kkb:ws_dgrp_gray2bin                                                                           ; work         ;
;                      |a_graycounter_enc:wrptr_g1p|                                                         ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p                                                                               ; work         ;
;                      |a_graycounter_j97:rdptr_g1p|                                                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p                                                                               ; work         ;
;                      |alt_synch_pipe_snl:rs_dgwp|                                                          ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp                                                                                ; work         ;
;                         |dffpipe_dd9:dffpipe12|                                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12                                                          ; work         ;
;                      |alt_synch_pipe_tnl:ws_dgrp|                                                          ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp                                                                                ; work         ;
;                         |dffpipe_gd9:dffpipe17|                                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17                                                          ; work         ;
;                      |altsyncram_gn31:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|altsyncram_gn31:fifo_ram                                                                                  ; work         ;
;                      |cmpr_5a6:rdempty_eq_comp|                                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cmpr_5a6:rdempty_eq_comp                                                                                  ; work         ;
;                      |cmpr_5a6:wrfull_eq_comp|                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cmpr_5a6:wrfull_eq_comp                                                                                   ; work         ;
;                      |cntr_v7e:cntr_b|                                                                     ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cntr_v7e:cntr_b                                                                                           ; work         ;
;                      |dffpipe_ed9:ws_brp|                                                                  ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp                                                                                        ; work         ;
;                      |dffpipe_fd9:ws_bwp|                                                                  ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp                                                                                        ; work         ;
;             |tx_put_data:tx_put_data_comp|                                                                 ; 314 (314)         ; 296 (296)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp                                                                                                                                                                                            ; work         ;
;          |z091_01_wb_master:wb_master_comp|                                                                ; 634 (624)         ; 374 (374)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp                                                                                                                                                                                                                 ; work         ;
;             |z091_01_wb_adr_dec:z091_01_wb_adr_dec_comp|                                                   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|z091_01_wb_adr_dec:z091_01_wb_adr_dec_comp                                                                                                                                                                      ; work         ;
;          |z091_01_wb_slave:wb_slave_comp|                                                                  ; 303 (303)         ; 134 (134)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp                                                                                                                                                                                                                   ; work         ;
;       |pcie_msi:pcie_msi_i0|                                                                               ; 120 (95)          ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0                                                                                                                                                                                                                                                            ; work         ;
;          |lpm_divide:Mod0|                                                                                 ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|lpm_divide:Mod0                                                                                                                                                                                                                                            ; work         ;
;             |lpm_divide_edm:auto_generated|                                                                ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|lpm_divide:Mod0|lpm_divide_edm:auto_generated                                                                                                                                                                                                              ; work         ;
;                |sign_div_unsign_9kh:divider|                                                               ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|lpm_divide:Mod0|lpm_divide_edm:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                  ; work         ;
;                   |alt_u_div_08f:divider|                                                                  ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|lpm_divide:Mod0|lpm_divide_edm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_08f:divider                                                                                                                                                            ; work         ;
;    |iram_wb:cham|                                                                                          ; 1 (1)             ; 1 (1)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|iram_wb:cham                                                                                                                                                                                                                                                                                          ; work         ;
;       |iram_cyc4:\gen_cyc4:ram|                                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|iram_wb:cham|iram_cyc4:\gen_cyc4:ram                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|iram_wb:cham|iram_cyc4:\gen_cyc4:ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_1jl1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|iram_wb:cham|iram_cyc4:\gen_cyc4:ram|altsyncram:altsyncram_component|altsyncram_1jl1:auto_generated                                                                                                                                                                                                   ; work         ;
;    |pll_pcie:pll|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|pll_pcie:pll                                                                                                                                                                                                                                                                                          ; work         ;
;       |altpll:altpll_component|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|pll_pcie:pll|altpll:altpll_component                                                                                                                                                                                                                                                                  ; work         ;
;          |pll_pcie_altpll:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|pll_pcie:pll|altpll:altpll_component|pll_pcie_altpll:auto_generated                                                                                                                                                                                                                                   ; work         ;
;    |sram:srami|                                                                                            ; 74 (74)           ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|sram:srami                                                                                                                                                                                                                                                                                            ; work         ;
;    |wb_bus:wbb|                                                                                            ; 201 (101)         ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wb_bus:wbb                                                                                                                                                                                                                                                                                            ; work         ;
;       |switch_fab_1:sf_0|                                                                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wb_bus:wbb|switch_fab_1:sf_0                                                                                                                                                                                                                                                                          ; work         ;
;       |switch_fab_1:sf_1|                                                                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wb_bus:wbb|switch_fab_1:sf_1                                                                                                                                                                                                                                                                          ; work         ;
;       |switch_fab_2:sf_2|                                                                                  ; 21 (21)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wb_bus:wbb|switch_fab_2:sf_2                                                                                                                                                                                                                                                                          ; work         ;
;       |switch_fab_2:sf_4|                                                                                  ; 39 (39)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wb_bus:wbb|switch_fab_2:sf_4                                                                                                                                                                                                                                                                          ; work         ;
;       |switch_fab_3:sf_3|                                                                                  ; 36 (36)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wb_bus:wbb|switch_fab_3:sf_3                                                                                                                                                                                                                                                                          ; work         ;
;    |wbb2vme_top:vme|                                                                                       ; 1848 (0)          ; 1451 (0)     ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme                                                                                                                                                                                                                                                                                       ; work         ;
;       |vme_ctrl:vmectrl|                                                                                   ; 1594 (1)          ; 1113 (0)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl                                                                                                                                                                                                                                                                      ; work         ;
;          |vme_arbiter:arbiter|                                                                             ; 57 (57)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter                                                                                                                                                                                                                                                  ; work         ;
;          |vme_au:au|                                                                                       ; 313 (313)         ; 187 (187)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au                                                                                                                                                                                                                                                            ; work         ;
;          |vme_bustimer:bustimer|                                                                           ; 77 (77)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer                                                                                                                                                                                                                                                ; work         ;
;          |vme_du:du|                                                                                       ; 814 (814)         ; 666 (666)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du                                                                                                                                                                                                                                                            ; work         ;
;          |vme_locmon:locmon|                                                                               ; 35 (35)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_locmon:locmon                                                                                                                                                                                                                                                    ; work         ;
;          |vme_mailbox:mailbox|                                                                             ; 19 (19)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_mailbox:mailbox                                                                                                                                                                                                                                                  ; work         ;
;          |vme_master:master|                                                                               ; 85 (85)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master                                                                                                                                                                                                                                                    ; work         ;
;          |vme_requester:requester|                                                                         ; 32 (32)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester                                                                                                                                                                                                                                              ; work         ;
;          |vme_slave:slave|                                                                                 ; 61 (61)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave                                                                                                                                                                                                                                                      ; work         ;
;          |vme_sys_arbiter:sys_arbiter|                                                                     ; 44 (44)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter                                                                                                                                                                                                                                          ; work         ;
;          |vme_wbm:wbm|                                                                                     ; 19 (19)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm                                                                                                                                                                                                                                                          ; work         ;
;          |vme_wbs:wbs|                                                                                     ; 37 (37)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs                                                                                                                                                                                                                                                          ; work         ;
;       |vme_dma:vmedma|                                                                                     ; 254 (0)           ; 338 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma                                                                                                                                                                                                                                                                        ; work         ;
;          |vme_dma_arbiter:dma_arb|                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_arbiter:dma_arb                                                                                                                                                                                                                                                ; work         ;
;          |vme_dma_au:dma_au|                                                                               ; 149 (149)         ; 126 (126)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_au:dma_au                                                                                                                                                                                                                                                      ; work         ;
;          |vme_dma_du:dma_du|                                                                               ; 4 (4)             ; 122 (122)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_du:dma_du                                                                                                                                                                                                                                                      ; work         ;
;          |vme_dma_fifo:dma_fifo|                                                                           ; 58 (10)           ; 73 (34)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo                                                                                                                                                                                                                                                  ; work         ;
;             |fifo_256x32bit:fifo|                                                                          ; 48 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo                                                                                                                                                                                                                              ; work         ;
;                |scfifo:scfifo_component|                                                                   ; 48 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component                                                                                                                                                                                                      ; work         ;
;                   |scfifo_i631:auto_generated|                                                             ; 48 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated                                                                                                                                                                           ; work         ;
;                      |a_dpfifo_pc31:dpfifo|                                                                ; 48 (25)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo                                                                                                                                                      ; work         ;
;                         |altsyncram_rhh1:FIFOram|                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram                                                                                                                              ; work         ;
;                         |cntr_9s7:usedw_counter|                                                           ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter                                                                                                                               ; work         ;
;                         |cntr_srb:rd_ptr_msb|                                                              ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb                                                                                                                                  ; work         ;
;                         |cntr_trb:wr_ptr|                                                                  ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr                                                                                                                                      ; work         ;
;          |vme_dma_mstr:dma_mstr|                                                                           ; 43 (43)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr                                                                                                                                                                                                                                                  ; work         ;
;    |z126_01_top:sflash|                                                                                    ; 813 (0)           ; 647 (0)      ; 2064        ; 0            ; 0       ; 0         ; 0         ; 4    ; 0            ; |A25_top|z126_01_top:sflash                                                                                                                                                                                                                                                                                    ; work         ;
;       |z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|                                              ; 13 (6)            ; 156 (4)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0                                                                                                                                                                                                                              ; work         ;
;          |z126_01_fifo_d1:ff1|                                                                             ; 3 (3)             ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1                                                                                                                                                                                                          ; work         ;
;          |z126_01_fifo_d1:ff2|                                                                             ; 4 (4)             ; 68 (68)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2                                                                                                                                                                                                          ; work         ;
;       |z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|                                             ; 108 (108)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0                                                                                                                                                                                                                             ; work         ;
;       |z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|                             ; 284 (0)           ; 202 (0)      ; 2064        ; 0            ; 0       ; 0         ; 0         ; 4    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0                                                                                                                                                                                                             ; work         ;
;          |z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component| ; 284 (187)         ; 202 (138)    ; 2064        ; 0            ; 0       ; 0         ; 0         ; 4    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component                                                                                                             ; work         ;
;             |a_graycounter:addbyte_cntr|                                                                   ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr                                                                                  ; work         ;
;                |a_graycounter_trh:auto_generated|                                                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated                                                 ; work         ;
;             |a_graycounter:gen_cntr|                                                                       ; 8 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr                                                                                      ; work         ;
;                |a_graycounter_trh:auto_generated|                                                          ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated                                                     ; work         ;
;             |a_graycounter:spstage_cntr|                                                                   ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr                                                                                  ; work         ;
;                |a_graycounter_srh:auto_generated|                                                          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated                                                 ; work         ;
;             |a_graycounter:stage_cntr|                                                                     ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr                                                                                    ; work         ;
;                |a_graycounter_srh:auto_generated|                                                          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated                                                   ; work         ;
;             |a_graycounter:wrstage_cntr|                                                                   ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr                                                                                  ; work         ;
;                |a_graycounter_srh:auto_generated|                                                          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated                                                 ; work         ;
;             |lpm_compare:cmpr5|                                                                            ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_compare:cmpr5                                                                                           ; work         ;
;                |cmpr_56i:auto_generated|                                                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_compare:cmpr5|cmpr_56i:auto_generated                                                                   ; work         ;
;             |lpm_compare:cmpr6|                                                                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_compare:cmpr6                                                                                           ; work         ;
;                |cmpr_56i:auto_generated|                                                                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_compare:cmpr6|cmpr_56i:auto_generated                                                                   ; work         ;
;             |lpm_counter:pgwr_data_cntr|                                                                   ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr                                                                                  ; work         ;
;                |cntr_3ao:auto_generated|                                                                   ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated                                                          ; work         ;
;             |lpm_counter:pgwr_read_cntr|                                                                   ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_read_cntr                                                                                  ; work         ;
;                |cntr_3ao:auto_generated|                                                                   ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_read_cntr|cntr_3ao:auto_generated                                                          ; work         ;
;             |scfifo:scfifo4|                                                                               ; 49 (0)            ; 29 (0)       ; 2064        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4                                                                                              ; work         ;
;                |scfifo_j3a1:auto_generated|                                                                ; 49 (0)            ; 29 (0)       ; 2064        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_pv01:dpfifo|                                                                   ; 49 (11)           ; 29 (0)       ; 2064        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo                                              ; work         ;
;                      |a_fefifo_48e:fifo_state|                                                             ; 19 (9)            ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state                      ; work         ;
;                         |cntr_as7:count_usedw|                                                             ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw ; work         ;
;                      |altsyncram_1qo1:FIFOram|                                                             ; 0 (0)             ; 0 (0)        ; 2064        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram                      ; work         ;
;                      |cntr_urb:rd_ptr_count|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count                        ; work         ;
;                      |cntr_urb:wr_ptr|                                                                     ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr                              ; work         ;
;       |z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|                                  ; 119 (119)         ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0                                                                                                                                                                                                                  ; work         ;
;       |z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|              ; 172 (0)           ; 71 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0                                                                                                                                                                                              ; work         ;
;          |z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|                     ; 172 (159)         ; 71 (60)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component                                                                                                                  ; work         ;
;             |lpm_counter:cntr5|                                                                            ; 7 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5                                                                                                ; work         ;
;                |cntr_bao:auto_generated|                                                                   ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5|cntr_bao:auto_generated                                                                        ; work         ;
;             |lpm_counter:cntr6|                                                                            ; 6 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6                                                                                                ; work         ;
;                |cntr_aao:auto_generated|                                                                   ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated                                                                        ; work         ;
;       |z126_01_wb2pasmi:z126_01_wb2pasmi_i0|                                                               ; 110 (110)         ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0                                                                                                                                                                                                                                               ; work         ;
;       |z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|                                                     ; 7 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0                                                                                                                                                                                                                                     ; work         ;
;          |z126_01_switch_fab_2:sf_0|                                                                       ; 7 (7)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |A25_top|z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0                                                                                                                                                                                                           ; work         ;
+------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; Name                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 4            ; 16           ; 4            ; 16           ; 64    ; None                                     ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|altsyncram_1j11:fifo_ram|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 1024         ; 64           ; 2048         ; 32           ; 65536 ; None                                     ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|altsyncram_aq31:fifo_ram|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; 1024         ; 64           ; 2048         ; 32           ; 65536 ; None                                     ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|altsyncram_1p31:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 512          ; 64           ; 32768 ; None                                     ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|altsyncram_1p31:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 512          ; 64           ; 32768 ; None                                     ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|altsyncram_gn31:fifo_ram|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 32           ; 32           ; 16           ; 64           ; 1024  ; None                                     ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|altsyncram_gn31:fifo_ram|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; 32           ; 32           ; 16           ; 64           ; 1024  ; None                                     ;
; iram_wb:cham|iram_cyc4:\gen_cyc4:ram|altsyncram:altsyncram_component|altsyncram_1jl1:auto_generated|ALTSYNCRAM                                                                                                                                                                              ; AUTO ; Single Port      ; 512          ; 32           ; --           ; --           ; 16384 ; ..\..\16a025-00_src\source\chameleon.hex ;
; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                     ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 258          ; 8            ; 258          ; 8            ; 2064  ; None                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                     ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                   ; IP Include File ;
+--------+----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; PCI_Express_Compiler (6AF7_FFFF) ; N/A     ; May 2011     ; Licensed     ; |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst                                                            ;                 ;
; Altera ; PCI_Express_Compiler (6AF7_FFFF) ; N/A     ; May 2011     ; Licensed     ; |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 ;                 ;
; Altera ; PCI_Express_Compiler (6AF7_FFFF) ; N/A     ; May 2011     ; Licensed     ; |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram                           ;                 ;
; Altera ; PCI_Express_Compiler (6AF7_FFFF) ; N/A     ; May 2011     ; Licensed     ; |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0                         ;                 ;
; Altera ; PCI_Express_Compiler (6AF7_FFFF) ; N/A     ; May 2011     ; Licensed     ; |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch1                         ;                 ;
+--------+----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|mstr_state                                                                                                                                                                                                                  ;
+-------------------------+-------------------------+---------------------+-----------------------+------------------------+------------------------+-----------------------+--------------------+----------------------+----------------------+---------------------+--------------------+-----------------+
; Name                    ; mstr_state.prep_read_bd ; mstr_state.write_ws ; mstr_state.write_data ; mstr_state.prep_write3 ; mstr_state.prep_write2 ; mstr_state.prep_write ; mstr_state.read_ws ; mstr_state.read_data ; mstr_state.prep_read ; mstr_state.store_bd ; mstr_state.read_bd ; mstr_state.idle ;
+-------------------------+-------------------------+---------------------+-----------------------+------------------------+------------------------+-----------------------+--------------------+----------------------+----------------------+---------------------+--------------------+-----------------+
; mstr_state.idle         ; 0                       ; 0                   ; 0                     ; 0                      ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                   ; 0                  ; 0               ;
; mstr_state.read_bd      ; 0                       ; 0                   ; 0                     ; 0                      ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                   ; 1                  ; 1               ;
; mstr_state.store_bd     ; 0                       ; 0                   ; 0                     ; 0                      ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 1                   ; 0                  ; 1               ;
; mstr_state.prep_read    ; 0                       ; 0                   ; 0                     ; 0                      ; 0                      ; 0                     ; 0                  ; 0                    ; 1                    ; 0                   ; 0                  ; 1               ;
; mstr_state.read_data    ; 0                       ; 0                   ; 0                     ; 0                      ; 0                      ; 0                     ; 0                  ; 1                    ; 0                    ; 0                   ; 0                  ; 1               ;
; mstr_state.read_ws      ; 0                       ; 0                   ; 0                     ; 0                      ; 0                      ; 0                     ; 1                  ; 0                    ; 0                    ; 0                   ; 0                  ; 1               ;
; mstr_state.prep_write   ; 0                       ; 0                   ; 0                     ; 0                      ; 0                      ; 1                     ; 0                  ; 0                    ; 0                    ; 0                   ; 0                  ; 1               ;
; mstr_state.prep_write2  ; 0                       ; 0                   ; 0                     ; 0                      ; 1                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                   ; 0                  ; 1               ;
; mstr_state.prep_write3  ; 0                       ; 0                   ; 0                     ; 1                      ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                   ; 0                  ; 1               ;
; mstr_state.write_data   ; 0                       ; 0                   ; 1                     ; 0                      ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                   ; 0                  ; 1               ;
; mstr_state.write_ws     ; 0                       ; 1                   ; 0                     ; 0                      ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                   ; 0                  ; 1               ;
; mstr_state.prep_read_bd ; 1                       ; 0                   ; 0                     ; 0                      ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                   ; 0                  ; 1               ;
+-------------------------+-------------------------+---------------------+-----------------------+------------------------+------------------------+-----------------------+--------------------+----------------------+----------------------+---------------------+--------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state                                             ;
+----------------------------+----------------------------+-------------------------+------------------------+---------------------+
; Name                       ; loc_mstr_state.wait_on_end ; loc_mstr_state.req_bus2 ; loc_mstr_state.req_bus ; loc_mstr_state.idle ;
+----------------------------+----------------------------+-------------------------+------------------------+---------------------+
; loc_mstr_state.idle        ; 0                          ; 0                       ; 0                      ; 0                   ;
; loc_mstr_state.req_bus     ; 0                          ; 0                       ; 1                      ; 1                   ;
; loc_mstr_state.req_bus2    ; 0                          ; 1                       ; 0                      ; 1                   ;
; loc_mstr_state.wait_on_end ; 1                          ; 0                       ; 0                      ; 1                   ;
+----------------------------+----------------------------+-------------------------+------------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_state                                                                                                                           ;
+-------------------------+---------------------+-------------------------+-------------------------+--------------------+---------------------+----------------------+---------------------+------------------+
; Name                    ; sl_state.sl_got_dsn ; sl_state.sl_wait_on_dsn ; sl_state.sl_wait_ondata ; sl_state.sl_wait_1 ; sl_state.sl_vme_ack ; sl_state.sl_vme_req2 ; sl_state.sl_vme_req ; sl_state.sl_idle ;
+-------------------------+---------------------+-------------------------+-------------------------+--------------------+---------------------+----------------------+---------------------+------------------+
; sl_state.sl_idle        ; 0                   ; 0                       ; 0                       ; 0                  ; 0                   ; 0                    ; 0                   ; 0                ;
; sl_state.sl_vme_req     ; 0                   ; 0                       ; 0                       ; 0                  ; 0                   ; 0                    ; 1                   ; 1                ;
; sl_state.sl_vme_req2    ; 0                   ; 0                       ; 0                       ; 0                  ; 0                   ; 1                    ; 0                   ; 1                ;
; sl_state.sl_vme_ack     ; 0                   ; 0                       ; 0                       ; 0                  ; 1                   ; 0                    ; 0                   ; 1                ;
; sl_state.sl_wait_1      ; 0                   ; 0                       ; 0                       ; 1                  ; 0                   ; 0                    ; 0                   ; 1                ;
; sl_state.sl_wait_ondata ; 0                   ; 0                       ; 1                       ; 0                  ; 0                   ; 0                    ; 0                   ; 1                ;
; sl_state.sl_wait_on_dsn ; 0                   ; 1                       ; 0                       ; 0                  ; 0                   ; 0                    ; 0                   ; 1                ;
; sl_state.sl_got_dsn     ; 1                   ; 0                       ; 0                       ; 0                  ; 0                   ; 0                    ; 0                   ; 1                ;
+-------------------------+---------------------+-------------------------+-------------------------+--------------------+---------------------+----------------------+---------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|rst_state                                                                                                           ;
+-----------------------+-----------------------+-----------------------+-------------------+-----------------------+--------------------+-------------------+-----------------------+----------------+
; Name                  ; rst_state.STARTUP_END ; rst_state.WAIT_ON_CPU ; rst_state.RST_CPU ; rst_state.WAIT_ON_VME ; rst_state.RST_VME2 ; rst_state.RST_VME ; rst_state.WAIT_ON_RST ; rst_state.IDLE ;
+-----------------------+-----------------------+-----------------------+-------------------+-----------------------+--------------------+-------------------+-----------------------+----------------+
; rst_state.IDLE        ; 0                     ; 0                     ; 0                 ; 0                     ; 0                  ; 0                 ; 0                     ; 0              ;
; rst_state.WAIT_ON_RST ; 0                     ; 0                     ; 0                 ; 0                     ; 0                  ; 0                 ; 1                     ; 1              ;
; rst_state.RST_VME     ; 0                     ; 0                     ; 0                 ; 0                     ; 0                  ; 1                 ; 0                     ; 1              ;
; rst_state.RST_VME2    ; 0                     ; 0                     ; 0                 ; 0                     ; 1                  ; 0                 ; 0                     ; 1              ;
; rst_state.WAIT_ON_VME ; 0                     ; 0                     ; 0                 ; 1                     ; 0                  ; 0                 ; 0                     ; 1              ;
; rst_state.RST_CPU     ; 0                     ; 0                     ; 1                 ; 0                     ; 0                  ; 0                 ; 0                     ; 1              ;
; rst_state.WAIT_ON_CPU ; 0                     ; 1                     ; 0                 ; 0                     ; 0                  ; 0                 ; 0                     ; 1              ;
; rst_state.STARTUP_END ; 1                     ; 0                     ; 0                 ; 0                     ; 0                  ; 0                 ; 0                     ; 1              ;
+-----------------------+-----------------------+-----------------------+-------------------+-----------------------+--------------------+-------------------+-----------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state                                                                                                                                    ;
+--------------------------+--------------------------+---------------------+--------------------------+---------------------+--------------------------+---------------------+---------------------+--------------------------+
; Name                     ; arbit_state.grant_3_idle ; arbit_state.grant_3 ; arbit_state.grant_2_idle ; arbit_state.grant_2 ; arbit_state.grant_1_idle ; arbit_state.grant_1 ; arbit_state.grant_0 ; arbit_state.grant_0_idle ;
+--------------------------+--------------------------+---------------------+--------------------------+---------------------+--------------------------+---------------------+---------------------+--------------------------+
; arbit_state.grant_0_idle ; 0                        ; 0                   ; 0                        ; 0                   ; 0                        ; 0                   ; 0                   ; 0                        ;
; arbit_state.grant_0      ; 0                        ; 0                   ; 0                        ; 0                   ; 0                        ; 0                   ; 1                   ; 1                        ;
; arbit_state.grant_1      ; 0                        ; 0                   ; 0                        ; 0                   ; 0                        ; 1                   ; 0                   ; 1                        ;
; arbit_state.grant_1_idle ; 0                        ; 0                   ; 0                        ; 0                   ; 1                        ; 0                   ; 0                   ; 1                        ;
; arbit_state.grant_2      ; 0                        ; 0                   ; 0                        ; 1                   ; 0                        ; 0                   ; 0                   ; 1                        ;
; arbit_state.grant_2_idle ; 0                        ; 0                   ; 1                        ; 0                   ; 0                        ; 0                   ; 0                   ; 1                        ;
; arbit_state.grant_3      ; 0                        ; 1                   ; 0                        ; 0                   ; 0                        ; 0                   ; 0                   ; 1                        ;
; arbit_state.grant_3_idle ; 1                        ; 0                   ; 0                        ; 0                   ; 0                        ; 0                   ; 0                   ; 1                        ;
+--------------------------+--------------------------+---------------------+--------------------------+---------------------+--------------------------+---------------------+---------------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate                     ;
+----------------+----------------+---------------+----------------+-------------+--------------+--------------+
; Name           ; rstate.rgntrel ; rstate.rgrant ; rstate.rgrant1 ; rstate.rreq ; rstate.rpass ; rstate.ridle ;
+----------------+----------------+---------------+----------------+-------------+--------------+--------------+
; rstate.ridle   ; 0              ; 0             ; 0              ; 0           ; 0            ; 0            ;
; rstate.rpass   ; 0              ; 0             ; 0              ; 0           ; 1            ; 1            ;
; rstate.rreq    ; 0              ; 0             ; 0              ; 1           ; 0            ; 1            ;
; rstate.rgrant1 ; 0              ; 0             ; 1              ; 0           ; 0            ; 1            ;
; rstate.rgrant  ; 0              ; 1             ; 0              ; 0           ; 0            ; 1            ;
; rstate.rgntrel ; 1              ; 0             ; 0              ; 0           ; 0            ; 1            ;
+----------------+----------------+---------------+----------------+-------------+--------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state                                                                                                                                                               ;
+------------------------+---------------------+------------------------+-----------------------+------------------------+-------------------+-------------------+--------------------+--------------------+--------------------+----------------------+
; Name                   ; mstr_state.rmw_wait ; mstr_state.data_stored ; mstr_state.got_dtackn ; mstr_state.got_low_d64 ; mstr_state.set_ds ; mstr_state.set_as ; mstr_state.set_adr ; mstr_state.got_bus ; mstr_state.req_bus ; mstr_state.mstr_idle ;
+------------------------+---------------------+------------------------+-----------------------+------------------------+-------------------+-------------------+--------------------+--------------------+--------------------+----------------------+
; mstr_state.mstr_idle   ; 0                   ; 0                      ; 0                     ; 0                      ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                    ;
; mstr_state.req_bus     ; 0                   ; 0                      ; 0                     ; 0                      ; 0                 ; 0                 ; 0                  ; 0                  ; 1                  ; 1                    ;
; mstr_state.got_bus     ; 0                   ; 0                      ; 0                     ; 0                      ; 0                 ; 0                 ; 0                  ; 1                  ; 0                  ; 1                    ;
; mstr_state.set_adr     ; 0                   ; 0                      ; 0                     ; 0                      ; 0                 ; 0                 ; 1                  ; 0                  ; 0                  ; 1                    ;
; mstr_state.set_as      ; 0                   ; 0                      ; 0                     ; 0                      ; 0                 ; 1                 ; 0                  ; 0                  ; 0                  ; 1                    ;
; mstr_state.set_ds      ; 0                   ; 0                      ; 0                     ; 0                      ; 1                 ; 0                 ; 0                  ; 0                  ; 0                  ; 1                    ;
; mstr_state.got_low_d64 ; 0                   ; 0                      ; 0                     ; 1                      ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 1                    ;
; mstr_state.got_dtackn  ; 0                   ; 0                      ; 1                     ; 0                      ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 1                    ;
; mstr_state.data_stored ; 0                   ; 1                      ; 0                     ; 0                      ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 1                    ;
; mstr_state.rmw_wait    ; 1                   ; 0                      ; 0                     ; 0                      ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 1                    ;
+------------------------+---------------------+------------------------+-----------------------+------------------------+-------------------+-------------------+--------------------+--------------------+--------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|irq_state ;
+--------------------+--------------------+-----------------+-------------------+
; Name               ; irq_state.otherirq ; irq_state.myirq ; irq_state.idle    ;
+--------------------+--------------------+-----------------+-------------------+
; irq_state.idle     ; 0                  ; 0               ; 0                 ;
; irq_state.myirq    ; 0                  ; 1               ; 1                 ;
; irq_state.otherirq ; 1                  ; 0               ; 1                 ;
+--------------------+--------------------+-----------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state                                                                                                                                                                                                                    ;
+----------------------------------+---------------------------+---------------------------+-----------------------+---------------------------+----------------------------------+------------------------------+-----------------------------+------------------------------+------------------------+
; Name                             ; mensb_state.mensb_vme_end ; mensb_state.mensb_vme_d64 ; mensb_state.mensb_vme ; mensb_state.mensb_vme_req ; mensb_state.mensb_read_regs_perf ; mensb_state.mensb_read_regs2 ; mensb_state.mensb_read_regs ; mensb_state.mensb_write_regs ; mensb_state.mensb_idle ;
+----------------------------------+---------------------------+---------------------------+-----------------------+---------------------------+----------------------------------+------------------------------+-----------------------------+------------------------------+------------------------+
; mensb_state.mensb_idle           ; 0                         ; 0                         ; 0                     ; 0                         ; 0                                ; 0                            ; 0                           ; 0                            ; 0                      ;
; mensb_state.mensb_write_regs     ; 0                         ; 0                         ; 0                     ; 0                         ; 0                                ; 0                            ; 0                           ; 1                            ; 1                      ;
; mensb_state.mensb_read_regs      ; 0                         ; 0                         ; 0                     ; 0                         ; 0                                ; 0                            ; 1                           ; 0                            ; 1                      ;
; mensb_state.mensb_read_regs2     ; 0                         ; 0                         ; 0                     ; 0                         ; 0                                ; 1                            ; 0                           ; 0                            ; 1                      ;
; mensb_state.mensb_read_regs_perf ; 0                         ; 0                         ; 0                     ; 0                         ; 1                                ; 0                            ; 0                           ; 0                            ; 1                      ;
; mensb_state.mensb_vme_req        ; 0                         ; 0                         ; 0                     ; 1                         ; 0                                ; 0                            ; 0                           ; 0                            ; 1                      ;
; mensb_state.mensb_vme            ; 0                         ; 0                         ; 1                     ; 0                         ; 0                                ; 0                            ; 0                           ; 0                            ; 1                      ;
; mensb_state.mensb_vme_d64        ; 0                         ; 1                         ; 0                     ; 0                         ; 0                                ; 0                            ; 0                           ; 0                            ; 1                      ;
; mensb_state.mensb_vme_end        ; 1                         ; 0                         ; 0                     ; 0                         ; 0                                ; 0                            ; 0                           ; 0                            ; 1                      ;
+----------------------------------+---------------------------+---------------------------+-----------------------+---------------------------+----------------------------------+------------------------------+-----------------------------+------------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------+--------------------------------------------+------------------------------------------+-------------------------------------------+------------------------------+--------------------------+---------------------------+-------------------------------------+------------------------------------+-------------------------------+---------------------------+----------------------------------+-------------------------------+--------------------+
; Name                                       ; ru_ctrl_state.READ_BOOT_ADDR_WB_FGPA_IMAGE ; ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK ; ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK ; ru_ctrl_state.FALLBACK_IMAGE ; ru_ctrl_state.FPGA_IMAGE ; ru_ctrl_state.RECONFIGURE ; ru_ctrl_state.WRITE_WATCHDOG_ENABLE ; ru_ctrl_state.WRITE_WATCHDOG_VALUE ; ru_ctrl_state.WRITE_BOOT_ADDR ; ru_ctrl_state.CHECK_STATE ; ru_ctrl_state.READ_RECONFIG_COND ; ru_ctrl_state.READ_CURR_STATE ; ru_ctrl_state.IDLE ;
+--------------------------------------------+--------------------------------------------+------------------------------------------+-------------------------------------------+------------------------------+--------------------------+---------------------------+-------------------------------------+------------------------------------+-------------------------------+---------------------------+----------------------------------+-------------------------------+--------------------+
; ru_ctrl_state.IDLE                         ; 0                                          ; 0                                        ; 0                                         ; 0                            ; 0                        ; 0                         ; 0                                   ; 0                                  ; 0                             ; 0                         ; 0                                ; 0                             ; 0                  ;
; ru_ctrl_state.READ_CURR_STATE              ; 0                                          ; 0                                        ; 0                                         ; 0                            ; 0                        ; 0                         ; 0                                   ; 0                                  ; 0                             ; 0                         ; 0                                ; 1                             ; 1                  ;
; ru_ctrl_state.READ_RECONFIG_COND           ; 0                                          ; 0                                        ; 0                                         ; 0                            ; 0                        ; 0                         ; 0                                   ; 0                                  ; 0                             ; 0                         ; 1                                ; 0                             ; 1                  ;
; ru_ctrl_state.CHECK_STATE                  ; 0                                          ; 0                                        ; 0                                         ; 0                            ; 0                        ; 0                         ; 0                                   ; 0                                  ; 0                             ; 1                         ; 0                                ; 0                             ; 1                  ;
; ru_ctrl_state.WRITE_BOOT_ADDR              ; 0                                          ; 0                                        ; 0                                         ; 0                            ; 0                        ; 0                         ; 0                                   ; 0                                  ; 1                             ; 0                         ; 0                                ; 0                             ; 1                  ;
; ru_ctrl_state.WRITE_WATCHDOG_VALUE         ; 0                                          ; 0                                        ; 0                                         ; 0                            ; 0                        ; 0                         ; 0                                   ; 1                                  ; 0                             ; 0                         ; 0                                ; 0                             ; 1                  ;
; ru_ctrl_state.WRITE_WATCHDOG_ENABLE        ; 0                                          ; 0                                        ; 0                                         ; 0                            ; 0                        ; 0                         ; 1                                   ; 0                                  ; 0                             ; 0                         ; 0                                ; 0                             ; 1                  ;
; ru_ctrl_state.RECONFIGURE                  ; 0                                          ; 0                                        ; 0                                         ; 0                            ; 0                        ; 1                         ; 0                                   ; 0                                  ; 0                             ; 0                         ; 0                                ; 0                             ; 1                  ;
; ru_ctrl_state.FPGA_IMAGE                   ; 0                                          ; 0                                        ; 0                                         ; 0                            ; 1                        ; 0                         ; 0                                   ; 0                                  ; 0                             ; 0                         ; 0                                ; 0                             ; 1                  ;
; ru_ctrl_state.FALLBACK_IMAGE               ; 0                                          ; 0                                        ; 0                                         ; 1                            ; 0                        ; 0                         ; 0                                   ; 0                                  ; 0                             ; 0                         ; 0                                ; 0                             ; 1                  ;
; ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK  ; 0                                          ; 0                                        ; 1                                         ; 0                            ; 0                        ; 0                         ; 0                                   ; 0                                  ; 0                             ; 0                         ; 0                                ; 0                             ; 1                  ;
; ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK   ; 0                                          ; 1                                        ; 0                                         ; 0                            ; 0                        ; 0                         ; 0                                   ; 0                                  ; 0                             ; 0                         ; 0                                ; 0                             ; 1                  ;
; ru_ctrl_state.READ_BOOT_ADDR_WB_FGPA_IMAGE ; 1                                          ; 0                                        ; 0                                         ; 0                            ; 0                        ; 0                         ; 0                                   ; 0                                  ; 0                             ; 0                         ; 0                                ; 0                             ; 1                  ;
+--------------------------------------------+--------------------------------------------+------------------------------------------+-------------------------------------------+------------------------------+--------------------------+---------------------------+-------------------------------------+------------------------------------+-------------------------------+---------------------------+----------------------------------+-------------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state                                                 ;
+-----------------------+-----------------------+------------------+------------------+------------------+------------------+-----------------+
; Name                  ; lw2b_state.END_ACCESS ; lw2b_state.SEL_3 ; lw2b_state.SEL_2 ; lw2b_state.SEL_1 ; lw2b_state.SEL_0 ; lw2b_state.IDLE ;
+-----------------------+-----------------------+------------------+------------------+------------------+------------------+-----------------+
; lw2b_state.IDLE       ; 0                     ; 0                ; 0                ; 0                ; 0                ; 0               ;
; lw2b_state.SEL_0      ; 0                     ; 0                ; 0                ; 0                ; 1                ; 1               ;
; lw2b_state.SEL_1      ; 0                     ; 0                ; 0                ; 1                ; 0                ; 1               ;
; lw2b_state.SEL_2      ; 0                     ; 0                ; 1                ; 0                ; 0                ; 1               ;
; lw2b_state.SEL_3      ; 0                     ; 1                ; 0                ; 0                ; 0                ; 1               ;
; lw2b_state.END_ACCESS ; 1                     ; 0                ; 0                ; 0                ; 0                ; 1               ;
+-----------------------+-----------------------+------------------+------------------+------------------+------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state                                                 ;
+-----------------------+-----------------------+------------------+------------------+------------------+------------------+-----------------+
; Name                  ; b2lw_state.END_ACCESS ; b2lw_state.SEL_3 ; b2lw_state.SEL_2 ; b2lw_state.SEL_1 ; b2lw_state.SEL_0 ; b2lw_state.IDLE ;
+-----------------------+-----------------------+------------------+------------------+------------------+------------------+-----------------+
; b2lw_state.IDLE       ; 0                     ; 0                ; 0                ; 0                ; 0                ; 0               ;
; b2lw_state.SEL_0      ; 0                     ; 0                ; 0                ; 0                ; 1                ; 1               ;
; b2lw_state.SEL_1      ; 0                     ; 0                ; 0                ; 1                ; 0                ; 1               ;
; b2lw_state.SEL_2      ; 0                     ; 0                ; 1                ; 0                ; 0                ; 1               ;
; b2lw_state.SEL_3      ; 0                     ; 1                ; 0                ; 0                ; 0                ; 1               ;
; b2lw_state.END_ACCESS ; 1                     ; 0                ; 0                ; 0                ; 0                ; 1               ;
+-----------------------+-----------------------+------------------+------------------+------------------+------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_state ;
+-----------------------+-----------------------+-------------------+------------------------------------------+
; Name                  ; wbm_state.ACKNOWLEDGE ; wbm_state.PER_REQ ; wbm_state.IDLE                           ;
+-----------------------+-----------------------+-------------------+------------------------------------------+
; wbm_state.IDLE        ; 0                     ; 0                 ; 0                                        ;
; wbm_state.PER_REQ     ; 0                     ; 1                 ; 1                                        ;
; wbm_state.ACKNOWLEDGE ; 1                     ; 0                 ; 1                                        ;
+-----------------------+-----------------------+-------------------+------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state ;
+--------------------------+--------------------------+----------------------+------------------------------------+
; Name                     ; wbm_ru_state.ACKNOWLEDGE ; wbm_ru_state.PER_REQ ; wbm_ru_state.IDLE                  ;
+--------------------------+--------------------------+----------------------+------------------------------------+
; wbm_ru_state.IDLE        ; 0                        ; 0                    ; 0                                  ;
; wbm_ru_state.PER_REQ     ; 0                        ; 1                    ; 1                                  ;
; wbm_ru_state.ACKNOWLEDGE ; 1                        ; 0                    ; 1                                  ;
+--------------------------+--------------------------+----------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state ;
+---------------------+---------------------+--------------------+-------------------------------------------+
; Name                ; ct_state.acknoledge ; ct_state.waitstate ; ct_state.idle                             ;
+---------------------+---------------------+--------------------+-------------------------------------------+
; ct_state.idle       ; 0                   ; 0                  ; 0                                         ;
; ct_state.waitstate  ; 0                   ; 1                  ; 1                                         ;
; ct_state.acknoledge ; 1                   ; 0                  ; 1                                         ;
+---------------------+---------------------+--------------------+-------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|sram:srami|sram_state                                                                                                 ;
+--------------------------+--------------------------+----------------------+---------------------+----------------------+----------------------+
; Name                     ; sram_state.sram_read_end ; sram_state.sram_high ; sram_state.sram_low ; sram_state.sram_wait ; sram_state.sram_idle ;
+--------------------------+--------------------------+----------------------+---------------------+----------------------+----------------------+
; sram_state.sram_idle     ; 0                        ; 0                    ; 0                   ; 0                    ; 0                    ;
; sram_state.sram_wait     ; 0                        ; 0                    ; 0                   ; 1                    ; 1                    ;
; sram_state.sram_low      ; 0                        ; 0                    ; 1                   ; 0                    ; 1                    ;
; sram_state.sram_high     ; 0                        ; 1                    ; 0                   ; 0                    ; 1                    ;
; sram_state.sram_read_end ; 1                        ; 0                    ; 0                   ; 0                    ; 1                    ;
+--------------------------+--------------------------+----------------------+---------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state                                                                                                       ;
+---------------------------------+---------------------+-------------------------+---------------------------------+------------------------+-----------------------+----------------+
; Name                            ; msi_state.WAITONEND ; msi_state.DEASSERT_INTA ; msi_state.WAIT_ON_DEASSERT_INTA ; msi_state.REQUEST_INTA ; msi_state.REQUEST_MSI ; msi_state.IDLE ;
+---------------------------------+---------------------+-------------------------+---------------------------------+------------------------+-----------------------+----------------+
; msi_state.IDLE                  ; 0                   ; 0                       ; 0                               ; 0                      ; 0                     ; 0              ;
; msi_state.REQUEST_MSI           ; 0                   ; 0                       ; 0                               ; 0                      ; 1                     ; 1              ;
; msi_state.REQUEST_INTA          ; 0                   ; 0                       ; 0                               ; 1                      ; 0                     ; 1              ;
; msi_state.WAIT_ON_DEASSERT_INTA ; 0                   ; 0                       ; 1                               ; 0                      ; 0                     ; 1              ;
; msi_state.DEASSERT_INTA         ; 0                   ; 1                       ; 0                               ; 0                      ; 0                     ; 1              ;
; msi_state.WAITONEND             ; 1                   ; 0                       ; 0                               ; 0                      ; 0                     ; 1              ;
+---------------------------------+---------------------+-------------------------+---------------------------------+------------------------+-----------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state ;
+---------------------------+------------------+----------------------+---------------------+---------------------------+----------------+------------------------------------------------------------+
; Name                      ; ret_state.CH_ADV ; ret_state.DPRIO_WAIT ; ret_state.CAL_RX_RD ; ret_state.OFFSETS_PDEN_WR ; ret_state.IDLE ; ret_state.CAL_RX_WR                                        ;
+---------------------------+------------------+----------------------+---------------------+---------------------------+----------------+------------------------------------------------------------+
; ret_state.IDLE            ; 0                ; 0                    ; 0                   ; 0                         ; 0              ; 0                                                          ;
; ret_state.OFFSETS_PDEN_WR ; 0                ; 0                    ; 0                   ; 1                         ; 1              ; 0                                                          ;
; ret_state.CAL_RX_RD       ; 0                ; 0                    ; 1                   ; 0                         ; 1              ; 0                                                          ;
; ret_state.CAL_RX_WR       ; 0                ; 0                    ; 0                   ; 0                         ; 1              ; 1                                                          ;
; ret_state.DPRIO_WAIT      ; 0                ; 1                    ; 0                   ; 0                         ; 1              ; 0                                                          ;
; ret_state.CH_ADV          ; 1                ; 0                    ; 0                   ; 0                         ; 1              ; 0                                                          ;
+---------------------------+------------------+----------------------+---------------------+---------------------------+----------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state                                                                          ;
+-----------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+
; Name                  ; state.DPRIO_WRITE ; state.DPRIO_READ ; state.CH_ADV ; state.TEST_INPUT ; state.SAMPLE_TB ; state.DPRIO_WAIT ; state.CAL_RX_WR ; state.CAL_RX_RD ; state.OFFSETS_PDEN_WR ; state.OFFSETS_PDEN_RD ; state.TESTBUS_SET ; state.CH_WAIT ; state.IDLE ;
+-----------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+
; state.IDLE            ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 0          ;
; state.CH_WAIT         ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 1             ; 1          ;
; state.TESTBUS_SET     ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 1                 ; 0             ; 1          ;
; state.OFFSETS_PDEN_RD ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 1                     ; 0                 ; 0             ; 1          ;
; state.OFFSETS_PDEN_WR ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 1                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CAL_RX_RD       ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 1               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CAL_RX_WR       ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 1               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_WAIT      ; 0                 ; 0                ; 0            ; 0                ; 0               ; 1                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.SAMPLE_TB       ; 0                 ; 0                ; 0            ; 0                ; 1               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.TEST_INPUT      ; 0                 ; 0                ; 0            ; 1                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CH_ADV          ; 0                 ; 0                ; 1            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_READ      ; 0                 ; 1                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_WRITE     ; 1                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
+-----------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle ;
+-----------------------+---------------------+----------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; mdio_cycle.MDIO_END ; mdio_cycle.MDIO_READ ; mdio_cycle.MDIO_WRITE ; mdio_cycle.MDIO_ADDR                                                                                                            ;
+-----------------------+---------------------+----------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; mdio_cycle.MDIO_ADDR  ; 0                   ; 0                    ; 0                     ; 0                                                                                                                               ;
; mdio_cycle.MDIO_WRITE ; 0                   ; 0                    ; 1                     ; 1                                                                                                                               ;
; mdio_cycle.MDIO_READ  ; 0                   ; 1                    ; 0                     ; 1                                                                                                                               ;
; mdio_cycle.MDIO_END   ; 1                   ; 0                    ; 0                     ; 1                                                                                                                               ;
+-----------------------+---------------------+----------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate                  ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+
; Name                    ; cstate.CLEAR_WAITREQ_ST ; cstate.MDIO_FRAME_ST ; cstate.MDIO_PRE_ST ; cstate.MDIO_CLR_ST ; cstate.ERR_ST ; cstate.CTRL_RD_ST ; cstate.CTRL_WR_ST ; cstate.MDIO_START_ST ; cstate.CHECK_ADDR_ST ; cstate.IDLE_ST ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+
; cstate.IDLE_ST          ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 0              ;
; cstate.CHECK_ADDR_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 1                    ; 1              ;
; cstate.MDIO_START_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 1                    ; 0                    ; 1              ;
; cstate.CTRL_WR_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 1                 ; 0                    ; 0                    ; 1              ;
; cstate.CTRL_RD_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 1                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.ERR_ST           ; 0                       ; 0                    ; 0                  ; 0                  ; 1             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_CLR_ST      ; 0                       ; 0                    ; 0                  ; 1                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_PRE_ST      ; 0                       ; 0                    ; 1                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_FRAME_ST    ; 0                       ; 1                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.CLEAR_WAITREQ_ST ; 1                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state ;
+---------------------------------------------+--------------------+-------------------------------------------------------------+
; Name                                        ; serdes_rst_state~5 ; serdes_rst_state~4                                          ;
+---------------------------------------------+--------------------+-------------------------------------------------------------+
; serdes_rst_state.STROBE_TXPLL_LOCKED_SD_CNT ; 0                  ; 0                                                           ;
; serdes_rst_state.IDLE_ST_CNT                ; 0                  ; 1                                                           ;
; serdes_rst_state.STABLE_TX_PLL_ST_CNT       ; 1                  ; 0                                                           ;
; serdes_rst_state.WAIT_STATE_ST_CNT          ; 1                  ; 1                                                           ;
+---------------------------------------------+--------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|state                                      ;
+----------------------+-----------------+---------------------+----------------+----------------+----------------------+--------------------+------------+
; Name                 ; state.DROP_DATA ; state.GET_RD_HEADER ; state.RD_TRANS ; state.WR_TRANS ; state.HEADER_TO_FIFO ; state.WAIT_ON_FIFO ; state.IDLE ;
+----------------------+-----------------+---------------------+----------------+----------------+----------------------+--------------------+------------+
; state.IDLE           ; 0               ; 0                   ; 0              ; 0              ; 0                    ; 0                  ; 0          ;
; state.WAIT_ON_FIFO   ; 0               ; 0                   ; 0              ; 0              ; 0                    ; 1                  ; 1          ;
; state.HEADER_TO_FIFO ; 0               ; 0                   ; 0              ; 0              ; 1                    ; 0                  ; 1          ;
; state.WR_TRANS       ; 0               ; 0                   ; 0              ; 1              ; 0                    ; 0                  ; 1          ;
; state.RD_TRANS       ; 0               ; 0                   ; 1              ; 0              ; 0                    ; 0                  ; 1          ;
; state.GET_RD_HEADER  ; 0               ; 1                   ; 0              ; 0              ; 0                    ; 0                  ; 1          ;
; state.DROP_DATA      ; 1               ; 0                   ; 0              ; 0              ; 0                    ; 0                  ; 1          ;
+----------------------+-----------------+---------------------+----------------+----------------+----------------------+--------------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state                                        ;
+-------------------+-------------+-------------+-----------------+---------------+----------------+-------------------+------------------+-------------------+------------+
; Name              ; state.IO_WR ; state.ABORT ; state.TAG_START ; state.PME_OFF ; state.TRANSMIT ; state.START_TRANS ; state.PREP_TRANS ; state.PREP_HEADER ; state.IDLE ;
+-------------------+-------------+-------------+-----------------+---------------+----------------+-------------------+------------------+-------------------+------------+
; state.IDLE        ; 0           ; 0           ; 0               ; 0             ; 0              ; 0                 ; 0                ; 0                 ; 0          ;
; state.PREP_HEADER ; 0           ; 0           ; 0               ; 0             ; 0              ; 0                 ; 0                ; 1                 ; 1          ;
; state.PREP_TRANS  ; 0           ; 0           ; 0               ; 0             ; 0              ; 0                 ; 1                ; 0                 ; 1          ;
; state.START_TRANS ; 0           ; 0           ; 0               ; 0             ; 0              ; 1                 ; 0                ; 0                 ; 1          ;
; state.TRANSMIT    ; 0           ; 0           ; 0               ; 0             ; 1              ; 0                 ; 0                ; 0                 ; 1          ;
; state.PME_OFF     ; 0           ; 0           ; 0               ; 1             ; 0              ; 0                 ; 0                ; 0                 ; 1          ;
; state.TAG_START   ; 0           ; 0           ; 1               ; 0             ; 0              ; 0                 ; 0                ; 0                 ; 1          ;
; state.ABORT       ; 0           ; 1           ; 0               ; 0             ; 0              ; 0                 ; 0                ; 0                 ; 1          ;
; state.IO_WR       ; 1           ; 0           ; 0               ; 0             ; 0              ; 0                 ; 0                ; 0                 ; 1          ;
+-------------------+-------------+-------------+-----------------+---------------+----------------+-------------------+------------------+-------------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|state                                                                                                                                                           ;
+--------------------+-------------+--------------------+--------------------+--------------------+--------------------+----------------+-------------------+-------------------+--------------------+--------------------+--------------------+--------------------+------------+
; Name               ; state.GET_Z ; state.PUT_HEADER_2 ; state.PUT_HEADER_1 ; state.PUT_HEADER_0 ; state.WAIT_ON_FIFO ; state.TRANSMIT ; state.START_TRANS ; state.GET_WR_DATA ; state.GET_HEADER_2 ; state.GET_HEADER_1 ; state.GET_HEADER_0 ; state.PREPARE_FIFO ; state.IDLE ;
+--------------------+-------------+--------------------+--------------------+--------------------+--------------------+----------------+-------------------+-------------------+--------------------+--------------------+--------------------+--------------------+------------+
; state.IDLE         ; 0           ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0          ;
; state.PREPARE_FIFO ; 0           ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 1                  ; 1          ;
; state.GET_HEADER_0 ; 0           ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0                 ; 0                 ; 0                  ; 0                  ; 1                  ; 0                  ; 1          ;
; state.GET_HEADER_1 ; 0           ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0                 ; 0                 ; 0                  ; 1                  ; 0                  ; 0                  ; 1          ;
; state.GET_HEADER_2 ; 0           ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0                 ; 0                 ; 1                  ; 0                  ; 0                  ; 0                  ; 1          ;
; state.GET_WR_DATA  ; 0           ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0                 ; 1                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1          ;
; state.START_TRANS  ; 0           ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 1                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1          ;
; state.TRANSMIT     ; 0           ; 0                  ; 0                  ; 0                  ; 0                  ; 1              ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1          ;
; state.WAIT_ON_FIFO ; 0           ; 0                  ; 0                  ; 0                  ; 1                  ; 0              ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1          ;
; state.PUT_HEADER_0 ; 0           ; 0                  ; 0                  ; 1                  ; 0                  ; 0              ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1          ;
; state.PUT_HEADER_1 ; 0           ; 0                  ; 1                  ; 0                  ; 0                  ; 0              ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1          ;
; state.PUT_HEADER_2 ; 0           ; 1                  ; 0                  ; 0                  ; 0                  ; 0              ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1          ;
; state.GET_Z        ; 1           ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1          ;
+--------------------+-------------+--------------------+--------------------+--------------------+--------------------+----------------+-------------------+-------------------+--------------------+--------------------+--------------------+--------------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|state  ;
+--------------------+--------------------+-----------------+------------------+-----------+------------+---------------+------------+
; Name               ; state.FALSE_PACKET ; state.LOAD_CNTR ; state.ECRC_ERROR ; state.CPL ; state.WRRD ; state.WAITING ; state.IDLE ;
+--------------------+--------------------+-----------------+------------------+-----------+------------+---------------+------------+
; state.IDLE         ; 0                  ; 0               ; 0                ; 0         ; 0          ; 0             ; 0          ;
; state.WAITING      ; 0                  ; 0               ; 0                ; 0         ; 0          ; 1             ; 1          ;
; state.WRRD         ; 0                  ; 0               ; 0                ; 0         ; 1          ; 0             ; 1          ;
; state.CPL          ; 0                  ; 0               ; 0                ; 1         ; 0          ; 0             ; 1          ;
; state.ECRC_ERROR   ; 0                  ; 0               ; 1                ; 0         ; 0          ; 0             ; 1          ;
; state.LOAD_CNTR    ; 0                  ; 1               ; 0                ; 0         ; 0          ; 0             ; 1          ;
; state.FALSE_PACKET ; 1                  ; 0               ; 0                ; 0         ; 0          ; 0             ; 1          ;
+--------------------+--------------------+-----------------+------------------+-----------+------------+---------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]                                                                         ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]                                                                         ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]                                                                         ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[31]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[8]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[9]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[6]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[7]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[4]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[5]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[2]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[3]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[0]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[1]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[30]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[10]             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[8]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[9]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[6]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[7]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[4]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[5]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[2]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[3]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[0]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[1]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[8]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[9]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[6]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[7]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[4]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[5]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[2]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[3]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[0]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[1]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[1] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10]             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[10]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[8]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[9]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[6]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[7]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[4]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[5]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[2]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[3]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[0]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[1]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[8]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[9]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[6]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[7]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[4]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[5]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[2]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[3]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[0]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[1]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[29]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[29]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[10]             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[8]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[9]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[6]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[7]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[4]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[5]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[2]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[3]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[0]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[1]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[8]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[9]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[6]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[7]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[4]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[5]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[2]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[3]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[0]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[1]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[1] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10]             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[10]              ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[8]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[9]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[6]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[7]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[4]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[5]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[2]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[3]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[0]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[1]               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[11]                                                                                                   ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[10]                                                                                                   ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[9]                                                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[8]                                                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[28]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[28]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[1]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[8]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[9]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[6]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[7]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[4]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[5]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[2]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[3]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[0]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[1]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[8]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[9]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[6]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[7]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[4]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[5]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[2]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[3]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[0]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[1]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2]                                             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0]                                             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1]                                             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe12a[2]                                             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe12a[0]                                             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe12a[1]                                             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[27]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[27]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[1]  ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[8]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[9]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[6]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[7]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[4]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[5]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[2]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[3]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[0]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[1]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[8]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[9]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[6]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[7]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[4]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[5]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[2]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[3]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[0]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[1]      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2]                                             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0]                                             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1]                                             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe11a[2]                                             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe11a[0]                                             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe11a[1]                                             ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[0]                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[26]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[19]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[17]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[16]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[15]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                                   ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                                   ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[11]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                                   ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[10]                                                                      ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10]                                                               ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[12]                                                                   ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[9]                                                                       ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[11]                                                                   ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[8]                                                                       ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                                   ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[7]                                                                       ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                                       ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[5]                                                                       ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[7]                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                                       ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[3]                                                                       ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[2]                                                                       ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[1]                                                                       ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                                ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                                    ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[0]                                                                       ; yes                                                              ; yes                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]                                                                ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                    ; Latch Enable Signal                                                                                         ; Free of Timing Hazards ;
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------+
; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|cti_int[0]                               ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|Selector12                                             ; yes                    ;
; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|cti_int[2]                               ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|Selector12                                             ; yes                    ;
; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|cti_int[1]                               ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|Selector1                                              ; yes                    ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_tlp_type[1] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|reg_proc ; yes                    ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_tlp_type[0] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|reg_proc ; yes                    ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_tlp_type[2] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|reg_proc ; yes                    ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_tlp_type[3] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|reg_proc ; yes                    ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_tlp_type[4] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|reg_proc ; yes                    ;
; Number of user-specified and inferred latches = 8                                             ;                                                                                                             ;                        ;
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_au:dma_au|tga_o[1,6]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.am_dir                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.am_oe_n                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_load[28..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[13..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|p0addr                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                             ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|avs_pcie_reconfig_readdatavalid  ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|count_mdio_st[0..6]              ; Stuck at GND due to stuck port clear                                                                                                                                                                               ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|valid_addrreg                    ; Stuck at VCC due to stuck port preset                                                                                                                                                                              ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[0..31]             ; Stuck at GND due to stuck port clear                                                                                                                                                                               ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioin                          ; Stuck at GND due to stuck port clear                                                                                                                                                                               ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dpriodisable                     ; Stuck at VCC due to stuck port preset                                                                                                                                                                              ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioload                        ; Stuck at GND due to stuck port clear                                                                                                                                                                               ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|extended_dprio_access            ; Stuck at GND due to stuck port clear                                                                                                                                                                               ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|read_cycle                       ; Stuck at GND due to stuck port clear                                                                                                                                                                               ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|write_cycle                      ; Stuck at GND due to stuck port clear                                                                                                                                                                               ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ltssm_detect                                                                                                                         ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[1..7]                                                                                                           ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_wb:interrupt_wb_comp|wb_pwr_en                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|wb_pwr_en_q                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|wb_pwr_en_qq                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|bus_dev_func[0..2]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|own_id_int[0..2]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|addr_offset[0..2]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|addr_offset[0,1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|completer_id[0..2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|own_id[0..2]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|ip_error_last[10]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[0]                                                                                                                 ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[0]                                                                                                                ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[0]                                                                                                               ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[1]                                                                                                                 ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[1]                                                                                                                ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[1]                                                                                                               ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[2]                                                                                                                 ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[2]                                                                                                                ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[2]                                                                                                               ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[3]                                                                                                                 ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[3]                                                                                                                ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[3]                                                                                                               ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[4]                                                                                                                 ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[4]                                                                                                                ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[4]                                                                                                               ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[5]                                                                                                                 ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[5]                                                                                                                ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[5]                                                                                                               ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[6]                                                                                                                 ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[6]                                                                                                                ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[6]                                                                                                               ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[7]                                                                                                                 ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[7]                                                                                                                ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[7]                                                                                                               ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|sd_state[0]                                                                                                                          ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxanalogreset_r                                                                                                                      ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[0..7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[0..7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[0..19]                                                                                                                 ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|sd_state[1]                                                                                                                          ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_in[0..13,15]                                                                                                                               ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[2..9]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[10,11]                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                             ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|pex_msi_num[0..4]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[10]     ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[9]      ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[10]     ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[9]      ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[5] ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[4] ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[10]            ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[10]            ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[10]             ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[10]             ; Lost fanout                                                                                                                                                                                                        ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|asn_q                                                                                                                                                                          ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|asn_in_reg                                                                                                                                            ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|asn_regd                                                                                                                                                               ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|asn_in_reg                                                                                                                                            ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|dsan_in_reg                                                                                                                                                                    ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|dsan_in_reg                                                                                                                                           ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|dsain_q                                                                                                                                                            ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|dsan_in_reg                                                                                                                                           ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|dsbn_in_reg                                                                                                                                                                    ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|dsbn_in_reg                                                                                                                                           ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|dsbin_q                                                                                                                                                            ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|dsbn_in_reg                                                                                                                                           ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.a_dir                                                                                                                                                         ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_oe_va                                                                                                                                              ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_i_n_q[3]                                                                                                                                                      ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[3]                                                                                                                                       ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_i_n_q[2]                                                                                                                                                      ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[2]                                                                                                                                       ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_i_n_q[1]                                                                                                                                                      ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[1]                                                                                                                                       ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_i_n_q[0]                                                                                                                                                      ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[0]                                                                                                                                       ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|bbsyn_q                                                                                                                                                          ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bbsyn_q                                                                                                                                           ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|bbsyn_qq                                                                                                                                                         ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bbsyn_qq                                                                                                                                          ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|bbsyn_qqq                                                                                                                                                        ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bbsyn_qqq                                                                                                                                         ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|sel_loc_data_out[0]                                                                                                                                                          ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|vme_acc_type_q[6]                                                                                                                                         ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|slave_active                                                                                                                                                 ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|arbit_state                                                                                                                               ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end_op_hdlyreg                  ; Merged with z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_rdid_reg ;
; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_busy_q                                                                                                                                                      ; Merged with z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|power_up_reg ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_wb:interrupt_wb_comp|inter_ack_qqq                                                                                                                         ; Merged with ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_wb:interrupt_wb_comp|ack_ok                                                                                                             ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|put_header                                                                                                                            ; Merged with ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_en_int                                                                                             ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|listen_to_ack                                                                                                                       ; Merged with ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_we                                                                                                           ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cti[0]                                                                                                                          ; Merged with ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cti[2]                                                                                                       ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|bbsyn_degl                                                                                                                                                       ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bbsyn_degl                                                                                                                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|put_header_q                                                                                                                          ; Merged with ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_enable                                                                                             ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[1..4]                                        ; Merged with ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[0]                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_inc                                                   ; Merged with ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[0]                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[1..7]                                                                                                              ; Merged with ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                              ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[1..7]                                                                                                               ; Merged with ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                               ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[1..7]                                                                                                                ; Merged with ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_tag_nbr[6,7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[0]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                             ;
; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[0]                                                                                                                   ; Merged with z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_sopqi_q                                                                                                    ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_adr[29..31]                                                                                                                     ; Lost fanout                                                                                                                                                                                                        ;
; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe2a2                              ; Merged with z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_init_state   ;
; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe3a2                              ; Merged with z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_init_state  ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_write_regs                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                        ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_read_regs_perf                                                                                                                                             ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~3                                              ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~4                                              ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~5                                              ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state~8                                                  ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state~9                                                  ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state~10                                                 ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state~11                                                 ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~5                     ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~6                     ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_ADDR             ; Stuck at GND due to stuck port clear                                                                                                                                                                               ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_WRITE            ; Stuck at GND due to stuck port clear                                                                                                                                                                               ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_READ             ; Stuck at GND due to stuck port clear                                                                                                                                                                               ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_END              ; Stuck at GND due to stuck port clear                                                                                                                                                                               ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4                         ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~5                         ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~6                         ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~7                         ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.IDLE_ST                   ; Stuck at GND due to stuck port clear                                                                                                                                                                               ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST             ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST          ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST                ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST                ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST                    ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_START_ST             ; Stuck at GND due to stuck port clear                                                                                                                                                                               ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_CLR_ST               ; Stuck at GND due to stuck port clear                                                                                                                                                                               ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_PRE_ST               ; Stuck at GND due to stuck port clear                                                                                                                                                                               ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST             ; Lost fanout                                                                                                                                                                                                        ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|my_iack_int                                                                                                                                                                    ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|irq_state.myirq                                                                                                                                             ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|mensb_mstr_ack_int                                                                                                                                                           ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.wait_on_end                                                                                                                                ;
; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.PER_REQ                                                                                                                            ; Merged with z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_cyc                                                                                                                   ;
; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.acknoledge                                                                                                                              ; Merged with z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ack_a_int                                                                                                                     ;
; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.ACKNOWLEDGE                                                                                                                        ; Merged with z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_done                                                                                                                  ;
; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_state.ACKNOWLEDGE                                                                                                                           ; Merged with z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_done                                                                                                                     ;
; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_state.PER_REQ                                                                                                                               ; Merged with z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_cyc_int                                                                                                                  ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_state.sl_idle                                                                                                                                                         ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_oe_n                                                                                                                                     ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|arbit_state                                                                                                                                                  ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|mensb_active_int                                                                                                                          ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[0]      ; Lost fanout                                                                                                                                                                                                        ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[0] ; Lost fanout                                                                                                                                                                                                        ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|vme_acc_type_q[4]                                                                                                                                                            ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|burst                                                                                                                                                     ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_2                                                                                                                                                  ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[2]                                                                                                                                        ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_1                                                                                                                                                  ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[1]                                                                                                                                        ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_0                                                                                                                                                  ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[0]                                                                                                                                        ;
; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_3                                                                                                                                                  ; Merged with wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[3]                                                                                                                                        ;
; wb_bus:wbb|switch_fab_2:sf_2|sw_state[0]                                                                                                                                                                                  ; Merged with wb_bus:wbb|switch_fab_2:sf_2|sw_state[1]                                                                                                                                                               ;
; wb_bus:wbb|switch_fab_2:sf_4|sw_state[0]                                                                                                                                                                                  ; Merged with wb_bus:wbb|switch_fab_2:sf_4|sw_state[1]                                                                                                                                                               ;
; Total Number of Removed Registers = 314                                                                                                                                                                                   ;                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[31]    ; Stuck at GND              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioin,                ;
;                                                                                                                                                                                                               ; due to stuck port clear   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|wb_pwr_en_q,                                                                                                             ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|wb_pwr_en_qq,                                                                                                            ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|bus_dev_func[2],                                                                                                                             ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|bus_dev_func[1],                                                                                                                             ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|bus_dev_func[0],                                                                                                                             ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|own_id_int[2],                                                                                                ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|own_id_int[1],                                                                                                ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|own_id_int[0],                                                                                                ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|addr_offset[2],                                                                                               ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|addr_offset[1],                                                                                               ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|addr_offset[0],                                                                                               ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|completer_id[2],                                                                                              ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|completer_id[1],                                                                                              ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|completer_id[0],                                                                                              ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|own_id[2],                                                                                                    ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|own_id[1],                                                                                                    ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|own_id[0],                                                                                                    ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|ip_error_last[10],                                                                                                                         ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|pex_msi_num[4],                                                                                                          ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|pex_msi_num[3],                                                                                                          ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|pex_msi_num[2],                                                                                                          ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|pex_msi_num[1],                                                                                                          ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|pex_msi_num[0],                                                                                                          ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_tag_nbr[7],                                                                                                ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_tag_nbr[6]                                                                                                 ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|count_mdio_st[6]     ; Stuck at GND              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[29],      ;
;                                                                                                                                                                                                               ; due to stuck port clear   ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[28],      ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[15],      ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[14],      ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[13],      ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[12],      ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[11],      ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[10],      ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[9],       ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[8],       ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[7],       ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[6],       ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[5],       ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[4],       ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[3],       ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[2],       ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[1],       ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[0]        ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|sd_state[0]                                                                                                              ; Lost Fanouts              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[7],                                                                                                             ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[6],                                                                                                             ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[7],                                                                                                             ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[19],                                                                                                          ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|sd_state[1]                                                                                                                 ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4             ; Lost Fanouts              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST,      ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST,      ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST,          ;
;                                                                                                                                                                                                               ;                           ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST    ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|valid_addrreg        ; Stuck at VCC              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|read_cycle,             ;
;                                                                                                                                                                                                               ; due to stuck port preset  ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|write_cycle             ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.IDLE_ST       ; Stuck at GND              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST,   ;
;                                                                                                                                                                                                               ; due to stuck port clear   ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_START_ST ; Stuck at GND              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_CLR_ST,     ;
;                                                                                                                                                                                                               ; due to stuck port clear   ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_PRE_ST      ;
; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|p0addr                                       ; Stuck at VCC              ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[0]                                  ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4805  ;
; Number of registers using Synchronous Clear  ; 636   ;
; Number of registers using Synchronous Load   ; 674   ;
; Number of registers using Asynchronous Clear ; 4596  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2949  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                          ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                          ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                          ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                          ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                          ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                          ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                          ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                          ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                          ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                          ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                         ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                         ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                         ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                         ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                         ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                         ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                         ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                         ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                         ; 2       ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                         ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_1[0]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_1[3]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_1[4]  ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_0[0]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_0[3]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_0[4]  ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_2[0]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_2[3]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_2[4]  ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_3[0]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_3[3]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_3[4]  ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_4[0]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_4[3]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_4[4]  ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_5[0]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_5[3]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_5[4]  ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_6[0]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_6[3]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_6[4]  ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_7[0]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_7[3]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_7[4]  ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_8[0]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_8[3]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_8[4]  ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_9[0]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_9[3]  ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_9[4]  ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_10[0] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_10[3] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_10[4] ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_11[0] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_11[3] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_11[4] ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_12[0] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_12[3] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_12[4] ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_13[0] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_13[3] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_13[4] ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_14[0] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_14[3] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_14[4] ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_15[0] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_15[3] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_15[4] ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_16[0] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_16[3] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_16[4] ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_17[0] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_17[3] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_17[4] ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_18[0] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_18[3] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_18[4] ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_19[0] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_19[3] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_19[4] ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_20[0] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_20[3] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_20[4] ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_21[0] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_21[3] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_21[4] ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_22[0] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_22[3] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_22[4] ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_23[0] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_23[3] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_23[4] ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_24[0] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_24[3] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_24[4] ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_25[0] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_25[3] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_25[4] ; 3       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_26[0] ; 2       ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_26[3] ; 2       ;
; Total number of inverted registers = 228*                                                                                        ;         ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vme_adr_out[27]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vme_adr_out[22]                                                                                                                                                   ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |A25_top|sram:srami|ra_int[7]                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|board_status[0]                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|tag_nbr_o[3]                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_msi_num[1]                                                                                                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |A25_top|led_cnt[17]                                                                                                                                                                                                  ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_au:dma_au|adr_o[25]                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_au:dma_au|adr_o[5]                                                                                                                                                    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_au:dma_au|dma_size_int[12]                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_dat_o[8]                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_au:dma_au|dma_act_bd_int[2]                                                                                                                                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|main_cnt[3]                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|pre_cnt[2]                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cyc_o[7]                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|cnt[0]                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|addr_offset[7]                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_bulk_erase_q                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|vme_cyc_sram                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|send_addr[22]                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|addr_int[6]                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|wait_clk[0]                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wait_clk[0]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_in_reg[12]                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_in_reg[31]                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_in_reg[36]                                                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|cnt[0]                                                                                                                                                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_au:dma_au|dma_dest_adr_int[14]                                                                                                                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_au:dma_au|dma_sour_adr_int[31]                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[0]                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|rst_cwh_cnt[1]                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|rx_fifo_in_o[21]                                                                                  ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_in[0]                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[17]                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_mailbox:mailbox|mail_irq[6]                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_mailbox:mailbox|mail_irq[5]                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_mailbox:mailbox|mail_irq[2]                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_mailbox:mailbox|mail_irq[0]                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_sel_1_int[0]                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_sel_0_int[1]                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_tag_nbr[2]                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_0[1]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_1[1]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_2[2]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_3[1]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_4[1]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_5[1]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_6[2]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_7[2]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_8[2]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_9[1]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_10[2]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_11[2]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_12[2]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_13[1]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_14[1]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_15[1]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_16[1]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_17[2]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_18[1]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_19[1]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_20[2]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_21[1]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_22[2]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_23[2]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_24[1]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_25[1]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_26[2]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_27[1]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_28[2]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_29[2]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_30[2]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_31[1]                                                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|data[10]                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |A25_top|z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|pgwrbuf_dataout[5] ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|addr_offset[24]                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|cnt[5]                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_wb:interrupt_wb_comp|num_allowed_q[1]                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|wbs_dat_o_reg[2]                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[2]                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vme_adr_out[29]                                                                                                                                                   ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_in[18]                                                                                                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_load[22]                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cti[2]                                                                                                             ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |A25_top|z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[12]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|wr_rd_int                                                                                         ;
; 3:1                ; 44 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|orig_addr[21]                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|send_len_int[0]                                                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|cnt_len_wb[3]                                                                                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|rx_len_cntr:wr_len_cntr_comp|int_cntr_val[8]                                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_dat_o[19]                                                                                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_cntr_val_temp[2]                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|q_to_wbm[0]                                                                                                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_in[18]                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_in[14]                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_in[29]                                                                                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|cnt_len_fifo[4]                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|wbm_dat_o[27]                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_in[31]                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |A25_top|z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[20]              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[1]                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|decode_header[1]                                                                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_o_cnt[10]                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_sel[0]                                                                                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |A25_top|z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[4]                                                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |A25_top|z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[9]                                                                                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |A25_top|z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[17]                                                                                                           ;
; 5:1                ; 11 bits   ; 33 LEs        ; 0 LEs                ; 33 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|rx_fifo_in_o[54]                                                                                  ;
; 5:1                ; 30 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|rx_fifo_in_o[33]                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|rx_fifo_in_o[10]                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_load[19]                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[13]                                                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[8]                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_q[51]                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[46]                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|write_header[0]                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |A25_top|z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_read_status_q                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[3]                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                                  ;
; 32:1               ; 8 bits    ; 168 LEs       ; 16 LEs               ; 152 LEs                ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[26]                                                                                                                                                  ;
; 32:1               ; 8 bits    ; 168 LEs       ; 24 LEs               ; 144 LEs                ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[18]                                                                                                                                                  ;
; 32:1               ; 2 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[14]                                                                                                                                                  ;
; 32:1               ; 4 bits    ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[9]                                                                                                                                                   ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[1]                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |A25_top|z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[22]                                                                                                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]                                                                                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]                                                                                         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|rx_len_cntr:c_len_cntr_comp|int_cntr_val[4]                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_in[8]                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|lower_addr_int[1]                                                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |A25_top|z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[24]                                                                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |A25_top|z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[28]                                                                                                                      ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |A25_top|z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[22]                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |A25_top|z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[0]                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|vme_acc_type_q[5]                                                                                                                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|wb_num_q[3]                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|counter[5]                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_o_cnt[31]                                                                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_o_cnt[22]                                                                                                                                                 ;
; 7:1                ; 31 bits   ; 124 LEs       ; 124 LEs              ; 0 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_q[8]                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[45]                                                                                       ;
; 6:1                ; 17 bits   ; 68 LEs        ; 51 LEs               ; 17 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[57]                                                                                       ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|wb_num_conv_q[2]                                                                                                                                                  ;
; 18:1               ; 32 bits   ; 384 LEs       ; 96 LEs               ; 288 LEs                ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|data_q[22]                                                                                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|cpl_return_len[1]                                                                                                        ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|wbs_adr_int[19]                                                                                                          ;
; 13:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[37]                                                                                       ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |A25_top|z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[2]                                                                                                                                         ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[34]                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|first_DW_int[2]                                                                                                          ;
; 10:1               ; 9 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_to_ava[1]                                                                                            ;
; 11:1               ; 9 bits    ; 63 LEs        ; 0 LEs                ; 63 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|cnt_len[7]                                                                                                               ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|last_DW_int[0]                                                                                                           ;
; 13:1               ; 10 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|byte_count_int[6]                                                                                                      ;
; 34:1               ; 2 bits    ; 44 LEs        ; 2 LEs                ; 42 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timeout_int                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_out_reg[21]                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[1]                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_0[4]                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_1[3]                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_2[0]                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_3[0]                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_4[0]                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_5[4]                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_6[3]                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_7[3]                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_8[4]                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_9[3]                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_10[3]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_11[0]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_12[0]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_13[4]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_14[4]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_15[3]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_16[3]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_17[0]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_18[4]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_19[3]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_20[0]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_21[4]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_22[4]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_23[3]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_24[3]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_25[4]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_26[3]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_27[0]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_28[0]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_29[3]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_30[3]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timer_31[3]                                                                             ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |A25_top|ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |A25_top|sram:srami|rd_out[10]                                                                                                                                                                                        ;
; 32:1               ; 2 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_out[0]                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|bg_o_n[3]                                                                                                                                           ;
; 29:1               ; 2 bits    ; 38 LEs        ; 18 LEs               ; 20 LEs                 ; Yes        ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|dsan_out_int                                                                                                                                                      ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |A25_top|sram:srami|bwbn                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|Mux0                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|asn_out_int                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |A25_top|z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |A25_top|z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int[2]                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |A25_top|ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_tlp_fmt[0]                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |A25_top|ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|int_max_msi_nbr[0]                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|dsan_out                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |A25_top|wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bgintn[0]                                                                                                                                               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; No         ; |A25_top|wb_bus:wbb|Mux94                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |A25_top|ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_en_int                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |A25_top|wb_bus:wbb|switch_fab_2:sf_2|Mux1                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |A25_top|wb_bus:wbb|switch_fab_2:sf_4|Mux1                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |A25_top|wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|sour_dest                                                                                                                                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |A25_top|ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|wb_num[1]                                                                                                                                                         ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |A25_top|ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|wb_num[3]                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                             ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                              ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_va7:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|altsyncram_1j11:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                              ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                               ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                                                            ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                            ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|altsyncram_aq31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_h97:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_qnl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|altsyncram_gn31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                          ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                           ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|altsyncram_gn31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                               ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                               ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                     ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|altsyncram_1p31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                     ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|altsyncram_1p31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes ;
+--------------------------+--------------+------+------------------------------------------------------------+
; Assignment               ; Value        ; From ; To                                                         ;
+--------------------------+--------------+------+------------------------------------------------------------+
; STATE_MACHINE_PROCESSING ; USER_ENCODED ; -    ; serdes_rst_state                                           ;
+--------------------------+--------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; DPRIO_CHANNEL_NUM ; 11    ; -    ; address_pres_reg[11]                                                                                                 ;
; DPRIO_CHANNEL_NUM ; 10    ; -    ; address_pres_reg[10]                                                                                                 ;
; DPRIO_CHANNEL_NUM ; 9     ; -    ; address_pres_reg[9]                                                                                                  ;
; DPRIO_CHANNEL_NUM ; 8     ; -    ; address_pres_reg[8]                                                                                                  ;
; DPRIO_CHANNEL_NUM ; 7     ; -    ; address_pres_reg[7]                                                                                                  ;
; DPRIO_CHANNEL_NUM ; 6     ; -    ; address_pres_reg[6]                                                                                                  ;
; DPRIO_CHANNEL_NUM ; 5     ; -    ; address_pres_reg[5]                                                                                                  ;
; DPRIO_CHANNEL_NUM ; 4     ; -    ; address_pres_reg[4]                                                                                                  ;
; DPRIO_CHANNEL_NUM ; 3     ; -    ; address_pres_reg[3]                                                                                                  ;
; DPRIO_CHANNEL_NUM ; 2     ; -    ; address_pres_reg[2]                                                                                                  ;
; DPRIO_CHANNEL_NUM ; 1     ; -    ; address_pres_reg[1]                                                                                                  ;
; DPRIO_CHANNEL_NUM ; 0     ; -    ; address_pres_reg[0]                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[0]                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[11]                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[10]                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[9]                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[8]                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[7]                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[6]                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[5]                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[4]                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[3]                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[2]                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[1]                                                                                                  ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DPRIO_INTERFACE_REG ; ON    ; -    ; addr_shift_reg[31]                                                                                                                                ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; wr_out_data_shift_reg[31]                                                                                                                         ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; rd_out_data_shift_reg[13]                                                                                                                         ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; in_data_shift_reg[0]                                                                                                                              ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[0]                                                                                                                                   ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[1]                                                                                                                                   ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[2]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[0]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[0]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[1]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[1]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[2]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[2]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[3]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[3]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[4]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[4]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[5]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[5]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[6]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[6]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[7]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[7]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[8]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[8]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[9]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[9]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[10]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[10]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[11]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[11]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[12]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[12]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[13]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[13]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[14]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[14]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[15]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[15]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[16]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[16]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[17]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[17]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[18]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[18]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[19]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[19]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[20]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[20]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[21]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[21]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[22]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[22]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[23]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[23]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[24]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[24]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[25]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[25]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[26]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[26]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[27]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[27]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[28]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[28]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[29]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[29]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[30]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[30]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[31]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[31]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[15]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[15]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[14]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[14]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[13]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[13]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[12]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[12]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[11]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[11]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[10]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[10]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[9]                                                                                                                              ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[9]                                                                                                                              ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[8]                                                                                                                              ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[8]                                                                                                                              ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[7]                                                                                                                              ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[7]                                                                                                                              ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[6]                                                                                                                              ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[6]                                                                                                                              ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[5]                                                                                                                              ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[5]                                                                                                                              ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[4]                                                                                                                              ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[4]                                                                                                                              ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[3]                                                                                                                              ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[3]                                                                                                                              ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[2]                                                                                                                              ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[2]                                                                                                                              ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[1]                                                                                                                              ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[1]                                                                                                                              ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[0]                                                                                                                              ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[0]                                                                                                                              ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[0]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[0]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[1]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[1]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[2]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[2]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[3]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[3]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[4]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[4]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[5]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[5]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[6]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[6]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[7]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[7]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[8]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[8]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[9]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[9]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[10]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[10]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[11]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[11]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[12]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[12]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[13]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[13]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[14]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[14]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[15]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[15]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[0]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[0]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[1]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[1]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[2]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[2]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[2]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[1]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[0]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[0]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[0]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[1]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[1]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[2]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[2]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[3]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[3]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[4]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[4]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[5]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[5]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[6]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[6]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[7]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[7]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[8]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[8]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[9]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[9]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[10]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[10]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[11]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[11]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[12]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[12]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[13]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[13]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[14]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[14]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[15]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[15]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[16]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[16]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[17]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[17]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[18]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[18]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[19]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[19]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[20]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[20]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[21]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[21]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[22]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[22]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[23]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[23]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[24]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[24]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[25]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[25]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[26]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[26]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[27]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[27]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[28]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[28]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[29]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[29]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[30]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[30]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[31]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[31]                                                                                                                         ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iram_wb:cham|iram_cyc4:\gen_cyc4:ram|altsyncram:altsyncram_component|altsyncram_1jl1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |A25_top ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; SIMULATION     ; false    ; Enumerated                                  ;
; FPGA_FAMILY    ; CYCLONE4 ; Enumerated                                  ;
; sets           ; 1110     ; Unsigned Binary                             ;
; timeout        ; 5000     ; Signed Integer                              ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_pcie:pll|altpll:altpll_component ;
+-------------------------------+----------------------------+----------------------+
; Parameter Name                ; Value                      ; Type                 ;
+-------------------------------+----------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped              ;
; PLL_TYPE                      ; AUTO                       ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_pcie ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped              ;
; SCAN_CHAIN                    ; LONG                       ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 62500                      ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped              ;
; LOCK_HIGH                     ; 1                          ; Untyped              ;
; LOCK_LOW                      ; 1                          ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped              ;
; SKIP_VCO                      ; OFF                        ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped              ;
; BANDWIDTH                     ; 0                          ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped              ;
; DOWN_SPREAD                   ; 0                          ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 25                         ; Signed Integer       ;
; CLK3_MULTIPLY_BY              ; 25                         ; Signed Integer       ;
; CLK2_MULTIPLY_BY              ; 25                         ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 25                         ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 125                        ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK4_DIVIDE_BY                ; 12                         ; Signed Integer       ;
; CLK3_DIVIDE_BY                ; 6                          ; Signed Integer       ;
; CLK2_DIVIDE_BY                ; 6                          ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 8                          ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 16                         ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                         ; Signed Integer       ;
; CLK3_DUTY_CYCLE               ; 50                         ; Signed Integer       ;
; CLK2_DUTY_CYCLE               ; 50                         ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped              ;
; DPA_DIVIDER                   ; 0                          ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped              ;
; VCO_MIN                       ; 0                          ; Untyped              ;
; VCO_MAX                       ; 0                          ; Untyped              ;
; VCO_CENTER                    ; 0                          ; Untyped              ;
; PFD_MIN                       ; 0                          ; Untyped              ;
; PFD_MAX                       ; 0                          ; Untyped              ;
; M_INITIAL                     ; 0                          ; Untyped              ;
; M                             ; 0                          ; Untyped              ;
; N                             ; 1                          ; Untyped              ;
; M2                            ; 1                          ; Untyped              ;
; N2                            ; 1                          ; Untyped              ;
; SS                            ; 1                          ; Untyped              ;
; C0_HIGH                       ; 0                          ; Untyped              ;
; C1_HIGH                       ; 0                          ; Untyped              ;
; C2_HIGH                       ; 0                          ; Untyped              ;
; C3_HIGH                       ; 0                          ; Untyped              ;
; C4_HIGH                       ; 0                          ; Untyped              ;
; C5_HIGH                       ; 0                          ; Untyped              ;
; C6_HIGH                       ; 0                          ; Untyped              ;
; C7_HIGH                       ; 0                          ; Untyped              ;
; C8_HIGH                       ; 0                          ; Untyped              ;
; C9_HIGH                       ; 0                          ; Untyped              ;
; C0_LOW                        ; 0                          ; Untyped              ;
; C1_LOW                        ; 0                          ; Untyped              ;
; C2_LOW                        ; 0                          ; Untyped              ;
; C3_LOW                        ; 0                          ; Untyped              ;
; C4_LOW                        ; 0                          ; Untyped              ;
; C5_LOW                        ; 0                          ; Untyped              ;
; C6_LOW                        ; 0                          ; Untyped              ;
; C7_LOW                        ; 0                          ; Untyped              ;
; C8_LOW                        ; 0                          ; Untyped              ;
; C9_LOW                        ; 0                          ; Untyped              ;
; C0_INITIAL                    ; 0                          ; Untyped              ;
; C1_INITIAL                    ; 0                          ; Untyped              ;
; C2_INITIAL                    ; 0                          ; Untyped              ;
; C3_INITIAL                    ; 0                          ; Untyped              ;
; C4_INITIAL                    ; 0                          ; Untyped              ;
; C5_INITIAL                    ; 0                          ; Untyped              ;
; C6_INITIAL                    ; 0                          ; Untyped              ;
; C7_INITIAL                    ; 0                          ; Untyped              ;
; C8_INITIAL                    ; 0                          ; Untyped              ;
; C9_INITIAL                    ; 0                          ; Untyped              ;
; C0_MODE                       ; BYPASS                     ; Untyped              ;
; C1_MODE                       ; BYPASS                     ; Untyped              ;
; C2_MODE                       ; BYPASS                     ; Untyped              ;
; C3_MODE                       ; BYPASS                     ; Untyped              ;
; C4_MODE                       ; BYPASS                     ; Untyped              ;
; C5_MODE                       ; BYPASS                     ; Untyped              ;
; C6_MODE                       ; BYPASS                     ; Untyped              ;
; C7_MODE                       ; BYPASS                     ; Untyped              ;
; C8_MODE                       ; BYPASS                     ; Untyped              ;
; C9_MODE                       ; BYPASS                     ; Untyped              ;
; C0_PH                         ; 0                          ; Untyped              ;
; C1_PH                         ; 0                          ; Untyped              ;
; C2_PH                         ; 0                          ; Untyped              ;
; C3_PH                         ; 0                          ; Untyped              ;
; C4_PH                         ; 0                          ; Untyped              ;
; C5_PH                         ; 0                          ; Untyped              ;
; C6_PH                         ; 0                          ; Untyped              ;
; C7_PH                         ; 0                          ; Untyped              ;
; C8_PH                         ; 0                          ; Untyped              ;
; C9_PH                         ; 0                          ; Untyped              ;
; L0_HIGH                       ; 1                          ; Untyped              ;
; L1_HIGH                       ; 1                          ; Untyped              ;
; G0_HIGH                       ; 1                          ; Untyped              ;
; G1_HIGH                       ; 1                          ; Untyped              ;
; G2_HIGH                       ; 1                          ; Untyped              ;
; G3_HIGH                       ; 1                          ; Untyped              ;
; E0_HIGH                       ; 1                          ; Untyped              ;
; E1_HIGH                       ; 1                          ; Untyped              ;
; E2_HIGH                       ; 1                          ; Untyped              ;
; E3_HIGH                       ; 1                          ; Untyped              ;
; L0_LOW                        ; 1                          ; Untyped              ;
; L1_LOW                        ; 1                          ; Untyped              ;
; G0_LOW                        ; 1                          ; Untyped              ;
; G1_LOW                        ; 1                          ; Untyped              ;
; G2_LOW                        ; 1                          ; Untyped              ;
; G3_LOW                        ; 1                          ; Untyped              ;
; E0_LOW                        ; 1                          ; Untyped              ;
; E1_LOW                        ; 1                          ; Untyped              ;
; E2_LOW                        ; 1                          ; Untyped              ;
; E3_LOW                        ; 1                          ; Untyped              ;
; L0_INITIAL                    ; 1                          ; Untyped              ;
; L1_INITIAL                    ; 1                          ; Untyped              ;
; G0_INITIAL                    ; 1                          ; Untyped              ;
; G1_INITIAL                    ; 1                          ; Untyped              ;
; G2_INITIAL                    ; 1                          ; Untyped              ;
; G3_INITIAL                    ; 1                          ; Untyped              ;
; E0_INITIAL                    ; 1                          ; Untyped              ;
; E1_INITIAL                    ; 1                          ; Untyped              ;
; E2_INITIAL                    ; 1                          ; Untyped              ;
; E3_INITIAL                    ; 1                          ; Untyped              ;
; L0_MODE                       ; BYPASS                     ; Untyped              ;
; L1_MODE                       ; BYPASS                     ; Untyped              ;
; G0_MODE                       ; BYPASS                     ; Untyped              ;
; G1_MODE                       ; BYPASS                     ; Untyped              ;
; G2_MODE                       ; BYPASS                     ; Untyped              ;
; G3_MODE                       ; BYPASS                     ; Untyped              ;
; E0_MODE                       ; BYPASS                     ; Untyped              ;
; E1_MODE                       ; BYPASS                     ; Untyped              ;
; E2_MODE                       ; BYPASS                     ; Untyped              ;
; E3_MODE                       ; BYPASS                     ; Untyped              ;
; L0_PH                         ; 0                          ; Untyped              ;
; L1_PH                         ; 0                          ; Untyped              ;
; G0_PH                         ; 0                          ; Untyped              ;
; G1_PH                         ; 0                          ; Untyped              ;
; G2_PH                         ; 0                          ; Untyped              ;
; G3_PH                         ; 0                          ; Untyped              ;
; E0_PH                         ; 0                          ; Untyped              ;
; E1_PH                         ; 0                          ; Untyped              ;
; E2_PH                         ; 0                          ; Untyped              ;
; E3_PH                         ; 0                          ; Untyped              ;
; M_PH                          ; 0                          ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped              ;
; CLK0_COUNTER                  ; G0                         ; Untyped              ;
; CLK1_COUNTER                  ; G0                         ; Untyped              ;
; CLK2_COUNTER                  ; G0                         ; Untyped              ;
; CLK3_COUNTER                  ; G0                         ; Untyped              ;
; CLK4_COUNTER                  ; G0                         ; Untyped              ;
; CLK5_COUNTER                  ; G0                         ; Untyped              ;
; CLK6_COUNTER                  ; E0                         ; Untyped              ;
; CLK7_COUNTER                  ; E1                         ; Untyped              ;
; CLK8_COUNTER                  ; E2                         ; Untyped              ;
; CLK9_COUNTER                  ; E3                         ; Untyped              ;
; L0_TIME_DELAY                 ; 0                          ; Untyped              ;
; L1_TIME_DELAY                 ; 0                          ; Untyped              ;
; G0_TIME_DELAY                 ; 0                          ; Untyped              ;
; G1_TIME_DELAY                 ; 0                          ; Untyped              ;
; G2_TIME_DELAY                 ; 0                          ; Untyped              ;
; G3_TIME_DELAY                 ; 0                          ; Untyped              ;
; E0_TIME_DELAY                 ; 0                          ; Untyped              ;
; E1_TIME_DELAY                 ; 0                          ; Untyped              ;
; E2_TIME_DELAY                 ; 0                          ; Untyped              ;
; E3_TIME_DELAY                 ; 0                          ; Untyped              ;
; M_TIME_DELAY                  ; 0                          ; Untyped              ;
; N_TIME_DELAY                  ; 0                          ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped              ;
; ENABLE0_COUNTER               ; L0                         ; Untyped              ;
; ENABLE1_COUNTER               ; L0                         ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped              ;
; LOOP_FILTER_C                 ; 5                          ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped              ;
; VCO_POST_SCALE                ; 0                          ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX              ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped              ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped              ;
; PORT_CLK2                     ; PORT_USED                  ; Untyped              ;
; PORT_CLK3                     ; PORT_USED                  ; Untyped              ;
; PORT_CLK4                     ; PORT_USED                  ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped              ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped              ;
; M_TEST_SOURCE                 ; 5                          ; Untyped              ;
; C0_TEST_SOURCE                ; 5                          ; Untyped              ;
; C1_TEST_SOURCE                ; 5                          ; Untyped              ;
; C2_TEST_SOURCE                ; 5                          ; Untyped              ;
; C3_TEST_SOURCE                ; 5                          ; Untyped              ;
; C4_TEST_SOURCE                ; 5                          ; Untyped              ;
; C5_TEST_SOURCE                ; 5                          ; Untyped              ;
; C6_TEST_SOURCE                ; 5                          ; Untyped              ;
; C7_TEST_SOURCE                ; 5                          ; Untyped              ;
; C8_TEST_SOURCE                ; 5                          ; Untyped              ;
; C9_TEST_SOURCE                ; 5                          ; Untyped              ;
; CBXI_PARAMETER                ; pll_pcie_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped              ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV GX              ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE       ;
+-------------------------------+----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie        ;
+----------------------+----------------------------------+-----------------+
; Parameter Name       ; Value                            ; Type            ;
+----------------------+----------------------------------+-----------------+
; simulation           ; '1'                              ; Enumerated      ;
; fpga_family          ; CYCLONE4                         ; Enumerated      ;
; irq_width            ; 13                               ; Signed Integer  ;
; use_lanes            ; 001                              ; Unsigned Binary ;
; nr_of_wb_slaves      ; 9                                ; Signed Integer  ;
; nr_of_bars_used      ; 4                                ; Signed Integer  ;
; vendor_id            ; 6792                             ; Signed Integer  ;
; device_id            ; 19781                            ; Signed Integer  ;
; revision_id          ; 1                                ; Signed Integer  ;
; class_code           ; 425984                           ; Signed Integer  ;
; subsystem_vendor_id  ; 213                              ; Signed Integer  ;
; subsystem_device_id  ; 23185                            ; Signed Integer  ;
; bar_mask_0           ; 11111111111111000000000000000000 ; Unsigned Binary ;
; bar_mask_1           ; 11111111111100000000000000000000 ; Unsigned Binary ;
; bar_mask_2           ; 11111110000000000000000000000000 ; Unsigned Binary ;
; bar_mask_3           ; 11100000000000000000000000000000 ; Unsigned Binary ;
; bar_mask_4           ; 11111111111111111111000000000000 ; Unsigned Binary ;
; bar_mask_5           ; 11111111111111111111000000000000 ; Unsigned Binary ;
; rom_mask             ; 11111111111111110000000000000000 ; Unsigned Binary ;
; pcie_request_length  ; 0000100000                       ; Unsigned Binary ;
; rx_lpm_widthu        ; 10                               ; Signed Integer  ;
; tx_header_lpm_widthu ; 5                                ; Signed Integer  ;
; tx_data_lpm_widthu   ; 10                               ; Signed Integer  ;
; gp_debug_port_width  ; 1                                ; Signed Integer  ;
+----------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp ;
+-------------------------+------------+------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                       ;
+-------------------------+------------+------------------------------------------------------------+
; fpga_family             ; CYCLONE4   ; Enumerated                                                 ;
; nr_of_wb_slaves         ; 9          ; Signed Integer                                             ;
; ready_latency           ; 2          ; Signed Integer                                             ;
; fifo_max_usedw          ; 1111111000 ; Unsigned Binary                                            ;
; wbm_suspend_fifo_access ; 1111111011 ; Unsigned Binary                                            ;
; wbm_resume_fifo_access  ; 1111110111 ; Unsigned Binary                                            ;
; wbs_suspend_fifo_access ; 1111111100 ; Unsigned Binary                                            ;
; wbs_resume_fifo_access  ; 1111110111 ; Unsigned Binary                                            ;
; pcie_request_length     ; 0000100000 ; Unsigned Binary                                            ;
; rx_fifo_depth           ; 1024       ; Signed Integer                                             ;
; rx_lpm_widthu           ; 10         ; Signed Integer                                             ;
; tx_header_fifo_depth    ; 32         ; Signed Integer                                             ;
; tx_header_lpm_widthu    ; 5          ; Signed Integer                                             ;
; tx_data_fifo_depth      ; 1024       ; Signed Integer                                             ;
; tx_data_lpm_widthu      ; 10         ; Signed Integer                                             ;
+-------------------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp ;
+----------------+---------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value         ; Type                                                                                      ;
+----------------+---------------+-------------------------------------------------------------------------------------------+
; device_family  ; Cyclone IV GX ; String                                                                                    ;
; ready_latency  ; 2             ; Signed Integer                                                                            ;
; fifo_max_usedw ; 1111111000    ; Unsigned Binary                                                                           ;
; rx_fifo_depth  ; 1024          ; Signed Integer                                                                            ;
; rx_lpm_widthu  ; 10            ; Signed Integer                                                                            ;
+----------------+---------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp ;
+----------------+---------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value         ; Type                                                                                                          ;
+----------------+---------------+---------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone IV GX ; String                                                                                                        ;
; rx_fifo_depth  ; 1024          ; Signed Integer                                                                                                ;
; rx_lpm_widthu  ; 10            ; Signed Integer                                                                                                ;
; rx_showahead   ; ON            ; String                                                                                                        ;
+----------------+---------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                                                   ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                                                                ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                                                                ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                                                                ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                                                                ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                                                                ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                                                ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                                                                ;
; LPM_NUMWORDS                              ; 1024        ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD                             ; ON          ; Untyped                                                                                                                                ;
; LPM_WIDTH                                 ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTH_R                               ; 32          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU                                ; 10          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU_R                              ; 11          ; Signed Integer                                                                                                                         ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                                                                ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                                                                ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                         ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                                                                ;
; USE_EAB                                   ; ON          ; Untyped                                                                                                                                ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                                                                ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                         ;
; CBXI_PARAMETER                            ; dcfifo_3aj1 ; Untyped                                                                                                                                ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp ;
+----------------+---------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value         ; Type                                                                                                           ;
+----------------+---------------+----------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone IV GX ; String                                                                                                         ;
; rx_fifo_depth  ; 1024          ; Signed Integer                                                                                                 ;
; rx_lpm_widthu  ; 10            ; Signed Integer                                                                                                 ;
; rx_showahead   ; OFF           ; String                                                                                                         ;
+----------------+---------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                                                    ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                                                                 ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                                                                 ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                                                                 ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                                                                 ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                                                                 ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                                                 ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                                                                 ;
; LPM_NUMWORDS                              ; 1024        ; Signed Integer                                                                                                                          ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                                                                 ;
; LPM_WIDTH                                 ; 64          ; Signed Integer                                                                                                                          ;
; LPM_WIDTH_R                               ; 32          ; Signed Integer                                                                                                                          ;
; LPM_WIDTHU                                ; 10          ; Signed Integer                                                                                                                          ;
; LPM_WIDTHU_R                              ; 11          ; Signed Integer                                                                                                                          ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                                                                 ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                                                                 ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                                                                 ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                          ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                                                                 ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                                                                 ;
; USE_EAB                                   ; ON          ; Untyped                                                                                                                                 ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                                                                 ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                          ;
; CBXI_PARAMETER                            ; dcfifo_1dj1 ; Untyped                                                                                                                                 ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp ;
+---------------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value      ; Type                                                                                            ;
+---------------------+------------+-------------------------------------------------------------------------------------------------+
; nr_of_wb_slaves     ; 9          ; Signed Integer                                                                                  ;
; suspend_fifo_access ; 1111111011 ; Unsigned Binary                                                                                 ;
; resume_fifo_access  ; 1111110111 ; Unsigned Binary                                                                                 ;
+---------------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|z091_01_wb_adr_dec:z091_01_wb_adr_dec_comp ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; nr_of_wb_slaves ; 9     ; Signed Integer                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                          ;
; LPM_WIDTH               ; 16            ; Signed Integer                                                                                                          ;
; LPM_NUMWORDS            ; 4             ; Signed Integer                                                                                                          ;
; LPM_WIDTHU              ; 2             ; Signed Integer                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                 ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                                                                                                 ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                                                                                                 ;
; RDSYNC_DELAYPIPE        ; 4             ; Signed Integer                                                                                                          ;
; WRSYNC_DELAYPIPE        ; 4             ; Signed Integer                                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF           ; Untyped                                                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                                                                                                 ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_tbi1   ; Untyped                                                                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp ;
+----------------------+---------------+-------------------------------------------------------------------------------------+
; Parameter Name       ; Value         ; Type                                                                                ;
+----------------------+---------------+-------------------------------------------------------------------------------------+
; device_family        ; Cyclone IV GX ; String                                                                              ;
; tx_header_fifo_depth ; 32            ; Signed Integer                                                                      ;
; tx_header_lpm_widthu ; 5             ; Signed Integer                                                                      ;
; tx_data_fifo_depth   ; 1024          ; Signed Integer                                                                      ;
; tx_data_lpm_widthu   ; 10            ; Signed Integer                                                                      ;
+----------------------+---------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; clock_time     ; 8000000 fs ; Physical                                                                                                                            ;
; timeout_time   ; 25         ; Signed Integer                                                                                                                      ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo ;
+----------------------+---------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value         ; Type                                                                                                                ;
+----------------------+---------------+---------------------------------------------------------------------------------------------------------------------+
; device_family        ; Cyclone IV GX ; String                                                                                                              ;
; tx_header_fifo_depth ; 32            ; Signed Integer                                                                                                      ;
; tx_header_lpm_widthu ; 5             ; Signed Integer                                                                                                      ;
+----------------------+---------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                                                               ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                                                                            ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                                                                            ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                                                                            ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                                                                            ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                                                                            ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                                                            ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                                                                            ;
; LPM_NUMWORDS                              ; 32          ; Signed Integer                                                                                                                                     ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                                                                            ;
; LPM_WIDTH                                 ; 32          ; Signed Integer                                                                                                                                     ;
; LPM_WIDTH_R                               ; 64          ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHU                                ; 5           ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHU_R                              ; 4           ; Signed Integer                                                                                                                                     ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                                                                            ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                                                                            ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                                                                            ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                                     ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                                                                            ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                                                                            ;
; USE_EAB                                   ; ON          ; Untyped                                                                                                                                            ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                                                                            ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                                     ;
; CBXI_PARAMETER                            ; dcfifo_27l1 ; Untyped                                                                                                                                            ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo ;
+----------------------+---------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value         ; Type                                                                                                                 ;
+----------------------+---------------+----------------------------------------------------------------------------------------------------------------------+
; device_family        ; Cyclone IV GX ; String                                                                                                               ;
; tx_header_fifo_depth ; 32            ; Signed Integer                                                                                                       ;
; tx_header_lpm_widthu ; 5             ; Signed Integer                                                                                                       ;
+----------------------+---------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                                                                ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                                                                             ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                                                                             ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                                                                             ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                                                                             ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                                                             ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                                                                             ;
; LPM_NUMWORDS                              ; 32          ; Signed Integer                                                                                                                                      ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                                                                             ;
; LPM_WIDTH                                 ; 32          ; Signed Integer                                                                                                                                      ;
; LPM_WIDTH_R                               ; 64          ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHU                                ; 5           ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHU_R                              ; 4           ; Signed Integer                                                                                                                                      ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                                                                             ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                                                                             ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                                                                             ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                                      ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                                                                             ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                                                                             ;
; USE_EAB                                   ; ON          ; Untyped                                                                                                                                             ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                                                                             ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                                      ;
; CBXI_PARAMETER                            ; dcfifo_27l1 ; Untyped                                                                                                                                             ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo ;
+--------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value         ; Type                                                                                                              ;
+--------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
; device_family      ; Cyclone IV GX ; String                                                                                                            ;
; tx_data_fifo_depth ; 1024          ; Signed Integer                                                                                                    ;
; tx_data_lpm_widthu ; 10            ; Signed Integer                                                                                                    ;
+--------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                                                           ;
+-------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                                                                        ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                                                                        ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                                                                        ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                                                                        ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                                                                        ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                                                        ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                                                                        ;
; LPM_NUMWORDS                              ; 1024        ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                                                                        ;
; LPM_WIDTH                                 ; 32          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTH_R                               ; 64          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU                                ; 10          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                                                                                 ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                                                                        ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                                                                        ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                                 ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                                                                        ;
; USE_EAB                                   ; ON          ; Untyped                                                                                                                                        ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                                                                        ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                                 ;
; CBXI_PARAMETER                            ; dcfifo_obj1 ; Untyped                                                                                                                                        ;
+-------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo ;
+--------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value         ; Type                                                                                                              ;
+--------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
; device_family      ; Cyclone IV GX ; String                                                                                                            ;
; tx_data_fifo_depth ; 1024          ; Signed Integer                                                                                                    ;
; tx_data_lpm_widthu ; 10            ; Signed Integer                                                                                                    ;
+--------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                                                           ;
+-------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                                                                        ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                                                                        ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                                                                        ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                                                                        ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                                                                        ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                                                        ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                                                                        ;
; LPM_NUMWORDS                              ; 1024        ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                                                                        ;
; LPM_WIDTH                                 ; 32          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTH_R                               ; 64          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU                                ; 10          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                                                                                 ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                                                                        ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                                                                        ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                                 ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                                                                        ;
; USE_EAB                                   ; ON          ; Untyped                                                                                                                                        ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                                                                        ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                                 ;
; CBXI_PARAMETER                            ; dcfifo_obj1 ; Untyped                                                                                                                                        ;
+-------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp ;
+---------------------+------------+-----------------------------------------------------------------------------------------------+
; Parameter Name      ; Value      ; Type                                                                                          ;
+---------------------+------------+-----------------------------------------------------------------------------------------------+
; pcie_request_length ; 0000100000 ; Unsigned Binary                                                                               ;
; suspend_fifo_access ; 1111111100 ; Unsigned Binary                                                                               ;
; resume_fifo_access  ; 1111110111 ; Unsigned Binary                                                                               ;
+---------------------+------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp ;
+---------------------+--------+------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                   ;
+---------------------+--------+------------------------------------------------------------------------+
; vendor_id           ; 6792   ; Signed Integer                                                         ;
; device_id           ; 19781  ; Signed Integer                                                         ;
; revision_id         ; 1      ; Signed Integer                                                         ;
; class_code          ; 425984 ; Signed Integer                                                         ;
; subsystem_vendor_id ; 213    ; Signed Integer                                                         ;
; subsystem_device_id ; 23185  ; Signed Integer                                                         ;
; io_space_bar_0      ; false  ; String                                                                 ;
; prefetch_bar_0      ; false  ; String                                                                 ;
; size_mask_bar_0     ; 18     ; Signed Integer                                                         ;
; io_space_bar_1      ; false  ; String                                                                 ;
; prefetch_bar_1      ; false  ; String                                                                 ;
; size_mask_bar_1     ; 20     ; Signed Integer                                                         ;
; io_space_bar_2      ; false  ; String                                                                 ;
; prefetch_bar_2      ; false  ; String                                                                 ;
; size_mask_bar_2     ; 25     ; Signed Integer                                                         ;
; io_space_bar_3      ; false  ; String                                                                 ;
; prefetch_bar_3      ; false  ; String                                                                 ;
; size_mask_bar_3     ; 29     ; Signed Integer                                                         ;
; io_space_bar_4      ; false  ; String                                                                 ;
; prefetch_bar_4      ; false  ; String                                                                 ;
; size_mask_bar_4     ; 0      ; Signed Integer                                                         ;
; io_space_bar_5      ; false  ; String                                                                 ;
; prefetch_bar_5      ; false  ; String                                                                 ;
; size_mask_bar_5     ; 0      ; Signed Integer                                                         ;
+---------------------+--------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes ;
+-------------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                         ;
+-------------------------+-------+----------------------------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                                               ;
+-------------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                                     ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                                                                                                                           ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|altpll:pll0 ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                                                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; no_compensation   ; Untyped                                                                                                                                                            ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                                                                                                            ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                                                                            ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                                                                            ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                                                                            ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                                                                            ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                                                                            ;
; INCLK0_INPUT_FREQUENCY        ; 10000             ; Signed Integer                                                                                                                                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                                                                            ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                                                                            ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                                                                            ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                                                                            ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                                                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                                                                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                                                                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                                                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                                                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                                                                            ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                                                                            ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                                                                            ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                                                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                                                                            ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                                                                            ;
; BANDWIDTH_TYPE                ; HIGH              ; Untyped                                                                                                                                                            ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                                                                            ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                                                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                                                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                                                                            ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                            ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                            ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                            ;
; CLK2_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                                     ;
; CLK1_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                                     ;
; CLK0_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                            ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                            ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                            ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                            ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                            ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                            ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                            ;
; CLK2_DIVIDE_BY                ; 10                ; Signed Integer                                                                                                                                                     ;
; CLK1_DIVIDE_BY                ; 10                ; Signed Integer                                                                                                                                                     ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                                                                                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                            ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                            ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                            ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                            ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                            ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                            ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK2_DUTY_CYCLE               ; 20                ; Signed Integer                                                                                                                                                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK0_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                                                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                                                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                                                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                                                                            ;
; DPA_MULTIPLY_BY               ; 25                ; Signed Integer                                                                                                                                                     ;
; DPA_DIVIDE_BY                 ; 2                 ; Signed Integer                                                                                                                                                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                            ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                                            ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                                                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                            ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                                                                            ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                                                                            ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                                                                            ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                                                                            ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                                                                            ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                                                                            ;
; M                             ; 0                 ; Untyped                                                                                                                                                            ;
; N                             ; 1                 ; Untyped                                                                                                                                                            ;
; M2                            ; 1                 ; Untyped                                                                                                                                                            ;
; N2                            ; 1                 ; Untyped                                                                                                                                                            ;
; SS                            ; 1                 ; Untyped                                                                                                                                                            ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C0_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C1_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C2_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C3_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C4_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C5_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C6_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C7_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C8_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C9_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; L0_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; L1_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; G0_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; G1_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; G2_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; G3_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; E0_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; E1_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; E2_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; E3_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; M_PH                          ; 0                 ; Untyped                                                                                                                                                            ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                                                                            ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                                                                            ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                                                                            ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                                                                            ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                                                                            ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                                                                            ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                                                                            ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                                                                            ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                                                                            ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                                                                            ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                            ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                                                                            ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                                                                            ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                                                                            ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                                                                            ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                                                                            ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                                                                            ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                                                                            ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                                                                            ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                                                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                                                                            ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                                                                            ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                                                                            ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                                                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX     ; Untyped                                                                                                                                                            ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                                                                            ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                                                                            ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                                                                            ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                                                                            ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                                                                            ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER                ; altpll_um81       ; Untyped                                                                                                                                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                                                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                                                                            ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                                                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                                                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                                                                            ;
; DEVICE_FAMILY                 ; Cyclone IV GX     ; Untyped                                                                                                                                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                                                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                                                                            ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                                                                     ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper ;
+-------------------------+--------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value  ; Type                                                                                       ;
+-------------------------+--------+--------------------------------------------------------------------------------------------+
; men_vendor_id           ; 6792   ; Signed Integer                                                                             ;
; men_device_id           ; 19781  ; Signed Integer                                                                             ;
; men_revision_id         ; 1      ; Signed Integer                                                                             ;
; men_class_code          ; 425984 ; Signed Integer                                                                             ;
; men_subsystem_vendor_id ; 213    ; Signed Integer                                                                             ;
; men_subsystem_device_id ; 23185  ; Signed Integer                                                                             ;
; men_io_space_bar_0      ; false  ; String                                                                                     ;
; men_prefetch_bar_0      ; false  ; String                                                                                     ;
; men_size_mask_bar_0     ; 18     ; Signed Integer                                                                             ;
; men_io_space_bar_1      ; false  ; String                                                                                     ;
; men_prefetch_bar_1      ; false  ; String                                                                                     ;
; men_size_mask_bar_1     ; 20     ; Signed Integer                                                                             ;
; men_io_space_bar_2      ; false  ; String                                                                                     ;
; men_prefetch_bar_2      ; false  ; String                                                                                     ;
; men_size_mask_bar_2     ; 25     ; Signed Integer                                                                             ;
; men_io_space_bar_3      ; false  ; String                                                                                     ;
; men_prefetch_bar_3      ; false  ; String                                                                                     ;
; men_size_mask_bar_3     ; 29     ; Signed Integer                                                                             ;
; men_io_space_bar_4      ; false  ; String                                                                                     ;
; men_prefetch_bar_4      ; false  ; String                                                                                     ;
; men_size_mask_bar_4     ; 0      ; Signed Integer                                                                             ;
; men_io_space_bar_5      ; false  ; String                                                                                     ;
; men_prefetch_bar_5      ; false  ; String                                                                                     ;
; men_size_mask_bar_5     ; 0      ; Signed Integer                                                                             ;
+-------------------------+--------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb ;
+-----------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value         ; Type                                                                                                                                                                  ;
+-----------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sim_model_mode        ; FALSE         ; String                                                                                                                                                                ;
; lpm_type              ; alt_cal_c3gxb ; String                                                                                                                                                                ;
; lpm_hint              ; UNUSED        ; String                                                                                                                                                                ;
; number_of_channels    ; 1             ; Signed Integer                                                                                                                                                        ;
; channel_address_width ; 0             ; Signed Integer                                                                                                                                                        ;
; sample_length         ; 01100100      ; Unsigned Binary                                                                                                                                                       ;
; IDLE                  ; 0000          ; Unsigned Binary                                                                                                                                                       ;
; CH_WAIT               ; 0001          ; Unsigned Binary                                                                                                                                                       ;
; TESTBUS_SET           ; 0010          ; Unsigned Binary                                                                                                                                                       ;
; OFFSETS_PDEN_RD       ; 0011          ; Unsigned Binary                                                                                                                                                       ;
; OFFSETS_PDEN_WR       ; 0100          ; Unsigned Binary                                                                                                                                                       ;
; CAL_PD_WR             ; 0101          ; Unsigned Binary                                                                                                                                                       ;
; CAL_RX_RD             ; 0110          ; Unsigned Binary                                                                                                                                                       ;
; CAL_RX_WR             ; 0111          ; Unsigned Binary                                                                                                                                                       ;
; DPRIO_WAIT            ; 1000          ; Unsigned Binary                                                                                                                                                       ;
; SAMPLE_TB             ; 1001          ; Unsigned Binary                                                                                                                                                       ;
; TEST_INPUT            ; 1010          ; Unsigned Binary                                                                                                                                                       ;
; CH_ADV                ; 1100          ; Unsigned Binary                                                                                                                                                       ;
; DPRIO_READ            ; 1110          ; Unsigned Binary                                                                                                                                                       ;
; DPRIO_WRITE           ; 1111          ; Unsigned Binary                                                                                                                                                       ;
+-----------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                           ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6             ; Signed Integer                                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                        ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                                                                                                                 ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                        ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                             ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; cmpr_cgi      ; Untyped                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                 ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6             ; Signed Integer                                                                                                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                             ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                                                                                                                      ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                             ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                  ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; cmpr_oji      ; Untyped                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                      ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                          ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6             ; Signed Integer                                                                                                                                                                                ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                       ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                                                                                                                ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                       ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                            ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; cmpr_26i      ; Untyped                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                             ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                   ;
; LPM_WIDTH              ; 6             ; Signed Integer                                                                                                                                                                                   ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                                                                                                          ;
; LPM_MODULUS            ; 0             ; Signed Integer                                                                                                                                                                                   ;
; LPM_AVALUE             ; 0             ; Untyped                                                                                                                                                                                          ;
; LPM_SVALUE             ; 0             ; Untyped                                                                                                                                                                                          ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED   ; Untyped                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                               ;
; NOT_GATE_PUSH_BACK     ; ON            ; NOT_GATE_PUSH_BACK                                                                                                                                                                               ;
; CARRY_CNT_EN           ; SMART         ; Untyped                                                                                                                                                                                          ;
; LABWIDE_SCLR           ; ON            ; Untyped                                                                                                                                                                                          ;
; USE_NEW_VERSION        ; TRUE          ; Untyped                                                                                                                                                                                          ;
; CBXI_PARAMETER         ; cntr_9co      ; Untyped                                                                                                                                                                                          ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                           ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3             ; Signed Integer                                                                                                                                                                                 ;
; LPM_DECODES            ; 8             ; Signed Integer                                                                                                                                                                                 ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                                                                                                                 ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; decode_jrg    ; Untyped                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                 ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 13    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iram_wb:cham                  ;
+----------------+------------------------------------------+----------------+
; Parameter Name ; Value                                    ; Type           ;
+----------------+------------------------------------------+----------------+
; fpga_family    ; CYCLONE4                                 ; Enumerated     ;
; read_only      ; 1                                        ; Signed Integer ;
; usedw_width    ; 9                                        ; Signed Integer ;
; location       ; ..\..\16a025-00_src\source\chameleon.hex ; String         ;
+----------------+------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iram_wb:cham|iram_cyc4:\gen_cyc4:ram ;
+----------------+------------------------------------------+-----------------------+
; Parameter Name ; Value                                    ; Type                  ;
+----------------+------------------------------------------+-----------------------+
; usedw_width    ; 9                                        ; Signed Integer        ;
; location       ; ..\..\16a025-00_src\source\chameleon.hex ; String                ;
+----------------+------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iram_wb:cham|iram_cyc4:\gen_cyc4:ram|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------+-----------------------------------+
; Parameter Name                     ; Value                                    ; Type                              ;
+------------------------------------+------------------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT                              ; Untyped                           ;
; WIDTH_A                            ; 32                                       ; Signed Integer                    ;
; WIDTHAD_A                          ; 9                                        ; Signed Integer                    ;
; NUMWORDS_A                         ; 512                                      ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                           ;
; WIDTH_B                            ; 1                                        ; Untyped                           ;
; WIDTHAD_B                          ; 1                                        ; Untyped                           ;
; NUMWORDS_B                         ; 1                                        ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 4                                        ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                           ;
; BYTE_SIZE                          ; 8                                        ; Signed Integer                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                 ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                           ;
; INIT_FILE                          ; ..\..\16a025-00_src\source\chameleon.hex ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                   ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                   ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV GX                            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_1jl1                          ; Untyped                           ;
+------------------------------------+------------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash   ;
+----------------------+--------------------------+-----------------+
; Parameter Name       ; Value                    ; Type            ;
+----------------------+--------------------------+-----------------+
; simulation           ; false                    ; Enumerated      ;
; fpga_family          ; CYCLONE4                 ; Enumerated      ;
; flash_type           ; M25P32                   ; Enumerated      ;
; use_direct_interface ; false                    ; Enumerated      ;
; use_remote_update    ; true                     ; Enumerated      ;
; load_fpga_image      ; true                     ; Enumerated      ;
; load_fpga_image_adr  ; 001000000000000100000000 ; Unsigned Binary ;
+----------------------+--------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; nbr_of_cyc     ; 1     ; Signed Integer                                                                               ;
; nbr_of_tga     ; 6     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; width          ; 76    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; sets           ; 0000  ; Unsigned Binary                                                                       ;
; timeout        ; 5000  ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0 ;
+----------------+--------+----------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                       ;
+----------------+--------+----------------------------------------------------------------------------+
; flash_type     ; M25P32 ; Enumerated                                                                 ;
+----------------+--------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                                                                                         ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Signed Integer                                                                                                                                                                                                               ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                                                                                                                               ;
; CBXI_PARAMETER ; a_graycounter_trh ; Untyped                                                                                                                                                                                                                      ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                                                                                     ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Signed Integer                                                                                                                                                                                                           ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                                                                                                                           ;
; CBXI_PARAMETER ; a_graycounter_trh ; Untyped                                                                                                                                                                                                                  ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                                                                                         ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Signed Integer                                                                                                                                                                                                               ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                                                                                                                               ;
; CBXI_PARAMETER ; a_graycounter_srh ; Untyped                                                                                                                                                                                                                      ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                                                                                       ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Signed Integer                                                                                                                                                                                                             ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                                                                                                                             ;
; CBXI_PARAMETER ; a_graycounter_srh ; Untyped                                                                                                                                                                                                                    ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                                                                                         ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Signed Integer                                                                                                                                                                                                               ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                                                                                                                               ;
; CBXI_PARAMETER ; a_graycounter_srh ; Untyped                                                                                                                                                                                                                      ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_compare:cmpr5 ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                            ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 9             ; Signed Integer                                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                                                                                                                                  ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                         ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                              ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; cmpr_56i      ; Untyped                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                  ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_compare:cmpr6 ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                            ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 9             ; Signed Integer                                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                                                                                                                                  ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                         ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                              ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; cmpr_56i      ; Untyped                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                  ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                     ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                           ;
; LPM_WIDTH              ; 9             ; Signed Integer                                                                                                                                                                                                           ;
; LPM_DIRECTION          ; UP            ; Untyped                                                                                                                                                                                                                  ;
; LPM_MODULUS            ; 0             ; Signed Integer                                                                                                                                                                                                           ;
; LPM_AVALUE             ; 0             ; Untyped                                                                                                                                                                                                                  ;
; LPM_SVALUE             ; 0             ; Untyped                                                                                                                                                                                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED   ; Untyped                                                                                                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                       ;
; NOT_GATE_PUSH_BACK     ; ON            ; NOT_GATE_PUSH_BACK                                                                                                                                                                                                       ;
; CARRY_CNT_EN           ; SMART         ; Untyped                                                                                                                                                                                                                  ;
; LABWIDE_SCLR           ; ON            ; Untyped                                                                                                                                                                                                                  ;
; USE_NEW_VERSION        ; TRUE          ; Untyped                                                                                                                                                                                                                  ;
; CBXI_PARAMETER         ; cntr_3ao      ; Untyped                                                                                                                                                                                                                  ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_read_cntr ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                     ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                           ;
; LPM_WIDTH              ; 9             ; Signed Integer                                                                                                                                                                                                           ;
; LPM_DIRECTION          ; UP            ; Untyped                                                                                                                                                                                                                  ;
; LPM_MODULUS            ; 0             ; Signed Integer                                                                                                                                                                                                           ;
; LPM_AVALUE             ; 0             ; Untyped                                                                                                                                                                                                                  ;
; LPM_SVALUE             ; 0             ; Untyped                                                                                                                                                                                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED   ; Untyped                                                                                                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                       ;
; NOT_GATE_PUSH_BACK     ; ON            ; NOT_GATE_PUSH_BACK                                                                                                                                                                                                       ;
; CARRY_CNT_EN           ; SMART         ; Untyped                                                                                                                                                                                                                  ;
; LABWIDE_SCLR           ; ON            ; Untyped                                                                                                                                                                                                                  ;
; USE_NEW_VERSION        ; TRUE          ; Untyped                                                                                                                                                                                                                  ;
; CBXI_PARAMETER         ; cntr_3ao      ; Untyped                                                                                                                                                                                                                  ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4 ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                                        ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                              ;
; lpm_width               ; 8             ; Signed Integer                                                                                                                                                                                              ;
; LPM_NUMWORDS            ; 258           ; Signed Integer                                                                                                                                                                                              ;
; LPM_WIDTHU              ; 9             ; Signed Integer                                                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0             ; Signed Integer                                                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0             ; Signed Integer                                                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                                     ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_j3a1   ; Untyped                                                                                                                                                                                                     ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5 ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                       ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                             ;
; LPM_WIDTH              ; 6             ; Signed Integer                                                                                                                                                                                             ;
; LPM_DIRECTION          ; UP            ; Untyped                                                                                                                                                                                                    ;
; LPM_MODULUS            ; 0             ; Signed Integer                                                                                                                                                                                             ;
; LPM_AVALUE             ; 0             ; Untyped                                                                                                                                                                                                    ;
; LPM_SVALUE             ; 0             ; Untyped                                                                                                                                                                                                    ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED   ; Untyped                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                         ;
; NOT_GATE_PUSH_BACK     ; ON            ; NOT_GATE_PUSH_BACK                                                                                                                                                                                         ;
; CARRY_CNT_EN           ; SMART         ; Untyped                                                                                                                                                                                                    ;
; LABWIDE_SCLR           ; ON            ; Untyped                                                                                                                                                                                                    ;
; USE_NEW_VERSION        ; TRUE          ; Untyped                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; cntr_bao      ; Untyped                                                                                                                                                                                                    ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6 ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                       ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                             ;
; LPM_WIDTH              ; 5             ; Signed Integer                                                                                                                                                                                             ;
; LPM_DIRECTION          ; UP            ; Untyped                                                                                                                                                                                                    ;
; LPM_MODULUS            ; 0             ; Signed Integer                                                                                                                                                                                             ;
; LPM_AVALUE             ; 0             ; Untyped                                                                                                                                                                                                    ;
; LPM_SVALUE             ; 0             ; Untyped                                                                                                                                                                                                    ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED   ; Untyped                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                         ;
; NOT_GATE_PUSH_BACK     ; ON            ; NOT_GATE_PUSH_BACK                                                                                                                                                                                         ;
; CARRY_CNT_EN           ; SMART         ; Untyped                                                                                                                                                                                                    ;
; LABWIDE_SCLR           ; ON            ; Untyped                                                                                                                                                                                                    ;
; USE_NEW_VERSION        ; TRUE          ; Untyped                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; cntr_aao      ; Untyped                                                                                                                                                                                                    ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0 ;
+---------------------+--------------------------+----------------------------------------------------------------------------------+
; Parameter Name      ; Value                    ; Type                                                                             ;
+---------------------+--------------------------+----------------------------------------------------------------------------------+
; fpga_family         ; CYCLONE4                 ; Enumerated                                                                       ;
; load_fpga_image     ; true                     ; Enumerated                                                                       ;
; load_fpga_image_adr ; 001000000000000100000000 ; Unsigned Binary                                                                  ;
+---------------------+--------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wbb2vme_top:vme ;
+-----------------+-------+------------------------------------+
; Parameter Name  ; Value ; Type                               ;
+-----------------+-------+------------------------------------+
; a16_reg_mapping ; true  ; Enumerated                         ;
; longadd_size    ; 3     ; Signed Integer                     ;
; use_longadd     ; true  ; Enumerated                         ;
+-----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wbb2vme_top:vme|vme_ctrl:vmectrl ;
+-----------------+-------+-----------------------------------------------------+
; Parameter Name  ; Value ; Type                                                ;
+-----------------+-------+-----------------------------------------------------+
; a16_reg_mapping ; true  ; Enumerated                                          ;
; longadd_size    ; 3     ; Signed Integer                                      ;
; use_longadd     ; true  ; Enumerated                                          ;
+-----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; longadd_size   ; 3     ; Signed Integer                                                 ;
; use_longadd    ; true  ; Enumerated                                                     ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au ;
+-----------------+-------+---------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                          ;
+-----------------+-------+---------------------------------------------------------------+
; a16_reg_mapping ; true  ; Enumerated                                                    ;
; longadd_size    ; 3     ; Signed Integer                                                ;
; use_longadd     ; true  ; Enumerated                                                    ;
+-----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component ;
+-------------------------+---------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                ;
+-------------------------+---------------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                      ;
; lpm_width               ; 32            ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                             ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                             ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                             ;
; USE_EAB                 ; ON            ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; scfifo_i631   ; Untyped                                                                                             ;
+-------------------------+---------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_bus:wbb ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; sets           ; 1110  ; Unsigned Binary                ;
; timeout        ; 5000  ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_bus:wbb|switch_fab_1:sf_0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; registered     ; false ; Enumerated                                       ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_bus:wbb|switch_fab_1:sf_1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; registered     ; false ; Enumerated                                       ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_bus:wbb|switch_fab_2:sf_2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; registered     ; false ; Enumerated                                       ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_bus:wbb|switch_fab_3:sf_3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; registered     ; false ; Enumerated                                       ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_bus:wbb|switch_fab_2:sf_4 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; registered     ; false ; Enumerated                                       ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                           ;
; LPM_WIDTHD             ; 5              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_edm ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                                                                                         ;
; Entity Instance               ; pll_pcie:pll|altpll:altpll_component                                                                                                                                      ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                                                                    ;
;     -- PLL_TYPE               ; AUTO                                                                                                                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 62500                                                                                                                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                                                                         ;
; Entity Instance               ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|altpll:pll0 ;
;     -- OPERATION_MODE         ; no_compensation                                                                                                                                                           ;
;     -- PLL_TYPE               ; AUTO                                                                                                                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                                                                                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                                                                         ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                    ;
; Entity Instance            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                           ;
;     -- LPM_WIDTH           ; 16                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 4                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                   ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                                                        ;
; Entity Instance            ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                             ;
;     -- lpm_width           ; 8                                                                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 258                                                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                       ;
; Entity Instance            ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component                                                                                                         ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                    ;
; Entity Instance                           ; iram_wb:cham|iram_cyc4:\gen_cyc4:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 32                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_bus:wbb"                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; wbmo_0.tga[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbmo_0.tga[4..3]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbmo_0.bte         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbmi_0.err         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbmo_1.tga         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbmo_1.cti         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbmo_1.bte         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbmo_2.bte         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbsi_0.adr[31..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbsi_0.adr[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbsi_0.tga         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbsi_0.cti         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbsi_0.bte         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbsi_1.tga         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbsi_1.cti         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbsi_1.bte         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbsi_2.cti         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbsi_2.bte         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbso_3.err         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbsi_3.adr[31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbsi_3.tga         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbsi_3.cti         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbsi_3.bte         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbso_4.err         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbsi_4.tga[8..1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbsi_4.bte         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wbb2vme_top:vme|vme_dma:vmedma"                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; stb_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ack_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; we_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; cyc_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; sel_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; adr_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; slv_dat_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; slv_dat_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master"                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; test_c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; test ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wbb2vme_top:vme"                                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; postwr         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; prevent_sysrst ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_vec       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0"                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; pasmi_epcs_id  ; Input  ; Info     ; Stuck at GND                                                                        ;
; pasmi_read_sid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0"                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; wbmo_0.stb       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbmo_0.sel       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbmo_0.adr       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbmo_0.we        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbmo_0.dat       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbmo_0.tga[5..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbmo_0.tga[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wbmo_0.cti       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbmo_0.bte       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbmi_0           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbmo_0_cyc       ; Input  ; Info     ; Stuck at GND                                                                        ;
; ctrlmo_0         ; Input  ; Info     ; Stuck at GND                                                                        ;
; ctrlmi_0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbmo_1.tga       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbmo_1.cti       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbmo_1.bte       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbmi_1.err       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbsi_0.cti       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbsi_0.bte       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                     ;
+--------+--------+----------+---------------------------------------------------------------------------------------------+
; full_a ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+--------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0"            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; tga_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; cti_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; bte_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; err_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; tga_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cti_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bte_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "z126_01_top:sflash"                                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; board_status  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs_stb_dir   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs_ack_dir   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs_we_dir    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs_sel_dir   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs_cyc_dir   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs_dat_o_dir ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs_dat_i_dir ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs_adr_dir   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs_err_dir   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "iram_wb:cham|iram_cyc4:\gen_cyc4:ram" ;
+---------+-------+----------+-------------------------------------+
; Port    ; Type  ; Severity ; Details                             ;
+---------+-------+----------+-------------------------------------+
; byteena ; Input ; Info     ; Stuck at GND                        ;
; data    ; Input ; Info     ; Stuck at GND                        ;
; wren    ; Input ; Info     ; Stuck at GND                        ;
+---------+-------+----------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp"                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; gxb_powerdown      ; Input  ; Info     ; Stuck at GND                                                                        ;
; hpg_ctrler         ; Input  ; Info     ; Stuck at GND                                                                        ;
; lmi_addr           ; Input  ; Info     ; Stuck at GND                                                                        ;
; lmi_din            ; Input  ; Info     ; Stuck at GND                                                                        ;
; lmi_rden           ; Input  ; Info     ; Stuck at GND                                                                        ;
; lmi_wren           ; Input  ; Info     ; Stuck at GND                                                                        ;
; phystatus_ext      ; Input  ; Info     ; Stuck at GND                                                                        ;
; pipe_mode          ; Input  ; Info     ; Stuck at GND                                                                        ;
; pm_auxpwr          ; Input  ; Info     ; Stuck at GND                                                                        ;
; pm_data            ; Input  ; Info     ; Stuck at GND                                                                        ;
; pm_event           ; Input  ; Info     ; Stuck at GND                                                                        ;
; rxdata0_ext        ; Input  ; Info     ; Stuck at GND                                                                        ;
; rxdatak0_ext       ; Input  ; Info     ; Stuck at GND                                                                        ;
; rxelecidle0_ext    ; Input  ; Info     ; Stuck at GND                                                                        ;
; rxstatus0_ext      ; Input  ; Info     ; Stuck at GND                                                                        ;
; rxvalid0_ext       ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_in[39..4]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_in[2..1]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_in[3]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; test_in[0]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; app_clk            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk250_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk500_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ko_cpl_spc_vc0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lane_act           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lmi_ack            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lmi_dout           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; powerdown_ext      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rate_ext           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rc_pll_locked      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rc_rx_digitalreset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_status       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_fifo_empty0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_fifo_full0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxpolarity0_ext    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; suc_spd_neg        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; test_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_cred0           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txcompl0_ext       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdata0_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdatak0_ext       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdetectrx_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txelecidle0_ext    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                     ;
+--------+--------+----------+---------------------------------------------------------------------------------------------+
; q[15]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
; wrfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+--------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp"      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ecrc_err_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp"                                              ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; derr_cor_ext_rcv[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rx_debug_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ip_16z091_01_top:pcie"                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; rx_1              ; Input  ; Info     ; Stuck at GND                                                                        ;
; rx_2              ; Input  ; Info     ; Stuck at GND                                                                        ;
; rx_3              ; Input  ; Info     ; Stuck at GND                                                                        ;
; tx_1              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_2              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_3              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbm_tga           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs_err           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; error_timeout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; error_cor_ext_rcv ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; error_cor_ext_rpl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; error_rpl         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; error_r2c0        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; error_msi_num     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gp_debug_port     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; link_train_active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+----------------------------------+------------------+
; Type                             ; Count            ;
+----------------------------------+------------------+
; boundary_port                    ; 201              ;
; cycloneiii_ff                    ; 4805             ;
;     CLR                          ; 1416             ;
;     CLR SCLR                     ; 159              ;
;     CLR SCLR SLD                 ; 1                ;
;     CLR SLD                      ; 148              ;
;     ENA                          ; 61               ;
;     ENA CLR                      ; 1914             ;
;     ENA CLR SCLR                 ; 441              ;
;     ENA CLR SCLR SLD             ; 4                ;
;     ENA CLR SLD                  ; 513              ;
;     ENA SCLR                     ; 8                ;
;     ENA SLD                      ; 8                ;
;     SCLR                         ; 23               ;
;     plain                        ; 109              ;
; cycloneiii_io_obuf               ; 97               ;
; cycloneiii_lcell_comb            ; 6338             ;
;     arith                        ; 975              ;
;         1 data inputs            ; 39               ;
;         2 data inputs            ; 741              ;
;         3 data inputs            ; 195              ;
;     normal                       ; 5363             ;
;         0 data inputs            ; 19               ;
;         1 data inputs            ; 168              ;
;         2 data inputs            ; 560              ;
;         3 data inputs            ; 1599             ;
;         4 data inputs            ; 3017             ;
; cycloneiii_ram_block             ; 265              ;
; cycloneiv_hssi_calibration_block ; 1                ;
; cycloneiv_hssi_cmu               ; 1                ;
; cycloneiv_hssi_rx_pcs            ; 1                ;
; cycloneiv_hssi_rx_pma            ; 1                ;
; cycloneiv_hssi_tx_pcs            ; 1                ;
; cycloneiv_hssi_tx_pma            ; 1                ;
; cycloneiv_pll                    ; 2                ;
; cycloneiv_rublock                ; 1                ;
; stratixiv_hssi_pcie_hip          ; 1                ;
;                                  ;                  ;
; Max LUT depth                    ; 11.00            ;
; Average LUT depth                ; 2.49             ;
+----------------------------------+------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:28     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Thu Feb 16 15:30:44 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off A25_top -c A25_top
Info: Using INI file c:/altera/15.1/quartus/bin64/quartus.ini
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 56 design units, including 56 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v
    Info (12023): Found entity 1: pciexp_dcram File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 56
    Info (12023): Found entity 2: altpciexpav_app File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 131
    Info (12023): Found entity 3: altpciexpav_tlbp_app File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 536
    Info (12023): Found entity 4: altpciexpav_lite_app File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 2185
    Info (12023): Found entity 5: altpciexpav_tlbp_intfc File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 2972
    Info (12023): Found entity 6: altpciexpav_a2p_addrtrans File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 3359
    Info (12023): Found entity 7: altpciexpav_a2p_fixtrans File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 3715
    Info (12023): Found entity 8: altpciexpav_a2p_vartrans File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 3885
    Info (12023): Found entity 9: altpciexpav_fifo File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 4212
    Info (12023): Found entity 10: altpciexpav_clksync File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 4711
    Info (12023): Found entity 11: altpciexpav_cr_avalon File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 4914
    Info (12023): Found entity 12: altpciexpav_cr_interrupt File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 5216
    Info (12023): Found entity 13: altpciexpav_cr_mailbox File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 5989
    Info (12023): Found entity 14: altpciexpav_p2a_addrtrans File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 6208
    Info (12023): Found entity 15: altpciexpav_rxavl_cntrl File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 6304
    Info (12023): Found entity 16: altpciexpav_rxavl_resp File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 6639
    Info (12023): Found entity 17: altpciexpav_rx_cntrl File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 7034
    Info (12023): Found entity 18: altpciexpav_tx_cntrl File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 7456
    Info (12023): Found entity 19: altpciexpav_txavl_cntrl File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 8177
    Info (12023): Found entity 20: altpciexpav_txresp_cntrl File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 8902
    Info (12023): Found entity 21: altpciexpav_rxcpl_cntrl File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 9326
    Info (12023): Found entity 22: altpciexpav_control_register File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 9709
    Info (12023): Found entity 23: altpciexpav_rx File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 9923
    Info (12023): Found entity 24: altpciexpav_tx File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 10175
    Info (12023): Found entity 25: altpciexpav_stif_app File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 10646
    Info (12023): Found entity 26: altpciexpav_stif_a2p_addrtrans File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 11238
    Info (12023): Found entity 27: altpciexpav_stif_a2p_fixtrans File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 11638
    Info (12023): Found entity 28: altpciexpav_stif_a2p_vartrans File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 11808
    Info (12023): Found entity 29: altpciexpav_stif_control_register File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 12091
    Info (12023): Found entity 30: altpciexpav_stif_cr_avalon File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 12387
    Info (12023): Found entity 31: altpciexpav_stif_cr_interrupt File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 12689
    Info (12023): Found entity 32: altpciexpav_stif_cr_mailbox File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 13476
    Info (12023): Found entity 33: altpciexpav_stif_p2a_addrtrans File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 13695
    Info (12023): Found entity 34: altpciexpav_stif_reg_fifo File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 13789
    Info (12023): Found entity 35: altpciexpav_stif_rx File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 13888
    Info (12023): Found entity 36: altpciexpav_stif_rx_cntrl File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 14256
    Info (12023): Found entity 37: altpciexpav_stif_rx_resp File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 15120
    Info (12023): Found entity 38: altpciexpav_stif_tx File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 15307
    Info (12023): Found entity 39: altpciexpav_stif_tx_cntrl File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 15977
    Info (12023): Found entity 40: altpciexpav_stif_txavl_cntrl File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 16986
    Info (12023): Found entity 41: altpciexpav_stif_txresp_cntrl File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 17722
    Info (12023): Found entity 42: alt2gxb_reset_controller File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 18332
    Info (12023): Found entity 43: pciexp125_rxfilter File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 18607
    Info (12023): Found entity 44: altpcierd_hcab_fifo_lkahd File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 18904
    Info (12023): Found entity 45: altpcierd_hcab_fifo File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 19044
    Info (12023): Found entity 46: altpcierd_hcab_msibridge File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 19192
    Info (12023): Found entity 47: altpcierd_hcab_npbypassctl File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 19316
    Info (12023): Found entity 48: altpcierd_hcab_rxbridge File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 19497
    Info (12023): Found entity 49: altpcierd_hcab_rx File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 19769
    Info (12023): Found entity 50: altpcierd_hcab_sideband File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 19954
    Info (12023): Found entity 51: altpcierd_hcab_txbridge File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 20125
    Info (12023): Found entity 52: altpcierd_hcab_txbridge_withbypass File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 20433
    Info (12023): Found entity 53: altpcierd_hcab_txcred File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 20560
    Info (12023): Found entity 54: altpcierd_hcab_tx_pktordering File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 20704
    Info (12023): Found entity 55: altpcierd_hcab_tx File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 20970
    Info (12023): Found entity 56: altpcierd_hcab_top File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 21299
Info (12021): Found 1 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/x1/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v
    Info (12023): Found entity 1: altpcie_rs_serdes File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v Line: 20
Info (12021): Found 4 design units, including 4 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/x1/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v
    Info (12023): Found entity 1: altpcie_hip_pipen1b File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 21
    Info (12023): Found entity 2: alt4gxb_reset_controller File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 3092
    Info (12023): Found entity 3: altpcie_txcred_patch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 3336
    Info (12023): Found entity 4: altpcie_pcie_reconfig_bridge File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 3768
Info (12021): Found 4 design units, including 2 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/x1/hard_ip_x1_serdes.vhd
    Info (12022): Found design unit 1: hard_ip_x1_serdes_alt_c3gxb_idf8-RTL File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_serdes.vhd Line: 92
    Info (12022): Found design unit 2: hard_ip_x1_serdes-RTL File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_serdes.vhd Line: 1523
    Info (12023): Found entity 1: hard_ip_x1_serdes_alt_c3gxb_idf8 File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_serdes.vhd Line: 49
    Info (12023): Found entity 2: hard_ip_x1_serdes File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_serdes.vhd Line: 1479
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/x1/hard_ip_x1_core.vhd
    Info (12022): Found design unit 1: hard_ip_x1_core-SYN File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_core.vhd Line: 216
    Info (12023): Found entity 1: hard_ip_x1_core File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_core.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/x1/hard_ip_x1.vhd
    Info (12022): Found design unit 1: hard_ip_x1-europa File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1.vhd Line: 179
    Info (12023): Found entity 1: hard_ip_x1 File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/z091_01_wb_slave.vhd
    Info (12022): Found design unit 1: z091_01_wb_slave-z091_01_wb_slave_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/z091_01_wb_slave.vhd Line: 116
    Info (12023): Found entity 1: z091_01_wb_slave File: D:/work_a25/16a025-00_src/16z091-01_src/Source/z091_01_wb_slave.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/z091_01_wb_master.vhd
    Info (12022): Found design unit 1: z091_01_wb_master-z091_01_wb_master_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/z091_01_wb_master.vhd Line: 113
    Info (12023): Found entity 1: z091_01_wb_master File: D:/work_a25/16a025-00_src/16z091-01_src/Source/z091_01_wb_master.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/tx_put_data.vhd
    Info (12022): Found design unit 1: tx_put_data-tx_put_data_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_put_data.vhd Line: 97
    Info (12023): Found entity 1: tx_put_data File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_put_data.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/tx_module.vhd
    Info (12022): Found design unit 1: tx_module-tx_module_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_module.vhd Line: 126
    Info (12023): Found entity 1: tx_module File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_module.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/tx_header_fifo.vhd
    Info (12022): Found design unit 1: tx_header_fifo-SYN File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_header_fifo.vhd Line: 64
    Info (12023): Found entity 1: tx_header_fifo File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_header_fifo.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/tx_data_fifo.vhd
    Info (12022): Found design unit 1: tx_data_fifo-SYN File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_data_fifo.vhd Line: 64
    Info (12023): Found entity 1: tx_data_fifo File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_data_fifo.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/tx_ctrl.vhd
    Info (12022): Found design unit 1: tx_ctrl-tx_ctrl_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_ctrl.vhd Line: 127
    Info (12023): Found entity 1: tx_ctrl File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_ctrl.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/tx_compl_timeout.vhd
    Info (12022): Found design unit 1: tx_compl_timeout-tx_compl_timeout_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_compl_timeout.vhd Line: 84
    Info (12023): Found entity 1: tx_compl_timeout File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_compl_timeout.vhd Line: 59
Info (12021): Found 1 design units, including 0 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/src_utils_pkg.vhd
    Info (12022): Found design unit 1: src_utils_pkg File: D:/work_a25/16a025-00_src/16z091-01_src/Source/src_utils_pkg.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/rx_module.vhd
    Info (12022): Found design unit 1: rx_module-rx_module_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_module.vhd Line: 108
    Info (12023): Found entity 1: rx_module File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_module.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/rx_len_cntr.vhd
    Info (12022): Found design unit 1: rx_len_cntr-rx_len_cntr_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_len_cntr.vhd Line: 75
    Info (12023): Found entity 1: rx_len_cntr File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_len_cntr.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/rx_get_data.vhd
    Info (12022): Found design unit 1: rx_get_data-rx_get_data_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_get_data.vhd Line: 89
    Info (12023): Found entity 1: rx_get_data File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_get_data.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/rx_fifo.vhd
    Info (12022): Found design unit 1: rx_fifo-SYN File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_fifo.vhd Line: 65
    Info (12023): Found entity 1: rx_fifo File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_fifo.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/rx_ctrl.vhd
    Info (12022): Found design unit 1: rx_ctrl-rx_ctrl_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_ctrl.vhd Line: 86
    Info (12023): Found entity 1: rx_ctrl File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_ctrl.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/pcie_msi.vhd
    Info (12022): Found design unit 1: pcie_msi-pcie_msi_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/pcie_msi.vhd Line: 91
    Info (12023): Found entity 1: pcie_msi File: D:/work_a25/16a025-00_src/16z091-01_src/Source/pcie_msi.vhd Line: 72
Info (12021): Found 3 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/ip_16z091_01_top.vhd
    Info (12022): Found design unit 1: ip_16z091_01_top-ip_16z091_01_top_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01_top.vhd Line: 153
    Info (12022): Found design unit 2: ip_16z091_01_top-ip_16z091_01_top_cycv_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01_top.vhd Line: 1312
    Info (12023): Found entity 1: ip_16z091_01_top File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01_top.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/ip_16z091_01.vhd
    Info (12022): Found design unit 1: ip_16z091_01-ip_16z091_01_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01.vhd Line: 176
    Info (12023): Found entity 1: ip_16z091_01 File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/interrupt_wb.vhd
    Info (12022): Found design unit 1: interrupt_wb-interrupt_wb_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/interrupt_wb.vhd Line: 85
    Info (12023): Found entity 1: interrupt_wb File: D:/work_a25/16a025-00_src/16z091-01_src/Source/interrupt_wb.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/interrupt_core.vhd
    Info (12022): Found design unit 1: interrupt_core-interrupt_core_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/interrupt_core.vhd Line: 91
    Info (12023): Found entity 1: interrupt_core File: D:/work_a25/16a025-00_src/16z091-01_src/Source/interrupt_core.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/init.vhd
    Info (12022): Found design unit 1: init-init_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/init.vhd Line: 82
    Info (12023): Found entity 1: init File: D:/work_a25/16a025-00_src/16z091-01_src/Source/init.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/error.vhd
    Info (12022): Found design unit 1: error-error_arch File: D:/work_a25/16a025-00_src/16z091-01_src/Source/error.vhd Line: 98
    Info (12023): Found entity 1: error File: D:/work_a25/16a025-00_src/16z091-01_src/Source/error.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/err_fifo.vhd
    Info (12022): Found design unit 1: err_fifo-SYN File: D:/work_a25/16a025-00_src/16z091-01_src/Source/err_fifo.vhd Line: 59
    Info (12023): Found entity 1: err_fifo File: D:/work_a25/16a025-00_src/16z091-01_src/Source/err_fifo.vhd Line: 43
Info (12021): Found 6 design units, including 3 entities, in source file /work_a25/16a025-00_src/16z091-01_src/source/alt_reconf.vhd
    Info (12022): Found design unit 1: alt_reconf_alt_dprio_v5k-RTL File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 70
    Info (12022): Found design unit 2: alt_reconf_alt_c3gxb_reconfig_1801-RTL File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1249
    Info (12022): Found design unit 3: alt_reconf-RTL File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1428
    Info (12023): Found entity 1: alt_reconf_alt_dprio_v5k File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 50
    Info (12023): Found entity 2: alt_reconf_alt_c3gxb_reconfig_1801 File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1238
    Info (12023): Found entity 3: alt_reconf File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1417
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/source/pll_pcie.vhd
    Info (12022): Found design unit 1: pll_pcie-SYN File: D:/work_a25/16a025-00_src/Source/pll_pcie.vhd Line: 58
    Info (12023): Found entity 1: pll_pcie File: D:/work_a25/16a025-00_src/Source/pll_pcie.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_sys_arbiter.vhd
    Info (12022): Found design unit 1: vme_sys_arbiter-vme_sys_arbiter_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_sys_arbiter.vhd Line: 145
    Info (12023): Found entity 1: vme_sys_arbiter File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_sys_arbiter.vhd Line: 72
Info (12021): Found 2 design units, including 0 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_pkg.vhd
    Info (12022): Found design unit 1: vme_pkg File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_pkg.vhd Line: 56
    Info (12022): Found design unit 2: vme_pkg-body File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_pkg.vhd Line: 93
Info (12021): Found 2 design units, including 0 entities, in source file /work_a25/16a025-00_src/16z000-00_src/source/fpga_pkg_2.vhd
    Info (12022): Found design unit 1: fpga_pkg_2 File: D:/work_a25/16a025-00_src/16z000-00_src/Source/fpga_pkg_2.vhd Line: 89
    Info (12022): Found design unit 2: fpga_pkg_2-body File: D:/work_a25/16a025-00_src/16z000-00_src/Source/fpga_pkg_2.vhd Line: 114
Info (12021): Found 2 design units, including 0 entities, in source file /work_a25/16a025-00_src/source/wb_pkg.vhd
    Info (12022): Found design unit 1: wb_pkg File: D:/work_a25/16a025-00_src/Source/wb_pkg.vhd Line: 112
    Info (12022): Found design unit 2: wb_pkg-body File: D:/work_a25/16a025-00_src/Source/wb_pkg.vhd Line: 505
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/source/wb_bus.vhd
    Info (12022): Found design unit 1: wb_bus-wb_bus_arch File: D:/work_a25/16a025-00_src/Source/wb_bus.vhd Line: 96
    Info (12023): Found entity 1: wb_bus File: D:/work_a25/16a025-00_src/Source/wb_bus.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/source/z091_01_wb_adr_dec.vhd
    Info (12022): Found design unit 1: z091_01_wb_adr_dec-a25_arch File: D:/work_a25/16a025-00_src/Source/z091_01_wb_adr_dec.vhd Line: 62
    Info (12023): Found entity 1: z091_01_wb_adr_dec File: D:/work_a25/16a025-00_src/Source/z091_01_wb_adr_dec.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/source/sram.vhd
    Info (12022): Found design unit 1: sram-sram_arch File: D:/work_a25/16a025-00_src/Source/sram.vhd Line: 93
    Info (12023): Found entity 1: sram File: D:/work_a25/16a025-00_src/Source/sram.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z126-01_src/source/z126_01_wbmon.vhd
    Info (12022): Found design unit 1: z126_01_wbmon-z126_01_wbmon_arch File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_wbmon.vhd Line: 168
    Info (12023): Found entity 1: z126_01_wbmon File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_wbmon.vhd Line: 118
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z126-01_src/source/z126_01_wb2pasmi.vhd
    Info (12022): Found design unit 1: z126_01_wb2pasmi-z126_01_wb2pasmi_arch File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_wb2pasmi.vhd Line: 121
    Info (12023): Found entity 1: z126_01_wb2pasmi File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_wb2pasmi.vhd Line: 66
Info (12021): Found 2 design units, including 0 entities, in source file /work_a25/16a025-00_src/16z126-01_src/source/z126_01_wb_pkg.vhd
    Info (12022): Found design unit 1: z126_01_wb_pkg File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_wb_pkg.vhd Line: 59
    Info (12022): Found design unit 2: z126_01_wb_pkg-body File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_wb_pkg.vhd Line: 452
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z126-01_src/source/z126_01_wb_if_arbiter.vhd
    Info (12022): Found design unit 1: z126_01_wb_if_arbiter-z126_01_wb_if_arbiter_arch File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_wb_if_arbiter.vhd Line: 101
    Info (12023): Found entity 1: z126_01_wb_if_arbiter File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_wb_if_arbiter.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z126-01_src/source/z126_01_top.vhd
    Info (12022): Found design unit 1: z126_01_top-z126_01_top_arch File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_top.vhd Line: 145
    Info (12023): Found entity 1: z126_01_top File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_top.vhd Line: 88
Info (12021): Found 2 design units, including 0 entities, in source file /work_a25/16a025-00_src/16z126-01_src/source/z126_01_pkg.vhd
    Info (12022): Found design unit 1: z126_01_pkg File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_pkg.vhd Line: 59
    Info (12022): Found design unit 2: z126_01_pkg-body File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_pkg.vhd Line: 148
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z126-01_src/source/z126_01_indi_if_ctrl_regs.vhd
    Info (12022): Found design unit 1: z126_01_indi_if_ctrl_regs-z126_01_indi_if_ctrl_regs_arch File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_indi_if_ctrl_regs.vhd Line: 120
    Info (12023): Found entity 1: z126_01_indi_if_ctrl_regs File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_indi_if_ctrl_regs.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z126-01_src/source/z126_01_fifo_d1.vhd
    Info (12022): Found design unit 1: z126_01_fifo_d1-z126_01_fifo_d1_arch File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_fifo_d1.vhd Line: 71
    Info (12023): Found entity 1: z126_01_fifo_d1 File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_fifo_d1.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z126-01_src/source/z126_01_clk_trans_wb2wb.vhd
    Info (12022): Found design unit 1: z126_01_clk_trans_wb2wb-z126_01_clk_trans_wb2wb_arch File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_clk_trans_wb2wb.vhd Line: 97
    Info (12023): Found entity 1: z126_01_clk_trans_wb2wb File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_clk_trans_wb2wb.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z126-01_src/source/z126_01_switch_fab_2.vhd
    Info (12022): Found design unit 1: z126_01_switch_fab_2-z126_01_switch_fab_2_arch File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_switch_fab_2.vhd Line: 81
    Info (12023): Found entity 1: z126_01_switch_fab_2 File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_switch_fab_2.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z126-01_src/source/z126_01_ru_ctrl.vhd
    Info (12022): Found design unit 1: z126_01_ru_ctrl-z126_01_ru_ctrl_arch File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_ru_ctrl.vhd Line: 124
    Info (12023): Found entity 1: z126_01_ru_ctrl File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_ru_ctrl.vhd Line: 85
Warning (12136): Clear box output file D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_pasmi/z126_01_pasmi_m25p32.vhd is not compatible with the current compile. Used regenerated output file D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd for elaboration
Info (12021): Found 4 design units, including 2 entities, in source file db/z126_01_pasmi_m25p32.vhd
    Info (12022): Found design unit 1: z126_01_pasmi_m25p32_altasmi_parallel_vps2-RTL File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 79
    Info (12022): Found design unit 2: z126_01_pasmi_m25p32-RTL File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 3327
    Info (12023): Found entity 1: z126_01_pasmi_m25p32_altasmi_parallel_vps2 File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 52
    Info (12023): Found entity 2: z126_01_pasmi_m25p32 File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 3299
Info (12021): Found 4 design units, including 2 entities, in source file /work_a25/16a025-00_src/16z126-01_src/source/z126_01_ru/z126_01_ru_cycloneiv.vhd
    Info (12022): Found design unit 1: z126_01_ru_cycloneiv_rmtupdt_2pp-RTL File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_ru/z126_01_ru_cycloneiv.vhd Line: 66
    Info (12022): Found design unit 2: z126_01_ru_cycloneiv-RTL File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_ru/z126_01_ru_cycloneiv.vhd Line: 1877
    Info (12023): Found entity 1: z126_01_ru_cycloneiv_rmtupdt_2pp File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_ru/z126_01_ru_cycloneiv.vhd Line: 49
    Info (12023): Found entity 2: z126_01_ru_cycloneiv File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_ru/z126_01_ru_cycloneiv.vhd Line: 1859
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z100-00_src/source/wbmon.vhd
    Info (12022): Found design unit 1: wbmon-wbmon_arch File: D:/work_a25/16a025-00_src/16z100-00_src/Source/wbmon.vhd Line: 193
    Info (12023): Found entity 1: wbmon File: D:/work_a25/16a025-00_src/16z100-00_src/Source/wbmon.vhd Line: 144
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z100-00_src/source/switch_fab_4.vhd
    Info (12022): Found design unit 1: switch_fab_4-switch_fab_4_arch File: D:/work_a25/16a025-00_src/16z100-00_src/Source/switch_fab_4.vhd Line: 110
    Info (12023): Found entity 1: switch_fab_4 File: D:/work_a25/16a025-00_src/16z100-00_src/Source/switch_fab_4.vhd Line: 79
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z100-00_src/source/switch_fab_3.vhd
    Info (12022): Found design unit 1: switch_fab_3-switch_fab_3_arch File: D:/work_a25/16a025-00_src/16z100-00_src/Source/switch_fab_3.vhd Line: 102
    Info (12023): Found entity 1: switch_fab_3 File: D:/work_a25/16a025-00_src/16z100-00_src/Source/switch_fab_3.vhd Line: 74
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z100-00_src/source/switch_fab_2.vhd
    Info (12022): Found design unit 1: switch_fab_2-switch_fab_2_arch File: D:/work_a25/16a025-00_src/16z100-00_src/Source/switch_fab_2.vhd Line: 93
    Info (12023): Found entity 1: switch_fab_2 File: D:/work_a25/16a025-00_src/16z100-00_src/Source/switch_fab_2.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z100-00_src/source/switch_fab_1.vhd
    Info (12022): Found design unit 1: switch_fab_1-switch_fab_1_arch File: D:/work_a25/16a025-00_src/16z100-00_src/Source/switch_fab_1.vhd Line: 82
    Info (12023): Found entity 1: switch_fab_1 File: D:/work_a25/16a025-00_src/16z100-00_src/Source/switch_fab_1.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z100-00_src/source/fifo_d1.vhd
    Info (12022): Found design unit 1: fifo_d1-fifo_d1_arch File: D:/work_a25/16a025-00_src/16z100-00_src/Source/fifo_d1.vhd Line: 87
    Info (12023): Found entity 1: fifo_d1 File: D:/work_a25/16a025-00_src/16z100-00_src/Source/fifo_d1.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z100-00_src/source/clk_trans_wb2wb.vhd
    Info (12022): Found design unit 1: clk_trans_wb2wb-clk_trans_wb2wb_arch File: D:/work_a25/16a025-00_src/16z100-00_src/Source/clk_trans_wb2wb.vhd Line: 131
    Info (12023): Found entity 1: clk_trans_wb2wb File: D:/work_a25/16a025-00_src/16z100-00_src/Source/clk_trans_wb2wb.vhd Line: 89
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z024-01_src/source/iram_wb.vhd
    Info (12022): Found design unit 1: iram_wb-iram_wb_arch File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_wb.vhd Line: 108
    Info (12023): Found entity 1: iram_wb File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_wb.vhd Line: 81
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z024-01_src/source/iram_dp_wb.vhd
    Info (12022): Found design unit 1: iram_dp_wb-iram_dp_wb_arch File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_dp_wb.vhd Line: 84
    Info (12023): Found entity 1: iram_dp_wb File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_dp_wb.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z024-01_src/source/iram_dp_2clk.vhd
    Info (12022): Found design unit 1: iram_dp_2clk-SYN File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_dp_2clk.vhd Line: 62
    Info (12023): Found entity 1: iram_dp_2clk File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_dp_2clk.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z024-01_src/source/iram_dp_1clk.vhd
    Info (12022): Found design unit 1: iram_dp_1clk-SYN File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_dp_1clk.vhd Line: 61
    Info (12023): Found entity 1: iram_dp_1clk File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_dp_1clk.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z024-01_src/source/iram_cyc4.vhd
    Info (12022): Found design unit 1: iram_cyc4-SYN File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_cyc4.vhd Line: 60
    Info (12023): Found entity 1: iram_cyc4 File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_cyc4.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z024-01_src/source/iram_cyc3.vhd
    Info (12022): Found design unit 1: iram_cyc3-SYN File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_cyc3.vhd Line: 61
    Info (12023): Found entity 1: iram_cyc3 File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_cyc3.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z024-01_src/source/iram_cyc2.vhd
    Info (12022): Found design unit 1: iram_cyc2-SYN File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_cyc2.vhd Line: 61
    Info (12023): Found entity 1: iram_cyc2 File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_cyc2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z024-01_src/source/iram_av.vhd
    Info (12022): Found design unit 1: iram_av-iram_av_arch File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_av.vhd Line: 100
    Info (12023): Found entity 1: iram_av File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_av.vhd Line: 74
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z024-01_src/source/iram_arriagx.vhd
    Info (12022): Found design unit 1: iram_arriagx-SYN File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_arriagx.vhd Line: 61
    Info (12023): Found entity 1: iram_arriagx File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_arriagx.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z024-01_src/source/iram_acex.vhd
    Info (12022): Found design unit 1: iram_acex-SYN File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_acex.vhd Line: 60
    Info (12023): Found entity 1: iram_acex File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_acex.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z024-01_src/source/iram.vhd
    Info (12022): Found design unit 1: iram-SYN File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram.vhd Line: 64
    Info (12023): Found entity 1: iram File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/wbb2vme_top.vhd
    Info (12022): Found design unit 1: wbb2vme_top-wbb2vme_top_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/wbb2vme_top.vhd Line: 233
    Info (12023): Found entity 1: wbb2vme_top File: D:/work_a25/16a025-00_src/16z002-01_src/Source/wbb2vme_top.vhd Line: 118
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_wbs.vhd
    Info (12022): Found design unit 1: vme_wbs-vme_wbs_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_wbs.vhd Line: 152
    Info (12023): Found entity 1: vme_wbs File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_wbs.vhd Line: 115
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_wbm.vhd
    Info (12022): Found design unit 1: vme_wbm-vme_wbm_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_wbm.vhd Line: 124
    Info (12023): Found entity 1: vme_wbm File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_wbm.vhd Line: 91
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_slave.vhd
    Info (12022): Found design unit 1: vme_slave-vme_slave_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_slave.vhd Line: 183
    Info (12023): Found entity 1: vme_slave File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_slave.vhd Line: 133
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_requester.vhd
    Info (12022): Found design unit 1: vme_requester-vme_requester_arc File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_requester.vhd Line: 107
    Info (12023): Found entity 1: vme_requester File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_requester.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_master.vhd
    Info (12022): Found design unit 1: vme_master-vme_master_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_master.vhd Line: 175
    Info (12023): Found entity 1: vme_master File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_master.vhd Line: 121
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_mailbox.vhd
    Info (12022): Found design unit 1: vme_mailbox-vme_mailbox_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_mailbox.vhd Line: 94
    Info (12023): Found entity 1: vme_mailbox File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_mailbox.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_locmon.vhd
    Info (12022): Found design unit 1: vme_locmon-vme_locmon_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_locmon.vhd Line: 97
    Info (12023): Found entity 1: vme_locmon File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_locmon.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_du.vhd
    Info (12022): Found design unit 1: vme_du-vme_du_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_du.vhd Line: 224
    Info (12023): Found entity 1: vme_du File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_du.vhd Line: 110
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_dma_slv.vhd
    Info (12022): Found design unit 1: vme_dma_slv-vme_dma_slv_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_slv.vhd Line: 77
    Info (12023): Found entity 1: vme_dma_slv File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_slv.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_dma_mstr.vhd
    Info (12022): Found design unit 1: vme_dma_mstr-vme_dma_mstr_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_mstr.vhd Line: 124
    Info (12023): Found entity 1: vme_dma_mstr File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_mstr.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_dma_fifo.vhd
    Info (12022): Found design unit 1: vme_dma_fifo-vme_dma_fifo_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_fifo.vhd Line: 87
    Info (12023): Found entity 1: vme_dma_fifo File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_fifo.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_dma_du.vhd
    Info (12022): Found design unit 1: vme_dma_du-vme_dma_du_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_du.vhd Line: 117
    Info (12023): Found entity 1: vme_dma_du File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_du.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_dma_au.vhd
    Info (12022): Found design unit 1: vme_dma_au-vme_dma_au_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_au.vhd Line: 119
    Info (12023): Found entity 1: vme_dma_au File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_au.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_dma_arbiter.vhd
    Info (12022): Found design unit 1: vme_dma_arbiter-vme_dma_arbiter_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_arbiter.vhd Line: 86
    Info (12023): Found entity 1: vme_dma_arbiter File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_arbiter.vhd Line: 67
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_dma.vhd
    Info (12022): Found design unit 1: vme_dma-vme_dma_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma.vhd Line: 139
    Info (12023): Found entity 1: vme_dma File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma.vhd Line: 99
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_ctrl.vhd
    Info (12022): Found design unit 1: vme_ctrl-vme_ctrl_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_ctrl.vhd Line: 239
    Info (12023): Found entity 1: vme_ctrl File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_ctrl.vhd Line: 137
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_bustimer.vhd
    Info (12022): Found design unit 1: vme_bustimer-bustimer_arc File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_bustimer.vhd Line: 135
    Info (12023): Found entity 1: vme_bustimer File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_bustimer.vhd Line: 104
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_au.vhd
    Info (12022): Found design unit 1: vme_au-vme_au_arch File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_au.vhd Line: 226
    Info (12023): Found entity 1: vme_au File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_au.vhd Line: 127
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/vme_arbiter.vhd
    Info (12022): Found design unit 1: vme_arbiter-vme_arbiter_arc File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_arbiter.vhd Line: 114
    Info (12023): Found entity 1: vme_arbiter File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_arbiter.vhd Line: 94
Info (12021): Found 2 design units, including 1 entities, in source file /work_a25/16a025-00_src/16z002-01_src/source/fifo_256x32bit.vhd
    Info (12022): Found design unit 1: fifo_256x32bit-SYN File: D:/work_a25/16a025-00_src/16z002-01_src/Source/fifo_256x32bit.vhd Line: 56
    Info (12023): Found entity 1: fifo_256x32bit File: D:/work_a25/16a025-00_src/16z002-01_src/Source/fifo_256x32bit.vhd Line: 42
Info (12021): Found 6 design units, including 1 entities, in source file /work_a25/16a025-00_src/source/a25_top.vhd
    Info (12022): Found design unit 1: A25_top-A25_top_arch File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 134
    Info (12022): Found design unit 2: z091_01_wb_master_cfg File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 1101
    Info (12022): Found design unit 3: ip_16z091_01_cfg File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 1109
    Info (12022): Found design unit 4: ip_16z091_01_top_cfg File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 1117
    Info (12022): Found design unit 5: top_cfg File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 1125
    Info (12023): Found entity 1: A25_top File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 54
Info (12127): Elaborating entity "A25_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at A25_top.vhd(549): object "board_status" assigned a value but never read File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 549
Warning (10036): Verilog HDL or VHDL warning at A25_top.vhd(561): object "test_vec" assigned a value but never read File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 561
Warning (10036): Verilog HDL or VHDL warning at A25_top.vhd(567): object "link_train_active" assigned a value but never read File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 567
Info (12128): Elaborating entity "pll_pcie" for hierarchy "pll_pcie:pll" File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 686
Info (12128): Elaborating entity "altpll" for hierarchy "pll_pcie:pll|altpll:altpll_component" File: D:/work_a25/16a025-00_src/Source/pll_pcie.vhd Line: 173
Info (12130): Elaborated megafunction instantiation "pll_pcie:pll|altpll:altpll_component" File: D:/work_a25/16a025-00_src/Source/pll_pcie.vhd Line: 173
Info (12133): Instantiated megafunction "pll_pcie:pll|altpll:altpll_component" with the following parameter: File: D:/work_a25/16a025-00_src/Source/pll_pcie.vhd Line: 173
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "16"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "125"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "8"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "6"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "25"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "6"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "25"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "12"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "25"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "62500"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_pcie"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_pcie_altpll.v
    Info (12023): Found entity 1: pll_pcie_altpll File: D:/work_a25/16a025-00_src/Synthesis/db/pll_pcie_altpll.v Line: 30
Info (12128): Elaborating entity "pll_pcie_altpll" for hierarchy "pll_pcie:pll|altpll:altpll_component|pll_pcie_altpll:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12129): Elaborating entity "ip_16z091_01_top" using architecture "C:ip_16z091_01_top_cfg" for hierarchy "ip_16z091_01_top:pcie" File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 725
Warning (10873): Using initial value X (don't care) for net "gp_debug_port[0]" at ip_16z091_01_top.vhd(143) File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01_top.vhd Line: 143
Info (12129): Elaborating entity "ip_16z091_01" using architecture "C:ip_16z091_01_cfg" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01_top.vhd Line: 637
Info (12128): Elaborating entity "rx_module" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01.vhd Line: 577
Info (10041): Inferred latch for "int_tlp_type[0]" at rx_module.vhd(248) File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_module.vhd Line: 248
Info (10041): Inferred latch for "int_tlp_type[1]" at rx_module.vhd(248) File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_module.vhd Line: 248
Info (10041): Inferred latch for "int_tlp_type[2]" at rx_module.vhd(248) File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_module.vhd Line: 248
Info (10041): Inferred latch for "int_tlp_type[3]" at rx_module.vhd(248) File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_module.vhd Line: 248
Info (10041): Inferred latch for "int_tlp_type[4]" at rx_module.vhd(248) File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_module.vhd Line: 248
Info (12128): Elaborating entity "rx_ctrl" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_module.vhd Line: 327
Info (12128): Elaborating entity "rx_len_cntr" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|rx_len_cntr:c_len_cntr_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_ctrl.vhd Line: 463
Info (12128): Elaborating entity "rx_get_data" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_module.vhd Line: 353
Info (12128): Elaborating entity "rx_fifo" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_module.vhd Line: 382
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_fifo.vhd Line: 111
Info (12130): Elaborated megafunction instantiation "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_fifo.vhd Line: 111
Info (12133): Instantiated megafunction "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_fifo.vhd Line: 111
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "lpm_widthu_r" = "11"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_3aj1.tdf
    Info (12023): Found entity 1: dcfifo_3aj1 File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_3aj1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_3aj1" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_1mb.tdf
    Info (12023): Found entity 1: a_gray2bin_1mb File: D:/work_a25/16a025-00_src/Synthesis/db/a_gray2bin_1mb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_1mb" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_gray2bin_1mb:wrptr_g_gray2bin" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_3aj1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_va7.tdf
    Info (12023): Found entity 1: a_graycounter_va7 File: D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_va7.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_va7" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_va7:rdptr_g1p" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_3aj1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_soc.tdf
    Info (12023): Found entity 1: a_graycounter_soc File: D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_soc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_soc" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_3aj1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1j11.tdf
    Info (12023): Found entity 1: altsyncram_1j11 File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_1j11.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1j11" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|altsyncram_1j11:fifo_ram" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_3aj1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_3aj1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12" File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|dffpipe_pe9:ws_brp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_3aj1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_3aj1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16" File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ib6.tdf
    Info (12023): Found entity 1: cmpr_ib6 File: D:/work_a25/16a025-00_src/Synthesis/db/cmpr_ib6.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ib6" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|cmpr_ib6:rdempty_eq_comp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_3aj1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v7e.tdf
    Info (12023): Found entity 1: cntr_v7e File: D:/work_a25/16a025-00_src/Synthesis/db/cntr_v7e.tdf Line: 26
Info (12128): Elaborating entity "cntr_v7e" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|cntr_v7e:cntr_b" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_3aj1.tdf Line: 75
Info (12128): Elaborating entity "rx_fifo" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_module.vhd Line: 402
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_fifo.vhd Line: 111
Info (12130): Elaborated megafunction instantiation "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_fifo.vhd Line: 111
Info (12133): Instantiated megafunction "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: D:/work_a25/16a025-00_src/16z091-01_src/Source/rx_fifo.vhd Line: 111
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "lpm_widthu_r" = "11"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_1dj1.tdf
    Info (12023): Found entity 1: dcfifo_1dj1 File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_1dj1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_1dj1" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aq31.tdf
    Info (12023): Found entity 1: altsyncram_aq31 File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_aq31.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_aq31" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|altsyncram_aq31:fifo_ram" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_1dj1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_1dj1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6" File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_cpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_1dj1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_te9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9" File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_cpl.tdf Line: 35
Info (12129): Elaborating entity "z091_01_wb_master" using architecture "C:z091_01_wb_master_cfg" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01.vhd Line: 621
Info (10041): Inferred latch for "ecrc_err_int" at z091_01_wb_master.vhd(208) File: D:/work_a25/16a025-00_src/16z091-01_src/Source/z091_01_wb_master.vhd Line: 208
Info (12129): Elaborating entity "z091_01_wb_adr_dec" using architecture "A:a25_arch" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|z091_01_wb_adr_dec:z091_01_wb_adr_dec_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/z091_01_wb_master.vhd Line: 183
Warning (10620): VHDL warning at z091_01_wb_adr_dec.vhd(144): comparison between unequal length operands always returns TRUE File: D:/work_a25/16a025-00_src/Source/z091_01_wb_adr_dec.vhd Line: 144
Info (12128): Elaborating entity "error" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01.vhd Line: 667
Info (12128): Elaborating entity "err_fifo" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/error.vhd Line: 135
Info (12128): Elaborating entity "dcfifo" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/err_fifo.vhd Line: 100
Info (12130): Elaborated megafunction instantiation "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/err_fifo.vhd Line: 100
Info (12133): Instantiated megafunction "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component" with the following parameter: File: D:/work_a25/16a025-00_src/16z091-01_src/Source/err_fifo.vhd Line: 100
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_tbi1.tdf
    Info (12023): Found entity 1: dcfifo_tbi1 File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_tbi1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_tbi1" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_h97.tdf
    Info (12023): Found entity 1: a_graycounter_h97 File: D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_h97.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_h97" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_h97:rdptr_g1p" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_tbi1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_dnc.tdf
    Info (12023): Found entity 1: a_graycounter_dnc File: D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_dnc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_dnc" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_tbi1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4371.tdf
    Info (12023): Found entity 1: altsyncram_4371 File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_4371.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4371" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_tbi1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qnl File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_qnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_qnl" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_qnl:rs_dgwp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_tbi1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf
    Info (12023): Found entity 1: dffpipe_bd9 File: D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_bd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_bd9" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10" File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_qnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rnl File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_rnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_rnl" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_tbi1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info (12023): Found entity 1: dffpipe_cd9 File: D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_cd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_cd9" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13" File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_rnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_3a6.tdf
    Info (12023): Found entity 1: cmpr_3a6 File: D:/work_a25/16a025-00_src/Synthesis/db/cmpr_3a6.tdf Line: 23
Info (12128): Elaborating entity "cmpr_3a6" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|cmpr_3a6:rdempty_eq_comp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_tbi1.tdf Line: 61
Info (12128): Elaborating entity "tx_module" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01.vhd Line: 705
Info (12128): Elaborating entity "tx_ctrl" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_module.vhd Line: 339
Info (12128): Elaborating entity "tx_put_data" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_module.vhd Line: 401
Info (12128): Elaborating entity "tx_compl_timeout" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_module.vhd Line: 438
Info (12128): Elaborating entity "tx_header_fifo" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_module.vhd Line: 460
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_header_fifo.vhd Line: 111
Info (12130): Elaborated megafunction instantiation "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_header_fifo.vhd Line: 111
Info (12133): Instantiated megafunction "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_header_fifo.vhd Line: 111
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "lpm_widthu_r" = "4"
    Info (12134): Parameter "lpm_width_r" = "64"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_27l1.tdf
    Info (12023): Found entity 1: dcfifo_27l1 File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_27l1.tdf Line: 45
Info (12128): Elaborating entity "dcfifo_27l1" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_kkb.tdf
    Info (12023): Found entity 1: a_gray2bin_kkb File: D:/work_a25/16a025-00_src/Synthesis/db/a_gray2bin_kkb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_kkb" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_gray2bin_kkb:wrptr_g_gray2bin" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_27l1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_j97.tdf
    Info (12023): Found entity 1: a_graycounter_j97 File: D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_j97.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_j97" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_27l1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_enc.tdf
    Info (12023): Found entity 1: a_graycounter_enc File: D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_enc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_enc" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_27l1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gn31.tdf
    Info (12023): Found entity 1: altsyncram_gn31 File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_gn31.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gn31" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|altsyncram_gn31:fifo_ram" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_27l1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_snl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_27l1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12" File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_snl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_27l1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_fd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_27l1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_tnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_27l1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17" File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_tnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5a6.tdf
    Info (12023): Found entity 1: cmpr_5a6 File: D:/work_a25/16a025-00_src/Synthesis/db/cmpr_5a6.tdf Line: 23
Info (12128): Elaborating entity "cmpr_5a6" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cmpr_5a6:rdempty_eq_comp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_27l1.tdf Line: 74
Info (12128): Elaborating entity "tx_data_fifo" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_module.vhd Line: 498
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_data_fifo.vhd Line: 110
Info (12130): Elaborated megafunction instantiation "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_data_fifo.vhd Line: 110
Info (12133): Instantiated megafunction "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: D:/work_a25/16a025-00_src/16z091-01_src/Source/tx_data_fifo.vhd Line: 110
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "64"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_obj1.tdf
    Info (12023): Found entity 1: dcfifo_obj1 File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_obj1.tdf Line: 45
Info (12128): Elaborating entity "dcfifo_obj1" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_0mb.tdf
    Info (12023): Found entity 1: a_gray2bin_0mb File: D:/work_a25/16a025-00_src/Synthesis/db/a_gray2bin_0mb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_0mb" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_gray2bin_0mb:wrptr_g_gray2bin" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_obj1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_0b7.tdf
    Info (12023): Found entity 1: a_graycounter_0b7 File: D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_0b7.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_0b7" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_obj1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qoc.tdf
    Info (12023): Found entity 1: a_graycounter_qoc File: D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_qoc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_qoc" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_obj1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1p31.tdf
    Info (12023): Found entity 1: altsyncram_1p31 File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_1p31.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1p31" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|altsyncram_1p31:fifo_ram" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_obj1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_8pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_obj1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_ue9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12" File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_8pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_oe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_obj1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dpl File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_dpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_dpl" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_obj1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9 File: D:/work_a25/16a025-00_src/Synthesis/db/dffpipe_ve9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16" File: D:/work_a25/16a025-00_src/Synthesis/db/alt_synch_pipe_dpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hb6.tdf
    Info (12023): Found entity 1: cmpr_hb6 File: D:/work_a25/16a025-00_src/Synthesis/db/cmpr_hb6.tdf Line: 23
Info (12128): Elaborating entity "cmpr_hb6" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|cmpr_hb6:rdempty_eq_comp" File: D:/work_a25/16a025-00_src/Synthesis/db/dcfifo_obj1.tdf Line: 74
Info (12128): Elaborating entity "init" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01.vhd Line: 771
Info (12128): Elaborating entity "z091_01_wb_slave" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01.vhd Line: 793
Info (12128): Elaborating entity "interrupt_core" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01.vhd Line: 840
Info (12128): Elaborating entity "interrupt_wb" for hierarchy "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_wb:interrupt_wb_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01.vhd Line: 869
Info (12128): Elaborating entity "hard_ip_x1" for hierarchy "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01_top.vhd Line: 1077
Warning (10541): VHDL Signal Declaration warning at Hard_IP_x1.vhd(450): used implicit default value for signal "internal_clk250_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1.vhd Line: 450
Warning (10541): VHDL Signal Declaration warning at Hard_IP_x1.vhd(451): used implicit default value for signal "internal_clk500_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1.vhd Line: 451
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/altera/15.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 351
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/altera/15.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 355
Info (12128): Elaborating entity "hard_ip_x1_serdes" for hierarchy "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1.vhd Line: 642
Info (12128): Elaborating entity "hard_ip_x1_serdes_alt_c3gxb_idf8" for hierarchy "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_serdes.vhd Line: 1606
Warning (10541): VHDL Signal Declaration warning at Hard_IP_x1_serdes.vhd(79): used implicit default value for signal "rx_patterndetect" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_serdes.vhd Line: 79
Warning (10541): VHDL Signal Declaration warning at Hard_IP_x1_serdes.vhd(80): used implicit default value for signal "rx_syncstatus" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_serdes.vhd Line: 80
Warning (10036): Verilog HDL or VHDL warning at Hard_IP_x1_serdes.vhd(142): object "wire_receive_pcs0_cdrctrlearlyeios" assigned a value but never read File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_serdes.vhd Line: 142
Warning (10036): Verilog HDL or VHDL warning at Hard_IP_x1_serdes.vhd(162): object "wire_receive_pma0_locktorefout" assigned a value but never read File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_serdes.vhd Line: 162
Warning (10036): Verilog HDL or VHDL warning at Hard_IP_x1_serdes.vhd(175): object "wire_transmit_pcs0_grayelecidleinferselout" assigned a value but never read File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_serdes.vhd Line: 175
Warning (10541): VHDL Signal Declaration warning at Hard_IP_x1_serdes.vhd(249): used implicit default value for signal "refclk_pma" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_serdes.vhd Line: 249
Info (12128): Elaborating entity "altpll" for hierarchy "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|altpll:pll0" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_serdes.vhd Line: 1050
Info (12130): Elaborated megafunction instantiation "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|altpll:pll0" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_serdes.vhd Line: 1050
Info (12133): Instantiated megafunction "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|altpll:pll0" with the following parameter: File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_serdes.vhd Line: 1050
    Info (12134): Parameter "bandwidth_type" = "HIGH"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk1_divide_by" = "10"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "20"
    Info (12134): Parameter "clk2_multiply_by" = "25"
    Info (12134): Parameter "DPA_DIVIDE_BY" = "2"
    Info (12134): Parameter "DPA_MULTIPLY_BY" = "25"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "operation_mode" = "no_compensation"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone IV GX"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_um81.tdf
    Info (12023): Found entity 1: altpll_um81 File: D:/work_a25/16a025-00_src/Synthesis/db/altpll_um81.tdf Line: 26
Info (12128): Elaborating entity "altpll_um81" for hierarchy "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|altpll:pll0|altpll_um81:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "altpcie_rs_serdes" for hierarchy "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1.vhd Line: 676
Info (12128): Elaborating entity "hard_ip_x1_core" for hierarchy "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1.vhd Line: 696
Info (12128): Elaborating entity "altpcie_hip_pipen1b" for hierarchy "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_core.vhd Line: 803
Info (12128): Elaborating entity "pciexp_dcram" for hierarchy "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 2506
Info (12128): Elaborating entity "altsyncram" for hierarchy "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 122
Info (12130): Elaborated megafunction instantiation "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 122
Info (12133): Instantiated megafunction "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component" with the following parameter: File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/pciexp_dcram.v Line: 122
    Info (12134): Parameter "intended_device_family" = "Stratix GX"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "255"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "width_b" = "255"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jlh1.tdf
    Info (12023): Found entity 1: altsyncram_jlh1 File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_jlh1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_jlh1" for hierarchy "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g0b.tdf
    Info (12023): Found entity 1: decode_g0b File: D:/work_a25/16a025-00_src/Synthesis/db/decode_g0b.tdf Line: 23
Info (12128): Elaborating entity "decode_g0b" for hierarchy "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated|decode_g0b:decode2" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_jlh1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_9ca.tdf
    Info (12023): Found entity 1: decode_9ca File: D:/work_a25/16a025-00_src/Synthesis/db/decode_9ca.tdf Line: 23
Info (12128): Elaborating entity "decode_9ca" for hierarchy "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated|decode_9ca:rden_decode_b" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_jlh1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4ub.tdf
    Info (12023): Found entity 1: mux_4ub File: D:/work_a25/16a025-00_src/Synthesis/db/mux_4ub.tdf Line: 23
Info (12128): Elaborating entity "mux_4ub" for hierarchy "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated|mux_4ub:mux3" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_jlh1.tdf Line: 50
Info (12128): Elaborating entity "altpcie_pcie_reconfig_bridge" for hierarchy "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 2526
Info (12128): Elaborating entity "altpcie_txcred_patch" for hierarchy "ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 3022
Info (12128): Elaborating entity "alt_reconf" for hierarchy "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01_top.vhd Line: 1244
Info (12128): Elaborating entity "alt_reconf_alt_c3gxb_reconfig_1801" for hierarchy "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1459
Info (12128): Elaborating entity "alt_cal_c3gxb" for hierarchy "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1359
Info (12130): Elaborated megafunction instantiation "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1359
Info (12133): Instantiated megafunction "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb" with the following parameter: File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1359
    Info (12134): Parameter "CHANNEL_ADDRESS_WIDTH" = "0"
    Info (12134): Parameter "NUMBER_OF_CHANNELS" = "1"
    Info (12134): Parameter "SIM_MODEL_MODE" = "FALSE"
    Info (12134): Parameter "lpm_type" = "alt_cal_c3gxb"
Info (12128): Elaborating entity "alt_reconf_alt_dprio_v5k" for hierarchy "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1386
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1174
Info (12130): Elaborated megafunction instantiation "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1174
Info (12133): Instantiated megafunction "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr" with the following parameter: File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1174
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "6"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_cgi.tdf
    Info (12023): Found entity 1: cmpr_cgi File: D:/work_a25/16a025-00_src/Synthesis/db/cmpr_cgi.tdf Line: 23
Info (12128): Elaborating entity "cmpr_cgi" for hierarchy "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr|cmpr_cgi:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1185
Info (12130): Elaborated megafunction instantiation "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1185
Info (12133): Instantiated megafunction "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr" with the following parameter: File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1185
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "6"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_oji.tdf
    Info (12023): Found entity 1: cmpr_oji File: D:/work_a25/16a025-00_src/Synthesis/db/cmpr_oji.tdf Line: 23
Info (12128): Elaborating entity "cmpr_oji" for hierarchy "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr|cmpr_oji:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1196
Info (12130): Elaborated megafunction instantiation "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1196
Info (12133): Instantiated megafunction "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr" with the following parameter: File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1196
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "6"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_26i.tdf
    Info (12023): Found entity 1: cmpr_26i File: D:/work_a25/16a025-00_src/Synthesis/db/cmpr_26i.tdf Line: 23
Info (12128): Elaborating entity "cmpr_26i" for hierarchy "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr|cmpr_26i:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_counter" for hierarchy "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1207
Info (12130): Elaborated megafunction instantiation "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1207
Info (12133): Instantiated megafunction "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter" with the following parameter: File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1207
    Info (12134): Parameter "lpm_avalue" = "0"
    Info (12134): Parameter "lpm_direction" = "DEFAULT"
    Info (12134): Parameter "lpm_modulus" = "0"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_pvalue" = "0"
    Info (12134): Parameter "lpm_svalue" = "0"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9co.tdf
    Info (12023): Found entity 1: cntr_9co File: D:/work_a25/16a025-00_src/Synthesis/db/cntr_9co.tdf Line: 26
Info (12128): Elaborating entity "cntr_9co" for hierarchy "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_9co:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "lpm_decode" for hierarchy "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1218
Info (12130): Elaborated megafunction instantiation "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1218
Info (12133): Instantiated megafunction "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode" with the following parameter: File: D:/work_a25/16a025-00_src/16z091-01_src/Source/alt_reconf.vhd Line: 1218
    Info (12134): Parameter "LPM_DECODES" = "8"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_WIDTH" = "3"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jrg.tdf
    Info (12023): Found entity 1: decode_jrg File: D:/work_a25/16a025-00_src/Synthesis/db/decode_jrg.tdf Line: 23
Info (12128): Elaborating entity "decode_jrg" for hierarchy "ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode|decode_jrg:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.tdf Line: 77
Info (12128): Elaborating entity "pcie_msi" for hierarchy "ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/ip_16z091_01_top.vhd Line: 1277
Info (12128): Elaborating entity "iram_wb" for hierarchy "iram_wb:cham" File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 821
Info (12128): Elaborating entity "iram_cyc4" for hierarchy "iram_wb:cham|iram_cyc4:\gen_cyc4:ram" File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_wb.vhd Line: 340
Info (12128): Elaborating entity "altsyncram" for hierarchy "iram_wb:cham|iram_cyc4:\gen_cyc4:ram|altsyncram:altsyncram_component" File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_cyc4.vhd Line: 98
Info (12130): Elaborated megafunction instantiation "iram_wb:cham|iram_cyc4:\gen_cyc4:ram|altsyncram:altsyncram_component" File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_cyc4.vhd Line: 98
Info (12133): Instantiated megafunction "iram_wb:cham|iram_cyc4:\gen_cyc4:ram|altsyncram:altsyncram_component" with the following parameter: File: D:/work_a25/16a025-00_src/16z024-01_src/Source/iram_cyc4.vhd Line: 98
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "..\..\16a025-00_src\source\chameleon.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1jl1.tdf
    Info (12023): Found entity 1: altsyncram_1jl1 File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_1jl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1jl1" for hierarchy "iram_wb:cham|iram_cyc4:\gen_cyc4:ram|altsyncram:altsyncram_component|altsyncram_1jl1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sram" for hierarchy "sram:srami" File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 842
Info (12128): Elaborating entity "z126_01_top" for hierarchy "z126_01_top:sflash" File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 879
Warning (10036): Verilog HDL or VHDL warning at z126_01_top.vhd(569): object "fc_ack_dir" assigned a value but never read File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_top.vhd Line: 569
Warning (10036): Verilog HDL or VHDL warning at z126_01_top.vhd(570): object "fc_err_dir" assigned a value but never read File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_top.vhd Line: 570
Warning (10036): Verilog HDL or VHDL warning at z126_01_top.vhd(575): object "fc_dat_o_dir" assigned a value but never read File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_top.vhd Line: 575
Info (12128): Elaborating entity "z126_01_clk_trans_wb2wb" for hierarchy "z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0" File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_top.vhd Line: 632
Info (12128): Elaborating entity "z126_01_fifo_d1" for hierarchy "z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1" File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_clk_trans_wb2wb.vhd Line: 154
Info (12128): Elaborating entity "z126_01_fifo_d1" for hierarchy "z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2" File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_clk_trans_wb2wb.vhd Line: 171
Info (12128): Elaborating entity "z126_01_wb_if_arbiter" for hierarchy "z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0" File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_top.vhd Line: 740
Info (12128): Elaborating entity "z126_01_switch_fab_2" for hierarchy "z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0" File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_wb_if_arbiter.vhd Line: 189
Info (12128): Elaborating entity "z126_01_indi_if_ctrl_regs" for hierarchy "z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0" File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_top.vhd Line: 781
Info (12128): Elaborating entity "z126_01_wb2pasmi" for hierarchy "z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0" File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_top.vhd Line: 830
Info (12128): Elaborating entity "z126_01_pasmi_m25p32" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0" File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_top.vhd Line: 891
Info (12128): Elaborating entity "z126_01_pasmi_m25p32_altasmi_parallel_vps2" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component" File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 3380
Warning (10036): Verilog HDL or VHDL warning at z126_01_pasmi_m25p32.vhd(328): object "illegal_write_prot_reg" assigned a value but never read File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 328
Warning (10036): Verilog HDL or VHDL warning at z126_01_pasmi_m25p32.vhd(714): object "wire_w_lg_w_lg_stage4_wire355w356w" assigned a value but never read File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 714
Warning (10036): Verilog HDL or VHDL warning at z126_01_pasmi_m25p32.vhd(716): object "wire_w_lg_w_lg_w_lg_do_read_stat351w352w353w" assigned a value but never read File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 716
Warning (10036): Verilog HDL or VHDL warning at z126_01_pasmi_m25p32.vhd(846): object "wire_w_lg_do_read_stat344w" assigned a value but never read File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 846
Info (12128): Elaborating entity "a_graycounter" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr" File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 1879
Info (12130): Elaborated megafunction instantiation "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr" File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 1879
Info (12133): Instantiated megafunction "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr" with the following parameter: File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 1879
    Info (12134): Parameter "PVALUE" = "0"
    Info (12134): Parameter "WIDTH" = "3"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_trh.tdf
    Info (12023): Found entity 1: a_graycounter_trh File: D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_trh.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_trh" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/a_graycounter.tdf Line: 51
Info (12128): Elaborating entity "a_graycounter" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr" File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 1915
Info (12130): Elaborated megafunction instantiation "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr" File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 1915
Info (12133): Instantiated megafunction "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr" with the following parameter: File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 1915
    Info (12134): Parameter "PVALUE" = "0"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_srh.tdf
    Info (12023): Found entity 1: a_graycounter_srh File: D:/work_a25/16a025-00_src/Synthesis/db/a_graycounter_srh.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_srh" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/a_graycounter.tdf Line: 51
Info (12128): Elaborating entity "lpm_compare" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_compare:cmpr5" File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 3208
Info (12130): Elaborated megafunction instantiation "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_compare:cmpr5" File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 3208
Info (12133): Instantiated megafunction "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_compare:cmpr5" with the following parameter: File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 3208
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_56i.tdf
    Info (12023): Found entity 1: cmpr_56i File: D:/work_a25/16a025-00_src/Synthesis/db/cmpr_56i.tdf Line: 23
Info (12128): Elaborating entity "cmpr_56i" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_compare:cmpr5|cmpr_56i:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_compare" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_compare:cmpr6" File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 3219
Info (12130): Elaborated megafunction instantiation "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_compare:cmpr6" File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 3219
Info (12133): Instantiated megafunction "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_compare:cmpr6" with the following parameter: File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 3219
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr" File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 3238
Info (12130): Elaborated megafunction instantiation "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr" File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 3238
Info (12133): Instantiated megafunction "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr" with the following parameter: File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 3238
    Info (12134): Parameter "lpm_avalue" = "0"
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "0"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_pvalue" = "0"
    Info (12134): Parameter "lpm_svalue" = "0"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3ao.tdf
    Info (12023): Found entity 1: cntr_3ao File: D:/work_a25/16a025-00_src/Synthesis/db/cntr_3ao.tdf Line: 26
Info (12128): Elaborating entity "cntr_3ao" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "scfifo" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4" File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 3275
Info (12130): Elaborated megafunction instantiation "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4" File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 3275
Info (12133): Instantiated megafunction "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4" with the following parameter: File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 3275
    Info (12134): Parameter "ADD_RAM_OUTPUT_REGISTER" = "OFF"
    Info (12134): Parameter "ALLOW_RWCYCLE_WHEN_FULL" = "OFF"
    Info (12134): Parameter "ALMOST_EMPTY_VALUE" = "0"
    Info (12134): Parameter "ALMOST_FULL_VALUE" = "0"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "LPM_NUMWORDS" = "258"
    Info (12134): Parameter "LPM_SHOWAHEAD" = "OFF"
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_WIDTHU" = "9"
    Info (12134): Parameter "OVERFLOW_CHECKING" = "ON"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "UNDERFLOW_CHECKING" = "ON"
    Info (12134): Parameter "USE_EAB" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_j3a1.tdf
    Info (12023): Found entity 1: scfifo_j3a1 File: D:/work_a25/16a025-00_src/Synthesis/db/scfifo_j3a1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_j3a1" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_pv01.tdf
    Info (12023): Found entity 1: a_dpfifo_pv01 File: D:/work_a25/16a025-00_src/Synthesis/db/a_dpfifo_pv01.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_pv01" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo" File: D:/work_a25/16a025-00_src/Synthesis/db/scfifo_j3a1.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_48e.tdf
    Info (12023): Found entity 1: a_fefifo_48e File: D:/work_a25/16a025-00_src/Synthesis/db/a_fefifo_48e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_48e" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state" File: D:/work_a25/16a025-00_src/Synthesis/db/a_dpfifo_pv01.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_as7.tdf
    Info (12023): Found entity 1: cntr_as7 File: D:/work_a25/16a025-00_src/Synthesis/db/cntr_as7.tdf Line: 26
Info (12128): Elaborating entity "cntr_as7" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw" File: D:/work_a25/16a025-00_src/Synthesis/db/a_fefifo_48e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1qo1.tdf
    Info (12023): Found entity 1: altsyncram_1qo1 File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_1qo1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1qo1" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram" File: D:/work_a25/16a025-00_src/Synthesis/db/a_dpfifo_pv01.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_urb.tdf
    Info (12023): Found entity 1: cntr_urb File: D:/work_a25/16a025-00_src/Synthesis/db/cntr_urb.tdf Line: 26
Info (12128): Elaborating entity "cntr_urb" for hierarchy "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count" File: D:/work_a25/16a025-00_src/Synthesis/db/a_dpfifo_pv01.tdf Line: 42
Info (12128): Elaborating entity "z126_01_ru_cycloneiv" for hierarchy "z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0" File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_top.vhd Line: 1035
Info (12128): Elaborating entity "z126_01_ru_cycloneiv_rmtupdt_2pp" for hierarchy "z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component" File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_ru/z126_01_ru_cycloneiv.vhd Line: 1910
Warning (10036): Verilog HDL or VHDL warning at z126_01_ru_cycloneiv.vhd(73): object "check_busy_dffe" assigned a value but never read File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_ru/z126_01_ru_cycloneiv.vhd Line: 73
Info (12128): Elaborating entity "lpm_counter" for hierarchy "z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5" File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_ru/z126_01_ru_cycloneiv.vhd Line: 1815
Info (12130): Elaborated megafunction instantiation "z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5" File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_ru/z126_01_ru_cycloneiv.vhd Line: 1815
Info (12133): Instantiated megafunction "z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5" with the following parameter: File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_ru/z126_01_ru_cycloneiv.vhd Line: 1815
    Info (12134): Parameter "lpm_avalue" = "0"
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "0"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_pvalue" = "0"
    Info (12134): Parameter "lpm_svalue" = "0"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bao.tdf
    Info (12023): Found entity 1: cntr_bao File: D:/work_a25/16a025-00_src/Synthesis/db/cntr_bao.tdf Line: 26
Info (12128): Elaborating entity "cntr_bao" for hierarchy "z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5|cntr_bao:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "lpm_counter" for hierarchy "z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6" File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_ru/z126_01_ru_cycloneiv.vhd Line: 1828
Info (12130): Elaborated megafunction instantiation "z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6" File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_ru/z126_01_ru_cycloneiv.vhd Line: 1828
Info (12133): Instantiated megafunction "z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6" with the following parameter: File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_ru/z126_01_ru_cycloneiv.vhd Line: 1828
    Info (12134): Parameter "lpm_avalue" = "0"
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "0"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_pvalue" = "0"
    Info (12134): Parameter "lpm_svalue" = "0"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aao.tdf
    Info (12023): Found entity 1: cntr_aao File: D:/work_a25/16a025-00_src/Synthesis/db/cntr_aao.tdf Line: 26
Info (12128): Elaborating entity "cntr_aao" for hierarchy "z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "z126_01_ru_ctrl" for hierarchy "z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0" File: D:/work_a25/16a025-00_src/16z126-01_src/Source/z126_01_top.vhd Line: 1109
Info (12128): Elaborating entity "wbb2vme_top" for hierarchy "wbb2vme_top:vme" File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 920
Info (12128): Elaborating entity "vme_ctrl" for hierarchy "wbb2vme_top:vme|vme_ctrl:vmectrl" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/wbb2vme_top.vhd Line: 385
Info (12128): Elaborating entity "vme_du" for hierarchy "wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_ctrl.vhd Line: 996
Info (12128): Elaborating entity "vme_sys_arbiter" for hierarchy "wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_ctrl.vhd Line: 1080
Info (12128): Elaborating entity "vme_wbs" for hierarchy "wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_ctrl.vhd Line: 1151
Info (12128): Elaborating entity "vme_au" for hierarchy "wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_ctrl.vhd Line: 1179
Info (12128): Elaborating entity "vme_master" for hierarchy "wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_ctrl.vhd Line: 1253
Info (12128): Elaborating entity "vme_requester" for hierarchy "wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_ctrl.vhd Line: 1287
Info (12128): Elaborating entity "vme_arbiter" for hierarchy "wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_ctrl.vhd Line: 1305
Info (12128): Elaborating entity "vme_bustimer" for hierarchy "wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_ctrl.vhd Line: 1318
Info (12128): Elaborating entity "vme_slave" for hierarchy "wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_ctrl.vhd Line: 1340
Info (12128): Elaborating entity "vme_wbm" for hierarchy "wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_ctrl.vhd Line: 1375
Info (12128): Elaborating entity "vme_mailbox" for hierarchy "wbb2vme_top:vme|vme_ctrl:vmectrl|vme_mailbox:mailbox" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_ctrl.vhd Line: 1398
Info (12128): Elaborating entity "vme_locmon" for hierarchy "wbb2vme_top:vme|vme_ctrl:vmectrl|vme_locmon:locmon" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_ctrl.vhd Line: 1411
Info (12128): Elaborating entity "vme_dma" for hierarchy "wbb2vme_top:vme|vme_dma:vmedma" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/wbb2vme_top.vhd Line: 474
Info (12128): Elaborating entity "vme_dma_arbiter" for hierarchy "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_arbiter:dma_arb" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma.vhd Line: 385
Info (12128): Elaborating entity "vme_dma_slv" for hierarchy "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_slv:dma_slv" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma.vhd Line: 396
Info (12128): Elaborating entity "vme_dma_au" for hierarchy "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_au:dma_au" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma.vhd Line: 408
Info (12128): Elaborating entity "vme_dma_du" for hierarchy "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_du:dma_du" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma.vhd Line: 439
Info (12128): Elaborating entity "vme_dma_mstr" for hierarchy "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma.vhd Line: 475
Warning (10492): VHDL Process Statement warning at vme_dma_mstr.vhd(363): signal "cti_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_mstr.vhd Line: 363
Warning (10492): VHDL Process Statement warning at vme_dma_mstr.vhd(431): signal "cti_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_mstr.vhd Line: 431
Warning (10631): VHDL Process Statement warning at vme_dma_mstr.vhd(297): inferring latch(es) for signal or variable "cti_int", which holds its previous value in one or more paths through the process File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_mstr.vhd Line: 297
Info (10041): Inferred latch for "cti_int[0]" at vme_dma_mstr.vhd(297) File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_mstr.vhd Line: 297
Info (10041): Inferred latch for "cti_int[1]" at vme_dma_mstr.vhd(297) File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_mstr.vhd Line: 297
Info (10041): Inferred latch for "cti_int[2]" at vme_dma_mstr.vhd(297) File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_mstr.vhd Line: 297
Info (12128): Elaborating entity "vme_dma_fifo" for hierarchy "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma.vhd Line: 508
Info (12128): Elaborating entity "fifo_256x32bit" for hierarchy "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_fifo.vhd Line: 140
Info (12128): Elaborating entity "scfifo" for hierarchy "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/fifo_256x32bit.vhd Line: 91
Info (12130): Elaborated megafunction instantiation "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/fifo_256x32bit.vhd Line: 91
Info (12133): Instantiated megafunction "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component" with the following parameter: File: D:/work_a25/16a025-00_src/16z002-01_src/Source/fifo_256x32bit.vhd Line: 91
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_i631.tdf
    Info (12023): Found entity 1: scfifo_i631 File: D:/work_a25/16a025-00_src/Synthesis/db/scfifo_i631.tdf Line: 25
Info (12128): Elaborating entity "scfifo_i631" for hierarchy "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_pc31.tdf
    Info (12023): Found entity 1: a_dpfifo_pc31 File: D:/work_a25/16a025-00_src/Synthesis/db/a_dpfifo_pc31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_pc31" for hierarchy "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo" File: D:/work_a25/16a025-00_src/Synthesis/db/scfifo_i631.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rhh1.tdf
    Info (12023): Found entity 1: altsyncram_rhh1 File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_rhh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rhh1" for hierarchy "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram" File: D:/work_a25/16a025-00_src/Synthesis/db/a_dpfifo_pc31.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f09.tdf
    Info (12023): Found entity 1: cmpr_f09 File: D:/work_a25/16a025-00_src/Synthesis/db/cmpr_f09.tdf Line: 23
Info (12128): Elaborating entity "cmpr_f09" for hierarchy "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cmpr_f09:almost_full_comparer" File: D:/work_a25/16a025-00_src/Synthesis/db/a_dpfifo_pc31.tdf Line: 54
Info (12128): Elaborating entity "cmpr_f09" for hierarchy "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cmpr_f09:three_comparison" File: D:/work_a25/16a025-00_src/Synthesis/db/a_dpfifo_pc31.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_srb.tdf
    Info (12023): Found entity 1: cntr_srb File: D:/work_a25/16a025-00_src/Synthesis/db/cntr_srb.tdf Line: 26
Info (12128): Elaborating entity "cntr_srb" for hierarchy "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb" File: D:/work_a25/16a025-00_src/Synthesis/db/a_dpfifo_pc31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9s7.tdf
    Info (12023): Found entity 1: cntr_9s7 File: D:/work_a25/16a025-00_src/Synthesis/db/cntr_9s7.tdf Line: 26
Info (12128): Elaborating entity "cntr_9s7" for hierarchy "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter" File: D:/work_a25/16a025-00_src/Synthesis/db/a_dpfifo_pc31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_trb.tdf
    Info (12023): Found entity 1: cntr_trb File: D:/work_a25/16a025-00_src/Synthesis/db/cntr_trb.tdf Line: 26
Info (12128): Elaborating entity "cntr_trb" for hierarchy "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr" File: D:/work_a25/16a025-00_src/Synthesis/db/a_dpfifo_pc31.tdf Line: 58
Info (12128): Elaborating entity "wb_bus" for hierarchy "wb_bus:wbb" File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 1026
Info (12128): Elaborating entity "switch_fab_1" for hierarchy "wb_bus:wbb|switch_fab_1:sf_0" File: D:/work_a25/16a025-00_src/Source/wb_bus.vhd Line: 272
Warning (10873): Using initial value X (don't care) for net "wbi_slave.bte" at switch_fab_1.vhd(77) File: D:/work_a25/16a025-00_src/16z100-00_src/Source/switch_fab_1.vhd Line: 77
Info (12128): Elaborating entity "switch_fab_2" for hierarchy "wb_bus:wbb|switch_fab_2:sf_2" File: D:/work_a25/16a025-00_src/Source/wb_bus.vhd Line: 310
Warning (10873): Using initial value X (don't care) for net "wbi_slave.bte" at switch_fab_2.vhd(88) File: D:/work_a25/16a025-00_src/16z100-00_src/Source/switch_fab_2.vhd Line: 88
Info (12128): Elaborating entity "switch_fab_3" for hierarchy "wb_bus:wbb|switch_fab_3:sf_3" File: D:/work_a25/16a025-00_src/Source/wb_bus.vhd Line: 333
Warning (10873): Using initial value X (don't care) for net "wbi_slave.bte" at switch_fab_3.vhd(97) File: D:/work_a25/16a025-00_src/16z100-00_src/Source/switch_fab_3.vhd Line: 97
Warning (12030): Port "q" on the entity instantiation of "quartus_compile_ram" is connected to a signal of width 1. The formal width of the signal in the module is 255.  The extra bits will be left dangling without any fan-out logic. File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 2506
Warning (12000): Port "RxmIrq_i" in macrofunction "altpcie_hip_pipen1b_inst" has no range declared,the Quartus Prime software will connect the port to pin "RxmIrq_i[0]" because the pin is a member of a single bit bus with the same name as the port File: D:/work_a25/16a025-00_src/16z091-01_src/Source/x1/Hard_IP_x1_core.vhd Line: 803
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram|q_b[0]" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_4371.tdf Line: 42
        Warning (14320): Synthesized away node "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram|q_b[1]" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_4371.tdf Line: 74
        Warning (14320): Synthesized away node "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram|q_b[2]" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_4371.tdf Line: 106
        Warning (14320): Synthesized away node "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram|q_b[3]" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_4371.tdf Line: 138
        Warning (14320): Synthesized away node "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram|q_b[4]" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_4371.tdf Line: 170
        Warning (14320): Synthesized away node "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram|q_b[5]" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_4371.tdf Line: 202
        Warning (14320): Synthesized away node "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram|q_b[6]" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_4371.tdf Line: 234
        Warning (14320): Synthesized away node "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram|q_b[7]" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_4371.tdf Line: 266
        Warning (14320): Synthesized away node "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram|q_b[8]" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_4371.tdf Line: 298
        Warning (14320): Synthesized away node "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram|q_b[9]" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_4371.tdf Line: 330
        Warning (14320): Synthesized away node "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram|q_b[10]" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_4371.tdf Line: 362
        Warning (14320): Synthesized away node "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram|q_b[11]" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_4371.tdf Line: 394
        Warning (14320): Synthesized away node "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram|q_b[12]" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_4371.tdf Line: 426
        Warning (14320): Synthesized away node "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram|q_b[13]" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_4371.tdf Line: 458
        Warning (14320): Synthesized away node "ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|altsyncram_4371:fifo_ram|q_b[15]" File: D:/work_a25/16a025-00_src/Synthesis/db/altsyncram_4371.tdf Line: 522
Info (13014): Ignored 17 buffer(s)
    Info (13016): Ignored 17 CARRY_SUM buffer(s)
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|Mod0" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/pcie_msi.vhd Line: 174
Info (12130): Elaborated megafunction instantiation "ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|lpm_divide:Mod0" File: D:/work_a25/16a025-00_src/16z091-01_src/Source/pcie_msi.vhd Line: 174
Info (12133): Instantiated megafunction "ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|lpm_divide:Mod0" with the following parameter: File: D:/work_a25/16a025-00_src/16z091-01_src/Source/pcie_msi.vhd Line: 174
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_edm.tdf
    Info (12023): Found entity 1: lpm_divide_edm File: D:/work_a25/16a025-00_src/Synthesis/db/lpm_divide_edm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: D:/work_a25/16a025-00_src/Synthesis/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_08f.tdf
    Info (12023): Found entity 1: alt_u_div_08f File: D:/work_a25/16a025-00_src/Synthesis/db/alt_u_div_08f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf
    Info (12023): Found entity 1: add_sub_1tc File: D:/work_a25/16a025-00_src/Synthesis/db/add_sub_1tc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf
    Info (12023): Found entity 1: add_sub_2tc File: D:/work_a25/16a025-00_src/Synthesis/db/add_sub_2tc.tdf Line: 23
Info (17010): WYSIWYG ASMI primitives converted to equivalent logic
    Info (17011): WYSIWYG SPI primitive "z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wire_sd3_data0out" converted to equivalent logic File: D:/work_a25/16a025-00_src/Synthesis/db/z126_01_pasmi_m25p32.vhd Line: 1987
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|cti_int[2]" merged with LATCH primitive "wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|cti_int[0]" File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_mstr.vhd Line: 297
Warning (13012): Latch wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|cti_int[0] has unsafe behavior File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_mstr.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|mstr_state.write_data File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_mstr.vhd Line: 126
Warning (13012): Latch wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|cti_int[1] has unsafe behavior File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_mstr.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|mstr_state.read_data File: D:/work_a25/16a025-00_src/16z002-01_src/Source/vme_dma_mstr.vhd Line: 126
Info (13000): Registers with preset signals will power-up high File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 62
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sr_cs1_n" is stuck at GND File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 80
    Warning (13410): Pin "vme_retry_o_n" is stuck at VCC File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 103
    Warning (13410): Pin "vme_retry_oe" is stuck at GND File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 104
    Warning (13410): Pin "vme_bclr_o_n" is stuck at VCC File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 121
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register cnt_500hz[31] will power up to Low File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 672
    Critical Warning (18010): Register cnt_500hz[0] will power up to Low File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 672
Info (17049): 124 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "vme_retry_i_n" File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 105
    Warning (15610): No output dependent on input pin "vme_sysfail_i_n" File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 116
    Warning (15610): No output dependent on input pin "vme_bclr_i_n" File: D:/work_a25/16a025-00_src/Source/A25_top.vhd Line: 120
Info (21057): Implemented 8886 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 70 output pins
    Info (21060): Implemented 93 bidirectional pins
    Info (21061): Implemented 8410 logic cells
    Info (21064): Implemented 265 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 1160 megabytes
    Info: Processing ended: Thu Feb 16 15:31:43 2017
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:01:18


