<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4674" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4674{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4674{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4674{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4674{left:189px;bottom:998px;}
#t5_4674{left:525px;bottom:998px;letter-spacing:-0.13px;}
#t6_4674{left:189px;bottom:973px;}
#t7_4674{left:525px;bottom:973px;letter-spacing:-0.13px;}
#t8_4674{left:189px;bottom:949px;letter-spacing:-0.14px;}
#t9_4674{left:525px;bottom:949px;letter-spacing:-0.14px;}
#ta_4674{left:189px;bottom:924px;letter-spacing:-0.14px;}
#tb_4674{left:525px;bottom:924px;letter-spacing:-0.13px;}
#tc_4674{left:189px;bottom:900px;letter-spacing:-0.14px;}
#td_4674{left:525px;bottom:900px;letter-spacing:-0.13px;}
#te_4674{left:189px;bottom:875px;letter-spacing:-0.14px;}
#tf_4674{left:525px;bottom:875px;letter-spacing:-0.13px;}
#tg_4674{left:189px;bottom:851px;letter-spacing:-0.14px;}
#th_4674{left:525px;bottom:851px;letter-spacing:-0.13px;}
#ti_4674{left:189px;bottom:826px;letter-spacing:-0.12px;}
#tj_4674{left:525px;bottom:826px;letter-spacing:-0.14px;}
#tk_4674{left:81px;bottom:802px;letter-spacing:-0.15px;}
#tl_4674{left:138px;bottom:802px;letter-spacing:-0.15px;}
#tm_4674{left:189px;bottom:802px;letter-spacing:-0.14px;}
#tn_4674{left:432px;bottom:802px;letter-spacing:-0.14px;}
#to_4674{left:525px;bottom:802px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tp_4674{left:525px;bottom:785px;letter-spacing:-0.1px;}
#tq_4674{left:189px;bottom:761px;letter-spacing:-0.14px;}
#tr_4674{left:525px;bottom:761px;letter-spacing:-0.12px;}
#ts_4674{left:525px;bottom:744px;letter-spacing:-0.11px;}
#tt_4674{left:189px;bottom:719px;letter-spacing:-0.12px;}
#tu_4674{left:525px;bottom:719px;letter-spacing:-0.14px;}
#tv_4674{left:81px;bottom:695px;letter-spacing:-0.16px;}
#tw_4674{left:138px;bottom:695px;letter-spacing:-0.16px;}
#tx_4674{left:189px;bottom:695px;letter-spacing:-0.14px;}
#ty_4674{left:432px;bottom:695px;letter-spacing:-0.14px;}
#tz_4674{left:525px;bottom:695px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t10_4674{left:525px;bottom:678px;letter-spacing:-0.12px;}
#t11_4674{left:525px;bottom:661px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_4674{left:189px;bottom:637px;letter-spacing:-0.14px;}
#t13_4674{left:525px;bottom:637px;letter-spacing:-0.12px;}
#t14_4674{left:525px;bottom:616px;letter-spacing:-0.11px;}
#t15_4674{left:525px;bottom:599px;letter-spacing:-0.11px;}
#t16_4674{left:525px;bottom:582px;letter-spacing:-0.14px;}
#t17_4674{left:81px;bottom:558px;letter-spacing:-0.16px;}
#t18_4674{left:138px;bottom:558px;letter-spacing:-0.16px;}
#t19_4674{left:189px;bottom:558px;letter-spacing:-0.14px;}
#t1a_4674{left:432px;bottom:558px;letter-spacing:-0.14px;}
#t1b_4674{left:525px;bottom:558px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t1c_4674{left:525px;bottom:541px;letter-spacing:-0.12px;}
#t1d_4674{left:525px;bottom:524px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_4674{left:189px;bottom:499px;letter-spacing:-0.14px;}
#t1f_4674{left:525px;bottom:499px;letter-spacing:-0.12px;}
#t1g_4674{left:525px;bottom:478px;letter-spacing:-0.11px;}
#t1h_4674{left:525px;bottom:461px;letter-spacing:-0.11px;}
#t1i_4674{left:525px;bottom:444px;letter-spacing:-0.14px;}
#t1j_4674{left:81px;bottom:420px;letter-spacing:-0.16px;}
#t1k_4674{left:138px;bottom:420px;letter-spacing:-0.16px;}
#t1l_4674{left:189px;bottom:420px;letter-spacing:-0.14px;}
#t1m_4674{left:432px;bottom:420px;letter-spacing:-0.14px;}
#t1n_4674{left:525px;bottom:420px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t1o_4674{left:525px;bottom:403px;letter-spacing:-0.12px;}
#t1p_4674{left:525px;bottom:386px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_4674{left:189px;bottom:362px;letter-spacing:-0.14px;}
#t1r_4674{left:525px;bottom:362px;letter-spacing:-0.12px;}
#t1s_4674{left:525px;bottom:341px;letter-spacing:-0.11px;}
#t1t_4674{left:525px;bottom:324px;letter-spacing:-0.11px;}
#t1u_4674{left:525px;bottom:307px;letter-spacing:-0.14px;}
#t1v_4674{left:82px;bottom:283px;letter-spacing:-0.14px;}
#t1w_4674{left:138px;bottom:283px;letter-spacing:-0.15px;}
#t1x_4674{left:189px;bottom:283px;letter-spacing:-0.15px;}
#t1y_4674{left:432px;bottom:283px;letter-spacing:-0.14px;}
#t1z_4674{left:525px;bottom:283px;letter-spacing:-0.11px;word-spacing:-0.56px;}
#t20_4674{left:525px;bottom:266px;letter-spacing:-0.12px;}
#t21_4674{left:525px;bottom:249px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_4674{left:189px;bottom:224px;letter-spacing:-0.14px;}
#t23_4674{left:525px;bottom:224px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t24_4674{left:525px;bottom:203px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t25_4674{left:525px;bottom:186px;letter-spacing:-0.11px;}
#t26_4674{left:525px;bottom:169px;letter-spacing:-0.14px;}
#t27_4674{left:81px;bottom:145px;letter-spacing:-0.17px;}
#t28_4674{left:138px;bottom:145px;letter-spacing:-0.15px;}
#t29_4674{left:189px;bottom:145px;letter-spacing:-0.15px;}
#t2a_4674{left:432px;bottom:145px;letter-spacing:-0.15px;}
#t2b_4674{left:525px;bottom:145px;letter-spacing:-0.11px;word-spacing:-0.56px;}
#t2c_4674{left:525px;bottom:128px;letter-spacing:-0.12px;}
#t2d_4674{left:525px;bottom:111px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2e_4674{left:195px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2f_4674{left:281px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2g_4674{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2h_4674{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2i_4674{left:224px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2j_4674{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t2k_4674{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2l_4674{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2m_4674{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4674{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4674{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4674{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4674{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4674{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4674" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4674Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4674" style="-webkit-user-select: none;"><object width="935" height="1210" data="4674/4674.svg" type="image/svg+xml" id="pdf4674" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4674" class="t s1_4674">2-152 </span><span id="t2_4674" class="t s1_4674">Vol. 4 </span>
<span id="t3_4674" class="t s2_4674">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4674" class="t s3_4674">2 </span><span id="t5_4674" class="t s3_4674">Enable PEBS on IA32_PMC2 (R/W) </span>
<span id="t6_4674" class="t s3_4674">3 </span><span id="t7_4674" class="t s3_4674">Enable PEBS on IA32_PMC3 (R/W) </span>
<span id="t8_4674" class="t s3_4674">31:4 </span><span id="t9_4674" class="t s3_4674">Reserved </span>
<span id="ta_4674" class="t s3_4674">32 </span><span id="tb_4674" class="t s3_4674">Enable Load Latency on IA32_PMC0 (R/W) </span>
<span id="tc_4674" class="t s3_4674">33 </span><span id="td_4674" class="t s3_4674">Enable Load Latency on IA32_PMC1 (R/W) </span>
<span id="te_4674" class="t s3_4674">34 </span><span id="tf_4674" class="t s3_4674">Enable Load Latency on IA32_PMC2 (R/W) </span>
<span id="tg_4674" class="t s3_4674">35 </span><span id="th_4674" class="t s3_4674">Enable Load Latency on IA32_PMC3 (R/W) </span>
<span id="ti_4674" class="t s3_4674">63:36 </span><span id="tj_4674" class="t s3_4674">Reserved </span>
<span id="tk_4674" class="t s3_4674">3F6H </span><span id="tl_4674" class="t s3_4674">1014 </span><span id="tm_4674" class="t s3_4674">MSR_PEBS_LD_LAT </span><span id="tn_4674" class="t s3_4674">Thread </span><span id="to_4674" class="t s3_4674">See Section 20.3.1.1.2, “Load Latency Performance </span>
<span id="tp_4674" class="t s3_4674">Monitoring Facility.” </span>
<span id="tq_4674" class="t s3_4674">15:0 </span><span id="tr_4674" class="t s3_4674">Minimum threshold latency value of tagged load </span>
<span id="ts_4674" class="t s3_4674">operation that will be counted. (R/W) </span>
<span id="tt_4674" class="t s3_4674">63:36 </span><span id="tu_4674" class="t s3_4674">Reserved </span>
<span id="tv_4674" class="t s3_4674">3F8H </span><span id="tw_4674" class="t s3_4674">1016 </span><span id="tx_4674" class="t s3_4674">MSR_PKG_C3_RESIDENCY </span><span id="ty_4674" class="t s3_4674">Package </span><span id="tz_4674" class="t s3_4674">Note: C-state values are processor specific C-state code </span>
<span id="t10_4674" class="t s3_4674">names, unrelated to MWAIT extension C-state </span>
<span id="t11_4674" class="t s3_4674">parameters or ACPI C-States. </span>
<span id="t12_4674" class="t s3_4674">63:0 </span><span id="t13_4674" class="t s3_4674">Package C3 Residency Counter (R/O) </span>
<span id="t14_4674" class="t s3_4674">Value since last reset that this package is in processor- </span>
<span id="t15_4674" class="t s3_4674">specific C3 states. Count at the same frequency as the </span>
<span id="t16_4674" class="t s3_4674">TSC. </span>
<span id="t17_4674" class="t s3_4674">3F9H </span><span id="t18_4674" class="t s3_4674">1017 </span><span id="t19_4674" class="t s3_4674">MSR_PKG_C6_RESIDENCY </span><span id="t1a_4674" class="t s3_4674">Package </span><span id="t1b_4674" class="t s3_4674">Note: C-state values are processor specific C-state code </span>
<span id="t1c_4674" class="t s3_4674">names, unrelated to MWAIT extension C-state </span>
<span id="t1d_4674" class="t s3_4674">parameters or ACPI C-States. </span>
<span id="t1e_4674" class="t s3_4674">63:0 </span><span id="t1f_4674" class="t s3_4674">Package C6 Residency Counter (R/O) </span>
<span id="t1g_4674" class="t s3_4674">Value since last reset that this package is in processor- </span>
<span id="t1h_4674" class="t s3_4674">specific C6 states. Count at the same frequency as the </span>
<span id="t1i_4674" class="t s3_4674">TSC. </span>
<span id="t1j_4674" class="t s3_4674">3FAH </span><span id="t1k_4674" class="t s3_4674">1018 </span><span id="t1l_4674" class="t s3_4674">MSR_PKG_C7_RESIDENCY </span><span id="t1m_4674" class="t s3_4674">Package </span><span id="t1n_4674" class="t s3_4674">Note: C-state values are processor specific C-state code </span>
<span id="t1o_4674" class="t s3_4674">names, unrelated to MWAIT extension C-state </span>
<span id="t1p_4674" class="t s3_4674">parameters or ACPI C-States. </span>
<span id="t1q_4674" class="t s3_4674">63:0 </span><span id="t1r_4674" class="t s3_4674">Package C7 Residency Counter (R/O) </span>
<span id="t1s_4674" class="t s3_4674">Value since last reset that this package is in processor- </span>
<span id="t1t_4674" class="t s3_4674">specific C7 states. Count at the same frequency as the </span>
<span id="t1u_4674" class="t s3_4674">TSC. </span>
<span id="t1v_4674" class="t s3_4674">3FCH </span><span id="t1w_4674" class="t s3_4674">1020 </span><span id="t1x_4674" class="t s3_4674">MSR_CORE_C3_RESIDENCY </span><span id="t1y_4674" class="t s3_4674">Core </span><span id="t1z_4674" class="t s3_4674">Note: C-state values are processor specific C-state code </span>
<span id="t20_4674" class="t s3_4674">names, unrelated to MWAIT extension C-state </span>
<span id="t21_4674" class="t s3_4674">parameters or ACPI C-States. </span>
<span id="t22_4674" class="t s3_4674">63:0 </span><span id="t23_4674" class="t s3_4674">CORE C3 Residency Counter (R/O) </span>
<span id="t24_4674" class="t s3_4674">Value since last reset that this core is in processor- </span>
<span id="t25_4674" class="t s3_4674">specific C3 states. Count at the same frequency as the </span>
<span id="t26_4674" class="t s3_4674">TSC. </span>
<span id="t27_4674" class="t s3_4674">3FDH </span><span id="t28_4674" class="t s3_4674">1021 </span><span id="t29_4674" class="t s3_4674">MSR_CORE_C6_RESIDENCY </span><span id="t2a_4674" class="t s3_4674">Core </span><span id="t2b_4674" class="t s3_4674">Note: C-state values are processor specific C-state code </span>
<span id="t2c_4674" class="t s3_4674">names, unrelated to MWAIT extension C-state </span>
<span id="t2d_4674" class="t s3_4674">parameters or ACPI C-States. </span>
<span id="t2e_4674" class="t s4_4674">Table 2-15. </span><span id="t2f_4674" class="t s4_4674">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t2g_4674" class="t s5_4674">Register </span>
<span id="t2h_4674" class="t s5_4674">Address </span><span id="t2i_4674" class="t s5_4674">Register Name / Bit Fields </span><span id="t2j_4674" class="t s5_4674">Scope </span><span id="t2k_4674" class="t s5_4674">Bit Description </span>
<span id="t2l_4674" class="t s5_4674">Hex </span><span id="t2m_4674" class="t s5_4674">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
