#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 19 20:21:37 2021
# Process ID: 6452
# Current directory: F:/calculator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8716 F:\calculator\calculator.xpr
# Log file: F:/calculator/vivado.log
# Journal file: F:/calculator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/calculator/calculator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_div -dir f:/calculator/calculator.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {clk_div} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {41} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {82} CONFIG.CLKOUT1_JITTER {446.763} CONFIG.CLKOUT1_PHASE_ERROR {313.282}] [get_ips clk_div]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'clk_div' to 'clk_div' is not allowed and is ignored.
generate_target {instantiation_template} [get_files f:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_div'...
update_compile_order -fileset sources_1
generate_target all [get_files  f:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_div'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_div'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_div'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_div'...
catch { config_ip_cache -export [get_ips -all clk_div] }
export_ip_user_files -of_objects [get_files f:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.xci]
launch_runs -jobs 8 clk_div_synth_1
[Sun Dec 19 20:34:20 2021] Launched clk_div_synth_1...
Run output will be captured here: F:/calculator/calculator.runs/clk_div_synth_1/runme.log
export_simulation -of_objects [get_files f:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.xci] -directory F:/calculator/calculator.ip_user_files/sim_scripts -ip_user_files_dir F:/calculator/calculator.ip_user_files -ipstatic_source_dir F:/calculator/calculator.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/calculator/calculator.cache/compile_simlib/modelsim} {questa=F:/calculator/calculator.cache/compile_simlib/questa} {riviera=F:/calculator/calculator.cache/compile_simlib/riviera} {activehdl=F:/calculator/calculator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse F:/calculator/calculator_hex.v
update_compile_order -fileset sources_1
add_files -norecurse F:/calculator/calculator_display.v
update_compile_order -fileset sources_1
add_files -norecurse F:/calculator/calculator_hex.v
WARNING: [filemgmt 56-12] File 'F:/calculator/calculator_hex.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_display
ERROR: [VRFC 10-1280] procedural assignment to a non-register button_t is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:26]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_en is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_en is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:35]
ERROR: [VRFC 10-2951] 'i' is not a constant [F:/calculator/calculator_display.v:38]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [F:/calculator/calculator_display.v:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:39]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:40]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:42]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:43]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:45]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/calculator/calculator.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/calculator/calculator.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_display
ERROR: [VRFC 10-1280] procedural assignment to a non-register button_t is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:26]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_en is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_en is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:35]
ERROR: [VRFC 10-2951] 'i' is not a constant [F:/calculator/calculator_display.v:38]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [F:/calculator/calculator_display.v:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:39]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:40]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:42]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:43]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:45]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/calculator/calculator.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/calculator/calculator.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_display
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_en is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_en is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:35]
ERROR: [VRFC 10-2951] 'i' is not a constant [F:/calculator/calculator_display.v:38]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [F:/calculator/calculator_display.v:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:39]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:40]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:42]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:43]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
ERROR: [VRFC 10-818] illegal expression in target [F:/calculator/calculator_display.v:45]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led_ca is not permitted, left-hand side should be reg/integer/time/genvar [F:/calculator/calculator_display.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:46]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/calculator/calculator.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/calculator/calculator.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_display
ERROR: [VRFC 10-2951] 'i' is not a constant [F:/calculator/calculator_display.v:38]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [F:/calculator/calculator_display.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:54]
ERROR: [VRFC 10-2951] 'i' is not a constant [F:/calculator/calculator_display.v:62]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [F:/calculator/calculator_display.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:75]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:76]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:77]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:78]
ERROR: [VRFC 10-2865] module 'calculator_display' ignored due to previous errors [F:/calculator/calculator_display.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/calculator/calculator.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/calculator/calculator.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_display
ERROR: [VRFC 10-2951] 'cal_result' is not a constant [F:/calculator/calculator_display.v:20]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:52]
ERROR: [VRFC 10-2989] 'remp' is not declared [F:/calculator/calculator_display.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:75]
ERROR: [VRFC 10-2865] module 'calculator_display' ignored due to previous errors [F:/calculator/calculator_display.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/calculator/calculator.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/calculator/calculator.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_display
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:52]
ERROR: [VRFC 10-2989] 'remp' is not declared [F:/calculator/calculator_display.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:75]
ERROR: [VRFC 10-2865] module 'calculator_display' ignored due to previous errors [F:/calculator/calculator_display.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/calculator/calculator.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/calculator/calculator.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_display
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_hex
ERROR: [VRFC 10-2989] 'rst_n' is not declared [F:/calculator/calculator_hex.v:16]
ERROR: [VRFC 10-2865] module 'calculator_hex' ignored due to previous errors [F:/calculator/calculator_hex.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/calculator/calculator.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/calculator/calculator.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_display
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2458] undeclared symbol locked, assumed default net type wire [F:/calculator/calculator_top.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol led_en, assumed default net type wire [F:/calculator/testbench.v:163]
INFO: [VRFC 10-2458] undeclared symbol led_ca, assumed default net type wire [F:/calculator/testbench.v:164]
INFO: [VRFC 10-2458] undeclared symbol led_cb, assumed default net type wire [F:/calculator/testbench.v:165]
INFO: [VRFC 10-2458] undeclared symbol led_cc, assumed default net type wire [F:/calculator/testbench.v:166]
INFO: [VRFC 10-2458] undeclared symbol led_cd, assumed default net type wire [F:/calculator/testbench.v:167]
INFO: [VRFC 10-2458] undeclared symbol led_ce, assumed default net type wire [F:/calculator/testbench.v:168]
INFO: [VRFC 10-2458] undeclared symbol led_cf, assumed default net type wire [F:/calculator/testbench.v:169]
INFO: [VRFC 10-2458] undeclared symbol led_cg, assumed default net type wire [F:/calculator/testbench.v:170]
INFO: [VRFC 10-2458] undeclared symbol led_dp, assumed default net type wire [F:/calculator/testbench.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 81925f097e63424c9ab0fd0d96af6a6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'led_en' [F:/calculator/testbench.v:163]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.calculator_hex
Compiling module xil_defaultlib.calculator_display
Compiling module xil_defaultlib.calculator_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/calculator/calculator.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 19 22:25:33 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1067.445 ; gain = 40.352
add_files -fileset constrs_1 -norecurse F:/calculator/clk.xdc
launch_runs synth_1 -jobs 8
[Sun Dec 19 22:38:29 2021] Launched synth_1...
Run output will be captured here: F:/calculator/calculator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec 19 22:42:55 2021] Launched synth_1...
Run output will be captured here: F:/calculator/calculator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec 19 22:44:14 2021] Launched synth_1...
Run output will be captured here: F:/calculator/calculator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec 19 22:45:41 2021] Launched synth_1...
Run output will be captured here: F:/calculator/calculator.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_display
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol led_en, assumed default net type wire [F:/calculator/testbench.v:163]
INFO: [VRFC 10-2458] undeclared symbol led_ca, assumed default net type wire [F:/calculator/testbench.v:164]
INFO: [VRFC 10-2458] undeclared symbol led_cb, assumed default net type wire [F:/calculator/testbench.v:165]
INFO: [VRFC 10-2458] undeclared symbol led_cc, assumed default net type wire [F:/calculator/testbench.v:166]
INFO: [VRFC 10-2458] undeclared symbol led_cd, assumed default net type wire [F:/calculator/testbench.v:167]
INFO: [VRFC 10-2458] undeclared symbol led_ce, assumed default net type wire [F:/calculator/testbench.v:168]
INFO: [VRFC 10-2458] undeclared symbol led_cf, assumed default net type wire [F:/calculator/testbench.v:169]
INFO: [VRFC 10-2458] undeclared symbol led_cg, assumed default net type wire [F:/calculator/testbench.v:170]
INFO: [VRFC 10-2458] undeclared symbol led_dp, assumed default net type wire [F:/calculator/testbench.v:171]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 81925f097e63424c9ab0fd0d96af6a6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'led_en' [F:/calculator/testbench.v:163]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.calculator_hex
Compiling module xil_defaultlib.calculator_display
Compiling module xil_defaultlib.calculator_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.516 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/calculator/calculator.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 19 22:48:50 2021] Launched synth_1...
Run output will be captured here: F:/calculator/calculator.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Dec 19 22:49:29 2021] Launched impl_1...
Run output will be captured here: F:/calculator/calculator.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec 19 22:50:38 2021] Launched impl_1...
Run output will be captured here: F:/calculator/calculator.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse F:/calculator/pin.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/calculator/calculator.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec 19 22:51:56 2021] Launched synth_1...
Run output will be captured here: F:/calculator/calculator.runs/synth_1/runme.log
[Sun Dec 19 22:51:56 2021] Launched impl_1...
Run output will be captured here: F:/calculator/calculator.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/calculator/calculator.runs/impl_1/calculator_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/calculator/calculator.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 19 22:55:12 2021] Launched synth_1...
Run output will be captured here: F:/calculator/calculator.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Dec 19 22:55:49 2021] Launched impl_1...
Run output will be captured here: F:/calculator/calculator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec 19 22:57:02 2021] Launched impl_1...
Run output will be captured here: F:/calculator/calculator.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/calculator/calculator.runs/impl_1/calculator_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_display
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol led_en, assumed default net type wire [F:/calculator/testbench.v:163]
INFO: [VRFC 10-2458] undeclared symbol led_ca, assumed default net type wire [F:/calculator/testbench.v:164]
INFO: [VRFC 10-2458] undeclared symbol led_cb, assumed default net type wire [F:/calculator/testbench.v:165]
INFO: [VRFC 10-2458] undeclared symbol led_cc, assumed default net type wire [F:/calculator/testbench.v:166]
INFO: [VRFC 10-2458] undeclared symbol led_cd, assumed default net type wire [F:/calculator/testbench.v:167]
INFO: [VRFC 10-2458] undeclared symbol led_ce, assumed default net type wire [F:/calculator/testbench.v:168]
INFO: [VRFC 10-2458] undeclared symbol led_cf, assumed default net type wire [F:/calculator/testbench.v:169]
INFO: [VRFC 10-2458] undeclared symbol led_cg, assumed default net type wire [F:/calculator/testbench.v:170]
INFO: [VRFC 10-2458] undeclared symbol led_dp, assumed default net type wire [F:/calculator/testbench.v:171]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 81925f097e63424c9ab0fd0d96af6a6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'led_en' [F:/calculator/testbench.v:163]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.calculator_hex
Compiling module xil_defaultlib.calculator_display
Compiling module xil_defaultlib.calculator_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3199.875 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_display
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol led_en, assumed default net type wire [F:/calculator/testbench.v:163]
INFO: [VRFC 10-2458] undeclared symbol led_ca, assumed default net type wire [F:/calculator/testbench.v:164]
INFO: [VRFC 10-2458] undeclared symbol led_cb, assumed default net type wire [F:/calculator/testbench.v:165]
INFO: [VRFC 10-2458] undeclared symbol led_cc, assumed default net type wire [F:/calculator/testbench.v:166]
INFO: [VRFC 10-2458] undeclared symbol led_cd, assumed default net type wire [F:/calculator/testbench.v:167]
INFO: [VRFC 10-2458] undeclared symbol led_ce, assumed default net type wire [F:/calculator/testbench.v:168]
INFO: [VRFC 10-2458] undeclared symbol led_cf, assumed default net type wire [F:/calculator/testbench.v:169]
INFO: [VRFC 10-2458] undeclared symbol led_cg, assumed default net type wire [F:/calculator/testbench.v:170]
INFO: [VRFC 10-2458] undeclared symbol led_dp, assumed default net type wire [F:/calculator/testbench.v:171]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 81925f097e63424c9ab0fd0d96af6a6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'led_en' [F:/calculator/testbench.v:163]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.calculator_hex
Compiling module xil_defaultlib.calculator_display
Compiling module xil_defaultlib.calculator_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3199.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_display
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2458] undeclared symbol locked, assumed default net type wire [F:/calculator/calculator_top.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol led_en, assumed default net type wire [F:/calculator/testbench.v:163]
INFO: [VRFC 10-2458] undeclared symbol led_ca, assumed default net type wire [F:/calculator/testbench.v:164]
INFO: [VRFC 10-2458] undeclared symbol led_cb, assumed default net type wire [F:/calculator/testbench.v:165]
INFO: [VRFC 10-2458] undeclared symbol led_cc, assumed default net type wire [F:/calculator/testbench.v:166]
INFO: [VRFC 10-2458] undeclared symbol led_cd, assumed default net type wire [F:/calculator/testbench.v:167]
INFO: [VRFC 10-2458] undeclared symbol led_ce, assumed default net type wire [F:/calculator/testbench.v:168]
INFO: [VRFC 10-2458] undeclared symbol led_cf, assumed default net type wire [F:/calculator/testbench.v:169]
INFO: [VRFC 10-2458] undeclared symbol led_cg, assumed default net type wire [F:/calculator/testbench.v:170]
INFO: [VRFC 10-2458] undeclared symbol led_dp, assumed default net type wire [F:/calculator/testbench.v:171]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 81925f097e63424c9ab0fd0d96af6a6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'led_en' [F:/calculator/testbench.v:163]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.calculator_hex
Compiling module xil_defaultlib.calculator_display
Compiling module xil_defaultlib.calculator_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3199.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_display
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/calculator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/calculator/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol led_en, assumed default net type wire [F:/calculator/testbench.v:163]
INFO: [VRFC 10-2458] undeclared symbol led_ca, assumed default net type wire [F:/calculator/testbench.v:164]
INFO: [VRFC 10-2458] undeclared symbol led_cb, assumed default net type wire [F:/calculator/testbench.v:165]
INFO: [VRFC 10-2458] undeclared symbol led_cc, assumed default net type wire [F:/calculator/testbench.v:166]
INFO: [VRFC 10-2458] undeclared symbol led_cd, assumed default net type wire [F:/calculator/testbench.v:167]
INFO: [VRFC 10-2458] undeclared symbol led_ce, assumed default net type wire [F:/calculator/testbench.v:168]
INFO: [VRFC 10-2458] undeclared symbol led_cf, assumed default net type wire [F:/calculator/testbench.v:169]
INFO: [VRFC 10-2458] undeclared symbol led_cg, assumed default net type wire [F:/calculator/testbench.v:170]
INFO: [VRFC 10-2458] undeclared symbol led_dp, assumed default net type wire [F:/calculator/testbench.v:171]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 81925f097e63424c9ab0fd0d96af6a6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'led_en' [F:/calculator/testbench.v:163]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/calculator/calculator_display.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.calculator_hex
Compiling module xil_defaultlib.calculator_display
Compiling module xil_defaultlib.calculator_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3199.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 19 23:25:01 2021...
