<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>sources_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>76c617a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>76c617a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>AXI/AXIS_M.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXIS_S.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Full/AXI_Full_Master_INTR_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Full/AXI_Full_Master_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Full/AXI_Full_Slave_INTR_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Full/AXI_Full_Slave_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_INTR.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Lite/AXI_Lite_Master_INTR_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Lite/AXI_Lite_Master_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Lite/AXI_Lite_Slave_INTR_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Lite/AXI_Lite_Slave_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Lite_M.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Lite_Slave.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_M.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_S.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Stream/AXIS_Master_INTR_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Stream/AXIS_Master_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Stream/AXIS_Slave_INTR_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Stream/AXIS_Slave_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Arb/arb_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Arb/prior_arb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/AXI/AXI_FULL_M_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/AXI/axi_slave_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Cameralink/Cameralink_36bit_Medium_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Cameralink/cameralink_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Cameralink/Cameralink_Route_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Cameralink/Ex_Sync_Gen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Cameralink/Image_Gen_36bit_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Cameralink/tb_cameralink_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Cameralink/Three_Cmos_Sync.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Cameralink/Timing_Gen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/FIFO/sync_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/FIFO/sync_standard_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/FIFO/syn_fifo_dif.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/FIFO/tb_sync_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/FIFO/xpm_fifo_async.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/FIFO/xpm_fifo_sync.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/IIC/i2c_dri.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/IIC/i2c_ov7725_rgb565_cfg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Intel8080/intel_8080.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Par2Ser.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Ser2Par.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Sign_sync/grab_edge_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Sign_sync/Sync_Pulse_Fast2Slow.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Sign_sync/Sync_Pulse_Slow2Fast.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/SPI/spi_master_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/SPI/spi_master_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/SPI/spi_slave_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/SPI/sync_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Timer/Timer_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/core/uart_bit_rx_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/core/uart_bit_tx_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/module/arb_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/module/uart_reg_channel_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/module/uart_reg_delay_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/module/warning_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/reg/uart_reg_rx_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/reg/uart_reg_tx_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/uart_top_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/arp/arp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/arp/arp_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/arp/arp_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/arp/crc32_d8.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/eth_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/eth_udp_loop.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/gmii_to_rgmii/gmii_to_rgmii.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/gmii_to_rgmii/rgmii_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/gmii_to_rgmii/rgmii_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/state_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/udp/udp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/udp/udp_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/udp/udp_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/valid-ready/valid_ready_master_Template.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/valid-ready/valid_ready_slave_Template.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/ADC/AD7671/AD7671_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/ADC/AD7671/ad7671_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/ADC/AD7671/spi_read_x16.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/ADC/LM98725/LM98725_SPI_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/CCD/CCD201/CCD201_Timing_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/CCD/ICX424/icx424_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/CCD/ICX424/ICX424_Timing.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/CCD/TDI/Mode_Selector.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/CCD/TDI/TDI_Timing_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DAC/AD5302/ad5302_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DAC/AD5302/spi_master_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DAC/AD5302/tb_ad5302_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DAC/MCP4022/mcp4022_control_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DAC/MCP4022/mcp4022_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DDR/ETH_DDR_ctr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DDR/Linear_DDR_ctr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DDR/test/Frame_CM_generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DDR/test/Frame_Timing_Generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DDR/test/Linear_CM_generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DDR/test/Linear_Timing_Generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/IO/io_control_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/LCD/SSD1289/intel_8080.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/LCD/SSD1289/SSD1289_Init_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/LCD/SSD1289/SSD1289_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/LCD/SSD1289/SSD1289_Plot_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ISP/DET/det_timing.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>new/always_for_test.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rgb24to48.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>spi_slave_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_107b21e0</spirit:userFileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>AXI/AXIS_M.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXIS_S.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Full/AXI_Full_Master_INTR_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Full/AXI_Full_Master_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Full/AXI_Full_Slave_INTR_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Full/AXI_Full_Slave_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_INTR.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Lite/AXI_Lite_Master_INTR_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Lite/AXI_Lite_Master_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Lite/AXI_Lite_Slave_INTR_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Lite/AXI_Lite_Slave_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Lite_M.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Lite_Slave.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_M.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_S.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Stream/AXIS_Master_INTR_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Stream/AXIS_Master_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Stream/AXIS_Slave_INTR_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>AXI/AXI_Stream/AXIS_Slave_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Arb/arb_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Arb/prior_arb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/AXI/AXI_FULL_M_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/AXI/axi_slave_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Cameralink/Cameralink_36bit_Medium_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Cameralink/cameralink_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Cameralink/Cameralink_Route_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Cameralink/Ex_Sync_Gen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Cameralink/Image_Gen_36bit_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Cameralink/tb_cameralink_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Cameralink/Three_Cmos_Sync.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Cameralink/Timing_Gen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/FIFO/sync_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/FIFO/sync_standard_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/FIFO/syn_fifo_dif.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/FIFO/tb_sync_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/FIFO/xpm_fifo_async.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/FIFO/xpm_fifo_sync.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/IIC/i2c_dri.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/IIC/i2c_ov7725_rgb565_cfg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Intel8080/intel_8080.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Par2Ser.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Ser2Par.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Sign_sync/grab_edge_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Sign_sync/Sync_Pulse_Fast2Slow.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Sign_sync/Sync_Pulse_Slow2Fast.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/SPI/spi_master_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/SPI/spi_master_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/SPI/spi_slave_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/SPI/sync_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/Timer/Timer_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/core/uart_bit_rx_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/core/uart_bit_tx_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/module/arb_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/module/uart_reg_channel_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/module/uart_reg_delay_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/module/warning_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/reg/uart_reg_rx_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/reg/uart_reg_tx_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UART/uart_top_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/arp/arp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/arp/arp_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/arp/arp_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/arp/crc32_d8.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/eth_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/eth_udp_loop.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/gmii_to_rgmii/gmii_to_rgmii.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/gmii_to_rgmii/rgmii_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/gmii_to_rgmii/rgmii_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/state_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/udp/udp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/udp/udp_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/UDP/udp/udp_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/valid-ready/valid_ready_master_Template.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Core/valid-ready/valid_ready_slave_Template.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/ADC/AD7671/AD7671_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/ADC/AD7671/ad7671_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/ADC/AD7671/spi_read_x16.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/ADC/LM98725/LM98725_SPI_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/CCD/CCD201/CCD201_Timing_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/CCD/ICX424/icx424_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/CCD/ICX424/ICX424_Timing.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/CCD/TDI/Mode_Selector.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/CCD/TDI/TDI_Timing_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DAC/AD5302/ad5302_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DAC/AD5302/spi_master_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DAC/AD5302/tb_ad5302_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DAC/MCP4022/mcp4022_control_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DAC/MCP4022/mcp4022_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DDR/ETH_DDR_ctr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DDR/Linear_DDR_ctr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DDR/test/Frame_CM_generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DDR/test/Frame_Timing_Generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DDR/test/Linear_CM_generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/DDR/test/Linear_Timing_Generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/IO/io_control_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/LCD/SSD1289/intel_8080.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/LCD/SSD1289/SSD1289_Init_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/LCD/SSD1289/SSD1289_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Driver/LCD/SSD1289/SSD1289_Plot_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ISP/DET/det_timing.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>new/always_for_test.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rgb24to48.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>spi_slave_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>sources_1</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>xilinx.com:ip:sources_1:1.0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">sources_1_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>sources_1_v1_0</xilinx:displayName>
      <xilinx:hideInCatalogGUI>true</xilinx:hideInCatalogGUI>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-11-06T08:42:47Z</xilinx:coreCreationDateTime>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2022.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d2feb0ab"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
