/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [14:0] _04_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [33:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_1_13z = !(celloutsig_1_11z ? celloutsig_1_4z : 1'h1);
  assign celloutsig_0_11z = !(celloutsig_0_4z[2] ? celloutsig_0_2z : celloutsig_0_2z);
  assign celloutsig_0_15z = !(celloutsig_0_4z[1] ? celloutsig_0_10z : celloutsig_0_11z);
  assign celloutsig_1_0z = in_data[188] | ~(in_data[171]);
  assign celloutsig_1_19z = celloutsig_1_11z ^ celloutsig_1_1z;
  assign celloutsig_0_22z = celloutsig_0_1z ^ celloutsig_0_4z[0];
  assign celloutsig_0_1z = ~(_03_ ^ in_data[28]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z ^ _02_);
  assign celloutsig_0_20z = in_data[26:19] + in_data[37:30];
  reg [14:0] _15_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _15_ <= 15'h0000;
    else _15_ <= in_data[76:62];
  assign { _04_[14:9], _02_, _04_[7], _01_, _04_[5:3], _03_, _00_, _04_[0] } = _15_;
  assign celloutsig_1_7z = celloutsig_1_2z[12:6] & { in_data[145:140], celloutsig_1_6z };
  assign celloutsig_1_4z = celloutsig_1_3z[4:2] > in_data[126:124];
  assign celloutsig_0_21z = { _01_, _04_[5:3], _03_, _00_, _04_[0], celloutsig_0_15z } && celloutsig_0_20z;
  assign celloutsig_1_1z = in_data[142:139] < in_data[113:110];
  assign celloutsig_0_3z = - in_data[40:31];
  assign celloutsig_1_2z = - { in_data[161:129], celloutsig_1_0z };
  assign celloutsig_0_10z = ^ celloutsig_0_5z[6:2];
  assign celloutsig_1_3z = celloutsig_1_2z[19:13] >> in_data[137:131];
  assign celloutsig_0_4z = { in_data[58:56], celloutsig_0_1z } >>> { celloutsig_0_3z[3:1], celloutsig_0_2z };
  assign celloutsig_0_5z = { in_data[7:4], celloutsig_0_4z } - { celloutsig_0_3z[8:5], celloutsig_0_4z };
  assign celloutsig_1_11z = ~((celloutsig_1_6z & celloutsig_1_2z[28]) | celloutsig_1_2z[25]);
  assign celloutsig_1_18z = ~((celloutsig_1_6z & celloutsig_1_7z[0]) | celloutsig_1_13z);
  assign { _04_[8], _04_[6], _04_[2:1] } = { _02_, _01_, _03_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
