
multiplexer1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d78  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08003f00  08003f00  00013f00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f70  08003f70  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003f70  08003f70  00013f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f78  08003f78  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f78  08003f78  00013f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f7c  08003f7c  00013f7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003f80  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000204  20000070  20000070  00020070  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20000274  20000274  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 14 .debug_info   000051e0  00000000  00000000  000200e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001217  00000000  00000000  000252c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000510  00000000  00000000  000264e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000003b7  00000000  00000000  000269f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00020df0  00000000  00000000  00026da7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00005ff3  00000000  00000000  00047b97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ccce1  00000000  00000000  0004db8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000192c  00000000  00000000  0011a86c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  0011c198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003ee8 	.word	0x08003ee8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	08003ee8 	.word	0x08003ee8

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_uldivmod>:
 8000aa0:	b953      	cbnz	r3, 8000ab8 <__aeabi_uldivmod+0x18>
 8000aa2:	b94a      	cbnz	r2, 8000ab8 <__aeabi_uldivmod+0x18>
 8000aa4:	2900      	cmp	r1, #0
 8000aa6:	bf08      	it	eq
 8000aa8:	2800      	cmpeq	r0, #0
 8000aaa:	bf1c      	itt	ne
 8000aac:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ab0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ab4:	f000 b970 	b.w	8000d98 <__aeabi_idiv0>
 8000ab8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000abc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ac0:	f000 f806 	bl	8000ad0 <__udivmoddi4>
 8000ac4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000acc:	b004      	add	sp, #16
 8000ace:	4770      	bx	lr

08000ad0 <__udivmoddi4>:
 8000ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad4:	9e08      	ldr	r6, [sp, #32]
 8000ad6:	460d      	mov	r5, r1
 8000ad8:	4604      	mov	r4, r0
 8000ada:	460f      	mov	r7, r1
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d14a      	bne.n	8000b76 <__udivmoddi4+0xa6>
 8000ae0:	428a      	cmp	r2, r1
 8000ae2:	4694      	mov	ip, r2
 8000ae4:	d965      	bls.n	8000bb2 <__udivmoddi4+0xe2>
 8000ae6:	fab2 f382 	clz	r3, r2
 8000aea:	b143      	cbz	r3, 8000afe <__udivmoddi4+0x2e>
 8000aec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000af0:	f1c3 0220 	rsb	r2, r3, #32
 8000af4:	409f      	lsls	r7, r3
 8000af6:	fa20 f202 	lsr.w	r2, r0, r2
 8000afa:	4317      	orrs	r7, r2
 8000afc:	409c      	lsls	r4, r3
 8000afe:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b02:	fa1f f58c 	uxth.w	r5, ip
 8000b06:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b0a:	0c22      	lsrs	r2, r4, #16
 8000b0c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000b10:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b14:	fb01 f005 	mul.w	r0, r1, r5
 8000b18:	4290      	cmp	r0, r2
 8000b1a:	d90a      	bls.n	8000b32 <__udivmoddi4+0x62>
 8000b1c:	eb1c 0202 	adds.w	r2, ip, r2
 8000b20:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000b24:	f080 811c 	bcs.w	8000d60 <__udivmoddi4+0x290>
 8000b28:	4290      	cmp	r0, r2
 8000b2a:	f240 8119 	bls.w	8000d60 <__udivmoddi4+0x290>
 8000b2e:	3902      	subs	r1, #2
 8000b30:	4462      	add	r2, ip
 8000b32:	1a12      	subs	r2, r2, r0
 8000b34:	b2a4      	uxth	r4, r4
 8000b36:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b3a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b3e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b42:	fb00 f505 	mul.w	r5, r0, r5
 8000b46:	42a5      	cmp	r5, r4
 8000b48:	d90a      	bls.n	8000b60 <__udivmoddi4+0x90>
 8000b4a:	eb1c 0404 	adds.w	r4, ip, r4
 8000b4e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000b52:	f080 8107 	bcs.w	8000d64 <__udivmoddi4+0x294>
 8000b56:	42a5      	cmp	r5, r4
 8000b58:	f240 8104 	bls.w	8000d64 <__udivmoddi4+0x294>
 8000b5c:	4464      	add	r4, ip
 8000b5e:	3802      	subs	r0, #2
 8000b60:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b64:	1b64      	subs	r4, r4, r5
 8000b66:	2100      	movs	r1, #0
 8000b68:	b11e      	cbz	r6, 8000b72 <__udivmoddi4+0xa2>
 8000b6a:	40dc      	lsrs	r4, r3
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	e9c6 4300 	strd	r4, r3, [r6]
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	428b      	cmp	r3, r1
 8000b78:	d908      	bls.n	8000b8c <__udivmoddi4+0xbc>
 8000b7a:	2e00      	cmp	r6, #0
 8000b7c:	f000 80ed 	beq.w	8000d5a <__udivmoddi4+0x28a>
 8000b80:	2100      	movs	r1, #0
 8000b82:	e9c6 0500 	strd	r0, r5, [r6]
 8000b86:	4608      	mov	r0, r1
 8000b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b8c:	fab3 f183 	clz	r1, r3
 8000b90:	2900      	cmp	r1, #0
 8000b92:	d149      	bne.n	8000c28 <__udivmoddi4+0x158>
 8000b94:	42ab      	cmp	r3, r5
 8000b96:	d302      	bcc.n	8000b9e <__udivmoddi4+0xce>
 8000b98:	4282      	cmp	r2, r0
 8000b9a:	f200 80f8 	bhi.w	8000d8e <__udivmoddi4+0x2be>
 8000b9e:	1a84      	subs	r4, r0, r2
 8000ba0:	eb65 0203 	sbc.w	r2, r5, r3
 8000ba4:	2001      	movs	r0, #1
 8000ba6:	4617      	mov	r7, r2
 8000ba8:	2e00      	cmp	r6, #0
 8000baa:	d0e2      	beq.n	8000b72 <__udivmoddi4+0xa2>
 8000bac:	e9c6 4700 	strd	r4, r7, [r6]
 8000bb0:	e7df      	b.n	8000b72 <__udivmoddi4+0xa2>
 8000bb2:	b902      	cbnz	r2, 8000bb6 <__udivmoddi4+0xe6>
 8000bb4:	deff      	udf	#255	; 0xff
 8000bb6:	fab2 f382 	clz	r3, r2
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	f040 8090 	bne.w	8000ce0 <__udivmoddi4+0x210>
 8000bc0:	1a8a      	subs	r2, r1, r2
 8000bc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bc6:	fa1f fe8c 	uxth.w	lr, ip
 8000bca:	2101      	movs	r1, #1
 8000bcc:	fbb2 f5f7 	udiv	r5, r2, r7
 8000bd0:	fb07 2015 	mls	r0, r7, r5, r2
 8000bd4:	0c22      	lsrs	r2, r4, #16
 8000bd6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000bda:	fb0e f005 	mul.w	r0, lr, r5
 8000bde:	4290      	cmp	r0, r2
 8000be0:	d908      	bls.n	8000bf4 <__udivmoddi4+0x124>
 8000be2:	eb1c 0202 	adds.w	r2, ip, r2
 8000be6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000bea:	d202      	bcs.n	8000bf2 <__udivmoddi4+0x122>
 8000bec:	4290      	cmp	r0, r2
 8000bee:	f200 80cb 	bhi.w	8000d88 <__udivmoddi4+0x2b8>
 8000bf2:	4645      	mov	r5, r8
 8000bf4:	1a12      	subs	r2, r2, r0
 8000bf6:	b2a4      	uxth	r4, r4
 8000bf8:	fbb2 f0f7 	udiv	r0, r2, r7
 8000bfc:	fb07 2210 	mls	r2, r7, r0, r2
 8000c00:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c04:	fb0e fe00 	mul.w	lr, lr, r0
 8000c08:	45a6      	cmp	lr, r4
 8000c0a:	d908      	bls.n	8000c1e <__udivmoddi4+0x14e>
 8000c0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c10:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c14:	d202      	bcs.n	8000c1c <__udivmoddi4+0x14c>
 8000c16:	45a6      	cmp	lr, r4
 8000c18:	f200 80bb 	bhi.w	8000d92 <__udivmoddi4+0x2c2>
 8000c1c:	4610      	mov	r0, r2
 8000c1e:	eba4 040e 	sub.w	r4, r4, lr
 8000c22:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c26:	e79f      	b.n	8000b68 <__udivmoddi4+0x98>
 8000c28:	f1c1 0720 	rsb	r7, r1, #32
 8000c2c:	408b      	lsls	r3, r1
 8000c2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c36:	fa05 f401 	lsl.w	r4, r5, r1
 8000c3a:	fa20 f307 	lsr.w	r3, r0, r7
 8000c3e:	40fd      	lsrs	r5, r7
 8000c40:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c44:	4323      	orrs	r3, r4
 8000c46:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c4a:	fa1f fe8c 	uxth.w	lr, ip
 8000c4e:	fb09 5518 	mls	r5, r9, r8, r5
 8000c52:	0c1c      	lsrs	r4, r3, #16
 8000c54:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c58:	fb08 f50e 	mul.w	r5, r8, lr
 8000c5c:	42a5      	cmp	r5, r4
 8000c5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000c62:	fa00 f001 	lsl.w	r0, r0, r1
 8000c66:	d90b      	bls.n	8000c80 <__udivmoddi4+0x1b0>
 8000c68:	eb1c 0404 	adds.w	r4, ip, r4
 8000c6c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000c70:	f080 8088 	bcs.w	8000d84 <__udivmoddi4+0x2b4>
 8000c74:	42a5      	cmp	r5, r4
 8000c76:	f240 8085 	bls.w	8000d84 <__udivmoddi4+0x2b4>
 8000c7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000c7e:	4464      	add	r4, ip
 8000c80:	1b64      	subs	r4, r4, r5
 8000c82:	b29d      	uxth	r5, r3
 8000c84:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c88:	fb09 4413 	mls	r4, r9, r3, r4
 8000c8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c90:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c94:	45a6      	cmp	lr, r4
 8000c96:	d908      	bls.n	8000caa <__udivmoddi4+0x1da>
 8000c98:	eb1c 0404 	adds.w	r4, ip, r4
 8000c9c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000ca0:	d26c      	bcs.n	8000d7c <__udivmoddi4+0x2ac>
 8000ca2:	45a6      	cmp	lr, r4
 8000ca4:	d96a      	bls.n	8000d7c <__udivmoddi4+0x2ac>
 8000ca6:	3b02      	subs	r3, #2
 8000ca8:	4464      	add	r4, ip
 8000caa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cae:	fba3 9502 	umull	r9, r5, r3, r2
 8000cb2:	eba4 040e 	sub.w	r4, r4, lr
 8000cb6:	42ac      	cmp	r4, r5
 8000cb8:	46c8      	mov	r8, r9
 8000cba:	46ae      	mov	lr, r5
 8000cbc:	d356      	bcc.n	8000d6c <__udivmoddi4+0x29c>
 8000cbe:	d053      	beq.n	8000d68 <__udivmoddi4+0x298>
 8000cc0:	b156      	cbz	r6, 8000cd8 <__udivmoddi4+0x208>
 8000cc2:	ebb0 0208 	subs.w	r2, r0, r8
 8000cc6:	eb64 040e 	sbc.w	r4, r4, lr
 8000cca:	fa04 f707 	lsl.w	r7, r4, r7
 8000cce:	40ca      	lsrs	r2, r1
 8000cd0:	40cc      	lsrs	r4, r1
 8000cd2:	4317      	orrs	r7, r2
 8000cd4:	e9c6 7400 	strd	r7, r4, [r6]
 8000cd8:	4618      	mov	r0, r3
 8000cda:	2100      	movs	r1, #0
 8000cdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce0:	f1c3 0120 	rsb	r1, r3, #32
 8000ce4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ce8:	fa20 f201 	lsr.w	r2, r0, r1
 8000cec:	fa25 f101 	lsr.w	r1, r5, r1
 8000cf0:	409d      	lsls	r5, r3
 8000cf2:	432a      	orrs	r2, r5
 8000cf4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cf8:	fa1f fe8c 	uxth.w	lr, ip
 8000cfc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d00:	fb07 1510 	mls	r5, r7, r0, r1
 8000d04:	0c11      	lsrs	r1, r2, #16
 8000d06:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d0a:	fb00 f50e 	mul.w	r5, r0, lr
 8000d0e:	428d      	cmp	r5, r1
 8000d10:	fa04 f403 	lsl.w	r4, r4, r3
 8000d14:	d908      	bls.n	8000d28 <__udivmoddi4+0x258>
 8000d16:	eb1c 0101 	adds.w	r1, ip, r1
 8000d1a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000d1e:	d22f      	bcs.n	8000d80 <__udivmoddi4+0x2b0>
 8000d20:	428d      	cmp	r5, r1
 8000d22:	d92d      	bls.n	8000d80 <__udivmoddi4+0x2b0>
 8000d24:	3802      	subs	r0, #2
 8000d26:	4461      	add	r1, ip
 8000d28:	1b49      	subs	r1, r1, r5
 8000d2a:	b292      	uxth	r2, r2
 8000d2c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d30:	fb07 1115 	mls	r1, r7, r5, r1
 8000d34:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d38:	fb05 f10e 	mul.w	r1, r5, lr
 8000d3c:	4291      	cmp	r1, r2
 8000d3e:	d908      	bls.n	8000d52 <__udivmoddi4+0x282>
 8000d40:	eb1c 0202 	adds.w	r2, ip, r2
 8000d44:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d48:	d216      	bcs.n	8000d78 <__udivmoddi4+0x2a8>
 8000d4a:	4291      	cmp	r1, r2
 8000d4c:	d914      	bls.n	8000d78 <__udivmoddi4+0x2a8>
 8000d4e:	3d02      	subs	r5, #2
 8000d50:	4462      	add	r2, ip
 8000d52:	1a52      	subs	r2, r2, r1
 8000d54:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000d58:	e738      	b.n	8000bcc <__udivmoddi4+0xfc>
 8000d5a:	4631      	mov	r1, r6
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	e708      	b.n	8000b72 <__udivmoddi4+0xa2>
 8000d60:	4639      	mov	r1, r7
 8000d62:	e6e6      	b.n	8000b32 <__udivmoddi4+0x62>
 8000d64:	4610      	mov	r0, r2
 8000d66:	e6fb      	b.n	8000b60 <__udivmoddi4+0x90>
 8000d68:	4548      	cmp	r0, r9
 8000d6a:	d2a9      	bcs.n	8000cc0 <__udivmoddi4+0x1f0>
 8000d6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000d70:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000d74:	3b01      	subs	r3, #1
 8000d76:	e7a3      	b.n	8000cc0 <__udivmoddi4+0x1f0>
 8000d78:	4645      	mov	r5, r8
 8000d7a:	e7ea      	b.n	8000d52 <__udivmoddi4+0x282>
 8000d7c:	462b      	mov	r3, r5
 8000d7e:	e794      	b.n	8000caa <__udivmoddi4+0x1da>
 8000d80:	4640      	mov	r0, r8
 8000d82:	e7d1      	b.n	8000d28 <__udivmoddi4+0x258>
 8000d84:	46d0      	mov	r8, sl
 8000d86:	e77b      	b.n	8000c80 <__udivmoddi4+0x1b0>
 8000d88:	3d02      	subs	r5, #2
 8000d8a:	4462      	add	r2, ip
 8000d8c:	e732      	b.n	8000bf4 <__udivmoddi4+0x124>
 8000d8e:	4608      	mov	r0, r1
 8000d90:	e70a      	b.n	8000ba8 <__udivmoddi4+0xd8>
 8000d92:	4464      	add	r4, ip
 8000d94:	3802      	subs	r0, #2
 8000d96:	e742      	b.n	8000c1e <__udivmoddi4+0x14e>

08000d98 <__aeabi_idiv0>:
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop

08000d9c <switchMuxPin>:

}


void switchMuxPin(int mux, int pin)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	6039      	str	r1, [r7, #0]
	switch (pin){
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	2b07      	cmp	r3, #7
 8000daa:	f200 817b 	bhi.w	80010a4 <switchMuxPin+0x308>
 8000dae:	a201      	add	r2, pc, #4	; (adr r2, 8000db4 <switchMuxPin+0x18>)
 8000db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000db4:	08000dd5 	.word	0x08000dd5
 8000db8:	08000e2f 	.word	0x08000e2f
 8000dbc:	08000e89 	.word	0x08000e89
 8000dc0:	08000ee3 	.word	0x08000ee3
 8000dc4:	08000f3d 	.word	0x08000f3d
 8000dc8:	08000f97 	.word	0x08000f97
 8000dcc:	08000ff1 	.word	0x08000ff1
 8000dd0:	0800104b 	.word	0x0800104b
	case 0:
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][0], GPIO_PIN_RESET);
 8000dd4:	49b5      	ldr	r1, [pc, #724]	; (80010ac <switchMuxPin+0x310>)
 8000dd6:	687a      	ldr	r2, [r7, #4]
 8000dd8:	4613      	mov	r3, r2
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	4413      	add	r3, r2
 8000dde:	009b      	lsls	r3, r3, #2
 8000de0:	440b      	add	r3, r1
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	b29b      	uxth	r3, r3
 8000de6:	2200      	movs	r2, #0
 8000de8:	4619      	mov	r1, r3
 8000dea:	48b1      	ldr	r0, [pc, #708]	; (80010b0 <switchMuxPin+0x314>)
 8000dec:	f001 fc94 	bl	8002718 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][1], GPIO_PIN_RESET);
 8000df0:	49ae      	ldr	r1, [pc, #696]	; (80010ac <switchMuxPin+0x310>)
 8000df2:	687a      	ldr	r2, [r7, #4]
 8000df4:	4613      	mov	r3, r2
 8000df6:	005b      	lsls	r3, r3, #1
 8000df8:	4413      	add	r3, r2
 8000dfa:	009b      	lsls	r3, r3, #2
 8000dfc:	440b      	add	r3, r1
 8000dfe:	3304      	adds	r3, #4
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	2200      	movs	r2, #0
 8000e06:	4619      	mov	r1, r3
 8000e08:	48a9      	ldr	r0, [pc, #676]	; (80010b0 <switchMuxPin+0x314>)
 8000e0a:	f001 fc85 	bl	8002718 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][2], GPIO_PIN_RESET);
 8000e0e:	49a7      	ldr	r1, [pc, #668]	; (80010ac <switchMuxPin+0x310>)
 8000e10:	687a      	ldr	r2, [r7, #4]
 8000e12:	4613      	mov	r3, r2
 8000e14:	005b      	lsls	r3, r3, #1
 8000e16:	4413      	add	r3, r2
 8000e18:	009b      	lsls	r3, r3, #2
 8000e1a:	440b      	add	r3, r1
 8000e1c:	3308      	adds	r3, #8
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	b29b      	uxth	r3, r3
 8000e22:	2200      	movs	r2, #0
 8000e24:	4619      	mov	r1, r3
 8000e26:	48a2      	ldr	r0, [pc, #648]	; (80010b0 <switchMuxPin+0x314>)
 8000e28:	f001 fc76 	bl	8002718 <HAL_GPIO_WritePin>
		break;
 8000e2c:	e13a      	b.n	80010a4 <switchMuxPin+0x308>
	case 1:
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][0], GPIO_PIN_SET);
 8000e2e:	499f      	ldr	r1, [pc, #636]	; (80010ac <switchMuxPin+0x310>)
 8000e30:	687a      	ldr	r2, [r7, #4]
 8000e32:	4613      	mov	r3, r2
 8000e34:	005b      	lsls	r3, r3, #1
 8000e36:	4413      	add	r3, r2
 8000e38:	009b      	lsls	r3, r3, #2
 8000e3a:	440b      	add	r3, r1
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	b29b      	uxth	r3, r3
 8000e40:	2201      	movs	r2, #1
 8000e42:	4619      	mov	r1, r3
 8000e44:	489a      	ldr	r0, [pc, #616]	; (80010b0 <switchMuxPin+0x314>)
 8000e46:	f001 fc67 	bl	8002718 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][1], GPIO_PIN_RESET);
 8000e4a:	4998      	ldr	r1, [pc, #608]	; (80010ac <switchMuxPin+0x310>)
 8000e4c:	687a      	ldr	r2, [r7, #4]
 8000e4e:	4613      	mov	r3, r2
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	4413      	add	r3, r2
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	440b      	add	r3, r1
 8000e58:	3304      	adds	r3, #4
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	b29b      	uxth	r3, r3
 8000e5e:	2200      	movs	r2, #0
 8000e60:	4619      	mov	r1, r3
 8000e62:	4893      	ldr	r0, [pc, #588]	; (80010b0 <switchMuxPin+0x314>)
 8000e64:	f001 fc58 	bl	8002718 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][2], GPIO_PIN_RESET);
 8000e68:	4990      	ldr	r1, [pc, #576]	; (80010ac <switchMuxPin+0x310>)
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	4613      	mov	r3, r2
 8000e6e:	005b      	lsls	r3, r3, #1
 8000e70:	4413      	add	r3, r2
 8000e72:	009b      	lsls	r3, r3, #2
 8000e74:	440b      	add	r3, r1
 8000e76:	3308      	adds	r3, #8
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	b29b      	uxth	r3, r3
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	4619      	mov	r1, r3
 8000e80:	488b      	ldr	r0, [pc, #556]	; (80010b0 <switchMuxPin+0x314>)
 8000e82:	f001 fc49 	bl	8002718 <HAL_GPIO_WritePin>
		break;
 8000e86:	e10d      	b.n	80010a4 <switchMuxPin+0x308>
	case 2:
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][0], GPIO_PIN_RESET);
 8000e88:	4988      	ldr	r1, [pc, #544]	; (80010ac <switchMuxPin+0x310>)
 8000e8a:	687a      	ldr	r2, [r7, #4]
 8000e8c:	4613      	mov	r3, r2
 8000e8e:	005b      	lsls	r3, r3, #1
 8000e90:	4413      	add	r3, r2
 8000e92:	009b      	lsls	r3, r3, #2
 8000e94:	440b      	add	r3, r1
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	b29b      	uxth	r3, r3
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4884      	ldr	r0, [pc, #528]	; (80010b0 <switchMuxPin+0x314>)
 8000ea0:	f001 fc3a 	bl	8002718 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][1], GPIO_PIN_SET);
 8000ea4:	4981      	ldr	r1, [pc, #516]	; (80010ac <switchMuxPin+0x310>)
 8000ea6:	687a      	ldr	r2, [r7, #4]
 8000ea8:	4613      	mov	r3, r2
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	4413      	add	r3, r2
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	440b      	add	r3, r1
 8000eb2:	3304      	adds	r3, #4
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	b29b      	uxth	r3, r3
 8000eb8:	2201      	movs	r2, #1
 8000eba:	4619      	mov	r1, r3
 8000ebc:	487c      	ldr	r0, [pc, #496]	; (80010b0 <switchMuxPin+0x314>)
 8000ebe:	f001 fc2b 	bl	8002718 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][2], GPIO_PIN_RESET);
 8000ec2:	497a      	ldr	r1, [pc, #488]	; (80010ac <switchMuxPin+0x310>)
 8000ec4:	687a      	ldr	r2, [r7, #4]
 8000ec6:	4613      	mov	r3, r2
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	4413      	add	r3, r2
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	440b      	add	r3, r1
 8000ed0:	3308      	adds	r3, #8
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	b29b      	uxth	r3, r3
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4875      	ldr	r0, [pc, #468]	; (80010b0 <switchMuxPin+0x314>)
 8000edc:	f001 fc1c 	bl	8002718 <HAL_GPIO_WritePin>
		break;
 8000ee0:	e0e0      	b.n	80010a4 <switchMuxPin+0x308>
	case 3:
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][0], GPIO_PIN_SET);
 8000ee2:	4972      	ldr	r1, [pc, #456]	; (80010ac <switchMuxPin+0x310>)
 8000ee4:	687a      	ldr	r2, [r7, #4]
 8000ee6:	4613      	mov	r3, r2
 8000ee8:	005b      	lsls	r3, r3, #1
 8000eea:	4413      	add	r3, r2
 8000eec:	009b      	lsls	r3, r3, #2
 8000eee:	440b      	add	r3, r1
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	b29b      	uxth	r3, r3
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	486d      	ldr	r0, [pc, #436]	; (80010b0 <switchMuxPin+0x314>)
 8000efa:	f001 fc0d 	bl	8002718 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][1], GPIO_PIN_SET);
 8000efe:	496b      	ldr	r1, [pc, #428]	; (80010ac <switchMuxPin+0x310>)
 8000f00:	687a      	ldr	r2, [r7, #4]
 8000f02:	4613      	mov	r3, r2
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	4413      	add	r3, r2
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	440b      	add	r3, r1
 8000f0c:	3304      	adds	r3, #4
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	b29b      	uxth	r3, r3
 8000f12:	2201      	movs	r2, #1
 8000f14:	4619      	mov	r1, r3
 8000f16:	4866      	ldr	r0, [pc, #408]	; (80010b0 <switchMuxPin+0x314>)
 8000f18:	f001 fbfe 	bl	8002718 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][2], GPIO_PIN_RESET);
 8000f1c:	4963      	ldr	r1, [pc, #396]	; (80010ac <switchMuxPin+0x310>)
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	4613      	mov	r3, r2
 8000f22:	005b      	lsls	r3, r3, #1
 8000f24:	4413      	add	r3, r2
 8000f26:	009b      	lsls	r3, r3, #2
 8000f28:	440b      	add	r3, r1
 8000f2a:	3308      	adds	r3, #8
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	b29b      	uxth	r3, r3
 8000f30:	2200      	movs	r2, #0
 8000f32:	4619      	mov	r1, r3
 8000f34:	485e      	ldr	r0, [pc, #376]	; (80010b0 <switchMuxPin+0x314>)
 8000f36:	f001 fbef 	bl	8002718 <HAL_GPIO_WritePin>
		break;
 8000f3a:	e0b3      	b.n	80010a4 <switchMuxPin+0x308>
	case 4:
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][0], GPIO_PIN_RESET);
 8000f3c:	495b      	ldr	r1, [pc, #364]	; (80010ac <switchMuxPin+0x310>)
 8000f3e:	687a      	ldr	r2, [r7, #4]
 8000f40:	4613      	mov	r3, r2
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	4413      	add	r3, r2
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	440b      	add	r3, r1
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	b29b      	uxth	r3, r3
 8000f4e:	2200      	movs	r2, #0
 8000f50:	4619      	mov	r1, r3
 8000f52:	4857      	ldr	r0, [pc, #348]	; (80010b0 <switchMuxPin+0x314>)
 8000f54:	f001 fbe0 	bl	8002718 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][1], GPIO_PIN_RESET);
 8000f58:	4954      	ldr	r1, [pc, #336]	; (80010ac <switchMuxPin+0x310>)
 8000f5a:	687a      	ldr	r2, [r7, #4]
 8000f5c:	4613      	mov	r3, r2
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	4413      	add	r3, r2
 8000f62:	009b      	lsls	r3, r3, #2
 8000f64:	440b      	add	r3, r1
 8000f66:	3304      	adds	r3, #4
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	4619      	mov	r1, r3
 8000f70:	484f      	ldr	r0, [pc, #316]	; (80010b0 <switchMuxPin+0x314>)
 8000f72:	f001 fbd1 	bl	8002718 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][2], GPIO_PIN_SET);
 8000f76:	494d      	ldr	r1, [pc, #308]	; (80010ac <switchMuxPin+0x310>)
 8000f78:	687a      	ldr	r2, [r7, #4]
 8000f7a:	4613      	mov	r3, r2
 8000f7c:	005b      	lsls	r3, r3, #1
 8000f7e:	4413      	add	r3, r2
 8000f80:	009b      	lsls	r3, r3, #2
 8000f82:	440b      	add	r3, r1
 8000f84:	3308      	adds	r3, #8
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	b29b      	uxth	r3, r3
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4848      	ldr	r0, [pc, #288]	; (80010b0 <switchMuxPin+0x314>)
 8000f90:	f001 fbc2 	bl	8002718 <HAL_GPIO_WritePin>
		break;
 8000f94:	e086      	b.n	80010a4 <switchMuxPin+0x308>
	case 5:
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][0], GPIO_PIN_SET);
 8000f96:	4945      	ldr	r1, [pc, #276]	; (80010ac <switchMuxPin+0x310>)
 8000f98:	687a      	ldr	r2, [r7, #4]
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	005b      	lsls	r3, r3, #1
 8000f9e:	4413      	add	r3, r2
 8000fa0:	009b      	lsls	r3, r3, #2
 8000fa2:	440b      	add	r3, r1
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	b29b      	uxth	r3, r3
 8000fa8:	2201      	movs	r2, #1
 8000faa:	4619      	mov	r1, r3
 8000fac:	4840      	ldr	r0, [pc, #256]	; (80010b0 <switchMuxPin+0x314>)
 8000fae:	f001 fbb3 	bl	8002718 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][1], GPIO_PIN_RESET);
 8000fb2:	493e      	ldr	r1, [pc, #248]	; (80010ac <switchMuxPin+0x310>)
 8000fb4:	687a      	ldr	r2, [r7, #4]
 8000fb6:	4613      	mov	r3, r2
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	4413      	add	r3, r2
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	440b      	add	r3, r1
 8000fc0:	3304      	adds	r3, #4
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4839      	ldr	r0, [pc, #228]	; (80010b0 <switchMuxPin+0x314>)
 8000fcc:	f001 fba4 	bl	8002718 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][2], GPIO_PIN_SET);
 8000fd0:	4936      	ldr	r1, [pc, #216]	; (80010ac <switchMuxPin+0x310>)
 8000fd2:	687a      	ldr	r2, [r7, #4]
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	4413      	add	r3, r2
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	440b      	add	r3, r1
 8000fde:	3308      	adds	r3, #8
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	b29b      	uxth	r3, r3
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4831      	ldr	r0, [pc, #196]	; (80010b0 <switchMuxPin+0x314>)
 8000fea:	f001 fb95 	bl	8002718 <HAL_GPIO_WritePin>
		break;
 8000fee:	e059      	b.n	80010a4 <switchMuxPin+0x308>
	case 6:
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][0], GPIO_PIN_RESET);
 8000ff0:	492e      	ldr	r1, [pc, #184]	; (80010ac <switchMuxPin+0x310>)
 8000ff2:	687a      	ldr	r2, [r7, #4]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	4413      	add	r3, r2
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	440b      	add	r3, r1
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	b29b      	uxth	r3, r3
 8001002:	2200      	movs	r2, #0
 8001004:	4619      	mov	r1, r3
 8001006:	482a      	ldr	r0, [pc, #168]	; (80010b0 <switchMuxPin+0x314>)
 8001008:	f001 fb86 	bl	8002718 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][1], GPIO_PIN_SET);
 800100c:	4927      	ldr	r1, [pc, #156]	; (80010ac <switchMuxPin+0x310>)
 800100e:	687a      	ldr	r2, [r7, #4]
 8001010:	4613      	mov	r3, r2
 8001012:	005b      	lsls	r3, r3, #1
 8001014:	4413      	add	r3, r2
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	440b      	add	r3, r1
 800101a:	3304      	adds	r3, #4
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	b29b      	uxth	r3, r3
 8001020:	2201      	movs	r2, #1
 8001022:	4619      	mov	r1, r3
 8001024:	4822      	ldr	r0, [pc, #136]	; (80010b0 <switchMuxPin+0x314>)
 8001026:	f001 fb77 	bl	8002718 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][2], GPIO_PIN_SET);
 800102a:	4920      	ldr	r1, [pc, #128]	; (80010ac <switchMuxPin+0x310>)
 800102c:	687a      	ldr	r2, [r7, #4]
 800102e:	4613      	mov	r3, r2
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	4413      	add	r3, r2
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	440b      	add	r3, r1
 8001038:	3308      	adds	r3, #8
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	b29b      	uxth	r3, r3
 800103e:	2201      	movs	r2, #1
 8001040:	4619      	mov	r1, r3
 8001042:	481b      	ldr	r0, [pc, #108]	; (80010b0 <switchMuxPin+0x314>)
 8001044:	f001 fb68 	bl	8002718 <HAL_GPIO_WritePin>
		break;
 8001048:	e02c      	b.n	80010a4 <switchMuxPin+0x308>
	case 7:
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][0], GPIO_PIN_SET);
 800104a:	4918      	ldr	r1, [pc, #96]	; (80010ac <switchMuxPin+0x310>)
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	4613      	mov	r3, r2
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	4413      	add	r3, r2
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	440b      	add	r3, r1
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	b29b      	uxth	r3, r3
 800105c:	2201      	movs	r2, #1
 800105e:	4619      	mov	r1, r3
 8001060:	4813      	ldr	r0, [pc, #76]	; (80010b0 <switchMuxPin+0x314>)
 8001062:	f001 fb59 	bl	8002718 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][1], GPIO_PIN_SET);
 8001066:	4911      	ldr	r1, [pc, #68]	; (80010ac <switchMuxPin+0x310>)
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	4613      	mov	r3, r2
 800106c:	005b      	lsls	r3, r3, #1
 800106e:	4413      	add	r3, r2
 8001070:	009b      	lsls	r3, r3, #2
 8001072:	440b      	add	r3, r1
 8001074:	3304      	adds	r3, #4
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	b29b      	uxth	r3, r3
 800107a:	2201      	movs	r2, #1
 800107c:	4619      	mov	r1, r3
 800107e:	480c      	ldr	r0, [pc, #48]	; (80010b0 <switchMuxPin+0x314>)
 8001080:	f001 fb4a 	bl	8002718 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SELECT_PINS_PORT, MUX_SELECT_PINS[mux][2], GPIO_PIN_SET);
 8001084:	4909      	ldr	r1, [pc, #36]	; (80010ac <switchMuxPin+0x310>)
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	4613      	mov	r3, r2
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	4413      	add	r3, r2
 800108e:	009b      	lsls	r3, r3, #2
 8001090:	440b      	add	r3, r1
 8001092:	3308      	adds	r3, #8
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	b29b      	uxth	r3, r3
 8001098:	2201      	movs	r2, #1
 800109a:	4619      	mov	r1, r3
 800109c:	4804      	ldr	r0, [pc, #16]	; (80010b0 <switchMuxPin+0x314>)
 800109e:	f001 fb3b 	bl	8002718 <HAL_GPIO_WritePin>
		break;
 80010a2:	bf00      	nop
	}

}
 80010a4:	bf00      	nop
 80010a6:	3708      	adds	r7, #8
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	08003f00 	.word	0x08003f00
 80010b0:	40021000 	.word	0x40021000
 80010b4:	00000000 	.word	0x00000000

080010b8 <calculateForce>:


double calculateForce(uint16_t _analogRead, int _resistor)
{
 80010b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010bc:	b082      	sub	sp, #8
 80010be:	af00      	add	r7, sp, #0
 80010c0:	4603      	mov	r3, r0
 80010c2:	6039      	str	r1, [r7, #0]
 80010c4:	80fb      	strh	r3, [r7, #6]
//  convert analogRead to Volt
	voltageAOC = (double)_analogRead * (VOLT_IN / MAX_RESOLUTION_VALUE);  // 500mV max value
 80010c6:	88fb      	ldrh	r3, [r7, #6]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff f9bf 	bl	800044c <__aeabi_ui2d>
 80010ce:	4604      	mov	r4, r0
 80010d0:	460d      	mov	r5, r1
 80010d2:	f20f 09ec 	addw	r9, pc, #236	; 0xec
 80010d6:	e9d9 8900 	ldrd	r8, r9, [r9]
 80010da:	f640 73ff 	movw	r3, #4095	; 0xfff
 80010de:	4618      	mov	r0, r3
 80010e0:	f7ff f9c4 	bl	800046c <__aeabi_i2d>
 80010e4:	4602      	mov	r2, r0
 80010e6:	460b      	mov	r3, r1
 80010e8:	4640      	mov	r0, r8
 80010ea:	4649      	mov	r1, r9
 80010ec:	f7ff fb52 	bl	8000794 <__aeabi_ddiv>
 80010f0:	4602      	mov	r2, r0
 80010f2:	460b      	mov	r3, r1
 80010f4:	4620      	mov	r0, r4
 80010f6:	4629      	mov	r1, r5
 80010f8:	f7ff fa22 	bl	8000540 <__aeabi_dmul>
 80010fc:	4602      	mov	r2, r0
 80010fe:	460b      	mov	r3, r1
 8001100:	4937      	ldr	r1, [pc, #220]	; (80011e0 <calculateForce+0x128>)
 8001102:	e9c1 2300 	strd	r2, r3, [r1]
	current = voltageAOC / _resistor;
 8001106:	4b36      	ldr	r3, [pc, #216]	; (80011e0 <calculateForce+0x128>)
 8001108:	e9d3 4500 	ldrd	r4, r5, [r3]
 800110c:	6838      	ldr	r0, [r7, #0]
 800110e:	f7ff f9ad 	bl	800046c <__aeabi_i2d>
 8001112:	4602      	mov	r2, r0
 8001114:	460b      	mov	r3, r1
 8001116:	4620      	mov	r0, r4
 8001118:	4629      	mov	r1, r5
 800111a:	f7ff fb3b 	bl	8000794 <__aeabi_ddiv>
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	4930      	ldr	r1, [pc, #192]	; (80011e4 <calculateForce+0x12c>)
 8001124:	e9c1 2300 	strd	r2, r3, [r1]
	sensorResistance = (VOLT_IN / current) - _resistor;
 8001128:	a125      	add	r1, pc, #148	; (adr r1, 80011c0 <calculateForce+0x108>)
 800112a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800112e:	4b2d      	ldr	r3, [pc, #180]	; (80011e4 <calculateForce+0x12c>)
 8001130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001134:	f7ff fb2e 	bl	8000794 <__aeabi_ddiv>
 8001138:	4602      	mov	r2, r0
 800113a:	460b      	mov	r3, r1
 800113c:	4614      	mov	r4, r2
 800113e:	461d      	mov	r5, r3
 8001140:	6838      	ldr	r0, [r7, #0]
 8001142:	f7ff f993 	bl	800046c <__aeabi_i2d>
 8001146:	4602      	mov	r2, r0
 8001148:	460b      	mov	r3, r1
 800114a:	4620      	mov	r0, r4
 800114c:	4629      	mov	r1, r5
 800114e:	f7ff f83f 	bl	80001d0 <__aeabi_dsub>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	4924      	ldr	r1, [pc, #144]	; (80011e8 <calculateForce+0x130>)
 8001158:	e9c1 2300 	strd	r2, r3, [r1]
	conductance = 1000000 / sensorResistance;
 800115c:	4b22      	ldr	r3, [pc, #136]	; (80011e8 <calculateForce+0x130>)
 800115e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001162:	a119      	add	r1, pc, #100	; (adr r1, 80011c8 <calculateForce+0x110>)
 8001164:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001168:	f7ff fb14 	bl	8000794 <__aeabi_ddiv>
 800116c:	4602      	mov	r2, r0
 800116e:	460b      	mov	r3, r1
 8001170:	491e      	ldr	r1, [pc, #120]	; (80011ec <calculateForce+0x134>)
 8001172:	e9c1 2300 	strd	r2, r3, [r1]

//	TODO [g] -> [N] and send this value via ros pkg, max 0.1 resolution
//	TODO CONVERT TO NEWTONS
	return A * pow(conductance, B);
 8001176:	4b1d      	ldr	r3, [pc, #116]	; (80011ec <calculateForce+0x134>)
 8001178:	ed93 7b00 	vldr	d7, [r3]
 800117c:	ed9f 6b14 	vldr	d6, [pc, #80]	; 80011d0 <calculateForce+0x118>
 8001180:	eeb0 1a46 	vmov.f32	s2, s12
 8001184:	eef0 1a66 	vmov.f32	s3, s13
 8001188:	eeb0 0a47 	vmov.f32	s0, s14
 800118c:	eef0 0a67 	vmov.f32	s1, s15
 8001190:	f001 ff72 	bl	8003078 <pow>
 8001194:	ec51 0b10 	vmov	r0, r1, d0
 8001198:	a30f      	add	r3, pc, #60	; (adr r3, 80011d8 <calculateForce+0x120>)
 800119a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119e:	f7ff f9cf 	bl	8000540 <__aeabi_dmul>
 80011a2:	4602      	mov	r2, r0
 80011a4:	460b      	mov	r3, r1
 80011a6:	ec43 2b17 	vmov	d7, r2, r3
}
 80011aa:	eeb0 0a47 	vmov.f32	s0, s14
 80011ae:	eef0 0a67 	vmov.f32	s1, s15
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80011ba:	bf00      	nop
 80011bc:	f3af 8000 	nop.w
 80011c0:	9999999a 	.word	0x9999999a
 80011c4:	40079999 	.word	0x40079999
 80011c8:	00000000 	.word	0x00000000
 80011cc:	412e8480 	.word	0x412e8480
 80011d0:	19e33c68 	.word	0x19e33c68
 80011d4:	3ff678cf 	.word	0x3ff678cf
 80011d8:	f2e04a5e 	.word	0xf2e04a5e
 80011dc:	3fcbabd6 	.word	0x3fcbabd6
 80011e0:	200000d8 	.word	0x200000d8
 80011e4:	200000e0 	.word	0x200000e0
 80011e8:	200000e8 	.word	0x200000e8
 80011ec:	200000f0 	.word	0x200000f0

080011f0 <readMultiplexer>:


void readMultiplexer(int mux, int yFirst, int yLast)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	607a      	str	r2, [r7, #4]
	for (int pin = yFirst; pin < yLast; pin++)
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	617b      	str	r3, [r7, #20]
 8001200:	e02c      	b.n	800125c <readMultiplexer+0x6c>
	{
	  switchMuxPin(mux, pin);
 8001202:	6979      	ldr	r1, [r7, #20]
 8001204:	68f8      	ldr	r0, [r7, #12]
 8001206:	f7ff fdc9 	bl	8000d9c <switchMuxPin>

	  HAL_ADC_Start(&hadc1); // start the ADC
 800120a:	4819      	ldr	r0, [pc, #100]	; (8001270 <readMultiplexer+0x80>)
 800120c:	f000 fc46 	bl	8001a9c <HAL_ADC_Start>

	  if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)  // poll for conversion
 8001210:	210a      	movs	r1, #10
 8001212:	4817      	ldr	r0, [pc, #92]	; (8001270 <readMultiplexer+0x80>)
 8001214:	f000 fd47 	bl	8001ca6 <HAL_ADC_PollForConversion>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d106      	bne.n	800122c <readMultiplexer+0x3c>
		  {
		  analogRead = HAL_ADC_GetValue(&hadc1);
 800121e:	4814      	ldr	r0, [pc, #80]	; (8001270 <readMultiplexer+0x80>)
 8001220:	f000 fdcc 	bl	8001dbc <HAL_ADC_GetValue>
 8001224:	4603      	mov	r3, r0
 8001226:	b29a      	uxth	r2, r3
 8001228:	4b12      	ldr	r3, [pc, #72]	; (8001274 <readMultiplexer+0x84>)
 800122a:	801a      	strh	r2, [r3, #0]
		  }

	  HAL_ADC_Stop(&hadc1);
 800122c:	4810      	ldr	r0, [pc, #64]	; (8001270 <readMultiplexer+0x80>)
 800122e:	f000 fd07 	bl	8001c40 <HAL_ADC_Stop>

	  forceArray[pin] = calculateForce(analogRead, RESISTOR_47);
 8001232:	4b10      	ldr	r3, [pc, #64]	; (8001274 <readMultiplexer+0x84>)
 8001234:	881b      	ldrh	r3, [r3, #0]
 8001236:	f241 225c 	movw	r2, #4700	; 0x125c
 800123a:	4611      	mov	r1, r2
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff ff3b 	bl	80010b8 <calculateForce>
 8001242:	eeb0 7a40 	vmov.f32	s14, s0
 8001246:	eef0 7a60 	vmov.f32	s15, s1
 800124a:	4a0b      	ldr	r2, [pc, #44]	; (8001278 <readMultiplexer+0x88>)
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	00db      	lsls	r3, r3, #3
 8001250:	4413      	add	r3, r2
 8001252:	ed83 7b00 	vstr	d7, [r3]
	for (int pin = yFirst; pin < yLast; pin++)
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	3301      	adds	r3, #1
 800125a:	617b      	str	r3, [r7, #20]
 800125c:	697a      	ldr	r2, [r7, #20]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	429a      	cmp	r2, r3
 8001262:	dbce      	blt.n	8001202 <readMultiplexer+0x12>
	}
}
 8001264:	bf00      	nop
 8001266:	bf00      	nop
 8001268:	3718      	adds	r7, #24
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	2000008c 	.word	0x2000008c
 8001274:	200000d4 	.word	0x200000d4
 8001278:	200000f8 	.word	0x200000f8

0800127c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  int mux1LastPinIndex = NUMBER_OF_SENSORS[MUX1];
 8001282:	2200      	movs	r2, #0
 8001284:	4b1d      	ldr	r3, [pc, #116]	; (80012fc <main+0x80>)
 8001286:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800128a:	60fb      	str	r3, [r7, #12]
  int mux2LastPinIndex = NUMBER_OF_SENSORS[MUX1] + NUMBER_OF_SENSORS[MUX2];
 800128c:	2200      	movs	r2, #0
 800128e:	4b1b      	ldr	r3, [pc, #108]	; (80012fc <main+0x80>)
 8001290:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001294:	2101      	movs	r1, #1
 8001296:	4b19      	ldr	r3, [pc, #100]	; (80012fc <main+0x80>)
 8001298:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800129c:	4413      	add	r3, r2
 800129e:	60bb      	str	r3, [r7, #8]
  int mux3LastPinIndex = NUMBER_OF_SENSORS[MUX1] + NUMBER_OF_SENSORS[MUX2] + NUMBER_OF_SENSORS[MUX3];
 80012a0:	2200      	movs	r2, #0
 80012a2:	4b16      	ldr	r3, [pc, #88]	; (80012fc <main+0x80>)
 80012a4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80012a8:	2101      	movs	r1, #1
 80012aa:	4b14      	ldr	r3, [pc, #80]	; (80012fc <main+0x80>)
 80012ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80012b0:	441a      	add	r2, r3
 80012b2:	2102      	movs	r1, #2
 80012b4:	4b11      	ldr	r3, [pc, #68]	; (80012fc <main+0x80>)
 80012b6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80012ba:	4413      	add	r3, r2
 80012bc:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012be:	f000 fb13 	bl	80018e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012c2:	f000 f81d 	bl	8001300 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012c6:	f000 f8d7 	bl	8001478 <MX_GPIO_Init>
  MX_ADC1_Init();
 80012ca:	f000 f883 	bl	80013d4 <MX_ADC1_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

//	  Read multiplexer pins
	  readMultiplexer(MUX1, 0, mux1LastPinIndex);
 80012ce:	2300      	movs	r3, #0
 80012d0:	68fa      	ldr	r2, [r7, #12]
 80012d2:	2100      	movs	r1, #0
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff ff8b 	bl	80011f0 <readMultiplexer>
	  readMultiplexer(MUX2, mux1LastPinIndex, mux2LastPinIndex);
 80012da:	2301      	movs	r3, #1
 80012dc:	68ba      	ldr	r2, [r7, #8]
 80012de:	68f9      	ldr	r1, [r7, #12]
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff ff85 	bl	80011f0 <readMultiplexer>
	  readMultiplexer(MUX3, mux2LastPinIndex, mux3LastPinIndex);
 80012e6:	2302      	movs	r3, #2
 80012e8:	687a      	ldr	r2, [r7, #4]
 80012ea:	68b9      	ldr	r1, [r7, #8]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff ff7f 	bl	80011f0 <readMultiplexer>
	  HAL_Delay(100);
 80012f2:	2064      	movs	r0, #100	; 0x64
 80012f4:	f000 fb6a 	bl	80019cc <HAL_Delay>
	  readMultiplexer(MUX1, 0, mux1LastPinIndex);
 80012f8:	e7e9      	b.n	80012ce <main+0x52>
 80012fa:	bf00      	nop
 80012fc:	08003f24 	.word	0x08003f24

08001300 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b094      	sub	sp, #80	; 0x50
 8001304:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001306:	f107 0320 	add.w	r3, r7, #32
 800130a:	2230      	movs	r2, #48	; 0x30
 800130c:	2100      	movs	r1, #0
 800130e:	4618      	mov	r0, r3
 8001310:	f001 fe80 	bl	8003014 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001314:	f107 030c 	add.w	r3, r7, #12
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]
 8001320:	60da      	str	r2, [r3, #12]
 8001322:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001324:	2300      	movs	r3, #0
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	4b28      	ldr	r3, [pc, #160]	; (80013cc <SystemClock_Config+0xcc>)
 800132a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132c:	4a27      	ldr	r2, [pc, #156]	; (80013cc <SystemClock_Config+0xcc>)
 800132e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001332:	6413      	str	r3, [r2, #64]	; 0x40
 8001334:	4b25      	ldr	r3, [pc, #148]	; (80013cc <SystemClock_Config+0xcc>)
 8001336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001338:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800133c:	60bb      	str	r3, [r7, #8]
 800133e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001340:	2300      	movs	r3, #0
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	4b22      	ldr	r3, [pc, #136]	; (80013d0 <SystemClock_Config+0xd0>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a21      	ldr	r2, [pc, #132]	; (80013d0 <SystemClock_Config+0xd0>)
 800134a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800134e:	6013      	str	r3, [r2, #0]
 8001350:	4b1f      	ldr	r3, [pc, #124]	; (80013d0 <SystemClock_Config+0xd0>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001358:	607b      	str	r3, [r7, #4]
 800135a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800135c:	2301      	movs	r3, #1
 800135e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001360:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001364:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001366:	2302      	movs	r3, #2
 8001368:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800136a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800136e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001370:	2304      	movs	r3, #4
 8001372:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001374:	23a8      	movs	r3, #168	; 0xa8
 8001376:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001378:	2302      	movs	r3, #2
 800137a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800137c:	2307      	movs	r3, #7
 800137e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001380:	f107 0320 	add.w	r3, r7, #32
 8001384:	4618      	mov	r0, r3
 8001386:	f001 f9e1 	bl	800274c <HAL_RCC_OscConfig>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001390:	f000 f9d2 	bl	8001738 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001394:	230f      	movs	r3, #15
 8001396:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001398:	2302      	movs	r3, #2
 800139a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800139c:	2300      	movs	r3, #0
 800139e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013a0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80013a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80013ac:	f107 030c 	add.w	r3, r7, #12
 80013b0:	2105      	movs	r1, #5
 80013b2:	4618      	mov	r0, r3
 80013b4:	f001 fc42 	bl	8002c3c <HAL_RCC_ClockConfig>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80013be:	f000 f9bb 	bl	8001738 <Error_Handler>
  }
}
 80013c2:	bf00      	nop
 80013c4:	3750      	adds	r7, #80	; 0x50
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40023800 	.word	0x40023800
 80013d0:	40007000 	.word	0x40007000

080013d4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013da:	463b      	mov	r3, r7
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80013e6:	4b21      	ldr	r3, [pc, #132]	; (800146c <MX_ADC1_Init+0x98>)
 80013e8:	4a21      	ldr	r2, [pc, #132]	; (8001470 <MX_ADC1_Init+0x9c>)
 80013ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013ec:	4b1f      	ldr	r3, [pc, #124]	; (800146c <MX_ADC1_Init+0x98>)
 80013ee:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80013f2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013f4:	4b1d      	ldr	r3, [pc, #116]	; (800146c <MX_ADC1_Init+0x98>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80013fa:	4b1c      	ldr	r3, [pc, #112]	; (800146c <MX_ADC1_Init+0x98>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001400:	4b1a      	ldr	r3, [pc, #104]	; (800146c <MX_ADC1_Init+0x98>)
 8001402:	2200      	movs	r2, #0
 8001404:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001406:	4b19      	ldr	r3, [pc, #100]	; (800146c <MX_ADC1_Init+0x98>)
 8001408:	2200      	movs	r2, #0
 800140a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800140e:	4b17      	ldr	r3, [pc, #92]	; (800146c <MX_ADC1_Init+0x98>)
 8001410:	2200      	movs	r2, #0
 8001412:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001414:	4b15      	ldr	r3, [pc, #84]	; (800146c <MX_ADC1_Init+0x98>)
 8001416:	4a17      	ldr	r2, [pc, #92]	; (8001474 <MX_ADC1_Init+0xa0>)
 8001418:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800141a:	4b14      	ldr	r3, [pc, #80]	; (800146c <MX_ADC1_Init+0x98>)
 800141c:	2200      	movs	r2, #0
 800141e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001420:	4b12      	ldr	r3, [pc, #72]	; (800146c <MX_ADC1_Init+0x98>)
 8001422:	2201      	movs	r2, #1
 8001424:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001426:	4b11      	ldr	r3, [pc, #68]	; (800146c <MX_ADC1_Init+0x98>)
 8001428:	2200      	movs	r2, #0
 800142a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800142e:	4b0f      	ldr	r3, [pc, #60]	; (800146c <MX_ADC1_Init+0x98>)
 8001430:	2201      	movs	r2, #1
 8001432:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001434:	480d      	ldr	r0, [pc, #52]	; (800146c <MX_ADC1_Init+0x98>)
 8001436:	f000 faed 	bl	8001a14 <HAL_ADC_Init>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001440:	f000 f97a 	bl	8001738 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001444:	230c      	movs	r3, #12
 8001446:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001448:	2301      	movs	r3, #1
 800144a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800144c:	2300      	movs	r3, #0
 800144e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001450:	463b      	mov	r3, r7
 8001452:	4619      	mov	r1, r3
 8001454:	4805      	ldr	r0, [pc, #20]	; (800146c <MX_ADC1_Init+0x98>)
 8001456:	f000 fcbf 	bl	8001dd8 <HAL_ADC_ConfigChannel>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001460:	f000 f96a 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001464:	bf00      	nop
 8001466:	3710      	adds	r7, #16
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	2000008c 	.word	0x2000008c
 8001470:	40012000 	.word	0x40012000
 8001474:	0f000001 	.word	0x0f000001

08001478 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b08c      	sub	sp, #48	; 0x30
 800147c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147e:	f107 031c 	add.w	r3, r7, #28
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
 800148c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	61bb      	str	r3, [r7, #24]
 8001492:	4ba3      	ldr	r3, [pc, #652]	; (8001720 <MX_GPIO_Init+0x2a8>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	4aa2      	ldr	r2, [pc, #648]	; (8001720 <MX_GPIO_Init+0x2a8>)
 8001498:	f043 0310 	orr.w	r3, r3, #16
 800149c:	6313      	str	r3, [r2, #48]	; 0x30
 800149e:	4ba0      	ldr	r3, [pc, #640]	; (8001720 <MX_GPIO_Init+0x2a8>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a2:	f003 0310 	and.w	r3, r3, #16
 80014a6:	61bb      	str	r3, [r7, #24]
 80014a8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	617b      	str	r3, [r7, #20]
 80014ae:	4b9c      	ldr	r3, [pc, #624]	; (8001720 <MX_GPIO_Init+0x2a8>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	4a9b      	ldr	r2, [pc, #620]	; (8001720 <MX_GPIO_Init+0x2a8>)
 80014b4:	f043 0304 	orr.w	r3, r3, #4
 80014b8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ba:	4b99      	ldr	r3, [pc, #612]	; (8001720 <MX_GPIO_Init+0x2a8>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014be:	f003 0304 	and.w	r3, r3, #4
 80014c2:	617b      	str	r3, [r7, #20]
 80014c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	613b      	str	r3, [r7, #16]
 80014ca:	4b95      	ldr	r3, [pc, #596]	; (8001720 <MX_GPIO_Init+0x2a8>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	4a94      	ldr	r2, [pc, #592]	; (8001720 <MX_GPIO_Init+0x2a8>)
 80014d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014d4:	6313      	str	r3, [r2, #48]	; 0x30
 80014d6:	4b92      	ldr	r3, [pc, #584]	; (8001720 <MX_GPIO_Init+0x2a8>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014de:	613b      	str	r3, [r7, #16]
 80014e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e2:	2300      	movs	r3, #0
 80014e4:	60fb      	str	r3, [r7, #12]
 80014e6:	4b8e      	ldr	r3, [pc, #568]	; (8001720 <MX_GPIO_Init+0x2a8>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	4a8d      	ldr	r2, [pc, #564]	; (8001720 <MX_GPIO_Init+0x2a8>)
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	6313      	str	r3, [r2, #48]	; 0x30
 80014f2:	4b8b      	ldr	r3, [pc, #556]	; (8001720 <MX_GPIO_Init+0x2a8>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	60bb      	str	r3, [r7, #8]
 8001502:	4b87      	ldr	r3, [pc, #540]	; (8001720 <MX_GPIO_Init+0x2a8>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	4a86      	ldr	r2, [pc, #536]	; (8001720 <MX_GPIO_Init+0x2a8>)
 8001508:	f043 0302 	orr.w	r3, r3, #2
 800150c:	6313      	str	r3, [r2, #48]	; 0x30
 800150e:	4b84      	ldr	r3, [pc, #528]	; (8001720 <MX_GPIO_Init+0x2a8>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001512:	f003 0302 	and.w	r3, r3, #2
 8001516:	60bb      	str	r3, [r7, #8]
 8001518:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	607b      	str	r3, [r7, #4]
 800151e:	4b80      	ldr	r3, [pc, #512]	; (8001720 <MX_GPIO_Init+0x2a8>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	4a7f      	ldr	r2, [pc, #508]	; (8001720 <MX_GPIO_Init+0x2a8>)
 8001524:	f043 0308 	orr.w	r3, r3, #8
 8001528:	6313      	str	r3, [r2, #48]	; 0x30
 800152a:	4b7d      	ldr	r3, [pc, #500]	; (8001720 <MX_GPIO_Init+0x2a8>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	f003 0308 	and.w	r3, r3, #8
 8001532:	607b      	str	r3, [r7, #4]
 8001534:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|M1_S0_Pin|M1_S1_Pin|M1_S2_Pin
 8001536:	2200      	movs	r2, #0
 8001538:	f64f 7188 	movw	r1, #65416	; 0xff88
 800153c:	4879      	ldr	r0, [pc, #484]	; (8001724 <MX_GPIO_Init+0x2ac>)
 800153e:	f001 f8eb 	bl	8002718 <HAL_GPIO_WritePin>
                          |M2_S0_Pin|M2_S1_Pin|M2_S2_Pin|M3_S0_Pin
                          |M3_S1_Pin|M3_S2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001542:	2201      	movs	r2, #1
 8001544:	2101      	movs	r1, #1
 8001546:	4878      	ldr	r0, [pc, #480]	; (8001728 <MX_GPIO_Init+0x2b0>)
 8001548:	f001 f8e6 	bl	8002718 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800154c:	2200      	movs	r2, #0
 800154e:	f24f 0110 	movw	r1, #61456	; 0xf010
 8001552:	4876      	ldr	r0, [pc, #472]	; (800172c <MX_GPIO_Init+0x2b4>)
 8001554:	f001 f8e0 	bl	8002718 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : CS_I2C_SPI_Pin M1_S0_Pin M1_S1_Pin M1_S2_Pin
                           M2_S0_Pin M2_S1_Pin M2_S2_Pin M3_S0_Pin
                           M3_S1_Pin M3_S2_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|M1_S0_Pin|M1_S1_Pin|M1_S2_Pin
 8001558:	f64f 7388 	movw	r3, #65416	; 0xff88
 800155c:	61fb      	str	r3, [r7, #28]
                          |M2_S0_Pin|M2_S1_Pin|M2_S2_Pin|M3_S0_Pin
                          |M3_S1_Pin|M3_S2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800155e:	2301      	movs	r3, #1
 8001560:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001562:	2300      	movs	r3, #0
 8001564:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001566:	2300      	movs	r3, #0
 8001568:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800156a:	f107 031c 	add.w	r3, r7, #28
 800156e:	4619      	mov	r1, r3
 8001570:	486c      	ldr	r0, [pc, #432]	; (8001724 <MX_GPIO_Init+0x2ac>)
 8001572:	f000 ff35 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001576:	2301      	movs	r3, #1
 8001578:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800157a:	2301      	movs	r3, #1
 800157c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157e:	2300      	movs	r3, #0
 8001580:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001582:	2300      	movs	r3, #0
 8001584:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001586:	f107 031c 	add.w	r3, r7, #28
 800158a:	4619      	mov	r1, r3
 800158c:	4866      	ldr	r0, [pc, #408]	; (8001728 <MX_GPIO_Init+0x2b0>)
 800158e:	f000 ff27 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001592:	2308      	movs	r3, #8
 8001594:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001596:	2302      	movs	r3, #2
 8001598:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159a:	2300      	movs	r3, #0
 800159c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159e:	2300      	movs	r3, #0
 80015a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80015a2:	2305      	movs	r3, #5
 80015a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80015a6:	f107 031c 	add.w	r3, r7, #28
 80015aa:	4619      	mov	r1, r3
 80015ac:	485e      	ldr	r0, [pc, #376]	; (8001728 <MX_GPIO_Init+0x2b0>)
 80015ae:	f000 ff17 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015b2:	2301      	movs	r3, #1
 80015b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015b6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80015ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015c0:	f107 031c 	add.w	r3, r7, #28
 80015c4:	4619      	mov	r1, r3
 80015c6:	485a      	ldr	r0, [pc, #360]	; (8001730 <MX_GPIO_Init+0x2b8>)
 80015c8:	f000 ff0a 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80015cc:	2310      	movs	r3, #16
 80015ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d0:	2302      	movs	r3, #2
 80015d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d8:	2300      	movs	r3, #0
 80015da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015dc:	2306      	movs	r3, #6
 80015de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80015e0:	f107 031c 	add.w	r3, r7, #28
 80015e4:	4619      	mov	r1, r3
 80015e6:	4852      	ldr	r0, [pc, #328]	; (8001730 <MX_GPIO_Init+0x2b8>)
 80015e8:	f000 fefa 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80015ec:	23e0      	movs	r3, #224	; 0xe0
 80015ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f0:	2302      	movs	r3, #2
 80015f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f4:	2300      	movs	r3, #0
 80015f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f8:	2300      	movs	r3, #0
 80015fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80015fc:	2305      	movs	r3, #5
 80015fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001600:	f107 031c 	add.w	r3, r7, #28
 8001604:	4619      	mov	r1, r3
 8001606:	484a      	ldr	r0, [pc, #296]	; (8001730 <MX_GPIO_Init+0x2b8>)
 8001608:	f000 feea 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800160c:	2304      	movs	r3, #4
 800160e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001610:	2300      	movs	r3, #0
 8001612:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001614:	2300      	movs	r3, #0
 8001616:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001618:	f107 031c 	add.w	r3, r7, #28
 800161c:	4619      	mov	r1, r3
 800161e:	4845      	ldr	r0, [pc, #276]	; (8001734 <MX_GPIO_Init+0x2bc>)
 8001620:	f000 fede 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001624:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001628:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162a:	2302      	movs	r3, #2
 800162c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001632:	2300      	movs	r3, #0
 8001634:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001636:	2305      	movs	r3, #5
 8001638:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800163a:	f107 031c 	add.w	r3, r7, #28
 800163e:	4619      	mov	r1, r3
 8001640:	483c      	ldr	r0, [pc, #240]	; (8001734 <MX_GPIO_Init+0x2bc>)
 8001642:	f000 fecd 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001646:	f24f 0310 	movw	r3, #61456	; 0xf010
 800164a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800164c:	2301      	movs	r3, #1
 800164e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001654:	2300      	movs	r3, #0
 8001656:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001658:	f107 031c 	add.w	r3, r7, #28
 800165c:	4619      	mov	r1, r3
 800165e:	4833      	ldr	r0, [pc, #204]	; (800172c <MX_GPIO_Init+0x2b4>)
 8001660:	f000 febe 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001664:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001668:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166a:	2302      	movs	r3, #2
 800166c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166e:	2300      	movs	r3, #0
 8001670:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001672:	2300      	movs	r3, #0
 8001674:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001676:	2306      	movs	r3, #6
 8001678:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800167a:	f107 031c 	add.w	r3, r7, #28
 800167e:	4619      	mov	r1, r3
 8001680:	4829      	ldr	r0, [pc, #164]	; (8001728 <MX_GPIO_Init+0x2b0>)
 8001682:	f000 fead 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8001686:	f44f 7300 	mov.w	r3, #512	; 0x200
 800168a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800168c:	2300      	movs	r3, #0
 800168e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8001694:	f107 031c 	add.w	r3, r7, #28
 8001698:	4619      	mov	r1, r3
 800169a:	4825      	ldr	r0, [pc, #148]	; (8001730 <MX_GPIO_Init+0x2b8>)
 800169c:	f000 fea0 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80016a0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80016a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a6:	2302      	movs	r3, #2
 80016a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016aa:	2300      	movs	r3, #0
 80016ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ae:	2300      	movs	r3, #0
 80016b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80016b2:	230a      	movs	r3, #10
 80016b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b6:	f107 031c 	add.w	r3, r7, #28
 80016ba:	4619      	mov	r1, r3
 80016bc:	481c      	ldr	r0, [pc, #112]	; (8001730 <MX_GPIO_Init+0x2b8>)
 80016be:	f000 fe8f 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80016c2:	2320      	movs	r3, #32
 80016c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016c6:	2300      	movs	r3, #0
 80016c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	2300      	movs	r3, #0
 80016cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80016ce:	f107 031c 	add.w	r3, r7, #28
 80016d2:	4619      	mov	r1, r3
 80016d4:	4815      	ldr	r0, [pc, #84]	; (800172c <MX_GPIO_Init+0x2b4>)
 80016d6:	f000 fe83 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80016da:	f44f 7310 	mov.w	r3, #576	; 0x240
 80016de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016e0:	2312      	movs	r3, #18
 80016e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e8:	2300      	movs	r3, #0
 80016ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016ec:	2304      	movs	r3, #4
 80016ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f0:	f107 031c 	add.w	r3, r7, #28
 80016f4:	4619      	mov	r1, r3
 80016f6:	480f      	ldr	r0, [pc, #60]	; (8001734 <MX_GPIO_Init+0x2bc>)
 80016f8:	f000 fe72 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80016fc:	2302      	movs	r3, #2
 80016fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001700:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001704:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001706:	2300      	movs	r3, #0
 8001708:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800170a:	f107 031c 	add.w	r3, r7, #28
 800170e:	4619      	mov	r1, r3
 8001710:	4804      	ldr	r0, [pc, #16]	; (8001724 <MX_GPIO_Init+0x2ac>)
 8001712:	f000 fe65 	bl	80023e0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001716:	bf00      	nop
 8001718:	3730      	adds	r7, #48	; 0x30
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40023800 	.word	0x40023800
 8001724:	40021000 	.word	0x40021000
 8001728:	40020800 	.word	0x40020800
 800172c:	40020c00 	.word	0x40020c00
 8001730:	40020000 	.word	0x40020000
 8001734:	40020400 	.word	0x40020400

08001738 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800173c:	b672      	cpsid	i
}
 800173e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001740:	e7fe      	b.n	8001740 <Error_Handler+0x8>
	...

08001744 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800174a:	2300      	movs	r3, #0
 800174c:	607b      	str	r3, [r7, #4]
 800174e:	4b10      	ldr	r3, [pc, #64]	; (8001790 <HAL_MspInit+0x4c>)
 8001750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001752:	4a0f      	ldr	r2, [pc, #60]	; (8001790 <HAL_MspInit+0x4c>)
 8001754:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001758:	6453      	str	r3, [r2, #68]	; 0x44
 800175a:	4b0d      	ldr	r3, [pc, #52]	; (8001790 <HAL_MspInit+0x4c>)
 800175c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800175e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001762:	607b      	str	r3, [r7, #4]
 8001764:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	603b      	str	r3, [r7, #0]
 800176a:	4b09      	ldr	r3, [pc, #36]	; (8001790 <HAL_MspInit+0x4c>)
 800176c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176e:	4a08      	ldr	r2, [pc, #32]	; (8001790 <HAL_MspInit+0x4c>)
 8001770:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001774:	6413      	str	r3, [r2, #64]	; 0x40
 8001776:	4b06      	ldr	r3, [pc, #24]	; (8001790 <HAL_MspInit+0x4c>)
 8001778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800177e:	603b      	str	r3, [r7, #0]
 8001780:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001782:	2007      	movs	r0, #7
 8001784:	f000 fdf8 	bl	8002378 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001788:	bf00      	nop
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	40023800 	.word	0x40023800

08001794 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b08a      	sub	sp, #40	; 0x28
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179c:	f107 0314 	add.w	r3, r7, #20
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
 80017aa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a17      	ldr	r2, [pc, #92]	; (8001810 <HAL_ADC_MspInit+0x7c>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d127      	bne.n	8001806 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	613b      	str	r3, [r7, #16]
 80017ba:	4b16      	ldr	r3, [pc, #88]	; (8001814 <HAL_ADC_MspInit+0x80>)
 80017bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017be:	4a15      	ldr	r2, [pc, #84]	; (8001814 <HAL_ADC_MspInit+0x80>)
 80017c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017c4:	6453      	str	r3, [r2, #68]	; 0x44
 80017c6:	4b13      	ldr	r3, [pc, #76]	; (8001814 <HAL_ADC_MspInit+0x80>)
 80017c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	60fb      	str	r3, [r7, #12]
 80017d6:	4b0f      	ldr	r3, [pc, #60]	; (8001814 <HAL_ADC_MspInit+0x80>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	4a0e      	ldr	r2, [pc, #56]	; (8001814 <HAL_ADC_MspInit+0x80>)
 80017dc:	f043 0304 	orr.w	r3, r3, #4
 80017e0:	6313      	str	r3, [r2, #48]	; 0x30
 80017e2:	4b0c      	ldr	r3, [pc, #48]	; (8001814 <HAL_ADC_MspInit+0x80>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	f003 0304 	and.w	r3, r3, #4
 80017ea:	60fb      	str	r3, [r7, #12]
 80017ec:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = M1_Analog_Pin|M2_Analog_Pin|M3_Analog_Pin;
 80017ee:	2334      	movs	r3, #52	; 0x34
 80017f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017f2:	2303      	movs	r3, #3
 80017f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f6:	2300      	movs	r3, #0
 80017f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017fa:	f107 0314 	add.w	r3, r7, #20
 80017fe:	4619      	mov	r1, r3
 8001800:	4805      	ldr	r0, [pc, #20]	; (8001818 <HAL_ADC_MspInit+0x84>)
 8001802:	f000 fded 	bl	80023e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001806:	bf00      	nop
 8001808:	3728      	adds	r7, #40	; 0x28
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	40012000 	.word	0x40012000
 8001814:	40023800 	.word	0x40023800
 8001818:	40020800 	.word	0x40020800

0800181c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001820:	e7fe      	b.n	8001820 <NMI_Handler+0x4>

08001822 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001822:	b480      	push	{r7}
 8001824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001826:	e7fe      	b.n	8001826 <HardFault_Handler+0x4>

08001828 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800182c:	e7fe      	b.n	800182c <MemManage_Handler+0x4>

0800182e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800182e:	b480      	push	{r7}
 8001830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001832:	e7fe      	b.n	8001832 <BusFault_Handler+0x4>

08001834 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001838:	e7fe      	b.n	8001838 <UsageFault_Handler+0x4>

0800183a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800183a:	b480      	push	{r7}
 800183c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800184c:	bf00      	nop
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr

08001856 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001856:	b480      	push	{r7}
 8001858:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001868:	f000 f890 	bl	800198c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800186c:	bf00      	nop
 800186e:	bd80      	pop	{r7, pc}

08001870 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001874:	4b06      	ldr	r3, [pc, #24]	; (8001890 <SystemInit+0x20>)
 8001876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800187a:	4a05      	ldr	r2, [pc, #20]	; (8001890 <SystemInit+0x20>)
 800187c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001880:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001884:	bf00      	nop
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001894:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001898:	480d      	ldr	r0, [pc, #52]	; (80018d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800189a:	490e      	ldr	r1, [pc, #56]	; (80018d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800189c:	4a0e      	ldr	r2, [pc, #56]	; (80018d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800189e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018a0:	e002      	b.n	80018a8 <LoopCopyDataInit>

080018a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018a6:	3304      	adds	r3, #4

080018a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018ac:	d3f9      	bcc.n	80018a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ae:	4a0b      	ldr	r2, [pc, #44]	; (80018dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80018b0:	4c0b      	ldr	r4, [pc, #44]	; (80018e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80018b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018b4:	e001      	b.n	80018ba <LoopFillZerobss>

080018b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018b8:	3204      	adds	r2, #4

080018ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018bc:	d3fb      	bcc.n	80018b6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018be:	f7ff ffd7 	bl	8001870 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018c2:	f001 fbb5 	bl	8003030 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018c6:	f7ff fcd9 	bl	800127c <main>
  bx  lr    
 80018ca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80018cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018d4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80018d8:	08003f80 	.word	0x08003f80
  ldr r2, =_sbss
 80018dc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80018e0:	20000274 	.word	0x20000274

080018e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018e4:	e7fe      	b.n	80018e4 <ADC_IRQHandler>
	...

080018e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018ec:	4b0e      	ldr	r3, [pc, #56]	; (8001928 <HAL_Init+0x40>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a0d      	ldr	r2, [pc, #52]	; (8001928 <HAL_Init+0x40>)
 80018f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018f8:	4b0b      	ldr	r3, [pc, #44]	; (8001928 <HAL_Init+0x40>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a0a      	ldr	r2, [pc, #40]	; (8001928 <HAL_Init+0x40>)
 80018fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001902:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001904:	4b08      	ldr	r3, [pc, #32]	; (8001928 <HAL_Init+0x40>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a07      	ldr	r2, [pc, #28]	; (8001928 <HAL_Init+0x40>)
 800190a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800190e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001910:	2003      	movs	r0, #3
 8001912:	f000 fd31 	bl	8002378 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001916:	2000      	movs	r0, #0
 8001918:	f000 f808 	bl	800192c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800191c:	f7ff ff12 	bl	8001744 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40023c00 	.word	0x40023c00

0800192c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001934:	4b12      	ldr	r3, [pc, #72]	; (8001980 <HAL_InitTick+0x54>)
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	4b12      	ldr	r3, [pc, #72]	; (8001984 <HAL_InitTick+0x58>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	4619      	mov	r1, r3
 800193e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001942:	fbb3 f3f1 	udiv	r3, r3, r1
 8001946:	fbb2 f3f3 	udiv	r3, r2, r3
 800194a:	4618      	mov	r0, r3
 800194c:	f000 fd3b 	bl	80023c6 <HAL_SYSTICK_Config>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e00e      	b.n	8001978 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2b0f      	cmp	r3, #15
 800195e:	d80a      	bhi.n	8001976 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001960:	2200      	movs	r2, #0
 8001962:	6879      	ldr	r1, [r7, #4]
 8001964:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001968:	f000 fd11 	bl	800238e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800196c:	4a06      	ldr	r2, [pc, #24]	; (8001988 <HAL_InitTick+0x5c>)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001972:	2300      	movs	r3, #0
 8001974:	e000      	b.n	8001978 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
}
 8001978:	4618      	mov	r0, r3
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	20000000 	.word	0x20000000
 8001984:	20000008 	.word	0x20000008
 8001988:	20000004 	.word	0x20000004

0800198c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001990:	4b06      	ldr	r3, [pc, #24]	; (80019ac <HAL_IncTick+0x20>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	461a      	mov	r2, r3
 8001996:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <HAL_IncTick+0x24>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4413      	add	r3, r2
 800199c:	4a04      	ldr	r2, [pc, #16]	; (80019b0 <HAL_IncTick+0x24>)
 800199e:	6013      	str	r3, [r2, #0]
}
 80019a0:	bf00      	nop
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	20000008 	.word	0x20000008
 80019b0:	20000138 	.word	0x20000138

080019b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  return uwTick;
 80019b8:	4b03      	ldr	r3, [pc, #12]	; (80019c8 <HAL_GetTick+0x14>)
 80019ba:	681b      	ldr	r3, [r3, #0]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	20000138 	.word	0x20000138

080019cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019d4:	f7ff ffee 	bl	80019b4 <HAL_GetTick>
 80019d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80019e4:	d005      	beq.n	80019f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019e6:	4b0a      	ldr	r3, [pc, #40]	; (8001a10 <HAL_Delay+0x44>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	461a      	mov	r2, r3
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	4413      	add	r3, r2
 80019f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019f2:	bf00      	nop
 80019f4:	f7ff ffde 	bl	80019b4 <HAL_GetTick>
 80019f8:	4602      	mov	r2, r0
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	68fa      	ldr	r2, [r7, #12]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d8f7      	bhi.n	80019f4 <HAL_Delay+0x28>
  {
  }
}
 8001a04:	bf00      	nop
 8001a06:	bf00      	nop
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000008 	.word	0x20000008

08001a14 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d101      	bne.n	8001a2a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e033      	b.n	8001a92 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d109      	bne.n	8001a46 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f7ff feae 	bl	8001794 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2200      	movs	r2, #0
 8001a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4a:	f003 0310 	and.w	r3, r3, #16
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d118      	bne.n	8001a84 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a56:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001a5a:	f023 0302 	bic.w	r3, r3, #2
 8001a5e:	f043 0202 	orr.w	r2, r3, #2
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f000 fad8 	bl	800201c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a76:	f023 0303 	bic.w	r3, r3, #3
 8001a7a:	f043 0201 	orr.w	r2, r3, #1
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	641a      	str	r2, [r3, #64]	; 0x40
 8001a82:	e001      	b.n	8001a88 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3710      	adds	r7, #16
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
	...

08001a9c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d101      	bne.n	8001ab6 <HAL_ADC_Start+0x1a>
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	e0b2      	b.n	8001c1c <HAL_ADC_Start+0x180>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2201      	movs	r2, #1
 8001aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	f003 0301 	and.w	r3, r3, #1
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d018      	beq.n	8001afe <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	689a      	ldr	r2, [r3, #8]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f042 0201 	orr.w	r2, r2, #1
 8001ada:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001adc:	4b52      	ldr	r3, [pc, #328]	; (8001c28 <HAL_ADC_Start+0x18c>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a52      	ldr	r2, [pc, #328]	; (8001c2c <HAL_ADC_Start+0x190>)
 8001ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae6:	0c9a      	lsrs	r2, r3, #18
 8001ae8:	4613      	mov	r3, r2
 8001aea:	005b      	lsls	r3, r3, #1
 8001aec:	4413      	add	r3, r2
 8001aee:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001af0:	e002      	b.n	8001af8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	3b01      	subs	r3, #1
 8001af6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d1f9      	bne.n	8001af2 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	f003 0301 	and.w	r3, r3, #1
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d17a      	bne.n	8001c02 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b10:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b14:	f023 0301 	bic.w	r3, r3, #1
 8001b18:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d007      	beq.n	8001b3e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b32:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b36:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b4a:	d106      	bne.n	8001b5a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b50:	f023 0206 	bic.w	r2, r3, #6
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	645a      	str	r2, [r3, #68]	; 0x44
 8001b58:	e002      	b.n	8001b60 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2200      	movs	r2, #0
 8001b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b68:	4b31      	ldr	r3, [pc, #196]	; (8001c30 <HAL_ADC_Start+0x194>)
 8001b6a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001b74:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f003 031f 	and.w	r3, r3, #31
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d12a      	bne.n	8001bd8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a2b      	ldr	r2, [pc, #172]	; (8001c34 <HAL_ADC_Start+0x198>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d015      	beq.n	8001bb8 <HAL_ADC_Start+0x11c>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a29      	ldr	r2, [pc, #164]	; (8001c38 <HAL_ADC_Start+0x19c>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d105      	bne.n	8001ba2 <HAL_ADC_Start+0x106>
 8001b96:	4b26      	ldr	r3, [pc, #152]	; (8001c30 <HAL_ADC_Start+0x194>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f003 031f 	and.w	r3, r3, #31
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d00a      	beq.n	8001bb8 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a25      	ldr	r2, [pc, #148]	; (8001c3c <HAL_ADC_Start+0x1a0>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d136      	bne.n	8001c1a <HAL_ADC_Start+0x17e>
 8001bac:	4b20      	ldr	r3, [pc, #128]	; (8001c30 <HAL_ADC_Start+0x194>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f003 0310 	and.w	r3, r3, #16
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d130      	bne.n	8001c1a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d129      	bne.n	8001c1a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	689a      	ldr	r2, [r3, #8]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001bd4:	609a      	str	r2, [r3, #8]
 8001bd6:	e020      	b.n	8001c1a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a15      	ldr	r2, [pc, #84]	; (8001c34 <HAL_ADC_Start+0x198>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d11b      	bne.n	8001c1a <HAL_ADC_Start+0x17e>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d114      	bne.n	8001c1a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	689a      	ldr	r2, [r3, #8]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	e00b      	b.n	8001c1a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	f043 0210 	orr.w	r2, r3, #16
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c12:	f043 0201 	orr.w	r2, r3, #1
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001c1a:	2300      	movs	r3, #0
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr
 8001c28:	20000000 	.word	0x20000000
 8001c2c:	431bde83 	.word	0x431bde83
 8001c30:	40012300 	.word	0x40012300
 8001c34:	40012000 	.word	0x40012000
 8001c38:	40012100 	.word	0x40012100
 8001c3c:	40012200 	.word	0x40012200

08001c40 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d101      	bne.n	8001c56 <HAL_ADC_Stop+0x16>
 8001c52:	2302      	movs	r3, #2
 8001c54:	e021      	b.n	8001c9a <HAL_ADC_Stop+0x5a>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2201      	movs	r2, #1
 8001c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	689a      	ldr	r2, [r3, #8]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f022 0201 	bic.w	r2, r2, #1
 8001c6c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	f003 0301 	and.w	r3, r3, #1
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d109      	bne.n	8001c90 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c80:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c84:	f023 0301 	bic.w	r3, r3, #1
 8001c88:	f043 0201 	orr.w	r2, r3, #1
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2200      	movs	r2, #0
 8001c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr

08001ca6 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001ca6:	b580      	push	{r7, lr}
 8001ca8:	b084      	sub	sp, #16
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
 8001cae:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cc2:	d113      	bne.n	8001cec <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001cce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cd2:	d10b      	bne.n	8001cec <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd8:	f043 0220 	orr.w	r2, r3, #32
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e063      	b.n	8001db4 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001cec:	f7ff fe62 	bl	80019b4 <HAL_GetTick>
 8001cf0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001cf2:	e021      	b.n	8001d38 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001cfa:	d01d      	beq.n	8001d38 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d007      	beq.n	8001d12 <HAL_ADC_PollForConversion+0x6c>
 8001d02:	f7ff fe57 	bl	80019b4 <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	683a      	ldr	r2, [r7, #0]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d212      	bcs.n	8001d38 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 0302 	and.w	r3, r3, #2
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d00b      	beq.n	8001d38 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d24:	f043 0204 	orr.w	r2, r3, #4
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8001d34:	2303      	movs	r3, #3
 8001d36:	e03d      	b.n	8001db4 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0302 	and.w	r3, r3, #2
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d1d6      	bne.n	8001cf4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f06f 0212 	mvn.w	r2, #18
 8001d4e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d54:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d123      	bne.n	8001db2 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d11f      	bne.n	8001db2 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d78:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d006      	beq.n	8001d8e <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d111      	bne.n	8001db2 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d105      	bne.n	8001db2 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001daa:	f043 0201 	orr.w	r2, r3, #1
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001db2:	2300      	movs	r3, #0
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3710      	adds	r7, #16
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
	...

08001dd8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001de2:	2300      	movs	r3, #0
 8001de4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d101      	bne.n	8001df4 <HAL_ADC_ConfigChannel+0x1c>
 8001df0:	2302      	movs	r3, #2
 8001df2:	e105      	b.n	8002000 <HAL_ADC_ConfigChannel+0x228>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2201      	movs	r2, #1
 8001df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2b09      	cmp	r3, #9
 8001e02:	d925      	bls.n	8001e50 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68d9      	ldr	r1, [r3, #12]
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	b29b      	uxth	r3, r3
 8001e10:	461a      	mov	r2, r3
 8001e12:	4613      	mov	r3, r2
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	4413      	add	r3, r2
 8001e18:	3b1e      	subs	r3, #30
 8001e1a:	2207      	movs	r2, #7
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	43da      	mvns	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	400a      	ands	r2, r1
 8001e28:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68d9      	ldr	r1, [r3, #12]
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	689a      	ldr	r2, [r3, #8]
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	4403      	add	r3, r0
 8001e42:	3b1e      	subs	r3, #30
 8001e44:	409a      	lsls	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	430a      	orrs	r2, r1
 8001e4c:	60da      	str	r2, [r3, #12]
 8001e4e:	e022      	b.n	8001e96 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	6919      	ldr	r1, [r3, #16]
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	4613      	mov	r3, r2
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	4413      	add	r3, r2
 8001e64:	2207      	movs	r2, #7
 8001e66:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6a:	43da      	mvns	r2, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	400a      	ands	r2, r1
 8001e72:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	6919      	ldr	r1, [r3, #16]
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	689a      	ldr	r2, [r3, #8]
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	b29b      	uxth	r3, r3
 8001e84:	4618      	mov	r0, r3
 8001e86:	4603      	mov	r3, r0
 8001e88:	005b      	lsls	r3, r3, #1
 8001e8a:	4403      	add	r3, r0
 8001e8c:	409a      	lsls	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	430a      	orrs	r2, r1
 8001e94:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	2b06      	cmp	r3, #6
 8001e9c:	d824      	bhi.n	8001ee8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685a      	ldr	r2, [r3, #4]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	4413      	add	r3, r2
 8001eae:	3b05      	subs	r3, #5
 8001eb0:	221f      	movs	r2, #31
 8001eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb6:	43da      	mvns	r2, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	400a      	ands	r2, r1
 8001ebe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	4618      	mov	r0, r3
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	685a      	ldr	r2, [r3, #4]
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	4413      	add	r3, r2
 8001ed8:	3b05      	subs	r3, #5
 8001eda:	fa00 f203 	lsl.w	r2, r0, r3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	430a      	orrs	r2, r1
 8001ee4:	635a      	str	r2, [r3, #52]	; 0x34
 8001ee6:	e04c      	b.n	8001f82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	2b0c      	cmp	r3, #12
 8001eee:	d824      	bhi.n	8001f3a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	685a      	ldr	r2, [r3, #4]
 8001efa:	4613      	mov	r3, r2
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	4413      	add	r3, r2
 8001f00:	3b23      	subs	r3, #35	; 0x23
 8001f02:	221f      	movs	r2, #31
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	43da      	mvns	r2, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	400a      	ands	r2, r1
 8001f10:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	4618      	mov	r0, r3
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685a      	ldr	r2, [r3, #4]
 8001f24:	4613      	mov	r3, r2
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	4413      	add	r3, r2
 8001f2a:	3b23      	subs	r3, #35	; 0x23
 8001f2c:	fa00 f203 	lsl.w	r2, r0, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	430a      	orrs	r2, r1
 8001f36:	631a      	str	r2, [r3, #48]	; 0x30
 8001f38:	e023      	b.n	8001f82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685a      	ldr	r2, [r3, #4]
 8001f44:	4613      	mov	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	3b41      	subs	r3, #65	; 0x41
 8001f4c:	221f      	movs	r2, #31
 8001f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f52:	43da      	mvns	r2, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	400a      	ands	r2, r1
 8001f5a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	b29b      	uxth	r3, r3
 8001f68:	4618      	mov	r0, r3
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685a      	ldr	r2, [r3, #4]
 8001f6e:	4613      	mov	r3, r2
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	4413      	add	r3, r2
 8001f74:	3b41      	subs	r3, #65	; 0x41
 8001f76:	fa00 f203 	lsl.w	r2, r0, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	430a      	orrs	r2, r1
 8001f80:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f82:	4b22      	ldr	r3, [pc, #136]	; (800200c <HAL_ADC_ConfigChannel+0x234>)
 8001f84:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a21      	ldr	r2, [pc, #132]	; (8002010 <HAL_ADC_ConfigChannel+0x238>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d109      	bne.n	8001fa4 <HAL_ADC_ConfigChannel+0x1cc>
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2b12      	cmp	r3, #18
 8001f96:	d105      	bne.n	8001fa4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a19      	ldr	r2, [pc, #100]	; (8002010 <HAL_ADC_ConfigChannel+0x238>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d123      	bne.n	8001ff6 <HAL_ADC_ConfigChannel+0x21e>
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2b10      	cmp	r3, #16
 8001fb4:	d003      	beq.n	8001fbe <HAL_ADC_ConfigChannel+0x1e6>
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2b11      	cmp	r3, #17
 8001fbc:	d11b      	bne.n	8001ff6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	2b10      	cmp	r3, #16
 8001fd0:	d111      	bne.n	8001ff6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001fd2:	4b10      	ldr	r3, [pc, #64]	; (8002014 <HAL_ADC_ConfigChannel+0x23c>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a10      	ldr	r2, [pc, #64]	; (8002018 <HAL_ADC_ConfigChannel+0x240>)
 8001fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fdc:	0c9a      	lsrs	r2, r3, #18
 8001fde:	4613      	mov	r3, r2
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	4413      	add	r3, r2
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001fe8:	e002      	b.n	8001ff0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	3b01      	subs	r3, #1
 8001fee:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d1f9      	bne.n	8001fea <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
}
 8002000:	4618      	mov	r0, r3
 8002002:	3714      	adds	r7, #20
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr
 800200c:	40012300 	.word	0x40012300
 8002010:	40012000 	.word	0x40012000
 8002014:	20000000 	.word	0x20000000
 8002018:	431bde83 	.word	0x431bde83

0800201c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002024:	4b79      	ldr	r3, [pc, #484]	; (800220c <ADC_Init+0x1f0>)
 8002026:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	685a      	ldr	r2, [r3, #4]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	431a      	orrs	r2, r3
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	685a      	ldr	r2, [r3, #4]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002050:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	6859      	ldr	r1, [r3, #4]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	691b      	ldr	r3, [r3, #16]
 800205c:	021a      	lsls	r2, r3, #8
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	430a      	orrs	r2, r1
 8002064:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	685a      	ldr	r2, [r3, #4]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002074:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	6859      	ldr	r1, [r3, #4]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689a      	ldr	r2, [r3, #8]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	430a      	orrs	r2, r1
 8002086:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	689a      	ldr	r2, [r3, #8]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002096:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	6899      	ldr	r1, [r3, #8]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	68da      	ldr	r2, [r3, #12]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	430a      	orrs	r2, r1
 80020a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ae:	4a58      	ldr	r2, [pc, #352]	; (8002210 <ADC_Init+0x1f4>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d022      	beq.n	80020fa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	689a      	ldr	r2, [r3, #8]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80020c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	6899      	ldr	r1, [r3, #8]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	430a      	orrs	r2, r1
 80020d4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	689a      	ldr	r2, [r3, #8]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80020e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	6899      	ldr	r1, [r3, #8]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	430a      	orrs	r2, r1
 80020f6:	609a      	str	r2, [r3, #8]
 80020f8:	e00f      	b.n	800211a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	689a      	ldr	r2, [r3, #8]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002108:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689a      	ldr	r2, [r3, #8]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002118:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	689a      	ldr	r2, [r3, #8]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f022 0202 	bic.w	r2, r2, #2
 8002128:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	6899      	ldr	r1, [r3, #8]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	7e1b      	ldrb	r3, [r3, #24]
 8002134:	005a      	lsls	r2, r3, #1
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	430a      	orrs	r2, r1
 800213c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d01b      	beq.n	8002180 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	685a      	ldr	r2, [r3, #4]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002156:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	685a      	ldr	r2, [r3, #4]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002166:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	6859      	ldr	r1, [r3, #4]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002172:	3b01      	subs	r3, #1
 8002174:	035a      	lsls	r2, r3, #13
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	430a      	orrs	r2, r1
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	e007      	b.n	8002190 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	685a      	ldr	r2, [r3, #4]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800218e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800219e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	3b01      	subs	r3, #1
 80021ac:	051a      	lsls	r2, r3, #20
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	430a      	orrs	r2, r1
 80021b4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	689a      	ldr	r2, [r3, #8]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80021c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	6899      	ldr	r1, [r3, #8]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80021d2:	025a      	lsls	r2, r3, #9
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	430a      	orrs	r2, r1
 80021da:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	689a      	ldr	r2, [r3, #8]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6899      	ldr	r1, [r3, #8]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	695b      	ldr	r3, [r3, #20]
 80021f6:	029a      	lsls	r2, r3, #10
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	430a      	orrs	r2, r1
 80021fe:	609a      	str	r2, [r3, #8]
}
 8002200:	bf00      	nop
 8002202:	3714      	adds	r7, #20
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr
 800220c:	40012300 	.word	0x40012300
 8002210:	0f000001 	.word	0x0f000001

08002214 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002214:	b480      	push	{r7}
 8002216:	b085      	sub	sp, #20
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	f003 0307 	and.w	r3, r3, #7
 8002222:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002224:	4b0c      	ldr	r3, [pc, #48]	; (8002258 <__NVIC_SetPriorityGrouping+0x44>)
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800222a:	68ba      	ldr	r2, [r7, #8]
 800222c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002230:	4013      	ands	r3, r2
 8002232:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800223c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002240:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002244:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002246:	4a04      	ldr	r2, [pc, #16]	; (8002258 <__NVIC_SetPriorityGrouping+0x44>)
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	60d3      	str	r3, [r2, #12]
}
 800224c:	bf00      	nop
 800224e:	3714      	adds	r7, #20
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	e000ed00 	.word	0xe000ed00

0800225c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002260:	4b04      	ldr	r3, [pc, #16]	; (8002274 <__NVIC_GetPriorityGrouping+0x18>)
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	0a1b      	lsrs	r3, r3, #8
 8002266:	f003 0307 	and.w	r3, r3, #7
}
 800226a:	4618      	mov	r0, r3
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	e000ed00 	.word	0xe000ed00

08002278 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	4603      	mov	r3, r0
 8002280:	6039      	str	r1, [r7, #0]
 8002282:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002288:	2b00      	cmp	r3, #0
 800228a:	db0a      	blt.n	80022a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	b2da      	uxtb	r2, r3
 8002290:	490c      	ldr	r1, [pc, #48]	; (80022c4 <__NVIC_SetPriority+0x4c>)
 8002292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002296:	0112      	lsls	r2, r2, #4
 8002298:	b2d2      	uxtb	r2, r2
 800229a:	440b      	add	r3, r1
 800229c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022a0:	e00a      	b.n	80022b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	b2da      	uxtb	r2, r3
 80022a6:	4908      	ldr	r1, [pc, #32]	; (80022c8 <__NVIC_SetPriority+0x50>)
 80022a8:	79fb      	ldrb	r3, [r7, #7]
 80022aa:	f003 030f 	and.w	r3, r3, #15
 80022ae:	3b04      	subs	r3, #4
 80022b0:	0112      	lsls	r2, r2, #4
 80022b2:	b2d2      	uxtb	r2, r2
 80022b4:	440b      	add	r3, r1
 80022b6:	761a      	strb	r2, [r3, #24]
}
 80022b8:	bf00      	nop
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr
 80022c4:	e000e100 	.word	0xe000e100
 80022c8:	e000ed00 	.word	0xe000ed00

080022cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b089      	sub	sp, #36	; 0x24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f003 0307 	and.w	r3, r3, #7
 80022de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	f1c3 0307 	rsb	r3, r3, #7
 80022e6:	2b04      	cmp	r3, #4
 80022e8:	bf28      	it	cs
 80022ea:	2304      	movcs	r3, #4
 80022ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	3304      	adds	r3, #4
 80022f2:	2b06      	cmp	r3, #6
 80022f4:	d902      	bls.n	80022fc <NVIC_EncodePriority+0x30>
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	3b03      	subs	r3, #3
 80022fa:	e000      	b.n	80022fe <NVIC_EncodePriority+0x32>
 80022fc:	2300      	movs	r3, #0
 80022fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002300:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	fa02 f303 	lsl.w	r3, r2, r3
 800230a:	43da      	mvns	r2, r3
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	401a      	ands	r2, r3
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002314:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	fa01 f303 	lsl.w	r3, r1, r3
 800231e:	43d9      	mvns	r1, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002324:	4313      	orrs	r3, r2
         );
}
 8002326:	4618      	mov	r0, r3
 8002328:	3724      	adds	r7, #36	; 0x24
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
	...

08002334 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3b01      	subs	r3, #1
 8002340:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002344:	d301      	bcc.n	800234a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002346:	2301      	movs	r3, #1
 8002348:	e00f      	b.n	800236a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800234a:	4a0a      	ldr	r2, [pc, #40]	; (8002374 <SysTick_Config+0x40>)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	3b01      	subs	r3, #1
 8002350:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002352:	210f      	movs	r1, #15
 8002354:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002358:	f7ff ff8e 	bl	8002278 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800235c:	4b05      	ldr	r3, [pc, #20]	; (8002374 <SysTick_Config+0x40>)
 800235e:	2200      	movs	r2, #0
 8002360:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002362:	4b04      	ldr	r3, [pc, #16]	; (8002374 <SysTick_Config+0x40>)
 8002364:	2207      	movs	r2, #7
 8002366:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002368:	2300      	movs	r3, #0
}
 800236a:	4618      	mov	r0, r3
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	e000e010 	.word	0xe000e010

08002378 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002380:	6878      	ldr	r0, [r7, #4]
 8002382:	f7ff ff47 	bl	8002214 <__NVIC_SetPriorityGrouping>
}
 8002386:	bf00      	nop
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800238e:	b580      	push	{r7, lr}
 8002390:	b086      	sub	sp, #24
 8002392:	af00      	add	r7, sp, #0
 8002394:	4603      	mov	r3, r0
 8002396:	60b9      	str	r1, [r7, #8]
 8002398:	607a      	str	r2, [r7, #4]
 800239a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023a0:	f7ff ff5c 	bl	800225c <__NVIC_GetPriorityGrouping>
 80023a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	68b9      	ldr	r1, [r7, #8]
 80023aa:	6978      	ldr	r0, [r7, #20]
 80023ac:	f7ff ff8e 	bl	80022cc <NVIC_EncodePriority>
 80023b0:	4602      	mov	r2, r0
 80023b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023b6:	4611      	mov	r1, r2
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7ff ff5d 	bl	8002278 <__NVIC_SetPriority>
}
 80023be:	bf00      	nop
 80023c0:	3718      	adds	r7, #24
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b082      	sub	sp, #8
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f7ff ffb0 	bl	8002334 <SysTick_Config>
 80023d4:	4603      	mov	r3, r0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3708      	adds	r7, #8
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
	...

080023e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b089      	sub	sp, #36	; 0x24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023ea:	2300      	movs	r3, #0
 80023ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023ee:	2300      	movs	r3, #0
 80023f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023f2:	2300      	movs	r3, #0
 80023f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023f6:	2300      	movs	r3, #0
 80023f8:	61fb      	str	r3, [r7, #28]
 80023fa:	e16b      	b.n	80026d4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023fc:	2201      	movs	r2, #1
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	697a      	ldr	r2, [r7, #20]
 800240c:	4013      	ands	r3, r2
 800240e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	429a      	cmp	r2, r3
 8002416:	f040 815a 	bne.w	80026ce <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f003 0303 	and.w	r3, r3, #3
 8002422:	2b01      	cmp	r3, #1
 8002424:	d005      	beq.n	8002432 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800242e:	2b02      	cmp	r3, #2
 8002430:	d130      	bne.n	8002494 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	2203      	movs	r2, #3
 800243e:	fa02 f303 	lsl.w	r3, r2, r3
 8002442:	43db      	mvns	r3, r3
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	4013      	ands	r3, r2
 8002448:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	68da      	ldr	r2, [r3, #12]
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	4313      	orrs	r3, r2
 800245a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	69ba      	ldr	r2, [r7, #24]
 8002460:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002468:	2201      	movs	r2, #1
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	43db      	mvns	r3, r3
 8002472:	69ba      	ldr	r2, [r7, #24]
 8002474:	4013      	ands	r3, r2
 8002476:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	091b      	lsrs	r3, r3, #4
 800247e:	f003 0201 	and.w	r2, r3, #1
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	4313      	orrs	r3, r2
 800248c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f003 0303 	and.w	r3, r3, #3
 800249c:	2b03      	cmp	r3, #3
 800249e:	d017      	beq.n	80024d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	2203      	movs	r2, #3
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	43db      	mvns	r3, r3
 80024b2:	69ba      	ldr	r2, [r7, #24]
 80024b4:	4013      	ands	r3, r2
 80024b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	689a      	ldr	r2, [r3, #8]
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	fa02 f303 	lsl.w	r3, r2, r3
 80024c4:	69ba      	ldr	r2, [r7, #24]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f003 0303 	and.w	r3, r3, #3
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d123      	bne.n	8002524 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	08da      	lsrs	r2, r3, #3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	3208      	adds	r2, #8
 80024e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	f003 0307 	and.w	r3, r3, #7
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	220f      	movs	r2, #15
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	43db      	mvns	r3, r3
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	4013      	ands	r3, r2
 80024fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	691a      	ldr	r2, [r3, #16]
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	f003 0307 	and.w	r3, r3, #7
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	69ba      	ldr	r2, [r7, #24]
 8002512:	4313      	orrs	r3, r2
 8002514:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	08da      	lsrs	r2, r3, #3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	3208      	adds	r2, #8
 800251e:	69b9      	ldr	r1, [r7, #24]
 8002520:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	2203      	movs	r2, #3
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	43db      	mvns	r3, r3
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	4013      	ands	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f003 0203 	and.w	r2, r3, #3
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	005b      	lsls	r3, r3, #1
 8002548:	fa02 f303 	lsl.w	r3, r2, r3
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	4313      	orrs	r3, r2
 8002550:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	69ba      	ldr	r2, [r7, #24]
 8002556:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002560:	2b00      	cmp	r3, #0
 8002562:	f000 80b4 	beq.w	80026ce <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002566:	2300      	movs	r3, #0
 8002568:	60fb      	str	r3, [r7, #12]
 800256a:	4b60      	ldr	r3, [pc, #384]	; (80026ec <HAL_GPIO_Init+0x30c>)
 800256c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800256e:	4a5f      	ldr	r2, [pc, #380]	; (80026ec <HAL_GPIO_Init+0x30c>)
 8002570:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002574:	6453      	str	r3, [r2, #68]	; 0x44
 8002576:	4b5d      	ldr	r3, [pc, #372]	; (80026ec <HAL_GPIO_Init+0x30c>)
 8002578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800257a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800257e:	60fb      	str	r3, [r7, #12]
 8002580:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002582:	4a5b      	ldr	r2, [pc, #364]	; (80026f0 <HAL_GPIO_Init+0x310>)
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	089b      	lsrs	r3, r3, #2
 8002588:	3302      	adds	r3, #2
 800258a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800258e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	f003 0303 	and.w	r3, r3, #3
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	220f      	movs	r2, #15
 800259a:	fa02 f303 	lsl.w	r3, r2, r3
 800259e:	43db      	mvns	r3, r3
 80025a0:	69ba      	ldr	r2, [r7, #24]
 80025a2:	4013      	ands	r3, r2
 80025a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a52      	ldr	r2, [pc, #328]	; (80026f4 <HAL_GPIO_Init+0x314>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d02b      	beq.n	8002606 <HAL_GPIO_Init+0x226>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a51      	ldr	r2, [pc, #324]	; (80026f8 <HAL_GPIO_Init+0x318>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d025      	beq.n	8002602 <HAL_GPIO_Init+0x222>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a50      	ldr	r2, [pc, #320]	; (80026fc <HAL_GPIO_Init+0x31c>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d01f      	beq.n	80025fe <HAL_GPIO_Init+0x21e>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a4f      	ldr	r2, [pc, #316]	; (8002700 <HAL_GPIO_Init+0x320>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d019      	beq.n	80025fa <HAL_GPIO_Init+0x21a>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a4e      	ldr	r2, [pc, #312]	; (8002704 <HAL_GPIO_Init+0x324>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d013      	beq.n	80025f6 <HAL_GPIO_Init+0x216>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a4d      	ldr	r2, [pc, #308]	; (8002708 <HAL_GPIO_Init+0x328>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d00d      	beq.n	80025f2 <HAL_GPIO_Init+0x212>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a4c      	ldr	r2, [pc, #304]	; (800270c <HAL_GPIO_Init+0x32c>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d007      	beq.n	80025ee <HAL_GPIO_Init+0x20e>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a4b      	ldr	r2, [pc, #300]	; (8002710 <HAL_GPIO_Init+0x330>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d101      	bne.n	80025ea <HAL_GPIO_Init+0x20a>
 80025e6:	2307      	movs	r3, #7
 80025e8:	e00e      	b.n	8002608 <HAL_GPIO_Init+0x228>
 80025ea:	2308      	movs	r3, #8
 80025ec:	e00c      	b.n	8002608 <HAL_GPIO_Init+0x228>
 80025ee:	2306      	movs	r3, #6
 80025f0:	e00a      	b.n	8002608 <HAL_GPIO_Init+0x228>
 80025f2:	2305      	movs	r3, #5
 80025f4:	e008      	b.n	8002608 <HAL_GPIO_Init+0x228>
 80025f6:	2304      	movs	r3, #4
 80025f8:	e006      	b.n	8002608 <HAL_GPIO_Init+0x228>
 80025fa:	2303      	movs	r3, #3
 80025fc:	e004      	b.n	8002608 <HAL_GPIO_Init+0x228>
 80025fe:	2302      	movs	r3, #2
 8002600:	e002      	b.n	8002608 <HAL_GPIO_Init+0x228>
 8002602:	2301      	movs	r3, #1
 8002604:	e000      	b.n	8002608 <HAL_GPIO_Init+0x228>
 8002606:	2300      	movs	r3, #0
 8002608:	69fa      	ldr	r2, [r7, #28]
 800260a:	f002 0203 	and.w	r2, r2, #3
 800260e:	0092      	lsls	r2, r2, #2
 8002610:	4093      	lsls	r3, r2
 8002612:	69ba      	ldr	r2, [r7, #24]
 8002614:	4313      	orrs	r3, r2
 8002616:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002618:	4935      	ldr	r1, [pc, #212]	; (80026f0 <HAL_GPIO_Init+0x310>)
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	089b      	lsrs	r3, r3, #2
 800261e:	3302      	adds	r3, #2
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002626:	4b3b      	ldr	r3, [pc, #236]	; (8002714 <HAL_GPIO_Init+0x334>)
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	43db      	mvns	r3, r3
 8002630:	69ba      	ldr	r2, [r7, #24]
 8002632:	4013      	ands	r3, r2
 8002634:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d003      	beq.n	800264a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002642:	69ba      	ldr	r2, [r7, #24]
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	4313      	orrs	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800264a:	4a32      	ldr	r2, [pc, #200]	; (8002714 <HAL_GPIO_Init+0x334>)
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002650:	4b30      	ldr	r3, [pc, #192]	; (8002714 <HAL_GPIO_Init+0x334>)
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	43db      	mvns	r3, r3
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	4013      	ands	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002668:	2b00      	cmp	r3, #0
 800266a:	d003      	beq.n	8002674 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	4313      	orrs	r3, r2
 8002672:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002674:	4a27      	ldr	r2, [pc, #156]	; (8002714 <HAL_GPIO_Init+0x334>)
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800267a:	4b26      	ldr	r3, [pc, #152]	; (8002714 <HAL_GPIO_Init+0x334>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	43db      	mvns	r3, r3
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	4013      	ands	r3, r2
 8002688:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d003      	beq.n	800269e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002696:	69ba      	ldr	r2, [r7, #24]
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	4313      	orrs	r3, r2
 800269c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800269e:	4a1d      	ldr	r2, [pc, #116]	; (8002714 <HAL_GPIO_Init+0x334>)
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026a4:	4b1b      	ldr	r3, [pc, #108]	; (8002714 <HAL_GPIO_Init+0x334>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	43db      	mvns	r3, r3
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	4013      	ands	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d003      	beq.n	80026c8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026c8:	4a12      	ldr	r2, [pc, #72]	; (8002714 <HAL_GPIO_Init+0x334>)
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	3301      	adds	r3, #1
 80026d2:	61fb      	str	r3, [r7, #28]
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	2b0f      	cmp	r3, #15
 80026d8:	f67f ae90 	bls.w	80023fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026dc:	bf00      	nop
 80026de:	bf00      	nop
 80026e0:	3724      	adds	r7, #36	; 0x24
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	40023800 	.word	0x40023800
 80026f0:	40013800 	.word	0x40013800
 80026f4:	40020000 	.word	0x40020000
 80026f8:	40020400 	.word	0x40020400
 80026fc:	40020800 	.word	0x40020800
 8002700:	40020c00 	.word	0x40020c00
 8002704:	40021000 	.word	0x40021000
 8002708:	40021400 	.word	0x40021400
 800270c:	40021800 	.word	0x40021800
 8002710:	40021c00 	.word	0x40021c00
 8002714:	40013c00 	.word	0x40013c00

08002718 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	460b      	mov	r3, r1
 8002722:	807b      	strh	r3, [r7, #2]
 8002724:	4613      	mov	r3, r2
 8002726:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002728:	787b      	ldrb	r3, [r7, #1]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d003      	beq.n	8002736 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800272e:	887a      	ldrh	r2, [r7, #2]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002734:	e003      	b.n	800273e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002736:	887b      	ldrh	r3, [r7, #2]
 8002738:	041a      	lsls	r2, r3, #16
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	619a      	str	r2, [r3, #24]
}
 800273e:	bf00      	nop
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
	...

0800274c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b086      	sub	sp, #24
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e267      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0301 	and.w	r3, r3, #1
 8002766:	2b00      	cmp	r3, #0
 8002768:	d075      	beq.n	8002856 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800276a:	4b88      	ldr	r3, [pc, #544]	; (800298c <HAL_RCC_OscConfig+0x240>)
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	f003 030c 	and.w	r3, r3, #12
 8002772:	2b04      	cmp	r3, #4
 8002774:	d00c      	beq.n	8002790 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002776:	4b85      	ldr	r3, [pc, #532]	; (800298c <HAL_RCC_OscConfig+0x240>)
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800277e:	2b08      	cmp	r3, #8
 8002780:	d112      	bne.n	80027a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002782:	4b82      	ldr	r3, [pc, #520]	; (800298c <HAL_RCC_OscConfig+0x240>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800278a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800278e:	d10b      	bne.n	80027a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002790:	4b7e      	ldr	r3, [pc, #504]	; (800298c <HAL_RCC_OscConfig+0x240>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d05b      	beq.n	8002854 <HAL_RCC_OscConfig+0x108>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d157      	bne.n	8002854 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e242      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027b0:	d106      	bne.n	80027c0 <HAL_RCC_OscConfig+0x74>
 80027b2:	4b76      	ldr	r3, [pc, #472]	; (800298c <HAL_RCC_OscConfig+0x240>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a75      	ldr	r2, [pc, #468]	; (800298c <HAL_RCC_OscConfig+0x240>)
 80027b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027bc:	6013      	str	r3, [r2, #0]
 80027be:	e01d      	b.n	80027fc <HAL_RCC_OscConfig+0xb0>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027c8:	d10c      	bne.n	80027e4 <HAL_RCC_OscConfig+0x98>
 80027ca:	4b70      	ldr	r3, [pc, #448]	; (800298c <HAL_RCC_OscConfig+0x240>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a6f      	ldr	r2, [pc, #444]	; (800298c <HAL_RCC_OscConfig+0x240>)
 80027d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027d4:	6013      	str	r3, [r2, #0]
 80027d6:	4b6d      	ldr	r3, [pc, #436]	; (800298c <HAL_RCC_OscConfig+0x240>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a6c      	ldr	r2, [pc, #432]	; (800298c <HAL_RCC_OscConfig+0x240>)
 80027dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027e0:	6013      	str	r3, [r2, #0]
 80027e2:	e00b      	b.n	80027fc <HAL_RCC_OscConfig+0xb0>
 80027e4:	4b69      	ldr	r3, [pc, #420]	; (800298c <HAL_RCC_OscConfig+0x240>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a68      	ldr	r2, [pc, #416]	; (800298c <HAL_RCC_OscConfig+0x240>)
 80027ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027ee:	6013      	str	r3, [r2, #0]
 80027f0:	4b66      	ldr	r3, [pc, #408]	; (800298c <HAL_RCC_OscConfig+0x240>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a65      	ldr	r2, [pc, #404]	; (800298c <HAL_RCC_OscConfig+0x240>)
 80027f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d013      	beq.n	800282c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002804:	f7ff f8d6 	bl	80019b4 <HAL_GetTick>
 8002808:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800280a:	e008      	b.n	800281e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800280c:	f7ff f8d2 	bl	80019b4 <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	2b64      	cmp	r3, #100	; 0x64
 8002818:	d901      	bls.n	800281e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e207      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800281e:	4b5b      	ldr	r3, [pc, #364]	; (800298c <HAL_RCC_OscConfig+0x240>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d0f0      	beq.n	800280c <HAL_RCC_OscConfig+0xc0>
 800282a:	e014      	b.n	8002856 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800282c:	f7ff f8c2 	bl	80019b4 <HAL_GetTick>
 8002830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002832:	e008      	b.n	8002846 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002834:	f7ff f8be 	bl	80019b4 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b64      	cmp	r3, #100	; 0x64
 8002840:	d901      	bls.n	8002846 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e1f3      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002846:	4b51      	ldr	r3, [pc, #324]	; (800298c <HAL_RCC_OscConfig+0x240>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d1f0      	bne.n	8002834 <HAL_RCC_OscConfig+0xe8>
 8002852:	e000      	b.n	8002856 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002854:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d063      	beq.n	800292a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002862:	4b4a      	ldr	r3, [pc, #296]	; (800298c <HAL_RCC_OscConfig+0x240>)
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	f003 030c 	and.w	r3, r3, #12
 800286a:	2b00      	cmp	r3, #0
 800286c:	d00b      	beq.n	8002886 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800286e:	4b47      	ldr	r3, [pc, #284]	; (800298c <HAL_RCC_OscConfig+0x240>)
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002876:	2b08      	cmp	r3, #8
 8002878:	d11c      	bne.n	80028b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800287a:	4b44      	ldr	r3, [pc, #272]	; (800298c <HAL_RCC_OscConfig+0x240>)
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d116      	bne.n	80028b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002886:	4b41      	ldr	r3, [pc, #260]	; (800298c <HAL_RCC_OscConfig+0x240>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0302 	and.w	r3, r3, #2
 800288e:	2b00      	cmp	r3, #0
 8002890:	d005      	beq.n	800289e <HAL_RCC_OscConfig+0x152>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	2b01      	cmp	r3, #1
 8002898:	d001      	beq.n	800289e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e1c7      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800289e:	4b3b      	ldr	r3, [pc, #236]	; (800298c <HAL_RCC_OscConfig+0x240>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	691b      	ldr	r3, [r3, #16]
 80028aa:	00db      	lsls	r3, r3, #3
 80028ac:	4937      	ldr	r1, [pc, #220]	; (800298c <HAL_RCC_OscConfig+0x240>)
 80028ae:	4313      	orrs	r3, r2
 80028b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028b2:	e03a      	b.n	800292a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d020      	beq.n	80028fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028bc:	4b34      	ldr	r3, [pc, #208]	; (8002990 <HAL_RCC_OscConfig+0x244>)
 80028be:	2201      	movs	r2, #1
 80028c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c2:	f7ff f877 	bl	80019b4 <HAL_GetTick>
 80028c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028c8:	e008      	b.n	80028dc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028ca:	f7ff f873 	bl	80019b4 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d901      	bls.n	80028dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e1a8      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028dc:	4b2b      	ldr	r3, [pc, #172]	; (800298c <HAL_RCC_OscConfig+0x240>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0302 	and.w	r3, r3, #2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d0f0      	beq.n	80028ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028e8:	4b28      	ldr	r3, [pc, #160]	; (800298c <HAL_RCC_OscConfig+0x240>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	691b      	ldr	r3, [r3, #16]
 80028f4:	00db      	lsls	r3, r3, #3
 80028f6:	4925      	ldr	r1, [pc, #148]	; (800298c <HAL_RCC_OscConfig+0x240>)
 80028f8:	4313      	orrs	r3, r2
 80028fa:	600b      	str	r3, [r1, #0]
 80028fc:	e015      	b.n	800292a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028fe:	4b24      	ldr	r3, [pc, #144]	; (8002990 <HAL_RCC_OscConfig+0x244>)
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002904:	f7ff f856 	bl	80019b4 <HAL_GetTick>
 8002908:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800290a:	e008      	b.n	800291e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800290c:	f7ff f852 	bl	80019b4 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b02      	cmp	r3, #2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e187      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800291e:	4b1b      	ldr	r3, [pc, #108]	; (800298c <HAL_RCC_OscConfig+0x240>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1f0      	bne.n	800290c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0308 	and.w	r3, r3, #8
 8002932:	2b00      	cmp	r3, #0
 8002934:	d036      	beq.n	80029a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	695b      	ldr	r3, [r3, #20]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d016      	beq.n	800296c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800293e:	4b15      	ldr	r3, [pc, #84]	; (8002994 <HAL_RCC_OscConfig+0x248>)
 8002940:	2201      	movs	r2, #1
 8002942:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002944:	f7ff f836 	bl	80019b4 <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800294c:	f7ff f832 	bl	80019b4 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e167      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800295e:	4b0b      	ldr	r3, [pc, #44]	; (800298c <HAL_RCC_OscConfig+0x240>)
 8002960:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d0f0      	beq.n	800294c <HAL_RCC_OscConfig+0x200>
 800296a:	e01b      	b.n	80029a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800296c:	4b09      	ldr	r3, [pc, #36]	; (8002994 <HAL_RCC_OscConfig+0x248>)
 800296e:	2200      	movs	r2, #0
 8002970:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002972:	f7ff f81f 	bl	80019b4 <HAL_GetTick>
 8002976:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002978:	e00e      	b.n	8002998 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800297a:	f7ff f81b 	bl	80019b4 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	2b02      	cmp	r3, #2
 8002986:	d907      	bls.n	8002998 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e150      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
 800298c:	40023800 	.word	0x40023800
 8002990:	42470000 	.word	0x42470000
 8002994:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002998:	4b88      	ldr	r3, [pc, #544]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 800299a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800299c:	f003 0302 	and.w	r3, r3, #2
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1ea      	bne.n	800297a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0304 	and.w	r3, r3, #4
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f000 8097 	beq.w	8002ae0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029b2:	2300      	movs	r3, #0
 80029b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029b6:	4b81      	ldr	r3, [pc, #516]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 80029b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d10f      	bne.n	80029e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029c2:	2300      	movs	r3, #0
 80029c4:	60bb      	str	r3, [r7, #8]
 80029c6:	4b7d      	ldr	r3, [pc, #500]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 80029c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ca:	4a7c      	ldr	r2, [pc, #496]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 80029cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029d0:	6413      	str	r3, [r2, #64]	; 0x40
 80029d2:	4b7a      	ldr	r3, [pc, #488]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 80029d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029da:	60bb      	str	r3, [r7, #8]
 80029dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029de:	2301      	movs	r3, #1
 80029e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029e2:	4b77      	ldr	r3, [pc, #476]	; (8002bc0 <HAL_RCC_OscConfig+0x474>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d118      	bne.n	8002a20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029ee:	4b74      	ldr	r3, [pc, #464]	; (8002bc0 <HAL_RCC_OscConfig+0x474>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a73      	ldr	r2, [pc, #460]	; (8002bc0 <HAL_RCC_OscConfig+0x474>)
 80029f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029fa:	f7fe ffdb 	bl	80019b4 <HAL_GetTick>
 80029fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a00:	e008      	b.n	8002a14 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a02:	f7fe ffd7 	bl	80019b4 <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d901      	bls.n	8002a14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e10c      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a14:	4b6a      	ldr	r3, [pc, #424]	; (8002bc0 <HAL_RCC_OscConfig+0x474>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d0f0      	beq.n	8002a02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d106      	bne.n	8002a36 <HAL_RCC_OscConfig+0x2ea>
 8002a28:	4b64      	ldr	r3, [pc, #400]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a2c:	4a63      	ldr	r2, [pc, #396]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a2e:	f043 0301 	orr.w	r3, r3, #1
 8002a32:	6713      	str	r3, [r2, #112]	; 0x70
 8002a34:	e01c      	b.n	8002a70 <HAL_RCC_OscConfig+0x324>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	2b05      	cmp	r3, #5
 8002a3c:	d10c      	bne.n	8002a58 <HAL_RCC_OscConfig+0x30c>
 8002a3e:	4b5f      	ldr	r3, [pc, #380]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a42:	4a5e      	ldr	r2, [pc, #376]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a44:	f043 0304 	orr.w	r3, r3, #4
 8002a48:	6713      	str	r3, [r2, #112]	; 0x70
 8002a4a:	4b5c      	ldr	r3, [pc, #368]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a4e:	4a5b      	ldr	r2, [pc, #364]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a50:	f043 0301 	orr.w	r3, r3, #1
 8002a54:	6713      	str	r3, [r2, #112]	; 0x70
 8002a56:	e00b      	b.n	8002a70 <HAL_RCC_OscConfig+0x324>
 8002a58:	4b58      	ldr	r3, [pc, #352]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a5c:	4a57      	ldr	r2, [pc, #348]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a5e:	f023 0301 	bic.w	r3, r3, #1
 8002a62:	6713      	str	r3, [r2, #112]	; 0x70
 8002a64:	4b55      	ldr	r3, [pc, #340]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a68:	4a54      	ldr	r2, [pc, #336]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a6a:	f023 0304 	bic.w	r3, r3, #4
 8002a6e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d015      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a78:	f7fe ff9c 	bl	80019b4 <HAL_GetTick>
 8002a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a7e:	e00a      	b.n	8002a96 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a80:	f7fe ff98 	bl	80019b4 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e0cb      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a96:	4b49      	ldr	r3, [pc, #292]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a9a:	f003 0302 	and.w	r3, r3, #2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d0ee      	beq.n	8002a80 <HAL_RCC_OscConfig+0x334>
 8002aa2:	e014      	b.n	8002ace <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aa4:	f7fe ff86 	bl	80019b4 <HAL_GetTick>
 8002aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aaa:	e00a      	b.n	8002ac2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002aac:	f7fe ff82 	bl	80019b4 <HAL_GetTick>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e0b5      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ac2:	4b3e      	ldr	r3, [pc, #248]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002ac4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ac6:	f003 0302 	and.w	r3, r3, #2
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d1ee      	bne.n	8002aac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ace:	7dfb      	ldrb	r3, [r7, #23]
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d105      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ad4:	4b39      	ldr	r3, [pc, #228]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad8:	4a38      	ldr	r2, [pc, #224]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002ada:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ade:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	699b      	ldr	r3, [r3, #24]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	f000 80a1 	beq.w	8002c2c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002aea:	4b34      	ldr	r3, [pc, #208]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 030c 	and.w	r3, r3, #12
 8002af2:	2b08      	cmp	r3, #8
 8002af4:	d05c      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	699b      	ldr	r3, [r3, #24]
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d141      	bne.n	8002b82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002afe:	4b31      	ldr	r3, [pc, #196]	; (8002bc4 <HAL_RCC_OscConfig+0x478>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b04:	f7fe ff56 	bl	80019b4 <HAL_GetTick>
 8002b08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b0a:	e008      	b.n	8002b1e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b0c:	f7fe ff52 	bl	80019b4 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e087      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b1e:	4b27      	ldr	r3, [pc, #156]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1f0      	bne.n	8002b0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	69da      	ldr	r2, [r3, #28]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a1b      	ldr	r3, [r3, #32]
 8002b32:	431a      	orrs	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b38:	019b      	lsls	r3, r3, #6
 8002b3a:	431a      	orrs	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b40:	085b      	lsrs	r3, r3, #1
 8002b42:	3b01      	subs	r3, #1
 8002b44:	041b      	lsls	r3, r3, #16
 8002b46:	431a      	orrs	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b4c:	061b      	lsls	r3, r3, #24
 8002b4e:	491b      	ldr	r1, [pc, #108]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002b50:	4313      	orrs	r3, r2
 8002b52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b54:	4b1b      	ldr	r3, [pc, #108]	; (8002bc4 <HAL_RCC_OscConfig+0x478>)
 8002b56:	2201      	movs	r2, #1
 8002b58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b5a:	f7fe ff2b 	bl	80019b4 <HAL_GetTick>
 8002b5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b60:	e008      	b.n	8002b74 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b62:	f7fe ff27 	bl	80019b4 <HAL_GetTick>
 8002b66:	4602      	mov	r2, r0
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d901      	bls.n	8002b74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e05c      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b74:	4b11      	ldr	r3, [pc, #68]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d0f0      	beq.n	8002b62 <HAL_RCC_OscConfig+0x416>
 8002b80:	e054      	b.n	8002c2c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b82:	4b10      	ldr	r3, [pc, #64]	; (8002bc4 <HAL_RCC_OscConfig+0x478>)
 8002b84:	2200      	movs	r2, #0
 8002b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b88:	f7fe ff14 	bl	80019b4 <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b8e:	e008      	b.n	8002ba2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b90:	f7fe ff10 	bl	80019b4 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e045      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ba2:	4b06      	ldr	r3, [pc, #24]	; (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d1f0      	bne.n	8002b90 <HAL_RCC_OscConfig+0x444>
 8002bae:	e03d      	b.n	8002c2c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	699b      	ldr	r3, [r3, #24]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d107      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e038      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
 8002bbc:	40023800 	.word	0x40023800
 8002bc0:	40007000 	.word	0x40007000
 8002bc4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002bc8:	4b1b      	ldr	r3, [pc, #108]	; (8002c38 <HAL_RCC_OscConfig+0x4ec>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	699b      	ldr	r3, [r3, #24]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d028      	beq.n	8002c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d121      	bne.n	8002c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d11a      	bne.n	8002c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bf2:	68fa      	ldr	r2, [r7, #12]
 8002bf4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002bfe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d111      	bne.n	8002c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c0e:	085b      	lsrs	r3, r3, #1
 8002c10:	3b01      	subs	r3, #1
 8002c12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d107      	bne.n	8002c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d001      	beq.n	8002c2c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e000      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002c2c:	2300      	movs	r3, #0
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3718      	adds	r7, #24
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	40023800 	.word	0x40023800

08002c3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d101      	bne.n	8002c50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e0cc      	b.n	8002dea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c50:	4b68      	ldr	r3, [pc, #416]	; (8002df4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0307 	and.w	r3, r3, #7
 8002c58:	683a      	ldr	r2, [r7, #0]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d90c      	bls.n	8002c78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c5e:	4b65      	ldr	r3, [pc, #404]	; (8002df4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c60:	683a      	ldr	r2, [r7, #0]
 8002c62:	b2d2      	uxtb	r2, r2
 8002c64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c66:	4b63      	ldr	r3, [pc, #396]	; (8002df4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0307 	and.w	r3, r3, #7
 8002c6e:	683a      	ldr	r2, [r7, #0]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d001      	beq.n	8002c78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e0b8      	b.n	8002dea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0302 	and.w	r3, r3, #2
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d020      	beq.n	8002cc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0304 	and.w	r3, r3, #4
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d005      	beq.n	8002c9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c90:	4b59      	ldr	r3, [pc, #356]	; (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	4a58      	ldr	r2, [pc, #352]	; (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c96:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002c9a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0308 	and.w	r3, r3, #8
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d005      	beq.n	8002cb4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ca8:	4b53      	ldr	r3, [pc, #332]	; (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	4a52      	ldr	r2, [pc, #328]	; (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002cb2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cb4:	4b50      	ldr	r3, [pc, #320]	; (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	494d      	ldr	r1, [pc, #308]	; (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d044      	beq.n	8002d5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d107      	bne.n	8002cea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cda:	4b47      	ldr	r3, [pc, #284]	; (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d119      	bne.n	8002d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e07f      	b.n	8002dea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d003      	beq.n	8002cfa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cf6:	2b03      	cmp	r3, #3
 8002cf8:	d107      	bne.n	8002d0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cfa:	4b3f      	ldr	r3, [pc, #252]	; (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d109      	bne.n	8002d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e06f      	b.n	8002dea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d0a:	4b3b      	ldr	r3, [pc, #236]	; (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0302 	and.w	r3, r3, #2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d101      	bne.n	8002d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e067      	b.n	8002dea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d1a:	4b37      	ldr	r3, [pc, #220]	; (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f023 0203 	bic.w	r2, r3, #3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	4934      	ldr	r1, [pc, #208]	; (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d2c:	f7fe fe42 	bl	80019b4 <HAL_GetTick>
 8002d30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d32:	e00a      	b.n	8002d4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d34:	f7fe fe3e 	bl	80019b4 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d901      	bls.n	8002d4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e04f      	b.n	8002dea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d4a:	4b2b      	ldr	r3, [pc, #172]	; (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	f003 020c 	and.w	r2, r3, #12
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d1eb      	bne.n	8002d34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d5c:	4b25      	ldr	r3, [pc, #148]	; (8002df4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0307 	and.w	r3, r3, #7
 8002d64:	683a      	ldr	r2, [r7, #0]
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d20c      	bcs.n	8002d84 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d6a:	4b22      	ldr	r3, [pc, #136]	; (8002df4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d6c:	683a      	ldr	r2, [r7, #0]
 8002d6e:	b2d2      	uxtb	r2, r2
 8002d70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d72:	4b20      	ldr	r3, [pc, #128]	; (8002df4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0307 	and.w	r3, r3, #7
 8002d7a:	683a      	ldr	r2, [r7, #0]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d001      	beq.n	8002d84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e032      	b.n	8002dea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0304 	and.w	r3, r3, #4
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d008      	beq.n	8002da2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d90:	4b19      	ldr	r3, [pc, #100]	; (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	4916      	ldr	r1, [pc, #88]	; (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0308 	and.w	r3, r3, #8
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d009      	beq.n	8002dc2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dae:	4b12      	ldr	r3, [pc, #72]	; (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	00db      	lsls	r3, r3, #3
 8002dbc:	490e      	ldr	r1, [pc, #56]	; (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002dc2:	f000 f821 	bl	8002e08 <HAL_RCC_GetSysClockFreq>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	4b0b      	ldr	r3, [pc, #44]	; (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	091b      	lsrs	r3, r3, #4
 8002dce:	f003 030f 	and.w	r3, r3, #15
 8002dd2:	490a      	ldr	r1, [pc, #40]	; (8002dfc <HAL_RCC_ClockConfig+0x1c0>)
 8002dd4:	5ccb      	ldrb	r3, [r1, r3]
 8002dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8002dda:	4a09      	ldr	r2, [pc, #36]	; (8002e00 <HAL_RCC_ClockConfig+0x1c4>)
 8002ddc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002dde:	4b09      	ldr	r3, [pc, #36]	; (8002e04 <HAL_RCC_ClockConfig+0x1c8>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4618      	mov	r0, r3
 8002de4:	f7fe fda2 	bl	800192c <HAL_InitTick>

  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	40023c00 	.word	0x40023c00
 8002df8:	40023800 	.word	0x40023800
 8002dfc:	08003f30 	.word	0x08003f30
 8002e00:	20000000 	.word	0x20000000
 8002e04:	20000004 	.word	0x20000004

08002e08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e0c:	b094      	sub	sp, #80	; 0x50
 8002e0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002e10:	2300      	movs	r3, #0
 8002e12:	647b      	str	r3, [r7, #68]	; 0x44
 8002e14:	2300      	movs	r3, #0
 8002e16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e18:	2300      	movs	r3, #0
 8002e1a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e20:	4b79      	ldr	r3, [pc, #484]	; (8003008 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f003 030c 	and.w	r3, r3, #12
 8002e28:	2b08      	cmp	r3, #8
 8002e2a:	d00d      	beq.n	8002e48 <HAL_RCC_GetSysClockFreq+0x40>
 8002e2c:	2b08      	cmp	r3, #8
 8002e2e:	f200 80e1 	bhi.w	8002ff4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d002      	beq.n	8002e3c <HAL_RCC_GetSysClockFreq+0x34>
 8002e36:	2b04      	cmp	r3, #4
 8002e38:	d003      	beq.n	8002e42 <HAL_RCC_GetSysClockFreq+0x3a>
 8002e3a:	e0db      	b.n	8002ff4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e3c:	4b73      	ldr	r3, [pc, #460]	; (800300c <HAL_RCC_GetSysClockFreq+0x204>)
 8002e3e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002e40:	e0db      	b.n	8002ffa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e42:	4b73      	ldr	r3, [pc, #460]	; (8003010 <HAL_RCC_GetSysClockFreq+0x208>)
 8002e44:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002e46:	e0d8      	b.n	8002ffa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e48:	4b6f      	ldr	r3, [pc, #444]	; (8003008 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002e50:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e52:	4b6d      	ldr	r3, [pc, #436]	; (8003008 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d063      	beq.n	8002f26 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e5e:	4b6a      	ldr	r3, [pc, #424]	; (8003008 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	099b      	lsrs	r3, r3, #6
 8002e64:	2200      	movs	r2, #0
 8002e66:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e68:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e70:	633b      	str	r3, [r7, #48]	; 0x30
 8002e72:	2300      	movs	r3, #0
 8002e74:	637b      	str	r3, [r7, #52]	; 0x34
 8002e76:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002e7a:	4622      	mov	r2, r4
 8002e7c:	462b      	mov	r3, r5
 8002e7e:	f04f 0000 	mov.w	r0, #0
 8002e82:	f04f 0100 	mov.w	r1, #0
 8002e86:	0159      	lsls	r1, r3, #5
 8002e88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e8c:	0150      	lsls	r0, r2, #5
 8002e8e:	4602      	mov	r2, r0
 8002e90:	460b      	mov	r3, r1
 8002e92:	4621      	mov	r1, r4
 8002e94:	1a51      	subs	r1, r2, r1
 8002e96:	6139      	str	r1, [r7, #16]
 8002e98:	4629      	mov	r1, r5
 8002e9a:	eb63 0301 	sbc.w	r3, r3, r1
 8002e9e:	617b      	str	r3, [r7, #20]
 8002ea0:	f04f 0200 	mov.w	r2, #0
 8002ea4:	f04f 0300 	mov.w	r3, #0
 8002ea8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002eac:	4659      	mov	r1, fp
 8002eae:	018b      	lsls	r3, r1, #6
 8002eb0:	4651      	mov	r1, sl
 8002eb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002eb6:	4651      	mov	r1, sl
 8002eb8:	018a      	lsls	r2, r1, #6
 8002eba:	4651      	mov	r1, sl
 8002ebc:	ebb2 0801 	subs.w	r8, r2, r1
 8002ec0:	4659      	mov	r1, fp
 8002ec2:	eb63 0901 	sbc.w	r9, r3, r1
 8002ec6:	f04f 0200 	mov.w	r2, #0
 8002eca:	f04f 0300 	mov.w	r3, #0
 8002ece:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ed2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ed6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002eda:	4690      	mov	r8, r2
 8002edc:	4699      	mov	r9, r3
 8002ede:	4623      	mov	r3, r4
 8002ee0:	eb18 0303 	adds.w	r3, r8, r3
 8002ee4:	60bb      	str	r3, [r7, #8]
 8002ee6:	462b      	mov	r3, r5
 8002ee8:	eb49 0303 	adc.w	r3, r9, r3
 8002eec:	60fb      	str	r3, [r7, #12]
 8002eee:	f04f 0200 	mov.w	r2, #0
 8002ef2:	f04f 0300 	mov.w	r3, #0
 8002ef6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002efa:	4629      	mov	r1, r5
 8002efc:	024b      	lsls	r3, r1, #9
 8002efe:	4621      	mov	r1, r4
 8002f00:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f04:	4621      	mov	r1, r4
 8002f06:	024a      	lsls	r2, r1, #9
 8002f08:	4610      	mov	r0, r2
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f0e:	2200      	movs	r2, #0
 8002f10:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f12:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002f14:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002f18:	f7fd fdc2 	bl	8000aa0 <__aeabi_uldivmod>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	460b      	mov	r3, r1
 8002f20:	4613      	mov	r3, r2
 8002f22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f24:	e058      	b.n	8002fd8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f26:	4b38      	ldr	r3, [pc, #224]	; (8003008 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	099b      	lsrs	r3, r3, #6
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	4618      	mov	r0, r3
 8002f30:	4611      	mov	r1, r2
 8002f32:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002f36:	623b      	str	r3, [r7, #32]
 8002f38:	2300      	movs	r3, #0
 8002f3a:	627b      	str	r3, [r7, #36]	; 0x24
 8002f3c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002f40:	4642      	mov	r2, r8
 8002f42:	464b      	mov	r3, r9
 8002f44:	f04f 0000 	mov.w	r0, #0
 8002f48:	f04f 0100 	mov.w	r1, #0
 8002f4c:	0159      	lsls	r1, r3, #5
 8002f4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f52:	0150      	lsls	r0, r2, #5
 8002f54:	4602      	mov	r2, r0
 8002f56:	460b      	mov	r3, r1
 8002f58:	4641      	mov	r1, r8
 8002f5a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f5e:	4649      	mov	r1, r9
 8002f60:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f64:	f04f 0200 	mov.w	r2, #0
 8002f68:	f04f 0300 	mov.w	r3, #0
 8002f6c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f70:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f74:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f78:	ebb2 040a 	subs.w	r4, r2, sl
 8002f7c:	eb63 050b 	sbc.w	r5, r3, fp
 8002f80:	f04f 0200 	mov.w	r2, #0
 8002f84:	f04f 0300 	mov.w	r3, #0
 8002f88:	00eb      	lsls	r3, r5, #3
 8002f8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f8e:	00e2      	lsls	r2, r4, #3
 8002f90:	4614      	mov	r4, r2
 8002f92:	461d      	mov	r5, r3
 8002f94:	4643      	mov	r3, r8
 8002f96:	18e3      	adds	r3, r4, r3
 8002f98:	603b      	str	r3, [r7, #0]
 8002f9a:	464b      	mov	r3, r9
 8002f9c:	eb45 0303 	adc.w	r3, r5, r3
 8002fa0:	607b      	str	r3, [r7, #4]
 8002fa2:	f04f 0200 	mov.w	r2, #0
 8002fa6:	f04f 0300 	mov.w	r3, #0
 8002faa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002fae:	4629      	mov	r1, r5
 8002fb0:	028b      	lsls	r3, r1, #10
 8002fb2:	4621      	mov	r1, r4
 8002fb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002fb8:	4621      	mov	r1, r4
 8002fba:	028a      	lsls	r2, r1, #10
 8002fbc:	4610      	mov	r0, r2
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	61bb      	str	r3, [r7, #24]
 8002fc6:	61fa      	str	r2, [r7, #28]
 8002fc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fcc:	f7fd fd68 	bl	8000aa0 <__aeabi_uldivmod>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002fd8:	4b0b      	ldr	r3, [pc, #44]	; (8003008 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	0c1b      	lsrs	r3, r3, #16
 8002fde:	f003 0303 	and.w	r3, r3, #3
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	005b      	lsls	r3, r3, #1
 8002fe6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002fe8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002fea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fec:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ff0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002ff2:	e002      	b.n	8002ffa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ff4:	4b05      	ldr	r3, [pc, #20]	; (800300c <HAL_RCC_GetSysClockFreq+0x204>)
 8002ff6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002ff8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ffa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3750      	adds	r7, #80	; 0x50
 8003000:	46bd      	mov	sp, r7
 8003002:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003006:	bf00      	nop
 8003008:	40023800 	.word	0x40023800
 800300c:	00f42400 	.word	0x00f42400
 8003010:	007a1200 	.word	0x007a1200

08003014 <memset>:
 8003014:	4402      	add	r2, r0
 8003016:	4603      	mov	r3, r0
 8003018:	4293      	cmp	r3, r2
 800301a:	d100      	bne.n	800301e <memset+0xa>
 800301c:	4770      	bx	lr
 800301e:	f803 1b01 	strb.w	r1, [r3], #1
 8003022:	e7f9      	b.n	8003018 <memset+0x4>

08003024 <__errno>:
 8003024:	4b01      	ldr	r3, [pc, #4]	; (800302c <__errno+0x8>)
 8003026:	6818      	ldr	r0, [r3, #0]
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	20000058 	.word	0x20000058

08003030 <__libc_init_array>:
 8003030:	b570      	push	{r4, r5, r6, lr}
 8003032:	4d0d      	ldr	r5, [pc, #52]	; (8003068 <__libc_init_array+0x38>)
 8003034:	4c0d      	ldr	r4, [pc, #52]	; (800306c <__libc_init_array+0x3c>)
 8003036:	1b64      	subs	r4, r4, r5
 8003038:	10a4      	asrs	r4, r4, #2
 800303a:	2600      	movs	r6, #0
 800303c:	42a6      	cmp	r6, r4
 800303e:	d109      	bne.n	8003054 <__libc_init_array+0x24>
 8003040:	4d0b      	ldr	r5, [pc, #44]	; (8003070 <__libc_init_array+0x40>)
 8003042:	4c0c      	ldr	r4, [pc, #48]	; (8003074 <__libc_init_array+0x44>)
 8003044:	f000 ff50 	bl	8003ee8 <_init>
 8003048:	1b64      	subs	r4, r4, r5
 800304a:	10a4      	asrs	r4, r4, #2
 800304c:	2600      	movs	r6, #0
 800304e:	42a6      	cmp	r6, r4
 8003050:	d105      	bne.n	800305e <__libc_init_array+0x2e>
 8003052:	bd70      	pop	{r4, r5, r6, pc}
 8003054:	f855 3b04 	ldr.w	r3, [r5], #4
 8003058:	4798      	blx	r3
 800305a:	3601      	adds	r6, #1
 800305c:	e7ee      	b.n	800303c <__libc_init_array+0xc>
 800305e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003062:	4798      	blx	r3
 8003064:	3601      	adds	r6, #1
 8003066:	e7f2      	b.n	800304e <__libc_init_array+0x1e>
 8003068:	08003f78 	.word	0x08003f78
 800306c:	08003f78 	.word	0x08003f78
 8003070:	08003f78 	.word	0x08003f78
 8003074:	08003f7c 	.word	0x08003f7c

08003078 <pow>:
 8003078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800307a:	ed2d 8b02 	vpush	{d8}
 800307e:	eeb0 8a40 	vmov.f32	s16, s0
 8003082:	eef0 8a60 	vmov.f32	s17, s1
 8003086:	ec55 4b11 	vmov	r4, r5, d1
 800308a:	f000 f871 	bl	8003170 <__ieee754_pow>
 800308e:	4622      	mov	r2, r4
 8003090:	462b      	mov	r3, r5
 8003092:	4620      	mov	r0, r4
 8003094:	4629      	mov	r1, r5
 8003096:	ec57 6b10 	vmov	r6, r7, d0
 800309a:	f7fd fceb 	bl	8000a74 <__aeabi_dcmpun>
 800309e:	2800      	cmp	r0, #0
 80030a0:	d13b      	bne.n	800311a <pow+0xa2>
 80030a2:	ec51 0b18 	vmov	r0, r1, d8
 80030a6:	2200      	movs	r2, #0
 80030a8:	2300      	movs	r3, #0
 80030aa:	f7fd fcb1 	bl	8000a10 <__aeabi_dcmpeq>
 80030ae:	b1b8      	cbz	r0, 80030e0 <pow+0x68>
 80030b0:	2200      	movs	r2, #0
 80030b2:	2300      	movs	r3, #0
 80030b4:	4620      	mov	r0, r4
 80030b6:	4629      	mov	r1, r5
 80030b8:	f7fd fcaa 	bl	8000a10 <__aeabi_dcmpeq>
 80030bc:	2800      	cmp	r0, #0
 80030be:	d146      	bne.n	800314e <pow+0xd6>
 80030c0:	ec45 4b10 	vmov	d0, r4, r5
 80030c4:	f000 f848 	bl	8003158 <finite>
 80030c8:	b338      	cbz	r0, 800311a <pow+0xa2>
 80030ca:	2200      	movs	r2, #0
 80030cc:	2300      	movs	r3, #0
 80030ce:	4620      	mov	r0, r4
 80030d0:	4629      	mov	r1, r5
 80030d2:	f7fd fca7 	bl	8000a24 <__aeabi_dcmplt>
 80030d6:	b300      	cbz	r0, 800311a <pow+0xa2>
 80030d8:	f7ff ffa4 	bl	8003024 <__errno>
 80030dc:	2322      	movs	r3, #34	; 0x22
 80030de:	e01b      	b.n	8003118 <pow+0xa0>
 80030e0:	ec47 6b10 	vmov	d0, r6, r7
 80030e4:	f000 f838 	bl	8003158 <finite>
 80030e8:	b9e0      	cbnz	r0, 8003124 <pow+0xac>
 80030ea:	eeb0 0a48 	vmov.f32	s0, s16
 80030ee:	eef0 0a68 	vmov.f32	s1, s17
 80030f2:	f000 f831 	bl	8003158 <finite>
 80030f6:	b1a8      	cbz	r0, 8003124 <pow+0xac>
 80030f8:	ec45 4b10 	vmov	d0, r4, r5
 80030fc:	f000 f82c 	bl	8003158 <finite>
 8003100:	b180      	cbz	r0, 8003124 <pow+0xac>
 8003102:	4632      	mov	r2, r6
 8003104:	463b      	mov	r3, r7
 8003106:	4630      	mov	r0, r6
 8003108:	4639      	mov	r1, r7
 800310a:	f7fd fcb3 	bl	8000a74 <__aeabi_dcmpun>
 800310e:	2800      	cmp	r0, #0
 8003110:	d0e2      	beq.n	80030d8 <pow+0x60>
 8003112:	f7ff ff87 	bl	8003024 <__errno>
 8003116:	2321      	movs	r3, #33	; 0x21
 8003118:	6003      	str	r3, [r0, #0]
 800311a:	ecbd 8b02 	vpop	{d8}
 800311e:	ec47 6b10 	vmov	d0, r6, r7
 8003122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003124:	2200      	movs	r2, #0
 8003126:	2300      	movs	r3, #0
 8003128:	4630      	mov	r0, r6
 800312a:	4639      	mov	r1, r7
 800312c:	f7fd fc70 	bl	8000a10 <__aeabi_dcmpeq>
 8003130:	2800      	cmp	r0, #0
 8003132:	d0f2      	beq.n	800311a <pow+0xa2>
 8003134:	eeb0 0a48 	vmov.f32	s0, s16
 8003138:	eef0 0a68 	vmov.f32	s1, s17
 800313c:	f000 f80c 	bl	8003158 <finite>
 8003140:	2800      	cmp	r0, #0
 8003142:	d0ea      	beq.n	800311a <pow+0xa2>
 8003144:	ec45 4b10 	vmov	d0, r4, r5
 8003148:	f000 f806 	bl	8003158 <finite>
 800314c:	e7c3      	b.n	80030d6 <pow+0x5e>
 800314e:	4f01      	ldr	r7, [pc, #4]	; (8003154 <pow+0xdc>)
 8003150:	2600      	movs	r6, #0
 8003152:	e7e2      	b.n	800311a <pow+0xa2>
 8003154:	3ff00000 	.word	0x3ff00000

08003158 <finite>:
 8003158:	b082      	sub	sp, #8
 800315a:	ed8d 0b00 	vstr	d0, [sp]
 800315e:	9801      	ldr	r0, [sp, #4]
 8003160:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8003164:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8003168:	0fc0      	lsrs	r0, r0, #31
 800316a:	b002      	add	sp, #8
 800316c:	4770      	bx	lr
	...

08003170 <__ieee754_pow>:
 8003170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003174:	ed2d 8b06 	vpush	{d8-d10}
 8003178:	b089      	sub	sp, #36	; 0x24
 800317a:	ed8d 1b00 	vstr	d1, [sp]
 800317e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8003182:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8003186:	ea58 0102 	orrs.w	r1, r8, r2
 800318a:	ec57 6b10 	vmov	r6, r7, d0
 800318e:	d115      	bne.n	80031bc <__ieee754_pow+0x4c>
 8003190:	19b3      	adds	r3, r6, r6
 8003192:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8003196:	4152      	adcs	r2, r2
 8003198:	4299      	cmp	r1, r3
 800319a:	4b89      	ldr	r3, [pc, #548]	; (80033c0 <__ieee754_pow+0x250>)
 800319c:	4193      	sbcs	r3, r2
 800319e:	f080 84d1 	bcs.w	8003b44 <__ieee754_pow+0x9d4>
 80031a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80031a6:	4630      	mov	r0, r6
 80031a8:	4639      	mov	r1, r7
 80031aa:	f7fd f813 	bl	80001d4 <__adddf3>
 80031ae:	ec41 0b10 	vmov	d0, r0, r1
 80031b2:	b009      	add	sp, #36	; 0x24
 80031b4:	ecbd 8b06 	vpop	{d8-d10}
 80031b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031bc:	4b81      	ldr	r3, [pc, #516]	; (80033c4 <__ieee754_pow+0x254>)
 80031be:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80031c2:	429c      	cmp	r4, r3
 80031c4:	ee10 aa10 	vmov	sl, s0
 80031c8:	463d      	mov	r5, r7
 80031ca:	dc06      	bgt.n	80031da <__ieee754_pow+0x6a>
 80031cc:	d101      	bne.n	80031d2 <__ieee754_pow+0x62>
 80031ce:	2e00      	cmp	r6, #0
 80031d0:	d1e7      	bne.n	80031a2 <__ieee754_pow+0x32>
 80031d2:	4598      	cmp	r8, r3
 80031d4:	dc01      	bgt.n	80031da <__ieee754_pow+0x6a>
 80031d6:	d10f      	bne.n	80031f8 <__ieee754_pow+0x88>
 80031d8:	b172      	cbz	r2, 80031f8 <__ieee754_pow+0x88>
 80031da:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80031de:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80031e2:	ea55 050a 	orrs.w	r5, r5, sl
 80031e6:	d1dc      	bne.n	80031a2 <__ieee754_pow+0x32>
 80031e8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80031ec:	18db      	adds	r3, r3, r3
 80031ee:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80031f2:	4152      	adcs	r2, r2
 80031f4:	429d      	cmp	r5, r3
 80031f6:	e7d0      	b.n	800319a <__ieee754_pow+0x2a>
 80031f8:	2d00      	cmp	r5, #0
 80031fa:	da3b      	bge.n	8003274 <__ieee754_pow+0x104>
 80031fc:	4b72      	ldr	r3, [pc, #456]	; (80033c8 <__ieee754_pow+0x258>)
 80031fe:	4598      	cmp	r8, r3
 8003200:	dc51      	bgt.n	80032a6 <__ieee754_pow+0x136>
 8003202:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8003206:	4598      	cmp	r8, r3
 8003208:	f340 84ab 	ble.w	8003b62 <__ieee754_pow+0x9f2>
 800320c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003210:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8003214:	2b14      	cmp	r3, #20
 8003216:	dd0f      	ble.n	8003238 <__ieee754_pow+0xc8>
 8003218:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800321c:	fa22 f103 	lsr.w	r1, r2, r3
 8003220:	fa01 f303 	lsl.w	r3, r1, r3
 8003224:	4293      	cmp	r3, r2
 8003226:	f040 849c 	bne.w	8003b62 <__ieee754_pow+0x9f2>
 800322a:	f001 0101 	and.w	r1, r1, #1
 800322e:	f1c1 0302 	rsb	r3, r1, #2
 8003232:	9304      	str	r3, [sp, #16]
 8003234:	b182      	cbz	r2, 8003258 <__ieee754_pow+0xe8>
 8003236:	e05f      	b.n	80032f8 <__ieee754_pow+0x188>
 8003238:	2a00      	cmp	r2, #0
 800323a:	d15b      	bne.n	80032f4 <__ieee754_pow+0x184>
 800323c:	f1c3 0314 	rsb	r3, r3, #20
 8003240:	fa48 f103 	asr.w	r1, r8, r3
 8003244:	fa01 f303 	lsl.w	r3, r1, r3
 8003248:	4543      	cmp	r3, r8
 800324a:	f040 8487 	bne.w	8003b5c <__ieee754_pow+0x9ec>
 800324e:	f001 0101 	and.w	r1, r1, #1
 8003252:	f1c1 0302 	rsb	r3, r1, #2
 8003256:	9304      	str	r3, [sp, #16]
 8003258:	4b5c      	ldr	r3, [pc, #368]	; (80033cc <__ieee754_pow+0x25c>)
 800325a:	4598      	cmp	r8, r3
 800325c:	d132      	bne.n	80032c4 <__ieee754_pow+0x154>
 800325e:	f1b9 0f00 	cmp.w	r9, #0
 8003262:	f280 8477 	bge.w	8003b54 <__ieee754_pow+0x9e4>
 8003266:	4959      	ldr	r1, [pc, #356]	; (80033cc <__ieee754_pow+0x25c>)
 8003268:	4632      	mov	r2, r6
 800326a:	463b      	mov	r3, r7
 800326c:	2000      	movs	r0, #0
 800326e:	f7fd fa91 	bl	8000794 <__aeabi_ddiv>
 8003272:	e79c      	b.n	80031ae <__ieee754_pow+0x3e>
 8003274:	2300      	movs	r3, #0
 8003276:	9304      	str	r3, [sp, #16]
 8003278:	2a00      	cmp	r2, #0
 800327a:	d13d      	bne.n	80032f8 <__ieee754_pow+0x188>
 800327c:	4b51      	ldr	r3, [pc, #324]	; (80033c4 <__ieee754_pow+0x254>)
 800327e:	4598      	cmp	r8, r3
 8003280:	d1ea      	bne.n	8003258 <__ieee754_pow+0xe8>
 8003282:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8003286:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800328a:	ea53 030a 	orrs.w	r3, r3, sl
 800328e:	f000 8459 	beq.w	8003b44 <__ieee754_pow+0x9d4>
 8003292:	4b4f      	ldr	r3, [pc, #316]	; (80033d0 <__ieee754_pow+0x260>)
 8003294:	429c      	cmp	r4, r3
 8003296:	dd08      	ble.n	80032aa <__ieee754_pow+0x13a>
 8003298:	f1b9 0f00 	cmp.w	r9, #0
 800329c:	f2c0 8456 	blt.w	8003b4c <__ieee754_pow+0x9dc>
 80032a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80032a4:	e783      	b.n	80031ae <__ieee754_pow+0x3e>
 80032a6:	2302      	movs	r3, #2
 80032a8:	e7e5      	b.n	8003276 <__ieee754_pow+0x106>
 80032aa:	f1b9 0f00 	cmp.w	r9, #0
 80032ae:	f04f 0000 	mov.w	r0, #0
 80032b2:	f04f 0100 	mov.w	r1, #0
 80032b6:	f6bf af7a 	bge.w	80031ae <__ieee754_pow+0x3e>
 80032ba:	e9dd 0300 	ldrd	r0, r3, [sp]
 80032be:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80032c2:	e774      	b.n	80031ae <__ieee754_pow+0x3e>
 80032c4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80032c8:	d106      	bne.n	80032d8 <__ieee754_pow+0x168>
 80032ca:	4632      	mov	r2, r6
 80032cc:	463b      	mov	r3, r7
 80032ce:	4630      	mov	r0, r6
 80032d0:	4639      	mov	r1, r7
 80032d2:	f7fd f935 	bl	8000540 <__aeabi_dmul>
 80032d6:	e76a      	b.n	80031ae <__ieee754_pow+0x3e>
 80032d8:	4b3e      	ldr	r3, [pc, #248]	; (80033d4 <__ieee754_pow+0x264>)
 80032da:	4599      	cmp	r9, r3
 80032dc:	d10c      	bne.n	80032f8 <__ieee754_pow+0x188>
 80032de:	2d00      	cmp	r5, #0
 80032e0:	db0a      	blt.n	80032f8 <__ieee754_pow+0x188>
 80032e2:	ec47 6b10 	vmov	d0, r6, r7
 80032e6:	b009      	add	sp, #36	; 0x24
 80032e8:	ecbd 8b06 	vpop	{d8-d10}
 80032ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032f0:	f000 bd20 	b.w	8003d34 <__ieee754_sqrt>
 80032f4:	2300      	movs	r3, #0
 80032f6:	9304      	str	r3, [sp, #16]
 80032f8:	ec47 6b10 	vmov	d0, r6, r7
 80032fc:	f000 fc62 	bl	8003bc4 <fabs>
 8003300:	ec51 0b10 	vmov	r0, r1, d0
 8003304:	f1ba 0f00 	cmp.w	sl, #0
 8003308:	d129      	bne.n	800335e <__ieee754_pow+0x1ee>
 800330a:	b124      	cbz	r4, 8003316 <__ieee754_pow+0x1a6>
 800330c:	4b2f      	ldr	r3, [pc, #188]	; (80033cc <__ieee754_pow+0x25c>)
 800330e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8003312:	429a      	cmp	r2, r3
 8003314:	d123      	bne.n	800335e <__ieee754_pow+0x1ee>
 8003316:	f1b9 0f00 	cmp.w	r9, #0
 800331a:	da05      	bge.n	8003328 <__ieee754_pow+0x1b8>
 800331c:	4602      	mov	r2, r0
 800331e:	460b      	mov	r3, r1
 8003320:	2000      	movs	r0, #0
 8003322:	492a      	ldr	r1, [pc, #168]	; (80033cc <__ieee754_pow+0x25c>)
 8003324:	f7fd fa36 	bl	8000794 <__aeabi_ddiv>
 8003328:	2d00      	cmp	r5, #0
 800332a:	f6bf af40 	bge.w	80031ae <__ieee754_pow+0x3e>
 800332e:	9b04      	ldr	r3, [sp, #16]
 8003330:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8003334:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8003338:	431c      	orrs	r4, r3
 800333a:	d108      	bne.n	800334e <__ieee754_pow+0x1de>
 800333c:	4602      	mov	r2, r0
 800333e:	460b      	mov	r3, r1
 8003340:	4610      	mov	r0, r2
 8003342:	4619      	mov	r1, r3
 8003344:	f7fc ff44 	bl	80001d0 <__aeabi_dsub>
 8003348:	4602      	mov	r2, r0
 800334a:	460b      	mov	r3, r1
 800334c:	e78f      	b.n	800326e <__ieee754_pow+0xfe>
 800334e:	9b04      	ldr	r3, [sp, #16]
 8003350:	2b01      	cmp	r3, #1
 8003352:	f47f af2c 	bne.w	80031ae <__ieee754_pow+0x3e>
 8003356:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800335a:	4619      	mov	r1, r3
 800335c:	e727      	b.n	80031ae <__ieee754_pow+0x3e>
 800335e:	0feb      	lsrs	r3, r5, #31
 8003360:	3b01      	subs	r3, #1
 8003362:	9306      	str	r3, [sp, #24]
 8003364:	9a06      	ldr	r2, [sp, #24]
 8003366:	9b04      	ldr	r3, [sp, #16]
 8003368:	4313      	orrs	r3, r2
 800336a:	d102      	bne.n	8003372 <__ieee754_pow+0x202>
 800336c:	4632      	mov	r2, r6
 800336e:	463b      	mov	r3, r7
 8003370:	e7e6      	b.n	8003340 <__ieee754_pow+0x1d0>
 8003372:	4b19      	ldr	r3, [pc, #100]	; (80033d8 <__ieee754_pow+0x268>)
 8003374:	4598      	cmp	r8, r3
 8003376:	f340 80fb 	ble.w	8003570 <__ieee754_pow+0x400>
 800337a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800337e:	4598      	cmp	r8, r3
 8003380:	4b13      	ldr	r3, [pc, #76]	; (80033d0 <__ieee754_pow+0x260>)
 8003382:	dd0c      	ble.n	800339e <__ieee754_pow+0x22e>
 8003384:	429c      	cmp	r4, r3
 8003386:	dc0f      	bgt.n	80033a8 <__ieee754_pow+0x238>
 8003388:	f1b9 0f00 	cmp.w	r9, #0
 800338c:	da0f      	bge.n	80033ae <__ieee754_pow+0x23e>
 800338e:	2000      	movs	r0, #0
 8003390:	b009      	add	sp, #36	; 0x24
 8003392:	ecbd 8b06 	vpop	{d8-d10}
 8003396:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800339a:	f000 bcc2 	b.w	8003d22 <__math_oflow>
 800339e:	429c      	cmp	r4, r3
 80033a0:	dbf2      	blt.n	8003388 <__ieee754_pow+0x218>
 80033a2:	4b0a      	ldr	r3, [pc, #40]	; (80033cc <__ieee754_pow+0x25c>)
 80033a4:	429c      	cmp	r4, r3
 80033a6:	dd19      	ble.n	80033dc <__ieee754_pow+0x26c>
 80033a8:	f1b9 0f00 	cmp.w	r9, #0
 80033ac:	dcef      	bgt.n	800338e <__ieee754_pow+0x21e>
 80033ae:	2000      	movs	r0, #0
 80033b0:	b009      	add	sp, #36	; 0x24
 80033b2:	ecbd 8b06 	vpop	{d8-d10}
 80033b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033ba:	f000 bca9 	b.w	8003d10 <__math_uflow>
 80033be:	bf00      	nop
 80033c0:	fff00000 	.word	0xfff00000
 80033c4:	7ff00000 	.word	0x7ff00000
 80033c8:	433fffff 	.word	0x433fffff
 80033cc:	3ff00000 	.word	0x3ff00000
 80033d0:	3fefffff 	.word	0x3fefffff
 80033d4:	3fe00000 	.word	0x3fe00000
 80033d8:	41e00000 	.word	0x41e00000
 80033dc:	4b60      	ldr	r3, [pc, #384]	; (8003560 <__ieee754_pow+0x3f0>)
 80033de:	2200      	movs	r2, #0
 80033e0:	f7fc fef6 	bl	80001d0 <__aeabi_dsub>
 80033e4:	a354      	add	r3, pc, #336	; (adr r3, 8003538 <__ieee754_pow+0x3c8>)
 80033e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ea:	4604      	mov	r4, r0
 80033ec:	460d      	mov	r5, r1
 80033ee:	f7fd f8a7 	bl	8000540 <__aeabi_dmul>
 80033f2:	a353      	add	r3, pc, #332	; (adr r3, 8003540 <__ieee754_pow+0x3d0>)
 80033f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f8:	4606      	mov	r6, r0
 80033fa:	460f      	mov	r7, r1
 80033fc:	4620      	mov	r0, r4
 80033fe:	4629      	mov	r1, r5
 8003400:	f7fd f89e 	bl	8000540 <__aeabi_dmul>
 8003404:	4b57      	ldr	r3, [pc, #348]	; (8003564 <__ieee754_pow+0x3f4>)
 8003406:	4682      	mov	sl, r0
 8003408:	468b      	mov	fp, r1
 800340a:	2200      	movs	r2, #0
 800340c:	4620      	mov	r0, r4
 800340e:	4629      	mov	r1, r5
 8003410:	f7fd f896 	bl	8000540 <__aeabi_dmul>
 8003414:	4602      	mov	r2, r0
 8003416:	460b      	mov	r3, r1
 8003418:	a14b      	add	r1, pc, #300	; (adr r1, 8003548 <__ieee754_pow+0x3d8>)
 800341a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800341e:	f7fc fed7 	bl	80001d0 <__aeabi_dsub>
 8003422:	4622      	mov	r2, r4
 8003424:	462b      	mov	r3, r5
 8003426:	f7fd f88b 	bl	8000540 <__aeabi_dmul>
 800342a:	4602      	mov	r2, r0
 800342c:	460b      	mov	r3, r1
 800342e:	2000      	movs	r0, #0
 8003430:	494d      	ldr	r1, [pc, #308]	; (8003568 <__ieee754_pow+0x3f8>)
 8003432:	f7fc fecd 	bl	80001d0 <__aeabi_dsub>
 8003436:	4622      	mov	r2, r4
 8003438:	4680      	mov	r8, r0
 800343a:	4689      	mov	r9, r1
 800343c:	462b      	mov	r3, r5
 800343e:	4620      	mov	r0, r4
 8003440:	4629      	mov	r1, r5
 8003442:	f7fd f87d 	bl	8000540 <__aeabi_dmul>
 8003446:	4602      	mov	r2, r0
 8003448:	460b      	mov	r3, r1
 800344a:	4640      	mov	r0, r8
 800344c:	4649      	mov	r1, r9
 800344e:	f7fd f877 	bl	8000540 <__aeabi_dmul>
 8003452:	a33f      	add	r3, pc, #252	; (adr r3, 8003550 <__ieee754_pow+0x3e0>)
 8003454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003458:	f7fd f872 	bl	8000540 <__aeabi_dmul>
 800345c:	4602      	mov	r2, r0
 800345e:	460b      	mov	r3, r1
 8003460:	4650      	mov	r0, sl
 8003462:	4659      	mov	r1, fp
 8003464:	f7fc feb4 	bl	80001d0 <__aeabi_dsub>
 8003468:	4602      	mov	r2, r0
 800346a:	460b      	mov	r3, r1
 800346c:	4680      	mov	r8, r0
 800346e:	4689      	mov	r9, r1
 8003470:	4630      	mov	r0, r6
 8003472:	4639      	mov	r1, r7
 8003474:	f7fc feae 	bl	80001d4 <__adddf3>
 8003478:	2000      	movs	r0, #0
 800347a:	4632      	mov	r2, r6
 800347c:	463b      	mov	r3, r7
 800347e:	4604      	mov	r4, r0
 8003480:	460d      	mov	r5, r1
 8003482:	f7fc fea5 	bl	80001d0 <__aeabi_dsub>
 8003486:	4602      	mov	r2, r0
 8003488:	460b      	mov	r3, r1
 800348a:	4640      	mov	r0, r8
 800348c:	4649      	mov	r1, r9
 800348e:	f7fc fe9f 	bl	80001d0 <__aeabi_dsub>
 8003492:	9b04      	ldr	r3, [sp, #16]
 8003494:	9a06      	ldr	r2, [sp, #24]
 8003496:	3b01      	subs	r3, #1
 8003498:	4313      	orrs	r3, r2
 800349a:	4682      	mov	sl, r0
 800349c:	468b      	mov	fp, r1
 800349e:	f040 81e7 	bne.w	8003870 <__ieee754_pow+0x700>
 80034a2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8003558 <__ieee754_pow+0x3e8>
 80034a6:	eeb0 8a47 	vmov.f32	s16, s14
 80034aa:	eef0 8a67 	vmov.f32	s17, s15
 80034ae:	e9dd 6700 	ldrd	r6, r7, [sp]
 80034b2:	2600      	movs	r6, #0
 80034b4:	4632      	mov	r2, r6
 80034b6:	463b      	mov	r3, r7
 80034b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80034bc:	f7fc fe88 	bl	80001d0 <__aeabi_dsub>
 80034c0:	4622      	mov	r2, r4
 80034c2:	462b      	mov	r3, r5
 80034c4:	f7fd f83c 	bl	8000540 <__aeabi_dmul>
 80034c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80034cc:	4680      	mov	r8, r0
 80034ce:	4689      	mov	r9, r1
 80034d0:	4650      	mov	r0, sl
 80034d2:	4659      	mov	r1, fp
 80034d4:	f7fd f834 	bl	8000540 <__aeabi_dmul>
 80034d8:	4602      	mov	r2, r0
 80034da:	460b      	mov	r3, r1
 80034dc:	4640      	mov	r0, r8
 80034de:	4649      	mov	r1, r9
 80034e0:	f7fc fe78 	bl	80001d4 <__adddf3>
 80034e4:	4632      	mov	r2, r6
 80034e6:	463b      	mov	r3, r7
 80034e8:	4680      	mov	r8, r0
 80034ea:	4689      	mov	r9, r1
 80034ec:	4620      	mov	r0, r4
 80034ee:	4629      	mov	r1, r5
 80034f0:	f7fd f826 	bl	8000540 <__aeabi_dmul>
 80034f4:	460b      	mov	r3, r1
 80034f6:	4604      	mov	r4, r0
 80034f8:	460d      	mov	r5, r1
 80034fa:	4602      	mov	r2, r0
 80034fc:	4649      	mov	r1, r9
 80034fe:	4640      	mov	r0, r8
 8003500:	f7fc fe68 	bl	80001d4 <__adddf3>
 8003504:	4b19      	ldr	r3, [pc, #100]	; (800356c <__ieee754_pow+0x3fc>)
 8003506:	4299      	cmp	r1, r3
 8003508:	ec45 4b19 	vmov	d9, r4, r5
 800350c:	4606      	mov	r6, r0
 800350e:	460f      	mov	r7, r1
 8003510:	468b      	mov	fp, r1
 8003512:	f340 82f0 	ble.w	8003af6 <__ieee754_pow+0x986>
 8003516:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800351a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800351e:	4303      	orrs	r3, r0
 8003520:	f000 81e4 	beq.w	80038ec <__ieee754_pow+0x77c>
 8003524:	ec51 0b18 	vmov	r0, r1, d8
 8003528:	2200      	movs	r2, #0
 800352a:	2300      	movs	r3, #0
 800352c:	f7fd fa7a 	bl	8000a24 <__aeabi_dcmplt>
 8003530:	3800      	subs	r0, #0
 8003532:	bf18      	it	ne
 8003534:	2001      	movne	r0, #1
 8003536:	e72b      	b.n	8003390 <__ieee754_pow+0x220>
 8003538:	60000000 	.word	0x60000000
 800353c:	3ff71547 	.word	0x3ff71547
 8003540:	f85ddf44 	.word	0xf85ddf44
 8003544:	3e54ae0b 	.word	0x3e54ae0b
 8003548:	55555555 	.word	0x55555555
 800354c:	3fd55555 	.word	0x3fd55555
 8003550:	652b82fe 	.word	0x652b82fe
 8003554:	3ff71547 	.word	0x3ff71547
 8003558:	00000000 	.word	0x00000000
 800355c:	bff00000 	.word	0xbff00000
 8003560:	3ff00000 	.word	0x3ff00000
 8003564:	3fd00000 	.word	0x3fd00000
 8003568:	3fe00000 	.word	0x3fe00000
 800356c:	408fffff 	.word	0x408fffff
 8003570:	4bd5      	ldr	r3, [pc, #852]	; (80038c8 <__ieee754_pow+0x758>)
 8003572:	402b      	ands	r3, r5
 8003574:	2200      	movs	r2, #0
 8003576:	b92b      	cbnz	r3, 8003584 <__ieee754_pow+0x414>
 8003578:	4bd4      	ldr	r3, [pc, #848]	; (80038cc <__ieee754_pow+0x75c>)
 800357a:	f7fc ffe1 	bl	8000540 <__aeabi_dmul>
 800357e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8003582:	460c      	mov	r4, r1
 8003584:	1523      	asrs	r3, r4, #20
 8003586:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800358a:	4413      	add	r3, r2
 800358c:	9305      	str	r3, [sp, #20]
 800358e:	4bd0      	ldr	r3, [pc, #832]	; (80038d0 <__ieee754_pow+0x760>)
 8003590:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8003594:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8003598:	429c      	cmp	r4, r3
 800359a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800359e:	dd08      	ble.n	80035b2 <__ieee754_pow+0x442>
 80035a0:	4bcc      	ldr	r3, [pc, #816]	; (80038d4 <__ieee754_pow+0x764>)
 80035a2:	429c      	cmp	r4, r3
 80035a4:	f340 8162 	ble.w	800386c <__ieee754_pow+0x6fc>
 80035a8:	9b05      	ldr	r3, [sp, #20]
 80035aa:	3301      	adds	r3, #1
 80035ac:	9305      	str	r3, [sp, #20]
 80035ae:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80035b2:	2400      	movs	r4, #0
 80035b4:	00e3      	lsls	r3, r4, #3
 80035b6:	9307      	str	r3, [sp, #28]
 80035b8:	4bc7      	ldr	r3, [pc, #796]	; (80038d8 <__ieee754_pow+0x768>)
 80035ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80035be:	ed93 7b00 	vldr	d7, [r3]
 80035c2:	4629      	mov	r1, r5
 80035c4:	ec53 2b17 	vmov	r2, r3, d7
 80035c8:	eeb0 9a47 	vmov.f32	s18, s14
 80035cc:	eef0 9a67 	vmov.f32	s19, s15
 80035d0:	4682      	mov	sl, r0
 80035d2:	f7fc fdfd 	bl	80001d0 <__aeabi_dsub>
 80035d6:	4652      	mov	r2, sl
 80035d8:	4606      	mov	r6, r0
 80035da:	460f      	mov	r7, r1
 80035dc:	462b      	mov	r3, r5
 80035de:	ec51 0b19 	vmov	r0, r1, d9
 80035e2:	f7fc fdf7 	bl	80001d4 <__adddf3>
 80035e6:	4602      	mov	r2, r0
 80035e8:	460b      	mov	r3, r1
 80035ea:	2000      	movs	r0, #0
 80035ec:	49bb      	ldr	r1, [pc, #748]	; (80038dc <__ieee754_pow+0x76c>)
 80035ee:	f7fd f8d1 	bl	8000794 <__aeabi_ddiv>
 80035f2:	ec41 0b1a 	vmov	d10, r0, r1
 80035f6:	4602      	mov	r2, r0
 80035f8:	460b      	mov	r3, r1
 80035fa:	4630      	mov	r0, r6
 80035fc:	4639      	mov	r1, r7
 80035fe:	f7fc ff9f 	bl	8000540 <__aeabi_dmul>
 8003602:	2300      	movs	r3, #0
 8003604:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003608:	9302      	str	r3, [sp, #8]
 800360a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800360e:	46ab      	mov	fp, r5
 8003610:	106d      	asrs	r5, r5, #1
 8003612:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8003616:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800361a:	ec41 0b18 	vmov	d8, r0, r1
 800361e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8003622:	2200      	movs	r2, #0
 8003624:	4640      	mov	r0, r8
 8003626:	4649      	mov	r1, r9
 8003628:	4614      	mov	r4, r2
 800362a:	461d      	mov	r5, r3
 800362c:	f7fc ff88 	bl	8000540 <__aeabi_dmul>
 8003630:	4602      	mov	r2, r0
 8003632:	460b      	mov	r3, r1
 8003634:	4630      	mov	r0, r6
 8003636:	4639      	mov	r1, r7
 8003638:	f7fc fdca 	bl	80001d0 <__aeabi_dsub>
 800363c:	ec53 2b19 	vmov	r2, r3, d9
 8003640:	4606      	mov	r6, r0
 8003642:	460f      	mov	r7, r1
 8003644:	4620      	mov	r0, r4
 8003646:	4629      	mov	r1, r5
 8003648:	f7fc fdc2 	bl	80001d0 <__aeabi_dsub>
 800364c:	4602      	mov	r2, r0
 800364e:	460b      	mov	r3, r1
 8003650:	4650      	mov	r0, sl
 8003652:	4659      	mov	r1, fp
 8003654:	f7fc fdbc 	bl	80001d0 <__aeabi_dsub>
 8003658:	4642      	mov	r2, r8
 800365a:	464b      	mov	r3, r9
 800365c:	f7fc ff70 	bl	8000540 <__aeabi_dmul>
 8003660:	4602      	mov	r2, r0
 8003662:	460b      	mov	r3, r1
 8003664:	4630      	mov	r0, r6
 8003666:	4639      	mov	r1, r7
 8003668:	f7fc fdb2 	bl	80001d0 <__aeabi_dsub>
 800366c:	ec53 2b1a 	vmov	r2, r3, d10
 8003670:	f7fc ff66 	bl	8000540 <__aeabi_dmul>
 8003674:	ec53 2b18 	vmov	r2, r3, d8
 8003678:	ec41 0b19 	vmov	d9, r0, r1
 800367c:	ec51 0b18 	vmov	r0, r1, d8
 8003680:	f7fc ff5e 	bl	8000540 <__aeabi_dmul>
 8003684:	a37c      	add	r3, pc, #496	; (adr r3, 8003878 <__ieee754_pow+0x708>)
 8003686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800368a:	4604      	mov	r4, r0
 800368c:	460d      	mov	r5, r1
 800368e:	f7fc ff57 	bl	8000540 <__aeabi_dmul>
 8003692:	a37b      	add	r3, pc, #492	; (adr r3, 8003880 <__ieee754_pow+0x710>)
 8003694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003698:	f7fc fd9c 	bl	80001d4 <__adddf3>
 800369c:	4622      	mov	r2, r4
 800369e:	462b      	mov	r3, r5
 80036a0:	f7fc ff4e 	bl	8000540 <__aeabi_dmul>
 80036a4:	a378      	add	r3, pc, #480	; (adr r3, 8003888 <__ieee754_pow+0x718>)
 80036a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036aa:	f7fc fd93 	bl	80001d4 <__adddf3>
 80036ae:	4622      	mov	r2, r4
 80036b0:	462b      	mov	r3, r5
 80036b2:	f7fc ff45 	bl	8000540 <__aeabi_dmul>
 80036b6:	a376      	add	r3, pc, #472	; (adr r3, 8003890 <__ieee754_pow+0x720>)
 80036b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036bc:	f7fc fd8a 	bl	80001d4 <__adddf3>
 80036c0:	4622      	mov	r2, r4
 80036c2:	462b      	mov	r3, r5
 80036c4:	f7fc ff3c 	bl	8000540 <__aeabi_dmul>
 80036c8:	a373      	add	r3, pc, #460	; (adr r3, 8003898 <__ieee754_pow+0x728>)
 80036ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ce:	f7fc fd81 	bl	80001d4 <__adddf3>
 80036d2:	4622      	mov	r2, r4
 80036d4:	462b      	mov	r3, r5
 80036d6:	f7fc ff33 	bl	8000540 <__aeabi_dmul>
 80036da:	a371      	add	r3, pc, #452	; (adr r3, 80038a0 <__ieee754_pow+0x730>)
 80036dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e0:	f7fc fd78 	bl	80001d4 <__adddf3>
 80036e4:	4622      	mov	r2, r4
 80036e6:	4606      	mov	r6, r0
 80036e8:	460f      	mov	r7, r1
 80036ea:	462b      	mov	r3, r5
 80036ec:	4620      	mov	r0, r4
 80036ee:	4629      	mov	r1, r5
 80036f0:	f7fc ff26 	bl	8000540 <__aeabi_dmul>
 80036f4:	4602      	mov	r2, r0
 80036f6:	460b      	mov	r3, r1
 80036f8:	4630      	mov	r0, r6
 80036fa:	4639      	mov	r1, r7
 80036fc:	f7fc ff20 	bl	8000540 <__aeabi_dmul>
 8003700:	4642      	mov	r2, r8
 8003702:	4604      	mov	r4, r0
 8003704:	460d      	mov	r5, r1
 8003706:	464b      	mov	r3, r9
 8003708:	ec51 0b18 	vmov	r0, r1, d8
 800370c:	f7fc fd62 	bl	80001d4 <__adddf3>
 8003710:	ec53 2b19 	vmov	r2, r3, d9
 8003714:	f7fc ff14 	bl	8000540 <__aeabi_dmul>
 8003718:	4622      	mov	r2, r4
 800371a:	462b      	mov	r3, r5
 800371c:	f7fc fd5a 	bl	80001d4 <__adddf3>
 8003720:	4642      	mov	r2, r8
 8003722:	4682      	mov	sl, r0
 8003724:	468b      	mov	fp, r1
 8003726:	464b      	mov	r3, r9
 8003728:	4640      	mov	r0, r8
 800372a:	4649      	mov	r1, r9
 800372c:	f7fc ff08 	bl	8000540 <__aeabi_dmul>
 8003730:	4b6b      	ldr	r3, [pc, #428]	; (80038e0 <__ieee754_pow+0x770>)
 8003732:	2200      	movs	r2, #0
 8003734:	4606      	mov	r6, r0
 8003736:	460f      	mov	r7, r1
 8003738:	f7fc fd4c 	bl	80001d4 <__adddf3>
 800373c:	4652      	mov	r2, sl
 800373e:	465b      	mov	r3, fp
 8003740:	f7fc fd48 	bl	80001d4 <__adddf3>
 8003744:	2000      	movs	r0, #0
 8003746:	4604      	mov	r4, r0
 8003748:	460d      	mov	r5, r1
 800374a:	4602      	mov	r2, r0
 800374c:	460b      	mov	r3, r1
 800374e:	4640      	mov	r0, r8
 8003750:	4649      	mov	r1, r9
 8003752:	f7fc fef5 	bl	8000540 <__aeabi_dmul>
 8003756:	4b62      	ldr	r3, [pc, #392]	; (80038e0 <__ieee754_pow+0x770>)
 8003758:	4680      	mov	r8, r0
 800375a:	4689      	mov	r9, r1
 800375c:	2200      	movs	r2, #0
 800375e:	4620      	mov	r0, r4
 8003760:	4629      	mov	r1, r5
 8003762:	f7fc fd35 	bl	80001d0 <__aeabi_dsub>
 8003766:	4632      	mov	r2, r6
 8003768:	463b      	mov	r3, r7
 800376a:	f7fc fd31 	bl	80001d0 <__aeabi_dsub>
 800376e:	4602      	mov	r2, r0
 8003770:	460b      	mov	r3, r1
 8003772:	4650      	mov	r0, sl
 8003774:	4659      	mov	r1, fp
 8003776:	f7fc fd2b 	bl	80001d0 <__aeabi_dsub>
 800377a:	ec53 2b18 	vmov	r2, r3, d8
 800377e:	f7fc fedf 	bl	8000540 <__aeabi_dmul>
 8003782:	4622      	mov	r2, r4
 8003784:	4606      	mov	r6, r0
 8003786:	460f      	mov	r7, r1
 8003788:	462b      	mov	r3, r5
 800378a:	ec51 0b19 	vmov	r0, r1, d9
 800378e:	f7fc fed7 	bl	8000540 <__aeabi_dmul>
 8003792:	4602      	mov	r2, r0
 8003794:	460b      	mov	r3, r1
 8003796:	4630      	mov	r0, r6
 8003798:	4639      	mov	r1, r7
 800379a:	f7fc fd1b 	bl	80001d4 <__adddf3>
 800379e:	4606      	mov	r6, r0
 80037a0:	460f      	mov	r7, r1
 80037a2:	4602      	mov	r2, r0
 80037a4:	460b      	mov	r3, r1
 80037a6:	4640      	mov	r0, r8
 80037a8:	4649      	mov	r1, r9
 80037aa:	f7fc fd13 	bl	80001d4 <__adddf3>
 80037ae:	a33e      	add	r3, pc, #248	; (adr r3, 80038a8 <__ieee754_pow+0x738>)
 80037b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037b4:	2000      	movs	r0, #0
 80037b6:	4604      	mov	r4, r0
 80037b8:	460d      	mov	r5, r1
 80037ba:	f7fc fec1 	bl	8000540 <__aeabi_dmul>
 80037be:	4642      	mov	r2, r8
 80037c0:	ec41 0b18 	vmov	d8, r0, r1
 80037c4:	464b      	mov	r3, r9
 80037c6:	4620      	mov	r0, r4
 80037c8:	4629      	mov	r1, r5
 80037ca:	f7fc fd01 	bl	80001d0 <__aeabi_dsub>
 80037ce:	4602      	mov	r2, r0
 80037d0:	460b      	mov	r3, r1
 80037d2:	4630      	mov	r0, r6
 80037d4:	4639      	mov	r1, r7
 80037d6:	f7fc fcfb 	bl	80001d0 <__aeabi_dsub>
 80037da:	a335      	add	r3, pc, #212	; (adr r3, 80038b0 <__ieee754_pow+0x740>)
 80037dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e0:	f7fc feae 	bl	8000540 <__aeabi_dmul>
 80037e4:	a334      	add	r3, pc, #208	; (adr r3, 80038b8 <__ieee754_pow+0x748>)
 80037e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ea:	4606      	mov	r6, r0
 80037ec:	460f      	mov	r7, r1
 80037ee:	4620      	mov	r0, r4
 80037f0:	4629      	mov	r1, r5
 80037f2:	f7fc fea5 	bl	8000540 <__aeabi_dmul>
 80037f6:	4602      	mov	r2, r0
 80037f8:	460b      	mov	r3, r1
 80037fa:	4630      	mov	r0, r6
 80037fc:	4639      	mov	r1, r7
 80037fe:	f7fc fce9 	bl	80001d4 <__adddf3>
 8003802:	9a07      	ldr	r2, [sp, #28]
 8003804:	4b37      	ldr	r3, [pc, #220]	; (80038e4 <__ieee754_pow+0x774>)
 8003806:	4413      	add	r3, r2
 8003808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380c:	f7fc fce2 	bl	80001d4 <__adddf3>
 8003810:	4682      	mov	sl, r0
 8003812:	9805      	ldr	r0, [sp, #20]
 8003814:	468b      	mov	fp, r1
 8003816:	f7fc fe29 	bl	800046c <__aeabi_i2d>
 800381a:	9a07      	ldr	r2, [sp, #28]
 800381c:	4b32      	ldr	r3, [pc, #200]	; (80038e8 <__ieee754_pow+0x778>)
 800381e:	4413      	add	r3, r2
 8003820:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003824:	4606      	mov	r6, r0
 8003826:	460f      	mov	r7, r1
 8003828:	4652      	mov	r2, sl
 800382a:	465b      	mov	r3, fp
 800382c:	ec51 0b18 	vmov	r0, r1, d8
 8003830:	f7fc fcd0 	bl	80001d4 <__adddf3>
 8003834:	4642      	mov	r2, r8
 8003836:	464b      	mov	r3, r9
 8003838:	f7fc fccc 	bl	80001d4 <__adddf3>
 800383c:	4632      	mov	r2, r6
 800383e:	463b      	mov	r3, r7
 8003840:	f7fc fcc8 	bl	80001d4 <__adddf3>
 8003844:	2000      	movs	r0, #0
 8003846:	4632      	mov	r2, r6
 8003848:	463b      	mov	r3, r7
 800384a:	4604      	mov	r4, r0
 800384c:	460d      	mov	r5, r1
 800384e:	f7fc fcbf 	bl	80001d0 <__aeabi_dsub>
 8003852:	4642      	mov	r2, r8
 8003854:	464b      	mov	r3, r9
 8003856:	f7fc fcbb 	bl	80001d0 <__aeabi_dsub>
 800385a:	ec53 2b18 	vmov	r2, r3, d8
 800385e:	f7fc fcb7 	bl	80001d0 <__aeabi_dsub>
 8003862:	4602      	mov	r2, r0
 8003864:	460b      	mov	r3, r1
 8003866:	4650      	mov	r0, sl
 8003868:	4659      	mov	r1, fp
 800386a:	e610      	b.n	800348e <__ieee754_pow+0x31e>
 800386c:	2401      	movs	r4, #1
 800386e:	e6a1      	b.n	80035b4 <__ieee754_pow+0x444>
 8003870:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80038c0 <__ieee754_pow+0x750>
 8003874:	e617      	b.n	80034a6 <__ieee754_pow+0x336>
 8003876:	bf00      	nop
 8003878:	4a454eef 	.word	0x4a454eef
 800387c:	3fca7e28 	.word	0x3fca7e28
 8003880:	93c9db65 	.word	0x93c9db65
 8003884:	3fcd864a 	.word	0x3fcd864a
 8003888:	a91d4101 	.word	0xa91d4101
 800388c:	3fd17460 	.word	0x3fd17460
 8003890:	518f264d 	.word	0x518f264d
 8003894:	3fd55555 	.word	0x3fd55555
 8003898:	db6fabff 	.word	0xdb6fabff
 800389c:	3fdb6db6 	.word	0x3fdb6db6
 80038a0:	33333303 	.word	0x33333303
 80038a4:	3fe33333 	.word	0x3fe33333
 80038a8:	e0000000 	.word	0xe0000000
 80038ac:	3feec709 	.word	0x3feec709
 80038b0:	dc3a03fd 	.word	0xdc3a03fd
 80038b4:	3feec709 	.word	0x3feec709
 80038b8:	145b01f5 	.word	0x145b01f5
 80038bc:	be3e2fe0 	.word	0xbe3e2fe0
 80038c0:	00000000 	.word	0x00000000
 80038c4:	3ff00000 	.word	0x3ff00000
 80038c8:	7ff00000 	.word	0x7ff00000
 80038cc:	43400000 	.word	0x43400000
 80038d0:	0003988e 	.word	0x0003988e
 80038d4:	000bb679 	.word	0x000bb679
 80038d8:	08003f40 	.word	0x08003f40
 80038dc:	3ff00000 	.word	0x3ff00000
 80038e0:	40080000 	.word	0x40080000
 80038e4:	08003f60 	.word	0x08003f60
 80038e8:	08003f50 	.word	0x08003f50
 80038ec:	a3b3      	add	r3, pc, #716	; (adr r3, 8003bbc <__ieee754_pow+0xa4c>)
 80038ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f2:	4640      	mov	r0, r8
 80038f4:	4649      	mov	r1, r9
 80038f6:	f7fc fc6d 	bl	80001d4 <__adddf3>
 80038fa:	4622      	mov	r2, r4
 80038fc:	ec41 0b1a 	vmov	d10, r0, r1
 8003900:	462b      	mov	r3, r5
 8003902:	4630      	mov	r0, r6
 8003904:	4639      	mov	r1, r7
 8003906:	f7fc fc63 	bl	80001d0 <__aeabi_dsub>
 800390a:	4602      	mov	r2, r0
 800390c:	460b      	mov	r3, r1
 800390e:	ec51 0b1a 	vmov	r0, r1, d10
 8003912:	f7fd f8a5 	bl	8000a60 <__aeabi_dcmpgt>
 8003916:	2800      	cmp	r0, #0
 8003918:	f47f ae04 	bne.w	8003524 <__ieee754_pow+0x3b4>
 800391c:	4aa2      	ldr	r2, [pc, #648]	; (8003ba8 <__ieee754_pow+0xa38>)
 800391e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8003922:	4293      	cmp	r3, r2
 8003924:	f340 8107 	ble.w	8003b36 <__ieee754_pow+0x9c6>
 8003928:	151b      	asrs	r3, r3, #20
 800392a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800392e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8003932:	fa4a fa03 	asr.w	sl, sl, r3
 8003936:	44da      	add	sl, fp
 8003938:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800393c:	489b      	ldr	r0, [pc, #620]	; (8003bac <__ieee754_pow+0xa3c>)
 800393e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8003942:	4108      	asrs	r0, r1
 8003944:	ea00 030a 	and.w	r3, r0, sl
 8003948:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800394c:	f1c1 0114 	rsb	r1, r1, #20
 8003950:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8003954:	fa4a fa01 	asr.w	sl, sl, r1
 8003958:	f1bb 0f00 	cmp.w	fp, #0
 800395c:	f04f 0200 	mov.w	r2, #0
 8003960:	4620      	mov	r0, r4
 8003962:	4629      	mov	r1, r5
 8003964:	bfb8      	it	lt
 8003966:	f1ca 0a00 	rsblt	sl, sl, #0
 800396a:	f7fc fc31 	bl	80001d0 <__aeabi_dsub>
 800396e:	ec41 0b19 	vmov	d9, r0, r1
 8003972:	4642      	mov	r2, r8
 8003974:	464b      	mov	r3, r9
 8003976:	ec51 0b19 	vmov	r0, r1, d9
 800397a:	f7fc fc2b 	bl	80001d4 <__adddf3>
 800397e:	a37a      	add	r3, pc, #488	; (adr r3, 8003b68 <__ieee754_pow+0x9f8>)
 8003980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003984:	2000      	movs	r0, #0
 8003986:	4604      	mov	r4, r0
 8003988:	460d      	mov	r5, r1
 800398a:	f7fc fdd9 	bl	8000540 <__aeabi_dmul>
 800398e:	ec53 2b19 	vmov	r2, r3, d9
 8003992:	4606      	mov	r6, r0
 8003994:	460f      	mov	r7, r1
 8003996:	4620      	mov	r0, r4
 8003998:	4629      	mov	r1, r5
 800399a:	f7fc fc19 	bl	80001d0 <__aeabi_dsub>
 800399e:	4602      	mov	r2, r0
 80039a0:	460b      	mov	r3, r1
 80039a2:	4640      	mov	r0, r8
 80039a4:	4649      	mov	r1, r9
 80039a6:	f7fc fc13 	bl	80001d0 <__aeabi_dsub>
 80039aa:	a371      	add	r3, pc, #452	; (adr r3, 8003b70 <__ieee754_pow+0xa00>)
 80039ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b0:	f7fc fdc6 	bl	8000540 <__aeabi_dmul>
 80039b4:	a370      	add	r3, pc, #448	; (adr r3, 8003b78 <__ieee754_pow+0xa08>)
 80039b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ba:	4680      	mov	r8, r0
 80039bc:	4689      	mov	r9, r1
 80039be:	4620      	mov	r0, r4
 80039c0:	4629      	mov	r1, r5
 80039c2:	f7fc fdbd 	bl	8000540 <__aeabi_dmul>
 80039c6:	4602      	mov	r2, r0
 80039c8:	460b      	mov	r3, r1
 80039ca:	4640      	mov	r0, r8
 80039cc:	4649      	mov	r1, r9
 80039ce:	f7fc fc01 	bl	80001d4 <__adddf3>
 80039d2:	4604      	mov	r4, r0
 80039d4:	460d      	mov	r5, r1
 80039d6:	4602      	mov	r2, r0
 80039d8:	460b      	mov	r3, r1
 80039da:	4630      	mov	r0, r6
 80039dc:	4639      	mov	r1, r7
 80039de:	f7fc fbf9 	bl	80001d4 <__adddf3>
 80039e2:	4632      	mov	r2, r6
 80039e4:	463b      	mov	r3, r7
 80039e6:	4680      	mov	r8, r0
 80039e8:	4689      	mov	r9, r1
 80039ea:	f7fc fbf1 	bl	80001d0 <__aeabi_dsub>
 80039ee:	4602      	mov	r2, r0
 80039f0:	460b      	mov	r3, r1
 80039f2:	4620      	mov	r0, r4
 80039f4:	4629      	mov	r1, r5
 80039f6:	f7fc fbeb 	bl	80001d0 <__aeabi_dsub>
 80039fa:	4642      	mov	r2, r8
 80039fc:	4606      	mov	r6, r0
 80039fe:	460f      	mov	r7, r1
 8003a00:	464b      	mov	r3, r9
 8003a02:	4640      	mov	r0, r8
 8003a04:	4649      	mov	r1, r9
 8003a06:	f7fc fd9b 	bl	8000540 <__aeabi_dmul>
 8003a0a:	a35d      	add	r3, pc, #372	; (adr r3, 8003b80 <__ieee754_pow+0xa10>)
 8003a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a10:	4604      	mov	r4, r0
 8003a12:	460d      	mov	r5, r1
 8003a14:	f7fc fd94 	bl	8000540 <__aeabi_dmul>
 8003a18:	a35b      	add	r3, pc, #364	; (adr r3, 8003b88 <__ieee754_pow+0xa18>)
 8003a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a1e:	f7fc fbd7 	bl	80001d0 <__aeabi_dsub>
 8003a22:	4622      	mov	r2, r4
 8003a24:	462b      	mov	r3, r5
 8003a26:	f7fc fd8b 	bl	8000540 <__aeabi_dmul>
 8003a2a:	a359      	add	r3, pc, #356	; (adr r3, 8003b90 <__ieee754_pow+0xa20>)
 8003a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a30:	f7fc fbd0 	bl	80001d4 <__adddf3>
 8003a34:	4622      	mov	r2, r4
 8003a36:	462b      	mov	r3, r5
 8003a38:	f7fc fd82 	bl	8000540 <__aeabi_dmul>
 8003a3c:	a356      	add	r3, pc, #344	; (adr r3, 8003b98 <__ieee754_pow+0xa28>)
 8003a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a42:	f7fc fbc5 	bl	80001d0 <__aeabi_dsub>
 8003a46:	4622      	mov	r2, r4
 8003a48:	462b      	mov	r3, r5
 8003a4a:	f7fc fd79 	bl	8000540 <__aeabi_dmul>
 8003a4e:	a354      	add	r3, pc, #336	; (adr r3, 8003ba0 <__ieee754_pow+0xa30>)
 8003a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a54:	f7fc fbbe 	bl	80001d4 <__adddf3>
 8003a58:	4622      	mov	r2, r4
 8003a5a:	462b      	mov	r3, r5
 8003a5c:	f7fc fd70 	bl	8000540 <__aeabi_dmul>
 8003a60:	4602      	mov	r2, r0
 8003a62:	460b      	mov	r3, r1
 8003a64:	4640      	mov	r0, r8
 8003a66:	4649      	mov	r1, r9
 8003a68:	f7fc fbb2 	bl	80001d0 <__aeabi_dsub>
 8003a6c:	4604      	mov	r4, r0
 8003a6e:	460d      	mov	r5, r1
 8003a70:	4602      	mov	r2, r0
 8003a72:	460b      	mov	r3, r1
 8003a74:	4640      	mov	r0, r8
 8003a76:	4649      	mov	r1, r9
 8003a78:	f7fc fd62 	bl	8000540 <__aeabi_dmul>
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	ec41 0b19 	vmov	d9, r0, r1
 8003a82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003a86:	4620      	mov	r0, r4
 8003a88:	4629      	mov	r1, r5
 8003a8a:	f7fc fba1 	bl	80001d0 <__aeabi_dsub>
 8003a8e:	4602      	mov	r2, r0
 8003a90:	460b      	mov	r3, r1
 8003a92:	ec51 0b19 	vmov	r0, r1, d9
 8003a96:	f7fc fe7d 	bl	8000794 <__aeabi_ddiv>
 8003a9a:	4632      	mov	r2, r6
 8003a9c:	4604      	mov	r4, r0
 8003a9e:	460d      	mov	r5, r1
 8003aa0:	463b      	mov	r3, r7
 8003aa2:	4640      	mov	r0, r8
 8003aa4:	4649      	mov	r1, r9
 8003aa6:	f7fc fd4b 	bl	8000540 <__aeabi_dmul>
 8003aaa:	4632      	mov	r2, r6
 8003aac:	463b      	mov	r3, r7
 8003aae:	f7fc fb91 	bl	80001d4 <__adddf3>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	4620      	mov	r0, r4
 8003ab8:	4629      	mov	r1, r5
 8003aba:	f7fc fb89 	bl	80001d0 <__aeabi_dsub>
 8003abe:	4642      	mov	r2, r8
 8003ac0:	464b      	mov	r3, r9
 8003ac2:	f7fc fb85 	bl	80001d0 <__aeabi_dsub>
 8003ac6:	460b      	mov	r3, r1
 8003ac8:	4602      	mov	r2, r0
 8003aca:	4939      	ldr	r1, [pc, #228]	; (8003bb0 <__ieee754_pow+0xa40>)
 8003acc:	2000      	movs	r0, #0
 8003ace:	f7fc fb7f 	bl	80001d0 <__aeabi_dsub>
 8003ad2:	ec41 0b10 	vmov	d0, r0, r1
 8003ad6:	ee10 3a90 	vmov	r3, s1
 8003ada:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8003ade:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ae2:	da2b      	bge.n	8003b3c <__ieee754_pow+0x9cc>
 8003ae4:	4650      	mov	r0, sl
 8003ae6:	f000 f877 	bl	8003bd8 <scalbn>
 8003aea:	ec51 0b10 	vmov	r0, r1, d0
 8003aee:	ec53 2b18 	vmov	r2, r3, d8
 8003af2:	f7ff bbee 	b.w	80032d2 <__ieee754_pow+0x162>
 8003af6:	4b2f      	ldr	r3, [pc, #188]	; (8003bb4 <__ieee754_pow+0xa44>)
 8003af8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8003afc:	429e      	cmp	r6, r3
 8003afe:	f77f af0d 	ble.w	800391c <__ieee754_pow+0x7ac>
 8003b02:	4b2d      	ldr	r3, [pc, #180]	; (8003bb8 <__ieee754_pow+0xa48>)
 8003b04:	440b      	add	r3, r1
 8003b06:	4303      	orrs	r3, r0
 8003b08:	d009      	beq.n	8003b1e <__ieee754_pow+0x9ae>
 8003b0a:	ec51 0b18 	vmov	r0, r1, d8
 8003b0e:	2200      	movs	r2, #0
 8003b10:	2300      	movs	r3, #0
 8003b12:	f7fc ff87 	bl	8000a24 <__aeabi_dcmplt>
 8003b16:	3800      	subs	r0, #0
 8003b18:	bf18      	it	ne
 8003b1a:	2001      	movne	r0, #1
 8003b1c:	e448      	b.n	80033b0 <__ieee754_pow+0x240>
 8003b1e:	4622      	mov	r2, r4
 8003b20:	462b      	mov	r3, r5
 8003b22:	f7fc fb55 	bl	80001d0 <__aeabi_dsub>
 8003b26:	4642      	mov	r2, r8
 8003b28:	464b      	mov	r3, r9
 8003b2a:	f7fc ff8f 	bl	8000a4c <__aeabi_dcmpge>
 8003b2e:	2800      	cmp	r0, #0
 8003b30:	f43f aef4 	beq.w	800391c <__ieee754_pow+0x7ac>
 8003b34:	e7e9      	b.n	8003b0a <__ieee754_pow+0x99a>
 8003b36:	f04f 0a00 	mov.w	sl, #0
 8003b3a:	e71a      	b.n	8003972 <__ieee754_pow+0x802>
 8003b3c:	ec51 0b10 	vmov	r0, r1, d0
 8003b40:	4619      	mov	r1, r3
 8003b42:	e7d4      	b.n	8003aee <__ieee754_pow+0x97e>
 8003b44:	491a      	ldr	r1, [pc, #104]	; (8003bb0 <__ieee754_pow+0xa40>)
 8003b46:	2000      	movs	r0, #0
 8003b48:	f7ff bb31 	b.w	80031ae <__ieee754_pow+0x3e>
 8003b4c:	2000      	movs	r0, #0
 8003b4e:	2100      	movs	r1, #0
 8003b50:	f7ff bb2d 	b.w	80031ae <__ieee754_pow+0x3e>
 8003b54:	4630      	mov	r0, r6
 8003b56:	4639      	mov	r1, r7
 8003b58:	f7ff bb29 	b.w	80031ae <__ieee754_pow+0x3e>
 8003b5c:	9204      	str	r2, [sp, #16]
 8003b5e:	f7ff bb7b 	b.w	8003258 <__ieee754_pow+0xe8>
 8003b62:	2300      	movs	r3, #0
 8003b64:	f7ff bb65 	b.w	8003232 <__ieee754_pow+0xc2>
 8003b68:	00000000 	.word	0x00000000
 8003b6c:	3fe62e43 	.word	0x3fe62e43
 8003b70:	fefa39ef 	.word	0xfefa39ef
 8003b74:	3fe62e42 	.word	0x3fe62e42
 8003b78:	0ca86c39 	.word	0x0ca86c39
 8003b7c:	be205c61 	.word	0xbe205c61
 8003b80:	72bea4d0 	.word	0x72bea4d0
 8003b84:	3e663769 	.word	0x3e663769
 8003b88:	c5d26bf1 	.word	0xc5d26bf1
 8003b8c:	3ebbbd41 	.word	0x3ebbbd41
 8003b90:	af25de2c 	.word	0xaf25de2c
 8003b94:	3f11566a 	.word	0x3f11566a
 8003b98:	16bebd93 	.word	0x16bebd93
 8003b9c:	3f66c16c 	.word	0x3f66c16c
 8003ba0:	5555553e 	.word	0x5555553e
 8003ba4:	3fc55555 	.word	0x3fc55555
 8003ba8:	3fe00000 	.word	0x3fe00000
 8003bac:	fff00000 	.word	0xfff00000
 8003bb0:	3ff00000 	.word	0x3ff00000
 8003bb4:	4090cbff 	.word	0x4090cbff
 8003bb8:	3f6f3400 	.word	0x3f6f3400
 8003bbc:	652b82fe 	.word	0x652b82fe
 8003bc0:	3c971547 	.word	0x3c971547

08003bc4 <fabs>:
 8003bc4:	ec51 0b10 	vmov	r0, r1, d0
 8003bc8:	ee10 2a10 	vmov	r2, s0
 8003bcc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003bd0:	ec43 2b10 	vmov	d0, r2, r3
 8003bd4:	4770      	bx	lr
	...

08003bd8 <scalbn>:
 8003bd8:	b570      	push	{r4, r5, r6, lr}
 8003bda:	ec55 4b10 	vmov	r4, r5, d0
 8003bde:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8003be2:	4606      	mov	r6, r0
 8003be4:	462b      	mov	r3, r5
 8003be6:	b999      	cbnz	r1, 8003c10 <scalbn+0x38>
 8003be8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8003bec:	4323      	orrs	r3, r4
 8003bee:	d03f      	beq.n	8003c70 <scalbn+0x98>
 8003bf0:	4b35      	ldr	r3, [pc, #212]	; (8003cc8 <scalbn+0xf0>)
 8003bf2:	4629      	mov	r1, r5
 8003bf4:	ee10 0a10 	vmov	r0, s0
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f7fc fca1 	bl	8000540 <__aeabi_dmul>
 8003bfe:	4b33      	ldr	r3, [pc, #204]	; (8003ccc <scalbn+0xf4>)
 8003c00:	429e      	cmp	r6, r3
 8003c02:	4604      	mov	r4, r0
 8003c04:	460d      	mov	r5, r1
 8003c06:	da10      	bge.n	8003c2a <scalbn+0x52>
 8003c08:	a327      	add	r3, pc, #156	; (adr r3, 8003ca8 <scalbn+0xd0>)
 8003c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c0e:	e01f      	b.n	8003c50 <scalbn+0x78>
 8003c10:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8003c14:	4291      	cmp	r1, r2
 8003c16:	d10c      	bne.n	8003c32 <scalbn+0x5a>
 8003c18:	ee10 2a10 	vmov	r2, s0
 8003c1c:	4620      	mov	r0, r4
 8003c1e:	4629      	mov	r1, r5
 8003c20:	f7fc fad8 	bl	80001d4 <__adddf3>
 8003c24:	4604      	mov	r4, r0
 8003c26:	460d      	mov	r5, r1
 8003c28:	e022      	b.n	8003c70 <scalbn+0x98>
 8003c2a:	460b      	mov	r3, r1
 8003c2c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8003c30:	3936      	subs	r1, #54	; 0x36
 8003c32:	f24c 3250 	movw	r2, #50000	; 0xc350
 8003c36:	4296      	cmp	r6, r2
 8003c38:	dd0d      	ble.n	8003c56 <scalbn+0x7e>
 8003c3a:	2d00      	cmp	r5, #0
 8003c3c:	a11c      	add	r1, pc, #112	; (adr r1, 8003cb0 <scalbn+0xd8>)
 8003c3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003c42:	da02      	bge.n	8003c4a <scalbn+0x72>
 8003c44:	a11c      	add	r1, pc, #112	; (adr r1, 8003cb8 <scalbn+0xe0>)
 8003c46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003c4a:	a319      	add	r3, pc, #100	; (adr r3, 8003cb0 <scalbn+0xd8>)
 8003c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c50:	f7fc fc76 	bl	8000540 <__aeabi_dmul>
 8003c54:	e7e6      	b.n	8003c24 <scalbn+0x4c>
 8003c56:	1872      	adds	r2, r6, r1
 8003c58:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8003c5c:	428a      	cmp	r2, r1
 8003c5e:	dcec      	bgt.n	8003c3a <scalbn+0x62>
 8003c60:	2a00      	cmp	r2, #0
 8003c62:	dd08      	ble.n	8003c76 <scalbn+0x9e>
 8003c64:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003c68:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003c6c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003c70:	ec45 4b10 	vmov	d0, r4, r5
 8003c74:	bd70      	pop	{r4, r5, r6, pc}
 8003c76:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8003c7a:	da08      	bge.n	8003c8e <scalbn+0xb6>
 8003c7c:	2d00      	cmp	r5, #0
 8003c7e:	a10a      	add	r1, pc, #40	; (adr r1, 8003ca8 <scalbn+0xd0>)
 8003c80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003c84:	dac0      	bge.n	8003c08 <scalbn+0x30>
 8003c86:	a10e      	add	r1, pc, #56	; (adr r1, 8003cc0 <scalbn+0xe8>)
 8003c88:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003c8c:	e7bc      	b.n	8003c08 <scalbn+0x30>
 8003c8e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003c92:	3236      	adds	r2, #54	; 0x36
 8003c94:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003c98:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8003c9c:	4620      	mov	r0, r4
 8003c9e:	4b0c      	ldr	r3, [pc, #48]	; (8003cd0 <scalbn+0xf8>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	e7d5      	b.n	8003c50 <scalbn+0x78>
 8003ca4:	f3af 8000 	nop.w
 8003ca8:	c2f8f359 	.word	0xc2f8f359
 8003cac:	01a56e1f 	.word	0x01a56e1f
 8003cb0:	8800759c 	.word	0x8800759c
 8003cb4:	7e37e43c 	.word	0x7e37e43c
 8003cb8:	8800759c 	.word	0x8800759c
 8003cbc:	fe37e43c 	.word	0xfe37e43c
 8003cc0:	c2f8f359 	.word	0xc2f8f359
 8003cc4:	81a56e1f 	.word	0x81a56e1f
 8003cc8:	43500000 	.word	0x43500000
 8003ccc:	ffff3cb0 	.word	0xffff3cb0
 8003cd0:	3c900000 	.word	0x3c900000

08003cd4 <with_errno>:
 8003cd4:	b570      	push	{r4, r5, r6, lr}
 8003cd6:	4604      	mov	r4, r0
 8003cd8:	460d      	mov	r5, r1
 8003cda:	4616      	mov	r6, r2
 8003cdc:	f7ff f9a2 	bl	8003024 <__errno>
 8003ce0:	4629      	mov	r1, r5
 8003ce2:	6006      	str	r6, [r0, #0]
 8003ce4:	4620      	mov	r0, r4
 8003ce6:	bd70      	pop	{r4, r5, r6, pc}

08003ce8 <xflow>:
 8003ce8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003cea:	4614      	mov	r4, r2
 8003cec:	461d      	mov	r5, r3
 8003cee:	b108      	cbz	r0, 8003cf4 <xflow+0xc>
 8003cf0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003cf4:	e9cd 2300 	strd	r2, r3, [sp]
 8003cf8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003cfc:	4620      	mov	r0, r4
 8003cfe:	4629      	mov	r1, r5
 8003d00:	f7fc fc1e 	bl	8000540 <__aeabi_dmul>
 8003d04:	2222      	movs	r2, #34	; 0x22
 8003d06:	b003      	add	sp, #12
 8003d08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003d0c:	f7ff bfe2 	b.w	8003cd4 <with_errno>

08003d10 <__math_uflow>:
 8003d10:	b508      	push	{r3, lr}
 8003d12:	2200      	movs	r2, #0
 8003d14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003d18:	f7ff ffe6 	bl	8003ce8 <xflow>
 8003d1c:	ec41 0b10 	vmov	d0, r0, r1
 8003d20:	bd08      	pop	{r3, pc}

08003d22 <__math_oflow>:
 8003d22:	b508      	push	{r3, lr}
 8003d24:	2200      	movs	r2, #0
 8003d26:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8003d2a:	f7ff ffdd 	bl	8003ce8 <xflow>
 8003d2e:	ec41 0b10 	vmov	d0, r0, r1
 8003d32:	bd08      	pop	{r3, pc}

08003d34 <__ieee754_sqrt>:
 8003d34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d38:	ec55 4b10 	vmov	r4, r5, d0
 8003d3c:	4e67      	ldr	r6, [pc, #412]	; (8003edc <__ieee754_sqrt+0x1a8>)
 8003d3e:	43ae      	bics	r6, r5
 8003d40:	ee10 0a10 	vmov	r0, s0
 8003d44:	ee10 2a10 	vmov	r2, s0
 8003d48:	4629      	mov	r1, r5
 8003d4a:	462b      	mov	r3, r5
 8003d4c:	d10d      	bne.n	8003d6a <__ieee754_sqrt+0x36>
 8003d4e:	f7fc fbf7 	bl	8000540 <__aeabi_dmul>
 8003d52:	4602      	mov	r2, r0
 8003d54:	460b      	mov	r3, r1
 8003d56:	4620      	mov	r0, r4
 8003d58:	4629      	mov	r1, r5
 8003d5a:	f7fc fa3b 	bl	80001d4 <__adddf3>
 8003d5e:	4604      	mov	r4, r0
 8003d60:	460d      	mov	r5, r1
 8003d62:	ec45 4b10 	vmov	d0, r4, r5
 8003d66:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d6a:	2d00      	cmp	r5, #0
 8003d6c:	dc0b      	bgt.n	8003d86 <__ieee754_sqrt+0x52>
 8003d6e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8003d72:	4326      	orrs	r6, r4
 8003d74:	d0f5      	beq.n	8003d62 <__ieee754_sqrt+0x2e>
 8003d76:	b135      	cbz	r5, 8003d86 <__ieee754_sqrt+0x52>
 8003d78:	f7fc fa2a 	bl	80001d0 <__aeabi_dsub>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	460b      	mov	r3, r1
 8003d80:	f7fc fd08 	bl	8000794 <__aeabi_ddiv>
 8003d84:	e7eb      	b.n	8003d5e <__ieee754_sqrt+0x2a>
 8003d86:	1509      	asrs	r1, r1, #20
 8003d88:	f000 808d 	beq.w	8003ea6 <__ieee754_sqrt+0x172>
 8003d8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d90:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8003d94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d98:	07c9      	lsls	r1, r1, #31
 8003d9a:	bf5c      	itt	pl
 8003d9c:	005b      	lslpl	r3, r3, #1
 8003d9e:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8003da2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003da6:	bf58      	it	pl
 8003da8:	0052      	lslpl	r2, r2, #1
 8003daa:	2500      	movs	r5, #0
 8003dac:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8003db0:	1076      	asrs	r6, r6, #1
 8003db2:	0052      	lsls	r2, r2, #1
 8003db4:	f04f 0e16 	mov.w	lr, #22
 8003db8:	46ac      	mov	ip, r5
 8003dba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003dbe:	eb0c 0001 	add.w	r0, ip, r1
 8003dc2:	4298      	cmp	r0, r3
 8003dc4:	bfde      	ittt	le
 8003dc6:	1a1b      	suble	r3, r3, r0
 8003dc8:	eb00 0c01 	addle.w	ip, r0, r1
 8003dcc:	186d      	addle	r5, r5, r1
 8003dce:	005b      	lsls	r3, r3, #1
 8003dd0:	f1be 0e01 	subs.w	lr, lr, #1
 8003dd4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8003dd8:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8003ddc:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8003de0:	d1ed      	bne.n	8003dbe <__ieee754_sqrt+0x8a>
 8003de2:	4674      	mov	r4, lr
 8003de4:	2720      	movs	r7, #32
 8003de6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003dea:	4563      	cmp	r3, ip
 8003dec:	eb01 000e 	add.w	r0, r1, lr
 8003df0:	dc02      	bgt.n	8003df8 <__ieee754_sqrt+0xc4>
 8003df2:	d113      	bne.n	8003e1c <__ieee754_sqrt+0xe8>
 8003df4:	4290      	cmp	r0, r2
 8003df6:	d811      	bhi.n	8003e1c <__ieee754_sqrt+0xe8>
 8003df8:	2800      	cmp	r0, #0
 8003dfa:	eb00 0e01 	add.w	lr, r0, r1
 8003dfe:	da57      	bge.n	8003eb0 <__ieee754_sqrt+0x17c>
 8003e00:	f1be 0f00 	cmp.w	lr, #0
 8003e04:	db54      	blt.n	8003eb0 <__ieee754_sqrt+0x17c>
 8003e06:	f10c 0801 	add.w	r8, ip, #1
 8003e0a:	eba3 030c 	sub.w	r3, r3, ip
 8003e0e:	4290      	cmp	r0, r2
 8003e10:	bf88      	it	hi
 8003e12:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 8003e16:	1a12      	subs	r2, r2, r0
 8003e18:	440c      	add	r4, r1
 8003e1a:	46c4      	mov	ip, r8
 8003e1c:	005b      	lsls	r3, r3, #1
 8003e1e:	3f01      	subs	r7, #1
 8003e20:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8003e24:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8003e28:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8003e2c:	d1dd      	bne.n	8003dea <__ieee754_sqrt+0xb6>
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	d01b      	beq.n	8003e6a <__ieee754_sqrt+0x136>
 8003e32:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8003ee0 <__ieee754_sqrt+0x1ac>
 8003e36:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8003ee4 <__ieee754_sqrt+0x1b0>
 8003e3a:	e9da 0100 	ldrd	r0, r1, [sl]
 8003e3e:	e9db 2300 	ldrd	r2, r3, [fp]
 8003e42:	f7fc f9c5 	bl	80001d0 <__aeabi_dsub>
 8003e46:	e9da 8900 	ldrd	r8, r9, [sl]
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	460b      	mov	r3, r1
 8003e4e:	4640      	mov	r0, r8
 8003e50:	4649      	mov	r1, r9
 8003e52:	f7fc fdf1 	bl	8000a38 <__aeabi_dcmple>
 8003e56:	b140      	cbz	r0, 8003e6a <__ieee754_sqrt+0x136>
 8003e58:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8003e5c:	e9da 0100 	ldrd	r0, r1, [sl]
 8003e60:	e9db 2300 	ldrd	r2, r3, [fp]
 8003e64:	d126      	bne.n	8003eb4 <__ieee754_sqrt+0x180>
 8003e66:	3501      	adds	r5, #1
 8003e68:	463c      	mov	r4, r7
 8003e6a:	106a      	asrs	r2, r5, #1
 8003e6c:	0863      	lsrs	r3, r4, #1
 8003e6e:	07e9      	lsls	r1, r5, #31
 8003e70:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8003e74:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8003e78:	bf48      	it	mi
 8003e7a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8003e7e:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8003e82:	461c      	mov	r4, r3
 8003e84:	e76d      	b.n	8003d62 <__ieee754_sqrt+0x2e>
 8003e86:	0ad3      	lsrs	r3, r2, #11
 8003e88:	3815      	subs	r0, #21
 8003e8a:	0552      	lsls	r2, r2, #21
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d0fa      	beq.n	8003e86 <__ieee754_sqrt+0x152>
 8003e90:	02dc      	lsls	r4, r3, #11
 8003e92:	d50a      	bpl.n	8003eaa <__ieee754_sqrt+0x176>
 8003e94:	f1c1 0420 	rsb	r4, r1, #32
 8003e98:	fa22 f404 	lsr.w	r4, r2, r4
 8003e9c:	1e4d      	subs	r5, r1, #1
 8003e9e:	408a      	lsls	r2, r1
 8003ea0:	4323      	orrs	r3, r4
 8003ea2:	1b41      	subs	r1, r0, r5
 8003ea4:	e772      	b.n	8003d8c <__ieee754_sqrt+0x58>
 8003ea6:	4608      	mov	r0, r1
 8003ea8:	e7f0      	b.n	8003e8c <__ieee754_sqrt+0x158>
 8003eaa:	005b      	lsls	r3, r3, #1
 8003eac:	3101      	adds	r1, #1
 8003eae:	e7ef      	b.n	8003e90 <__ieee754_sqrt+0x15c>
 8003eb0:	46e0      	mov	r8, ip
 8003eb2:	e7aa      	b.n	8003e0a <__ieee754_sqrt+0xd6>
 8003eb4:	f7fc f98e 	bl	80001d4 <__adddf3>
 8003eb8:	e9da 8900 	ldrd	r8, r9, [sl]
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	460b      	mov	r3, r1
 8003ec0:	4640      	mov	r0, r8
 8003ec2:	4649      	mov	r1, r9
 8003ec4:	f7fc fdae 	bl	8000a24 <__aeabi_dcmplt>
 8003ec8:	b120      	cbz	r0, 8003ed4 <__ieee754_sqrt+0x1a0>
 8003eca:	1ca0      	adds	r0, r4, #2
 8003ecc:	bf08      	it	eq
 8003ece:	3501      	addeq	r5, #1
 8003ed0:	3402      	adds	r4, #2
 8003ed2:	e7ca      	b.n	8003e6a <__ieee754_sqrt+0x136>
 8003ed4:	3401      	adds	r4, #1
 8003ed6:	f024 0401 	bic.w	r4, r4, #1
 8003eda:	e7c6      	b.n	8003e6a <__ieee754_sqrt+0x136>
 8003edc:	7ff00000 	.word	0x7ff00000
 8003ee0:	20000060 	.word	0x20000060
 8003ee4:	20000068 	.word	0x20000068

08003ee8 <_init>:
 8003ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eea:	bf00      	nop
 8003eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003eee:	bc08      	pop	{r3}
 8003ef0:	469e      	mov	lr, r3
 8003ef2:	4770      	bx	lr

08003ef4 <_fini>:
 8003ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ef6:	bf00      	nop
 8003ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003efa:	bc08      	pop	{r3}
 8003efc:	469e      	mov	lr, r3
 8003efe:	4770      	bx	lr
