{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692676696952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692676696952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 21 21:58:16 2023 " "Processing started: Mon Aug 21 21:58:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692676696952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1692676696952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2-Experimento2 -c Lab2-Experimento2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2-Experimento2 -c Lab2-Experimento2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1692676696952 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1692676697323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1692676697323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegcodec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegcodec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegCodec-Display " "Found design unit 1: SevenSegCodec-Display" {  } { { "SevenSegCodec.vhd" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/SevenSegCodec.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692676704127 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegCodec " "Found entity 1: SevenSegCodec" {  } { { "SevenSegCodec.vhd" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/SevenSegCodec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692676704127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692676704127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneBitFullAdder-Structural " "Found design unit 1: OneBitFullAdder-Structural" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/OneBitFullAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692676704128 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneBitFullAdder " "Found entity 1: OneBitFullAdder" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/OneBitFullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692676704128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692676704128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneBitFullAdder_tb-behavior " "Found design unit 1: OneBitFullAdder_tb-behavior" {  } { { "OneBitFullAdder_tb.vhd" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/OneBitFullAdder_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692676704130 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneBitFullAdder_tb " "Found entity 1: OneBitFullAdder_tb" {  } { { "OneBitFullAdder_tb.vhd" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/OneBitFullAdder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692676704130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692676704130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitFullAdder-Structural " "Found design unit 1: FourBitFullAdder-Structural" {  } { { "FourBitFullAdder.vhd" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/FourBitFullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692676704131 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitFullAdder " "Found entity 1: FourBitFullAdder" {  } { { "FourBitFullAdder.vhd" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/FourBitFullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692676704131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692676704131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitfulladder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitfulladder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitFullAdder_tb-behavior " "Found design unit 1: FourBitFullAdder_tb-behavior" {  } { { "FourBitFullAdder_tb.vhd" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/FourBitFullAdder_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692676704133 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitFullAdder_tb " "Found entity 1: FourBitFullAdder_tb" {  } { { "FourBitFullAdder_tb.vhd" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/FourBitFullAdder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692676704133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692676704133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FourBitFullAdder " "Elaborating entity \"FourBitFullAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1692676704159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneBitFullAdder OneBitFullAdder:S0 " "Elaborating entity \"OneBitFullAdder\" for hierarchy \"OneBitFullAdder:S0\"" {  } { { "FourBitFullAdder.vhd" "S0" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/FourBitFullAdder.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1692676704160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegCodec SevenSegCodec:conv0 " "Elaborating entity \"SevenSegCodec\" for hierarchy \"SevenSegCodec:conv0\"" {  } { { "FourBitFullAdder.vhd" "conv0" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/FourBitFullAdder.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1692676704162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692676704253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 21 21:58:24 2023 " "Processing ended: Mon Aug 21 21:58:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692676704253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692676704253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692676704253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1692676704253 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1692676704850 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692676705225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692676705225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 21 21:58:25 2023 " "Processing started: Mon Aug 21 21:58:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692676705225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1692676705225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Lab2-Experimento2 Lab2-Experimento2 " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Lab2-Experimento2 Lab2-Experimento2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1692676705225 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Lab2-Experimento2 Lab2-Experimento2 " "Quartus(args): --rtl_sim Lab2-Experimento2 Lab2-Experimento2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1692676705225 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1692676705371 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1692676705459 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1692676705461 ""}
{ "Warning" "0" "" "Warning: File Lab2-Experimento2_run_msim_rtl_vhdl.do already exists - backing up current file as Lab2-Experimento2_run_msim_rtl_vhdl.do.bak7" {  } {  } 0 0 "Warning: File Lab2-Experimento2_run_msim_rtl_vhdl.do already exists - backing up current file as Lab2-Experimento2_run_msim_rtl_vhdl.do.bak7" 0 0 "Shell" 0 0 1692676705523 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/simulation/modelsim/Lab2-Experimento2_run_msim_rtl_vhdl.do" {  } { { "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/simulation/modelsim/Lab2-Experimento2_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/simulation/modelsim/Lab2-Experimento2_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/simulation/modelsim/Lab2-Experimento2_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1692676705536 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1692676705537 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1692676705540 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1692676705540 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/Lab2-Experimento2_nativelink_simulation.rpt" {  } { { "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/Lab2-Experimento2_nativelink_simulation.rpt" "0" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/Lab2-Experimento2_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#2/Experimento2/Lab2-Experimento2_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1692676705540 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1692676705540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692676705541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 21 21:58:25 2023 " "Processing ended: Mon Aug 21 21:58:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692676705541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692676705541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692676705541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1692676705541 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1692676822557 ""}
