\hypertarget{group___a_d_c___exported___types}{}\section{A\+DC Exported Types}
\label{group___a_d_c___exported___types}\index{ADC Exported Types@{ADC Exported Types}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___init_type_def}{A\+D\+C\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Structure definition of A\+DC and regular group initialization. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def}{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Structure definition of A\+DC channel for regular group. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{A\+D\+C\+\_\+\+Analog\+W\+D\+G\+Conf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em A\+DC Configuration multi-\/mode structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em A\+DC handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET}}~((uint32\+\_\+t)0x00000000\+U)
\begin{DoxyCompactList}\small\item\em H\+AL A\+DC state machine\+: A\+DC states definition (bitfields) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+A\+DY}}~((uint32\+\_\+t)0x00000001\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga7055248355e179ee208d23bd2ce8ba69}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+I\+N\+T\+E\+R\+N\+AL}}~((uint32\+\_\+t)0x00000002\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gaaa31ad8c2f5337eac601534cb581dd15}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+T\+I\+M\+E\+O\+UT}}~((uint32\+\_\+t)0x00000004\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+I\+N\+T\+E\+R\+N\+AL}}~((uint32\+\_\+t)0x00000010\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga22d43a637ce63e13e33f5a0f1d4564fd}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+O\+N\+F\+IG}}~((uint32\+\_\+t)0x00000020\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga5a1b4881d17e72aa0823797958221172}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+MA}}~((uint32\+\_\+t)0x00000040\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+G\+\_\+\+B\+U\+SY}}~((uint32\+\_\+t)0x00000100\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gae2da191bffb720a553a1e39c10929711}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+G\+\_\+\+E\+OC}}~((uint32\+\_\+t)0x00000200\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga1f99cd51b6636d9f60bc68dacb01eb10}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+G\+\_\+\+O\+VR}}~((uint32\+\_\+t)0x00000400\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+I\+N\+J\+\_\+\+B\+U\+SY}}~((uint32\+\_\+t)0x00001000\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gafcfffd11ab8b84d3b0a1ce50ccf821d5}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+I\+N\+J\+\_\+\+E\+OC}}~((uint32\+\_\+t)0x00002000\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga39ce295171a5e608097017fda4cfd7d5}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+A\+W\+D1}}~((uint32\+\_\+t)0x00010000\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gae6e9712c706ca7f2998dfb5cf776b48f}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+A\+W\+D2}}~((uint32\+\_\+t)0x00020000\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gaa43e91fedb9ce41e36bc78ced4f3912e}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+A\+W\+D3}}~((uint32\+\_\+t)0x00040000\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga24f867061abe6ee31227ec21289c69db}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+M\+U\+L\+T\+I\+M\+O\+D\+E\+\_\+\+S\+L\+A\+VE}}~((uint32\+\_\+t)0x00100000\+U)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___exported___types_ga39ce295171a5e608097017fda4cfd7d5}\label{group___a_d_c___exported___types_ga39ce295171a5e608097017fda4cfd7d5}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_AWD1@{HAL\_ADC\_STATE\_AWD1}}
\index{HAL\_ADC\_STATE\_AWD1@{HAL\_ADC\_STATE\_AWD1}!ADC Exported Types@{ADC Exported Types}}
\subsubsection{\texorpdfstring{HAL\_ADC\_STATE\_AWD1}{HAL\_ADC\_STATE\_AWD1}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+A\+W\+D1~((uint32\+\_\+t)0x00010000\+U)}

Out-\/of-\/window occurrence of analog watchdog 1 \mbox{\Hypertarget{group___a_d_c___exported___types_gae6e9712c706ca7f2998dfb5cf776b48f}\label{group___a_d_c___exported___types_gae6e9712c706ca7f2998dfb5cf776b48f}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_AWD2@{HAL\_ADC\_STATE\_AWD2}}
\index{HAL\_ADC\_STATE\_AWD2@{HAL\_ADC\_STATE\_AWD2}!ADC Exported Types@{ADC Exported Types}}
\subsubsection{\texorpdfstring{HAL\_ADC\_STATE\_AWD2}{HAL\_ADC\_STATE\_AWD2}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+A\+W\+D2~((uint32\+\_\+t)0x00020000\+U)}

Not available on S\+T\+M32\+F7 device\+: Out-\/of-\/window occurrence of analog watchdog 2 \mbox{\Hypertarget{group___a_d_c___exported___types_gaa43e91fedb9ce41e36bc78ced4f3912e}\label{group___a_d_c___exported___types_gaa43e91fedb9ce41e36bc78ced4f3912e}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_AWD3@{HAL\_ADC\_STATE\_AWD3}}
\index{HAL\_ADC\_STATE\_AWD3@{HAL\_ADC\_STATE\_AWD3}!ADC Exported Types@{ADC Exported Types}}
\subsubsection{\texorpdfstring{HAL\_ADC\_STATE\_AWD3}{HAL\_ADC\_STATE\_AWD3}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+A\+W\+D3~((uint32\+\_\+t)0x00040000\+U)}

Not available on S\+T\+M32\+F7 device\+: Out-\/of-\/window occurrence of analog watchdog 3 \mbox{\Hypertarget{group___a_d_c___exported___types_ga7055248355e179ee208d23bd2ce8ba69}\label{group___a_d_c___exported___types_ga7055248355e179ee208d23bd2ce8ba69}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_BUSY\_INTERNAL@{HAL\_ADC\_STATE\_BUSY\_INTERNAL}}
\index{HAL\_ADC\_STATE\_BUSY\_INTERNAL@{HAL\_ADC\_STATE\_BUSY\_INTERNAL}!ADC Exported Types@{ADC Exported Types}}
\subsubsection{\texorpdfstring{HAL\_ADC\_STATE\_BUSY\_INTERNAL}{HAL\_ADC\_STATE\_BUSY\_INTERNAL}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+I\+N\+T\+E\+R\+N\+AL~((uint32\+\_\+t)0x00000002\+U)}

A\+DC is busy to internal process (initialization, calibration) \mbox{\Hypertarget{group___a_d_c___exported___types_ga22d43a637ce63e13e33f5a0f1d4564fd}\label{group___a_d_c___exported___types_ga22d43a637ce63e13e33f5a0f1d4564fd}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_ERROR\_CONFIG@{HAL\_ADC\_STATE\_ERROR\_CONFIG}}
\index{HAL\_ADC\_STATE\_ERROR\_CONFIG@{HAL\_ADC\_STATE\_ERROR\_CONFIG}!ADC Exported Types@{ADC Exported Types}}
\subsubsection{\texorpdfstring{HAL\_ADC\_STATE\_ERROR\_CONFIG}{HAL\_ADC\_STATE\_ERROR\_CONFIG}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+O\+N\+F\+IG~((uint32\+\_\+t)0x00000020\+U)}

Configuration error occurrence \mbox{\Hypertarget{group___a_d_c___exported___types_ga5a1b4881d17e72aa0823797958221172}\label{group___a_d_c___exported___types_ga5a1b4881d17e72aa0823797958221172}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_ERROR\_DMA@{HAL\_ADC\_STATE\_ERROR\_DMA}}
\index{HAL\_ADC\_STATE\_ERROR\_DMA@{HAL\_ADC\_STATE\_ERROR\_DMA}!ADC Exported Types@{ADC Exported Types}}
\subsubsection{\texorpdfstring{HAL\_ADC\_STATE\_ERROR\_DMA}{HAL\_ADC\_STATE\_ERROR\_DMA}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+MA~((uint32\+\_\+t)0x00000040\+U)}

D\+MA error occurrence \mbox{\Hypertarget{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}\label{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_ERROR\_INTERNAL@{HAL\_ADC\_STATE\_ERROR\_INTERNAL}}
\index{HAL\_ADC\_STATE\_ERROR\_INTERNAL@{HAL\_ADC\_STATE\_ERROR\_INTERNAL}!ADC Exported Types@{ADC Exported Types}}
\subsubsection{\texorpdfstring{HAL\_ADC\_STATE\_ERROR\_INTERNAL}{HAL\_ADC\_STATE\_ERROR\_INTERNAL}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+I\+N\+T\+E\+R\+N\+AL~((uint32\+\_\+t)0x00000010\+U)}

Internal error occurrence \mbox{\Hypertarget{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}\label{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_INJ\_BUSY@{HAL\_ADC\_STATE\_INJ\_BUSY}}
\index{HAL\_ADC\_STATE\_INJ\_BUSY@{HAL\_ADC\_STATE\_INJ\_BUSY}!ADC Exported Types@{ADC Exported Types}}
\subsubsection{\texorpdfstring{HAL\_ADC\_STATE\_INJ\_BUSY}{HAL\_ADC\_STATE\_INJ\_BUSY}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+I\+N\+J\+\_\+\+B\+U\+SY~((uint32\+\_\+t)0x00001000\+U)}

A conversion on group injected is ongoing or can occur (either by auto-\/injection mode, external trigger, low power auto power-\/on (if feature available), multimode A\+DC master control (if feature available)) \mbox{\Hypertarget{group___a_d_c___exported___types_gafcfffd11ab8b84d3b0a1ce50ccf821d5}\label{group___a_d_c___exported___types_gafcfffd11ab8b84d3b0a1ce50ccf821d5}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_INJ\_EOC@{HAL\_ADC\_STATE\_INJ\_EOC}}
\index{HAL\_ADC\_STATE\_INJ\_EOC@{HAL\_ADC\_STATE\_INJ\_EOC}!ADC Exported Types@{ADC Exported Types}}
\subsubsection{\texorpdfstring{HAL\_ADC\_STATE\_INJ\_EOC}{HAL\_ADC\_STATE\_INJ\_EOC}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+I\+N\+J\+\_\+\+E\+OC~((uint32\+\_\+t)0x00002000\+U)}

Conversion data available on group injected \mbox{\Hypertarget{group___a_d_c___exported___types_ga24f867061abe6ee31227ec21289c69db}\label{group___a_d_c___exported___types_ga24f867061abe6ee31227ec21289c69db}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_MULTIMODE\_SLAVE@{HAL\_ADC\_STATE\_MULTIMODE\_SLAVE}}
\index{HAL\_ADC\_STATE\_MULTIMODE\_SLAVE@{HAL\_ADC\_STATE\_MULTIMODE\_SLAVE}!ADC Exported Types@{ADC Exported Types}}
\subsubsection{\texorpdfstring{HAL\_ADC\_STATE\_MULTIMODE\_SLAVE}{HAL\_ADC\_STATE\_MULTIMODE\_SLAVE}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+M\+U\+L\+T\+I\+M\+O\+D\+E\+\_\+\+S\+L\+A\+VE~((uint32\+\_\+t)0x00100000\+U)}

Not available on S\+T\+M32\+F7 device\+: A\+DC in multimode slave state, controlled by another A\+DC master ( \mbox{\Hypertarget{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}\label{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_READY@{HAL\_ADC\_STATE\_READY}}
\index{HAL\_ADC\_STATE\_READY@{HAL\_ADC\_STATE\_READY}!ADC Exported Types@{ADC Exported Types}}
\subsubsection{\texorpdfstring{HAL\_ADC\_STATE\_READY}{HAL\_ADC\_STATE\_READY}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+A\+DY~((uint32\+\_\+t)0x00000001\+U)}

A\+DC peripheral ready for use \mbox{\Hypertarget{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}\label{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_REG\_BUSY@{HAL\_ADC\_STATE\_REG\_BUSY}}
\index{HAL\_ADC\_STATE\_REG\_BUSY@{HAL\_ADC\_STATE\_REG\_BUSY}!ADC Exported Types@{ADC Exported Types}}
\subsubsection{\texorpdfstring{HAL\_ADC\_STATE\_REG\_BUSY}{HAL\_ADC\_STATE\_REG\_BUSY}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+G\+\_\+\+B\+U\+SY~((uint32\+\_\+t)0x00000100\+U)}

A conversion on group regular is ongoing or can occur (either by continuous mode, external trigger, low power auto power-\/on (if feature available), multimode A\+DC master control (if feature available)) \mbox{\Hypertarget{group___a_d_c___exported___types_gae2da191bffb720a553a1e39c10929711}\label{group___a_d_c___exported___types_gae2da191bffb720a553a1e39c10929711}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_REG\_EOC@{HAL\_ADC\_STATE\_REG\_EOC}}
\index{HAL\_ADC\_STATE\_REG\_EOC@{HAL\_ADC\_STATE\_REG\_EOC}!ADC Exported Types@{ADC Exported Types}}
\subsubsection{\texorpdfstring{HAL\_ADC\_STATE\_REG\_EOC}{HAL\_ADC\_STATE\_REG\_EOC}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+G\+\_\+\+E\+OC~((uint32\+\_\+t)0x00000200\+U)}

Conversion data available on group regular \mbox{\Hypertarget{group___a_d_c___exported___types_ga1f99cd51b6636d9f60bc68dacb01eb10}\label{group___a_d_c___exported___types_ga1f99cd51b6636d9f60bc68dacb01eb10}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_REG\_OVR@{HAL\_ADC\_STATE\_REG\_OVR}}
\index{HAL\_ADC\_STATE\_REG\_OVR@{HAL\_ADC\_STATE\_REG\_OVR}!ADC Exported Types@{ADC Exported Types}}
\subsubsection{\texorpdfstring{HAL\_ADC\_STATE\_REG\_OVR}{HAL\_ADC\_STATE\_REG\_OVR}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+G\+\_\+\+O\+VR~((uint32\+\_\+t)0x00000400\+U)}

Overrun occurrence \mbox{\Hypertarget{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}\label{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_RESET@{HAL\_ADC\_STATE\_RESET}}
\index{HAL\_ADC\_STATE\_RESET@{HAL\_ADC\_STATE\_RESET}!ADC Exported Types@{ADC Exported Types}}
\subsubsection{\texorpdfstring{HAL\_ADC\_STATE\_RESET}{HAL\_ADC\_STATE\_RESET}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET~((uint32\+\_\+t)0x00000000\+U)}



H\+AL A\+DC state machine\+: A\+DC states definition (bitfields) 

A\+DC not yet initialized or disabled \mbox{\Hypertarget{group___a_d_c___exported___types_gaaa31ad8c2f5337eac601534cb581dd15}\label{group___a_d_c___exported___types_gaaa31ad8c2f5337eac601534cb581dd15}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_TIMEOUT@{HAL\_ADC\_STATE\_TIMEOUT}}
\index{HAL\_ADC\_STATE\_TIMEOUT@{HAL\_ADC\_STATE\_TIMEOUT}!ADC Exported Types@{ADC Exported Types}}
\subsubsection{\texorpdfstring{HAL\_ADC\_STATE\_TIMEOUT}{HAL\_ADC\_STATE\_TIMEOUT}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+T\+I\+M\+E\+O\+UT~((uint32\+\_\+t)0x00000004\+U)}

Time\+Out occurrence 