{
  "module_name": "memory.json",
  "hash_id": "bc8c9d7d692e04ce47ccc5cff97696061a1b0dd6e0baa70e317926aa8a4e24bd",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/jaketown/memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Counts the number of machine clears due to memory order conflicts.\",\n        \"EventCode\": \"0xC3\",\n        \"EventName\": \"MACHINE_CLEARS.MEMORY_ORDERING\",\n        \"PublicDescription\": \"This event counts the number of memory ordering Machine Clears detected. Memory Ordering Machine Clears can result from memory disambiguation, external snoops, or cross SMT-HW-thread snoop (stores) hitting load buffers.  Machine clears can have a significant performance impact if they are happening frequently.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Loads with latency value being above 128.\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x80\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1009\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Loads with latency value being above 16.\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x10\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Loads with latency value being above 256.\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x100\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"503\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Loads with latency value being above 32.\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x20\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Loads with latency value being above 4 .\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x4\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Loads with latency value being above 512.\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x200\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"101\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Loads with latency value being above 64.\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x40\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"2003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Loads with latency value being above 8.\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x8\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Sample stores and collect precise store operation via PEBS record. PMC3 only. (Precise Event - PEBS).\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.PRECISE_STORE\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Speculative cache line split load uops dispatched to L1 cache.\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"MISALIGN_MEM_REF.LOADS\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Speculative cache line split STA uops dispatched to L1 cache.\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"MISALIGN_MEM_REF.STORES\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"This event counts all LLC misses for all demand and L2 prefetches. LLC prefetches are excluded.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_DEMAND_MLC_PREF_READS.LLC_MISS.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FFFC20077\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all local dram accesses for all demand and L2 prefetches. LLC prefetches are excluded.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_DEMAND_MLC_PREF_READS.LLC_MISS.LOCAL_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x600400077\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"This event counts all remote cache-to-cache transfers (includes HITM and HIT-Forward) for all demand and L2 prefetches. LLC prefetches are excluded.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_DEMAND_MLC_PREF_READS.LLC_MISS.REMOTE_HITM_HIT_FORWARD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x187FC20077\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand code reads that miss the LLC\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3fffc20004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand code reads that miss the LLC  and the data returned from local dram\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.LOCAL_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x600400004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand code reads that miss the LLC  and the data returned from remote dram\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.REMOTE_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x67f800004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand code reads that miss the LLC  the data is found in M state in remote cache and forwarded from there\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.REMOTE_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x107fc00004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand code reads that miss the LLC  and the data forwarded from remote cache\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.REMOTE_HIT_FORWARD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x87f820004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that miss the LLC  and the data returned from remote & local dram\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.ANY_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x67fc00001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that miss in the LLC\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3fffc20001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that miss the LLC  and the data returned from local dram\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.LOCAL_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x600400001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that miss the LLC  and the data returned from remote dram\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.REMOTE_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x67f800001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that miss the LLC  the data is found in M state in remote cache and forwarded from there\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.REMOTE_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x107fc00001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that miss the LLC  and the data forwarded from remote cache\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.REMOTE_HIT_FORWARD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x87f820001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to L2) code reads that miss the LLC  and the data returned from remote & local dram\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_CODE_RD.LLC_MISS.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3fffc20040\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch (that bring data to L2) data reads that miss the LLC  and the data returned from remote & local dram\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.ANY_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x67fc00010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch (that bring data to L2) data reads that miss in the LLC\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3fffc20010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch (that bring data to L2) data reads that miss the LLC  and the data returned from local dram\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.LOCAL_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x600400010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch (that bring data to L2) data reads  that miss the LLC  and the data returned from remote dram\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.REMOTE_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x67f800010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch (that bring data to L2) data reads that miss the LLC  the data is found in M state in remote cache and forwarded from there\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.REMOTE_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x107fc00010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch (that bring data to L2) data reads that miss the LLC  and the data forwarded from remote cache\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.REMOTE_HIT_FORWARD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x87f820010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) code reads that miss in the LLC\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_LLC_CODE_RD.LLC_MISS.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3fffc20200\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch (that bring data to LLC only) data reads that hit in the LLC and the snoops sent to sibling cores return clean response\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_LLC_DATA_RD.LLC_MISS.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3fffc20080\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}