
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/raghavprasad/brandon/Homework2/traces/perlbench_53B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000000 cycles: 2503726 heartbeat IPC: 3.99405 cumulative IPC: 3.99405 (Simulation time: 0 hr 0 min 41 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2503727 (Simulation time: 0 hr 0 min 41 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 15188959 heartbeat IPC: 0.788318 cumulative IPC: 0.788318 (Simulation time: 0 hr 1 min 25 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 25218909 heartbeat IPC: 0.997014 cumulative IPC: 0.880468 (Simulation time: 0 hr 2 min 12 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 37240724 heartbeat IPC: 0.831821 cumulative IPC: 0.863633 (Simulation time: 0 hr 2 min 56 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 48449310 heartbeat IPC: 0.892173 cumulative IPC: 0.870595 (Simulation time: 0 hr 3 min 39 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 61488946 heartbeat IPC: 0.766893 cumulative IPC: 0.84767 (Simulation time: 0 hr 4 min 25 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 75283784 heartbeat IPC: 0.724909 cumulative IPC: 0.824402 (Simulation time: 0 hr 5 min 14 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 88961836 heartbeat IPC: 0.731098 cumulative IPC: 0.809641 (Simulation time: 0 hr 6 min 5 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 101678410 heartbeat IPC: 0.786375 cumulative IPC: 0.806657 (Simulation time: 0 hr 6 min 51 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 115490672 heartbeat IPC: 0.723994 cumulative IPC: 0.796552 (Simulation time: 0 hr 7 min 43 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 127679291 heartbeat IPC: 0.820437 cumulative IPC: 0.798878 (Simulation time: 0 hr 8 min 30 sec) 
Finished CPU 0 instructions: 100000000 cycles: 125175565 cumulative IPC: 0.798878 (Simulation time: 0 hr 8 min 30 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.798878 instructions: 100000000 cycles: 125175565
cpu0_DTLB TOTAL     ACCESS:   24815419  HIT:   24162841  MISS:     652578
cpu0_DTLB LOAD      ACCESS:   16194038  HIT:   15632309  MISS:     561729
cpu0_DTLB RFO       ACCESS:    8621381  HIT:    8530532  MISS:      90849
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.25648 cycles
cpu0_ITLB TOTAL     ACCESS:    8011030  HIT:    7934445  MISS:      76585
cpu0_ITLB LOAD      ACCESS:    8011030  HIT:    7934445  MISS:      76585
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.11138 cycles
cpu0_L1I TOTAL     ACCESS:   11821010  HIT:   11144824  MISS:     676186
cpu0_L1I LOAD      ACCESS:   11821010  HIT:   11144824  MISS:     676186
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.0785 cycles
cpu0_STLB TOTAL     ACCESS:     729163  HIT:     723350  MISS:       5813
cpu0_STLB LOAD      ACCESS:     638314  HIT:     633197  MISS:       5117
cpu0_STLB RFO       ACCESS:      90849  HIT:      90153  MISS:        696
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 29.5073 cycles
cpu0_L1D TOTAL     ACCESS:   31988838  HIT:   31031097  MISS:     957741
cpu0_L1D LOAD      ACCESS:   17001478  HIT:   16128747  MISS:     872731
cpu0_L1D RFO       ACCESS:   14981590  HIT:   14897856  MISS:      83734
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5770  HIT:       4494  MISS:       1276
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 16.8359 cycles
cpu0_L2C TOTAL     ACCESS:    1881682  HIT:    1714284  MISS:     167398
cpu0_L2C LOAD      ACCESS:    1548903  HIT:    1403199  MISS:     145704
cpu0_L2C RFO       ACCESS:      83728  HIT:      62533  MISS:      21195
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     247775  HIT:     247342  MISS:        433
cpu0_L2C TRANSLATION ACCESS:       1276  HIT:       1210  MISS:         66
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 37.5901 cycles
LLC TOTAL     ACCESS:     214315  HIT:     195286  MISS:      19029
LLC LOAD      ACCESS:     145704  HIT:     131884  MISS:      13820
LLC RFO       ACCESS:      21195  HIT:      16208  MISS:       4987
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      47350  HIT:      47128  MISS:        222
LLC TRANSLATION ACCESS:         66  HIT:         66  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 146.42 cycles
OPTgen accesses: 3349
OPTgen hits: 2776
OPTgen hit rate: 82.8904



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       3892  ROW_BUFFER_MISS:      14915
 DBUS AVG_CONGESTED_CYCLE:    3.85997
 WQ ROW_BUFFER_HIT:        890  ROW_BUFFER_MISS:       2605  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.2848% MPKI: 12.6658 Average ROB Occupancy at Mispredict: 36.2761
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00232
BRANCH_INDIRECT: 0.81431
BRANCH_CONDITIONAL: 10.3853
BRANCH_DIRECT_CALL: 0.00236
BRANCH_INDIRECT_CALL: 1.44344
BRANCH_RETURN: 0.01802

