<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv</a>
defines: 
time_elapsed: 0.636s
ram usage: 36384 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmphyuvbgpa/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:1</a>: No timescale set for &#34;m&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:8</a>: No timescale set for &#34;n&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:1</a>: Compile module &#34;work@m&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:8</a>: Compile module &#34;work@n&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:1</a>: Top level module &#34;work@m&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:8</a>: Top level module &#34;work@n&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7
+ cat /tmpfs/tmp/tmphyuvbgpa/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_m
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmphyuvbgpa/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmphyuvbgpa/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@m)
 |vpiName:work@m
 |uhdmallPackages:
 \_package: builtin, parent:work@m
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@m, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv</a>, line:1, parent:work@m
   |vpiDefName:work@m
   |vpiFullName:work@m
   |vpiTaskFunc:
   \_task: (t1), line:3
     |vpiName:t1
     |vpiFullName:work@m.t1
     |vpiIODecl:
     \_io_decl: (o)
       |vpiName:o
       |vpiDirection:2
     |vpiStmt:
     \_begin: , parent:t1
       |vpiFullName:work@m.t1
   |vpiTaskFunc:
   \_task: (t3), line:5
     |vpiName:t3
     |vpiFullName:work@m.t3
     |vpiIODecl:
     \_io_decl: (io)
       |vpiName:io
       |vpiDirection:3
     |vpiStmt:
     \_begin: , parent:t3
       |vpiFullName:work@m.t3
   |vpiNet:
   \_logic_net: (a), line:2
     |vpiName:a
     |vpiFullName:work@m.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (w), line:2
     |vpiName:w
     |vpiFullName:work@m.w
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@n, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv</a>, line:8, parent:work@m
   |vpiDefName:work@n
   |vpiFullName:work@n
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:10
       |vpiFullName:work@n
       |vpiStmt:
       \_func_call: (m.t1), line:11
         |vpiName:m.t1
       |vpiStmt:
       \_func_call: (m.t3), line:12
         |vpiName:m.t3
   |vpiNet:
   \_logic_net: (a), line:9
     |vpiName:a
     |vpiFullName:work@n.a
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@m (work@m), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv</a>, line:1
   |vpiDefName:work@m
   |vpiName:work@m
   |vpiNet:
   \_logic_net: (a), line:2, parent:work@m
     |vpiName:a
     |vpiFullName:work@m.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (w), line:2, parent:work@m
     |vpiName:w
     |vpiFullName:work@m.w
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@n (work@n), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv</a>, line:8
   |vpiDefName:work@n
   |vpiName:work@n
   |vpiNet:
   \_logic_net: (a), line:9, parent:work@n
     |vpiName:a
     |vpiFullName:work@n.a
     |vpiNetType:36
Object: \work_m of type 3000
Object: \work_m of type 32
Object: \a of type 36
Object: \w of type 36
Object: \work_n of type 32
Object: \a of type 36
Object: \work_m of type 32
Object: \a of type 36
Object: \w of type 36
Object: \t1 of type 59
Object:  of type 4
Object: \o of type 28
Object: \t3 of type 59
Object:  of type 4
Object: \io of type 28
Object: \work_n of type 32
Object:  of type 24
Object:  of type 4
Object: \m.t1 of type 19
Object: \m.t3 of type 19
Object: \a of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_m&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30259f0] str=&#39;\work_m&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:2</a>.0-2.0&gt; [0x3025c10] str=&#39;\a&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:2</a>.0-2.0&gt; [0x3025ee0] str=&#39;\w&#39;
      AST_TASK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:3</a>.0-3.0&gt; [0x3021060] str=&#39;\t1&#39;
        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30211e0]
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3021410] str=&#39;\o&#39; output
      AST_TASK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:5</a>.0-5.0&gt; [0x3021590] str=&#39;\t3&#39;
        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30216b0]
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30217d0] str=&#39;\io&#39; input output
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30259f0] str=&#39;\work_m&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:2</a>.0-2.0&gt; [0x3025c10] str=&#39;\a&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:2</a>.0-2.0&gt; [0x3025ee0] str=&#39;\w&#39; basic_prep range=[0:0]
      AST_TASK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:3</a>.0-3.0&gt; [0x3021060] str=&#39;\t1&#39;
        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30211e0]
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3021410] str=&#39;\o&#39; output
      AST_TASK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:5</a>.0-5.0&gt; [0x3021590] str=&#39;\t3&#39;
        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30216b0]
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30217d0] str=&#39;\io&#39; input output
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_n&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30261a0] str=&#39;\work_n&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:9</a>.0-9.0&gt; [0x3020d60] str=&#39;\a&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3021a70]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:10</a>.0-10.0&gt; [0x3021b90]
          AST_FCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:11</a>.0-11.0&gt; [0x3021dd0] str=&#39;\m.t1&#39;
          AST_FCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:12</a>.0-12.0&gt; [0x30220c0] str=&#39;\m.t3&#39;
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p333.sv:11</a>: ERROR: Can&#39;t resolve function name `\m.t1&#39;.

</pre>
</body>