module Extensor_Sinal_3b8(
	input wire [2:0] entrada,
	
	output reg [7:0] saida

);

	initial begin
	
		wire [7:0] saida_ext = {4'b0000, entrada};
		
	end
	
	always @* begin
	
		saida = saida_ext;
	end

endmodule
