// Seed: 3993685416
module module_0;
  wire id_2;
  wire id_3;
  assign module_2.id_5 = 0;
  wire id_4, id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
  initial
    if (id_1) begin : LABEL_0
      id_3[1] = id_2.id_1;
    end
  assign id_1 = 1;
endmodule
module module_2 (
    input wor id_0,
    input wire id_1,
    output supply1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    id_7
);
  module_0 modCall_1 ();
  wire id_8, id_9;
endmodule
