{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1509612927339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509612927339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 16:55:26 2017 " "Processing started: Thu Nov 02 16:55:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509612927339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1509612927339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project4 -c project4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project4 -c project4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1509612927339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1509612927666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.v" "" { Text "D:/16071118/4/decoder2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509612927718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509612927718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project4 " "Found entity 1: project4" {  } { { "project4.bdf" "" { Schematic "D:/16071118/4/project4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509612927719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509612927719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "D:/16071118/4/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509612927721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509612927721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.v" "" { Text "D:/16071118/4/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509612927723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509612927723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c BCDplus.v(3) " "Verilog HDL Declaration information at BCDplus.v(3): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "BCDplus.v" "" { Text "D:/16071118/4/BCDplus.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1509612927724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdplus.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdplus.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDplus " "Found entity 1: BCDplus" {  } { { "BCDplus.v" "" { Text "D:/16071118/4/BCDplus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509612927725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509612927725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project4 " "Elaborating entity \"project4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1509612927757 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "BCDplus inst " "Block or symbol \"BCDplus\" of instance \"inst\" overlaps another block or symbol" {  } { { "project4.bdf" "" { Schematic "D:/16071118/4/project4.bdf" { { 648 696 856 728 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1509612927759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst3 " "Elaborating entity \"led\" for hierarchy \"led:inst3\"" {  } { { "project4.bdf" "inst3" { Schematic "D:/16071118/4/project4.bdf" { { 656 1272 1424 832 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509612927760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244b 74244b:inst2 " "Elaborating entity \"74244b\" for hierarchy \"74244b:inst2\"" {  } { { "project4.bdf" "inst2" { Schematic "D:/16071118/4/project4.bdf" { { 568 1048 1184 664 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509612927761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74244b:inst2 " "Elaborated megafunction instantiation \"74244b:inst2\"" {  } { { "project4.bdf" "" { Schematic "D:/16071118/4/project4.bdf" { { 568 1048 1184 664 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509612927761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_4 decoder2_4:inst6 " "Elaborating entity \"decoder2_4\" for hierarchy \"decoder2_4:inst6\"" {  } { { "project4.bdf" "inst6" { Schematic "D:/16071118/4/project4.bdf" { { 792 768 912 904 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509612927761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDplus BCDplus:inst " "Elaborating entity \"BCDplus\" for hierarchy \"BCDplus:inst\"" {  } { { "project4.bdf" "inst" { Schematic "D:/16071118/4/project4.bdf" { { 648 696 856 728 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509612927776 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c BCDplus.v(6) " "Verilog HDL Always Construct warning at BCDplus.v(6): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "BCDplus.v" "" { Text "D:/16071118/4/BCDplus.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1509612927776 "|project4|BCDplus:inst"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"led:inst3\|Decoder0\" " "Converted tri-state node feeding \"led:inst3\|Decoder0\" into a selector" {  } { { "led.v" "" { Text "D:/16071118/4/led.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509612927948 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"led:inst3\|Decoder0\" " "Converted tri-state node feeding \"led:inst3\|Decoder0\" into a selector" {  } { { "led.v" "" { Text "D:/16071118/4/led.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509612927948 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"led:inst3\|Decoder0\" " "Converted tri-state node feeding \"led:inst3\|Decoder0\" into a selector" {  } { { "led.v" "" { Text "D:/16071118/4/led.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509612927948 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"led:inst3\|Decoder0\" " "Converted tri-state node feeding \"led:inst3\|Decoder0\" into a selector" {  } { { "led.v" "" { Text "D:/16071118/4/led.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509612927948 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1509612927948 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sel GND " "Pin \"sel\" is stuck at GND" {  } { { "project4.bdf" "" { Schematic "D:/16071118/4/project4.bdf" { { 680 1440 1616 696 "sel" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509612928229 "|project4|sel"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1509612928229 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1509612928354 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/16071118/4/output_files/project4.map.smsg " "Generated suppressed messages file D:/16071118/4/output_files/project4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1509612928541 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1509612928634 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509612928634 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1509612928666 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1509612928666 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1509612928666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1509612928666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509612928681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 16:55:28 2017 " "Processing ended: Thu Nov 02 16:55:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509612928681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509612928681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509612928681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509612928681 ""}
