
==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _56945_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _56109_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56945_/CK (DFF_X1)
   0.08    0.08 ^ _56945_/Q (DFF_X1)
   0.16    0.24 ^ _51749_/Z (BUF_X1)
   0.06    0.30 v _29557_/ZN (INV_X32)
   0.05    0.35 ^ _29819_/ZN (NOR2_X4)
   0.05    0.40 ^ _29820_/ZN (AND2_X4)
   0.04    0.44 v _29821_/ZN (INV_X2)
   0.06    0.50 ^ _29822_/ZN (AOI21_X4)
   0.05    0.55 ^ _29823_/ZN (AND2_X4)
   0.02    0.56 v _29824_/ZN (INV_X8)
   0.03    0.59 v _29825_/Z (BUF_X16)
   0.04    0.63 v _29826_/Z (BUF_X8)
   0.13    0.76 ^ _29839_/ZN (AOI21_X1)
   0.05    0.81 v _29940_/ZN (INV_X1)
   0.06    0.86 ^ _30166_/ZN (NOR2_X1)
   0.04    0.90 ^ _30167_/Z (BUF_X4)
   0.02    0.92 v _30168_/ZN (AOI22_X1)
   0.05    0.97 ^ _30169_/ZN (NOR2_X1)
   0.02    0.99 v _30172_/ZN (NAND2_X1)
   0.03    1.02 ^ _30174_/ZN (OAI21_X1)
   0.06    1.08 ^ _30175_/Z (XOR2_X1)
   0.06    1.15 ^ _30507_/Z (XOR2_X1)
   0.06    1.21 ^ _30521_/Z (XOR2_X1)
   0.10    1.30 ^ _30524_/Z (XOR2_X1)
   0.07    1.38 ^ _30728_/Z (XOR2_X1)
   0.07    1.45 ^ _30733_/Z (XOR2_X1)
   0.05    1.50 ^ _30792_/ZN (XNOR2_X2)
   0.05    1.54 ^ _30802_/ZN (XNOR2_X1)
   0.06    1.60 ^ _30914_/Z (XOR2_X1)
   0.09    1.69 ^ _30927_/Z (XOR2_X1)
   0.06    1.76 ^ _31043_/Z (XOR2_X1)
   0.07    1.82 ^ _31340_/Z (XOR2_X1)
   0.05    1.87 ^ _31341_/ZN (XNOR2_X1)
   0.02    1.89 v _32521_/ZN (INV_X1)
   0.04    1.93 v _32523_/ZN (OR2_X2)
   0.03    1.96 ^ _32525_/ZN (OAI21_X2)
   0.04    2.00 ^ _32526_/ZN (AND2_X2)
   0.01    2.01 v _32531_/ZN (NOR3_X4)
   0.12    2.13 v _33410_/ZN (OR4_X1)
   0.02    2.15 ^ _33415_/ZN (NAND3_X1)
   0.02    2.17 v _33418_/ZN (NOR2_X2)
   0.05    2.22 ^ _36330_/ZN (OAI211_X2)
   0.03    2.25 v _38002_/ZN (NAND4_X1)
   0.03    2.28 ^ _38003_/ZN (INV_X1)
   0.03    2.31 ^ _38008_/ZN (OR3_X4)
   0.02    2.33 v _38691_/ZN (NAND4_X4)
   0.03    2.36 v _38697_/ZN (AND2_X4)
   0.06    2.42 v _38959_/ZN (OR3_X4)
   0.06    2.48 v _39261_/ZN (OR3_X4)
   0.02    2.50 ^ _39264_/ZN (NAND2_X4)
   0.02    2.52 v _39481_/ZN (NAND3_X2)
   0.03    2.55 v _39484_/ZN (AND3_X4)
   0.06    2.61 v _39736_/ZN (OR3_X2)
   0.04    2.65 ^ _39844_/ZN (AOI21_X1)
   0.01    2.66 v _39847_/ZN (NOR2_X1)
   0.14    2.80 ^ _39868_/ZN (XNOR2_X1)
   0.05    2.86 v _39870_/ZN (OAI21_X1)
   0.03    2.88 ^ _39871_/ZN (NAND3_X1)
   0.02    2.91 v _39873_/ZN (AOI21_X1)
   0.06    2.97 ^ _39874_/ZN (OAI21_X1)
   0.08    3.04 v _39902_/ZN (NAND4_X1)
   0.05    3.09 ^ _39903_/ZN (NAND3_X1)
   0.04    3.13 v _39905_/ZN (NAND2_X2)
   0.09    3.21 v _44206_/Z (BUF_X4)
   0.07    3.28 v _44354_/Z (MUX2_X2)
   0.03    3.31 v _54739_/Z (BUF_X1)
   0.00    3.31 v _56109_/D (DFF_X1)
           3.31   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _56109_/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -3.31   data arrival time
---------------------------------------------------------
           6.65   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 170262 u^2 25% utilization.
