INFO: [VRFC 10-163] Analyzing VHDL file "C:/UOM/CSE-2ndsemester/2nd semester modules/Computer Organization and Digital Design/Microprocessor/Microprocessor Lab/Microprocessor Lab.srcs/sim_1/new/Add_Sub_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_TB
