Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_onchip_memory2_0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_onchip_memory2_0 --family="Arria 10" --part=10AT115S2F45E2SG
Info: Nios_onchip_memory2_0: "Transforming system: Nios_onchip_memory2_0"
Info: Nios_onchip_memory2_0: Running transform generation_view_transform
Info: Nios_onchip_memory2_0: Running transform generation_view_transform took 0.000s
Info: onchip_memory2_0: Running transform generation_view_transform
Info: onchip_memory2_0: Running transform generation_view_transform took 0.000s
Info: Nios_onchip_memory2_0: Running transform interconnect_transform_chooser
Info: Nios_onchip_memory2_0: Running transform interconnect_transform_chooser took 0.008s
Info: Nios_onchip_memory2_0: "Naming system components in system: Nios_onchip_memory2_0"
Info: Nios_onchip_memory2_0: "Processing generation queue"
Info: Nios_onchip_memory2_0: "Generating: Nios_onchip_memory2_0"
Info: Nios_onchip_memory2_0: "Generating: Nios_onchip_memory2_0_altera_avalon_onchip_memory2_171_kcyxzai"
Info: onchip_memory2_0: Starting RTL generation for module 'Nios_onchip_memory2_0_altera_avalon_onchip_memory2_171_kcyxzai'
Info: onchip_memory2_0:   Generation command is [exec /home/tools/intelFPGA_pro/17.1/quartus/linux64/perl/bin/perl -I /home/tools/intelFPGA_pro/17.1/quartus/linux64/perl/lib -I /home/tools/intelFPGA_pro/17.1/quartus/sopc_builder/bin/europa -I /home/tools/intelFPGA_pro/17.1/quartus/sopc_builder/bin/perl_lib -I /home/tools/intelFPGA_pro/17.1/quartus/sopc_builder/bin -I /home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_onchip_memory2_0_altera_avalon_onchip_memory2_171_kcyxzai --dir=/tmp/alt8053_8656050241751229388.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/home/tools/intelFPGA_pro/17.1/quartus --verilog --config=/tmp/alt8053_8656050241751229388.dir/0004_onchip_memory2_0_gen//Nios_onchip_memory2_0_altera_avalon_onchip_memory2_171_kcyxzai_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8053_8656050241751229388.dir/0004_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'Nios_onchip_memory2_0_altera_avalon_onchip_memory2_171_kcyxzai'
Info: Nios_onchip_memory2_0: Done "Nios_onchip_memory2_0" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_onchip_memory2_0.ip --block-symbol-file --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_onchip_memory2_0 --family="Arria 10" --part=10AT115S2F45E2SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_onchip_memory2_0.ip --synthesis=VERILOG --greybox --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_onchip_memory2_0 --family="Arria 10" --part=10AT115S2F45E2SG
Info: Nios_onchip_memory2_0: "Transforming system: Nios_onchip_memory2_0"
Info: Nios_onchip_memory2_0: Running transform generation_view_transform
Info: Nios_onchip_memory2_0: Running transform generation_view_transform took 0.000s
Info: onchip_memory2_0: Running transform generation_view_transform
Info: onchip_memory2_0: Running transform generation_view_transform took 0.000s
Info: Nios_onchip_memory2_0: Running transform interconnect_transform_chooser
Info: Nios_onchip_memory2_0: Running transform interconnect_transform_chooser took 0.009s
Info: Nios_onchip_memory2_0: "Naming system components in system: Nios_onchip_memory2_0"
Info: Nios_onchip_memory2_0: "Processing generation queue"
Info: Nios_onchip_memory2_0: "Generating: Nios_onchip_memory2_0"
Info: Nios_onchip_memory2_0: "Generating: Nios_onchip_memory2_0_altera_avalon_onchip_memory2_171_kcyxzai"
Info: onchip_memory2_0: Starting RTL generation for module 'Nios_onchip_memory2_0_altera_avalon_onchip_memory2_171_kcyxzai'
Info: onchip_memory2_0:   Generation command is [exec /home/tools/intelFPGA_pro/17.1/quartus/linux64/perl/bin/perl -I /home/tools/intelFPGA_pro/17.1/quartus/linux64/perl/lib -I /home/tools/intelFPGA_pro/17.1/quartus/sopc_builder/bin/europa -I /home/tools/intelFPGA_pro/17.1/quartus/sopc_builder/bin/perl_lib -I /home/tools/intelFPGA_pro/17.1/quartus/sopc_builder/bin -I /home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_onchip_memory2_0_altera_avalon_onchip_memory2_171_kcyxzai --dir=/tmp/alt8053_8656050241751229388.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/home/tools/intelFPGA_pro/17.1/quartus --verilog --config=/tmp/alt8053_8656050241751229388.dir/0005_onchip_memory2_0_gen//Nios_onchip_memory2_0_altera_avalon_onchip_memory2_171_kcyxzai_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Nios_onchip_memory2_0_altera_avalon_onchip_memory2_171_kcyxzai'
Info: Nios_onchip_memory2_0: Done "Nios_onchip_memory2_0" with 2 modules, 3 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in Nios_onchip_memory2_0. No files generated.
Info: Finished: Generate IP Core Documentation
