{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 19:23:52 2015 " "Info: Processing started: Wed Mar 25 19:23:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6part3 -c lab6part3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6part3 -c lab6part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab6part3.v(832) " "Warning (10268): Verilog HDL information at lab6part3.v(832): always construct contains both blocking and non-blocking assignments" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 832 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6part3.v 8 8 " "Info (12021): Found 8 design units, including 8 entities, in source file lab6part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6part3 " "Info (12023): Found entity 1: lab6part3" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 l6 " "Info (12023): Found entity 2: l6" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 upcount " "Info (12023): Found entity 3: upcount" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 addressreg " "Info (12023): Found entity 4: addressreg" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 dec3to8 " "Info (12023): Found entity 5: dec3to8" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 849 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 regn " "Info (12023): Found entity 6: regn" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 872 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 Wreg " "Info (12023): Found entity 7: Wreg" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 883 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 counter " "Info (12023): Found entity 8: counter" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 892 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info (12023): Found entity 1: memory" {  } { { "memory.v" "" { Text "W:/lab6part3/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_bb.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file memory_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_bb " "Info (12023): Found entity 1: memory_bb" {  } { { "memory_bb.v" "" { Text "W:/lab6part3/memory_bb.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog1.v " "Warning (12019): Can't analyze file -- file Verilog1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6part3.v(21) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab6part3.v(21): instance has no name" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6part3.v(22) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab6part3.v(22): instance has no name" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6part3 " "Info (12127): Elaborating entity \"lab6part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16\] lab6part3.v(5) " "Warning (10034): Output port \"LEDR\[16\]\" at lab6part3.v(5) has no driver" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..3\] lab6part3.v(6) " "Warning (10034): Output port \"LEDG\[8..3\]\" at lab6part3.v(6) has no driver" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l6 l6:comb_14 " "Info (12128): Elaborating entity \"l6\" for hierarchy \"l6:comb_14\"" {  } { { "lab6part3.v" "comb_14" { Text "W:/lab6part3/lab6part3.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Resetn lab6part3.v(73) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(73): variable \"Resetn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Dout lab6part3.v(78) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(78): variable \"Dout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN lab6part3.v(79) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(79): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rout lab6part3.v(80) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(80): variable \"Rout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gin lab6part3.v(82) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(82): variable \"Gin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addsub lab6part3.v(84) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(84): variable \"addsub\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA lab6part3.v(85) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(85): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 lab6part3.v(85) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(85): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 lab6part3.v(87) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(87): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA lab6part3.v(87) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(87): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 lab6part3.v(90) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(90): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rout lab6part3.v(92) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(92): variable \"Rout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gin lab6part3.v(94) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(94): variable \"Gin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addsub lab6part3.v(96) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(96): variable \"addsub\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA lab6part3.v(97) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(97): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 lab6part3.v(97) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(97): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 lab6part3.v(99) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(99): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA lab6part3.v(99) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(99): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 lab6part3.v(102) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(102): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rout lab6part3.v(104) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(104): variable \"Rout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gin lab6part3.v(106) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(106): variable \"Gin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addsub lab6part3.v(108) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(108): variable \"addsub\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA lab6part3.v(109) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(109): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 lab6part3.v(109) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(109): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 lab6part3.v(111) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(111): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA lab6part3.v(111) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(111): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 lab6part3.v(114) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(114): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gout lab6part3.v(117) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(117): variable \"Gout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RG lab6part3.v(118) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(118): variable \"RG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN lab6part3.v(123) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(123): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "GBus lab6part3.v(71) " "Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(71): inferring latch(es) for variable \"GBus\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Run lab6part3.v(132) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(132): variable \"Run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RG lab6part3.v(404) " "Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(404): variable \"RG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 404 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab6part3.v(168) " "Warning (10270): Verilog HDL Case Statement warning at lab6part3.v(168): incomplete case statement has no default case item" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 168 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab6part3.v(458) " "Warning (10270): Verilog HDL Case Statement warning at lab6part3.v(458): incomplete case statement has no default case item" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 458 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab6part3.v(614) " "Warning (10270): Verilog HDL Case Statement warning at lab6part3.v(614): incomplete case statement has no default case item" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 614 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab6part3.v(748) " "Warning (10270): Verilog HDL Case Statement warning at lab6part3.v(748): incomplete case statement has no default case item" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 748 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab6part3.v(128) " "Warning (10270): Verilog HDL Case Statement warning at lab6part3.v(128): incomplete case statement has no default case item" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 128 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Done lab6part3.v(126) " "Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable \"Done\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin lab6part3.v(126) " "Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ain lab6part3.v(126) " "Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable \"Ain\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gin lab6part3.v(126) " "Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable \"Gin\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout lab6part3.v(126) " "Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dout lab6part3.v(126) " "Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable \"Dout\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gout lab6part3.v(126) " "Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable \"Gout\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addsub lab6part3.v(126) " "Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable \"addsub\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incr_pc lab6part3.v(126) " "Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable \"incr_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_D lab6part3.v(126) " "Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable \"W_D\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADDRin lab6part3.v(126) " "Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable \"ADDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DOUTin lab6part3.v(126) " "Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable \"DOUTin\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin lab6part3.v(126) " "Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "emptyIR lab6part3.v(126) " "Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable \"emptyIR\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emptyIR lab6part3.v(126) " "Info (10041): Inferred latch for \"emptyIR\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[0\] lab6part3.v(126) " "Info (10041): Inferred latch for \"Rin\[0\]\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[1\] lab6part3.v(126) " "Info (10041): Inferred latch for \"Rin\[1\]\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[2\] lab6part3.v(126) " "Info (10041): Inferred latch for \"Rin\[2\]\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUTin lab6part3.v(126) " "Info (10041): Inferred latch for \"DOUTin\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRin lab6part3.v(126) " "Info (10041): Inferred latch for \"ADDRin\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_D lab6part3.v(126) " "Info (10041): Inferred latch for \"W_D\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incr_pc lab6part3.v(126) " "Info (10041): Inferred latch for \"incr_pc\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addsub lab6part3.v(126) " "Info (10041): Inferred latch for \"addsub\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gout lab6part3.v(126) " "Info (10041): Inferred latch for \"Gout\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout lab6part3.v(126) " "Info (10041): Inferred latch for \"Dout\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[0\] lab6part3.v(126) " "Info (10041): Inferred latch for \"Rout\[0\]\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[1\] lab6part3.v(126) " "Info (10041): Inferred latch for \"Rout\[1\]\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[2\] lab6part3.v(126) " "Info (10041): Inferred latch for \"Rout\[2\]\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gin lab6part3.v(126) " "Info (10041): Inferred latch for \"Gin\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ain lab6part3.v(126) " "Info (10041): Inferred latch for \"Ain\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin lab6part3.v(126) " "Info (10041): Inferred latch for \"IRin\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done lab6part3.v(126) " "Info (10041): Inferred latch for \"Done\" at lab6part3.v(126)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[0\] lab6part3.v(78) " "Info (10041): Inferred latch for \"GBus\[0\]\" at lab6part3.v(78)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[1\] lab6part3.v(78) " "Info (10041): Inferred latch for \"GBus\[1\]\" at lab6part3.v(78)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[2\] lab6part3.v(78) " "Info (10041): Inferred latch for \"GBus\[2\]\" at lab6part3.v(78)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[3\] lab6part3.v(78) " "Info (10041): Inferred latch for \"GBus\[3\]\" at lab6part3.v(78)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[4\] lab6part3.v(78) " "Info (10041): Inferred latch for \"GBus\[4\]\" at lab6part3.v(78)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[5\] lab6part3.v(78) " "Info (10041): Inferred latch for \"GBus\[5\]\" at lab6part3.v(78)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[6\] lab6part3.v(78) " "Info (10041): Inferred latch for \"GBus\[6\]\" at lab6part3.v(78)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[7\] lab6part3.v(78) " "Info (10041): Inferred latch for \"GBus\[7\]\" at lab6part3.v(78)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[8\] lab6part3.v(78) " "Info (10041): Inferred latch for \"GBus\[8\]\" at lab6part3.v(78)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[9\] lab6part3.v(78) " "Info (10041): Inferred latch for \"GBus\[9\]\" at lab6part3.v(78)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[10\] lab6part3.v(78) " "Info (10041): Inferred latch for \"GBus\[10\]\" at lab6part3.v(78)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[11\] lab6part3.v(78) " "Info (10041): Inferred latch for \"GBus\[11\]\" at lab6part3.v(78)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[12\] lab6part3.v(78) " "Info (10041): Inferred latch for \"GBus\[12\]\" at lab6part3.v(78)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[13\] lab6part3.v(78) " "Info (10041): Inferred latch for \"GBus\[13\]\" at lab6part3.v(78)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[14\] lab6part3.v(78) " "Info (10041): Inferred latch for \"GBus\[14\]\" at lab6part3.v(78)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[15\] lab6part3.v(78) " "Info (10041): Inferred latch for \"GBus\[15\]\" at lab6part3.v(78)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount l6:comb_14\|upcount:Tstep " "Info (12128): Elaborating entity \"upcount\" for hierarchy \"l6:comb_14\|upcount:Tstep\"" {  } { { "lab6part3.v" "Tstep" { Text "W:/lab6part3/lab6part3.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 l6:comb_14\|dec3to8:decX " "Info (12128): Elaborating entity \"dec3to8\" for hierarchy \"l6:comb_14\|dec3to8:decX\"" {  } { { "lab6part3.v" "decX" { Text "W:/lab6part3/lab6part3.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn l6:comb_14\|regn:reg_IR " "Info (12128): Elaborating entity \"regn\" for hierarchy \"l6:comb_14\|regn:reg_IR\"" {  } { { "lab6part3.v" "reg_IR" { Text "W:/lab6part3/lab6part3.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wreg l6:comb_14\|Wreg:reg_w " "Info (12128): Elaborating entity \"Wreg\" for hierarchy \"l6:comb_14\|Wreg:reg_w\"" {  } { { "lab6part3.v" "reg_w" { Text "W:/lab6part3/lab6part3.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressreg l6:comb_14\|addressreg:reg_addr " "Info (12128): Elaborating entity \"addressreg\" for hierarchy \"l6:comb_14\|addressreg:reg_addr\"" {  } { { "lab6part3.v" "reg_addr" { Text "W:/lab6part3/lab6part3.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter l6:comb_14\|counter:PC " "Info (12128): Elaborating entity \"counter\" for hierarchy \"l6:comb_14\|counter:PC\"" {  } { { "lab6part3.v" "PC" { Text "W:/lab6part3/lab6part3.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab6part3.v(905) " "Warning (10230): Verilog HDL assignment warning at lab6part3.v(905): truncated value with size 32 to match size of target (16)" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:comb_16 " "Info (12128): Elaborating entity \"memory\" for hierarchy \"memory:comb_16\"" {  } { { "lab6part3.v" "comb_16" { Text "W:/lab6part3/lab6part3.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:comb_16\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"memory:comb_16\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "altsyncram_component" { Text "W:/lab6part3/memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:comb_16\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"memory:comb_16\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "" { Text "W:/lab6part3/memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:comb_16\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"memory:comb_16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem.mif " "Info (12134): Parameter \"init_file\" = \"mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info (12134): Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "W:/lab6part3/memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pkc1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pkc1 " "Info (12023): Found entity 1: altsyncram_pkc1" {  } { { "db/altsyncram_pkc1.tdf" "" { Text "W:/lab6part3/db/altsyncram_pkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pkc1 memory:comb_16\|altsyncram:altsyncram_component\|altsyncram_pkc1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_pkc1\" for hierarchy \"memory:comb_16\|altsyncram:altsyncram_component\|altsyncram_pkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_14\|Done " "Warning (13012): Latch l6:comb_14\|Done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_14\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14\|upcount:Tstep\|Q\[0\]" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 820 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_14\|Rout\[0\] " "Warning (13012): Latch l6:comb_14\|Rout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_14\|upcount:Tstep\|Q\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14\|upcount:Tstep\|Q\[2\]" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 820 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_14\|Rout\[1\] " "Warning (13012): Latch l6:comb_14\|Rout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_14\|upcount:Tstep\|Q\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14\|upcount:Tstep\|Q\[2\]" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 820 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_14\|Rout\[2\] " "Warning (13012): Latch l6:comb_14\|Rout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_14\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14\|upcount:Tstep\|Q\[0\]" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 820 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_14\|Dout " "Warning (13012): Latch l6:comb_14\|Dout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_14\|regn:reg_IR\|Q\[13\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14\|regn:reg_IR\|Q\[13\]" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 878 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_14\|Gout " "Warning (13012): Latch l6:comb_14\|Gout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_14\|regn:reg_IR\|Q\[14\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14\|regn:reg_IR\|Q\[14\]" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 878 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_14\|Rin\[1\] " "Warning (13012): Latch l6:comb_14\|Rin\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_14\|regn:reg_IR\|Q\[10\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14\|regn:reg_IR\|Q\[10\]" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 878 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_14\|incr_pc " "Warning (13012): Latch l6:comb_14\|incr_pc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_14\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14\|upcount:Tstep\|Q\[0\]" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 820 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_14\|Rin\[2\] " "Warning (13012): Latch l6:comb_14\|Rin\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_14\|upcount:Tstep\|Q\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14\|upcount:Tstep\|Q\[2\]" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 820 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_14\|Gin " "Warning (13012): Latch l6:comb_14\|Gin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_14\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14\|upcount:Tstep\|Q\[0\]" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 820 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_14\|Rin\[0\] " "Warning (13012): Latch l6:comb_14\|Rin\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_14\|regn:reg_IR\|Q\[10\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14\|regn:reg_IR\|Q\[10\]" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 878 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_14\|Ain " "Warning (13012): Latch l6:comb_14\|Ain has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_14\|regn:reg_IR\|Q\[14\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14\|regn:reg_IR\|Q\[14\]" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 878 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_14\|IRin " "Warning (13012): Latch l6:comb_14\|IRin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_14\|upcount:Tstep\|Q\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14\|upcount:Tstep\|Q\[2\]" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 820 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_14\|ADDRin " "Warning (13012): Latch l6:comb_14\|ADDRin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_14\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14\|upcount:Tstep\|Q\[0\]" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 820 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_14\|DOUTin " "Warning (13012): Latch l6:comb_14\|DOUTin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_14\|regn:reg_IR\|Q\[13\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14\|regn:reg_IR\|Q\[13\]" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 878 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_14\|W_D " "Warning (13012): Latch l6:comb_14\|W_D has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_14\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14\|upcount:Tstep\|Q\[0\]" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 820 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_14\|addsub " "Warning (13012): Latch l6:comb_14\|addsub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_14\|regn:reg_IR\|Q\[13\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14\|regn:reg_IR\|Q\[13\]" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 878 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/lab6part3/output_files/lab6part3.map.smsg " "Info (144001): Generated suppressed messages file W:/lab6part3/output_files/lab6part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Warning (21074): Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "lab6part3.v" "" { Text "W:/lab6part3/lab6part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "573 " "Info (21057): Implemented 573 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info (21058): Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "155 " "Info (21059): Implemented 155 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "380 " "Info (21061): Implemented 380 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info (21064): Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Info: Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 19:24:00 2015 " "Info: Processing ended: Wed Mar 25 19:24:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
