Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 03 12:36:02 2017
| Host         : LAPTOP-BIJJ0SCS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk16/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clk20k/CLK20K_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk3/nolabel_line31/CLKVAR_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50m/CLK50M_reg/C (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk700/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: keyboard/CLK50MHZ_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/uut/db_clk/O_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[7]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.814        0.000                      0                 1130        0.064        0.000                      0                 1130        4.500        0.000                       0                   576  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.814        0.000                      0                 1130        0.064        0.000                      0                 1130        4.500        0.000                       0                   576  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.076ns (23.436%)  route 3.515ns (76.564%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.566     5.087    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.809     6.352    clk20k/COUNT_reg_n_0_[24]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.476 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.304     6.780    clk20k/COUNT[31]_i_12_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.904 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.577     7.481    clk20k/COUNT[31]_i_11_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.605 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.401     8.006    clk20k/COUNT[31]_i_8_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.130 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.446     8.576    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.700 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.979     9.679    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X32Y50         FDRE                                         r  clk20k/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.436    14.777    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk20k/COUNT_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk20k/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.076ns (23.436%)  route 3.515ns (76.564%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.566     5.087    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.809     6.352    clk20k/COUNT_reg_n_0_[24]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.476 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.304     6.780    clk20k/COUNT[31]_i_12_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.904 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.577     7.481    clk20k/COUNT[31]_i_11_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.605 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.401     8.006    clk20k/COUNT[31]_i_8_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.130 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.446     8.576    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.700 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.979     9.679    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X32Y50         FDRE                                         r  clk20k/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.436    14.777    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk20k/COUNT_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk20k/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.076ns (23.436%)  route 3.515ns (76.564%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.566     5.087    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.809     6.352    clk20k/COUNT_reg_n_0_[24]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.476 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.304     6.780    clk20k/COUNT[31]_i_12_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.904 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.577     7.481    clk20k/COUNT[31]_i_11_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.605 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.401     8.006    clk20k/COUNT[31]_i_8_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.130 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.446     8.576    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.700 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.979     9.679    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X32Y50         FDRE                                         r  clk20k/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.436    14.777    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk20k/COUNT_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk20k/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 clk16/nolabel_line31/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk16/nolabel_line31/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 1.420ns (33.925%)  route 2.766ns (66.075%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.605     5.126    clk16/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  clk16/nolabel_line31/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  clk16/nolabel_line31/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.144     6.788    clk16/nolabel_line31/COUNT_reg[15]
    SLICE_X61Y74         LUT3 (Prop_lut3_I2_O)        0.124     6.912 r  clk16/nolabel_line31/COUNT0_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     6.912    clk16/nolabel_line31/COUNT0_carry__0_i_3__6_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.462 r  clk16/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.471    clk16/nolabel_line31/COUNT0_carry__0_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.699 r  clk16/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.613     9.312    clk16/nolabel_line31/clear
    SLICE_X60Y78         FDRE                                         r  clk16/nolabel_line31/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.496    14.837    clk16/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  clk16/nolabel_line31/COUNT_reg[28]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.713    14.347    clk16/nolabel_line31/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 clk16/nolabel_line31/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk16/nolabel_line31/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 1.420ns (33.925%)  route 2.766ns (66.075%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.605     5.126    clk16/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  clk16/nolabel_line31/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  clk16/nolabel_line31/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.144     6.788    clk16/nolabel_line31/COUNT_reg[15]
    SLICE_X61Y74         LUT3 (Prop_lut3_I2_O)        0.124     6.912 r  clk16/nolabel_line31/COUNT0_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     6.912    clk16/nolabel_line31/COUNT0_carry__0_i_3__6_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.462 r  clk16/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.471    clk16/nolabel_line31/COUNT0_carry__0_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.699 r  clk16/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.613     9.312    clk16/nolabel_line31/clear
    SLICE_X60Y78         FDRE                                         r  clk16/nolabel_line31/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.496    14.837    clk16/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  clk16/nolabel_line31/COUNT_reg[29]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.713    14.347    clk16/nolabel_line31/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 clk16/nolabel_line31/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk16/nolabel_line31/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 1.420ns (33.925%)  route 2.766ns (66.075%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.605     5.126    clk16/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  clk16/nolabel_line31/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  clk16/nolabel_line31/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.144     6.788    clk16/nolabel_line31/COUNT_reg[15]
    SLICE_X61Y74         LUT3 (Prop_lut3_I2_O)        0.124     6.912 r  clk16/nolabel_line31/COUNT0_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     6.912    clk16/nolabel_line31/COUNT0_carry__0_i_3__6_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.462 r  clk16/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.471    clk16/nolabel_line31/COUNT0_carry__0_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.699 r  clk16/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.613     9.312    clk16/nolabel_line31/clear
    SLICE_X60Y78         FDRE                                         r  clk16/nolabel_line31/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.496    14.837    clk16/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  clk16/nolabel_line31/COUNT_reg[30]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.713    14.347    clk16/nolabel_line31/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 clk16/nolabel_line31/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk16/nolabel_line31/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 1.420ns (33.925%)  route 2.766ns (66.075%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.605     5.126    clk16/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  clk16/nolabel_line31/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  clk16/nolabel_line31/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.144     6.788    clk16/nolabel_line31/COUNT_reg[15]
    SLICE_X61Y74         LUT3 (Prop_lut3_I2_O)        0.124     6.912 r  clk16/nolabel_line31/COUNT0_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     6.912    clk16/nolabel_line31/COUNT0_carry__0_i_3__6_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.462 r  clk16/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.471    clk16/nolabel_line31/COUNT0_carry__0_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.699 r  clk16/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.613     9.312    clk16/nolabel_line31/clear
    SLICE_X60Y78         FDRE                                         r  clk16/nolabel_line31/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.496    14.837    clk16/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  clk16/nolabel_line31/COUNT_reg[31]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.713    14.347    clk16/nolabel_line31/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.076ns (24.217%)  route 3.367ns (75.783%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.566     5.087    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.809     6.352    clk20k/COUNT_reg_n_0_[24]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.476 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.304     6.780    clk20k/COUNT[31]_i_12_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.904 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.577     7.481    clk20k/COUNT[31]_i_11_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.605 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.401     8.006    clk20k/COUNT[31]_i_8_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.130 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.446     8.576    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.700 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.831     9.530    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.446    14.787    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk20k/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.076ns (24.217%)  route 3.367ns (75.783%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.566     5.087    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.809     6.352    clk20k/COUNT_reg_n_0_[24]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.476 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.304     6.780    clk20k/COUNT[31]_i_12_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.904 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.577     7.481    clk20k/COUNT[31]_i_11_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.605 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.401     8.006    clk20k/COUNT[31]_i_8_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.130 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.446     8.576    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.700 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.831     9.530    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.446    14.787    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk20k/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.076ns (24.217%)  route 3.367ns (75.783%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.566     5.087    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.809     6.352    clk20k/COUNT_reg_n_0_[24]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.476 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.304     6.780    clk20k/COUNT[31]_i_12_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.904 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.577     7.481    clk20k/COUNT[31]_i_11_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.605 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.401     8.006    clk20k/COUNT[31]_i_8_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.130 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.446     8.576    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.700 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.831     9.530    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.446    14.787    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk20k/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 clk50m/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50m/CLK50M_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.231ns (51.287%)  route 0.219ns (48.713%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk50m/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk50m/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.065     1.653    clk50m/COUNT_reg_n_0_[15]
    SLICE_X30Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.698 r  clk50m/COUNT[31]_i_5/O
                         net (fo=2, routed)           0.154     1.853    clk50m/COUNT[31]_i_5_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.898 r  clk50m/CLK50M_i_1/O
                         net (fo=1, routed)           0.000     1.898    clk50m/CLK50M_i_1_n_0
    SLICE_X30Y50         FDRE                                         r  clk50m/CLK50M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk50m/CLK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clk50m/CLK50M_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.120     1.834    clk50m/CLK50M_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clk50m/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50m/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk50m/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk50m/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    clk50m/COUNT_reg_n_0_[16]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk50m/COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk50m/COUNT1_carry__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clk50m/COUNT1_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.923    clk50m/COUNT1_carry__3_n_7
    SLICE_X31Y50         FDRE                                         r  clk50m/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk50m/COUNT_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk50m/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clk50m/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50m/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk50m/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk50m/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    clk50m/COUNT_reg_n_0_[16]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk50m/COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk50m/COUNT1_carry__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clk50m/COUNT1_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.934    clk50m/COUNT1_carry__3_n_5
    SLICE_X31Y50         FDRE                                         r  clk50m/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk50m/COUNT_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk50m/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clk20k/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk20k/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.133     1.721    clk20k/COUNT_reg_n_0_[27]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clk20k/COUNT_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     1.881    clk20k/COUNT_reg[28]_i_1__14_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  clk20k/COUNT_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.935    clk20k/data0[29]
    SLICE_X32Y50         FDRE                                         r  clk20k/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk20k/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk20k/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clk20k/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk20k/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.133     1.721    clk20k/COUNT_reg_n_0_[27]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clk20k/COUNT_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     1.881    clk20k/COUNT_reg[28]_i_1__14_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  clk20k/COUNT_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.946    clk20k/data0[31]
    SLICE_X32Y50         FDRE                                         r  clk20k/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk20k/COUNT_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk20k/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk50m/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50m/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk50m/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk50m/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    clk50m/COUNT_reg_n_0_[16]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk50m/COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk50m/COUNT1_carry__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  clk50m/COUNT1_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.959    clk50m/COUNT1_carry__3_n_6
    SLICE_X31Y50         FDRE                                         r  clk50m/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk50m/COUNT_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk50m/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk50m/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50m/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk50m/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk50m/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    clk50m/COUNT_reg_n_0_[16]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk50m/COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk50m/COUNT1_carry__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  clk50m/COUNT1_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.959    clk50m/COUNT1_carry__3_n_4
    SLICE_X31Y50         FDRE                                         r  clk50m/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk50m/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk50m/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 clk50m/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50m/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk50m/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk50m/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    clk50m/COUNT_reg_n_0_[16]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk50m/COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk50m/COUNT1_carry__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clk50m/COUNT1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.908    clk50m/COUNT1_carry__3_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  clk50m/COUNT1_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.962    clk50m/COUNT1_carry__4_n_7
    SLICE_X31Y51         FDRE                                         r  clk50m/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  clk50m/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk50m/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clk20k/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk20k/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.133     1.721    clk20k/COUNT_reg_n_0_[27]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clk20k/COUNT_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     1.881    clk20k/COUNT_reg[28]_i_1__14_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  clk20k/COUNT_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.971    clk20k/data0[30]
    SLICE_X32Y50         FDRE                                         r  clk20k/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk20k/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk20k/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clk50m/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50m/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk50m/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk50m/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    clk50m/COUNT_reg_n_0_[16]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk50m/COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk50m/COUNT1_carry__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clk50m/COUNT1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.908    clk50m/COUNT1_carry__3_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  clk50m/COUNT1_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.973    clk50m/COUNT1_carry__4_n_5
    SLICE_X31Y51         FDRE                                         r  clk50m/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  clk50m/COUNT_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk50m/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y26   clk1109/nolabel_line31/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y28   clk1109/nolabel_line31/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y28   clk1109/nolabel_line31/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y29   clk1109/nolabel_line31/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y29   clk1109/nolabel_line31/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y29   clk1109/nolabel_line31/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y29   clk1109/nolabel_line31/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y30   clk1109/nolabel_line31/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y32   clk1175/nolabel_line31/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   clk1661/nolabel_line31/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   clk1661/nolabel_line31/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   clk1661/nolabel_line31/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   clk50m/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   clk50m/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   clk50m/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   clk50m/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   clk50m/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   clk50m/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   clk50m/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   clk1175/nolabel_line31/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   clk1175/nolabel_line31/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   clk1175/nolabel_line31/COUNT_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   clk1175/nolabel_line31/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   clk1175/nolabel_line31/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y26   clk1175/nolabel_line31/COUNT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y26   clk1175/nolabel_line31/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   clk1175/nolabel_line31/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   clk1175/nolabel_line31/COUNT_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y26   clk1175/nolabel_line31/COUNT_reg[3]/C



