Analysis & Synthesis report for LaunchPad
Wed Nov 20 06:59:43 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |LaunchPad|avconf:u0|mSetup_ST
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 17. Source assignments for Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 18. Source assignments for Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 19. Source assignments for Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 20. Parameter Settings for User Entity Instance: Top-level Entity: |LaunchPad
 21. Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 22. Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 23. Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 24. Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 25. Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 26. Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 27. Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 28. Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 29. Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 30. Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 31. Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 32. Parameter Settings for User Entity Instance: Audio_Controller:AC|Audio_Clock:Audio_Clock|altpll:altpll_component
 33. Parameter Settings for User Entity Instance: avconf:u0
 34. scfifo Parameter Settings by Entity Instance
 35. altpll Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "Wave_Generator:WG_CC"
 37. Port Connectivity Checks: "Wave_Generator:WG_B"
 38. Port Connectivity Checks: "Wave_Generator:WG_A"
 39. Port Connectivity Checks: "Wave_Generator:WG_G"
 40. Port Connectivity Checks: "Wave_Generator:WG_F"
 41. Port Connectivity Checks: "Wave_Generator:WG_E"
 42. Port Connectivity Checks: "Wave_Generator:WG_D"
 43. Port Connectivity Checks: "Wave_Generator:WG_C"
 44. Port Connectivity Checks: "test:t1"
 45. Port Connectivity Checks: "avconf:u0|I2C_Controller:u0"
 46. Port Connectivity Checks: "Audio_Controller:AC|Audio_Clock:Audio_Clock"
 47. Port Connectivity Checks: "Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 48. Port Connectivity Checks: "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 49. Port Connectivity Checks: "Audio_Controller:AC"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 20 06:59:42 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; LaunchPad                                   ;
; Top-level Entity Name           ; LaunchPad                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 538                                         ;
; Total pins                      ; 22                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 8,192                                       ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; LaunchPad          ; LaunchPad          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                         ;
+----------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                   ; Library ;
+----------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; avconf/I2C_Controller.v                            ; yes             ; User Verilog HDL File        ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/I2C_Controller.v                            ;         ;
; avconf/avconf.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/avconf.v                                    ;         ;
; Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File        ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v                ;         ;
; Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Clock.v                     ;         ;
; Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File        ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v             ;         ;
; Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File        ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Clock_Edge.v            ;         ;
; Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File        ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File        ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File        ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; LaunchPad.v                                        ; yes             ; User Verilog HDL File        ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v                                        ;         ;
; test2.mem                                          ; yes             ; Auto-Found Unspecified File  ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem                                          ;         ;
; scfifo.tdf                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf                                        ;         ;
; a_regfifo.inc                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/a_regfifo.inc                                     ;         ;
; a_dpfifo.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/a_dpfifo.inc                                      ;         ;
; a_i2fifo.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/a_i2fifo.inc                                      ;         ;
; a_fffifo.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/a_fffifo.inc                                      ;         ;
; a_f2fifo.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/a_f2fifo.inc                                      ;         ;
; aglobal181.inc                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/aglobal181.inc                                    ;         ;
; db/scfifo_7ba1.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf                                 ;         ;
; db/a_dpfifo_q2a1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf                               ;         ;
; db/altsyncram_n3i1.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf                             ;         ;
; db/cmpr_6l8.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/cmpr_6l8.tdf                                    ;         ;
; db/cntr_h2b.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/cntr_h2b.tdf                                    ;         ;
; db/cntr_u27.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/cntr_u27.tdf                                    ;         ;
; db/cntr_i2b.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/cntr_i2b.tdf                                    ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/altpll.tdf                                        ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/stratix_pll.inc                                   ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/stratixii_pll.inc                                 ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/cycloneii_pll.inc                                 ;         ;
; db/audio_clock_altpll.v                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/audio_clock_altpll.v                            ;         ;
+----------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 547            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 969            ;
;     -- 7 input functions                    ; 2              ;
;     -- 6 input functions                    ; 119            ;
;     -- 5 input functions                    ; 128            ;
;     -- 4 input functions                    ; 123            ;
;     -- <=3 input functions                  ; 597            ;
;                                             ;                ;
; Dedicated logic registers                   ; 538            ;
;                                             ;                ;
; I/O pins                                    ; 22             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 8192           ;
;                                             ;                ;
; Total DSP Blocks                            ; 1              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 545            ;
; Total fan-out                               ; 6575           ;
; Average fan-out                             ; 4.06           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                          ; Entity Name                    ; Library Name ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |LaunchPad                                                  ; 969 (165)           ; 538 (0)                   ; 8192              ; 1          ; 22   ; 0            ; |LaunchPad                                                                                                                                                                                                                   ; LaunchPad                      ; work         ;
;    |Audio_Controller:AC|                                    ; 170 (2)             ; 110 (2)                   ; 8192              ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC                                                                                                                                                                                               ; Audio_Controller               ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer| ; 168 (66)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|  ; 51 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO            ; work         ;
;             |scfifo:Sync_FIFO|                              ; 51 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                         ; work         ;
;                |scfifo_7ba1:auto_generated|                 ; 51 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                    ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                    ; 51 (26)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                  ; work         ;
;                      |altsyncram_n3i1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                       ; work         ;
;                      |cntr_i2b:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                       ; work         ;
;                      |cntr_u27:usedw_counter|               ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                       ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO| ; 51 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO            ; work         ;
;             |scfifo:Sync_FIFO|                              ; 51 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                         ; work         ;
;                |scfifo_7ba1:auto_generated|                 ; 51 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                    ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                    ; 51 (27)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                  ; work         ;
;                      |altsyncram_n3i1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                       ; work         ;
;                      |cntr_i2b:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                       ; work         ;
;                      |cntr_u27:usedw_counter|               ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                       ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge           ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge           ; work         ;
;       |Audio_Clock:Audio_Clock|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Audio_Clock:Audio_Clock                                                                                                                                                                       ; Audio_Clock                    ; work         ;
;          |altpll:altpll_component|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; altpll                         ; work         ;
;             |Audio_Clock_altpll:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Audio_Controller:AC|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                             ; Audio_Clock_altpll             ; work         ;
;    |Wave_Generator:WG_A|                                    ; 48 (48)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Wave_Generator:WG_A                                                                                                                                                                                               ; Wave_Generator                 ; work         ;
;    |Wave_Generator:WG_B|                                    ; 47 (47)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Wave_Generator:WG_B                                                                                                                                                                                               ; Wave_Generator                 ; work         ;
;    |Wave_Generator:WG_CC|                                   ; 48 (48)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Wave_Generator:WG_CC                                                                                                                                                                                              ; Wave_Generator                 ; work         ;
;    |Wave_Generator:WG_C|                                    ; 48 (48)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Wave_Generator:WG_C                                                                                                                                                                                               ; Wave_Generator                 ; work         ;
;    |Wave_Generator:WG_D|                                    ; 48 (48)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Wave_Generator:WG_D                                                                                                                                                                                               ; Wave_Generator                 ; work         ;
;    |Wave_Generator:WG_E|                                    ; 47 (47)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Wave_Generator:WG_E                                                                                                                                                                                               ; Wave_Generator                 ; work         ;
;    |Wave_Generator:WG_F|                                    ; 49 (49)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Wave_Generator:WG_F                                                                                                                                                                                               ; Wave_Generator                 ; work         ;
;    |Wave_Generator:WG_G|                                    ; 47 (47)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|Wave_Generator:WG_G                                                                                                                                                                                               ; Wave_Generator                 ; work         ;
;    |avconf:u0|                                              ; 96 (53)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|avconf:u0                                                                                                                                                                                                         ; avconf                         ; work         ;
;       |I2C_Controller:u0|                                   ; 43 (43)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |LaunchPad|avconf:u0|I2C_Controller:u0                                                                                                                                                                                       ; I2C_Controller                 ; work         ;
;    |test:t1|                                                ; 156 (156)           ; 73 (73)                   ; 0                 ; 1          ; 0    ; 0            ; |LaunchPad|test:t1                                                                                                                                                                                                           ; test                           ; work         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
; Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 27x27               ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |LaunchPad|avconf:u0|mSetup_ST                    ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Register name                                                                                                                                                                                                                           ; Reason for Removal                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Audio_Controller:AC|audio_in_available                                                                                                                                                                                                  ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6,7]                                                                                                                               ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6,7]                                                                                                                              ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff                                     ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff                                    ; Lost fanout                                    ;
; Audio_Controller:AC|done_adc_channel_sync                                                                                                                                                                                               ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..32]                                                                                                                                      ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff                                     ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                           ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_0_dff                               ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_1_dff                               ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_2_dff                               ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]    ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff                                      ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                            ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                    ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_0_dff                                ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_1_dff                                ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_2_dff                                ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]         ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6]  ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]     ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                    ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                           ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                       ; Lost fanout                                    ;
; Audio_Controller:AC|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                        ; Lost fanout                                    ;
; avconf:u0|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in         ;
; avconf:u0|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in         ;
; Wave_Generator:WG_CC|amp[11,12,14,17..20,25..27,29..31]                                                                                                                                                                                 ; Merged with Wave_Generator:WG_CC|amp[10]       ;
; Wave_Generator:WG_CC|amp[9,15,16,21..24,28]                                                                                                                                                                                             ; Merged with Wave_Generator:WG_CC|amp[13]       ;
; Wave_Generator:WG_CC|amp[1..7]                                                                                                                                                                                                          ; Merged with Wave_Generator:WG_CC|amp[0]        ;
; Wave_Generator:WG_B|amp[11,12,14,17..20,25..27,29..31]                                                                                                                                                                                  ; Merged with Wave_Generator:WG_B|amp[10]        ;
; Wave_Generator:WG_B|amp[9,15,16,21..24,28]                                                                                                                                                                                              ; Merged with Wave_Generator:WG_B|amp[13]        ;
; Wave_Generator:WG_B|amp[1..7]                                                                                                                                                                                                           ; Merged with Wave_Generator:WG_B|amp[0]         ;
; Wave_Generator:WG_A|amp[11,12,14,17..20,25..27,29..31]                                                                                                                                                                                  ; Merged with Wave_Generator:WG_A|amp[10]        ;
; Wave_Generator:WG_A|amp[9,15,16,21..24,28]                                                                                                                                                                                              ; Merged with Wave_Generator:WG_A|amp[13]        ;
; Wave_Generator:WG_A|amp[1..7]                                                                                                                                                                                                           ; Merged with Wave_Generator:WG_A|amp[0]         ;
; Wave_Generator:WG_G|amp[11,12,14,17..20,25..27,29..31]                                                                                                                                                                                  ; Merged with Wave_Generator:WG_G|amp[10]        ;
; Wave_Generator:WG_G|amp[9,15,16,21..24,28]                                                                                                                                                                                              ; Merged with Wave_Generator:WG_G|amp[13]        ;
; Wave_Generator:WG_G|amp[1..7]                                                                                                                                                                                                           ; Merged with Wave_Generator:WG_G|amp[0]         ;
; Wave_Generator:WG_F|amp[11,12,14,17..20,25..27,29..31]                                                                                                                                                                                  ; Merged with Wave_Generator:WG_F|amp[10]        ;
; Wave_Generator:WG_F|amp[9,15,16,21..24,28]                                                                                                                                                                                              ; Merged with Wave_Generator:WG_F|amp[13]        ;
; Wave_Generator:WG_F|amp[1..7]                                                                                                                                                                                                           ; Merged with Wave_Generator:WG_F|amp[0]         ;
; Wave_Generator:WG_E|amp[11,12,14,17..20,25..27,29..31]                                                                                                                                                                                  ; Merged with Wave_Generator:WG_E|amp[10]        ;
; Wave_Generator:WG_E|amp[9,15,16,21..24,28]                                                                                                                                                                                              ; Merged with Wave_Generator:WG_E|amp[13]        ;
; Wave_Generator:WG_E|amp[1..7]                                                                                                                                                                                                           ; Merged with Wave_Generator:WG_E|amp[0]         ;
; Wave_Generator:WG_D|amp[11,12,14,17..20,25..27,29..31]                                                                                                                                                                                  ; Merged with Wave_Generator:WG_D|amp[10]        ;
; Wave_Generator:WG_D|amp[9,15,16,21..24,28]                                                                                                                                                                                              ; Merged with Wave_Generator:WG_D|amp[13]        ;
; Wave_Generator:WG_D|amp[1..7]                                                                                                                                                                                                           ; Merged with Wave_Generator:WG_D|amp[0]         ;
; Wave_Generator:WG_C|amp[11,12,14,17..20,25..27,29..31]                                                                                                                                                                                  ; Merged with Wave_Generator:WG_C|amp[10]        ;
; Wave_Generator:WG_C|amp[9,15,16,21..24,28]                                                                                                                                                                                              ; Merged with Wave_Generator:WG_C|amp[13]        ;
; Wave_Generator:WG_C|amp[1..7]                                                                                                                                                                                                           ; Merged with Wave_Generator:WG_C|amp[0]         ;
; avconf:u0|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                   ; Merged with avconf:u0|I2C_Controller:u0|SD[18] ;
; avconf:u0|mI2C_DATA[20,21]                                                                                                                                                                                                              ; Merged with avconf:u0|mI2C_DATA[18]            ;
; Wave_Generator:WG_CC|amp[0]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in         ;
; Wave_Generator:WG_C|amp[0]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in         ;
; Wave_Generator:WG_B|amp[0]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in         ;
; Wave_Generator:WG_A|amp[0]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in         ;
; Wave_Generator:WG_G|amp[0]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in         ;
; Wave_Generator:WG_F|amp[0]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in         ;
; Wave_Generator:WG_E|amp[0]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in         ;
; Wave_Generator:WG_D|amp[0]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in         ;
; avconf:u0|mSetup_ST~9                                                                                                                                                                                                                   ; Lost fanout                                    ;
; avconf:u0|mSetup_ST~10                                                                                                                                                                                                                  ; Lost fanout                                    ;
; Total Number of Removed Registers = 358                                                                                                                                                                                                 ;                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Audio_Controller:AC|audio_in_available                                                                                                                                                              ; Lost Fanouts              ; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6],                                                                                                                              ;
;                                                                                                                                                                                                     ;                           ; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7],                                                                                                                              ;
;                                                                                                                                                                                                     ;                           ; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6],                                                                                                                             ;
;                                                                                                                                                                                                     ;                           ; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7],                                                                                                                             ;
;                                                                                                                                                                                                     ;                           ; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                     ;                           ; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6], ;
;                                                                                                                                                                                                     ;                           ; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff,                                   ;
;                                                                                                                                                                                                     ;                           ; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]   ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                      ; Lost Fanouts              ; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,                                                                                                 ;
;                                                                                                                                                                                                     ;                           ; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3],                                                                                           ;
;                                                                                                                                                                                                     ;                           ; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4],                                                                                           ;
;                                                                                                                                                                                                     ;                           ; Audio_Controller:AC|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk,                                                                                                                                                    ;
;                                                                                                                                                                                                     ;                           ; Audio_Controller:AC|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                      ;
; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff ; Lost Fanouts              ; Audio_Controller:AC|done_adc_channel_sync                                                                                                                                                                                             ;
; avconf:u0|mI2C_DATA[23]                                                                                                                                                                             ; Stuck at GND              ; avconf:u0|I2C_Controller:u0|SD[23]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                       ;
; avconf:u0|mI2C_DATA[19]                                                                                                                                                                             ; Stuck at GND              ; avconf:u0|I2C_Controller:u0|SD[19]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                       ;
; avconf:u0|mI2C_DATA[17]                                                                                                                                                                             ; Stuck at GND              ; avconf:u0|I2C_Controller:u0|SD[17]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                       ;
; avconf:u0|mI2C_DATA[16]                                                                                                                                                                             ; Stuck at GND              ; avconf:u0|I2C_Controller:u0|SD[16]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 538   ;
; Number of registers using Synchronous Clear  ; 128   ;
; Number of registers using Synchronous Load   ; 288   ;
; Number of registers using Asynchronous Clear ; 39    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 466   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; avconf:u0|I2C_Controller:u0|SCLK          ; 2       ;
; avconf:u0|I2C_Controller:u0|SD_COUNTER[5] ; 17      ;
; avconf:u0|I2C_Controller:u0|SD_COUNTER[4] ; 19      ;
; avconf:u0|I2C_Controller:u0|SD_COUNTER[3] ; 24      ;
; avconf:u0|I2C_Controller:u0|SD_COUNTER[2] ; 20      ;
; avconf:u0|I2C_Controller:u0|SD_COUNTER[1] ; 18      ;
; avconf:u0|I2C_Controller:u0|SD_COUNTER[0] ; 26      ;
; avconf:u0|I2C_Controller:u0|END           ; 5       ;
; avconf:u0|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 9    ;         ;
+-------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_CC|amp[0]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_CC|amp[10]                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_C|amp[0]                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_C|amp[13]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_B|amp[8]                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_B|amp[10]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_A|amp[8]                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_A|amp[10]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_G|amp[8]                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_G|amp[10]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_F|amp[0]                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_F|amp[10]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_E|amp[0]                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_E|amp[13]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_D|amp[8]                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_D|amp[13]                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_CC|counter[20]                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_C|counter[4]                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LaunchPad|test:t1|counter[3]                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_B|counter[11]                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_A|counter[28]                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_G|counter[25]                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_F|counter[20]                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_E|counter[20]                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LaunchPad|Wave_Generator:WG_D|counter[21]                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LaunchPad|test:t1|amp[30]                                                                               ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |LaunchPad|test:t1|amp[26]                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |LaunchPad|test:t1|c2[0]                                                                                 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |LaunchPad|avconf:u0|I2C_Controller:u0|SD_COUNTER[3]                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |LaunchPad ;
+----------------+----------------------------------+-----------------------+
; Parameter Name ; Value                            ; Type                  ;
+----------------+----------------------------------+-----------------------+
; HZ_C           ; 00000000000000101110101010000101 ; Unsigned Binary       ;
; HZ_D           ; 00000000000000101001100100011001 ; Unsigned Binary       ;
; HZ_E           ; 00000000000000100101000010000101 ; Unsigned Binary       ;
; HZ_F           ; 00000000000000100010111101000100 ; Unsigned Binary       ;
; HZ_G           ; 00000000000000011111001000111111 ; Unsigned Binary       ;
; HZ_A           ; 00000000000000011011101111100100 ; Unsigned Binary       ;
; HZ_B           ; 00000000000000011000101101110111 ; Unsigned Binary       ;
; HZ_CC          ; 00000000000000010111010101000100 ; Unsigned Binary       ;
+----------------+----------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                              ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                             ;
+------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                               ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                               ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                               ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                            ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                  ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                  ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                  ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                  ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                         ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                               ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                               ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+--------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                             ;
+-------------------------------+-------------------------------+--------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                          ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                          ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                          ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                          ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                          ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                          ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                          ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                          ;
; LOCK_HIGH                     ; 1                             ; Untyped                                          ;
; LOCK_LOW                      ; 1                             ; Untyped                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                          ;
; SKIP_VCO                      ; OFF                           ; Untyped                                          ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                          ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                          ;
; BANDWIDTH                     ; 0                             ; Untyped                                          ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                          ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                          ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                          ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                          ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                          ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                          ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                          ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                          ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                          ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                          ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                          ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                          ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                   ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                          ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                          ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                          ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                          ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                          ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                          ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                          ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                          ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                          ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                   ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                          ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                          ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                          ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                          ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                          ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                          ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                          ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                          ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                          ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                          ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                          ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                          ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                          ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                          ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                          ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                          ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                          ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                          ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                          ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                          ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                          ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                          ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                          ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                          ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                          ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                          ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                          ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                          ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                          ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                          ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                          ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                          ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                          ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                          ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                          ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                          ;
; VCO_MIN                       ; 0                             ; Untyped                                          ;
; VCO_MAX                       ; 0                             ; Untyped                                          ;
; VCO_CENTER                    ; 0                             ; Untyped                                          ;
; PFD_MIN                       ; 0                             ; Untyped                                          ;
; PFD_MAX                       ; 0                             ; Untyped                                          ;
; M_INITIAL                     ; 0                             ; Untyped                                          ;
; M                             ; 0                             ; Untyped                                          ;
; N                             ; 1                             ; Untyped                                          ;
; M2                            ; 1                             ; Untyped                                          ;
; N2                            ; 1                             ; Untyped                                          ;
; SS                            ; 1                             ; Untyped                                          ;
; C0_HIGH                       ; 0                             ; Untyped                                          ;
; C1_HIGH                       ; 0                             ; Untyped                                          ;
; C2_HIGH                       ; 0                             ; Untyped                                          ;
; C3_HIGH                       ; 0                             ; Untyped                                          ;
; C4_HIGH                       ; 0                             ; Untyped                                          ;
; C5_HIGH                       ; 0                             ; Untyped                                          ;
; C6_HIGH                       ; 0                             ; Untyped                                          ;
; C7_HIGH                       ; 0                             ; Untyped                                          ;
; C8_HIGH                       ; 0                             ; Untyped                                          ;
; C9_HIGH                       ; 0                             ; Untyped                                          ;
; C0_LOW                        ; 0                             ; Untyped                                          ;
; C1_LOW                        ; 0                             ; Untyped                                          ;
; C2_LOW                        ; 0                             ; Untyped                                          ;
; C3_LOW                        ; 0                             ; Untyped                                          ;
; C4_LOW                        ; 0                             ; Untyped                                          ;
; C5_LOW                        ; 0                             ; Untyped                                          ;
; C6_LOW                        ; 0                             ; Untyped                                          ;
; C7_LOW                        ; 0                             ; Untyped                                          ;
; C8_LOW                        ; 0                             ; Untyped                                          ;
; C9_LOW                        ; 0                             ; Untyped                                          ;
; C0_INITIAL                    ; 0                             ; Untyped                                          ;
; C1_INITIAL                    ; 0                             ; Untyped                                          ;
; C2_INITIAL                    ; 0                             ; Untyped                                          ;
; C3_INITIAL                    ; 0                             ; Untyped                                          ;
; C4_INITIAL                    ; 0                             ; Untyped                                          ;
; C5_INITIAL                    ; 0                             ; Untyped                                          ;
; C6_INITIAL                    ; 0                             ; Untyped                                          ;
; C7_INITIAL                    ; 0                             ; Untyped                                          ;
; C8_INITIAL                    ; 0                             ; Untyped                                          ;
; C9_INITIAL                    ; 0                             ; Untyped                                          ;
; C0_MODE                       ; BYPASS                        ; Untyped                                          ;
; C1_MODE                       ; BYPASS                        ; Untyped                                          ;
; C2_MODE                       ; BYPASS                        ; Untyped                                          ;
; C3_MODE                       ; BYPASS                        ; Untyped                                          ;
; C4_MODE                       ; BYPASS                        ; Untyped                                          ;
; C5_MODE                       ; BYPASS                        ; Untyped                                          ;
; C6_MODE                       ; BYPASS                        ; Untyped                                          ;
; C7_MODE                       ; BYPASS                        ; Untyped                                          ;
; C8_MODE                       ; BYPASS                        ; Untyped                                          ;
; C9_MODE                       ; BYPASS                        ; Untyped                                          ;
; C0_PH                         ; 0                             ; Untyped                                          ;
; C1_PH                         ; 0                             ; Untyped                                          ;
; C2_PH                         ; 0                             ; Untyped                                          ;
; C3_PH                         ; 0                             ; Untyped                                          ;
; C4_PH                         ; 0                             ; Untyped                                          ;
; C5_PH                         ; 0                             ; Untyped                                          ;
; C6_PH                         ; 0                             ; Untyped                                          ;
; C7_PH                         ; 0                             ; Untyped                                          ;
; C8_PH                         ; 0                             ; Untyped                                          ;
; C9_PH                         ; 0                             ; Untyped                                          ;
; L0_HIGH                       ; 1                             ; Untyped                                          ;
; L1_HIGH                       ; 1                             ; Untyped                                          ;
; G0_HIGH                       ; 1                             ; Untyped                                          ;
; G1_HIGH                       ; 1                             ; Untyped                                          ;
; G2_HIGH                       ; 1                             ; Untyped                                          ;
; G3_HIGH                       ; 1                             ; Untyped                                          ;
; E0_HIGH                       ; 1                             ; Untyped                                          ;
; E1_HIGH                       ; 1                             ; Untyped                                          ;
; E2_HIGH                       ; 1                             ; Untyped                                          ;
; E3_HIGH                       ; 1                             ; Untyped                                          ;
; L0_LOW                        ; 1                             ; Untyped                                          ;
; L1_LOW                        ; 1                             ; Untyped                                          ;
; G0_LOW                        ; 1                             ; Untyped                                          ;
; G1_LOW                        ; 1                             ; Untyped                                          ;
; G2_LOW                        ; 1                             ; Untyped                                          ;
; G3_LOW                        ; 1                             ; Untyped                                          ;
; E0_LOW                        ; 1                             ; Untyped                                          ;
; E1_LOW                        ; 1                             ; Untyped                                          ;
; E2_LOW                        ; 1                             ; Untyped                                          ;
; E3_LOW                        ; 1                             ; Untyped                                          ;
; L0_INITIAL                    ; 1                             ; Untyped                                          ;
; L1_INITIAL                    ; 1                             ; Untyped                                          ;
; G0_INITIAL                    ; 1                             ; Untyped                                          ;
; G1_INITIAL                    ; 1                             ; Untyped                                          ;
; G2_INITIAL                    ; 1                             ; Untyped                                          ;
; G3_INITIAL                    ; 1                             ; Untyped                                          ;
; E0_INITIAL                    ; 1                             ; Untyped                                          ;
; E1_INITIAL                    ; 1                             ; Untyped                                          ;
; E2_INITIAL                    ; 1                             ; Untyped                                          ;
; E3_INITIAL                    ; 1                             ; Untyped                                          ;
; L0_MODE                       ; BYPASS                        ; Untyped                                          ;
; L1_MODE                       ; BYPASS                        ; Untyped                                          ;
; G0_MODE                       ; BYPASS                        ; Untyped                                          ;
; G1_MODE                       ; BYPASS                        ; Untyped                                          ;
; G2_MODE                       ; BYPASS                        ; Untyped                                          ;
; G3_MODE                       ; BYPASS                        ; Untyped                                          ;
; E0_MODE                       ; BYPASS                        ; Untyped                                          ;
; E1_MODE                       ; BYPASS                        ; Untyped                                          ;
; E2_MODE                       ; BYPASS                        ; Untyped                                          ;
; E3_MODE                       ; BYPASS                        ; Untyped                                          ;
; L0_PH                         ; 0                             ; Untyped                                          ;
; L1_PH                         ; 0                             ; Untyped                                          ;
; G0_PH                         ; 0                             ; Untyped                                          ;
; G1_PH                         ; 0                             ; Untyped                                          ;
; G2_PH                         ; 0                             ; Untyped                                          ;
; G3_PH                         ; 0                             ; Untyped                                          ;
; E0_PH                         ; 0                             ; Untyped                                          ;
; E1_PH                         ; 0                             ; Untyped                                          ;
; E2_PH                         ; 0                             ; Untyped                                          ;
; E3_PH                         ; 0                             ; Untyped                                          ;
; M_PH                          ; 0                             ; Untyped                                          ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                          ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                          ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                          ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                          ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                          ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                          ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                          ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                          ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                          ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                          ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                          ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                          ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                          ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                          ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                          ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                          ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                          ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                          ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                          ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                          ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                          ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                          ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                          ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                          ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                          ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                          ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                          ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                          ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                          ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                          ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                          ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                          ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                          ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                          ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                          ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                          ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                          ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                          ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                          ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                          ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                          ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                          ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                          ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                          ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                          ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                          ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                          ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                          ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                          ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                          ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                          ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                          ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                          ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                          ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                          ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                          ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                          ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                          ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                          ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                          ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                          ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                   ;
+-------------------------------+-------------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: avconf:u0 ;
+-----------------+-----------+--------------------------+
; Parameter Name  ; Value     ; Type                     ;
+-----------------+-----------+--------------------------+
; USE_MIC_INPUT   ; 0         ; Unsigned Binary          ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary          ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary          ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary          ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary          ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary          ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary          ;
; AUD_POWER       ; 000000000 ; Unsigned Binary          ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary          ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary          ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary          ;
; CLK_Freq        ; 50000000  ; Signed Integer           ;
; I2C_Freq        ; 20000     ; Signed Integer           ;
; LUT_SIZE        ; 50        ; Signed Integer           ;
; SET_LIN_L       ; 0         ; Signed Integer           ;
; SET_LIN_R       ; 1         ; Signed Integer           ;
; SET_HEAD_L      ; 2         ; Signed Integer           ;
; SET_HEAD_R      ; 3         ; Signed Integer           ;
; A_PATH_CTRL     ; 4         ; Signed Integer           ;
; D_PATH_CTRL     ; 5         ; Signed Integer           ;
; POWER_ON        ; 6         ; Signed Integer           ;
; SET_FORMAT      ; 7         ; Signed Integer           ;
; SAMPLE_CTRL     ; 8         ; Signed Integer           ;
; SET_ACTIVE      ; 9         ; Signed Integer           ;
; SET_VIDEO       ; 10        ; Signed Integer           ;
+-----------------+-----------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                          ;
; Entity Instance            ; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                               ;
;     -- lpm_width           ; 32                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                         ;
; Entity Instance            ; Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                               ;
;     -- lpm_width           ; 32                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                         ;
; Entity Instance            ; Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                               ;
;     -- lpm_width           ; 32                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                         ;
; Entity Instance            ; Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                               ;
;     -- lpm_width           ; 32                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                   ;
; Entity Instance               ; Audio_Controller:AC|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Wave_Generator:WG_CC" ;
+------------+-------+----------+------------------+
; Port       ; Type  ; Severity ; Details          ;
+------------+-------+----------+------------------+
; hz[14..12] ; Input ; Info     ; Stuck at VCC     ;
; hz[31..17] ; Input ; Info     ; Stuck at GND     ;
; hz[5..3]   ; Input ; Info     ; Stuck at GND     ;
; hz[1..0]   ; Input ; Info     ; Stuck at GND     ;
; hz[16]     ; Input ; Info     ; Stuck at VCC     ;
; hz[15]     ; Input ; Info     ; Stuck at GND     ;
; hz[11]     ; Input ; Info     ; Stuck at GND     ;
; hz[10]     ; Input ; Info     ; Stuck at VCC     ;
; hz[9]      ; Input ; Info     ; Stuck at GND     ;
; hz[8]      ; Input ; Info     ; Stuck at VCC     ;
; hz[7]      ; Input ; Info     ; Stuck at GND     ;
; hz[6]      ; Input ; Info     ; Stuck at VCC     ;
; hz[2]      ; Input ; Info     ; Stuck at VCC     ;
+------------+-------+----------+------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Wave_Generator:WG_B" ;
+------------+-------+----------+-----------------+
; Port       ; Type  ; Severity ; Details         ;
+------------+-------+----------+-----------------+
; hz[16..15] ; Input ; Info     ; Stuck at VCC    ;
; hz[9..8]   ; Input ; Info     ; Stuck at VCC    ;
; hz[6..4]   ; Input ; Info     ; Stuck at VCC    ;
; hz[2..0]   ; Input ; Info     ; Stuck at VCC    ;
; hz[31..17] ; Input ; Info     ; Stuck at GND    ;
; hz[14..12] ; Input ; Info     ; Stuck at GND    ;
; hz[11]     ; Input ; Info     ; Stuck at VCC    ;
; hz[10]     ; Input ; Info     ; Stuck at GND    ;
; hz[7]      ; Input ; Info     ; Stuck at GND    ;
; hz[3]      ; Input ; Info     ; Stuck at GND    ;
+------------+-------+----------+-----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Wave_Generator:WG_A" ;
+------------+-------+----------+-----------------+
; Port       ; Type  ; Severity ; Details         ;
+------------+-------+----------+-----------------+
; hz[16..15] ; Input ; Info     ; Stuck at VCC    ;
; hz[13..11] ; Input ; Info     ; Stuck at VCC    ;
; hz[9..5]   ; Input ; Info     ; Stuck at VCC    ;
; hz[31..17] ; Input ; Info     ; Stuck at GND    ;
; hz[4..3]   ; Input ; Info     ; Stuck at GND    ;
; hz[1..0]   ; Input ; Info     ; Stuck at GND    ;
; hz[14]     ; Input ; Info     ; Stuck at GND    ;
; hz[10]     ; Input ; Info     ; Stuck at GND    ;
; hz[2]      ; Input ; Info     ; Stuck at VCC    ;
+------------+-------+----------+-----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Wave_Generator:WG_G" ;
+------------+-------+----------+-----------------+
; Port       ; Type  ; Severity ; Details         ;
+------------+-------+----------+-----------------+
; hz[16..12] ; Input ; Info     ; Stuck at VCC    ;
; hz[5..0]   ; Input ; Info     ; Stuck at VCC    ;
; hz[31..17] ; Input ; Info     ; Stuck at GND    ;
; hz[11..10] ; Input ; Info     ; Stuck at GND    ;
; hz[8..6]   ; Input ; Info     ; Stuck at GND    ;
; hz[9]      ; Input ; Info     ; Stuck at VCC    ;
+------------+-------+----------+-----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Wave_Generator:WG_F" ;
+------------+-------+----------+-----------------+
; Port       ; Type  ; Severity ; Details         ;
+------------+-------+----------+-----------------+
; hz[11..8]  ; Input ; Info     ; Stuck at VCC    ;
; hz[31..18] ; Input ; Info     ; Stuck at GND    ;
; hz[16..14] ; Input ; Info     ; Stuck at GND    ;
; hz[5..3]   ; Input ; Info     ; Stuck at GND    ;
; hz[1..0]   ; Input ; Info     ; Stuck at GND    ;
; hz[17]     ; Input ; Info     ; Stuck at VCC    ;
; hz[13]     ; Input ; Info     ; Stuck at VCC    ;
; hz[12]     ; Input ; Info     ; Stuck at GND    ;
; hz[7]      ; Input ; Info     ; Stuck at GND    ;
; hz[6]      ; Input ; Info     ; Stuck at VCC    ;
; hz[2]      ; Input ; Info     ; Stuck at VCC    ;
+------------+-------+----------+-----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Wave_Generator:WG_E" ;
+------------+-------+----------+-----------------+
; Port       ; Type  ; Severity ; Details         ;
+------------+-------+----------+-----------------+
; hz[31..18] ; Input ; Info     ; Stuck at GND    ;
; hz[16..15] ; Input ; Info     ; Stuck at GND    ;
; hz[11..8]  ; Input ; Info     ; Stuck at GND    ;
; hz[6..3]   ; Input ; Info     ; Stuck at GND    ;
; hz[17]     ; Input ; Info     ; Stuck at VCC    ;
; hz[14]     ; Input ; Info     ; Stuck at VCC    ;
; hz[13]     ; Input ; Info     ; Stuck at GND    ;
; hz[12]     ; Input ; Info     ; Stuck at VCC    ;
; hz[7]      ; Input ; Info     ; Stuck at VCC    ;
; hz[2]      ; Input ; Info     ; Stuck at VCC    ;
; hz[1]      ; Input ; Info     ; Stuck at GND    ;
; hz[0]      ; Input ; Info     ; Stuck at VCC    ;
+------------+-------+----------+-----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Wave_Generator:WG_D" ;
+------------+-------+----------+-----------------+
; Port       ; Type  ; Severity ; Details         ;
+------------+-------+----------+-----------------+
; hz[12..11] ; Input ; Info     ; Stuck at VCC    ;
; hz[4..3]   ; Input ; Info     ; Stuck at VCC    ;
; hz[31..18] ; Input ; Info     ; Stuck at GND    ;
; hz[14..13] ; Input ; Info     ; Stuck at GND    ;
; hz[10..9]  ; Input ; Info     ; Stuck at GND    ;
; hz[7..5]   ; Input ; Info     ; Stuck at GND    ;
; hz[2..1]   ; Input ; Info     ; Stuck at GND    ;
; hz[17]     ; Input ; Info     ; Stuck at VCC    ;
; hz[16]     ; Input ; Info     ; Stuck at GND    ;
; hz[15]     ; Input ; Info     ; Stuck at VCC    ;
; hz[8]      ; Input ; Info     ; Stuck at VCC    ;
; hz[0]      ; Input ; Info     ; Stuck at VCC    ;
+------------+-------+----------+-----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Wave_Generator:WG_C" ;
+------------+-------+----------+-----------------+
; Port       ; Type  ; Severity ; Details         ;
+------------+-------+----------+-----------------+
; hz[15..13] ; Input ; Info     ; Stuck at VCC    ;
; hz[31..18] ; Input ; Info     ; Stuck at GND    ;
; hz[6..3]   ; Input ; Info     ; Stuck at GND    ;
; hz[17]     ; Input ; Info     ; Stuck at VCC    ;
; hz[16]     ; Input ; Info     ; Stuck at GND    ;
; hz[12]     ; Input ; Info     ; Stuck at GND    ;
; hz[11]     ; Input ; Info     ; Stuck at VCC    ;
; hz[10]     ; Input ; Info     ; Stuck at GND    ;
; hz[9]      ; Input ; Info     ; Stuck at VCC    ;
; hz[8]      ; Input ; Info     ; Stuck at GND    ;
; hz[7]      ; Input ; Info     ; Stuck at VCC    ;
; hz[2]      ; Input ; Info     ; Stuck at VCC    ;
; hz[1]      ; Input ; Info     ; Stuck at GND    ;
; hz[0]      ; Input ; Info     ; Stuck at VCC    ;
+------------+-------+----------+-----------------+


+---------------------------------------------------+
; Port Connectivity Checks: "test:t1"               ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; mod[2095..2085] ; Input ; Info     ; Stuck at GND ;
; mod[2083..2081] ; Input ; Info     ; Stuck at GND ;
; mod[2079..2077] ; Input ; Info     ; Stuck at GND ;
; mod[2075..2065] ; Input ; Info     ; Stuck at GND ;
; mod[2063..2053] ; Input ; Info     ; Stuck at GND ;
; mod[2051..2049] ; Input ; Info     ; Stuck at GND ;
; mod[2047..2045] ; Input ; Info     ; Stuck at GND ;
; mod[2043..2033] ; Input ; Info     ; Stuck at GND ;
; mod[2031..2021] ; Input ; Info     ; Stuck at GND ;
; mod[2019..2017] ; Input ; Info     ; Stuck at GND ;
; mod[2015..2013] ; Input ; Info     ; Stuck at GND ;
; mod[2011..2001] ; Input ; Info     ; Stuck at GND ;
; mod[1999..1989] ; Input ; Info     ; Stuck at GND ;
; mod[1987..1985] ; Input ; Info     ; Stuck at GND ;
; mod[1983..1981] ; Input ; Info     ; Stuck at GND ;
; mod[1979..1973] ; Input ; Info     ; Stuck at GND ;
; mod[1971..1961] ; Input ; Info     ; Stuck at GND ;
; mod[1959..1949] ; Input ; Info     ; Stuck at GND ;
; mod[1947..1945] ; Input ; Info     ; Stuck at GND ;
; mod[1943..1941] ; Input ; Info     ; Stuck at GND ;
; mod[1939..1929] ; Input ; Info     ; Stuck at GND ;
; mod[1927..1921] ; Input ; Info     ; Stuck at GND ;
; mod[1919..1909] ; Input ; Info     ; Stuck at GND ;
; mod[1907..1905] ; Input ; Info     ; Stuck at GND ;
; mod[1903..1901] ; Input ; Info     ; Stuck at GND ;
; mod[1899..1889] ; Input ; Info     ; Stuck at GND ;
; mod[1887..1881] ; Input ; Info     ; Stuck at GND ;
; mod[1879..1869] ; Input ; Info     ; Stuck at GND ;
; mod[1867..1865] ; Input ; Info     ; Stuck at GND ;
; mod[1863..1861] ; Input ; Info     ; Stuck at GND ;
; mod[1859..1853] ; Input ; Info     ; Stuck at GND ;
; mod[1851..1841] ; Input ; Info     ; Stuck at GND ;
; mod[1839..1829] ; Input ; Info     ; Stuck at GND ;
; mod[1827..1825] ; Input ; Info     ; Stuck at GND ;
; mod[1823..1821] ; Input ; Info     ; Stuck at GND ;
; mod[1819..1817] ; Input ; Info     ; Stuck at GND ;
; mod[1815..1813] ; Input ; Info     ; Stuck at GND ;
; mod[1811..1801] ; Input ; Info     ; Stuck at GND ;
; mod[1799..1793] ; Input ; Info     ; Stuck at GND ;
; mod[1791..1781] ; Input ; Info     ; Stuck at GND ;
; mod[1779..1777] ; Input ; Info     ; Stuck at GND ;
; mod[1775..1773] ; Input ; Info     ; Stuck at GND ;
; mod[1771..1769] ; Input ; Info     ; Stuck at GND ;
; mod[1767..1765] ; Input ; Info     ; Stuck at GND ;
; mod[1763..1753] ; Input ; Info     ; Stuck at GND ;
; mod[1751..1745] ; Input ; Info     ; Stuck at GND ;
; mod[1743..1733] ; Input ; Info     ; Stuck at GND ;
; mod[1731..1729] ; Input ; Info     ; Stuck at GND ;
; mod[1727..1725] ; Input ; Info     ; Stuck at GND ;
; mod[1723..1721] ; Input ; Info     ; Stuck at GND ;
; mod[1719..1717] ; Input ; Info     ; Stuck at GND ;
; mod[1715..1705] ; Input ; Info     ; Stuck at GND ;
; mod[1703..1697] ; Input ; Info     ; Stuck at GND ;
; mod[1695..1677] ; Input ; Info     ; Stuck at GND ;
; mod[1675..1673] ; Input ; Info     ; Stuck at GND ;
; mod[1671..1669] ; Input ; Info     ; Stuck at GND ;
; mod[1667..1661] ; Input ; Info     ; Stuck at GND ;
; mod[1659..1649] ; Input ; Info     ; Stuck at GND ;
; mod[1647..1641] ; Input ; Info     ; Stuck at GND ;
; mod[1639..1629] ; Input ; Info     ; Stuck at GND ;
; mod[1627..1625] ; Input ; Info     ; Stuck at GND ;
; mod[1623..1621] ; Input ; Info     ; Stuck at GND ;
; mod[1619..1617] ; Input ; Info     ; Stuck at GND ;
; mod[1615..1613] ; Input ; Info     ; Stuck at GND ;
; mod[1611..1605] ; Input ; Info     ; Stuck at GND ;
; mod[1603..1593] ; Input ; Info     ; Stuck at GND ;
; mod[1591..1585] ; Input ; Info     ; Stuck at GND ;
; mod[1583..1565] ; Input ; Info     ; Stuck at GND ;
; mod[1563..1561] ; Input ; Info     ; Stuck at GND ;
; mod[1559..1557] ; Input ; Info     ; Stuck at GND ;
; mod[1555..1553] ; Input ; Info     ; Stuck at GND ;
; mod[1551..1549] ; Input ; Info     ; Stuck at GND ;
; mod[1547..1541] ; Input ; Info     ; Stuck at GND ;
; mod[1539..1529] ; Input ; Info     ; Stuck at GND ;
; mod[1527..1521] ; Input ; Info     ; Stuck at GND ;
; mod[1519..1501] ; Input ; Info     ; Stuck at GND ;
; mod[1499..1497] ; Input ; Info     ; Stuck at GND ;
; mod[1495..1493] ; Input ; Info     ; Stuck at GND ;
; mod[1491..1489] ; Input ; Info     ; Stuck at GND ;
; mod[1487..1485] ; Input ; Info     ; Stuck at GND ;
; mod[1483..1477] ; Input ; Info     ; Stuck at GND ;
; mod[1475..1465] ; Input ; Info     ; Stuck at GND ;
; mod[1463..1457] ; Input ; Info     ; Stuck at GND ;
; mod[1455..1429] ; Input ; Info     ; Stuck at GND ;
; mod[1427..1425] ; Input ; Info     ; Stuck at GND ;
; mod[1423..1421] ; Input ; Info     ; Stuck at GND ;
; mod[1419..1417] ; Input ; Info     ; Stuck at GND ;
; mod[1415..1413] ; Input ; Info     ; Stuck at GND ;
; mod[1411..1405] ; Input ; Info     ; Stuck at GND ;
; mod[1403..1393] ; Input ; Info     ; Stuck at GND ;
; mod[1391..1385] ; Input ; Info     ; Stuck at GND ;
; mod[1383..1377] ; Input ; Info     ; Stuck at GND ;
; mod[1375..1357] ; Input ; Info     ; Stuck at GND ;
; mod[1355..1353] ; Input ; Info     ; Stuck at GND ;
; mod[1351..1349] ; Input ; Info     ; Stuck at GND ;
; mod[1347..1345] ; Input ; Info     ; Stuck at GND ;
; mod[1343..1341] ; Input ; Info     ; Stuck at GND ;
; mod[1339..1337] ; Input ; Info     ; Stuck at GND ;
; mod[1335..1333] ; Input ; Info     ; Stuck at GND ;
; mod[1331..1325] ; Input ; Info     ; Stuck at GND ;
; mod[1323..1313] ; Input ; Info     ; Stuck at GND ;
; mod[1311..1305] ; Input ; Info     ; Stuck at GND ;
; mod[1303..1297] ; Input ; Info     ; Stuck at GND ;
; mod[1295..1269] ; Input ; Info     ; Stuck at GND ;
; mod[1267..1265] ; Input ; Info     ; Stuck at GND ;
; mod[1263..1261] ; Input ; Info     ; Stuck at GND ;
; mod[1259..1257] ; Input ; Info     ; Stuck at GND ;
; mod[1255..1253] ; Input ; Info     ; Stuck at GND ;
; mod[1251..1245] ; Input ; Info     ; Stuck at GND ;
; mod[1243..1237] ; Input ; Info     ; Stuck at GND ;
; mod[1235..1225] ; Input ; Info     ; Stuck at GND ;
; mod[1223..1217] ; Input ; Info     ; Stuck at GND ;
; mod[1215..1209] ; Input ; Info     ; Stuck at GND ;
; mod[1207..1181] ; Input ; Info     ; Stuck at GND ;
; mod[1179..1177] ; Input ; Info     ; Stuck at GND ;
; mod[1175..1173] ; Input ; Info     ; Stuck at GND ;
; mod[1171..1169] ; Input ; Info     ; Stuck at GND ;
; mod[1167..1165] ; Input ; Info     ; Stuck at GND ;
; mod[1163..1161] ; Input ; Info     ; Stuck at GND ;
; mod[1159..1157] ; Input ; Info     ; Stuck at GND ;
; mod[1155..1153] ; Input ; Info     ; Stuck at GND ;
; mod[1151..1149] ; Input ; Info     ; Stuck at GND ;
; mod[1147..1141] ; Input ; Info     ; Stuck at GND ;
; mod[1139..1133] ; Input ; Info     ; Stuck at GND ;
; mod[1131..1121] ; Input ; Info     ; Stuck at GND ;
; mod[1119..1113] ; Input ; Info     ; Stuck at GND ;
; mod[1111..1105] ; Input ; Info     ; Stuck at GND ;
; mod[1103..1069] ; Input ; Info     ; Stuck at GND ;
; mod[1067..1065] ; Input ; Info     ; Stuck at GND ;
; mod[1063..1061] ; Input ; Info     ; Stuck at GND ;
; mod[1059..1057] ; Input ; Info     ; Stuck at GND ;
; mod[1055..1053] ; Input ; Info     ; Stuck at GND ;
; mod[1051..1049] ; Input ; Info     ; Stuck at GND ;
; mod[1047..1045] ; Input ; Info     ; Stuck at GND ;
; mod[1043..1037] ; Input ; Info     ; Stuck at GND ;
; mod[1035..1029] ; Input ; Info     ; Stuck at GND ;
; mod[1027..1021] ; Input ; Info     ; Stuck at GND ;
; mod[1019..1009] ; Input ; Info     ; Stuck at GND ;
; mod[1007..1001] ; Input ; Info     ; Stuck at GND ;
; mod[999..993]   ; Input ; Info     ; Stuck at GND ;
; mod[991..985]   ; Input ; Info     ; Stuck at GND ;
; mod[983..949]   ; Input ; Info     ; Stuck at GND ;
; mod[947..945]   ; Input ; Info     ; Stuck at GND ;
; mod[943..941]   ; Input ; Info     ; Stuck at GND ;
; mod[939..937]   ; Input ; Info     ; Stuck at GND ;
; mod[935..933]   ; Input ; Info     ; Stuck at GND ;
; mod[931..929]   ; Input ; Info     ; Stuck at GND ;
; mod[927..925]   ; Input ; Info     ; Stuck at GND ;
; mod[923..921]   ; Input ; Info     ; Stuck at GND ;
; mod[919..917]   ; Input ; Info     ; Stuck at GND ;
; mod[915..909]   ; Input ; Info     ; Stuck at GND ;
; mod[907..901]   ; Input ; Info     ; Stuck at GND ;
; mod[899..893]   ; Input ; Info     ; Stuck at GND ;
; mod[891..885]   ; Input ; Info     ; Stuck at GND ;
; mod[883..873]   ; Input ; Info     ; Stuck at GND ;
; mod[871..865]   ; Input ; Info     ; Stuck at GND ;
; mod[863..857]   ; Input ; Info     ; Stuck at GND ;
; mod[855..849]   ; Input ; Info     ; Stuck at GND ;
; mod[847..841]   ; Input ; Info     ; Stuck at GND ;
; mod[839..805]   ; Input ; Info     ; Stuck at GND ;
; mod[803..801]   ; Input ; Info     ; Stuck at GND ;
; mod[799..797]   ; Input ; Info     ; Stuck at GND ;
; mod[795..793]   ; Input ; Info     ; Stuck at GND ;
; mod[791..789]   ; Input ; Info     ; Stuck at GND ;
; mod[787..785]   ; Input ; Info     ; Stuck at GND ;
; mod[783..781]   ; Input ; Info     ; Stuck at GND ;
; mod[779..777]   ; Input ; Info     ; Stuck at GND ;
; mod[775..773]   ; Input ; Info     ; Stuck at GND ;
; mod[771..769]   ; Input ; Info     ; Stuck at GND ;
; mod[767..765]   ; Input ; Info     ; Stuck at GND ;
; mod[763..761]   ; Input ; Info     ; Stuck at GND ;
; mod[759..757]   ; Input ; Info     ; Stuck at GND ;
; mod[755..749]   ; Input ; Info     ; Stuck at GND ;
; mod[747..741]   ; Input ; Info     ; Stuck at GND ;
; mod[739..733]   ; Input ; Info     ; Stuck at GND ;
; mod[731..725]   ; Input ; Info     ; Stuck at GND ;
; mod[723..713]   ; Input ; Info     ; Stuck at GND ;
; mod[711..705]   ; Input ; Info     ; Stuck at GND ;
; mod[703..697]   ; Input ; Info     ; Stuck at GND ;
; mod[695..689]   ; Input ; Info     ; Stuck at GND ;
; mod[687..681]   ; Input ; Info     ; Stuck at GND ;
; mod[679..673]   ; Input ; Info     ; Stuck at GND ;
; mod[671..621]   ; Input ; Info     ; Stuck at GND ;
; mod[619..617]   ; Input ; Info     ; Stuck at GND ;
; mod[615..613]   ; Input ; Info     ; Stuck at GND ;
; mod[611..609]   ; Input ; Info     ; Stuck at GND ;
; mod[607..605]   ; Input ; Info     ; Stuck at GND ;
; mod[603..601]   ; Input ; Info     ; Stuck at GND ;
; mod[599..597]   ; Input ; Info     ; Stuck at GND ;
; mod[595..593]   ; Input ; Info     ; Stuck at GND ;
; mod[591..589]   ; Input ; Info     ; Stuck at GND ;
; mod[587..585]   ; Input ; Info     ; Stuck at GND ;
; mod[583..581]   ; Input ; Info     ; Stuck at GND ;
; mod[579..577]   ; Input ; Info     ; Stuck at GND ;
; mod[575..573]   ; Input ; Info     ; Stuck at GND ;
; mod[571..565]   ; Input ; Info     ; Stuck at GND ;
; mod[563..557]   ; Input ; Info     ; Stuck at GND ;
; mod[555..549]   ; Input ; Info     ; Stuck at GND ;
; mod[547..541]   ; Input ; Info     ; Stuck at GND ;
; mod[539..533]   ; Input ; Info     ; Stuck at GND ;
; mod[531..525]   ; Input ; Info     ; Stuck at GND ;
; mod[523..513]   ; Input ; Info     ; Stuck at GND ;
; mod[511..505]   ; Input ; Info     ; Stuck at GND ;
; mod[503..497]   ; Input ; Info     ; Stuck at GND ;
; mod[495..489]   ; Input ; Info     ; Stuck at GND ;
; mod[487..481]   ; Input ; Info     ; Stuck at GND ;
; mod[479..473]   ; Input ; Info     ; Stuck at GND ;
; mod[471..465]   ; Input ; Info     ; Stuck at GND ;
; mod[463..457]   ; Input ; Info     ; Stuck at GND ;
; mod[455..389]   ; Input ; Info     ; Stuck at GND ;
; mod[387..385]   ; Input ; Info     ; Stuck at GND ;
; mod[383..381]   ; Input ; Info     ; Stuck at GND ;
; mod[379..377]   ; Input ; Info     ; Stuck at GND ;
; mod[375..373]   ; Input ; Info     ; Stuck at GND ;
; mod[371..369]   ; Input ; Info     ; Stuck at GND ;
; mod[367..365]   ; Input ; Info     ; Stuck at GND ;
; mod[363..361]   ; Input ; Info     ; Stuck at GND ;
; mod[359..357]   ; Input ; Info     ; Stuck at GND ;
; mod[355..353]   ; Input ; Info     ; Stuck at GND ;
; mod[351..349]   ; Input ; Info     ; Stuck at GND ;
; mod[347..345]   ; Input ; Info     ; Stuck at GND ;
; mod[343..341]   ; Input ; Info     ; Stuck at GND ;
; mod[339..337]   ; Input ; Info     ; Stuck at GND ;
; mod[335..333]   ; Input ; Info     ; Stuck at GND ;
; mod[331..329]   ; Input ; Info     ; Stuck at GND ;
; mod[327..325]   ; Input ; Info     ; Stuck at GND ;
; mod[323..317]   ; Input ; Info     ; Stuck at GND ;
; mod[315..309]   ; Input ; Info     ; Stuck at GND ;
; mod[307..301]   ; Input ; Info     ; Stuck at GND ;
; mod[299..293]   ; Input ; Info     ; Stuck at GND ;
; mod[291..285]   ; Input ; Info     ; Stuck at GND ;
; mod[283..277]   ; Input ; Info     ; Stuck at GND ;
; mod[275..269]   ; Input ; Info     ; Stuck at GND ;
; mod[267..261]   ; Input ; Info     ; Stuck at GND ;
; mod[259..253]   ; Input ; Info     ; Stuck at GND ;
; mod[251..241]   ; Input ; Info     ; Stuck at GND ;
; mod[239..233]   ; Input ; Info     ; Stuck at GND ;
; mod[231..225]   ; Input ; Info     ; Stuck at GND ;
; mod[223..217]   ; Input ; Info     ; Stuck at GND ;
; mod[215..209]   ; Input ; Info     ; Stuck at GND ;
; mod[207..201]   ; Input ; Info     ; Stuck at GND ;
; mod[199..193]   ; Input ; Info     ; Stuck at GND ;
; mod[191..185]   ; Input ; Info     ; Stuck at GND ;
; mod[183..177]   ; Input ; Info     ; Stuck at GND ;
; mod[175..169]   ; Input ; Info     ; Stuck at GND ;
; mod[167..69]    ; Input ; Info     ; Stuck at GND ;
; mod[67..65]     ; Input ; Info     ; Stuck at GND ;
; mod[63..61]     ; Input ; Info     ; Stuck at GND ;
; mod[59..57]     ; Input ; Info     ; Stuck at GND ;
; mod[55..53]     ; Input ; Info     ; Stuck at GND ;
; mod[51..49]     ; Input ; Info     ; Stuck at GND ;
; mod[47..45]     ; Input ; Info     ; Stuck at GND ;
; mod[43..41]     ; Input ; Info     ; Stuck at GND ;
; mod[39..37]     ; Input ; Info     ; Stuck at GND ;
; mod[35..33]     ; Input ; Info     ; Stuck at GND ;
; mod[31..29]     ; Input ; Info     ; Stuck at GND ;
; mod[27..25]     ; Input ; Info     ; Stuck at GND ;
; mod[23..21]     ; Input ; Info     ; Stuck at GND ;
; mod[19..17]     ; Input ; Info     ; Stuck at GND ;
; mod[15..13]     ; Input ; Info     ; Stuck at GND ;
; mod[11..9]      ; Input ; Info     ; Stuck at GND ;
; mod[7..0]       ; Input ; Info     ; Stuck at GND ;
; mod[2084]       ; Input ; Info     ; Stuck at VCC ;
; mod[2080]       ; Input ; Info     ; Stuck at VCC ;
; mod[2076]       ; Input ; Info     ; Stuck at VCC ;
; mod[2064]       ; Input ; Info     ; Stuck at VCC ;
; mod[2052]       ; Input ; Info     ; Stuck at VCC ;
; mod[2048]       ; Input ; Info     ; Stuck at VCC ;
; mod[2044]       ; Input ; Info     ; Stuck at VCC ;
; mod[2032]       ; Input ; Info     ; Stuck at VCC ;
; mod[2020]       ; Input ; Info     ; Stuck at VCC ;
; mod[2016]       ; Input ; Info     ; Stuck at VCC ;
; mod[2012]       ; Input ; Info     ; Stuck at VCC ;
; mod[2000]       ; Input ; Info     ; Stuck at VCC ;
; mod[1988]       ; Input ; Info     ; Stuck at VCC ;
; mod[1984]       ; Input ; Info     ; Stuck at VCC ;
; mod[1980]       ; Input ; Info     ; Stuck at VCC ;
; mod[1972]       ; Input ; Info     ; Stuck at VCC ;
; mod[1960]       ; Input ; Info     ; Stuck at VCC ;
; mod[1948]       ; Input ; Info     ; Stuck at VCC ;
; mod[1944]       ; Input ; Info     ; Stuck at VCC ;
; mod[1940]       ; Input ; Info     ; Stuck at VCC ;
; mod[1928]       ; Input ; Info     ; Stuck at VCC ;
; mod[1920]       ; Input ; Info     ; Stuck at VCC ;
; mod[1908]       ; Input ; Info     ; Stuck at VCC ;
; mod[1904]       ; Input ; Info     ; Stuck at VCC ;
; mod[1900]       ; Input ; Info     ; Stuck at VCC ;
; mod[1888]       ; Input ; Info     ; Stuck at VCC ;
; mod[1880]       ; Input ; Info     ; Stuck at VCC ;
; mod[1868]       ; Input ; Info     ; Stuck at VCC ;
; mod[1864]       ; Input ; Info     ; Stuck at VCC ;
; mod[1860]       ; Input ; Info     ; Stuck at VCC ;
; mod[1852]       ; Input ; Info     ; Stuck at VCC ;
; mod[1840]       ; Input ; Info     ; Stuck at VCC ;
; mod[1828]       ; Input ; Info     ; Stuck at VCC ;
; mod[1824]       ; Input ; Info     ; Stuck at VCC ;
; mod[1820]       ; Input ; Info     ; Stuck at VCC ;
; mod[1816]       ; Input ; Info     ; Stuck at VCC ;
; mod[1812]       ; Input ; Info     ; Stuck at VCC ;
; mod[1800]       ; Input ; Info     ; Stuck at VCC ;
; mod[1792]       ; Input ; Info     ; Stuck at VCC ;
; mod[1780]       ; Input ; Info     ; Stuck at VCC ;
; mod[1776]       ; Input ; Info     ; Stuck at VCC ;
; mod[1772]       ; Input ; Info     ; Stuck at VCC ;
; mod[1768]       ; Input ; Info     ; Stuck at VCC ;
; mod[1764]       ; Input ; Info     ; Stuck at VCC ;
; mod[1752]       ; Input ; Info     ; Stuck at VCC ;
; mod[1744]       ; Input ; Info     ; Stuck at VCC ;
; mod[1732]       ; Input ; Info     ; Stuck at VCC ;
; mod[1728]       ; Input ; Info     ; Stuck at VCC ;
; mod[1724]       ; Input ; Info     ; Stuck at VCC ;
; mod[1720]       ; Input ; Info     ; Stuck at VCC ;
; mod[1716]       ; Input ; Info     ; Stuck at VCC ;
; mod[1704]       ; Input ; Info     ; Stuck at VCC ;
; mod[1696]       ; Input ; Info     ; Stuck at VCC ;
; mod[1676]       ; Input ; Info     ; Stuck at VCC ;
; mod[1672]       ; Input ; Info     ; Stuck at VCC ;
; mod[1668]       ; Input ; Info     ; Stuck at VCC ;
; mod[1660]       ; Input ; Info     ; Stuck at VCC ;
; mod[1648]       ; Input ; Info     ; Stuck at VCC ;
; mod[1640]       ; Input ; Info     ; Stuck at VCC ;
; mod[1628]       ; Input ; Info     ; Stuck at VCC ;
; mod[1624]       ; Input ; Info     ; Stuck at VCC ;
; mod[1620]       ; Input ; Info     ; Stuck at VCC ;
; mod[1616]       ; Input ; Info     ; Stuck at VCC ;
; mod[1612]       ; Input ; Info     ; Stuck at VCC ;
; mod[1604]       ; Input ; Info     ; Stuck at VCC ;
; mod[1592]       ; Input ; Info     ; Stuck at VCC ;
; mod[1584]       ; Input ; Info     ; Stuck at VCC ;
; mod[1564]       ; Input ; Info     ; Stuck at VCC ;
; mod[1560]       ; Input ; Info     ; Stuck at VCC ;
; mod[1556]       ; Input ; Info     ; Stuck at VCC ;
; mod[1552]       ; Input ; Info     ; Stuck at VCC ;
; mod[1548]       ; Input ; Info     ; Stuck at VCC ;
; mod[1540]       ; Input ; Info     ; Stuck at VCC ;
; mod[1528]       ; Input ; Info     ; Stuck at VCC ;
; mod[1520]       ; Input ; Info     ; Stuck at VCC ;
; mod[1500]       ; Input ; Info     ; Stuck at VCC ;
; mod[1496]       ; Input ; Info     ; Stuck at VCC ;
; mod[1492]       ; Input ; Info     ; Stuck at VCC ;
; mod[1488]       ; Input ; Info     ; Stuck at VCC ;
; mod[1484]       ; Input ; Info     ; Stuck at VCC ;
; mod[1476]       ; Input ; Info     ; Stuck at VCC ;
; mod[1464]       ; Input ; Info     ; Stuck at VCC ;
; mod[1456]       ; Input ; Info     ; Stuck at VCC ;
; mod[1428]       ; Input ; Info     ; Stuck at VCC ;
; mod[1424]       ; Input ; Info     ; Stuck at VCC ;
; mod[1420]       ; Input ; Info     ; Stuck at VCC ;
; mod[1416]       ; Input ; Info     ; Stuck at VCC ;
; mod[1412]       ; Input ; Info     ; Stuck at VCC ;
; mod[1404]       ; Input ; Info     ; Stuck at VCC ;
; mod[1392]       ; Input ; Info     ; Stuck at VCC ;
; mod[1384]       ; Input ; Info     ; Stuck at VCC ;
; mod[1376]       ; Input ; Info     ; Stuck at VCC ;
; mod[1356]       ; Input ; Info     ; Stuck at VCC ;
; mod[1352]       ; Input ; Info     ; Stuck at VCC ;
; mod[1348]       ; Input ; Info     ; Stuck at VCC ;
; mod[1344]       ; Input ; Info     ; Stuck at VCC ;
; mod[1340]       ; Input ; Info     ; Stuck at VCC ;
; mod[1336]       ; Input ; Info     ; Stuck at VCC ;
; mod[1332]       ; Input ; Info     ; Stuck at VCC ;
; mod[1324]       ; Input ; Info     ; Stuck at VCC ;
; mod[1312]       ; Input ; Info     ; Stuck at VCC ;
; mod[1304]       ; Input ; Info     ; Stuck at VCC ;
; mod[1296]       ; Input ; Info     ; Stuck at VCC ;
; mod[1268]       ; Input ; Info     ; Stuck at VCC ;
; mod[1264]       ; Input ; Info     ; Stuck at VCC ;
; mod[1260]       ; Input ; Info     ; Stuck at VCC ;
; mod[1256]       ; Input ; Info     ; Stuck at VCC ;
; mod[1252]       ; Input ; Info     ; Stuck at VCC ;
; mod[1244]       ; Input ; Info     ; Stuck at VCC ;
; mod[1236]       ; Input ; Info     ; Stuck at VCC ;
; mod[1224]       ; Input ; Info     ; Stuck at VCC ;
; mod[1216]       ; Input ; Info     ; Stuck at VCC ;
; mod[1208]       ; Input ; Info     ; Stuck at VCC ;
; mod[1180]       ; Input ; Info     ; Stuck at VCC ;
; mod[1176]       ; Input ; Info     ; Stuck at VCC ;
; mod[1172]       ; Input ; Info     ; Stuck at VCC ;
; mod[1168]       ; Input ; Info     ; Stuck at VCC ;
; mod[1164]       ; Input ; Info     ; Stuck at VCC ;
; mod[1160]       ; Input ; Info     ; Stuck at VCC ;
; mod[1156]       ; Input ; Info     ; Stuck at VCC ;
; mod[1152]       ; Input ; Info     ; Stuck at VCC ;
; mod[1148]       ; Input ; Info     ; Stuck at VCC ;
; mod[1140]       ; Input ; Info     ; Stuck at VCC ;
; mod[1132]       ; Input ; Info     ; Stuck at VCC ;
; mod[1120]       ; Input ; Info     ; Stuck at VCC ;
; mod[1112]       ; Input ; Info     ; Stuck at VCC ;
; mod[1104]       ; Input ; Info     ; Stuck at VCC ;
; mod[1068]       ; Input ; Info     ; Stuck at VCC ;
; mod[1064]       ; Input ; Info     ; Stuck at VCC ;
; mod[1060]       ; Input ; Info     ; Stuck at VCC ;
; mod[1056]       ; Input ; Info     ; Stuck at VCC ;
; mod[1052]       ; Input ; Info     ; Stuck at VCC ;
; mod[1048]       ; Input ; Info     ; Stuck at VCC ;
; mod[1044]       ; Input ; Info     ; Stuck at VCC ;
; mod[1036]       ; Input ; Info     ; Stuck at VCC ;
; mod[1028]       ; Input ; Info     ; Stuck at VCC ;
; mod[1020]       ; Input ; Info     ; Stuck at VCC ;
; mod[1008]       ; Input ; Info     ; Stuck at VCC ;
; mod[1000]       ; Input ; Info     ; Stuck at VCC ;
; mod[992]        ; Input ; Info     ; Stuck at VCC ;
; mod[984]        ; Input ; Info     ; Stuck at VCC ;
; mod[948]        ; Input ; Info     ; Stuck at VCC ;
; mod[944]        ; Input ; Info     ; Stuck at VCC ;
; mod[940]        ; Input ; Info     ; Stuck at VCC ;
; mod[936]        ; Input ; Info     ; Stuck at VCC ;
; mod[932]        ; Input ; Info     ; Stuck at VCC ;
; mod[928]        ; Input ; Info     ; Stuck at VCC ;
; mod[924]        ; Input ; Info     ; Stuck at VCC ;
; mod[920]        ; Input ; Info     ; Stuck at VCC ;
; mod[916]        ; Input ; Info     ; Stuck at VCC ;
; mod[908]        ; Input ; Info     ; Stuck at VCC ;
; mod[900]        ; Input ; Info     ; Stuck at VCC ;
; mod[892]        ; Input ; Info     ; Stuck at VCC ;
; mod[884]        ; Input ; Info     ; Stuck at VCC ;
; mod[872]        ; Input ; Info     ; Stuck at VCC ;
; mod[864]        ; Input ; Info     ; Stuck at VCC ;
; mod[856]        ; Input ; Info     ; Stuck at VCC ;
; mod[848]        ; Input ; Info     ; Stuck at VCC ;
; mod[840]        ; Input ; Info     ; Stuck at VCC ;
; mod[804]        ; Input ; Info     ; Stuck at VCC ;
; mod[800]        ; Input ; Info     ; Stuck at VCC ;
; mod[796]        ; Input ; Info     ; Stuck at VCC ;
; mod[792]        ; Input ; Info     ; Stuck at VCC ;
; mod[788]        ; Input ; Info     ; Stuck at VCC ;
; mod[784]        ; Input ; Info     ; Stuck at VCC ;
; mod[780]        ; Input ; Info     ; Stuck at VCC ;
; mod[776]        ; Input ; Info     ; Stuck at VCC ;
; mod[772]        ; Input ; Info     ; Stuck at VCC ;
; mod[768]        ; Input ; Info     ; Stuck at VCC ;
; mod[764]        ; Input ; Info     ; Stuck at VCC ;
; mod[760]        ; Input ; Info     ; Stuck at VCC ;
; mod[756]        ; Input ; Info     ; Stuck at VCC ;
; mod[748]        ; Input ; Info     ; Stuck at VCC ;
; mod[740]        ; Input ; Info     ; Stuck at VCC ;
; mod[732]        ; Input ; Info     ; Stuck at VCC ;
; mod[724]        ; Input ; Info     ; Stuck at VCC ;
; mod[712]        ; Input ; Info     ; Stuck at VCC ;
; mod[704]        ; Input ; Info     ; Stuck at VCC ;
; mod[696]        ; Input ; Info     ; Stuck at VCC ;
; mod[688]        ; Input ; Info     ; Stuck at VCC ;
; mod[680]        ; Input ; Info     ; Stuck at VCC ;
; mod[672]        ; Input ; Info     ; Stuck at VCC ;
; mod[620]        ; Input ; Info     ; Stuck at VCC ;
; mod[616]        ; Input ; Info     ; Stuck at VCC ;
; mod[612]        ; Input ; Info     ; Stuck at VCC ;
; mod[608]        ; Input ; Info     ; Stuck at VCC ;
; mod[604]        ; Input ; Info     ; Stuck at VCC ;
; mod[600]        ; Input ; Info     ; Stuck at VCC ;
; mod[596]        ; Input ; Info     ; Stuck at VCC ;
; mod[592]        ; Input ; Info     ; Stuck at VCC ;
; mod[588]        ; Input ; Info     ; Stuck at VCC ;
; mod[584]        ; Input ; Info     ; Stuck at VCC ;
; mod[580]        ; Input ; Info     ; Stuck at VCC ;
; mod[576]        ; Input ; Info     ; Stuck at VCC ;
; mod[572]        ; Input ; Info     ; Stuck at VCC ;
; mod[564]        ; Input ; Info     ; Stuck at VCC ;
; mod[556]        ; Input ; Info     ; Stuck at VCC ;
; mod[548]        ; Input ; Info     ; Stuck at VCC ;
; mod[540]        ; Input ; Info     ; Stuck at VCC ;
; mod[532]        ; Input ; Info     ; Stuck at VCC ;
; mod[524]        ; Input ; Info     ; Stuck at VCC ;
; mod[512]        ; Input ; Info     ; Stuck at VCC ;
; mod[504]        ; Input ; Info     ; Stuck at VCC ;
; mod[496]        ; Input ; Info     ; Stuck at VCC ;
; mod[488]        ; Input ; Info     ; Stuck at VCC ;
; mod[480]        ; Input ; Info     ; Stuck at VCC ;
; mod[472]        ; Input ; Info     ; Stuck at VCC ;
; mod[464]        ; Input ; Info     ; Stuck at VCC ;
; mod[456]        ; Input ; Info     ; Stuck at VCC ;
; mod[388]        ; Input ; Info     ; Stuck at VCC ;
; mod[384]        ; Input ; Info     ; Stuck at VCC ;
; mod[380]        ; Input ; Info     ; Stuck at VCC ;
; mod[376]        ; Input ; Info     ; Stuck at VCC ;
; mod[372]        ; Input ; Info     ; Stuck at VCC ;
; mod[368]        ; Input ; Info     ; Stuck at VCC ;
; mod[364]        ; Input ; Info     ; Stuck at VCC ;
; mod[360]        ; Input ; Info     ; Stuck at VCC ;
; mod[356]        ; Input ; Info     ; Stuck at VCC ;
; mod[352]        ; Input ; Info     ; Stuck at VCC ;
; mod[348]        ; Input ; Info     ; Stuck at VCC ;
; mod[344]        ; Input ; Info     ; Stuck at VCC ;
; mod[340]        ; Input ; Info     ; Stuck at VCC ;
; mod[336]        ; Input ; Info     ; Stuck at VCC ;
; mod[332]        ; Input ; Info     ; Stuck at VCC ;
; mod[328]        ; Input ; Info     ; Stuck at VCC ;
; mod[324]        ; Input ; Info     ; Stuck at VCC ;
; mod[316]        ; Input ; Info     ; Stuck at VCC ;
; mod[308]        ; Input ; Info     ; Stuck at VCC ;
; mod[300]        ; Input ; Info     ; Stuck at VCC ;
; mod[292]        ; Input ; Info     ; Stuck at VCC ;
; mod[284]        ; Input ; Info     ; Stuck at VCC ;
; mod[276]        ; Input ; Info     ; Stuck at VCC ;
; mod[268]        ; Input ; Info     ; Stuck at VCC ;
; mod[260]        ; Input ; Info     ; Stuck at VCC ;
; mod[252]        ; Input ; Info     ; Stuck at VCC ;
; mod[240]        ; Input ; Info     ; Stuck at VCC ;
; mod[232]        ; Input ; Info     ; Stuck at VCC ;
; mod[224]        ; Input ; Info     ; Stuck at VCC ;
; mod[216]        ; Input ; Info     ; Stuck at VCC ;
; mod[208]        ; Input ; Info     ; Stuck at VCC ;
; mod[200]        ; Input ; Info     ; Stuck at VCC ;
; mod[192]        ; Input ; Info     ; Stuck at VCC ;
; mod[184]        ; Input ; Info     ; Stuck at VCC ;
; mod[176]        ; Input ; Info     ; Stuck at VCC ;
; mod[168]        ; Input ; Info     ; Stuck at VCC ;
; mod[68]         ; Input ; Info     ; Stuck at VCC ;
; mod[64]         ; Input ; Info     ; Stuck at VCC ;
; mod[60]         ; Input ; Info     ; Stuck at VCC ;
; mod[56]         ; Input ; Info     ; Stuck at VCC ;
; mod[52]         ; Input ; Info     ; Stuck at VCC ;
; mod[48]         ; Input ; Info     ; Stuck at VCC ;
; mod[44]         ; Input ; Info     ; Stuck at VCC ;
; mod[40]         ; Input ; Info     ; Stuck at VCC ;
; mod[36]         ; Input ; Info     ; Stuck at VCC ;
; mod[32]         ; Input ; Info     ; Stuck at VCC ;
; mod[28]         ; Input ; Info     ; Stuck at VCC ;
; mod[24]         ; Input ; Info     ; Stuck at VCC ;
; mod[20]         ; Input ; Info     ; Stuck at VCC ;
; mod[16]         ; Input ; Info     ; Stuck at VCC ;
; mod[12]         ; Input ; Info     ; Stuck at VCC ;
; mod[8]          ; Input ; Info     ; Stuck at VCC ;
; hz[15..13]      ; Input ; Info     ; Stuck at VCC ;
; hz[6..3]        ; Input ; Info     ; Stuck at VCC ;
; hz[31..18]      ; Input ; Info     ; Stuck at GND ;
; hz[10..9]       ; Input ; Info     ; Stuck at GND ;
; hz[2..0]        ; Input ; Info     ; Stuck at GND ;
; hz[17]          ; Input ; Info     ; Stuck at VCC ;
; hz[16]          ; Input ; Info     ; Stuck at GND ;
; hz[12]          ; Input ; Info     ; Stuck at GND ;
; hz[11]          ; Input ; Info     ; Stuck at VCC ;
; hz[8]           ; Input ; Info     ; Stuck at VCC ;
; hz[7]           ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avconf:u0|I2C_Controller:u0"                                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:AC|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+--------------------------------------------+
; Port   ; Type   ; Severity ; Details                                    ;
+--------+--------+----------+--------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                     ;
; locked ; Output ; Info     ; Explicitly unconnected                     ;
+--------+--------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                                            ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                                       ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:AC"                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_audio_in_memory  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; read_audio_in          ; Input  ; Info     ; Explicitly unconnected                                                              ;
; AUD_ADCDAT             ; Input  ; Info     ; Explicitly unconnected                                                              ;
; left_channel_audio_in  ; Output ; Info     ; Explicitly unconnected                                                              ;
; right_channel_audio_in ; Output ; Info     ; Explicitly unconnected                                                              ;
; audio_in_available     ; Output ; Info     ; Explicitly unconnected                                                              ;
; audio_out_allowed      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 538                         ;
;     CLR               ; 19                          ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 64                          ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 110                         ;
;     ENA SLD           ; 288                         ;
;     SCLR              ; 2                           ;
;     plain             ; 35                          ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 969                         ;
;     arith             ; 471                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 383                         ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 24                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 472                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 68                          ;
;         4 data inputs ; 99                          ;
;         5 data inputs ; 128                         ;
;         6 data inputs ; 119                         ;
;     shared            ; 24                          ;
;         3 data inputs ; 24                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 22                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 10.40                       ;
; Average LUT depth     ; 4.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 20 06:59:19 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LaunchPad -c LaunchPad
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file avconf/avconf.v
    Info (12023): Found entity 1: avconf File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 3 design units, including 3 entities, in source file launchpad.v
    Info (12023): Found entity 1: LaunchPad File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v Line: 1
    Info (12023): Found entity 2: Wave_Generator File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v Line: 174
    Info (12023): Found entity 3: test File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v Line: 213
Info (12021): Found 1 design units, including 1 entities, in source file test_ram.v
    Info (12023): Found entity 1: test_ram File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test_ram.v Line: 39
Info (12127): Elaborating entity "LaunchPad" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at test2.mem(1): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 1
Warning (10230): Verilog HDL assignment warning at test2.mem(2): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 2
Warning (10230): Verilog HDL assignment warning at test2.mem(3): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 3
Warning (10230): Verilog HDL assignment warning at test2.mem(4): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 4
Warning (10230): Verilog HDL assignment warning at test2.mem(5): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 5
Warning (10230): Verilog HDL assignment warning at test2.mem(6): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 6
Warning (10230): Verilog HDL assignment warning at test2.mem(7): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 7
Warning (10230): Verilog HDL assignment warning at test2.mem(8): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 8
Warning (10230): Verilog HDL assignment warning at test2.mem(9): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 9
Warning (10230): Verilog HDL assignment warning at test2.mem(10): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 10
Warning (10230): Verilog HDL assignment warning at test2.mem(11): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 11
Warning (10230): Verilog HDL assignment warning at test2.mem(12): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 12
Warning (10230): Verilog HDL assignment warning at test2.mem(13): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 13
Warning (10230): Verilog HDL assignment warning at test2.mem(14): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 14
Warning (10230): Verilog HDL assignment warning at test2.mem(15): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 15
Warning (10230): Verilog HDL assignment warning at test2.mem(16): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 16
Warning (10230): Verilog HDL assignment warning at test2.mem(17): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 17
Warning (10230): Verilog HDL assignment warning at test2.mem(18): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 18
Warning (10230): Verilog HDL assignment warning at test2.mem(19): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 19
Warning (10230): Verilog HDL assignment warning at test2.mem(20): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 20
Warning (10230): Verilog HDL assignment warning at test2.mem(21): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 21
Warning (10230): Verilog HDL assignment warning at test2.mem(22): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 22
Warning (10230): Verilog HDL assignment warning at test2.mem(23): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 23
Warning (10230): Verilog HDL assignment warning at test2.mem(24): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 24
Warning (10230): Verilog HDL assignment warning at test2.mem(25): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 25
Warning (10230): Verilog HDL assignment warning at test2.mem(26): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 26
Warning (10230): Verilog HDL assignment warning at test2.mem(27): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 27
Warning (10230): Verilog HDL assignment warning at test2.mem(28): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 28
Warning (10230): Verilog HDL assignment warning at test2.mem(29): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 29
Warning (10230): Verilog HDL assignment warning at test2.mem(30): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 30
Warning (10230): Verilog HDL assignment warning at test2.mem(31): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 31
Warning (10230): Verilog HDL assignment warning at test2.mem(32): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 32
Warning (10230): Verilog HDL assignment warning at test2.mem(33): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 33
Warning (10230): Verilog HDL assignment warning at test2.mem(34): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 34
Warning (10230): Verilog HDL assignment warning at test2.mem(35): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 35
Warning (10230): Verilog HDL assignment warning at test2.mem(36): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 36
Warning (10230): Verilog HDL assignment warning at test2.mem(37): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 37
Warning (10230): Verilog HDL assignment warning at test2.mem(38): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 38
Warning (10230): Verilog HDL assignment warning at test2.mem(39): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 39
Warning (10230): Verilog HDL assignment warning at test2.mem(40): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 40
Warning (10230): Verilog HDL assignment warning at test2.mem(41): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 41
Warning (10230): Verilog HDL assignment warning at test2.mem(42): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 42
Warning (10230): Verilog HDL assignment warning at test2.mem(43): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 43
Warning (10230): Verilog HDL assignment warning at test2.mem(44): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 44
Warning (10230): Verilog HDL assignment warning at test2.mem(45): truncated value with size 28 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 45
Warning (10230): Verilog HDL assignment warning at test2.mem(46): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 46
Warning (10230): Verilog HDL assignment warning at test2.mem(47): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 47
Warning (10230): Verilog HDL assignment warning at test2.mem(48): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 48
Warning (10230): Verilog HDL assignment warning at test2.mem(49): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 49
Warning (10230): Verilog HDL assignment warning at test2.mem(50): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 50
Warning (10230): Verilog HDL assignment warning at test2.mem(51): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 51
Warning (10230): Verilog HDL assignment warning at test2.mem(52): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 52
Warning (10230): Verilog HDL assignment warning at test2.mem(53): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 53
Warning (10230): Verilog HDL assignment warning at test2.mem(54): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 54
Warning (10230): Verilog HDL assignment warning at test2.mem(55): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 55
Warning (10230): Verilog HDL assignment warning at test2.mem(56): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 56
Warning (10230): Verilog HDL assignment warning at test2.mem(57): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 57
Warning (10230): Verilog HDL assignment warning at test2.mem(58): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 58
Warning (10230): Verilog HDL assignment warning at test2.mem(59): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 59
Warning (10230): Verilog HDL assignment warning at test2.mem(60): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 60
Warning (10230): Verilog HDL assignment warning at test2.mem(61): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 61
Warning (10230): Verilog HDL assignment warning at test2.mem(62): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 62
Warning (10230): Verilog HDL assignment warning at test2.mem(63): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 63
Warning (10230): Verilog HDL assignment warning at test2.mem(64): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 64
Warning (10230): Verilog HDL assignment warning at test2.mem(65): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 65
Warning (10230): Verilog HDL assignment warning at test2.mem(66): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 66
Warning (10230): Verilog HDL assignment warning at test2.mem(67): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 67
Warning (10230): Verilog HDL assignment warning at test2.mem(68): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 68
Warning (10230): Verilog HDL assignment warning at test2.mem(69): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 69
Warning (10230): Verilog HDL assignment warning at test2.mem(70): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 70
Warning (10230): Verilog HDL assignment warning at test2.mem(71): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 71
Warning (10230): Verilog HDL assignment warning at test2.mem(72): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 72
Warning (10230): Verilog HDL assignment warning at test2.mem(73): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 73
Warning (10230): Verilog HDL assignment warning at test2.mem(74): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 74
Warning (10230): Verilog HDL assignment warning at test2.mem(75): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 75
Warning (10230): Verilog HDL assignment warning at test2.mem(76): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 76
Warning (10230): Verilog HDL assignment warning at test2.mem(77): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 77
Warning (10230): Verilog HDL assignment warning at test2.mem(78): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 78
Warning (10230): Verilog HDL assignment warning at test2.mem(79): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 79
Warning (10230): Verilog HDL assignment warning at test2.mem(80): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 80
Warning (10230): Verilog HDL assignment warning at test2.mem(81): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 81
Warning (10230): Verilog HDL assignment warning at test2.mem(82): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 82
Warning (10230): Verilog HDL assignment warning at test2.mem(83): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 83
Warning (10230): Verilog HDL assignment warning at test2.mem(84): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 84
Warning (10230): Verilog HDL assignment warning at test2.mem(85): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 85
Warning (10230): Verilog HDL assignment warning at test2.mem(86): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 86
Warning (10230): Verilog HDL assignment warning at test2.mem(87): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 87
Warning (10230): Verilog HDL assignment warning at test2.mem(88): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 88
Warning (10230): Verilog HDL assignment warning at test2.mem(89): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 89
Warning (10230): Verilog HDL assignment warning at test2.mem(90): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 90
Warning (10230): Verilog HDL assignment warning at test2.mem(91): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 91
Warning (10230): Verilog HDL assignment warning at test2.mem(92): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 92
Warning (10230): Verilog HDL assignment warning at test2.mem(93): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 93
Warning (10230): Verilog HDL assignment warning at test2.mem(94): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 94
Warning (10230): Verilog HDL assignment warning at test2.mem(95): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 95
Warning (10230): Verilog HDL assignment warning at test2.mem(96): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 96
Warning (10230): Verilog HDL assignment warning at test2.mem(97): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 97
Warning (10230): Verilog HDL assignment warning at test2.mem(98): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 98
Warning (10230): Verilog HDL assignment warning at test2.mem(99): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 99
Warning (10230): Verilog HDL assignment warning at test2.mem(100): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 100
Warning (10230): Verilog HDL assignment warning at test2.mem(101): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 101
Warning (10230): Verilog HDL assignment warning at test2.mem(102): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 102
Warning (10230): Verilog HDL assignment warning at test2.mem(103): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 103
Warning (10230): Verilog HDL assignment warning at test2.mem(104): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 104
Warning (10230): Verilog HDL assignment warning at test2.mem(105): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 105
Warning (10230): Verilog HDL assignment warning at test2.mem(106): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 106
Warning (10230): Verilog HDL assignment warning at test2.mem(107): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 107
Warning (10230): Verilog HDL assignment warning at test2.mem(108): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 108
Warning (10230): Verilog HDL assignment warning at test2.mem(109): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 109
Warning (10230): Verilog HDL assignment warning at test2.mem(110): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 110
Warning (10230): Verilog HDL assignment warning at test2.mem(111): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 111
Warning (10230): Verilog HDL assignment warning at test2.mem(112): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 112
Warning (10230): Verilog HDL assignment warning at test2.mem(113): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 113
Warning (10230): Verilog HDL assignment warning at test2.mem(114): truncated value with size 24 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 114
Warning (10230): Verilog HDL assignment warning at test2.mem(115): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 115
Warning (10230): Verilog HDL assignment warning at test2.mem(116): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 116
Warning (10230): Verilog HDL assignment warning at test2.mem(117): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 117
Warning (10230): Verilog HDL assignment warning at test2.mem(118): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 118
Warning (10230): Verilog HDL assignment warning at test2.mem(119): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 119
Warning (10230): Verilog HDL assignment warning at test2.mem(120): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 120
Warning (10230): Verilog HDL assignment warning at test2.mem(121): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 121
Warning (10230): Verilog HDL assignment warning at test2.mem(122): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 122
Warning (10230): Verilog HDL assignment warning at test2.mem(123): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 123
Warning (10230): Verilog HDL assignment warning at test2.mem(124): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 124
Warning (10230): Verilog HDL assignment warning at test2.mem(125): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 125
Warning (10230): Verilog HDL assignment warning at test2.mem(126): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 126
Warning (10230): Verilog HDL assignment warning at test2.mem(127): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 127
Warning (10230): Verilog HDL assignment warning at test2.mem(128): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 128
Warning (10230): Verilog HDL assignment warning at test2.mem(129): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 129
Warning (10230): Verilog HDL assignment warning at test2.mem(130): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 130
Warning (10230): Verilog HDL assignment warning at test2.mem(131): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 131
Warning (10230): Verilog HDL assignment warning at test2.mem(132): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 132
Warning (10230): Verilog HDL assignment warning at test2.mem(133): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 133
Warning (10230): Verilog HDL assignment warning at test2.mem(134): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 134
Warning (10230): Verilog HDL assignment warning at test2.mem(135): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 135
Warning (10230): Verilog HDL assignment warning at test2.mem(136): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 136
Warning (10230): Verilog HDL assignment warning at test2.mem(137): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 137
Warning (10230): Verilog HDL assignment warning at test2.mem(138): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 138
Warning (10230): Verilog HDL assignment warning at test2.mem(139): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 139
Warning (10230): Verilog HDL assignment warning at test2.mem(140): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 140
Warning (10230): Verilog HDL assignment warning at test2.mem(141): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 141
Warning (10230): Verilog HDL assignment warning at test2.mem(142): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 142
Warning (10230): Verilog HDL assignment warning at test2.mem(143): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 143
Warning (10230): Verilog HDL assignment warning at test2.mem(144): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 144
Warning (10230): Verilog HDL assignment warning at test2.mem(145): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 145
Warning (10230): Verilog HDL assignment warning at test2.mem(146): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 146
Warning (10230): Verilog HDL assignment warning at test2.mem(147): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 147
Warning (10230): Verilog HDL assignment warning at test2.mem(148): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 148
Warning (10230): Verilog HDL assignment warning at test2.mem(149): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 149
Warning (10230): Verilog HDL assignment warning at test2.mem(150): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 150
Warning (10230): Verilog HDL assignment warning at test2.mem(151): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 151
Warning (10230): Verilog HDL assignment warning at test2.mem(152): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 152
Warning (10230): Verilog HDL assignment warning at test2.mem(153): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 153
Warning (10230): Verilog HDL assignment warning at test2.mem(154): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 154
Warning (10230): Verilog HDL assignment warning at test2.mem(155): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 155
Warning (10230): Verilog HDL assignment warning at test2.mem(156): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 156
Warning (10230): Verilog HDL assignment warning at test2.mem(157): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 157
Warning (10230): Verilog HDL assignment warning at test2.mem(158): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 158
Warning (10230): Verilog HDL assignment warning at test2.mem(159): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 159
Warning (10230): Verilog HDL assignment warning at test2.mem(160): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 160
Warning (10230): Verilog HDL assignment warning at test2.mem(161): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 161
Warning (10230): Verilog HDL assignment warning at test2.mem(162): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 162
Warning (10230): Verilog HDL assignment warning at test2.mem(163): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 163
Warning (10230): Verilog HDL assignment warning at test2.mem(164): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 164
Warning (10230): Verilog HDL assignment warning at test2.mem(165): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 165
Warning (10230): Verilog HDL assignment warning at test2.mem(166): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 166
Warning (10230): Verilog HDL assignment warning at test2.mem(167): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 167
Warning (10230): Verilog HDL assignment warning at test2.mem(168): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 168
Warning (10230): Verilog HDL assignment warning at test2.mem(169): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 169
Warning (10230): Verilog HDL assignment warning at test2.mem(170): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 170
Warning (10230): Verilog HDL assignment warning at test2.mem(171): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 171
Warning (10230): Verilog HDL assignment warning at test2.mem(172): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 172
Warning (10230): Verilog HDL assignment warning at test2.mem(173): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 173
Warning (10230): Verilog HDL assignment warning at test2.mem(174): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 174
Warning (10230): Verilog HDL assignment warning at test2.mem(175): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 175
Warning (10230): Verilog HDL assignment warning at test2.mem(176): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 176
Warning (10230): Verilog HDL assignment warning at test2.mem(177): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 177
Warning (10230): Verilog HDL assignment warning at test2.mem(178): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 178
Warning (10230): Verilog HDL assignment warning at test2.mem(179): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 179
Warning (10230): Verilog HDL assignment warning at test2.mem(180): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 180
Warning (10230): Verilog HDL assignment warning at test2.mem(181): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 181
Warning (10230): Verilog HDL assignment warning at test2.mem(182): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 182
Warning (10230): Verilog HDL assignment warning at test2.mem(183): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 183
Warning (10230): Verilog HDL assignment warning at test2.mem(184): truncated value with size 20 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 184
Warning (10230): Verilog HDL assignment warning at test2.mem(185): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 185
Warning (10230): Verilog HDL assignment warning at test2.mem(186): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 186
Warning (10230): Verilog HDL assignment warning at test2.mem(187): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 187
Warning (10230): Verilog HDL assignment warning at test2.mem(188): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 188
Warning (10230): Verilog HDL assignment warning at test2.mem(189): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 189
Warning (10230): Verilog HDL assignment warning at test2.mem(190): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 190
Warning (10230): Verilog HDL assignment warning at test2.mem(191): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 191
Warning (10230): Verilog HDL assignment warning at test2.mem(192): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 192
Warning (10230): Verilog HDL assignment warning at test2.mem(193): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 193
Warning (10230): Verilog HDL assignment warning at test2.mem(194): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 194
Warning (10230): Verilog HDL assignment warning at test2.mem(195): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 195
Warning (10230): Verilog HDL assignment warning at test2.mem(196): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 196
Warning (10230): Verilog HDL assignment warning at test2.mem(197): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 197
Warning (10230): Verilog HDL assignment warning at test2.mem(198): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 198
Warning (10230): Verilog HDL assignment warning at test2.mem(199): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 199
Warning (10230): Verilog HDL assignment warning at test2.mem(200): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 200
Warning (10230): Verilog HDL assignment warning at test2.mem(201): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 201
Warning (10230): Verilog HDL assignment warning at test2.mem(202): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 202
Warning (10230): Verilog HDL assignment warning at test2.mem(203): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 203
Warning (10230): Verilog HDL assignment warning at test2.mem(204): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 204
Warning (10230): Verilog HDL assignment warning at test2.mem(205): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 205
Warning (10230): Verilog HDL assignment warning at test2.mem(206): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 206
Warning (10230): Verilog HDL assignment warning at test2.mem(207): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 207
Warning (10230): Verilog HDL assignment warning at test2.mem(208): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 208
Warning (10230): Verilog HDL assignment warning at test2.mem(209): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 209
Warning (10230): Verilog HDL assignment warning at test2.mem(210): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 210
Warning (10230): Verilog HDL assignment warning at test2.mem(211): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 211
Warning (10230): Verilog HDL assignment warning at test2.mem(212): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 212
Warning (10230): Verilog HDL assignment warning at test2.mem(213): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 213
Warning (10230): Verilog HDL assignment warning at test2.mem(214): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 214
Warning (10230): Verilog HDL assignment warning at test2.mem(215): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 215
Warning (10230): Verilog HDL assignment warning at test2.mem(216): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 216
Warning (10230): Verilog HDL assignment warning at test2.mem(217): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 217
Warning (10230): Verilog HDL assignment warning at test2.mem(218): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 218
Warning (10230): Verilog HDL assignment warning at test2.mem(219): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 219
Warning (10230): Verilog HDL assignment warning at test2.mem(220): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 220
Warning (10230): Verilog HDL assignment warning at test2.mem(221): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 221
Warning (10230): Verilog HDL assignment warning at test2.mem(222): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 222
Warning (10230): Verilog HDL assignment warning at test2.mem(223): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 223
Warning (10230): Verilog HDL assignment warning at test2.mem(224): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 224
Warning (10230): Verilog HDL assignment warning at test2.mem(225): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 225
Warning (10230): Verilog HDL assignment warning at test2.mem(226): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 226
Warning (10230): Verilog HDL assignment warning at test2.mem(227): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 227
Warning (10230): Verilog HDL assignment warning at test2.mem(228): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 228
Warning (10230): Verilog HDL assignment warning at test2.mem(229): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 229
Warning (10230): Verilog HDL assignment warning at test2.mem(230): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 230
Warning (10230): Verilog HDL assignment warning at test2.mem(231): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 231
Warning (10230): Verilog HDL assignment warning at test2.mem(232): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 232
Warning (10230): Verilog HDL assignment warning at test2.mem(233): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 233
Warning (10230): Verilog HDL assignment warning at test2.mem(234): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 234
Warning (10230): Verilog HDL assignment warning at test2.mem(235): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 235
Warning (10230): Verilog HDL assignment warning at test2.mem(236): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 236
Warning (10230): Verilog HDL assignment warning at test2.mem(237): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 237
Warning (10230): Verilog HDL assignment warning at test2.mem(238): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 238
Warning (10230): Verilog HDL assignment warning at test2.mem(239): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 239
Warning (10230): Verilog HDL assignment warning at test2.mem(240): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 240
Warning (10230): Verilog HDL assignment warning at test2.mem(241): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 241
Warning (10230): Verilog HDL assignment warning at test2.mem(242): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 242
Warning (10230): Verilog HDL assignment warning at test2.mem(243): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 243
Warning (10230): Verilog HDL assignment warning at test2.mem(244): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 244
Warning (10230): Verilog HDL assignment warning at test2.mem(245): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 245
Warning (10230): Verilog HDL assignment warning at test2.mem(246): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 246
Warning (10230): Verilog HDL assignment warning at test2.mem(247): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 247
Warning (10230): Verilog HDL assignment warning at test2.mem(248): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 248
Warning (10230): Verilog HDL assignment warning at test2.mem(249): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 249
Warning (10230): Verilog HDL assignment warning at test2.mem(250): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 250
Warning (10230): Verilog HDL assignment warning at test2.mem(251): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 251
Warning (10230): Verilog HDL assignment warning at test2.mem(252): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 252
Warning (10230): Verilog HDL assignment warning at test2.mem(253): truncated value with size 16 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 253
Warning (10230): Verilog HDL assignment warning at test2.mem(254): truncated value with size 12 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 254
Warning (10230): Verilog HDL assignment warning at test2.mem(255): truncated value with size 12 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 255
Warning (10230): Verilog HDL assignment warning at test2.mem(256): truncated value with size 12 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 256
Warning (10230): Verilog HDL assignment warning at test2.mem(257): truncated value with size 12 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 257
Warning (10230): Verilog HDL assignment warning at test2.mem(258): truncated value with size 12 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 258
Warning (10230): Verilog HDL assignment warning at test2.mem(259): truncated value with size 12 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 259
Warning (10230): Verilog HDL assignment warning at test2.mem(260): truncated value with size 12 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 260
Warning (10230): Verilog HDL assignment warning at test2.mem(261): truncated value with size 12 to match size of target (8) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem Line: 261
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:AC" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v Line: 45
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Controller:AC|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Controller:AC|Audio_Clock:Audio_Clock" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Controller:AC|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "Audio_Controller:AC|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "Audio_Controller:AC|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/audio_clock_altpll.v Line: 29
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "Audio_Controller:AC|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "avconf" for hierarchy "avconf:u0" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v Line: 53
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/avconf.v Line: 119
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "avconf:u0|I2C_Controller:u0" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/I2C_Controller.v Line: 91
Info (12128): Elaborating entity "test" for hierarchy "test:t1" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v Line: 105
Info (12128): Elaborating entity "Wave_Generator" for hierarchy "Wave_Generator:WG_C" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v Line: 113
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 37
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 67
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 97
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 127
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 157
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 187
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 217
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 247
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 277
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 307
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 337
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 367
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 397
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 427
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 457
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 487
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 517
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 547
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 577
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 607
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 637
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 667
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 697
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 727
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 757
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 787
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 817
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 847
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 877
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 907
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 937
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 967
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 37
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 67
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 97
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 127
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 157
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 187
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 217
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 247
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 277
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 307
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 337
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 367
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 397
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 427
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 457
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 487
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 517
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 547
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 577
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 607
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 637
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 667
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 697
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 727
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 757
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 787
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 817
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 847
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 877
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 907
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 937
        Warning (14320): Synthesized away node "Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf Line: 967
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "avconf:u0|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/avconf.v Line: 131
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 114 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Audio_Controller:AC|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/audio_clock_altpll.v Line: 62
    Info: Must be connected
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v Line: 3
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v Line: 4
Info (21057): Implemented 1088 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 1000 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 727 warnings
    Info: Peak virtual memory: 4885 megabytes
    Info: Processing ended: Wed Nov 20 06:59:43 2019
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:46


