<?xml version="1.0"?>
<sdl version="2.0"/>
<timebase>1ns</timebase>
<!-- This SDL file represents a single cpu with 2 layers of cache,
     avoiding coherency, directly linked
-->

<variables>
	<lat> 1ns </lat>
	<buslat> 10ns </buslat>
</variables>


<sst>
	<component name="cpu" type="memHierarchy.trivialCPU">
		<params>
			<workPerCycle> 1000 </workPerCycle>
			<commFreq> 100 </commFreq>
			<memSize> 0x1000 </memSize>
			<do_write> 1 </do_write>
            <num_loadstore> 1000 </num_loadstore>
		</params>
		<link name=cpu_l1cache_link port=mem_link latency=$lat />
	</component>

	<component name="l1cache" type="memHierarchy.Cache">
		<params>
			<num_ways> 4 </num_ways>
			<num_rows> 16 </num_rows>
			<blocksize> 64 </blocksize>
			<access_time> 2 ns </access_time>
			<num_upstream> 1 </num_upstream>
			<next_level> l2cache </next_level>
            <debug> ${MEM_DEBUG} </debug>
            <printStats> 1 </printStats>
		</params>
		<link name=cpu_l1cache_link port=upstream0 latency=$lat />
		<link name=l1l2cache_link port=downstream latency=$buslat />
	</component>

	<component name="l2cache" type="memHierarchy.Cache">
		<params>
			<num_ways> 8 </num_ways>
			<num_rows> 64 </num_rows>
			<blocksize> 64 </blocksize>
			<access_time> 10 ns </access_time>
            <num_upstream> 1 </num_upstream>
            <debug> ${MEM_DEBUG} </debug>
            <printStats> 1 </printStats>
		</params>
		<link name=l1l2cache_link port=upstream0 latency=$buslat />
		<link name=l2mem_link port=downstream latency=$buslat />
	</component>



	<component name="memory" type="memHierarchy.MemController">
		<params>
			<access_time> 1000 ns </access_time>
			<mem_size> 512 </mem_size>
			<clock> 1GHz </clock>
            <debug> ${MEM_DEBUG} </debug>
		</params>
		<link name=l2mem_link port=direct_link latency=$buslat />
	</component>


</sst>
