
hitan.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000250  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010474  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007fe  080106c8  080106c8  000116c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010ec8  08010ec8  00011ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  08010ed0  08010ed0  00011ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000008  08010ed8  08010ed8  00011ed8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000248  20000000  08010ee0  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000004de  20000248  08011128  00012248  2**3
                  ALLOC
  8 ._user_heap_stack 00000602  20000726  08011128  00012726  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  00012248  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002a653  00000000  00000000  0001227e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004cca  00000000  00000000  0003c8d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001e58  00000000  00000000  000415a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001748  00000000  00000000  000433f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00040137  00000000  00000000  00044b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000253d7  00000000  00000000  00084c77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016f185  00000000  00000000  000aa04e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002191d3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009660  00000000  00000000  00219218  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 00000112  00000000  00000000  00222878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000006d  00000000  00000000  0022298a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	20000248 	.word	0x20000248
 800026c:	00000000 	.word	0x00000000
 8000270:	080106ac 	.word	0x080106ac

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	2000024c 	.word	0x2000024c
 800028c:	080106ac 	.word	0x080106ac

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9b4 	b.w	8001028 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	2200      	movs	r2, #0
 8000d22:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d48:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000d4a:	460c      	mov	r4, r1
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d14d      	bne.n	8000dec <__udivmoddi4+0xa8>
 8000d50:	428a      	cmp	r2, r1
 8000d52:	460f      	mov	r7, r1
 8000d54:	4684      	mov	ip, r0
 8000d56:	4696      	mov	lr, r2
 8000d58:	fab2 f382 	clz	r3, r2
 8000d5c:	d960      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5e:	b14b      	cbz	r3, 8000d74 <__udivmoddi4+0x30>
 8000d60:	fa02 fe03 	lsl.w	lr, r2, r3
 8000d64:	f1c3 0220 	rsb	r2, r3, #32
 8000d68:	409f      	lsls	r7, r3
 8000d6a:	fa00 fc03 	lsl.w	ip, r0, r3
 8000d6e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d72:	4317      	orrs	r7, r2
 8000d74:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000d78:	fa1f f48e 	uxth.w	r4, lr
 8000d7c:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000d80:	fbb7 f1f6 	udiv	r1, r7, r6
 8000d84:	fb06 7711 	mls	r7, r6, r1, r7
 8000d88:	fb01 f004 	mul.w	r0, r1, r4
 8000d8c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d90:	4290      	cmp	r0, r2
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d94:	eb1e 0202 	adds.w	r2, lr, r2
 8000d98:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x60>
 8000d9e:	4290      	cmp	r0, r2
 8000da0:	f200 812d 	bhi.w	8000ffe <__udivmoddi4+0x2ba>
 8000da4:	4639      	mov	r1, r7
 8000da6:	1a12      	subs	r2, r2, r0
 8000da8:	fa1f fc8c 	uxth.w	ip, ip
 8000dac:	fbb2 f0f6 	udiv	r0, r2, r6
 8000db0:	fb06 2210 	mls	r2, r6, r0, r2
 8000db4:	fb00 f404 	mul.w	r4, r0, r4
 8000db8:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000dbc:	4564      	cmp	r4, ip
 8000dbe:	d908      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dc0:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000dc4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc8:	d202      	bcs.n	8000dd0 <__udivmoddi4+0x8c>
 8000dca:	4564      	cmp	r4, ip
 8000dcc:	f200 811a 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000dd0:	4610      	mov	r0, r2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	ebac 0c04 	sub.w	ip, ip, r4
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b125      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000dde:	fa2c f303 	lsr.w	r3, ip, r3
 8000de2:	2200      	movs	r2, #0
 8000de4:	e9c5 3200 	strd	r3, r2, [r5]
 8000de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dec:	428b      	cmp	r3, r1
 8000dee:	d905      	bls.n	8000dfc <__udivmoddi4+0xb8>
 8000df0:	b10d      	cbz	r5, 8000df6 <__udivmoddi4+0xb2>
 8000df2:	e9c5 0100 	strd	r0, r1, [r5]
 8000df6:	2100      	movs	r1, #0
 8000df8:	4608      	mov	r0, r1
 8000dfa:	e7f5      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000dfc:	fab3 f183 	clz	r1, r3
 8000e00:	2900      	cmp	r1, #0
 8000e02:	d14d      	bne.n	8000ea0 <__udivmoddi4+0x15c>
 8000e04:	42a3      	cmp	r3, r4
 8000e06:	f0c0 80f2 	bcc.w	8000fee <__udivmoddi4+0x2aa>
 8000e0a:	4290      	cmp	r0, r2
 8000e0c:	f080 80ef 	bcs.w	8000fee <__udivmoddi4+0x2aa>
 8000e10:	4606      	mov	r6, r0
 8000e12:	4623      	mov	r3, r4
 8000e14:	4608      	mov	r0, r1
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e6      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e1a:	e9c5 6300 	strd	r6, r3, [r5]
 8000e1e:	e7e3      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	f040 80a2 	bne.w	8000f6a <__udivmoddi4+0x226>
 8000e26:	1a8a      	subs	r2, r1, r2
 8000e28:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000e2c:	fa1f f68e 	uxth.w	r6, lr
 8000e30:	2101      	movs	r1, #1
 8000e32:	fbb2 f4f7 	udiv	r4, r2, r7
 8000e36:	fb07 2014 	mls	r0, r7, r4, r2
 8000e3a:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000e3e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e42:	fb06 f004 	mul.w	r0, r6, r4
 8000e46:	4290      	cmp	r0, r2
 8000e48:	d90f      	bls.n	8000e6a <__udivmoddi4+0x126>
 8000e4a:	eb1e 0202 	adds.w	r2, lr, r2
 8000e4e:	f104 38ff 	add.w	r8, r4, #4294967295
 8000e52:	bf2c      	ite	cs
 8000e54:	f04f 0901 	movcs.w	r9, #1
 8000e58:	f04f 0900 	movcc.w	r9, #0
 8000e5c:	4290      	cmp	r0, r2
 8000e5e:	d903      	bls.n	8000e68 <__udivmoddi4+0x124>
 8000e60:	f1b9 0f00 	cmp.w	r9, #0
 8000e64:	f000 80c8 	beq.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e68:	4644      	mov	r4, r8
 8000e6a:	1a12      	subs	r2, r2, r0
 8000e6c:	fa1f fc8c 	uxth.w	ip, ip
 8000e70:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e74:	fb07 2210 	mls	r2, r7, r0, r2
 8000e78:	fb00 f606 	mul.w	r6, r0, r6
 8000e7c:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000e80:	4566      	cmp	r6, ip
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x152>
 8000e84:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000e88:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e8c:	d202      	bcs.n	8000e94 <__udivmoddi4+0x150>
 8000e8e:	4566      	cmp	r6, ip
 8000e90:	f200 80bb 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e94:	4610      	mov	r0, r2
 8000e96:	ebac 0c06 	sub.w	ip, ip, r6
 8000e9a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e9e:	e79d      	b.n	8000ddc <__udivmoddi4+0x98>
 8000ea0:	f1c1 0620 	rsb	r6, r1, #32
 8000ea4:	408b      	lsls	r3, r1
 8000ea6:	fa04 fe01 	lsl.w	lr, r4, r1
 8000eaa:	fa22 f706 	lsr.w	r7, r2, r6
 8000eae:	fa20 fc06 	lsr.w	ip, r0, r6
 8000eb2:	40f4      	lsrs	r4, r6
 8000eb4:	408a      	lsls	r2, r1
 8000eb6:	431f      	orrs	r7, r3
 8000eb8:	ea4e 030c 	orr.w	r3, lr, ip
 8000ebc:	fa00 fe01 	lsl.w	lr, r0, r1
 8000ec0:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000ec4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ec8:	fa1f fc87 	uxth.w	ip, r7
 8000ecc:	fbb4 f0f8 	udiv	r0, r4, r8
 8000ed0:	fb08 4410 	mls	r4, r8, r0, r4
 8000ed4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ed8:	fb00 f90c 	mul.w	r9, r0, ip
 8000edc:	45a1      	cmp	r9, r4
 8000ede:	d90e      	bls.n	8000efe <__udivmoddi4+0x1ba>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ee6:	bf2c      	ite	cs
 8000ee8:	f04f 0b01 	movcs.w	fp, #1
 8000eec:	f04f 0b00 	movcc.w	fp, #0
 8000ef0:	45a1      	cmp	r9, r4
 8000ef2:	d903      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ef4:	f1bb 0f00 	cmp.w	fp, #0
 8000ef8:	f000 8093 	beq.w	8001022 <__udivmoddi4+0x2de>
 8000efc:	4650      	mov	r0, sl
 8000efe:	eba4 0409 	sub.w	r4, r4, r9
 8000f02:	fa1f f983 	uxth.w	r9, r3
 8000f06:	fbb4 f3f8 	udiv	r3, r4, r8
 8000f0a:	fb08 4413 	mls	r4, r8, r3, r4
 8000f0e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f12:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f16:	45a4      	cmp	ip, r4
 8000f18:	d906      	bls.n	8000f28 <__udivmoddi4+0x1e4>
 8000f1a:	193c      	adds	r4, r7, r4
 8000f1c:	f103 38ff 	add.w	r8, r3, #4294967295
 8000f20:	d201      	bcs.n	8000f26 <__udivmoddi4+0x1e2>
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d87a      	bhi.n	800101c <__udivmoddi4+0x2d8>
 8000f26:	4643      	mov	r3, r8
 8000f28:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f2c:	eba4 040c 	sub.w	r4, r4, ip
 8000f30:	fba0 9802 	umull	r9, r8, r0, r2
 8000f34:	4544      	cmp	r4, r8
 8000f36:	46cc      	mov	ip, r9
 8000f38:	4643      	mov	r3, r8
 8000f3a:	d302      	bcc.n	8000f42 <__udivmoddi4+0x1fe>
 8000f3c:	d106      	bne.n	8000f4c <__udivmoddi4+0x208>
 8000f3e:	45ce      	cmp	lr, r9
 8000f40:	d204      	bcs.n	8000f4c <__udivmoddi4+0x208>
 8000f42:	3801      	subs	r0, #1
 8000f44:	ebb9 0c02 	subs.w	ip, r9, r2
 8000f48:	eb68 0307 	sbc.w	r3, r8, r7
 8000f4c:	b15d      	cbz	r5, 8000f66 <__udivmoddi4+0x222>
 8000f4e:	ebbe 020c 	subs.w	r2, lr, ip
 8000f52:	eb64 0403 	sbc.w	r4, r4, r3
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	431e      	orrs	r6, r3
 8000f62:	e9c5 6400 	strd	r6, r4, [r5]
 8000f66:	2100      	movs	r1, #0
 8000f68:	e73e      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000f6a:	fa02 fe03 	lsl.w	lr, r2, r3
 8000f6e:	f1c3 0120 	rsb	r1, r3, #32
 8000f72:	fa04 f203 	lsl.w	r2, r4, r3
 8000f76:	fa00 fc03 	lsl.w	ip, r0, r3
 8000f7a:	40cc      	lsrs	r4, r1
 8000f7c:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000f80:	fa20 f101 	lsr.w	r1, r0, r1
 8000f84:	fa1f f68e 	uxth.w	r6, lr
 8000f88:	fbb4 f0f7 	udiv	r0, r4, r7
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fb07 4410 	mls	r4, r7, r0, r4
 8000f92:	0c11      	lsrs	r1, r2, #16
 8000f94:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000f98:	fb00 f406 	mul.w	r4, r0, r6
 8000f9c:	428c      	cmp	r4, r1
 8000f9e:	d90e      	bls.n	8000fbe <__udivmoddi4+0x27a>
 8000fa0:	eb1e 0101 	adds.w	r1, lr, r1
 8000fa4:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fa8:	bf2c      	ite	cs
 8000faa:	f04f 0901 	movcs.w	r9, #1
 8000fae:	f04f 0900 	movcc.w	r9, #0
 8000fb2:	428c      	cmp	r4, r1
 8000fb4:	d902      	bls.n	8000fbc <__udivmoddi4+0x278>
 8000fb6:	f1b9 0f00 	cmp.w	r9, #0
 8000fba:	d02c      	beq.n	8001016 <__udivmoddi4+0x2d2>
 8000fbc:	4640      	mov	r0, r8
 8000fbe:	1b09      	subs	r1, r1, r4
 8000fc0:	b292      	uxth	r2, r2
 8000fc2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000fc6:	fb07 1114 	mls	r1, r7, r4, r1
 8000fca:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fce:	fb04 f106 	mul.w	r1, r4, r6
 8000fd2:	4291      	cmp	r1, r2
 8000fd4:	d907      	bls.n	8000fe6 <__udivmoddi4+0x2a2>
 8000fd6:	eb1e 0202 	adds.w	r2, lr, r2
 8000fda:	f104 38ff 	add.w	r8, r4, #4294967295
 8000fde:	d201      	bcs.n	8000fe4 <__udivmoddi4+0x2a0>
 8000fe0:	4291      	cmp	r1, r2
 8000fe2:	d815      	bhi.n	8001010 <__udivmoddi4+0x2cc>
 8000fe4:	4644      	mov	r4, r8
 8000fe6:	1a52      	subs	r2, r2, r1
 8000fe8:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000fec:	e721      	b.n	8000e32 <__udivmoddi4+0xee>
 8000fee:	1a86      	subs	r6, r0, r2
 8000ff0:	eb64 0303 	sbc.w	r3, r4, r3
 8000ff4:	2001      	movs	r0, #1
 8000ff6:	e70e      	b.n	8000e16 <__udivmoddi4+0xd2>
 8000ff8:	3c02      	subs	r4, #2
 8000ffa:	4472      	add	r2, lr
 8000ffc:	e735      	b.n	8000e6a <__udivmoddi4+0x126>
 8000ffe:	3902      	subs	r1, #2
 8001000:	4472      	add	r2, lr
 8001002:	e6d0      	b.n	8000da6 <__udivmoddi4+0x62>
 8001004:	44f4      	add	ip, lr
 8001006:	3802      	subs	r0, #2
 8001008:	e6e3      	b.n	8000dd2 <__udivmoddi4+0x8e>
 800100a:	44f4      	add	ip, lr
 800100c:	3802      	subs	r0, #2
 800100e:	e742      	b.n	8000e96 <__udivmoddi4+0x152>
 8001010:	3c02      	subs	r4, #2
 8001012:	4472      	add	r2, lr
 8001014:	e7e7      	b.n	8000fe6 <__udivmoddi4+0x2a2>
 8001016:	3802      	subs	r0, #2
 8001018:	4471      	add	r1, lr
 800101a:	e7d0      	b.n	8000fbe <__udivmoddi4+0x27a>
 800101c:	3b02      	subs	r3, #2
 800101e:	443c      	add	r4, r7
 8001020:	e782      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8001022:	3802      	subs	r0, #2
 8001024:	443c      	add	r4, r7
 8001026:	e76a      	b.n	8000efe <__udivmoddi4+0x1ba>

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <_ZN5RadioC1EP16RadioCallbacks_t>:
     *
     * \param [in]  callbacks     The structure of callbacks function pointers
     *                            to be called on radio interrupts
     *
     */
    Radio( RadioCallbacks_t *callbacks )
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
    {
 8001036:	4a17      	ldr	r2, [pc, #92]	@ (8001094 <_ZN5RadioC1EP16RadioCallbacks_t+0x68>)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	601a      	str	r2, [r3, #0]
        this->txDone = callbacks->txDone;
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	605a      	str	r2, [r3, #4]
        this->rxDone = callbacks->rxDone;
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	685a      	ldr	r2, [r3, #4]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	609a      	str	r2, [r3, #8]
        this->rxPreambleDetect = callbacks->rxPreambleDetect;
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	689a      	ldr	r2, [r3, #8]
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	60da      	str	r2, [r3, #12]
        this->rxSyncWordDone = callbacks->rxSyncWordDone;
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	68da      	ldr	r2, [r3, #12]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	611a      	str	r2, [r3, #16]
        this->rxHeaderDone = callbacks->rxHeaderDone;
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	691a      	ldr	r2, [r3, #16]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	615a      	str	r2, [r3, #20]
        this->txTimeout = callbacks->txTimeout;
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	695a      	ldr	r2, [r3, #20]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	619a      	str	r2, [r3, #24]
        this->rxTimeout = callbacks->rxTimeout;
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	699a      	ldr	r2, [r3, #24]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	61da      	str	r2, [r3, #28]
        this->rxError = callbacks->rxError;
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	69da      	ldr	r2, [r3, #28]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	621a      	str	r2, [r3, #32]
        this->cadDone = callbacks->cadDone;
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	6a1a      	ldr	r2, [r3, #32]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	625a      	str	r2, [r3, #36]	@ 0x24
    }
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	4618      	mov	r0, r3
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	08010860 	.word	0x08010860

08001098 <_ZN5RadioD1Ev>:
    virtual ~Radio( void ){ };
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	4a04      	ldr	r2, [pc, #16]	@ (80010b4 <_ZN5RadioD1Ev+0x1c>)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	601a      	str	r2, [r3, #0]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4618      	mov	r0, r3
 80010aa:	370c      	adds	r7, #12
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr
 80010b4:	08010860 	.word	0x08010860

080010b8 <_ZN5RadioD0Ev>:
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f7ff ffe9 	bl	8001098 <_ZN5RadioD1Ev>
 80010c6:	2128      	movs	r1, #40	@ 0x28
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f00a fee2 	bl	800be92 <_ZdlPvj>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4618      	mov	r0, r3
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <_ZN6SX126xC1EP16RadioCallbacks_t>:
    /*!
     * \brief Instantiates a SX126x object and provides API functions to communicates with the radio
     * \param [in]  callbacks      Pointer to the callbacks structure defining
     *                             all callbacks function pointers
     */
    SX126x( RadioCallbacks_t *callbacks ):
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
        Radio( callbacks )
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6839      	ldr	r1, [r7, #0]
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff ffa0 	bl	800102c <_ZN5RadioC1EP16RadioCallbacks_t>
 80010ec:	4a0c      	ldr	r2, [pc, #48]	@ (8001120 <_ZN6SX126xC1EP16RadioCallbacks_t+0x48>)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	601a      	str	r2, [r3, #0]
    {
        this->dioIrq      = &SX126x::OnDioIrq;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001124 <_ZN6SX126xC1EP16RadioCallbacks_t+0x4c>)
 80010f6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2200      	movs	r2, #0
 80010fc:	631a      	str	r2, [r3, #48]	@ 0x30
        this->PacketType  = PACKET_TYPE_NONE;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	220f      	movs	r2, #15
 8001102:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
        this->PollingMode = false;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2200      	movs	r2, #0
 800110a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        this->IrqState    = false;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2200      	movs	r2, #0
 8001112:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    }
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4618      	mov	r0, r3
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	08010898 	.word	0x08010898
 8001124:	08002289 	.word	0x08002289

08001128 <_ZN6SX126xD1Ev>:

    virtual ~SX126x( )
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
    {
 8001130:	4a05      	ldr	r2, [pc, #20]	@ (8001148 <_ZN6SX126xD1Ev+0x20>)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	601a      	str	r2, [r3, #0]
    }
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff ffad 	bl	8001098 <_ZN5RadioD1Ev>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4618      	mov	r0, r3
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	08010898 	.word	0x08010898

0800114c <_ZN6SX126xD0Ev>:
    virtual ~SX126x( )
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
    }
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f7ff ffe7 	bl	8001128 <_ZN6SX126xD1Ev>
 800115a:	2138      	movs	r1, #56	@ 0x38
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f00a fe98 	bl	800be92 <_ZdlPvj>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4618      	mov	r0, r3
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <_ZN9SX126xHalC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftS3_tS3_tS3_tS3_tS3_tmmS3_tP16RadioCallbacks_t>:
#define __SX126x_HAL_CPP__

#include "sx126x-hal.hpp"
#include <cstring>

SX126xHal::SX126xHal(SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *nssPort, uint16_t nssPin,
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	60b9      	str	r1, [r7, #8]
 8001176:	607a      	str	r2, [r7, #4]
 8001178:	807b      	strh	r3, [r7, #2]
					 uint32_t deviceChannel, GPIO_TypeDef *antSwPort, uint16_t antSwPin,
                     RadioCallbacks_t *callbacks)
    : SX126x(callbacks), hspi(spiHandle), nssPort(nssPort), nssPin(nssPin), busyPort(busyPort), busyPin(busyPin),
      dio1Port(dio1Port), dio1Pin(dio1Pin), dio2Port(dio2Port), dio2Pin(dio2Pin), dio3Port(dio3Port), dio3Pin(dio3Pin),
      rstPort(rstPort), rstPin(rstPin), freqChannel(freqChannel), deviceChannel(deviceChannel),
      antSwPort(antSwPort), antSwPin(antSwPin) {}
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff ffaa 	bl	80010d8 <_ZN6SX126xC1EP16RadioCallbacks_t>
 8001184:	4a21      	ldr	r2, [pc, #132]	@ (800120c <_ZN9SX126xHalC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftS3_tS3_tS3_tS3_tS3_tmmS3_tP16RadioCallbacks_t+0xa0>)
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	601a      	str	r2, [r3, #0]
    : SX126x(callbacks), hspi(spiHandle), nssPort(nssPort), nssPin(nssPin), busyPort(busyPort), busyPin(busyPin),
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	68ba      	ldr	r2, [r7, #8]
 800118e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	687a      	ldr	r2, [r7, #4]
 8001194:	645a      	str	r2, [r3, #68]	@ 0x44
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	887a      	ldrh	r2, [r7, #2]
 800119a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	8bba      	ldrh	r2, [r7, #28]
 80011a8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      dio1Port(dio1Port), dio1Pin(dio1Pin), dio2Port(dio2Port), dio2Pin(dio2Pin), dio3Port(dio3Port), dio3Pin(dio3Pin),
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	6a3a      	ldr	r2, [r7, #32]
 80011b0:	655a      	str	r2, [r3, #84]	@ 0x54
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80011b6:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80011be:	65da      	str	r2, [r3, #92]	@ 0x5c
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80011c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80011cc:	665a      	str	r2, [r3, #100]	@ 0x64
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80011d2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      rstPort(rstPort), rstPin(rstPin), freqChannel(freqChannel), deviceChannel(deviceChannel),
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80011da:	66da      	str	r2, [r3, #108]	@ 0x6c
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80011e0:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80011e8:	675a      	str	r2, [r3, #116]	@ 0x74
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80011ee:	679a      	str	r2, [r3, #120]	@ 0x78
      antSwPort(antSwPort), antSwPin(antSwPin) {}
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80011f4:	67da      	str	r2, [r3, #124]	@ 0x7c
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80011fc:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	4618      	mov	r0, r3
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	08010800 	.word	0x08010800

08001210 <_ZN9SX126xHalD1Ev>:

SX126xHal::~SX126xHal(void) {}
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	4a05      	ldr	r2, [pc, #20]	@ (8001230 <_ZN9SX126xHalD1Ev+0x20>)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	601a      	str	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff ff81 	bl	8001128 <_ZN6SX126xD1Ev>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4618      	mov	r0, r3
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	08010800 	.word	0x08010800

08001234 <_ZN9SX126xHalD0Ev>:
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	6878      	ldr	r0, [r7, #4]
 800123e:	f7ff ffe7 	bl	8001210 <_ZN9SX126xHalD1Ev>
 8001242:	2184      	movs	r1, #132	@ 0x84
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f00a fe24 	bl	800be92 <_ZdlPvj>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4618      	mov	r0, r3
 800124e:	3708      	adds	r7, #8
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}

08001254 <_ZN9SX126xHal7SpiInitEv>:

void SX126xHal::SpiInit(void) {
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(nssPort, nssPin, GPIO_PIN_SET);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8001266:	2201      	movs	r2, #1
 8001268:	4619      	mov	r1, r3
 800126a:	f004 fb4f 	bl	800590c <HAL_GPIO_WritePin>
}
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <_ZN9SX126xHal9IoIrqInitEM6SX126xFvvE>:
//  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
    HAL_NVIC_SetPriority(EXTI11_IRQn, 0, 0); // Set the priority for EXTI11
    HAL_NVIC_EnableIRQ(EXTI11_IRQn); // Enable interrupt for EXTI line 11
}
*/
void SX126xHal::IoIrqInit(DioIrqHandler irqHandler) {
 8001276:	b580      	push	{r7, lr}
 8001278:	b084      	sub	sp, #16
 800127a:	af00      	add	r7, sp, #0
 800127c:	60f8      	str	r0, [r7, #12]
 800127e:	1d3b      	adds	r3, r7, #4
 8001280:	e883 0006 	stmia.w	r3, {r1, r2}
    assert_param(irqHandler != NULL);

    // Configure DIO1 pin with interrupt
    // Enable interrupt for the pin and set the priority
     HAL_NVIC_SetPriority(EXTI11_IRQn, 2, 0); // Set the priority for EXTI11
 8001284:	2200      	movs	r2, #0
 8001286:	2102      	movs	r1, #2
 8001288:	2016      	movs	r0, #22
 800128a:	f003 ffeb 	bl	8005264 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ(EXTI11_IRQn); // Enable interrupt for EXTI line 11
 800128e:	2016      	movs	r0, #22
 8001290:	f004 f802 	bl	8005298 <HAL_NVIC_EnableIRQ>
     this->dio1IrqHandler = irqHandler;
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	3338      	adds	r3, #56	@ 0x38
 8001298:	1d3a      	adds	r2, r7, #4
 800129a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800129e:	e883 0003 	stmia.w	r3, {r0, r1}
}
 80012a2:	bf00      	nop
 80012a4:	3710      	adds	r7, #16
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <_ZN9SX126xHal5ResetEv>:

void SX126xHal::Reset(void) {
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
    	HAL_GPIO_WritePin(rstPort, rstPin, GPIO_PIN_RESET);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	f8b3 3070 	ldrh.w	r3, [r3, #112]	@ 0x70
 80012bc:	2200      	movs	r2, #0
 80012be:	4619      	mov	r1, r3
 80012c0:	f004 fb24 	bl	800590c <HAL_GPIO_WritePin>
    	HAL_Delay(50);
 80012c4:	2032      	movs	r0, #50	@ 0x32
 80012c6:	f003 fef1 	bl	80050ac <HAL_Delay>
    	HAL_GPIO_WritePin(rstPort, rstPin, GPIO_PIN_SET);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	f8b3 3070 	ldrh.w	r3, [r3, #112]	@ 0x70
 80012d4:	2201      	movs	r2, #1
 80012d6:	4619      	mov	r1, r3
 80012d8:	f004 fb18 	bl	800590c <HAL_GPIO_WritePin>
    	HAL_Delay(20);
 80012dc:	2014      	movs	r0, #20
 80012de:	f003 fee5 	bl	80050ac <HAL_Delay>
}
 80012e2:	bf00      	nop
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
	...

080012ec <_ZN9SX126xHal6WakeupEv>:

void SX126xHal::Wakeup(void) {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(nssPort, nssPin, GPIO_PIN_RESET);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80012fe:	2200      	movs	r2, #0
 8001300:	4619      	mov	r1, r3
 8001302:	f004 fb03 	bl	800590c <HAL_GPIO_WritePin>
    uint8_t dummy[2] = {RADIO_GET_STATUS, 0};
 8001306:	23c0      	movs	r3, #192	@ 0xc0
 8001308:	81bb      	strh	r3, [r7, #12]
    HAL_SPI_Transmit(hspi, dummy, 2, HAL_MAX_DELAY);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800130e:	f107 010c 	add.w	r1, r7, #12
 8001312:	f04f 33ff 	mov.w	r3, #4294967295
 8001316:	2202      	movs	r2, #2
 8001318:	f008 ff96 	bl	800a248 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(nssPort, nssPin, GPIO_PIN_SET);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8001326:	2201      	movs	r2, #1
 8001328:	4619      	mov	r1, r3
 800132a:	f004 faef 	bl	800590c <HAL_GPIO_WritePin>
    WaitOnBusy();
 800132e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001332:	480b      	ldr	r0, [pc, #44]	@ (8001360 <_ZN9SX126xHal6WakeupEv+0x74>)
 8001334:	f004 fad2 	bl	80058dc <HAL_GPIO_ReadPin>
 8001338:	4603      	mov	r3, r0
 800133a:	2b01      	cmp	r3, #1
 800133c:	bf0c      	ite	eq
 800133e:	2301      	moveq	r3, #1
 8001340:	2300      	movne	r3, #0
 8001342:	b2db      	uxtb	r3, r3
 8001344:	2b00      	cmp	r3, #0
 8001346:	d1f2      	bne.n	800132e <_ZN9SX126xHal6WakeupEv+0x42>
  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8001348:	b662      	cpsie	i
}
 800134a:	bf00      	nop
    __enable_irq();
    AntSwOn();
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	334c      	adds	r3, #76	@ 0x4c
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	4798      	blx	r3
}
 8001358:	bf00      	nop
 800135a:	3710      	adds	r7, #16
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	42021000 	.word	0x42021000

08001364 <_ZN9SX126xHal12WriteCommandE15RadioCommands_ePht>:

void SX126xHal::WriteCommand(RadioCommands_t command, uint8_t *buffer, uint16_t size) {
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	60f8      	str	r0, [r7, #12]
 800136c:	607a      	str	r2, [r7, #4]
 800136e:	461a      	mov	r2, r3
 8001370:	460b      	mov	r3, r1
 8001372:	72fb      	strb	r3, [r7, #11]
 8001374:	4613      	mov	r3, r2
 8001376:	813b      	strh	r3, [r7, #8]
	WaitOnBusy();
 8001378:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800137c:	4818      	ldr	r0, [pc, #96]	@ (80013e0 <_ZN9SX126xHal12WriteCommandE15RadioCommands_ePht+0x7c>)
 800137e:	f004 faad 	bl	80058dc <HAL_GPIO_ReadPin>
 8001382:	4603      	mov	r3, r0
 8001384:	2b01      	cmp	r3, #1
 8001386:	bf0c      	ite	eq
 8001388:	2301      	moveq	r3, #1
 800138a:	2300      	movne	r3, #0
 800138c:	b2db      	uxtb	r3, r3
 800138e:	2b00      	cmp	r3, #0
 8001390:	d1f2      	bne.n	8001378 <_ZN9SX126xHal12WriteCommandE15RadioCommands_ePht+0x14>
    HAL_GPIO_WritePin(nssPort, nssPin, GPIO_PIN_RESET);
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800139c:	2200      	movs	r2, #0
 800139e:	4619      	mov	r1, r3
 80013a0:	f004 fab4 	bl	800590c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hspi, (uint8_t *)&command, 1, HAL_MAX_DELAY);
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80013a8:	f107 010b 	add.w	r1, r7, #11
 80013ac:	f04f 33ff 	mov.w	r3, #4294967295
 80013b0:	2201      	movs	r2, #1
 80013b2:	f008 ff49 	bl	800a248 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(hspi, buffer, size, HAL_MAX_DELAY);
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80013ba:	893a      	ldrh	r2, [r7, #8]
 80013bc:	f04f 33ff 	mov.w	r3, #4294967295
 80013c0:	6879      	ldr	r1, [r7, #4]
 80013c2:	f008 ff41 	bl	800a248 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(nssPort, nssPin, GPIO_PIN_SET);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80013d0:	2201      	movs	r2, #1
 80013d2:	4619      	mov	r1, r3
 80013d4:	f004 fa9a 	bl	800590c <HAL_GPIO_WritePin>
}
 80013d8:	bf00      	nop
 80013da:	3710      	adds	r7, #16
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	42021000 	.word	0x42021000

080013e4 <_ZN9SX126xHal11ReadCommandE15RadioCommands_ePht>:

void SX126xHal::ReadCommand(RadioCommands_t command, uint8_t *buffer, uint16_t size) {
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60f8      	str	r0, [r7, #12]
 80013ec:	607a      	str	r2, [r7, #4]
 80013ee:	461a      	mov	r2, r3
 80013f0:	460b      	mov	r3, r1
 80013f2:	72fb      	strb	r3, [r7, #11]
 80013f4:	4613      	mov	r3, r2
 80013f6:	813b      	strh	r3, [r7, #8]
    HAL_GPIO_WritePin(nssPort, nssPin, GPIO_PIN_RESET);
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8001402:	2200      	movs	r2, #0
 8001404:	4619      	mov	r1, r3
 8001406:	f004 fa81 	bl	800590c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hspi, (uint8_t *)&command, 1, HAL_MAX_DELAY);
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800140e:	f107 010b 	add.w	r1, r7, #11
 8001412:	f04f 33ff 	mov.w	r3, #4294967295
 8001416:	2201      	movs	r2, #1
 8001418:	f008 ff16 	bl	800a248 <HAL_SPI_Transmit>
    uint8_t dummy = 0;
 800141c:	2300      	movs	r3, #0
 800141e:	75fb      	strb	r3, [r7, #23]
    HAL_SPI_Transmit(hspi, &dummy, 1, HAL_MAX_DELAY);
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8001424:	f107 0117 	add.w	r1, r7, #23
 8001428:	f04f 33ff 	mov.w	r3, #4294967295
 800142c:	2201      	movs	r2, #1
 800142e:	f008 ff0b 	bl	800a248 <HAL_SPI_Transmit>
    HAL_SPI_Receive(hspi, buffer, size, HAL_MAX_DELAY);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8001436:	893a      	ldrh	r2, [r7, #8]
 8001438:	f04f 33ff 	mov.w	r3, #4294967295
 800143c:	6879      	ldr	r1, [r7, #4]
 800143e:	f009 f913 	bl	800a668 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(nssPort, nssPin, GPIO_PIN_SET);
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800144c:	2201      	movs	r2, #1
 800144e:	4619      	mov	r1, r3
 8001450:	f004 fa5c 	bl	800590c <HAL_GPIO_WritePin>
}
 8001454:	bf00      	nop
 8001456:	3718      	adds	r7, #24
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}

0800145c <_ZN9SX126xHal13WriteRegisterEtPht>:

void SX126xHal::WriteRegister(uint16_t address, uint8_t *buffer, uint16_t size) {
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	607a      	str	r2, [r7, #4]
 8001466:	461a      	mov	r2, r3
 8001468:	460b      	mov	r3, r1
 800146a:	817b      	strh	r3, [r7, #10]
 800146c:	4613      	mov	r3, r2
 800146e:	813b      	strh	r3, [r7, #8]
    HAL_GPIO_WritePin(nssPort, nssPin, GPIO_PIN_RESET);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800147a:	2200      	movs	r2, #0
 800147c:	4619      	mov	r1, r3
 800147e:	f004 fa45 	bl	800590c <HAL_GPIO_WritePin>
    uint8_t header[3] = {RADIO_WRITE_REGISTER, (uint8_t)((address >> 8) & 0xFF), (uint8_t)(address & 0xFF)};
 8001482:	f107 0314 	add.w	r3, r7, #20
 8001486:	2100      	movs	r1, #0
 8001488:	460a      	mov	r2, r1
 800148a:	801a      	strh	r2, [r3, #0]
 800148c:	460a      	mov	r2, r1
 800148e:	709a      	strb	r2, [r3, #2]
 8001490:	230d      	movs	r3, #13
 8001492:	753b      	strb	r3, [r7, #20]
 8001494:	897b      	ldrh	r3, [r7, #10]
 8001496:	0a1b      	lsrs	r3, r3, #8
 8001498:	b29b      	uxth	r3, r3
 800149a:	b2db      	uxtb	r3, r3
 800149c:	757b      	strb	r3, [r7, #21]
 800149e:	897b      	ldrh	r3, [r7, #10]
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	75bb      	strb	r3, [r7, #22]
    HAL_SPI_Transmit(hspi, header, 3, HAL_MAX_DELAY);
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80014a8:	f107 0114 	add.w	r1, r7, #20
 80014ac:	f04f 33ff 	mov.w	r3, #4294967295
 80014b0:	2203      	movs	r2, #3
 80014b2:	f008 fec9 	bl	800a248 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(hspi, buffer, size, HAL_MAX_DELAY);
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80014ba:	893a      	ldrh	r2, [r7, #8]
 80014bc:	f04f 33ff 	mov.w	r3, #4294967295
 80014c0:	6879      	ldr	r1, [r7, #4]
 80014c2:	f008 fec1 	bl	800a248 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(nssPort, nssPin, GPIO_PIN_SET);
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80014d0:	2201      	movs	r2, #1
 80014d2:	4619      	mov	r1, r3
 80014d4:	f004 fa1a 	bl	800590c <HAL_GPIO_WritePin>
}
 80014d8:	bf00      	nop
 80014da:	3718      	adds	r7, #24
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}

080014e0 <_ZN9SX126xHal8WriteRegEth>:

void SX126xHal::WriteReg(uint16_t address, uint8_t value) {
 80014e0:	b590      	push	{r4, r7, lr}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	460b      	mov	r3, r1
 80014ea:	807b      	strh	r3, [r7, #2]
 80014ec:	4613      	mov	r3, r2
 80014ee:	707b      	strb	r3, [r7, #1]
    WriteRegister(address, &value, 1);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	3318      	adds	r3, #24
 80014f6:	681c      	ldr	r4, [r3, #0]
 80014f8:	1c7a      	adds	r2, r7, #1
 80014fa:	8879      	ldrh	r1, [r7, #2]
 80014fc:	2301      	movs	r3, #1
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	47a0      	blx	r4
}
 8001502:	bf00      	nop
 8001504:	370c      	adds	r7, #12
 8001506:	46bd      	mov	sp, r7
 8001508:	bd90      	pop	{r4, r7, pc}

0800150a <_ZN9SX126xHal12ReadRegisterEtPht>:

void SX126xHal::ReadRegister(uint16_t address, uint8_t *buffer, uint16_t size) {
 800150a:	b580      	push	{r7, lr}
 800150c:	b086      	sub	sp, #24
 800150e:	af00      	add	r7, sp, #0
 8001510:	60f8      	str	r0, [r7, #12]
 8001512:	607a      	str	r2, [r7, #4]
 8001514:	461a      	mov	r2, r3
 8001516:	460b      	mov	r3, r1
 8001518:	817b      	strh	r3, [r7, #10]
 800151a:	4613      	mov	r3, r2
 800151c:	813b      	strh	r3, [r7, #8]
    HAL_GPIO_WritePin(nssPort, nssPin, GPIO_PIN_RESET);
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8001528:	2200      	movs	r2, #0
 800152a:	4619      	mov	r1, r3
 800152c:	f004 f9ee 	bl	800590c <HAL_GPIO_WritePin>
    uint8_t header[3] = {RADIO_READ_REGISTER, (uint8_t)((address >> 8) & 0xFF), (uint8_t)(address & 0xFF)};
 8001530:	f107 0314 	add.w	r3, r7, #20
 8001534:	2100      	movs	r1, #0
 8001536:	460a      	mov	r2, r1
 8001538:	801a      	strh	r2, [r3, #0]
 800153a:	460a      	mov	r2, r1
 800153c:	709a      	strb	r2, [r3, #2]
 800153e:	231d      	movs	r3, #29
 8001540:	753b      	strb	r3, [r7, #20]
 8001542:	897b      	ldrh	r3, [r7, #10]
 8001544:	0a1b      	lsrs	r3, r3, #8
 8001546:	b29b      	uxth	r3, r3
 8001548:	b2db      	uxtb	r3, r3
 800154a:	757b      	strb	r3, [r7, #21]
 800154c:	897b      	ldrh	r3, [r7, #10]
 800154e:	b2db      	uxtb	r3, r3
 8001550:	75bb      	strb	r3, [r7, #22]
    HAL_SPI_Transmit(hspi, header, 3, HAL_MAX_DELAY);
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8001556:	f107 0114 	add.w	r1, r7, #20
 800155a:	f04f 33ff 	mov.w	r3, #4294967295
 800155e:	2203      	movs	r2, #3
 8001560:	f008 fe72 	bl	800a248 <HAL_SPI_Transmit>
    uint8_t dummy = 0;
 8001564:	2300      	movs	r3, #0
 8001566:	74fb      	strb	r3, [r7, #19]
    HAL_SPI_Transmit(hspi, &dummy, 1, HAL_MAX_DELAY);
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800156c:	f107 0113 	add.w	r1, r7, #19
 8001570:	f04f 33ff 	mov.w	r3, #4294967295
 8001574:	2201      	movs	r2, #1
 8001576:	f008 fe67 	bl	800a248 <HAL_SPI_Transmit>
    HAL_SPI_Receive(hspi, buffer, size, HAL_MAX_DELAY);
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800157e:	893a      	ldrh	r2, [r7, #8]
 8001580:	f04f 33ff 	mov.w	r3, #4294967295
 8001584:	6879      	ldr	r1, [r7, #4]
 8001586:	f009 f86f 	bl	800a668 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(nssPort, nssPin, GPIO_PIN_SET);
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8001594:	2201      	movs	r2, #1
 8001596:	4619      	mov	r1, r3
 8001598:	f004 f9b8 	bl	800590c <HAL_GPIO_WritePin>
}
 800159c:	bf00      	nop
 800159e:	3718      	adds	r7, #24
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <_ZN9SX126xHal7ReadRegEt>:

uint8_t SX126xHal::ReadReg(uint16_t address) {
 80015a4:	b590      	push	{r4, r7, lr}
 80015a6:	b085      	sub	sp, #20
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	460b      	mov	r3, r1
 80015ae:	807b      	strh	r3, [r7, #2]
    uint8_t value;
    ReadRegister(address, &value, 1);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	3320      	adds	r3, #32
 80015b6:	681c      	ldr	r4, [r3, #0]
 80015b8:	f107 020f 	add.w	r2, r7, #15
 80015bc:	8879      	ldrh	r1, [r7, #2]
 80015be:	2301      	movs	r3, #1
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	47a0      	blx	r4
    return value;
 80015c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3714      	adds	r7, #20
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd90      	pop	{r4, r7, pc}

080015ce <_ZN9SX126xHal11WriteBufferEhPhh>:

void SX126xHal::WriteBuffer(uint8_t offset, uint8_t *buffer, uint8_t size) {
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b086      	sub	sp, #24
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	60f8      	str	r0, [r7, #12]
 80015d6:	607a      	str	r2, [r7, #4]
 80015d8:	461a      	mov	r2, r3
 80015da:	460b      	mov	r3, r1
 80015dc:	72fb      	strb	r3, [r7, #11]
 80015de:	4613      	mov	r3, r2
 80015e0:	72bb      	strb	r3, [r7, #10]
    HAL_GPIO_WritePin(nssPort, nssPin, GPIO_PIN_RESET);
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80015ec:	2200      	movs	r2, #0
 80015ee:	4619      	mov	r1, r3
 80015f0:	f004 f98c 	bl	800590c <HAL_GPIO_WritePin>
    uint8_t header[2] = {RADIO_WRITE_BUFFER, offset};
 80015f4:	2300      	movs	r3, #0
 80015f6:	82bb      	strh	r3, [r7, #20]
 80015f8:	230e      	movs	r3, #14
 80015fa:	753b      	strb	r3, [r7, #20]
 80015fc:	7afb      	ldrb	r3, [r7, #11]
 80015fe:	757b      	strb	r3, [r7, #21]
    HAL_SPI_Transmit(hspi, header, 2, HAL_MAX_DELAY);
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8001604:	f107 0114 	add.w	r1, r7, #20
 8001608:	f04f 33ff 	mov.w	r3, #4294967295
 800160c:	2202      	movs	r2, #2
 800160e:	f008 fe1b 	bl	800a248 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(hspi, buffer, size, HAL_MAX_DELAY);
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8001616:	7abb      	ldrb	r3, [r7, #10]
 8001618:	b29a      	uxth	r2, r3
 800161a:	f04f 33ff 	mov.w	r3, #4294967295
 800161e:	6879      	ldr	r1, [r7, #4]
 8001620:	f008 fe12 	bl	800a248 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(nssPort, nssPin, GPIO_PIN_SET);
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800162e:	2201      	movs	r2, #1
 8001630:	4619      	mov	r1, r3
 8001632:	f004 f96b 	bl	800590c <HAL_GPIO_WritePin>
}
 8001636:	bf00      	nop
 8001638:	3718      	adds	r7, #24
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}

0800163e <_ZN9SX126xHal10ReadBufferEhPhh>:

void SX126xHal::ReadBuffer(uint8_t offset, uint8_t *buffer, uint8_t size) {
 800163e:	b580      	push	{r7, lr}
 8001640:	b086      	sub	sp, #24
 8001642:	af00      	add	r7, sp, #0
 8001644:	60f8      	str	r0, [r7, #12]
 8001646:	607a      	str	r2, [r7, #4]
 8001648:	461a      	mov	r2, r3
 800164a:	460b      	mov	r3, r1
 800164c:	72fb      	strb	r3, [r7, #11]
 800164e:	4613      	mov	r3, r2
 8001650:	72bb      	strb	r3, [r7, #10]
    HAL_GPIO_WritePin(nssPort, nssPin, GPIO_PIN_RESET);
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800165c:	2200      	movs	r2, #0
 800165e:	4619      	mov	r1, r3
 8001660:	f004 f954 	bl	800590c <HAL_GPIO_WritePin>
    uint8_t header[2] = {RADIO_READ_BUFFER, offset};
 8001664:	2300      	movs	r3, #0
 8001666:	82bb      	strh	r3, [r7, #20]
 8001668:	231e      	movs	r3, #30
 800166a:	753b      	strb	r3, [r7, #20]
 800166c:	7afb      	ldrb	r3, [r7, #11]
 800166e:	757b      	strb	r3, [r7, #21]
    HAL_SPI_Transmit(hspi, header, 2, HAL_MAX_DELAY);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8001674:	f107 0114 	add.w	r1, r7, #20
 8001678:	f04f 33ff 	mov.w	r3, #4294967295
 800167c:	2202      	movs	r2, #2
 800167e:	f008 fde3 	bl	800a248 <HAL_SPI_Transmit>
    uint8_t dummy = 0;
 8001682:	2300      	movs	r3, #0
 8001684:	74fb      	strb	r3, [r7, #19]
    HAL_SPI_Transmit(hspi, &dummy, 1, HAL_MAX_DELAY);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800168a:	f107 0113 	add.w	r1, r7, #19
 800168e:	f04f 33ff 	mov.w	r3, #4294967295
 8001692:	2201      	movs	r2, #1
 8001694:	f008 fdd8 	bl	800a248 <HAL_SPI_Transmit>
    HAL_SPI_Receive(hspi, buffer, size, HAL_MAX_DELAY);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800169c:	7abb      	ldrb	r3, [r7, #10]
 800169e:	b29a      	uxth	r2, r3
 80016a0:	f04f 33ff 	mov.w	r3, #4294967295
 80016a4:	6879      	ldr	r1, [r7, #4]
 80016a6:	f008 ffdf 	bl	800a668 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(nssPort, nssPin, GPIO_PIN_SET);
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80016b4:	2201      	movs	r2, #1
 80016b6:	4619      	mov	r1, r3
 80016b8:	f004 f928 	bl	800590c <HAL_GPIO_WritePin>
}
 80016bc:	bf00      	nop
 80016be:	3718      	adds	r7, #24
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <_ZN9SX126xHal12GetDioStatusEv>:

uint8_t SX126xHal::GetDioStatus(void) {
 80016c4:	b590      	push	{r4, r7, lr}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
    return (HAL_GPIO_ReadPin(dio3Port, dio3Pin) << 3) | (HAL_GPIO_ReadPin(dio2Port, dio2Pin) << 2) |
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80016d6:	4619      	mov	r1, r3
 80016d8:	4610      	mov	r0, r2
 80016da:	f004 f8ff 	bl	80058dc <HAL_GPIO_ReadPin>
 80016de:	4603      	mov	r3, r0
 80016e0:	00db      	lsls	r3, r3, #3
 80016e2:	b25c      	sxtb	r4, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80016ee:	4619      	mov	r1, r3
 80016f0:	4610      	mov	r0, r2
 80016f2:	f004 f8f3 	bl	80058dc <HAL_GPIO_ReadPin>
 80016f6:	4603      	mov	r3, r0
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	b25b      	sxtb	r3, r3
 80016fc:	4323      	orrs	r3, r4
 80016fe:	b25c      	sxtb	r4, r3
           (HAL_GPIO_ReadPin(dio1Port, dio1Pin) << 1) | (HAL_GPIO_ReadPin(busyPort, busyPin));
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800170a:	4619      	mov	r1, r3
 800170c:	4610      	mov	r0, r2
 800170e:	f004 f8e5 	bl	80058dc <HAL_GPIO_ReadPin>
 8001712:	4603      	mov	r3, r0
 8001714:	005b      	lsls	r3, r3, #1
    return (HAL_GPIO_ReadPin(dio3Port, dio3Pin) << 3) | (HAL_GPIO_ReadPin(dio2Port, dio2Pin) << 2) |
 8001716:	b25b      	sxtb	r3, r3
 8001718:	4323      	orrs	r3, r4
 800171a:	b25c      	sxtb	r4, r3
           (HAL_GPIO_ReadPin(dio1Port, dio1Pin) << 1) | (HAL_GPIO_ReadPin(busyPort, busyPin));
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001726:	4619      	mov	r1, r3
 8001728:	4610      	mov	r0, r2
 800172a:	f004 f8d7 	bl	80058dc <HAL_GPIO_ReadPin>
 800172e:	4603      	mov	r3, r0
 8001730:	b25b      	sxtb	r3, r3
 8001732:	4323      	orrs	r3, r4
 8001734:	b25b      	sxtb	r3, r3
 8001736:	b2db      	uxtb	r3, r3
}
 8001738:	4618      	mov	r0, r3
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	bd90      	pop	{r4, r7, pc}

08001740 <_ZN9SX126xHal13GetDeviceTypeEv>:

uint8_t SX126xHal::GetDeviceType(void) {
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
        return SX1262;
 8001748:	2301      	movs	r3, #1
}
 800174a:	4618      	mov	r0, r3
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr

08001756 <_ZN9SX126xHal13GetFreqSelectEv>:

uint8_t SX126xHal::GetFreqSelect(void) {
 8001756:	b480      	push	{r7}
 8001758:	b083      	sub	sp, #12
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
        return MATCHING_FREQ_868;
 800175e:	2306      	movs	r3, #6
}
 8001760:	4618      	mov	r0, r3
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <_ZN9SX126xHal7AntSwOnEv>:

void SX126xHal::AntSwOn(void) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(antSwPort, antSwPin, GPIO_PIN_SET);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 800177e:	2201      	movs	r2, #1
 8001780:	4619      	mov	r1, r3
 8001782:	f004 f8c3 	bl	800590c <HAL_GPIO_WritePin>
}
 8001786:	bf00      	nop
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <_ZN9SX126xHal8AntSwOffEv>:

void SX126xHal::AntSwOff(void) {
 800178e:	b580      	push	{r7, lr}
 8001790:	b082      	sub	sp, #8
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(antSwPort, antSwPin, GPIO_PIN_RESET);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 80017a0:	2200      	movs	r2, #0
 80017a2:	4619      	mov	r1, r3
 80017a4:	f004 f8b2 	bl	800590c <HAL_GPIO_WritePin>
}
 80017a8:	bf00      	nop
 80017aa:	3708      	adds	r7, #8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <_ZN9SX126xHal13InvokeHandlerEv>:

// Method to invoke the handler
void SX126xHal::InvokeHandler(void) {
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
	if (this->dio1IrqHandler) { // Check if the handler is set
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d107      	bne.n	80017d0 <_ZN9SX126xHal13InvokeHandlerEv+0x20>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017c4:	f003 0301 	and.w	r3, r3, #1
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d101      	bne.n	80017d0 <_ZN9SX126xHal13InvokeHandlerEv+0x20>
 80017cc:	2301      	movs	r3, #1
 80017ce:	e000      	b.n	80017d2 <_ZN9SX126xHal13InvokeHandlerEv+0x22>
 80017d0:	2300      	movs	r3, #0
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d01a      	beq.n	800180c <_ZN9SX126xHal13InvokeHandlerEv+0x5c>
		(this->*dio1IrqHandler)(); // Call the member function
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80017dc:	1052      	asrs	r2, r2, #1
 80017de:	1899      	adds	r1, r3, r2
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017e4:	f003 0301 	and.w	r3, r3, #1
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d102      	bne.n	80017f2 <_ZN9SX126xHal13InvokeHandlerEv+0x42>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017f0:	e009      	b.n	8001806 <_ZN9SX126xHal13InvokeHandlerEv+0x56>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80017f8:	1052      	asrs	r2, r2, #1
 80017fa:	4413      	add	r3, r2
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001802:	4413      	add	r3, r2
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4608      	mov	r0, r1
 8001808:	4798      	blx	r3
    } else {
    	printf("No IRQ handler assigned!");
    }
}
 800180a:	e002      	b.n	8001812 <_ZN9SX126xHal13InvokeHandlerEv+0x62>
    	printf("No IRQ handler assigned!");
 800180c:	4803      	ldr	r0, [pc, #12]	@ (800181c <_ZN9SX126xHal13InvokeHandlerEv+0x6c>)
 800180e:	f00b fb31 	bl	800ce74 <iprintf>
}
 8001812:	bf00      	nop
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	080106c8 	.word	0x080106c8

08001820 <_ZN6SX126x4InitEv>:
 */
static bool ImageCalibrated = false;


void SX126x::Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
    CalibrationParams_t calibParam;

    Reset();
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	3308      	adds	r3, #8
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	4798      	blx	r3
    /*
    uint32_t value = ReadReg(0x08D8);
    value = value | 0x1E;
    WriteReg(0x08D8, value);
	*/
    IoIrqInit(dioIrq);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	3330      	adds	r3, #48	@ 0x30
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	687a      	ldr	r2, [r7, #4]
 800183e:	322c      	adds	r2, #44	@ 0x2c
 8001840:	ca06      	ldmia	r2, {r1, r2}
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	4798      	blx	r3

    Wakeup();
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	333c      	adds	r3, #60	@ 0x3c
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	4798      	blx	r3
    SetStandby(STDBY_RC);
 8001852:	2100      	movs	r1, #0
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f000 f8ed 	bl	8001a34 <_ZN6SX126x10SetStandbyE19RadioStandbyModes_t>

    // Configure TCXO or XTAL based on hardware detection logic

    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET)
 800185a:	2101      	movs	r1, #1
 800185c:	4820      	ldr	r0, [pc, #128]	@ (80018e0 <_ZN6SX126x4InitEv+0xc0>)
 800185e:	f004 f83d 	bl	80058dc <HAL_GPIO_ReadPin>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	bf0c      	ite	eq
 8001868:	2301      	moveq	r3, #1
 800186a:	2300      	movne	r3, #0
 800186c:	b2db      	uxtb	r3, r3
 800186e:	2b00      	cmp	r3, #0
 8001870:	d00b      	beq.n	800188a <_ZN6SX126x4InitEv+0x6a>
    {
        SetDio3AsTcxoCtrl(TCXO_CTRL_1_7V, 320); // 5 ms
 8001872:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001876:	2101      	movs	r1, #1
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	f000 f9b7 	bl	8001bec <_ZN6SX126x17SetDio3AsTcxoCtrlE22RadioTcxoCtrlVoltage_tm>
        calibParam.Value = 0x7F;
 800187e:	237f      	movs	r3, #127	@ 0x7f
 8001880:	733b      	strb	r3, [r7, #12]
        Calibrate(calibParam);
 8001882:	7b39      	ldrb	r1, [r7, #12]
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	f000 f913 	bl	8001ab0 <_ZN6SX126x9CalibrateE19CalibrationParams_t>
    }

    SetPollingMode();
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f000 fce0 	bl	8002250 <_ZN6SX126x14SetPollingModeEv>

    AntSwOn();
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	334c      	adds	r3, #76	@ 0x4c
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	4798      	blx	r3
    SetDio2AsRfSwitchCtrl(true);
 800189c:	2101      	movs	r1, #1
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f000 f991 	bl	8001bc6 <_ZN6SX126x21SetDio2AsRfSwitchCtrlEh>

    OperatingMode = MODE_STDBY_RC;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2201      	movs	r2, #1
 80018a8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    SetPacketType(PACKET_TYPE_LORA);
 80018ac:	2101      	movs	r1, #1
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	f000 f9fa 	bl	8001ca8 <_ZN6SX126x13SetPacketTypeE18RadioPacketTypes_t>

#ifdef USE_CONFIG_PUBLIC_NETWORK
    WriteReg(REG_LR_SYNCWORD, (LORA_MAC_PUBLIC_SYNCWORD >> 8) & 0xFF);
    WriteReg(REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF);
#else
    WriteReg(REG_LR_SYNCWORD, (LORA_MAC_PRIVATE_SYNCWORD >> 8) & 0xFF);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	331c      	adds	r3, #28
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2214      	movs	r2, #20
 80018be:	f44f 61e8 	mov.w	r1, #1856	@ 0x740
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	4798      	blx	r3
    WriteReg(REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	331c      	adds	r3, #28
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2224      	movs	r2, #36	@ 0x24
 80018d0:	f240 7141 	movw	r1, #1857	@ 0x741
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	4798      	blx	r3
#endif
}
 80018d8:	bf00      	nop
 80018da:	3710      	adds	r7, #16
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	42020400 	.word	0x42020400

080018e4 <_ZN6SX126x16CheckDeviceReadyEv>:
{

}

void SX126x::CheckDeviceReady(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
    if ((GetOperatingMode() == MODE_SLEEP) || (GetOperatingMode() == MODE_RX_DC))
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	3334      	adds	r3, #52	@ 0x34
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	4798      	blx	r3
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d008      	beq.n	8001910 <_ZN6SX126x16CheckDeviceReadyEv+0x2c>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	3334      	adds	r3, #52	@ 0x34
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	4798      	blx	r3
 800190a:	4603      	mov	r3, r0
 800190c:	2b06      	cmp	r3, #6
 800190e:	d101      	bne.n	8001914 <_ZN6SX126x16CheckDeviceReadyEv+0x30>
 8001910:	2301      	movs	r3, #1
 8001912:	e000      	b.n	8001916 <_ZN6SX126x16CheckDeviceReadyEv+0x32>
 8001914:	2300      	movs	r3, #0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d00b      	beq.n	8001932 <_ZN6SX126x16CheckDeviceReadyEv+0x4e>
    {
        Wakeup();
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	333c      	adds	r3, #60	@ 0x3c
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	4798      	blx	r3
        AntSwOn();
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	334c      	adds	r3, #76	@ 0x4c
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	4798      	blx	r3
    }
}
 8001932:	bf00      	nop
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <_ZN6SX126x16GetOperatingModeEv>:

RadioOperatingModes_t SX126x::GetOperatingMode( void )
{
 800193a:	b480      	push	{r7}
 800193c:	b083      	sub	sp, #12
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]
    return OperatingMode;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
}
 8001948:	4618      	mov	r0, r3
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <_ZN6SX126x10GetPayloadEPhS0_h>:
{
    WriteBuffer( 0x00, payload, size );
}

uint8_t SX126x::GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8001954:	b590      	push	{r4, r7, lr}
 8001956:	b087      	sub	sp, #28
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
 8001960:	70fb      	strb	r3, [r7, #3]
    uint8_t offset = 0;
 8001962:	2300      	movs	r3, #0
 8001964:	75fb      	strb	r3, [r7, #23]

    GetRxBufferStatus( size, &offset );
 8001966:	f107 0317 	add.w	r3, r7, #23
 800196a:	461a      	mov	r2, r3
 800196c:	6879      	ldr	r1, [r7, #4]
 800196e:	68f8      	ldr	r0, [r7, #12]
 8001970:	f000 fba5 	bl	80020be <_ZN6SX126x17GetRxBufferStatusEPhS0_>
    if( *size > maxSize )
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	78fa      	ldrb	r2, [r7, #3]
 800197a:	429a      	cmp	r2, r3
 800197c:	d201      	bcs.n	8001982 <_ZN6SX126x10GetPayloadEPhS0_h+0x2e>
    {
        return 1;
 800197e:	2301      	movs	r3, #1
 8001980:	e00a      	b.n	8001998 <_ZN6SX126x10GetPayloadEPhS0_h+0x44>
    }
    ReadBuffer( offset, buffer, *size );
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	332c      	adds	r3, #44	@ 0x2c
 8001988:	681c      	ldr	r4, [r3, #0]
 800198a:	7df9      	ldrb	r1, [r7, #23]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	68ba      	ldr	r2, [r7, #8]
 8001992:	68f8      	ldr	r0, [r7, #12]
 8001994:	47a0      	blx	r4
    return 0;
 8001996:	2300      	movs	r3, #0
}
 8001998:	4618      	mov	r0, r3
 800199a:	371c      	adds	r7, #28
 800199c:	46bd      	mov	sp, r7
 800199e:	bd90      	pop	{r4, r7, pc}

080019a0 <_ZN6SX126x10SetCrcSeedEt>:
    WriteRegister( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
    return 0;
}

void SX126x::SetCrcSeed( uint16_t seed )
{
 80019a0:	b590      	push	{r4, r7, lr}
 80019a2:	b085      	sub	sp, #20
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	460b      	mov	r3, r1
 80019aa:	807b      	strh	r3, [r7, #2]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 80019ac:	887b      	ldrh	r3, [r7, #2]
 80019ae:	0a1b      	lsrs	r3, r3, #8
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 80019b6:	887b      	ldrh	r3, [r7, #2]
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	737b      	strb	r3, [r7, #13]

    switch( GetPacketType( ) )
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f000 f98a 	bl	8001cd6 <_ZN6SX126x13GetPacketTypeEv>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d10b      	bne.n	80019e0 <_ZN6SX126x10SetCrcSeedEt+0x40>
    {
        case PACKET_TYPE_GFSK:
            WriteRegister( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	3318      	adds	r3, #24
 80019ce:	681c      	ldr	r4, [r3, #0]
 80019d0:	f107 020c 	add.w	r2, r7, #12
 80019d4:	2302      	movs	r3, #2
 80019d6:	f240 61bc 	movw	r1, #1724	@ 0x6bc
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	47a0      	blx	r4
            break;
 80019de:	e000      	b.n	80019e2 <_ZN6SX126x10SetCrcSeedEt+0x42>

        default:
            break;
 80019e0:	bf00      	nop
    }
}
 80019e2:	bf00      	nop
 80019e4:	3714      	adds	r7, #20
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd90      	pop	{r4, r7, pc}

080019ea <_ZN6SX126x16SetCrcPolynomialEt>:

void SX126x::SetCrcPolynomial( uint16_t polynomial )
{
 80019ea:	b590      	push	{r4, r7, lr}
 80019ec:	b085      	sub	sp, #20
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
 80019f2:	460b      	mov	r3, r1
 80019f4:	807b      	strh	r3, [r7, #2]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 80019f6:	887b      	ldrh	r3, [r7, #2]
 80019f8:	0a1b      	lsrs	r3, r3, #8
 80019fa:	b29b      	uxth	r3, r3
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8001a00:	887b      	ldrh	r3, [r7, #2]
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	737b      	strb	r3, [r7, #13]

    switch( GetPacketType( ) )
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f000 f965 	bl	8001cd6 <_ZN6SX126x13GetPacketTypeEv>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d10b      	bne.n	8001a2a <_ZN6SX126x16SetCrcPolynomialEt+0x40>
    {
        case PACKET_TYPE_GFSK:
            WriteRegister( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	3318      	adds	r3, #24
 8001a18:	681c      	ldr	r4, [r3, #0]
 8001a1a:	f107 020c 	add.w	r2, r7, #12
 8001a1e:	2302      	movs	r3, #2
 8001a20:	f240 61be 	movw	r1, #1726	@ 0x6be
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	47a0      	blx	r4
            break;
 8001a28:	e000      	b.n	8001a2c <_ZN6SX126x16SetCrcPolynomialEt+0x42>

        default:
            break;
 8001a2a:	bf00      	nop
    }
}
 8001a2c:	bf00      	nop
 8001a2e:	3714      	adds	r7, #20
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd90      	pop	{r4, r7, pc}

08001a34 <_ZN6SX126x10SetStandbyE19RadioStandbyModes_t>:
    WriteCommand(RADIO_SET_SLEEP, &sleepConfig.Value, 1);
    OperatingMode = MODE_SLEEP;
}

void SX126x::SetStandby(RadioStandbyModes_t standbyConfig)
{
 8001a34:	b590      	push	{r4, r7, lr}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	70fb      	strb	r3, [r7, #3]
    WriteCommand(RADIO_SET_STANDBY, (uint8_t *)&standbyConfig, 1);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	3310      	adds	r3, #16
 8001a46:	681c      	ldr	r4, [r3, #0]
 8001a48:	1cfa      	adds	r2, r7, #3
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	2180      	movs	r1, #128	@ 0x80
 8001a4e:	6878      	ldr	r0, [r7, #4]
 8001a50:	47a0      	blx	r4
    OperatingMode = (standbyConfig == STDBY_RC) ? MODE_STDBY_RC : MODE_STDBY_XOSC;
 8001a52:	78fb      	ldrb	r3, [r7, #3]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d101      	bne.n	8001a5c <_ZN6SX126x10SetStandbyE19RadioStandbyModes_t+0x28>
 8001a58:	2201      	movs	r2, #1
 8001a5a:	e000      	b.n	8001a5e <_ZN6SX126x10SetStandbyE19RadioStandbyModes_t+0x2a>
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 8001a64:	bf00      	nop
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd90      	pop	{r4, r7, pc}

08001a6c <_ZN6SX126x5SetRxEm>:
    buf[2] = ( uint8_t )( timeout & 0xFF );
    WriteCommand( RADIO_SET_RX, buf, 3 );
}

void SX126x::SetRx(uint32_t timeout)
{
 8001a6c:	b590      	push	{r4, r7, lr}
 8001a6e:	b085      	sub	sp, #20
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2205      	movs	r2, #5
 8001a7a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    buf[0] = (uint8_t)((timeout >> 16) & 0xFF);
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	0c1b      	lsrs	r3, r3, #16
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	733b      	strb	r3, [r7, #12]
    buf[1] = (uint8_t)((timeout >> 8) & 0xFF);
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	0a1b      	lsrs	r3, r3, #8
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	737b      	strb	r3, [r7, #13]
    buf[2] = (uint8_t)(timeout & 0xFF);
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	73bb      	strb	r3, [r7, #14]
    WriteCommand(RADIO_SET_RX, buf, 3);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	3310      	adds	r3, #16
 8001a9a:	681c      	ldr	r4, [r3, #0]
 8001a9c:	f107 020c 	add.w	r2, r7, #12
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	2182      	movs	r1, #130	@ 0x82
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	47a0      	blx	r4
}
 8001aa8:	bf00      	nop
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd90      	pop	{r4, r7, pc}

08001ab0 <_ZN6SX126x9CalibrateE19CalibrationParams_t>:
#endif
    WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
}

void SX126x::Calibrate( CalibrationParams_t calibParam )
{
 8001ab0:	b590      	push	{r4, r7, lr}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	7039      	strb	r1, [r7, #0]
    WriteCommand( RADIO_CALIBRATE, &calibParam.Value, 1 );
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	3310      	adds	r3, #16
 8001ac0:	681c      	ldr	r4, [r3, #0]
 8001ac2:	463a      	mov	r2, r7
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	2189      	movs	r1, #137	@ 0x89
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	47a0      	blx	r4
}
 8001acc:	bf00      	nop
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd90      	pop	{r4, r7, pc}

08001ad4 <_ZN6SX126x11SetPaConfigEhhhh>:
    }
    WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
}

void SX126x::SetPaConfig( uint8_t paDutyCycle, uint8_t HpMax, uint8_t deviceSel, uint8_t paLUT )
{
 8001ad4:	b590      	push	{r4, r7, lr}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	4608      	mov	r0, r1
 8001ade:	4611      	mov	r1, r2
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	70fb      	strb	r3, [r7, #3]
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	70bb      	strb	r3, [r7, #2]
 8001aea:	4613      	mov	r3, r2
 8001aec:	707b      	strb	r3, [r7, #1]

#ifdef ADV_DEBUG
    printf("SetPaConfig ");
#endif

    buf[0] = paDutyCycle;
 8001aee:	78fb      	ldrb	r3, [r7, #3]
 8001af0:	733b      	strb	r3, [r7, #12]
    buf[1] = HpMax;
 8001af2:	78bb      	ldrb	r3, [r7, #2]
 8001af4:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 8001af6:	787b      	ldrb	r3, [r7, #1]
 8001af8:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLUT;
 8001afa:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001afe:	73fb      	strb	r3, [r7, #15]
    WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	3310      	adds	r3, #16
 8001b06:	681c      	ldr	r4, [r3, #0]
 8001b08:	f107 020c 	add.w	r2, r7, #12
 8001b0c:	2304      	movs	r3, #4
 8001b0e:	2195      	movs	r1, #149	@ 0x95
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	47a0      	blx	r4
}
 8001b14:	bf00      	nop
 8001b16:	3714      	adds	r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd90      	pop	{r4, r7, pc}

08001b1c <_ZN6SX126x15SetDioIrqParamsEtttt>:
{
    WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SX126x::SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8001b1c:	b590      	push	{r4, r7, lr}
 8001b1e:	b087      	sub	sp, #28
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	4608      	mov	r0, r1
 8001b26:	4611      	mov	r1, r2
 8001b28:	461a      	mov	r2, r3
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	817b      	strh	r3, [r7, #10]
 8001b2e:	460b      	mov	r3, r1
 8001b30:	813b      	strh	r3, [r7, #8]
 8001b32:	4613      	mov	r3, r2
 8001b34:	80fb      	strh	r3, [r7, #6]

#ifdef ADV_DEBUG
    printf("SetDioIrqParams ");
#endif

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8001b36:	897b      	ldrh	r3, [r7, #10]
 8001b38:	0a1b      	lsrs	r3, r3, #8
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	743b      	strb	r3, [r7, #16]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8001b40:	897b      	ldrh	r3, [r7, #10]
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	747b      	strb	r3, [r7, #17]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8001b46:	893b      	ldrh	r3, [r7, #8]
 8001b48:	0a1b      	lsrs	r3, r3, #8
 8001b4a:	b29b      	uxth	r3, r3
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	74bb      	strb	r3, [r7, #18]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8001b50:	893b      	ldrh	r3, [r7, #8]
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	74fb      	strb	r3, [r7, #19]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	0a1b      	lsrs	r3, r3, #8
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	753b      	strb	r3, [r7, #20]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8001b60:	88fb      	ldrh	r3, [r7, #6]
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	757b      	strb	r3, [r7, #21]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8001b66:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001b68:	0a1b      	lsrs	r3, r3, #8
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	75bb      	strb	r3, [r7, #22]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8001b70:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	75fb      	strb	r3, [r7, #23]
    WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	3310      	adds	r3, #16
 8001b7c:	681c      	ldr	r4, [r3, #0]
 8001b7e:	f107 0210 	add.w	r2, r7, #16
 8001b82:	2308      	movs	r3, #8
 8001b84:	2108      	movs	r1, #8
 8001b86:	68f8      	ldr	r0, [r7, #12]
 8001b88:	47a0      	blx	r4
}
 8001b8a:	bf00      	nop
 8001b8c:	371c      	adds	r7, #28
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd90      	pop	{r4, r7, pc}

08001b92 <_ZN6SX126x12GetIrqStatusEv>:

uint16_t SX126x::GetIrqStatus( void )
{
 8001b92:	b590      	push	{r4, r7, lr}
 8001b94:	b085      	sub	sp, #20
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
    uint8_t irqStatus[2];

    ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	3314      	adds	r3, #20
 8001ba0:	681c      	ldr	r4, [r3, #0]
 8001ba2:	f107 020c 	add.w	r2, r7, #12
 8001ba6:	2302      	movs	r3, #2
 8001ba8:	2112      	movs	r1, #18
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	47a0      	blx	r4
    return ( irqStatus[0] << 8 ) | irqStatus[1];
 8001bae:	7b3b      	ldrb	r3, [r7, #12]
 8001bb0:	021b      	lsls	r3, r3, #8
 8001bb2:	b21a      	sxth	r2, r3
 8001bb4:	7b7b      	ldrb	r3, [r7, #13]
 8001bb6:	b21b      	sxth	r3, r3
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	b21b      	sxth	r3, r3
 8001bbc:	b29b      	uxth	r3, r3
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3714      	adds	r7, #20
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd90      	pop	{r4, r7, pc}

08001bc6 <_ZN6SX126x21SetDio2AsRfSwitchCtrlEh>:

void SX126x::SetDio2AsRfSwitchCtrl( uint8_t enable )
{
 8001bc6:	b590      	push	{r4, r7, lr}
 8001bc8:	b083      	sub	sp, #12
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
 8001bce:	460b      	mov	r3, r1
 8001bd0:	70fb      	strb	r3, [r7, #3]
#ifdef ADV_DEBUG
    printf("SetDio2AsRfSwitchCtrl ");
#endif
    WriteCommand( RADIO_SET_RFSWITCHMODE, &enable, 1 );
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	3310      	adds	r3, #16
 8001bd8:	681c      	ldr	r4, [r3, #0]
 8001bda:	1cfa      	adds	r2, r7, #3
 8001bdc:	2301      	movs	r3, #1
 8001bde:	219d      	movs	r1, #157	@ 0x9d
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	47a0      	blx	r4
}
 8001be4:	bf00      	nop
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd90      	pop	{r4, r7, pc}

08001bec <_ZN6SX126x17SetDio3AsTcxoCtrlE22RadioTcxoCtrlVoltage_tm>:

void SX126x::SetDio3AsTcxoCtrl(RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout)
{
 8001bec:	b590      	push	{r4, r7, lr}
 8001bee:	b087      	sub	sp, #28
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	607a      	str	r2, [r7, #4]
 8001bf8:	72fb      	strb	r3, [r7, #11]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8001bfa:	7afb      	ldrb	r3, [r7, #11]
 8001bfc:	f003 0307 	and.w	r3, r3, #7
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	753b      	strb	r3, [r7, #20]
    buf[1] = (uint8_t)((timeout >> 16) & 0xFF);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	0c1b      	lsrs	r3, r3, #16
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	757b      	strb	r3, [r7, #21]
    buf[2] = (uint8_t)((timeout >> 8) & 0xFF);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	0a1b      	lsrs	r3, r3, #8
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	75bb      	strb	r3, [r7, #22]
    buf[3] = (uint8_t)(timeout & 0xFF);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	75fb      	strb	r3, [r7, #23]
    WriteCommand(RADIO_SET_TCXOMODE, buf, 4);
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	3310      	adds	r3, #16
 8001c20:	681c      	ldr	r4, [r3, #0]
 8001c22:	f107 0214 	add.w	r2, r7, #20
 8001c26:	2304      	movs	r3, #4
 8001c28:	2197      	movs	r1, #151	@ 0x97
 8001c2a:	68f8      	ldr	r0, [r7, #12]
 8001c2c:	47a0      	blx	r4
}
 8001c2e:	bf00      	nop
 8001c30:	371c      	adds	r7, #28
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd90      	pop	{r4, r7, pc}
	...

08001c38 <_ZN6SX126x14SetRfFrequencyEm>:

void SX126x::SetRfFrequency(uint32_t frequency)
{
 8001c38:	b590      	push	{r4, r7, lr}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
 8001c40:	6039      	str	r1, [r7, #0]
    uint8_t buf[4];
    uint32_t freq = (uint32_t)((double)frequency / (double)FREQ_STEP);
 8001c42:	6838      	ldr	r0, [r7, #0]
 8001c44:	f7fe fc6e 	bl	8000524 <__aeabi_ui2d>
 8001c48:	a315      	add	r3, pc, #84	@ (adr r3, 8001ca0 <_ZN6SX126x14SetRfFrequencyEm+0x68>)
 8001c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c4e:	f7fe fe0d 	bl	800086c <__aeabi_ddiv>
 8001c52:	4602      	mov	r2, r0
 8001c54:	460b      	mov	r3, r1
 8001c56:	4610      	mov	r0, r2
 8001c58:	4619      	mov	r1, r3
 8001c5a:	f7fe ffb5 	bl	8000bc8 <__aeabi_d2uiz>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	60fb      	str	r3, [r7, #12]

    buf[0] = (uint8_t)((freq >> 24) & 0xFF);
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	0e1b      	lsrs	r3, r3, #24
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)((freq >> 16) & 0xFF);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	0c1b      	lsrs	r3, r3, #16
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	727b      	strb	r3, [r7, #9]
    buf[2] = (uint8_t)((freq >> 8) & 0xFF);
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	0a1b      	lsrs	r3, r3, #8
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	72bb      	strb	r3, [r7, #10]
    buf[3] = (uint8_t)(freq & 0xFF);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	72fb      	strb	r3, [r7, #11]
    WriteCommand(RADIO_SET_RFFREQUENCY, buf, 4);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	3310      	adds	r3, #16
 8001c86:	681c      	ldr	r4, [r3, #0]
 8001c88:	f107 0208 	add.w	r2, r7, #8
 8001c8c:	2304      	movs	r3, #4
 8001c8e:	2186      	movs	r1, #134	@ 0x86
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	47a0      	blx	r4
}
 8001c94:	bf00      	nop
 8001c96:	3714      	adds	r7, #20
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd90      	pop	{r4, r7, pc}
 8001c9c:	f3af 8000 	nop.w
 8001ca0:	00000000 	.word	0x00000000
 8001ca4:	3fee8480 	.word	0x3fee8480

08001ca8 <_ZN6SX126x13SetPacketTypeE18RadioPacketTypes_t>:

void SX126x::SetPacketType( RadioPacketTypes_t packetType )
{
 8001ca8:	b590      	push	{r4, r7, lr}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	70fb      	strb	r3, [r7, #3]
#ifdef ADV_DEBUG
    printf("SetPacketType ");
#endif

    // Save packet type internally to avoid questioning the radio
    this->PacketType = packetType;
 8001cb4:	78fa      	ldrb	r2, [r7, #3]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	3310      	adds	r3, #16
 8001cc2:	681c      	ldr	r4, [r3, #0]
 8001cc4:	1cfa      	adds	r2, r7, #3
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	218a      	movs	r1, #138	@ 0x8a
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	47a0      	blx	r4
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd90      	pop	{r4, r7, pc}

08001cd6 <_ZN6SX126x13GetPacketTypeEv>:

RadioPacketTypes_t SX126x::GetPacketType( void )
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b083      	sub	sp, #12
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
    return this->PacketType;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	370c      	adds	r7, #12
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr

08001cf0 <_ZN6SX126x11SetTxParamsEa16RadioRampTimes_t>:

void SX126x::SetTxParams( int8_t power, RadioRampTimes_t rampTime )
{
 8001cf0:	b590      	push	{r4, r7, lr}
 8001cf2:	b087      	sub	sp, #28
 8001cf4:	af02      	add	r7, sp, #8
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	70fb      	strb	r3, [r7, #3]
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	70bb      	strb	r3, [r7, #2]
	uint8_t buf[2];

	SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 8001d00:	2301      	movs	r3, #1
 8001d02:	9300      	str	r3, [sp, #0]
 8001d04:	2300      	movs	r3, #0
 8001d06:	2207      	movs	r2, #7
 8001d08:	2104      	movs	r1, #4
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f7ff fee2 	bl	8001ad4 <_ZN6SX126x11SetPaConfigEhhhh>
	power = 22;
 8001d10:	2316      	movs	r3, #22
 8001d12:	70fb      	strb	r3, [r7, #3]
	WriteReg( REG_OCP, 0x38 ); // current max 160mA for the whole device
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	331c      	adds	r3, #28
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2238      	movs	r2, #56	@ 0x38
 8001d1e:	f640 01e7 	movw	r1, #2279	@ 0x8e7
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	4798      	blx	r3
	buf[0] = power;
 8001d26:	78fb      	ldrb	r3, [r7, #3]
 8001d28:	733b      	strb	r3, [r7, #12]
	buf[1] = RADIO_RAMP_200_US;
 8001d2a:	2304      	movs	r3, #4
 8001d2c:	737b      	strb	r3, [r7, #13]

	WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	3310      	adds	r3, #16
 8001d34:	681c      	ldr	r4, [r3, #0]
 8001d36:	f107 020c 	add.w	r2, r7, #12
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	218e      	movs	r1, #142	@ 0x8e
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	47a0      	blx	r4
}
 8001d42:	bf00      	nop
 8001d44:	3714      	adds	r7, #20
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd90      	pop	{r4, r7, pc}
 8001d4a:	0000      	movs	r0, r0
 8001d4c:	0000      	movs	r0, r0
	...

08001d50 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t>:

void SX126x::SetModulationParams( ModulationParams_t *modulationParams )
{
 8001d50:	b590      	push	{r4, r7, lr}
 8001d52:	b087      	sub	sp, #28
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
    uint8_t n;
    uint32_t tempVal = 0;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	613b      	str	r3, [r7, #16]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8001d5e:	4a72      	ldr	r2, [pc, #456]	@ (8001f28 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x1d8>)
 8001d60:	f107 0308 	add.w	r3, r7, #8
 8001d64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d68:	e883 0003 	stmia.w	r3, {r0, r1}
    printf("SetModulationParams ");
#endif

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( this->PacketType != modulationParams->PacketType )
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d005      	beq.n	8001d86 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x36>
    {
        this->SetPacketType( modulationParams->PacketType );
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	4619      	mov	r1, r3
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f7ff ff91 	bl	8001ca8 <_ZN6SX126x13SetPacketTypeE18RadioPacketTypes_t>
    }

    switch( modulationParams->PacketType )
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d002      	beq.n	8001d94 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x44>
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d04e      	beq.n	8001e30 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0xe0>
        buf[2] = modulationParams->Params.LoRa.CodingRate;
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
        break;
    default:
    case PACKET_TYPE_NONE:
        return;
 8001d92:	e0be      	b.n	8001f12 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x1c2>
        n = 8;
 8001d94:	2308      	movs	r3, #8
 8001d96:	75fb      	strb	r3, [r7, #23]
        tempVal = ( uint32_t )( 32 * ( ( double )XTAL_FREQ / ( double )modulationParams->Params.Gfsk.BitRate ) );
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7fe fbc1 	bl	8000524 <__aeabi_ui2d>
 8001da2:	4602      	mov	r2, r0
 8001da4:	460b      	mov	r3, r1
 8001da6:	a15c      	add	r1, pc, #368	@ (adr r1, 8001f18 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x1c8>)
 8001da8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001dac:	f7fe fd5e 	bl	800086c <__aeabi_ddiv>
 8001db0:	4602      	mov	r2, r0
 8001db2:	460b      	mov	r3, r1
 8001db4:	4610      	mov	r0, r2
 8001db6:	4619      	mov	r1, r3
 8001db8:	f04f 0200 	mov.w	r2, #0
 8001dbc:	4b5b      	ldr	r3, [pc, #364]	@ (8001f2c <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x1dc>)
 8001dbe:	f7fe fc2b 	bl	8000618 <__aeabi_dmul>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	4610      	mov	r0, r2
 8001dc8:	4619      	mov	r1, r3
 8001dca:	f7fe fefd 	bl	8000bc8 <__aeabi_d2uiz>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	613b      	str	r3, [r7, #16]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	0c1b      	lsrs	r3, r3, #16
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	0a1b      	lsrs	r3, r3, #8
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	7b1b      	ldrb	r3, [r3, #12]
 8001dec:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	7b5b      	ldrb	r3, [r3, #13]
 8001df2:	733b      	strb	r3, [r7, #12]
        tempVal = ( uint32_t )( ( double )modulationParams->Params.Gfsk.Fdev / ( double )FREQ_STEP );
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7fe fb93 	bl	8000524 <__aeabi_ui2d>
 8001dfe:	a348      	add	r3, pc, #288	@ (adr r3, 8001f20 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x1d0>)
 8001e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e04:	f7fe fd32 	bl	800086c <__aeabi_ddiv>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	4610      	mov	r0, r2
 8001e0e:	4619      	mov	r1, r3
 8001e10:	f7fe feda 	bl	8000bc8 <__aeabi_d2uiz>
 8001e14:	4603      	mov	r3, r0
 8001e16:	613b      	str	r3, [r7, #16]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	0c1b      	lsrs	r3, r3, #16
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	0a1b      	lsrs	r3, r3, #8
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	73fb      	strb	r3, [r7, #15]
        break;
 8001e2e:	e065      	b.n	8001efc <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x1ac>
        n = 4;
 8001e30:	2304      	movs	r3, #4
 8001e32:	75fb      	strb	r3, [r7, #23]
        switch( modulationParams->Params.LoRa.Bandwidth )
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	7c5b      	ldrb	r3, [r3, #17]
 8001e38:	2b0a      	cmp	r3, #10
 8001e3a:	d851      	bhi.n	8001ee0 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x190>
 8001e3c:	a201      	add	r2, pc, #4	@ (adr r2, 8001e44 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0xf4>)
 8001e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e42:	bf00      	nop
 8001e44:	08001ed9 	.word	0x08001ed9
 8001e48:	08001ed9 	.word	0x08001ed9
 8001e4c:	08001ed9 	.word	0x08001ed9
 8001e50:	08001ea9 	.word	0x08001ea9
 8001e54:	08001e91 	.word	0x08001e91
 8001e58:	08001e79 	.word	0x08001e79
 8001e5c:	08001e71 	.word	0x08001e71
 8001e60:	08001ee1 	.word	0x08001ee1
 8001e64:	08001ed9 	.word	0x08001ed9
 8001e68:	08001ed9 	.word	0x08001ed9
 8001e6c:	08001ec1 	.word	0x08001ec1
                 modulationParams->Params.LoRa.LowDatarateOptimize = 0x00;
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	2200      	movs	r2, #0
 8001e74:	74da      	strb	r2, [r3, #19]
                break;
 8001e76:	e034      	b.n	8001ee2 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x192>
                if( modulationParams->Params.LoRa.SpreadingFactor == 12 )
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	7c1b      	ldrb	r3, [r3, #16]
 8001e7c:	2b0c      	cmp	r3, #12
 8001e7e:	d103      	bne.n	8001e88 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x138>
                    modulationParams->Params.LoRa.LowDatarateOptimize = 0x01;
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	2201      	movs	r2, #1
 8001e84:	74da      	strb	r2, [r3, #19]
                break;
 8001e86:	e02c      	b.n	8001ee2 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x192>
                    modulationParams->Params.LoRa.LowDatarateOptimize = 0x00;
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	74da      	strb	r2, [r3, #19]
                break;
 8001e8e:	e028      	b.n	8001ee2 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x192>
                if( modulationParams->Params.LoRa.SpreadingFactor >= 11 )
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	7c1b      	ldrb	r3, [r3, #16]
 8001e94:	2b0a      	cmp	r3, #10
 8001e96:	d903      	bls.n	8001ea0 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x150>
                    modulationParams->Params.LoRa.LowDatarateOptimize = 0x01;
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	74da      	strb	r2, [r3, #19]
                break;
 8001e9e:	e020      	b.n	8001ee2 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x192>
                    modulationParams->Params.LoRa.LowDatarateOptimize = 0x00;
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	74da      	strb	r2, [r3, #19]
                break;
 8001ea6:	e01c      	b.n	8001ee2 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x192>
                if( modulationParams->Params.LoRa.SpreadingFactor >= 10 )
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	7c1b      	ldrb	r3, [r3, #16]
 8001eac:	2b09      	cmp	r3, #9
 8001eae:	d903      	bls.n	8001eb8 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x168>
                    modulationParams->Params.LoRa.LowDatarateOptimize = 0x01;
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	74da      	strb	r2, [r3, #19]
                break;
 8001eb6:	e014      	b.n	8001ee2 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x192>
                    modulationParams->Params.LoRa.LowDatarateOptimize = 0x00;
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	74da      	strb	r2, [r3, #19]
                break;
 8001ebe:	e010      	b.n	8001ee2 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x192>
                if( modulationParams->Params.LoRa.SpreadingFactor >= 9 )
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	7c1b      	ldrb	r3, [r3, #16]
 8001ec4:	2b08      	cmp	r3, #8
 8001ec6:	d903      	bls.n	8001ed0 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x180>
                    modulationParams->Params.LoRa.LowDatarateOptimize = 0x01;
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	74da      	strb	r2, [r3, #19]
                break;
 8001ece:	e008      	b.n	8001ee2 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x192>
                    modulationParams->Params.LoRa.LowDatarateOptimize = 0x00;
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	74da      	strb	r2, [r3, #19]
                break;
 8001ed6:	e004      	b.n	8001ee2 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x192>
                    modulationParams->Params.LoRa.LowDatarateOptimize = 0x01;
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	2201      	movs	r2, #1
 8001edc:	74da      	strb	r2, [r3, #19]
                break;
 8001ede:	e000      	b.n	8001ee2 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t+0x192>
                break;
 8001ee0:	bf00      	nop
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	7c1b      	ldrb	r3, [r3, #16]
 8001ee6:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	7c5b      	ldrb	r3, [r3, #17]
 8001eec:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	7c9b      	ldrb	r3, [r3, #18]
 8001ef2:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	7cdb      	ldrb	r3, [r3, #19]
 8001ef8:	72fb      	strb	r3, [r7, #11]
        break;
 8001efa:	bf00      	nop
    }
    WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	3310      	adds	r3, #16
 8001f02:	681c      	ldr	r4, [r3, #0]
 8001f04:	7dfb      	ldrb	r3, [r7, #23]
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	f107 0208 	add.w	r2, r7, #8
 8001f0c:	218b      	movs	r1, #139	@ 0x8b
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	47a0      	blx	r4
}
 8001f12:	371c      	adds	r7, #28
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd90      	pop	{r4, r7, pc}
 8001f18:	00000000 	.word	0x00000000
 8001f1c:	417e8480 	.word	0x417e8480
 8001f20:	00000000 	.word	0x00000000
 8001f24:	3fee8480 	.word	0x3fee8480
 8001f28:	080106e4 	.word	0x080106e4
 8001f2c:	40400000 	.word	0x40400000

08001f30 <_ZN6SX126x15SetPacketParamsEP14PacketParams_t>:

void SX126x::SetPacketParams( PacketParams_t *packetParams )
{
 8001f30:	b590      	push	{r4, r7, lr}
 8001f32:	b087      	sub	sp, #28
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
    uint8_t n;
    uint8_t crcVal = 0;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8001f3e:	4a47      	ldr	r2, [pc, #284]	@ (800205c <_ZN6SX126x15SetPacketParamsEP14PacketParams_t+0x12c>)
 8001f40:	f107 030c 	add.w	r3, r7, #12
 8001f44:	ca07      	ldmia	r2, {r0, r1, r2}
 8001f46:	c303      	stmia	r3!, {r0, r1}
 8001f48:	701a      	strb	r2, [r3, #0]
    printf("SetPacketParams ");
#endif

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( this->PacketType != packetParams->PacketType )
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d005      	beq.n	8001f64 <_ZN6SX126x15SetPacketParamsEP14PacketParams_t+0x34>
    {
        this->SetPacketType( packetParams->PacketType );
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f7ff fea2 	bl	8001ca8 <_ZN6SX126x13SetPacketTypeE18RadioPacketTypes_t>
    }

    switch( packetParams->PacketType )
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d002      	beq.n	8001f72 <_ZN6SX126x15SetPacketParamsEP14PacketParams_t+0x42>
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d04e      	beq.n	800200e <_ZN6SX126x15SetPacketParamsEP14PacketParams_t+0xde>
        buf[4] = packetParams->Params.LoRa.CrcMode;
        buf[5] = packetParams->Params.LoRa.InvertIQ;
        break;
    default:
    case PACKET_TYPE_NONE:
        return;
 8001f70:	e071      	b.n	8002056 <_ZN6SX126x15SetPacketParamsEP14PacketParams_t+0x126>
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	7a5b      	ldrb	r3, [r3, #9]
 8001f76:	2bf1      	cmp	r3, #241	@ 0xf1
 8001f78:	d10c      	bne.n	8001f94 <_ZN6SX126x15SetPacketParamsEP14PacketParams_t+0x64>
            SetCrcSeed( CRC_IBM_SEED );
 8001f7a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f7ff fd0e 	bl	80019a0 <_ZN6SX126x10SetCrcSeedEt>
            SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8001f84:	f248 0105 	movw	r1, #32773	@ 0x8005
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f7ff fd2e 	bl	80019ea <_ZN6SX126x16SetCrcPolynomialEt>
            crcVal = RADIO_CRC_2_BYTES;
 8001f8e:	2302      	movs	r3, #2
 8001f90:	75bb      	strb	r3, [r7, #22]
 8001f92:	e013      	b.n	8001fbc <_ZN6SX126x15SetPacketParamsEP14PacketParams_t+0x8c>
        else if(  packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	7a5b      	ldrb	r3, [r3, #9]
 8001f98:	2bf2      	cmp	r3, #242	@ 0xf2
 8001f9a:	d10c      	bne.n	8001fb6 <_ZN6SX126x15SetPacketParamsEP14PacketParams_t+0x86>
            SetCrcSeed( CRC_CCITT_SEED );
 8001f9c:	f641 510f 	movw	r1, #7439	@ 0x1d0f
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f7ff fcfd 	bl	80019a0 <_ZN6SX126x10SetCrcSeedEt>
            SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8001fa6:	f241 0121 	movw	r1, #4129	@ 0x1021
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f7ff fd1d 	bl	80019ea <_ZN6SX126x16SetCrcPolynomialEt>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8001fb0:	2306      	movs	r3, #6
 8001fb2:	75bb      	strb	r3, [r7, #22]
 8001fb4:	e002      	b.n	8001fbc <_ZN6SX126x15SetPacketParamsEP14PacketParams_t+0x8c>
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	7a5b      	ldrb	r3, [r3, #9]
 8001fba:	75bb      	strb	r3, [r7, #22]
        n = 9;
 8001fbc:	2309      	movs	r3, #9
 8001fbe:	75fb      	strb	r3, [r7, #23]
        packetParams->Params.Gfsk.PreambleLength = packetParams->Params.Gfsk.PreambleLength << 3;
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	885b      	ldrh	r3, [r3, #2]
 8001fc4:	00db      	lsls	r3, r3, #3
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	805a      	strh	r2, [r3, #2]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	885b      	ldrh	r3, [r3, #2]
 8001fd0:	0a1b      	lsrs	r3, r3, #8
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	885b      	ldrh	r3, [r3, #2]
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	791b      	ldrb	r3, [r3, #4]
 8001fe4:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength << 3 ); // convert from byte to bit
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	795b      	ldrb	r3, [r3, #5]
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	799b      	ldrb	r3, [r3, #6]
 8001ff4:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	79db      	ldrb	r3, [r3, #7]
 8001ffa:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	7a1b      	ldrb	r3, [r3, #8]
 8002000:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8002002:	7dbb      	ldrb	r3, [r7, #22]
 8002004:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	7a9b      	ldrb	r3, [r3, #10]
 800200a:	753b      	strb	r3, [r7, #20]
        break;
 800200c:	e018      	b.n	8002040 <_ZN6SX126x15SetPacketParamsEP14PacketParams_t+0x110>
        n = 6;
 800200e:	2306      	movs	r3, #6
 8002010:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	899b      	ldrh	r3, [r3, #12]
 8002016:	0a1b      	lsrs	r3, r3, #8
 8002018:	b29b      	uxth	r3, r3
 800201a:	b2db      	uxtb	r3, r3
 800201c:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	899b      	ldrh	r3, [r3, #12]
 8002022:	b2db      	uxtb	r3, r3
 8002024:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.LoRa.HeaderType;
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	7b9b      	ldrb	r3, [r3, #14]
 800202a:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	7bdb      	ldrb	r3, [r3, #15]
 8002030:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	7c1b      	ldrb	r3, [r3, #16]
 8002036:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	7c5b      	ldrb	r3, [r3, #17]
 800203c:	747b      	strb	r3, [r7, #17]
        break;
 800203e:	bf00      	nop
    }
    WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	3310      	adds	r3, #16
 8002046:	681c      	ldr	r4, [r3, #0]
 8002048:	7dfb      	ldrb	r3, [r7, #23]
 800204a:	b29b      	uxth	r3, r3
 800204c:	f107 020c 	add.w	r2, r7, #12
 8002050:	218c      	movs	r1, #140	@ 0x8c
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	47a0      	blx	r4
}
 8002056:	371c      	adds	r7, #28
 8002058:	46bd      	mov	sp, r7
 800205a:	bd90      	pop	{r4, r7, pc}
 800205c:	080106ec 	.word	0x080106ec

08002060 <_ZN6SX126x9GetStatusEv>:
    buf[1] = rxBaseAddress;
    WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
}

RadioStatus_t SX126x::GetStatus( void )
{
 8002060:	b590      	push	{r4, r7, lr}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
    uint8_t stat = 0;
 8002068:	2300      	movs	r3, #0
 800206a:	73fb      	strb	r3, [r7, #15]
    RadioStatus_t status;

    ReadCommand( RADIO_GET_STATUS, ( uint8_t * )&stat, 1 );
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	3314      	adds	r3, #20
 8002072:	681c      	ldr	r4, [r3, #0]
 8002074:	f107 020f 	add.w	r2, r7, #15
 8002078:	2301      	movs	r3, #1
 800207a:	21c0      	movs	r1, #192	@ 0xc0
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	47a0      	blx	r4
    status.Value = stat;
 8002080:	7bfb      	ldrb	r3, [r7, #15]
 8002082:	733b      	strb	r3, [r7, #12]
    return status;
 8002084:	7b3b      	ldrb	r3, [r7, #12]
}
 8002086:	4618      	mov	r0, r3
 8002088:	3714      	adds	r7, #20
 800208a:	46bd      	mov	sp, r7
 800208c:	bd90      	pop	{r4, r7, pc}

0800208e <_ZN6SX126x11GetRssiInstEv>:

int8_t SX126x::GetRssiInst( void )
{
 800208e:	b590      	push	{r4, r7, lr}
 8002090:	b085      	sub	sp, #20
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
    uint8_t rssi;

    ReadCommand( RADIO_GET_RSSIINST, ( uint8_t* )&rssi, 1 );
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	3314      	adds	r3, #20
 800209c:	681c      	ldr	r4, [r3, #0]
 800209e:	f107 020f 	add.w	r2, r7, #15
 80020a2:	2301      	movs	r3, #1
 80020a4:	2115      	movs	r1, #21
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	47a0      	blx	r4
    return( -( rssi / 2 ) );
 80020aa:	7bfb      	ldrb	r3, [r7, #15]
 80020ac:	085b      	lsrs	r3, r3, #1
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	425b      	negs	r3, r3
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	b25b      	sxtb	r3, r3
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3714      	adds	r7, #20
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd90      	pop	{r4, r7, pc}

080020be <_ZN6SX126x17GetRxBufferStatusEPhS0_>:

void SX126x::GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 80020be:	b590      	push	{r4, r7, lr}
 80020c0:	b087      	sub	sp, #28
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	60f8      	str	r0, [r7, #12]
 80020c6:	60b9      	str	r1, [r7, #8]
 80020c8:	607a      	str	r2, [r7, #4]
    uint8_t status[2];

    ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	3314      	adds	r3, #20
 80020d0:	681c      	ldr	r4, [r3, #0]
 80020d2:	f107 0214 	add.w	r2, r7, #20
 80020d6:	2302      	movs	r3, #2
 80020d8:	2113      	movs	r1, #19
 80020da:	68f8      	ldr	r0, [r7, #12]
 80020dc:	47a0      	blx	r4

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( this->GetPacketType( ) == PACKET_TYPE_LORA ) && ( ReadReg( REG_LR_PACKETPARAMS ) >> 7 == 1 ) )
 80020de:	68f8      	ldr	r0, [r7, #12]
 80020e0:	f7ff fdf9 	bl	8001cd6 <_ZN6SX126x13GetPacketTypeEv>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d10e      	bne.n	8002108 <_ZN6SX126x17GetRxBufferStatusEPhS0_+0x4a>
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	3324      	adds	r3, #36	@ 0x24
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f240 7104 	movw	r1, #1796	@ 0x704
 80020f6:	68f8      	ldr	r0, [r7, #12]
 80020f8:	4798      	blx	r3
 80020fa:	4603      	mov	r3, r0
 80020fc:	09db      	lsrs	r3, r3, #7
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	2b01      	cmp	r3, #1
 8002102:	d101      	bne.n	8002108 <_ZN6SX126x17GetRxBufferStatusEPhS0_+0x4a>
 8002104:	2301      	movs	r3, #1
 8002106:	e000      	b.n	800210a <_ZN6SX126x17GetRxBufferStatusEPhS0_+0x4c>
 8002108:	2300      	movs	r3, #0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d00c      	beq.n	8002128 <_ZN6SX126x17GetRxBufferStatusEPhS0_+0x6a>
    {
        *payloadLength = ReadReg( REG_LR_PAYLOADLENGTH );
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	3324      	adds	r3, #36	@ 0x24
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f240 7102 	movw	r1, #1794	@ 0x702
 800211a:	68f8      	ldr	r0, [r7, #12]
 800211c:	4798      	blx	r3
 800211e:	4603      	mov	r3, r0
 8002120:	461a      	mov	r2, r3
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	701a      	strb	r2, [r3, #0]
 8002126:	e002      	b.n	800212e <_ZN6SX126x17GetRxBufferStatusEPhS0_+0x70>
    }
    else
    {
        *payloadLength = status[0];
 8002128:	7d3a      	ldrb	r2, [r7, #20]
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 800212e:	7d7a      	ldrb	r2, [r7, #21]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	701a      	strb	r2, [r3, #0]
}
 8002134:	bf00      	nop
 8002136:	371c      	adds	r7, #28
 8002138:	46bd      	mov	sp, r7
 800213a:	bd90      	pop	{r4, r7, pc}

0800213c <_ZN6SX126x15GetPacketStatusEP14PacketStatus_t>:

void SX126x::GetPacketStatus( PacketStatus_t *pktStatus )
{
 800213c:	b590      	push	{r4, r7, lr}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
    uint8_t status[3];

    ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	3314      	adds	r3, #20
 800214c:	681c      	ldr	r4, [r3, #0]
 800214e:	f107 020c 	add.w	r2, r7, #12
 8002152:	2303      	movs	r3, #3
 8002154:	2114      	movs	r1, #20
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	47a0      	blx	r4

    pktStatus->packetType = this -> GetPacketType( );
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f7ff fdbb 	bl	8001cd6 <_ZN6SX126x13GetPacketTypeEv>
 8002160:	4603      	mov	r3, r0
 8002162:	461a      	mov	r2, r3
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d002      	beq.n	8002176 <_ZN6SX126x15GetPacketStatusEP14PacketStatus_t+0x3a>
 8002170:	2b01      	cmp	r3, #1
 8002172:	d017      	beq.n	80021a4 <_ZN6SX126x15GetPacketStatusEP14PacketStatus_t+0x68>
 8002174:	e040      	b.n	80021f8 <_ZN6SX126x15GetPacketStatusEP14PacketStatus_t+0xbc>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8002176:	7b3a      	ldrb	r2, [r7, #12]
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] / 2;
 800217c:	7b7b      	ldrb	r3, [r7, #13]
 800217e:	0fda      	lsrs	r2, r3, #31
 8002180:	4413      	add	r3, r2
 8002182:	105b      	asrs	r3, r3, #1
 8002184:	425b      	negs	r3, r3
 8002186:	b25a      	sxtb	r2, r3
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] / 2;
 800218c:	7bbb      	ldrb	r3, [r7, #14]
 800218e:	0fda      	lsrs	r2, r3, #31
 8002190:	4413      	add	r3, r2
 8002192:	105b      	asrs	r3, r3, #1
 8002194:	425b      	negs	r3, r3
 8002196:	b25a      	sxtb	r2, r3
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	2200      	movs	r2, #0
 80021a0:	609a      	str	r2, [r3, #8]
            break;
 80021a2:	e032      	b.n	800220a <_ZN6SX126x15GetPacketStatusEP14PacketStatus_t+0xce>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] / 2;
 80021a4:	7b3b      	ldrb	r3, [r7, #12]
 80021a6:	0fda      	lsrs	r2, r3, #31
 80021a8:	4413      	add	r3, r2
 80021aa:	105b      	asrs	r3, r3, #1
 80021ac:	425b      	negs	r3, r3
 80021ae:	b25a      	sxtb	r2, r3
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	731a      	strb	r2, [r3, #12]
            ( status[1] < 128 ) ? ( pktStatus->Params.LoRa.SnrPkt = status[1] / 4 ) : ( pktStatus->Params.LoRa.SnrPkt = ( ( status[1] - 256 ) /4 ) );
 80021b4:	7b7b      	ldrb	r3, [r7, #13]
 80021b6:	b25b      	sxtb	r3, r3
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	db06      	blt.n	80021ca <_ZN6SX126x15GetPacketStatusEP14PacketStatus_t+0x8e>
 80021bc:	7b7b      	ldrb	r3, [r7, #13]
 80021be:	089b      	lsrs	r3, r3, #2
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	b25a      	sxtb	r2, r3
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	735a      	strb	r2, [r3, #13]
 80021c8:	e009      	b.n	80021de <_ZN6SX126x15GetPacketStatusEP14PacketStatus_t+0xa2>
 80021ca:	7b7b      	ldrb	r3, [r7, #13]
 80021cc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	da00      	bge.n	80021d6 <_ZN6SX126x15GetPacketStatusEP14PacketStatus_t+0x9a>
 80021d4:	3303      	adds	r3, #3
 80021d6:	109b      	asrs	r3, r3, #2
 80021d8:	b25a      	sxtb	r2, r3
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] / 2;
 80021de:	7bbb      	ldrb	r3, [r7, #14]
 80021e0:	0fda      	lsrs	r2, r3, #31
 80021e2:	4413      	add	r3, r2
 80021e4:	105b      	asrs	r3, r3, #1
 80021e6:	425b      	negs	r3, r3
 80021e8:	b25a      	sxtb	r2, r3
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 80021ee:	4b09      	ldr	r3, [pc, #36]	@ (8002214 <_ZN6SX126x15GetPacketStatusEP14PacketStatus_t+0xd8>)
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	611a      	str	r2, [r3, #16]
            break;
 80021f6:	e008      	b.n	800220a <_ZN6SX126x15GetPacketStatusEP14PacketStatus_t+0xce>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            memset( pktStatus, 0, sizeof( PacketStatus_t ) );
 80021f8:	2214      	movs	r2, #20
 80021fa:	2100      	movs	r1, #0
 80021fc:	6838      	ldr	r0, [r7, #0]
 80021fe:	f00a ffb1 	bl	800d164 <memset>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	220f      	movs	r2, #15
 8002206:	701a      	strb	r2, [r3, #0]
            break;
 8002208:	bf00      	nop
    }
}
 800220a:	bf00      	nop
 800220c:	3714      	adds	r7, #20
 800220e:	46bd      	mov	sp, r7
 8002210:	bd90      	pop	{r4, r7, pc}
 8002212:	bf00      	nop
 8002214:	20000264 	.word	0x20000264

08002218 <_ZN6SX126x14ClearIrqStatusEt>:
    ReadCommand( RADIO_GET_ERROR, ( uint8_t * )&error, 2 );
    return error;
}

void SX126x::ClearIrqStatus( uint16_t irq )
{
 8002218:	b590      	push	{r4, r7, lr}
 800221a:	b085      	sub	sp, #20
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	460b      	mov	r3, r1
 8002222:	807b      	strh	r3, [r7, #2]
    uint8_t buf[2];
#ifdef ADV_DEBUG
    printf("ClearIrqStatus ");
#endif
    buf[0] = ( uint8_t )( ( ( uint16_t )irq >> 8 ) & 0x00FF );
 8002224:	887b      	ldrh	r3, [r7, #2]
 8002226:	0a1b      	lsrs	r3, r3, #8
 8002228:	b29b      	uxth	r3, r3
 800222a:	b2db      	uxtb	r3, r3
 800222c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
 800222e:	887b      	ldrh	r3, [r7, #2]
 8002230:	b2db      	uxtb	r3, r3
 8002232:	737b      	strb	r3, [r7, #13]
    WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	3310      	adds	r3, #16
 800223a:	681c      	ldr	r4, [r3, #0]
 800223c:	f107 020c 	add.w	r2, r7, #12
 8002240:	2302      	movs	r3, #2
 8002242:	2102      	movs	r1, #2
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	47a0      	blx	r4
}
 8002248:	bf00      	nop
 800224a:	3714      	adds	r7, #20
 800224c:	46bd      	mov	sp, r7
 800224e:	bd90      	pop	{r4, r7, pc}

08002250 <_ZN6SX126x14SetPollingModeEv>:

void SX126x::SetPollingMode( void )
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
    this->PollingMode = true;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
}
 8002260:	bf00      	nop
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <_ZN6SX126x16SetInterruptModeEv>:

void SX126x::SetInterruptMode( void )
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
    this->PollingMode = false;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
}
 800227c:	bf00      	nop
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <_ZN6SX126x8OnDioIrqEv>:

void SX126x::OnDioIrq( void )
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
    /*
     * When polling mode is activated, it is up to the application to call
     * ProcessIrqs( ). Otherwise, the driver automatically calls ProcessIrqs( )
     * on radio interrupt.
     */
    if( this->PollingMode == true )
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002296:	2b01      	cmp	r3, #1
 8002298:	d104      	bne.n	80022a4 <_ZN6SX126x8OnDioIrqEv+0x1c>
    {
        this->IrqState = true;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2201      	movs	r2, #1
 800229e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    }
    else
    {
        this->ProcessIrqs( );
    }
}
 80022a2:	e002      	b.n	80022aa <_ZN6SX126x8OnDioIrqEv+0x22>
        this->ProcessIrqs( );
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f000 f805 	bl	80022b4 <_ZN6SX126x11ProcessIrqsEv>
}
 80022aa:	bf00      	nop
 80022ac:	3708      	adds	r7, #8
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
	...

080022b4 <_ZN6SX126x11ProcessIrqsEv>:

void SX126x::ProcessIrqs( void )
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
    if( this->PollingMode == true )
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d10d      	bne.n	80022e2 <_ZN6SX126x11ProcessIrqsEv+0x2e>
    {
        if( this->IrqState == true )
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	f040 809d 	bne.w	800240c <_ZN6SX126x11ProcessIrqsEv+0x158>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022d2:	b672      	cpsid	i
}
 80022d4:	bf00      	nop
        {
            __disable_irq( );
            this->IrqState = false;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80022de:	b662      	cpsie	i
}
 80022e0:	bf00      	nop
        {
            return;
        }
    }

    uint16_t irqRegs = GetIrqStatus( );
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f7ff fc55 	bl	8001b92 <_ZN6SX126x12GetIrqStatusEv>
 80022e8:	4603      	mov	r3, r0
 80022ea:	81fb      	strh	r3, [r7, #14]
    ClearIrqStatus( IRQ_RADIO_ALL );
 80022ec:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f7ff ff91 	bl	8002218 <_ZN6SX126x14ClearIrqStatusEt>

#ifdef ADV_DEBUG
    printf("0x%04x\n\r", irqRegs );
#endif

    if( ( irqRegs & IRQ_HEADER_VALID ) == IRQ_HEADER_VALID )
 80022f6:	89fb      	ldrh	r3, [r7, #14]
 80022f8:	f003 0310 	and.w	r3, r3, #16
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d02b      	beq.n	8002358 <_ZN6SX126x11ProcessIrqsEv+0xa4>
    {
        // LoRa Only
        FrequencyError = 0x000000 | ( ( 0x0F & ReadReg( REG_FREQUENCY_ERRORBASEADDR ) ) << 16 );
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	3324      	adds	r3, #36	@ 0x24
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f240 716b 	movw	r1, #1899	@ 0x76b
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	4798      	blx	r3
 8002310:	4603      	mov	r3, r0
 8002312:	041b      	lsls	r3, r3, #16
 8002314:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002318:	4a3e      	ldr	r2, [pc, #248]	@ (8002414 <_ZN6SX126x11ProcessIrqsEv+0x160>)
 800231a:	6013      	str	r3, [r2, #0]
        FrequencyError = FrequencyError | ( ReadReg( REG_FREQUENCY_ERRORBASEADDR + 1 ) << 8 );
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	3324      	adds	r3, #36	@ 0x24
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f240 716c 	movw	r1, #1900	@ 0x76c
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	4798      	blx	r3
 800232c:	4603      	mov	r3, r0
 800232e:	021a      	lsls	r2, r3, #8
 8002330:	4b38      	ldr	r3, [pc, #224]	@ (8002414 <_ZN6SX126x11ProcessIrqsEv+0x160>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4313      	orrs	r3, r2
 8002336:	4a37      	ldr	r2, [pc, #220]	@ (8002414 <_ZN6SX126x11ProcessIrqsEv+0x160>)
 8002338:	6013      	str	r3, [r2, #0]
        FrequencyError = FrequencyError | ( ReadReg( REG_FREQUENCY_ERRORBASEADDR + 2 ) );
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	3324      	adds	r3, #36	@ 0x24
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f240 716d 	movw	r1, #1901	@ 0x76d
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	4798      	blx	r3
 800234a:	4603      	mov	r3, r0
 800234c:	461a      	mov	r2, r3
 800234e:	4b31      	ldr	r3, [pc, #196]	@ (8002414 <_ZN6SX126x11ProcessIrqsEv+0x160>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4313      	orrs	r3, r2
 8002354:	4a2f      	ldr	r2, [pc, #188]	@ (8002414 <_ZN6SX126x11ProcessIrqsEv+0x160>)
 8002356:	6013      	str	r3, [r2, #0]
    }

    if( ( irqRegs & IRQ_TX_DONE ) == IRQ_TX_DONE )
 8002358:	89fb      	ldrh	r3, [r7, #14]
 800235a:	f003 0301 	and.w	r3, r3, #1
 800235e:	2b00      	cmp	r3, #0
 8002360:	d006      	beq.n	8002370 <_ZN6SX126x11ProcessIrqsEv+0xbc>
    {
        if( txDone != NULL )
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d002      	beq.n	8002370 <_ZN6SX126x11ProcessIrqsEv+0xbc>
        {
            txDone( );
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	4798      	blx	r3
        }
    }

    if( ( irqRegs & IRQ_RX_DONE ) == IRQ_RX_DONE )
 8002370:	89fb      	ldrh	r3, [r7, #14]
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	2b00      	cmp	r3, #0
 8002378:	d014      	beq.n	80023a4 <_ZN6SX126x11ProcessIrqsEv+0xf0>
    {
        if( ( irqRegs & IRQ_CRC_ERROR ) == IRQ_CRC_ERROR )
 800237a:	89fb      	ldrh	r3, [r7, #14]
 800237c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002380:	2b00      	cmp	r3, #0
 8002382:	d008      	beq.n	8002396 <_ZN6SX126x11ProcessIrqsEv+0xe2>
        {
            if( rxError != NULL )
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6a1b      	ldr	r3, [r3, #32]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d00b      	beq.n	80023a4 <_ZN6SX126x11ProcessIrqsEv+0xf0>
            {
                rxError( IRQ_CRC_ERROR_CODE );
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a1b      	ldr	r3, [r3, #32]
 8002390:	2004      	movs	r0, #4
 8002392:	4798      	blx	r3
 8002394:	e006      	b.n	80023a4 <_ZN6SX126x11ProcessIrqsEv+0xf0>
            }
        }
        else
        {
            if( rxDone != NULL )
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d002      	beq.n	80023a4 <_ZN6SX126x11ProcessIrqsEv+0xf0>
            {
                rxDone( );
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	4798      	blx	r3
            }
        }
    }

    if( ( irqRegs & IRQ_CAD_DONE ) == IRQ_CAD_DONE )
 80023a4:	89fb      	ldrh	r3, [r7, #14]
 80023a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d00f      	beq.n	80023ce <_ZN6SX126x11ProcessIrqsEv+0x11a>
    {
        if( cadDone != NULL )
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d00b      	beq.n	80023ce <_ZN6SX126x11ProcessIrqsEv+0x11a>
        {
            cadDone( ( irqRegs & IRQ_CAD_ACTIVITY_DETECTED ) == IRQ_CAD_ACTIVITY_DETECTED );
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ba:	89fa      	ldrh	r2, [r7, #14]
 80023bc:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 80023c0:	2a00      	cmp	r2, #0
 80023c2:	bf14      	ite	ne
 80023c4:	2201      	movne	r2, #1
 80023c6:	2200      	moveq	r2, #0
 80023c8:	b2d2      	uxtb	r2, r2
 80023ca:	4610      	mov	r0, r2
 80023cc:	4798      	blx	r3
        }
    }

    if( ( irqRegs & IRQ_RX_TX_TIMEOUT ) == IRQ_RX_TX_TIMEOUT )
 80023ce:	89fb      	ldrh	r3, [r7, #14]
 80023d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d01a      	beq.n	800240e <_ZN6SX126x11ProcessIrqsEv+0x15a>
    {
        if( ( txTimeout != NULL ) && ( OperatingMode == MODE_TX ) )
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d008      	beq.n	80023f2 <_ZN6SX126x11ProcessIrqsEv+0x13e>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80023e6:	2b04      	cmp	r3, #4
 80023e8:	d103      	bne.n	80023f2 <_ZN6SX126x11ProcessIrqsEv+0x13e>
        {
            txTimeout( );
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	699b      	ldr	r3, [r3, #24]
 80023ee:	4798      	blx	r3
 80023f0:	e00d      	b.n	800240e <_ZN6SX126x11ProcessIrqsEv+0x15a>
        }
        else if( ( rxTimeout != NULL ) && ( OperatingMode == MODE_RX ) )
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	69db      	ldr	r3, [r3, #28]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d009      	beq.n	800240e <_ZN6SX126x11ProcessIrqsEv+0x15a>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002400:	2b05      	cmp	r3, #5
 8002402:	d104      	bne.n	800240e <_ZN6SX126x11ProcessIrqsEv+0x15a>
        {
            rxTimeout( );
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	69db      	ldr	r3, [r3, #28]
 8002408:	4798      	blx	r3
 800240a:	e000      	b.n	800240e <_ZN6SX126x11ProcessIrqsEv+0x15a>
            return;
 800240c:	bf00      	nop
        {
            rxError( IRQ_HEADER_ERROR_CODE );
        }
    }  
*/
}
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	20000264 	.word	0x20000264

08002418 <Lora_init>:




void Lora_init()
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
//	RxState = RECEIVE_PACKET;
	Radio.Init();
 800241c:	480d      	ldr	r0, [pc, #52]	@ (8002454 <Lora_init+0x3c>)
 800241e:	f7ff f9ff 	bl	8001820 <_ZN6SX126x4InitEv>
	SetConfiguration(&radioConfiguration);
 8002422:	480d      	ldr	r0, [pc, #52]	@ (8002458 <Lora_init+0x40>)
 8002424:	f000 f912 	bl	800264c <SetConfiguration>
	ConfigureGeneralRadio(&Radio, &radioConfiguration);
 8002428:	490b      	ldr	r1, [pc, #44]	@ (8002458 <Lora_init+0x40>)
 800242a:	480a      	ldr	r0, [pc, #40]	@ (8002454 <Lora_init+0x3c>)
 800242c:	f000 f958 	bl	80026e0 <ConfigureGeneralRadio>
//	Radio.SetRx(radioConfiguration.rxTimeout);

	rxInfo.buffer_length = RX_BUFFER_SIZE;
 8002430:	4b0a      	ldr	r3, [pc, #40]	@ (800245c <Lora_init+0x44>)
 8002432:	2214      	movs	r2, #20
 8002434:	751a      	strb	r2, [r3, #20]
	rxInfo.rssi = 0;
 8002436:	4b09      	ldr	r3, [pc, #36]	@ (800245c <Lora_init+0x44>)
 8002438:	2200      	movs	r2, #0
 800243a:	755a      	strb	r2, [r3, #21]
	rxInfo.snr = 0;
 800243c:	4b07      	ldr	r3, [pc, #28]	@ (800245c <Lora_init+0x44>)
 800243e:	2200      	movs	r2, #0
 8002440:	759a      	strb	r2, [r3, #22]
	rxInfo.TxCounter = 0;
 8002442:	4b06      	ldr	r3, [pc, #24]	@ (800245c <Lora_init+0x44>)
 8002444:	2200      	movs	r2, #0
 8002446:	761a      	strb	r2, [r3, #24]
	rxInfo.new_data = false;
 8002448:	4b04      	ldr	r3, [pc, #16]	@ (800245c <Lora_init+0x44>)
 800244a:	2200      	movs	r2, #0
 800244c:	75da      	strb	r2, [r3, #23]
}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	200002ac 	.word	0x200002ac
 8002458:	20000268 	.word	0x20000268
 800245c:	20000514 	.word	0x20000514

08002460 <RunRXStateMachine>:
	while(true){
		RunRXStateMachine();
	}
}

void RunRXStateMachine(){
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
	static uint8_t uart_buf = 0;
	static uint8_t led = 0;
	switch(RxState){
 8002464:	4b36      	ldr	r3, [pc, #216]	@ (8002540 <RunRXStateMachine+0xe0>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2b04      	cmp	r3, #4
 800246c:	d048      	beq.n	8002500 <RunRXStateMachine+0xa0>
 800246e:	2b04      	cmp	r3, #4
 8002470:	dc63      	bgt.n	800253a <RunRXStateMachine+0xda>
 8002472:	2b02      	cmp	r3, #2
 8002474:	d002      	beq.n	800247c <RunRXStateMachine+0x1c>
 8002476:	2b03      	cmp	r3, #3
 8002478:	d00e      	beq.n	8002498 <RunRXStateMachine+0x38>

	    	__enable_irq();
	    	break;
	    }
	}
}
 800247a:	e05e      	b.n	800253a <RunRXStateMachine+0xda>
			ConfigureRadioRx(&Radio, &radioConfiguration);
 800247c:	4931      	ldr	r1, [pc, #196]	@ (8002544 <RunRXStateMachine+0xe4>)
 800247e:	4832      	ldr	r0, [pc, #200]	@ (8002548 <RunRXStateMachine+0xe8>)
 8002480:	f000 f872 	bl	8002568 <ConfigureRadioRx>
			Radio.SetRx(radioConfiguration.rxTimeout);
 8002484:	4b2f      	ldr	r3, [pc, #188]	@ (8002544 <RunRXStateMachine+0xe4>)
 8002486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002488:	4619      	mov	r1, r3
 800248a:	482f      	ldr	r0, [pc, #188]	@ (8002548 <RunRXStateMachine+0xe8>)
 800248c:	f7ff faee 	bl	8001a6c <_ZN6SX126x5SetRxEm>
			RxState = WAIT_RECEIVE_DONE;
 8002490:	4b2b      	ldr	r3, [pc, #172]	@ (8002540 <RunRXStateMachine+0xe0>)
 8002492:	2203      	movs	r2, #3
 8002494:	701a      	strb	r2, [r3, #0]
			break;
 8002496:	e050      	b.n	800253a <RunRXStateMachine+0xda>
			if(radioFlags.rxDone == true){
 8002498:	4b2c      	ldr	r3, [pc, #176]	@ (800254c <RunRXStateMachine+0xec>)
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	2b01      	cmp	r3, #1
 800249e:	d124      	bne.n	80024ea <RunRXStateMachine+0x8a>
				if(++led % 2)
 80024a0:	4b2b      	ldr	r3, [pc, #172]	@ (8002550 <RunRXStateMachine+0xf0>)
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	3301      	adds	r3, #1
 80024a6:	b2da      	uxtb	r2, r3
 80024a8:	4b29      	ldr	r3, [pc, #164]	@ (8002550 <RunRXStateMachine+0xf0>)
 80024aa:	701a      	strb	r2, [r3, #0]
 80024ac:	4b28      	ldr	r3, [pc, #160]	@ (8002550 <RunRXStateMachine+0xf0>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	f003 0301 	and.w	r3, r3, #1
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	bf14      	ite	ne
 80024b8:	2301      	movne	r3, #1
 80024ba:	2300      	moveq	r3, #0
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d005      	beq.n	80024ce <RunRXStateMachine+0x6e>
					HAL_GPIO_WritePin(SX_LED_TX_GPIO_Port, SX_LED_TX_Pin, GPIO_PIN_SET); // Turn LED ON
 80024c2:	2201      	movs	r2, #1
 80024c4:	2102      	movs	r1, #2
 80024c6:	4823      	ldr	r0, [pc, #140]	@ (8002554 <RunRXStateMachine+0xf4>)
 80024c8:	f003 fa20 	bl	800590c <HAL_GPIO_WritePin>
 80024cc:	e007      	b.n	80024de <RunRXStateMachine+0x7e>
					led = 0;
 80024ce:	4b20      	ldr	r3, [pc, #128]	@ (8002550 <RunRXStateMachine+0xf0>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(SX_LED_TX_GPIO_Port, SX_LED_TX_Pin, GPIO_PIN_RESET); // Turn LED ON
 80024d4:	2200      	movs	r2, #0
 80024d6:	2102      	movs	r1, #2
 80024d8:	481e      	ldr	r0, [pc, #120]	@ (8002554 <RunRXStateMachine+0xf4>)
 80024da:	f003 fa17 	bl	800590c <HAL_GPIO_WritePin>
				radioFlags.rxDone = false;
 80024de:	4b1b      	ldr	r3, [pc, #108]	@ (800254c <RunRXStateMachine+0xec>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	701a      	strb	r2, [r3, #0]
				RxState = PACKET_RECEIVED;
 80024e4:	4b16      	ldr	r3, [pc, #88]	@ (8002540 <RunRXStateMachine+0xe0>)
 80024e6:	2204      	movs	r2, #4
 80024e8:	701a      	strb	r2, [r3, #0]
			if(radioFlags.rxTimeout == true){
 80024ea:	4b18      	ldr	r3, [pc, #96]	@ (800254c <RunRXStateMachine+0xec>)
 80024ec:	78db      	ldrb	r3, [r3, #3]
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d122      	bne.n	8002538 <RunRXStateMachine+0xd8>
				radioFlags.rxTimeout = false;
 80024f2:	4b16      	ldr	r3, [pc, #88]	@ (800254c <RunRXStateMachine+0xec>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	70da      	strb	r2, [r3, #3]
				RxState = RECEIVE_PACKET;
 80024f8:	4b11      	ldr	r3, [pc, #68]	@ (8002540 <RunRXStateMachine+0xe0>)
 80024fa:	2202      	movs	r2, #2
 80024fc:	701a      	strb	r2, [r3, #0]
			break;
 80024fe:	e01b      	b.n	8002538 <RunRXStateMachine+0xd8>
  __ASM volatile ("cpsid i" : : : "memory");
 8002500:	b672      	cpsid	i
}
 8002502:	bf00      	nop
	    	Radio.GetPayload( rxInfo.buffer, &rxInfo.buffer_length, RX_BUFFER_SIZE);
 8002504:	2314      	movs	r3, #20
 8002506:	4a14      	ldr	r2, [pc, #80]	@ (8002558 <RunRXStateMachine+0xf8>)
 8002508:	4914      	ldr	r1, [pc, #80]	@ (800255c <RunRXStateMachine+0xfc>)
 800250a:	480f      	ldr	r0, [pc, #60]	@ (8002548 <RunRXStateMachine+0xe8>)
 800250c:	f7ff fa22 	bl	8001954 <_ZN6SX126x10GetPayloadEPhS0_h>
	    	rxInfo.rssi = Radio.GetRssiInst();
 8002510:	480d      	ldr	r0, [pc, #52]	@ (8002548 <RunRXStateMachine+0xe8>)
 8002512:	f7ff fdbc 	bl	800208e <_ZN6SX126x11GetRssiInstEv>
 8002516:	4603      	mov	r3, r0
 8002518:	461a      	mov	r2, r3
 800251a:	4b10      	ldr	r3, [pc, #64]	@ (800255c <RunRXStateMachine+0xfc>)
 800251c:	755a      	strb	r2, [r3, #21]
	    	rxInfo.new_data = true;
 800251e:	4b0f      	ldr	r3, [pc, #60]	@ (800255c <RunRXStateMachine+0xfc>)
 8002520:	2201      	movs	r2, #1
 8002522:	75da      	strb	r2, [r3, #23]
	    	GetRssiSnr(&rxInfo.rssi, &rxInfo.snr);
 8002524:	490e      	ldr	r1, [pc, #56]	@ (8002560 <RunRXStateMachine+0x100>)
 8002526:	480f      	ldr	r0, [pc, #60]	@ (8002564 <RunRXStateMachine+0x104>)
 8002528:	f000 f92a 	bl	8002780 <GetRssiSnr>
	    	RxState = RECEIVE_PACKET;
 800252c:	4b04      	ldr	r3, [pc, #16]	@ (8002540 <RunRXStateMachine+0xe0>)
 800252e:	2202      	movs	r2, #2
 8002530:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002532:	b662      	cpsie	i
}
 8002534:	bf00      	nop
	    	break;
 8002536:	e000      	b.n	800253a <RunRXStateMachine+0xda>
			break;
 8002538:	bf00      	nop
}
 800253a:	bf00      	nop
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	20000024 	.word	0x20000024
 8002544:	20000268 	.word	0x20000268
 8002548:	200002ac 	.word	0x200002ac
 800254c:	200002a4 	.word	0x200002a4
 8002550:	20000330 	.word	0x20000330
 8002554:	42020800 	.word	0x42020800
 8002558:	20000528 	.word	0x20000528
 800255c:	20000514 	.word	0x20000514
 8002560:	2000052a 	.word	0x2000052a
 8002564:	20000529 	.word	0x20000529

08002568 <ConfigureRadioRx>:

void ConfigureRadioTx(SX126xHal *radio, RadioConfigurations_t *config){
    radio->SetDioIrqParams(config->irqTx, config->irqTx, IRQ_RADIO_NONE, IRQ_RADIO_NONE);
}

void ConfigureRadioRx(SX126xHal *radio, RadioConfigurations_t *config){
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af02      	add	r7, sp, #8
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
    radio->SetDioIrqParams(config->irqRx, config->irqRx, IRQ_RADIO_NONE, IRQ_RADIO_NONE);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	8e59      	ldrh	r1, [r3, #50]	@ 0x32
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800257c:	2300      	movs	r3, #0
 800257e:	9300      	str	r3, [sp, #0]
 8002580:	2300      	movs	r3, #0
 8002582:	f7ff facb 	bl	8001b1c <_ZN6SX126x15SetDioIrqParamsEtttt>
}
 8002586:	bf00      	nop
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
	...

08002590 <OnRxDone>:
void PrepareBuffer(SX126xHal *radio, const Messages_t *messageToSend){
    radio->SetPayload((uint8_t*)messageToSend, MESSAGE_SIZE);
}

void OnRxDone( void )
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SX_LED_RX_GPIO_Port, SX_LED_RX_Pin, GPIO_PIN_SET); // Turn LED On
 8002594:	2201      	movs	r2, #1
 8002596:	2101      	movs	r1, #1
 8002598:	4809      	ldr	r0, [pc, #36]	@ (80025c0 <OnRxDone+0x30>)
 800259a:	f003 f9b7 	bl	800590c <HAL_GPIO_WritePin>
    radioFlags.rxDone= true;
 800259e:	4b09      	ldr	r3, [pc, #36]	@ (80025c4 <OnRxDone+0x34>)
 80025a0:	2201      	movs	r2, #1
 80025a2:	701a      	strb	r2, [r3, #0]
	Radio.GetPayload( rxInfo.buffer, &rxInfo.buffer_length, RX_BUFFER_SIZE );
 80025a4:	2314      	movs	r3, #20
 80025a6:	4a08      	ldr	r2, [pc, #32]	@ (80025c8 <OnRxDone+0x38>)
 80025a8:	4908      	ldr	r1, [pc, #32]	@ (80025cc <OnRxDone+0x3c>)
 80025aa:	4809      	ldr	r0, [pc, #36]	@ (80025d0 <OnRxDone+0x40>)
 80025ac:	f7ff f9d2 	bl	8001954 <_ZN6SX126x10GetPayloadEPhS0_h>
    HAL_GPIO_WritePin(SX_LED_RX_GPIO_Port, SX_LED_RX_Pin, GPIO_PIN_RESET); // Turn LED On
 80025b0:	2200      	movs	r2, #0
 80025b2:	2101      	movs	r1, #1
 80025b4:	4802      	ldr	r0, [pc, #8]	@ (80025c0 <OnRxDone+0x30>)
 80025b6:	f003 f9a9 	bl	800590c <HAL_GPIO_WritePin>
//	RunRXStateMachine();


}
 80025ba:	bf00      	nop
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	42020800 	.word	0x42020800
 80025c4:	200002a4 	.word	0x200002a4
 80025c8:	20000528 	.word	0x20000528
 80025cc:	20000514 	.word	0x20000514
 80025d0:	200002ac 	.word	0x200002ac

080025d4 <OnRxTimeout>:

void OnRxTimeout( void )
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
    radioFlags.rxTimeout = true;
 80025d8:	4b03      	ldr	r3, [pc, #12]	@ (80025e8 <OnRxTimeout+0x14>)
 80025da:	2201      	movs	r2, #1
 80025dc:	70da      	strb	r2, [r3, #3]
}
 80025de:	bf00      	nop
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr
 80025e8:	200002a4 	.word	0x200002a4

080025ec <OnRxError>:

void OnRxError( IrqErrorCode_t errCode )
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	71fb      	strb	r3, [r7, #7]
    radioFlags.rxError = true;
 80025f6:	4b04      	ldr	r3, [pc, #16]	@ (8002608 <OnRxError+0x1c>)
 80025f8:	2201      	movs	r2, #1
 80025fa:	705a      	strb	r2, [r3, #1]
}
 80025fc:	bf00      	nop
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr
 8002608:	200002a4 	.word	0x200002a4

0800260c <OnTxDone>:

void OnTxDone( void )
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
    radioFlags.txDone = true;
 8002610:	4b04      	ldr	r3, [pc, #16]	@ (8002624 <OnTxDone+0x18>)
 8002612:	2201      	movs	r2, #1
 8002614:	709a      	strb	r2, [r3, #2]
    HAL_GPIO_WritePin(SX_LED_TX_GPIO_Port, SX_LED_TX_Pin, GPIO_PIN_RESET); // Turn LED On
 8002616:	2200      	movs	r2, #0
 8002618:	2102      	movs	r1, #2
 800261a:	4803      	ldr	r0, [pc, #12]	@ (8002628 <OnTxDone+0x1c>)
 800261c:	f003 f976 	bl	800590c <HAL_GPIO_WritePin>
}
 8002620:	bf00      	nop
 8002622:	bd80      	pop	{r7, pc}
 8002624:	200002a4 	.word	0x200002a4
 8002628:	42020800 	.word	0x42020800

0800262c <OnTxTimeout>:

void OnTxTimeout( void )
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
    radioFlags.txTimeout = true;
 8002630:	4b04      	ldr	r3, [pc, #16]	@ (8002644 <OnTxTimeout+0x18>)
 8002632:	2201      	movs	r2, #1
 8002634:	711a      	strb	r2, [r3, #4]
    HAL_GPIO_WritePin(SX_LED_TX_GPIO_Port, SX_LED_TX_Pin, GPIO_PIN_RESET); // Turn LED On
 8002636:	2200      	movs	r2, #0
 8002638:	2102      	movs	r1, #2
 800263a:	4803      	ldr	r0, [pc, #12]	@ (8002648 <OnTxTimeout+0x1c>)
 800263c:	f003 f966 	bl	800590c <HAL_GPIO_WritePin>
}
 8002640:	bf00      	nop
 8002642:	bd80      	pop	{r7, pc}
 8002644:	200002a4 	.word	0x200002a4
 8002648:	42020800 	.word	0x42020800

0800264c <SetConfiguration>:

void SetConfiguration(RadioConfigurations_t *config){
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
    config->irqRx = IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f240 2202 	movw	r2, #514	@ 0x202
 800265a:	865a      	strh	r2, [r3, #50]	@ 0x32
    config->irqTx = IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	f240 2201 	movw	r2, #513	@ 0x201
 8002662:	861a      	strh	r2, [r3, #48]	@ 0x30
    config->rfFrequency = RF_FREQUENCY;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	4a1d      	ldr	r2, [pc, #116]	@ (80026dc <SetConfiguration+0x90>)
 8002668:	62da      	str	r2, [r3, #44]	@ 0x2c
    config->rxTimeout = RX_TIMEOUT_US;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8002670:	639a      	str	r2, [r3, #56]	@ 0x38
    config->txPower = TX_OUTPUT_POWER;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2216      	movs	r2, #22
 8002676:	705a      	strb	r2, [r3, #1]
    config->txRampTime = RADIO_RAMP_10_US;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2200      	movs	r2, #0
 800267c:	709a      	strb	r2, [r3, #2]
    config->packetType = PACKET_TYPE_LORA;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2201      	movs	r2, #1
 8002682:	701a      	strb	r2, [r3, #0]
    config->modParams.PacketType = PACKET_TYPE_LORA;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2201      	movs	r2, #1
 8002688:	711a      	strb	r2, [r3, #4]
    config->modParams.Params.LoRa.Bandwidth = LORA_BANDWIDTH;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2206      	movs	r2, #6
 800268e:	755a      	strb	r2, [r3, #21]
    config->modParams.Params.LoRa.CodingRate = LORA_CODINGRATE;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	759a      	strb	r2, [r3, #22]
    config->modParams.Params.LoRa.LowDatarateOptimize = LORA_LOWDATARATEOPTIMIZE;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2200      	movs	r2, #0
 800269a:	75da      	strb	r2, [r3, #23]
    config->modParams.Params.LoRa.SpreadingFactor = LORA_SPREADING_FACTOR;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2207      	movs	r2, #7
 80026a0:	751a      	strb	r2, [r3, #20]
    config->packetParams.PacketType = PACKET_TYPE_LORA;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2201      	movs	r2, #1
 80026a6:	761a      	strb	r2, [r3, #24]
    config->packetParams.Params.LoRa.CrcMode = LORA_CRC_MODE;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    config->packetParams.Params.LoRa.HeaderType = LORA_HEADER_TYPE;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    config->packetParams.Params.LoRa.InvertIQ = LORA_IQ;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    config->packetParams.Params.LoRa.PayloadLength = BUFFER_SIZE;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2204      	movs	r2, #4
 80026c4:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
    config->packetParams.Params.LoRa.PreambleLength = LORA_PREAMBLE_LENGTH;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2210      	movs	r2, #16
 80026cc:	849a      	strh	r2, [r3, #36]	@ 0x24
}
 80026ce:	bf00      	nop
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	33bca100 	.word	0x33bca100

080026e0 <ConfigureGeneralRadio>:
void ChangeConfigurations(RadioConfigurations_t *config, RadioLoRaBandwidths_t bw, RadioLoRaCodingRates_t cr, RadioLoRaSpreadingFactors_t sf){
	config->modParams.Params.LoRa.Bandwidth = bw;
	config->modParams.Params.LoRa.CodingRate = cr;
    config->modParams.Params.LoRa.SpreadingFactor = sf;
}
void ConfigureGeneralRadio(SX126xHal *radio, RadioConfigurations_t *config){
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
    radio->SetPacketType(config->packetType);
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	4619      	mov	r1, r3
 80026f2:	4610      	mov	r0, r2
 80026f4:	f7ff fad8 	bl	8001ca8 <_ZN6SX126x13SetPacketTypeE18RadioPacketTypes_t>
    radio->SetPacketParams(&config->packetParams);
 80026f8:	687a      	ldr	r2, [r7, #4]
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	3318      	adds	r3, #24
 80026fe:	4619      	mov	r1, r3
 8002700:	4610      	mov	r0, r2
 8002702:	f7ff fc15 	bl	8001f30 <_ZN6SX126x15SetPacketParamsEP14PacketParams_t>
    radio->SetModulationParams(&config->modParams);
 8002706:	687a      	ldr	r2, [r7, #4]
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	3304      	adds	r3, #4
 800270c:	4619      	mov	r1, r3
 800270e:	4610      	mov	r0, r2
 8002710:	f7ff fb1e 	bl	8001d50 <_ZN6SX126x19SetModulationParamsEP18ModulationParams_t>
    radio->SetRfFrequency(config->rfFrequency);
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800271a:	4619      	mov	r1, r3
 800271c:	4610      	mov	r0, r2
 800271e:	f7ff fa8b 	bl	8001c38 <_ZN6SX126x14SetRfFrequencyEm>
    radio->SetTxParams(config->txPower, config->txRampTime);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	f993 1001 	ldrsb.w	r1, [r3, #1]
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	789b      	ldrb	r3, [r3, #2]
 800272e:	461a      	mov	r2, r3
 8002730:	f7ff fade 	bl	8001cf0 <_ZN6SX126x11SetTxParamsEa16RadioRampTimes_t>
    radio->SetInterruptMode();
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4618      	mov	r0, r3
 8002738:	f7ff fd98 	bl	800226c <_ZN6SX126x16SetInterruptModeEv>
}
 800273c:	bf00      	nop
 800273e:	3708      	adds	r7, #8
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	4603      	mov	r3, r0
 800274c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
  if(GPIO_Pin == SX_DIO1_Pin){
 800274e:	88fb      	ldrh	r3, [r7, #6]
 8002750:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002754:	d10c      	bne.n	8002770 <HAL_GPIO_EXTI_Rising_Callback+0x2c>
	  Radio.InvokeHandler();
 8002756:	4808      	ldr	r0, [pc, #32]	@ (8002778 <HAL_GPIO_EXTI_Rising_Callback+0x34>)
 8002758:	f7ff f82a 	bl	80017b0 <_ZN9SX126xHal13InvokeHandlerEv>
	  ConfigureRadioRx(&Radio, &radioConfiguration);
 800275c:	4907      	ldr	r1, [pc, #28]	@ (800277c <HAL_GPIO_EXTI_Rising_Callback+0x38>)
 800275e:	4806      	ldr	r0, [pc, #24]	@ (8002778 <HAL_GPIO_EXTI_Rising_Callback+0x34>)
 8002760:	f7ff ff02 	bl	8002568 <ConfigureRadioRx>
	  Radio.SetRx(radioConfiguration.rxTimeout);
 8002764:	4b05      	ldr	r3, [pc, #20]	@ (800277c <HAL_GPIO_EXTI_Rising_Callback+0x38>)
 8002766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002768:	4619      	mov	r1, r3
 800276a:	4803      	ldr	r0, [pc, #12]	@ (8002778 <HAL_GPIO_EXTI_Rising_Callback+0x34>)
 800276c:	f7ff f97e 	bl	8001a6c <_ZN6SX126x5SetRxEm>
  }
}
 8002770:	bf00      	nop
 8002772:	3708      	adds	r7, #8
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	200002ac 	.word	0x200002ac
 800277c:	20000268 	.word	0x20000268

08002780 <GetRssiSnr>:

void GetRssiSnr(int8_t *rssi, int8_t *snr)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b088      	sub	sp, #32
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	6039      	str	r1, [r7, #0]
    PacketStatus_t pkt_stat;
    Radio.GetPacketStatus(&pkt_stat);
 800278a:	f107 030c 	add.w	r3, r7, #12
 800278e:	4619      	mov	r1, r3
 8002790:	4807      	ldr	r0, [pc, #28]	@ (80027b0 <GetRssiSnr+0x30>)
 8002792:	f7ff fcd3 	bl	800213c <_ZN6SX126x15GetPacketStatusEP14PacketStatus_t>
    *rssi = pkt_stat.Params.LoRa.RssiPkt;
 8002796:	f997 2018 	ldrsb.w	r2, [r7, #24]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	701a      	strb	r2, [r3, #0]
    *snr = pkt_stat.Params.LoRa.SnrPkt;
 800279e:	f997 2019 	ldrsb.w	r2, [r7, #25]
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	701a      	strb	r2, [r3, #0]

}
 80027a6:	bf00      	nop
 80027a8:	3720      	adds	r7, #32
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	200002ac 	.word	0x200002ac

080027b4 <_Z41__static_initialization_and_destruction_0ii>:
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b092      	sub	sp, #72	@ 0x48
 80027b8:	af10      	add	r7, sp, #64	@ 0x40
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d12c      	bne.n	800281e <_Z41__static_initialization_and_destruction_0ii+0x6a>
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d127      	bne.n	800281e <_Z41__static_initialization_and_destruction_0ii+0x6a>
				SX_ANT_SW_GPIO_Port, SX_ANT_SW_Pin, &RadioEvents);
 80027ce:	4b1b      	ldr	r3, [pc, #108]	@ (800283c <_Z41__static_initialization_and_destruction_0ii+0x88>)
 80027d0:	930e      	str	r3, [sp, #56]	@ 0x38
 80027d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027d6:	930d      	str	r3, [sp, #52]	@ 0x34
 80027d8:	4b19      	ldr	r3, [pc, #100]	@ (8002840 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 80027da:	930c      	str	r3, [sp, #48]	@ 0x30
 80027dc:	2308      	movs	r3, #8
 80027de:	930b      	str	r3, [sp, #44]	@ 0x2c
 80027e0:	2304      	movs	r3, #4
 80027e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80027e4:	2308      	movs	r3, #8
 80027e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80027e8:	4b16      	ldr	r3, [pc, #88]	@ (8002844 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 80027ea:	9308      	str	r3, [sp, #32]
 80027ec:	2300      	movs	r3, #0
 80027ee:	9307      	str	r3, [sp, #28]
 80027f0:	2300      	movs	r3, #0
 80027f2:	9306      	str	r3, [sp, #24]
 80027f4:	2300      	movs	r3, #0
 80027f6:	9305      	str	r3, [sp, #20]
 80027f8:	2300      	movs	r3, #0
 80027fa:	9304      	str	r3, [sp, #16]
 80027fc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002800:	9303      	str	r3, [sp, #12]
 8002802:	4b11      	ldr	r3, [pc, #68]	@ (8002848 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8002804:	9302      	str	r3, [sp, #8]
 8002806:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800280a:	9301      	str	r3, [sp, #4]
 800280c:	4b0e      	ldr	r3, [pc, #56]	@ (8002848 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 800280e:	9300      	str	r3, [sp, #0]
 8002810:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002814:	4a0a      	ldr	r2, [pc, #40]	@ (8002840 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8002816:	490d      	ldr	r1, [pc, #52]	@ (800284c <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8002818:	480d      	ldr	r0, [pc, #52]	@ (8002850 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 800281a:	f7fe fca7 	bl	800116c <_ZN9SX126xHalC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftS3_tS3_tS3_tS3_tS3_tmmS3_tP16RadioCallbacks_t>
SX126xHal Radio(&hspi1, SX_SPI1_CS_GPIO_Port, SX_SPI1_CS_Pin,
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d107      	bne.n	8002834 <_Z41__static_initialization_and_destruction_0ii+0x80>
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800282a:	4293      	cmp	r3, r2
 800282c:	d102      	bne.n	8002834 <_Z41__static_initialization_and_destruction_0ii+0x80>
 800282e:	4808      	ldr	r0, [pc, #32]	@ (8002850 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8002830:	f7fe fcee 	bl	8001210 <_ZN9SX126xHalD1Ev>
}
 8002834:	bf00      	nop
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	20000000 	.word	0x20000000
 8002840:	42021400 	.word	0x42021400
 8002844:	42020000 	.word	0x42020000
 8002848:	42021000 	.word	0x42021000
 800284c:	200003a8 	.word	0x200003a8
 8002850:	200002ac 	.word	0x200002ac

08002854 <_GLOBAL__sub_I_TxState>:
 8002854:	b580      	push	{r7, lr}
 8002856:	af00      	add	r7, sp, #0
 8002858:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800285c:	2001      	movs	r0, #1
 800285e:	f7ff ffa9 	bl	80027b4 <_Z41__static_initialization_and_destruction_0ii>
 8002862:	bd80      	pop	{r7, pc}

08002864 <_GLOBAL__sub_D_TxState>:
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
 8002868:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800286c:	2000      	movs	r0, #0
 800286e:	f7ff ffa1 	bl	80027b4 <_Z41__static_initialization_and_destruction_0ii>
 8002872:	bd80      	pop	{r7, pc}

08002874 <dwt_initialise>:
#define VBAT_ADDRESS   (0x08)
#define VTEMP_ADDRESS  (0x09)
#define XTRIM_ADDRESS  (0x1E)

int dwt_initialise(int config)
{
 8002874:	b590      	push	{r4, r7, lr}
 8002876:	b087      	sub	sp, #28
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
    uint16 otp_xtaltrim_and_rev = 0;
 800287c:	2300      	movs	r3, #0
 800287e:	82fb      	strh	r3, [r7, #22]
    uint32 ldo_tune = 0;
 8002880:	2300      	movs	r3, #0
 8002882:	613b      	str	r3, [r7, #16]

    pdw1000local->dblbuffon = 0; // - set to 0 - meaning double buffer mode is off by default
 8002884:	4b9f      	ldr	r3, [pc, #636]	@ (8002b04 <dwt_initialise+0x290>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2200      	movs	r2, #0
 800288a:	751a      	strb	r2, [r3, #20]
    pdw1000local->wait4resp = 0; // - set to 0 - meaning wait for response not active
 800288c:	4b9d      	ldr	r3, [pc, #628]	@ (8002b04 <dwt_initialise+0x290>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2200      	movs	r2, #0
 8002892:	755a      	strb	r2, [r3, #21]
    pdw1000local->sleep_mode = 0; // - set to 0 - meaning sleep mode has not been configured
 8002894:	4b9b      	ldr	r3, [pc, #620]	@ (8002b04 <dwt_initialise+0x290>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2200      	movs	r2, #0
 800289a:	82da      	strh	r2, [r3, #22]

    pdw1000local->cbTxDone = NULL;
 800289c:	4b99      	ldr	r3, [pc, #612]	@ (8002b04 <dwt_initialise+0x290>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2200      	movs	r2, #0
 80028a2:	629a      	str	r2, [r3, #40]	@ 0x28
    pdw1000local->cbRxOk = NULL;
 80028a4:	4b97      	ldr	r3, [pc, #604]	@ (8002b04 <dwt_initialise+0x290>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2200      	movs	r2, #0
 80028aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    pdw1000local->cbRxTo = NULL;
 80028ac:	4b95      	ldr	r3, [pc, #596]	@ (8002b04 <dwt_initialise+0x290>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2200      	movs	r2, #0
 80028b2:	631a      	str	r2, [r3, #48]	@ 0x30
    pdw1000local->cbRxErr = NULL;
 80028b4:	4b93      	ldr	r3, [pc, #588]	@ (8002b04 <dwt_initialise+0x290>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2200      	movs	r2, #0
 80028ba:	635a      	str	r2, [r3, #52]	@ 0x34

#if DWT_API_ERROR_CHECK
    pdw1000local->otp_mask = config ; // Save the READ_OTP config mask
#endif

    uint32 ID = dwt_readdevid();
 80028bc:	f000 f94e 	bl	8002b5c <dwt_readdevid>
 80028c0:	60f8      	str	r0, [r7, #12]
    // Read and validate device ID, return -1 if not recognised
    if (DWT_DEVICE_ID != ID ) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	4a90      	ldr	r2, [pc, #576]	@ (8002b08 <dwt_initialise+0x294>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d002      	beq.n	80028d0 <dwt_initialise+0x5c>
    {
        return DWT_ERROR;
 80028ca:	f04f 33ff 	mov.w	r3, #4294967295
 80028ce:	e115      	b.n	8002afc <dwt_initialise+0x288>
    }

    //printf("ID  =  %08x\n\r", ID);

    if(!(DWT_DW_WAKE_UP & config)) // Don't reset the device if DWT_DW_WAKE_UP bit is set, e.g. when calling this API after wake up
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f003 0302 	and.w	r3, r3, #2
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d101      	bne.n	80028de <dwt_initialise+0x6a>
    {
        dwt_softreset(); // Make sure the device is completely reset before starting initialisation
 80028da:	f000 ff09 	bl	80036f0 <dwt_softreset>
    }

    if(!((DWT_DW_WAKE_UP & config) && ((DWT_READ_OTP_TMP | DWT_READ_OTP_BAT | DWT_READ_OTP_LID | DWT_READ_OTP_PID | DWT_DW_WUP_RD_OTPREV)& config)))
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f003 0302 	and.w	r3, r3, #2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d004      	beq.n	80028f2 <dwt_initialise+0x7e>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d102      	bne.n	80028f8 <dwt_initialise+0x84>
    {
        _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
 80028f2:	2000      	movs	r0, #0
 80028f4:	f000 fdb6 	bl	8003464 <_dwt_enableclocks>
    }                                  // when not reading from OTP, clocks don't need to change.

    // Configure the CPLL lock detect
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
 80028f8:	2204      	movs	r2, #4
 80028fa:	2100      	movs	r1, #0
 80028fc:	2024      	movs	r0, #36	@ 0x24
 80028fe:	f000 fc54 	bl	80031aa <dwt_write8bitoffsetreg>

    // When DW1000 IC is initialised from power up, then the LDO value should be kicked from OTP, otherwise if this API is called after
    // DW1000 IC has been woken up (DWT_DW_WAKE_UP bit is set) this can be skipped as LDO would have already been automatically
    // kicked/loaded on wake up
    if(!(DWT_DW_WAKE_UP & config))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b00      	cmp	r3, #0
 800290a:	d116      	bne.n	800293a <dwt_initialise+0xc6>
    {
        // Load LDO tune from OTP and kick it if there is a value actually programmed.
        ldo_tune = _dwt_otpread(LDOTUNE_ADDRESS);
 800290c:	2004      	movs	r0, #4
 800290e:	f000 fca2 	bl	8003256 <_dwt_otpread>
 8002912:	6138      	str	r0, [r7, #16]
        if((ldo_tune & 0xFF) != 0)
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	b2db      	uxtb	r3, r3
 8002918:	2b00      	cmp	r3, #0
 800291a:	d01f      	beq.n	800295c <dwt_initialise+0xe8>
        {
            // Kick LDO tune
            dwt_write8bitoffsetreg(OTP_IF_ID, OTP_SF, OTP_SF_LDO_KICK); // Set load LDO kick bit
 800291c:	2202      	movs	r2, #2
 800291e:	2112      	movs	r1, #18
 8002920:	202d      	movs	r0, #45	@ 0x2d
 8002922:	f000 fc42 	bl	80031aa <dwt_write8bitoffsetreg>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO; // LDO tune must be kicked at wake-up
 8002926:	4b77      	ldr	r3, [pc, #476]	@ (8002b04 <dwt_initialise+0x290>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	8ada      	ldrh	r2, [r3, #22]
 800292c:	4b75      	ldr	r3, [pc, #468]	@ (8002b04 <dwt_initialise+0x290>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002934:	b292      	uxth	r2, r2
 8002936:	82da      	strh	r2, [r3, #22]
 8002938:	e010      	b.n	800295c <dwt_initialise+0xe8>
        }
    }
    else
    {   //if LDOTUNE reg contains value different from default it means it was kicked from OTP and thus set AON_WCFG_ONW_LLDO.
        if(dwt_read32bitoffsetreg(RF_CONF_ID, LDOTUNE) != LDOTUNE_DEFAULT)
 800293a:	2130      	movs	r1, #48	@ 0x30
 800293c:	2028      	movs	r0, #40	@ 0x28
 800293e:	f000 fbdf 	bl	8003100 <dwt_read32bitoffsetreg>
 8002942:	4603      	mov	r3, r0
 8002944:	f1b3 3f88 	cmp.w	r3, #2290649224	@ 0x88888888
 8002948:	d008      	beq.n	800295c <dwt_initialise+0xe8>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO;
 800294a:	4b6e      	ldr	r3, [pc, #440]	@ (8002b04 <dwt_initialise+0x290>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	8ada      	ldrh	r2, [r3, #22]
 8002950:	4b6c      	ldr	r3, [pc, #432]	@ (8002b04 <dwt_initialise+0x290>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002958:	b292      	uxth	r2, r2
 800295a:	82da      	strh	r2, [r3, #22]
    }

    if((!(DWT_DW_WAKE_UP & config)) || ((DWT_DW_WAKE_UP & config) && (DWT_DW_WUP_RD_OTPREV & config)))
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b00      	cmp	r3, #0
 8002964:	d009      	beq.n	800297a <dwt_initialise+0x106>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d011      	beq.n	8002994 <dwt_initialise+0x120>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f003 0308 	and.w	r3, r3, #8
 8002976:	2b00      	cmp	r3, #0
 8002978:	d00c      	beq.n	8002994 <dwt_initialise+0x120>
    {
        // Read OTP revision number
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
 800297a:	201e      	movs	r0, #30
 800297c:	f000 fc6b 	bl	8003256 <_dwt_otpread>
 8002980:	4603      	mov	r3, r0
 8002982:	82fb      	strh	r3, [r7, #22]
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
 8002984:	8afb      	ldrh	r3, [r7, #22]
 8002986:	0a1b      	lsrs	r3, r3, #8
 8002988:	b29a      	uxth	r2, r3
 800298a:	4b5e      	ldr	r3, [pc, #376]	@ (8002b04 <dwt_initialise+0x290>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	b2d2      	uxtb	r2, r2
 8002990:	72da      	strb	r2, [r3, #11]
 8002992:	e003      	b.n	800299c <dwt_initialise+0x128>
    }
    else
        pdw1000local->otprev = 0; // If OTP valuse are not used, if this API is called after DW1000 IC has been woken up
 8002994:	4b5b      	ldr	r3, [pc, #364]	@ (8002b04 <dwt_initialise+0x290>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2200      	movs	r2, #0
 800299a:	72da      	strb	r2, [r3, #11]
                                  // (DWT_DW_WAKE_UP bit is set), set otprev to 0

    if(!(DWT_DW_WAKE_UP & config))
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f003 0302 	and.w	r3, r3, #2
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d10b      	bne.n	80029be <dwt_initialise+0x14a>
    {
        // XTAL trim value is set in OTP for DW1000 module and EVK/TREK boards but that might not be the case in a custom design
        if ((otp_xtaltrim_and_rev & 0x1F) == 0) // A value of 0 means that the crystal has not been trimmed
 80029a6:	8afb      	ldrh	r3, [r7, #22]
 80029a8:	f003 031f 	and.w	r3, r3, #31
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <dwt_initialise+0x140>
        {
            otp_xtaltrim_and_rev = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
 80029b0:	2310      	movs	r3, #16
 80029b2:	82fb      	strh	r3, [r7, #22]
        }
        // Configure XTAL trim
        dwt_setxtaltrim((uint8)otp_xtaltrim_and_rev);
 80029b4:	8afb      	ldrh	r3, [r7, #22]
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	4618      	mov	r0, r3
 80029ba:	f000 febf 	bl	800373c <dwt_setxtaltrim>
    }

    if(DWT_READ_OTP_PID & config)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	f003 0310 	and.w	r3, r3, #16
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d007      	beq.n	80029d8 <dwt_initialise+0x164>
    {
        // Load Part from OTP
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
 80029c8:	4b4e      	ldr	r3, [pc, #312]	@ (8002b04 <dwt_initialise+0x290>)
 80029ca:	681c      	ldr	r4, [r3, #0]
 80029cc:	2006      	movs	r0, #6
 80029ce:	f000 fc42 	bl	8003256 <_dwt_otpread>
 80029d2:	4603      	mov	r3, r0
 80029d4:	6023      	str	r3, [r4, #0]
 80029d6:	e003      	b.n	80029e0 <dwt_initialise+0x16c>
    }
    else
    {
        pdw1000local->partID = 0;
 80029d8:	4b4a      	ldr	r3, [pc, #296]	@ (8002b04 <dwt_initialise+0x290>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2200      	movs	r2, #0
 80029de:	601a      	str	r2, [r3, #0]
    }

    if(DWT_READ_OTP_LID & config)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f003 0320 	and.w	r3, r3, #32
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d007      	beq.n	80029fa <dwt_initialise+0x186>
    {
        // Load Lot ID from OTP
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 80029ea:	4b46      	ldr	r3, [pc, #280]	@ (8002b04 <dwt_initialise+0x290>)
 80029ec:	681c      	ldr	r4, [r3, #0]
 80029ee:	2007      	movs	r0, #7
 80029f0:	f000 fc31 	bl	8003256 <_dwt_otpread>
 80029f4:	4603      	mov	r3, r0
 80029f6:	6063      	str	r3, [r4, #4]
 80029f8:	e003      	b.n	8002a02 <dwt_initialise+0x18e>
    }
    else
    {
        pdw1000local->lotID = 0;
 80029fa:	4b42      	ldr	r3, [pc, #264]	@ (8002b04 <dwt_initialise+0x290>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2200      	movs	r2, #0
 8002a00:	605a      	str	r2, [r3, #4]
    }

    if(DWT_READ_OTP_BAT & config)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d008      	beq.n	8002a1e <dwt_initialise+0x1aa>
    {
        // Load VBAT from OTP
        pdw1000local->vBatP = _dwt_otpread(VBAT_ADDRESS) & 0xff;
 8002a0c:	2008      	movs	r0, #8
 8002a0e:	f000 fc22 	bl	8003256 <_dwt_otpread>
 8002a12:	4602      	mov	r2, r0
 8002a14:	4b3b      	ldr	r3, [pc, #236]	@ (8002b04 <dwt_initialise+0x290>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	b2d2      	uxtb	r2, r2
 8002a1a:	721a      	strb	r2, [r3, #8]
 8002a1c:	e003      	b.n	8002a26 <dwt_initialise+0x1b2>
    }
    else
    {
        pdw1000local->vBatP = 0;
 8002a1e:	4b39      	ldr	r3, [pc, #228]	@ (8002b04 <dwt_initialise+0x290>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2200      	movs	r2, #0
 8002a24:	721a      	strb	r2, [r3, #8]
    }

    if(DWT_READ_OTP_TMP & config)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d008      	beq.n	8002a42 <dwt_initialise+0x1ce>
    {
        // Load TEMP from OTP
        pdw1000local->tempP = _dwt_otpread(VTEMP_ADDRESS) & 0xff;
 8002a30:	2009      	movs	r0, #9
 8002a32:	f000 fc10 	bl	8003256 <_dwt_otpread>
 8002a36:	4602      	mov	r2, r0
 8002a38:	4b32      	ldr	r3, [pc, #200]	@ (8002b04 <dwt_initialise+0x290>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	b2d2      	uxtb	r2, r2
 8002a3e:	725a      	strb	r2, [r3, #9]
 8002a40:	e003      	b.n	8002a4a <dwt_initialise+0x1d6>
    }
    else
    {
        pdw1000local->tempP = 0;
 8002a42:	4b30      	ldr	r3, [pc, #192]	@ (8002b04 <dwt_initialise+0x290>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2200      	movs	r2, #0
 8002a48:	725a      	strb	r2, [r3, #9]
    }

    // Load leading edge detect code (LDE/microcode)
    if(!(DWT_DW_WAKE_UP & config))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	f003 0302 	and.w	r3, r3, #2
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d121      	bne.n	8002a98 <dwt_initialise+0x224>
    {
        if(DWT_LOADUCODE & config)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f003 0301 	and.w	r3, r3, #1
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d00b      	beq.n	8002a76 <dwt_initialise+0x202>
        {
            _dwt_loaducodefromrom();
 8002a5e:	f000 fc47 	bl	80032f0 <_dwt_loaducodefromrom>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE; // microcode must be loaded at wake-up if loaded on initialisation
 8002a62:	4b28      	ldr	r3, [pc, #160]	@ (8002b04 <dwt_initialise+0x290>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	8ada      	ldrh	r2, [r3, #22]
 8002a68:	4b26      	ldr	r3, [pc, #152]	@ (8002b04 <dwt_initialise+0x290>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a70:	b292      	uxth	r2, r2
 8002a72:	82da      	strh	r2, [r3, #22]
 8002a74:	e01e      	b.n	8002ab4 <dwt_initialise+0x240>
        }
        else // Should disable the LDERUN bit enable if LDE has not been loaded
        {
            uint16 rega = dwt_read16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1) ;
 8002a76:	2105      	movs	r1, #5
 8002a78:	2036      	movs	r0, #54	@ 0x36
 8002a7a:	f000 fb68 	bl	800314e <dwt_read16bitoffsetreg>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	817b      	strh	r3, [r7, #10]
            rega &= 0xFDFF ; // Clear LDERUN bit
 8002a82:	897b      	ldrh	r3, [r7, #10]
 8002a84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002a88:	817b      	strh	r3, [r7, #10]
            dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1, rega) ;
 8002a8a:	897b      	ldrh	r3, [r7, #10]
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	2105      	movs	r1, #5
 8002a90:	2036      	movs	r0, #54	@ 0x36
 8002a92:	f000 fb9d 	bl	80031d0 <dwt_write16bitoffsetreg>
 8002a96:	e00d      	b.n	8002ab4 <dwt_initialise+0x240>
        }
    }
    else //if DWT_DW_WUP_NO_UCODE is set then assume that the UCODE was loaded from ROM (i.e. DWT_LOADUCODE was set on power up),
    {     //thus set AON_WCFG_ONW_LLDE, otherwise don't set the AON_WCFG_ONW_LLDE bit in the sleep_mode configuration
        if((DWT_DW_WUP_NO_UCODE & config) == 0)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f003 0304 	and.w	r3, r3, #4
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d108      	bne.n	8002ab4 <dwt_initialise+0x240>
        {
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE;
 8002aa2:	4b18      	ldr	r3, [pc, #96]	@ (8002b04 <dwt_initialise+0x290>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	8ada      	ldrh	r2, [r3, #22]
 8002aa8:	4b16      	ldr	r3, [pc, #88]	@ (8002b04 <dwt_initialise+0x290>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ab0:	b292      	uxth	r2, r2
 8002ab2:	82da      	strh	r2, [r3, #22]
        }
    }

    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 8002ab4:	2001      	movs	r0, #1
 8002ab6:	f000 fcd5 	bl	8003464 <_dwt_enableclocks>

    // The 3 bits in AON CFG1 register must be cleared to ensure proper operation of the DW1000 in DEEPSLEEP mode.
    dwt_write8bitoffsetreg(AON_ID, AON_CFG1_OFFSET, 0x00);
 8002aba:	2200      	movs	r2, #0
 8002abc:	210a      	movs	r1, #10
 8002abe:	202c      	movs	r0, #44	@ 0x2c
 8002ac0:	f000 fb73 	bl	80031aa <dwt_write8bitoffsetreg>

    // Read system register / store local copy
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
 8002ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8002b04 <dwt_initialise+0x290>)
 8002ac6:	681c      	ldr	r4, [r3, #0]
 8002ac8:	2100      	movs	r1, #0
 8002aca:	2004      	movs	r0, #4
 8002acc:	f000 fb18 	bl	8003100 <dwt_read32bitoffsetreg>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	6123      	str	r3, [r4, #16]
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
 8002ad4:	4b0b      	ldr	r3, [pc, #44]	@ (8002b04 <dwt_initialise+0x290>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	691b      	ldr	r3, [r3, #16]
 8002ada:	0c1b      	lsrs	r3, r3, #16
 8002adc:	b2da      	uxtb	r2, r3
 8002ade:	4b09      	ldr	r3, [pc, #36]	@ (8002b04 <dwt_initialise+0x290>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f002 0203 	and.w	r2, r2, #3
 8002ae6:	b2d2      	uxtb	r2, r2
 8002ae8:	729a      	strb	r2, [r3, #10]

    pdw1000local->txFCTRL = dwt_read32bitreg(TX_FCTRL_ID) ;
 8002aea:	4b06      	ldr	r3, [pc, #24]	@ (8002b04 <dwt_initialise+0x290>)
 8002aec:	681c      	ldr	r4, [r3, #0]
 8002aee:	2100      	movs	r1, #0
 8002af0:	2008      	movs	r0, #8
 8002af2:	f000 fb05 	bl	8003100 <dwt_read32bitoffsetreg>
 8002af6:	4603      	mov	r3, r0
 8002af8:	60e3      	str	r3, [r4, #12]

    return DWT_SUCCESS ;
 8002afa:	2300      	movs	r3, #0

} // end dwt_initialise()
 8002afc:	4618      	mov	r0, r3
 8002afe:	371c      	adds	r7, #28
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd90      	pop	{r4, r7, pc}
 8002b04:	20000028 	.word	0x20000028
 8002b08:	deca0130 	.word	0xdeca0130

08002b0c <dwt_setlnapamode>:
 *                          : to disable LNA/PA set the bits to 0
 *
 * no return value
 */
void dwt_setlnapamode(int lna_pa)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
    uint32 gpio_mode = dwt_read32bitoffsetreg(GPIO_CTRL_ID, GPIO_MODE_OFFSET);
 8002b14:	2100      	movs	r1, #0
 8002b16:	2026      	movs	r0, #38	@ 0x26
 8002b18:	f000 faf2 	bl	8003100 <dwt_read32bitoffsetreg>
 8002b1c:	60f8      	str	r0, [r7, #12]
    gpio_mode &= ~(GPIO_MSGP4_MASK | GPIO_MSGP5_MASK | GPIO_MSGP6_MASK);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f423 237c 	bic.w	r3, r3, #1032192	@ 0xfc000
 8002b24:	60fb      	str	r3, [r7, #12]
    if (lna_pa & DWT_LNA_ENABLE)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f003 0301 	and.w	r3, r3, #1
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d003      	beq.n	8002b38 <dwt_setlnapamode+0x2c>
    {
        gpio_mode |= GPIO_PIN6_EXTRXE;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b36:	60fb      	str	r3, [r7, #12]
    }
    if (lna_pa & DWT_PA_ENABLE)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d003      	beq.n	8002b4a <dwt_setlnapamode+0x3e>
    {
        gpio_mode |= (GPIO_PIN5_EXTTXE | GPIO_PIN4_EXTPA);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f443 33a0 	orr.w	r3, r3, #81920	@ 0x14000
 8002b48:	60fb      	str	r3, [r7, #12]
    }
    dwt_write32bitoffsetreg(GPIO_CTRL_ID, GPIO_MODE_OFFSET, gpio_mode);
 8002b4a:	68fa      	ldr	r2, [r7, #12]
 8002b4c:	2100      	movs	r1, #0
 8002b4e:	2026      	movs	r0, #38	@ 0x26
 8002b50:	f000 fb5a 	bl	8003208 <dwt_write32bitoffsetreg>
}
 8002b54:	bf00      	nop
 8002b56:	3710      	adds	r7, #16
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <dwt_readdevid>:
 * output parameters
 *
 * returns the read value which for DW1000 is 0xDECA0130
 */
uint32 dwt_readdevid(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
    return dwt_read32bitoffsetreg(DEV_ID_ID, 0);
 8002b60:	2100      	movs	r1, #0
 8002b62:	2000      	movs	r0, #0
 8002b64:	f000 facc 	bl	8003100 <dwt_read32bitoffsetreg>
 8002b68:	4603      	mov	r3, r0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	bd80      	pop	{r7, pc}
	...

08002b70 <dwt_configure>:
 * output parameters
 *
 * no return value
 */
void dwt_configure(dwt_config_t *config)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b086      	sub	sp, #24
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
    uint8 nsSfd_result  = 0;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	75fb      	strb	r3, [r7, #23]
    uint8 useDWnsSFD = 0;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	75bb      	strb	r3, [r7, #22]
    uint8 chan = config->chan ;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	74fb      	strb	r3, [r7, #19]
    uint32 regval ;
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	795b      	ldrb	r3, [r3, #5]
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	4ba1      	ldr	r3, [pc, #644]	@ (8002e14 <dwt_configure+0x2a4>)
 8002b8e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002b92:	82bb      	strh	r3, [r7, #20]
    uint8 prfIndex = config->prf - DWT_PRF_16M;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	785b      	ldrb	r3, [r3, #1]
 8002b98:	3b01      	subs	r3, #1
 8002b9a:	74bb      	strb	r3, [r7, #18]
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
 8002b9c:	7cfb      	ldrb	r3, [r7, #19]
 8002b9e:	2b04      	cmp	r3, #4
 8002ba0:	d002      	beq.n	8002ba8 <dwt_configure+0x38>
 8002ba2:	7cfb      	ldrb	r3, [r7, #19]
 8002ba4:	2b07      	cmp	r3, #7
 8002ba6:	d101      	bne.n	8002bac <dwt_configure+0x3c>
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e000      	b.n	8002bae <dwt_configure+0x3e>
 8002bac:	2300      	movs	r3, #0
 8002bae:	747b      	strb	r3, [r7, #17]
           || (config->txPreambLength == DWT_PLEN_2048) || (config->txPreambLength == DWT_PLEN_4096));
    assert((config->phrMode == DWT_PHRMODE_STD) || (config->phrMode == DWT_PHRMODE_EXT));
#endif

    // For 110 kbps we need a special setup
    if(DWT_BR_110K == config->dataRate)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	79db      	ldrb	r3, [r3, #7]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d10b      	bne.n	8002bd0 <dwt_configure+0x60>
    {
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
 8002bb8:	4b97      	ldr	r3, [pc, #604]	@ (8002e18 <dwt_configure+0x2a8>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	691a      	ldr	r2, [r3, #16]
 8002bbe:	4b96      	ldr	r3, [pc, #600]	@ (8002e18 <dwt_configure+0x2a8>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002bc6:	611a      	str	r2, [r3, #16]
        reg16 >>= 3; // lde_replicaCoeff must be divided by 8
 8002bc8:	8abb      	ldrh	r3, [r7, #20]
 8002bca:	08db      	lsrs	r3, r3, #3
 8002bcc:	82bb      	strh	r3, [r7, #20]
 8002bce:	e007      	b.n	8002be0 <dwt_configure+0x70>
    }
    else
    {
        pdw1000local->sysCFGreg &= (~SYS_CFG_RXM110K) ;
 8002bd0:	4b91      	ldr	r3, [pc, #580]	@ (8002e18 <dwt_configure+0x2a8>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	691a      	ldr	r2, [r3, #16]
 8002bd6:	4b90      	ldr	r3, [pc, #576]	@ (8002e18 <dwt_configure+0x2a8>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f422 0280 	bic.w	r2, r2, #4194304	@ 0x400000
 8002bde:	611a      	str	r2, [r3, #16]
    }

    pdw1000local->longFrames = config->phrMode ;
 8002be0:	4b8d      	ldr	r3, [pc, #564]	@ (8002e18 <dwt_configure+0x2a8>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	687a      	ldr	r2, [r7, #4]
 8002be6:	7a12      	ldrb	r2, [r2, #8]
 8002be8:	729a      	strb	r2, [r3, #10]

    pdw1000local->sysCFGreg &= ~SYS_CFG_PHR_MODE_11;
 8002bea:	4b8b      	ldr	r3, [pc, #556]	@ (8002e18 <dwt_configure+0x2a8>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	691a      	ldr	r2, [r3, #16]
 8002bf0:	4b89      	ldr	r3, [pc, #548]	@ (8002e18 <dwt_configure+0x2a8>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8002bf8:	611a      	str	r2, [r3, #16]
    pdw1000local->sysCFGreg |= (SYS_CFG_PHR_MODE_11 & ((uint32)config->phrMode << SYS_CFG_PHR_MODE_SHFT));
 8002bfa:	4b87      	ldr	r3, [pc, #540]	@ (8002e18 <dwt_configure+0x2a8>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	6919      	ldr	r1, [r3, #16]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	7a1b      	ldrb	r3, [r3, #8]
 8002c04:	041b      	lsls	r3, r3, #16
 8002c06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c0a:	4b83      	ldr	r3, [pc, #524]	@ (8002e18 <dwt_configure+0x2a8>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	611a      	str	r2, [r3, #16]

    dwt_write32bitreg(SYS_CFG_ID, pdw1000local->sysCFGreg) ;
 8002c12:	4b81      	ldr	r3, [pc, #516]	@ (8002e18 <dwt_configure+0x2a8>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	691b      	ldr	r3, [r3, #16]
 8002c18:	461a      	mov	r2, r3
 8002c1a:	2100      	movs	r1, #0
 8002c1c:	2004      	movs	r0, #4
 8002c1e:	f000 faf3 	bl	8003208 <dwt_write32bitoffsetreg>
    // Set the lde_replicaCoeff
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_REPC_OFFSET, reg16) ;
 8002c22:	8abb      	ldrh	r3, [r7, #20]
 8002c24:	461a      	mov	r2, r3
 8002c26:	f642 0104 	movw	r1, #10244	@ 0x2804
 8002c2a:	202e      	movs	r0, #46	@ 0x2e
 8002c2c:	f000 fad0 	bl	80031d0 <dwt_write16bitoffsetreg>

    _dwt_configlde(prfIndex);
 8002c30:	7cbb      	ldrb	r3, [r7, #18]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f000 fb3c 	bl	80032b0 <_dwt_configlde>

    // Configure PLL2/RF PLL block CFG/TUNE (for a given channel)
    dwt_write32bitoffsetreg(FS_CTRL_ID, FS_PLLCFG_OFFSET, fs_pll_cfg[chan_idx[chan]]);
 8002c38:	7cfb      	ldrb	r3, [r7, #19]
 8002c3a:	4a78      	ldr	r2, [pc, #480]	@ (8002e1c <dwt_configure+0x2ac>)
 8002c3c:	5cd3      	ldrb	r3, [r2, r3]
 8002c3e:	461a      	mov	r2, r3
 8002c40:	4b77      	ldr	r3, [pc, #476]	@ (8002e20 <dwt_configure+0x2b0>)
 8002c42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c46:	461a      	mov	r2, r3
 8002c48:	2107      	movs	r1, #7
 8002c4a:	202b      	movs	r0, #43	@ 0x2b
 8002c4c:	f000 fadc 	bl	8003208 <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_PLLTUNE_OFFSET, fs_pll_tune[chan_idx[chan]]);
 8002c50:	7cfb      	ldrb	r3, [r7, #19]
 8002c52:	4a72      	ldr	r2, [pc, #456]	@ (8002e1c <dwt_configure+0x2ac>)
 8002c54:	5cd3      	ldrb	r3, [r2, r3]
 8002c56:	461a      	mov	r2, r3
 8002c58:	4b72      	ldr	r3, [pc, #456]	@ (8002e24 <dwt_configure+0x2b4>)
 8002c5a:	5c9b      	ldrb	r3, [r3, r2]
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	210b      	movs	r1, #11
 8002c60:	202b      	movs	r0, #43	@ 0x2b
 8002c62:	f000 faa2 	bl	80031aa <dwt_write8bitoffsetreg>

    // Configure RF RX blocks (for specified channel/bandwidth)
    dwt_write8bitoffsetreg(RF_CONF_ID, RF_RXCTRLH_OFFSET, rx_config[bw]);
 8002c66:	7c7b      	ldrb	r3, [r7, #17]
 8002c68:	4a6f      	ldr	r2, [pc, #444]	@ (8002e28 <dwt_configure+0x2b8>)
 8002c6a:	5cd3      	ldrb	r3, [r2, r3]
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	210b      	movs	r1, #11
 8002c70:	2028      	movs	r0, #40	@ 0x28
 8002c72:	f000 fa9a 	bl	80031aa <dwt_write8bitoffsetreg>

    // Configure RF TX blocks (for specified channel and PRF)
    // Configure RF TX control
    dwt_write32bitoffsetreg(RF_CONF_ID, RF_TXCTRL_OFFSET, tx_config[chan_idx[chan]]);
 8002c76:	7cfb      	ldrb	r3, [r7, #19]
 8002c78:	4a68      	ldr	r2, [pc, #416]	@ (8002e1c <dwt_configure+0x2ac>)
 8002c7a:	5cd3      	ldrb	r3, [r2, r3]
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	4b6b      	ldr	r3, [pc, #428]	@ (8002e2c <dwt_configure+0x2bc>)
 8002c80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c84:	461a      	mov	r2, r3
 8002c86:	210c      	movs	r1, #12
 8002c88:	2028      	movs	r0, #40	@ 0x28
 8002c8a:	f000 fabd 	bl	8003208 <dwt_write32bitoffsetreg>

    // Configure the baseband parameters (for specified PRF, bit rate, PAC, and SFD settings)
    // DTUNE0
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE0b_OFFSET, sftsh[config->dataRate][config->nsSFD]);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	79db      	ldrb	r3, [r3, #7]
 8002c92:	4618      	mov	r0, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	799b      	ldrb	r3, [r3, #6]
 8002c98:	4619      	mov	r1, r3
 8002c9a:	4a65      	ldr	r2, [pc, #404]	@ (8002e30 <dwt_configure+0x2c0>)
 8002c9c:	0043      	lsls	r3, r0, #1
 8002c9e:	440b      	add	r3, r1
 8002ca0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	2102      	movs	r1, #2
 8002ca8:	2027      	movs	r0, #39	@ 0x27
 8002caa:	f000 fa91 	bl	80031d0 <dwt_write16bitoffsetreg>

    // DTUNE1
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1a_OFFSET, dtune1[prfIndex]);
 8002cae:	7cbb      	ldrb	r3, [r7, #18]
 8002cb0:	4a60      	ldr	r2, [pc, #384]	@ (8002e34 <dwt_configure+0x2c4>)
 8002cb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	2104      	movs	r1, #4
 8002cba:	2027      	movs	r0, #39	@ 0x27
 8002cbc:	f000 fa88 	bl	80031d0 <dwt_write16bitoffsetreg>

    if(config->dataRate == DWT_BR_110K)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	79db      	ldrb	r3, [r3, #7]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d105      	bne.n	8002cd4 <dwt_configure+0x164>
    {
        dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_110K);
 8002cc8:	2264      	movs	r2, #100	@ 0x64
 8002cca:	2106      	movs	r1, #6
 8002ccc:	2027      	movs	r0, #39	@ 0x27
 8002cce:	f000 fa7f 	bl	80031d0 <dwt_write16bitoffsetreg>
 8002cd2:	e018      	b.n	8002d06 <dwt_configure+0x196>
    }
    else
    {
        if(config->txPreambLength == DWT_PLEN_64)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	789b      	ldrb	r3, [r3, #2]
 8002cd8:	2b04      	cmp	r3, #4
 8002cda:	d10a      	bne.n	8002cf2 <dwt_configure+0x182>
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_6M8_PRE64);
 8002cdc:	2210      	movs	r2, #16
 8002cde:	2106      	movs	r1, #6
 8002ce0:	2027      	movs	r0, #39	@ 0x27
 8002ce2:	f000 fa75 	bl	80031d0 <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE64);
 8002ce6:	2210      	movs	r2, #16
 8002ce8:	2126      	movs	r1, #38	@ 0x26
 8002cea:	2027      	movs	r0, #39	@ 0x27
 8002cec:	f000 fa5d 	bl	80031aa <dwt_write8bitoffsetreg>
 8002cf0:	e009      	b.n	8002d06 <dwt_configure+0x196>
        }
        else
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_850K_6M8);
 8002cf2:	2220      	movs	r2, #32
 8002cf4:	2106      	movs	r1, #6
 8002cf6:	2027      	movs	r0, #39	@ 0x27
 8002cf8:	f000 fa6a 	bl	80031d0 <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE128PLUS);
 8002cfc:	2228      	movs	r2, #40	@ 0x28
 8002cfe:	2126      	movs	r1, #38	@ 0x26
 8002d00:	2027      	movs	r0, #39	@ 0x27
 8002d02:	f000 fa52 	bl	80031aa <dwt_write8bitoffsetreg>
        }
    }

    // DTUNE2
    dwt_write32bitoffsetreg(DRX_CONF_ID, DRX_TUNE2_OFFSET, digital_bb_config[prfIndex][config->rxPAC]);
 8002d06:	7cbb      	ldrb	r3, [r7, #18]
 8002d08:	687a      	ldr	r2, [r7, #4]
 8002d0a:	78d2      	ldrb	r2, [r2, #3]
 8002d0c:	4611      	mov	r1, r2
 8002d0e:	4a4a      	ldr	r2, [pc, #296]	@ (8002e38 <dwt_configure+0x2c8>)
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	440b      	add	r3, r1
 8002d14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d18:	461a      	mov	r2, r3
 8002d1a:	2108      	movs	r1, #8
 8002d1c:	2027      	movs	r0, #39	@ 0x27
 8002d1e:	f000 fa73 	bl	8003208 <dwt_write32bitoffsetreg>

    // DTUNE3 (SFD timeout)
    // Don't allow 0 - SFD timeout will always be enabled
    if(config->sfdTO == 0)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	895b      	ldrh	r3, [r3, #10]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d103      	bne.n	8002d32 <dwt_configure+0x1c2>
    {
        config->sfdTO = DWT_SFDTOC_DEF;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f241 0241 	movw	r2, #4161	@ 0x1041
 8002d30:	815a      	strh	r2, [r3, #10]
    }
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_SFDTOC_OFFSET, config->sfdTO);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	895b      	ldrh	r3, [r3, #10]
 8002d36:	461a      	mov	r2, r3
 8002d38:	2120      	movs	r1, #32
 8002d3a:	2027      	movs	r0, #39	@ 0x27
 8002d3c:	f000 fa48 	bl	80031d0 <dwt_write16bitoffsetreg>

    // Configure AGC parameters
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
 8002d40:	4b3e      	ldr	r3, [pc, #248]	@ (8002e3c <dwt_configure+0x2cc>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	461a      	mov	r2, r3
 8002d46:	210c      	movs	r1, #12
 8002d48:	2023      	movs	r0, #35	@ 0x23
 8002d4a:	f000 fa5d 	bl	8003208 <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
 8002d4e:	7cbb      	ldrb	r3, [r7, #18]
 8002d50:	4a3a      	ldr	r2, [pc, #232]	@ (8002e3c <dwt_configure+0x2cc>)
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	4413      	add	r3, r2
 8002d56:	889b      	ldrh	r3, [r3, #4]
 8002d58:	461a      	mov	r2, r3
 8002d5a:	2104      	movs	r1, #4
 8002d5c:	2023      	movs	r0, #35	@ 0x23
 8002d5e:	f000 fa37 	bl	80031d0 <dwt_write16bitoffsetreg>

    // Set (non-standard) user SFD for improved performance,
    if(config->nsSFD)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	799b      	ldrb	r3, [r3, #6]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d00d      	beq.n	8002d86 <dwt_configure+0x216>
    {
        // Write non standard (DW) SFD length
        dwt_write8bitoffsetreg(USR_SFD_ID, 0x00, dwnsSFDlen[config->dataRate]);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	79db      	ldrb	r3, [r3, #7]
 8002d6e:	461a      	mov	r2, r3
 8002d70:	4b33      	ldr	r3, [pc, #204]	@ (8002e40 <dwt_configure+0x2d0>)
 8002d72:	5c9b      	ldrb	r3, [r3, r2]
 8002d74:	461a      	mov	r2, r3
 8002d76:	2100      	movs	r1, #0
 8002d78:	2021      	movs	r0, #33	@ 0x21
 8002d7a:	f000 fa16 	bl	80031aa <dwt_write8bitoffsetreg>
        nsSfd_result = 3 ;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	75fb      	strb	r3, [r7, #23]
        useDWnsSFD = 1 ;
 8002d82:	2301      	movs	r3, #1
 8002d84:	75bb      	strb	r3, [r7, #22]
    }
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8002d86:	7cfb      	ldrb	r3, [r7, #19]
 8002d88:	f003 020f 	and.w	r2, r3, #15
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 8002d8c:	7cfb      	ldrb	r3, [r7, #19]
 8002d8e:	011b      	lsls	r3, r3, #4
 8002d90:	b2db      	uxtb	r3, r3
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8002d92:	431a      	orrs	r2, r3
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	785b      	ldrb	r3, [r3, #1]
 8002d98:	049b      	lsls	r3, r3, #18
 8002d9a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 8002d9e:	431a      	orrs	r2, r3
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 8002da0:	7dfb      	ldrb	r3, [r7, #23]
 8002da2:	051b      	lsls	r3, r3, #20
 8002da4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 8002da8:	431a      	orrs	r2, r3
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 8002daa:	7dbb      	ldrb	r3, [r7, #22]
 8002dac:	045b      	lsls	r3, r3, #17
 8002dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 8002db2:	431a      	orrs	r2, r3
              (CHAN_CTRL_TX_PCOD_MASK & ((uint32)config->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	791b      	ldrb	r3, [r3, #4]
 8002db8:	059b      	lsls	r3, r3, #22
 8002dba:	f003 63f8 	and.w	r3, r3, #130023424	@ 0x7c00000
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 8002dbe:	431a      	orrs	r2, r3
              (CHAN_CTRL_RX_PCOD_MASK & ((uint32)config->rxCode << CHAN_CTRL_RX_PCOD_SHIFT)) ; // RX Preamble Code
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	795b      	ldrb	r3, [r3, #5]
 8002dc4:	06db      	lsls	r3, r3, #27
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(CHAN_CTRL_ID,regval) ;
 8002dca:	68fa      	ldr	r2, [r7, #12]
 8002dcc:	2100      	movs	r1, #0
 8002dce:	201f      	movs	r0, #31
 8002dd0:	f000 fa1a 	bl	8003208 <dwt_write32bitoffsetreg>

    // Set up TX Preamble Size, PRF and Data Rate
    pdw1000local->txFCTRL = ((uint32)(config->txPreambLength | config->prf) << TX_FCTRL_TXPRF_SHFT) | ((uint32)config->dataRate << TX_FCTRL_TXBR_SHFT);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	789a      	ldrb	r2, [r3, #2]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	785b      	ldrb	r3, [r3, #1]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	0419      	lsls	r1, r3, #16
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	79db      	ldrb	r3, [r3, #7]
 8002de6:	035a      	lsls	r2, r3, #13
 8002de8:	4b0b      	ldr	r3, [pc, #44]	@ (8002e18 <dwt_configure+0x2a8>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	430a      	orrs	r2, r1
 8002dee:	60da      	str	r2, [r3, #12]
    dwt_write32bitreg(TX_FCTRL_ID, pdw1000local->txFCTRL);
 8002df0:	4b09      	ldr	r3, [pc, #36]	@ (8002e18 <dwt_configure+0x2a8>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	461a      	mov	r2, r3
 8002df8:	2100      	movs	r1, #0
 8002dfa:	2008      	movs	r0, #8
 8002dfc:	f000 fa04 	bl	8003208 <dwt_write32bitoffsetreg>

    // The SFD transmit pattern is initialised by the DW1000 upon a user TX request, but (due to an IC issue) it is not done for an auto-ACK TX. The
    // SYS_CTRL write below works around this issue, by simultaneously initiating and aborting a transmission, which correctly initialises the SFD
    // after its configuration or reconfiguration.
    // This issue is not documented at the time of writing this code. It should be in next release of DW1000 User Manual (v2.09, from July 2016).
    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_TXSTRT | SYS_CTRL_TRXOFF); // Request TX start and TRX off at the same time
 8002e00:	2242      	movs	r2, #66	@ 0x42
 8002e02:	2100      	movs	r1, #0
 8002e04:	200d      	movs	r0, #13
 8002e06:	f000 f9d0 	bl	80031aa <dwt_write8bitoffsetreg>
} // end dwt_configure()
 8002e0a:	bf00      	nop
 8002e0c:	3718      	adds	r7, #24
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	0801096c 	.word	0x0801096c
 8002e18:	20000028 	.word	0x20000028
 8002e1c:	080108ec 	.word	0x080108ec
 8002e20:	0801090c 	.word	0x0801090c
 8002e24:	08010924 	.word	0x08010924
 8002e28:	0801092c 	.word	0x0801092c
 8002e2c:	080108f4 	.word	0x080108f4
 8002e30:	0801093c 	.word	0x0801093c
 8002e34:	08010948 	.word	0x08010948
 8002e38:	0801094c 	.word	0x0801094c
 8002e3c:	08010930 	.word	0x08010930
 8002e40:	08010938 	.word	0x08010938

08002e44 <dwt_setrxantennadelay>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxantennadelay(uint16 rxDelay)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	80fb      	strh	r3, [r7, #6]
    // Set the RX antenna delay for auto TX timestamp adjustment
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_RXANTD_OFFSET, rxDelay);
 8002e4e:	88fb      	ldrh	r3, [r7, #6]
 8002e50:	461a      	mov	r2, r3
 8002e52:	f641 0104 	movw	r1, #6148	@ 0x1804
 8002e56:	202e      	movs	r0, #46	@ 0x2e
 8002e58:	f000 f9ba 	bl	80031d0 <dwt_write16bitoffsetreg>
}
 8002e5c:	bf00      	nop
 8002e5e:	3708      	adds	r7, #8
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <dwt_settxantennadelay>:
 * output parameters
 *
 * no return value
 */
void dwt_settxantennadelay(uint16 txDelay)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	80fb      	strh	r3, [r7, #6]
    // Set the TX antenna delay for auto TX timestamp adjustment
    dwt_write16bitoffsetreg(TX_ANTD_ID, TX_ANTD_OFFSET, txDelay);
 8002e6e:	88fb      	ldrh	r3, [r7, #6]
 8002e70:	461a      	mov	r2, r3
 8002e72:	2100      	movs	r1, #0
 8002e74:	2018      	movs	r0, #24
 8002e76:	f000 f9ab 	bl	80031d0 <dwt_write16bitoffsetreg>
}
 8002e7a:	bf00      	nop
 8002e7c:	3708      	adds	r7, #8
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}

08002e82 <dwt_writetxdata>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_writetxdata(uint16 txFrameLength, uint8 *txFrameBytes, uint16 txBufferOffset)
{
 8002e82:	b580      	push	{r7, lr}
 8002e84:	b082      	sub	sp, #8
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	4603      	mov	r3, r0
 8002e8a:	6039      	str	r1, [r7, #0]
 8002e8c:	80fb      	strh	r3, [r7, #6]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	80bb      	strh	r3, [r7, #4]
    assert(txFrameLength >= 2);
    assert((pdw1000local->longFrames && (txFrameLength <= 1023)) || (txFrameLength <= 127));
    assert((txBufferOffset + txFrameLength) <= 1024);
#endif

    if ((txBufferOffset + txFrameLength) <= 1024)
 8002e92:	88ba      	ldrh	r2, [r7, #4]
 8002e94:	88fb      	ldrh	r3, [r7, #6]
 8002e96:	4413      	add	r3, r2
 8002e98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e9c:	dc09      	bgt.n	8002eb2 <dwt_writetxdata+0x30>
    {
        // Write the data to the IC TX buffer, (-2 bytes for auto generated CRC)
        dwt_writetodevice( TX_BUFFER_ID, txBufferOffset, txFrameLength-2, txFrameBytes);
 8002e9e:	88fb      	ldrh	r3, [r7, #6]
 8002ea0:	3b02      	subs	r3, #2
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	88b9      	ldrh	r1, [r7, #4]
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	2009      	movs	r0, #9
 8002eaa:	f000 f87e 	bl	8002faa <dwt_writetodevice>
        return DWT_SUCCESS;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	e001      	b.n	8002eb6 <dwt_writetxdata+0x34>
    }
    else
    {
        return DWT_ERROR;
 8002eb2:	f04f 33ff 	mov.w	r3, #4294967295
    }
} // end dwt_writetxdata()
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3708      	adds	r7, #8
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
	...

08002ec0 <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16 txFrameLength, uint16 txBufferOffset, int ranging)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	603a      	str	r2, [r7, #0]
 8002eca:	80fb      	strh	r3, [r7, #6]
 8002ecc:	460b      	mov	r3, r1
 8002ece:	80bb      	strh	r3, [r7, #4]
    assert((ranging == 0) || (ranging == 1))
#endif

    // Write the frame length to the TX frame control register
    // pdw1000local->txFCTRL has kept configured bit rate information
    uint32 reg32 = pdw1000local->txFCTRL | txFrameLength | ((uint32)txBufferOffset << TX_FCTRL_TXBOFFS_SHFT) | ((uint32)ranging << TX_FCTRL_TR_SHFT);
 8002ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8002efc <dwt_writetxfctrl+0x3c>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	68da      	ldr	r2, [r3, #12]
 8002ed6:	88fb      	ldrh	r3, [r7, #6]
 8002ed8:	431a      	orrs	r2, r3
 8002eda:	88bb      	ldrh	r3, [r7, #4]
 8002edc:	059b      	lsls	r3, r3, #22
 8002ede:	431a      	orrs	r2, r3
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	03db      	lsls	r3, r3, #15
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	60fb      	str	r3, [r7, #12]
    dwt_write32bitreg(TX_FCTRL_ID, reg32);
 8002ee8:	68fa      	ldr	r2, [r7, #12]
 8002eea:	2100      	movs	r1, #0
 8002eec:	2008      	movs	r0, #8
 8002eee:	f000 f98b 	bl	8003208 <dwt_write32bitoffsetreg>
} // end dwt_writetxfctrl()
 8002ef2:	bf00      	nop
 8002ef4:	3710      	adds	r7, #16
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	20000028 	.word	0x20000028

08002f00 <dwt_readrxdata>:
 * output parameters
 *
 * no return value
 */
void dwt_readrxdata(uint8 *buffer, uint16 length, uint16 rxBufferOffset)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	460b      	mov	r3, r1
 8002f0a:	807b      	strh	r3, [r7, #2]
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	803b      	strh	r3, [r7, #0]
    dwt_readfromdevice(RX_BUFFER_ID,rxBufferOffset,length,buffer) ;
 8002f10:	887a      	ldrh	r2, [r7, #2]
 8002f12:	8839      	ldrh	r1, [r7, #0]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2011      	movs	r0, #17
 8002f18:	f000 f89e 	bl	8003058 <dwt_readfromdevice>
}
 8002f1c:	bf00      	nop
 8002f1e:	3708      	adds	r7, #8
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <dwt_readcarrierintegrator>:

#define B20_SIGN_EXTEND_TEST (0x00100000UL)
#define B20_SIGN_EXTEND_MASK (0xFFF00000UL)

int32 dwt_readcarrierintegrator(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
    uint32  regval = 0 ;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60fb      	str	r3, [r7, #12]
    int     j ;
    uint8   buffer[DRX_CARRIER_INT_LEN] ;

    /* Read 3 bytes into buffer (21-bit quantity) */

    dwt_readfromdevice(DRX_CONF_ID,DRX_CARRIER_INT_OFFSET,DRX_CARRIER_INT_LEN, buffer) ;
 8002f2e:	1d3b      	adds	r3, r7, #4
 8002f30:	2203      	movs	r2, #3
 8002f32:	2128      	movs	r1, #40	@ 0x28
 8002f34:	2027      	movs	r0, #39	@ 0x27
 8002f36:	f000 f88f 	bl	8003058 <dwt_readfromdevice>

    for (j = 2 ; j >= 0 ; j --)  // arrange the three bytes into an unsigned integer value
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	60bb      	str	r3, [r7, #8]
 8002f3e:	e00a      	b.n	8002f56 <dwt_readcarrierintegrator+0x32>
    {
        regval = (regval << 8) + buffer[j] ;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	021b      	lsls	r3, r3, #8
 8002f44:	1d39      	adds	r1, r7, #4
 8002f46:	68ba      	ldr	r2, [r7, #8]
 8002f48:	440a      	add	r2, r1
 8002f4a:	7812      	ldrb	r2, [r2, #0]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	60fb      	str	r3, [r7, #12]
    for (j = 2 ; j >= 0 ; j --)  // arrange the three bytes into an unsigned integer value
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	3b01      	subs	r3, #1
 8002f54:	60bb      	str	r3, [r7, #8]
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	daf1      	bge.n	8002f40 <dwt_readcarrierintegrator+0x1c>
    }

    if (regval & B20_SIGN_EXTEND_TEST) regval |= B20_SIGN_EXTEND_MASK ; // sign extend bit #20 to whole word
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d006      	beq.n	8002f74 <dwt_readcarrierintegrator+0x50>
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 8002f6c:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 8002f70:	60fb      	str	r3, [r7, #12]
 8002f72:	e003      	b.n	8002f7c <dwt_readcarrierintegrator+0x58>
    else regval &= DRX_CARRIER_INT_MASK ;                               // make sure upper bits are clear if not sign extending
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f3c3 0314 	ubfx	r3, r3, #0, #21
 8002f7a:	60fb      	str	r3, [r7, #12]

    return (int32) regval ; // cast unsigned value to signed quantity.
 8002f7c:	68fb      	ldr	r3, [r7, #12]
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3710      	adds	r7, #16
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}

08002f86 <dwt_readtxtimestamplo32>:
 * output parameters
 *
 * returns low 32-bits of TX timestamp
 */
uint32 dwt_readtxtimestamplo32(void)
{
 8002f86:	b580      	push	{r7, lr}
 8002f88:	af00      	add	r7, sp, #0
    return dwt_read32bitreg(TX_TIME_ID); // Read TX TIME as a 32-bit register to get the 4 lower bytes out of 5
 8002f8a:	2100      	movs	r1, #0
 8002f8c:	2017      	movs	r0, #23
 8002f8e:	f000 f8b7 	bl	8003100 <dwt_read32bitoffsetreg>
 8002f92:	4603      	mov	r3, r0
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <dwt_readrxtimestamplo32>:
 * output parameters
 *
 * returns low 32-bits of RX timestamp
 */
uint32 dwt_readrxtimestamplo32(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	af00      	add	r7, sp, #0
    return dwt_read32bitreg(RX_TIME_ID); // Read RX TIME as a 32-bit register to get the 4 lower bytes out of 5
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	2015      	movs	r0, #21
 8002fa0:	f000 f8ae 	bl	8003100 <dwt_read32bitoffsetreg>
 8002fa4:	4603      	mov	r3, r0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <dwt_writetodevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    const uint8   *buffer
)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b086      	sub	sp, #24
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	60ba      	str	r2, [r7, #8]
 8002fb2:	607b      	str	r3, [r7, #4]
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	81fb      	strh	r3, [r7, #14]
 8002fb8:	460b      	mov	r3, r1
 8002fba:	81bb      	strh	r3, [r7, #12]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting WRITE operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 8002fc0:	89bb      	ldrh	r3, [r7, #12]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d10c      	bne.n	8002fe0 <dwt_writetodevice+0x36>
    {
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8002fc6:	89fb      	ldrh	r3, [r7, #14]
 8002fc8:	b2da      	uxtb	r2, r3
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	1c59      	adds	r1, r3, #1
 8002fce:	6179      	str	r1, [r7, #20]
 8002fd0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8002fd4:	b2d2      	uxtb	r2, r2
 8002fd6:	3318      	adds	r3, #24
 8002fd8:	443b      	add	r3, r7
 8002fda:	f803 2c08 	strb.w	r2, [r3, #-8]
 8002fde:	e02f      	b.n	8003040 <dwt_writetodevice+0x96>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8002fe0:	89fb      	ldrh	r3, [r7, #14]
 8002fe2:	b2da      	uxtb	r2, r3
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	1c59      	adds	r1, r3, #1
 8002fe8:	6179      	str	r1, [r7, #20]
 8002fea:	f062 023f 	orn	r2, r2, #63	@ 0x3f
 8002fee:	b2d2      	uxtb	r2, r2
 8002ff0:	3318      	adds	r3, #24
 8002ff2:	443b      	add	r3, r7
 8002ff4:	f803 2c08 	strb.w	r2, [r3, #-8]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 8002ff8:	89bb      	ldrh	r3, [r7, #12]
 8002ffa:	2b7f      	cmp	r3, #127	@ 0x7f
 8002ffc:	d809      	bhi.n	8003012 <dwt_writetodevice+0x68>
        {
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	1c5a      	adds	r2, r3, #1
 8003002:	617a      	str	r2, [r7, #20]
 8003004:	89ba      	ldrh	r2, [r7, #12]
 8003006:	b2d2      	uxtb	r2, r2
 8003008:	3318      	adds	r3, #24
 800300a:	443b      	add	r3, r7
 800300c:	f803 2c08 	strb.w	r2, [r3, #-8]
 8003010:	e016      	b.n	8003040 <dwt_writetodevice+0x96>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8003012:	89bb      	ldrh	r3, [r7, #12]
 8003014:	b2da      	uxtb	r2, r3
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	1c59      	adds	r1, r3, #1
 800301a:	6179      	str	r1, [r7, #20]
 800301c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8003020:	b2d2      	uxtb	r2, r2
 8003022:	3318      	adds	r3, #24
 8003024:	443b      	add	r3, r7
 8003026:	f803 2c08 	strb.w	r2, [r3, #-8]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 800302a:	89bb      	ldrh	r3, [r7, #12]
 800302c:	09db      	lsrs	r3, r3, #7
 800302e:	b299      	uxth	r1, r3
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	1c5a      	adds	r2, r3, #1
 8003034:	617a      	str	r2, [r7, #20]
 8003036:	b2ca      	uxtb	r2, r1
 8003038:	3318      	adds	r3, #24
 800303a:	443b      	add	r3, r7
 800303c:	f803 2c08 	strb.w	r2, [r3, #-8]
        }
    }

    // Write it to the SPI
    writetospi(cnt,header,length,buffer);
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	b298      	uxth	r0, r3
 8003044:	f107 0110 	add.w	r1, r7, #16
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	68ba      	ldr	r2, [r7, #8]
 800304c:	f001 fbe8 	bl	8004820 <writetospi>
} // end dwt_writetodevice()
 8003050:	bf00      	nop
 8003052:	3718      	adds	r7, #24
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}

08003058 <dwt_readfromdevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    uint8         *buffer
)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b086      	sub	sp, #24
 800305c:	af00      	add	r7, sp, #0
 800305e:	60ba      	str	r2, [r7, #8]
 8003060:	607b      	str	r3, [r7, #4]
 8003062:	4603      	mov	r3, r0
 8003064:	81fb      	strh	r3, [r7, #14]
 8003066:	460b      	mov	r3, r1
 8003068:	81bb      	strh	r3, [r7, #12]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 800306a:	2300      	movs	r3, #0
 800306c:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting READ operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 800306e:	89bb      	ldrh	r3, [r7, #12]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d109      	bne.n	8003088 <dwt_readfromdevice+0x30>
    {
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	1c5a      	adds	r2, r3, #1
 8003078:	617a      	str	r2, [r7, #20]
 800307a:	89fa      	ldrh	r2, [r7, #14]
 800307c:	b2d2      	uxtb	r2, r2
 800307e:	3318      	adds	r3, #24
 8003080:	443b      	add	r3, r7
 8003082:	f803 2c08 	strb.w	r2, [r3, #-8]
 8003086:	e02f      	b.n	80030e8 <dwt_readfromdevice+0x90>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8003088:	89fb      	ldrh	r3, [r7, #14]
 800308a:	b2da      	uxtb	r2, r3
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	1c59      	adds	r1, r3, #1
 8003090:	6179      	str	r1, [r7, #20]
 8003092:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003096:	b2d2      	uxtb	r2, r2
 8003098:	3318      	adds	r3, #24
 800309a:	443b      	add	r3, r7
 800309c:	f803 2c08 	strb.w	r2, [r3, #-8]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 80030a0:	89bb      	ldrh	r3, [r7, #12]
 80030a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80030a4:	d809      	bhi.n	80030ba <dwt_readfromdevice+0x62>
        {
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	1c5a      	adds	r2, r3, #1
 80030aa:	617a      	str	r2, [r7, #20]
 80030ac:	89ba      	ldrh	r2, [r7, #12]
 80030ae:	b2d2      	uxtb	r2, r2
 80030b0:	3318      	adds	r3, #24
 80030b2:	443b      	add	r3, r7
 80030b4:	f803 2c08 	strb.w	r2, [r3, #-8]
 80030b8:	e016      	b.n	80030e8 <dwt_readfromdevice+0x90>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 80030ba:	89bb      	ldrh	r3, [r7, #12]
 80030bc:	b2da      	uxtb	r2, r3
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	1c59      	adds	r1, r3, #1
 80030c2:	6179      	str	r1, [r7, #20]
 80030c4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80030c8:	b2d2      	uxtb	r2, r2
 80030ca:	3318      	adds	r3, #24
 80030cc:	443b      	add	r3, r7
 80030ce:	f803 2c08 	strb.w	r2, [r3, #-8]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 80030d2:	89bb      	ldrh	r3, [r7, #12]
 80030d4:	09db      	lsrs	r3, r3, #7
 80030d6:	b299      	uxth	r1, r3
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	1c5a      	adds	r2, r3, #1
 80030dc:	617a      	str	r2, [r7, #20]
 80030de:	b2ca      	uxtb	r2, r1
 80030e0:	3318      	adds	r3, #24
 80030e2:	443b      	add	r3, r7
 80030e4:	f803 2c08 	strb.w	r2, [r3, #-8]
        }
    }

    // Do the read from the SPI
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	b298      	uxth	r0, r3
 80030ec:	f107 0110 	add.w	r1, r7, #16
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	68ba      	ldr	r2, [r7, #8]
 80030f4:	f001 fbc8 	bl	8004888 <readfromspi>
} // end dwt_readfromdevice()
 80030f8:	bf00      	nop
 80030fa:	3718      	adds	r7, #24
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <dwt_read32bitoffsetreg>:
 * output parameters
 *
 * returns 32 bit register value
 */
uint32 dwt_read32bitoffsetreg(int regFileID, int regOffset)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b086      	sub	sp, #24
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
    uint32  regval = 0 ;
 800310a:	2300      	movs	r3, #0
 800310c:	617b      	str	r3, [r7, #20]
    int     j ;
    uint8   buffer[4] ;

    dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	b298      	uxth	r0, r3
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	b299      	uxth	r1, r3
 8003116:	f107 030c 	add.w	r3, r7, #12
 800311a:	2204      	movs	r2, #4
 800311c:	f7ff ff9c 	bl	8003058 <dwt_readfromdevice>

    for (j = 3 ; j >= 0 ; j --)
 8003120:	2303      	movs	r3, #3
 8003122:	613b      	str	r3, [r7, #16]
 8003124:	e00b      	b.n	800313e <dwt_read32bitoffsetreg+0x3e>
    {
        regval = (regval << 8) + buffer[j] ;
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	021b      	lsls	r3, r3, #8
 800312a:	f107 010c 	add.w	r1, r7, #12
 800312e:	693a      	ldr	r2, [r7, #16]
 8003130:	440a      	add	r2, r1
 8003132:	7812      	ldrb	r2, [r2, #0]
 8003134:	4413      	add	r3, r2
 8003136:	617b      	str	r3, [r7, #20]
    for (j = 3 ; j >= 0 ; j --)
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	3b01      	subs	r3, #1
 800313c:	613b      	str	r3, [r7, #16]
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	2b00      	cmp	r3, #0
 8003142:	daf0      	bge.n	8003126 <dwt_read32bitoffsetreg+0x26>
    }
    return regval ;
 8003144:	697b      	ldr	r3, [r7, #20]

} // end dwt_read32bitoffsetreg()
 8003146:	4618      	mov	r0, r3
 8003148:	3718      	adds	r7, #24
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <dwt_read16bitoffsetreg>:
 * output parameters
 *
 * returns 16 bit register value
 */
uint16 dwt_read16bitoffsetreg(int regFileID, int regOffset)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b084      	sub	sp, #16
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
 8003156:	6039      	str	r1, [r7, #0]
    uint16  regval = 0 ;
 8003158:	2300      	movs	r3, #0
 800315a:	81fb      	strh	r3, [r7, #14]
    uint8   buffer[2] ;

    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	b298      	uxth	r0, r3
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	b299      	uxth	r1, r3
 8003164:	f107 030c 	add.w	r3, r7, #12
 8003168:	2202      	movs	r2, #2
 800316a:	f7ff ff75 	bl	8003058 <dwt_readfromdevice>

    regval = ((uint16)buffer[1] << 8) + buffer[0] ;
 800316e:	7b7b      	ldrb	r3, [r7, #13]
 8003170:	021b      	lsls	r3, r3, #8
 8003172:	b29b      	uxth	r3, r3
 8003174:	7b3a      	ldrb	r2, [r7, #12]
 8003176:	4413      	add	r3, r2
 8003178:	81fb      	strh	r3, [r7, #14]
    return regval ;
 800317a:	89fb      	ldrh	r3, [r7, #14]

} // end dwt_read16bitoffsetreg()
 800317c:	4618      	mov	r0, r3
 800317e:	3710      	adds	r7, #16
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <dwt_read8bitoffsetreg>:
 * output parameters
 *
 * returns 8-bit register value
 */
uint8 dwt_read8bitoffsetreg(int regFileID, int regOffset)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
    uint8 regval;

    dwt_readfromdevice(regFileID, regOffset, 1, &regval);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	b298      	uxth	r0, r3
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	b299      	uxth	r1, r3
 8003196:	f107 030f 	add.w	r3, r7, #15
 800319a:	2201      	movs	r2, #1
 800319c:	f7ff ff5c 	bl	8003058 <dwt_readfromdevice>

    return regval ;
 80031a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3710      	adds	r7, #16
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}

080031aa <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(int regFileID, int regOffset, uint8 regval)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b084      	sub	sp, #16
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	60f8      	str	r0, [r7, #12]
 80031b2:	60b9      	str	r1, [r7, #8]
 80031b4:	4613      	mov	r3, r2
 80031b6:	71fb      	strb	r3, [r7, #7]
    dwt_writetodevice(regFileID, regOffset, 1, &regval);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	b298      	uxth	r0, r3
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	b299      	uxth	r1, r3
 80031c0:	1dfb      	adds	r3, r7, #7
 80031c2:	2201      	movs	r2, #1
 80031c4:	f7ff fef1 	bl	8002faa <dwt_writetodevice>
}
 80031c8:	bf00      	nop
 80031ca:	3710      	adds	r7, #16
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(int regFileID, int regOffset, uint16 regval)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b086      	sub	sp, #24
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	4613      	mov	r3, r2
 80031dc:	80fb      	strh	r3, [r7, #6]
    uint8   buffer[2] ;

    buffer[0] = regval & 0xFF;
 80031de:	88fb      	ldrh	r3, [r7, #6]
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	753b      	strb	r3, [r7, #20]
    buffer[1] = regval >> 8 ;
 80031e4:	88fb      	ldrh	r3, [r7, #6]
 80031e6:	0a1b      	lsrs	r3, r3, #8
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	757b      	strb	r3, [r7, #21]

    dwt_writetodevice(regFileID,regOffset,2,buffer);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	b298      	uxth	r0, r3
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	b299      	uxth	r1, r3
 80031f6:	f107 0314 	add.w	r3, r7, #20
 80031fa:	2202      	movs	r2, #2
 80031fc:	f7ff fed5 	bl	8002faa <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 8003200:	bf00      	nop
 8003202:	3718      	adds	r7, #24
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(int regFileID, int regOffset, uint32 regval)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af00      	add	r7, sp, #0
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	607a      	str	r2, [r7, #4]
    int     j ;
    uint8   buffer[4] ;

    for ( j = 0 ; j < 4 ; j++ )
 8003214:	2300      	movs	r3, #0
 8003216:	617b      	str	r3, [r7, #20]
 8003218:	e00d      	b.n	8003236 <dwt_write32bitoffsetreg+0x2e>
    {
        buffer[j] = regval & 0xff ;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	b2d9      	uxtb	r1, r3
 800321e:	f107 0210 	add.w	r2, r7, #16
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	4413      	add	r3, r2
 8003226:	460a      	mov	r2, r1
 8003228:	701a      	strb	r2, [r3, #0]
        regval >>= 8 ;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	0a1b      	lsrs	r3, r3, #8
 800322e:	607b      	str	r3, [r7, #4]
    for ( j = 0 ; j < 4 ; j++ )
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	3301      	adds	r3, #1
 8003234:	617b      	str	r3, [r7, #20]
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	2b03      	cmp	r3, #3
 800323a:	ddee      	ble.n	800321a <dwt_write32bitoffsetreg+0x12>
    }

    dwt_writetodevice(regFileID,regOffset,4,buffer);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	b298      	uxth	r0, r3
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	b299      	uxth	r1, r3
 8003244:	f107 0310 	add.w	r3, r7, #16
 8003248:	2204      	movs	r2, #4
 800324a:	f7ff feae 	bl	8002faa <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 800324e:	bf00      	nop
 8003250:	3718      	adds	r7, #24
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <_dwt_otpread>:
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32 _dwt_otpread(uint16 address)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b084      	sub	sp, #16
 800325a:	af00      	add	r7, sp, #0
 800325c:	4603      	mov	r3, r0
 800325e:	80fb      	strh	r3, [r7, #6]
    uint32 ret_data;

    // Write the address
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_ADDR, address);
 8003260:	88fb      	ldrh	r3, [r7, #6]
 8003262:	461a      	mov	r2, r3
 8003264:	2104      	movs	r1, #4
 8003266:	202d      	movs	r0, #45	@ 0x2d
 8003268:	f7ff ffb2 	bl	80031d0 <dwt_write16bitoffsetreg>

    // Perform OTP Read - Manual read mode has to be set
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_OTPREAD | OTP_CTRL_OTPRDEN);
 800326c:	2203      	movs	r2, #3
 800326e:	2106      	movs	r1, #6
 8003270:	202d      	movs	r0, #45	@ 0x2d
 8003272:	f7ff ff9a 	bl	80031aa <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, 0x00); // OTPREAD is self clearing but OTPRDEN is not
 8003276:	2200      	movs	r2, #0
 8003278:	2106      	movs	r1, #6
 800327a:	202d      	movs	r0, #45	@ 0x2d
 800327c:	f7ff ff95 	bl	80031aa <dwt_write8bitoffsetreg>

    // Read read data, available 40ns after rising edge of OTP_READ
    ret_data = dwt_read32bitoffsetreg(OTP_IF_ID, OTP_RDAT);
 8003280:	210a      	movs	r1, #10
 8003282:	202d      	movs	r0, #45	@ 0x2d
 8003284:	f7ff ff3c 	bl	8003100 <dwt_read32bitoffsetreg>
 8003288:	60f8      	str	r0, [r7, #12]

    // Return the 32bit of read data
    return ret_data;
 800328a:	68fb      	ldr	r3, [r7, #12]
}
 800328c:	4618      	mov	r0, r3
 800328e:	3710      	adds	r7, #16
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}

08003294 <_dwt_aonarrayupload>:
 * output parameters
 *
 * no return value
 */
void _dwt_aonarrayupload(void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, 0x00); // Clear the register
 8003298:	2200      	movs	r2, #0
 800329a:	2102      	movs	r1, #2
 800329c:	202c      	movs	r0, #44	@ 0x2c
 800329e:	f7ff ff84 	bl	80031aa <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, AON_CTRL_SAVE);
 80032a2:	2202      	movs	r2, #2
 80032a4:	2102      	movs	r1, #2
 80032a6:	202c      	movs	r0, #44	@ 0x2c
 80032a8:	f7ff ff7f 	bl	80031aa <dwt_write8bitoffsetreg>
}
 80032ac:	bf00      	nop
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <_dwt_configlde>:
 * output parameters
 *
 * no return value
 */
void _dwt_configlde(int prfIndex)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
    dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, LDE_PARAM1); // 8-bit configuration register
 80032b8:	226d      	movs	r2, #109	@ 0x6d
 80032ba:	f640 0106 	movw	r1, #2054	@ 0x806
 80032be:	202e      	movs	r0, #46	@ 0x2e
 80032c0:	f7ff ff73 	bl	80031aa <dwt_write8bitoffsetreg>

    if(prfIndex)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d007      	beq.n	80032da <_dwt_configlde+0x2a>
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_64); // 16-bit LDE configuration tuning register
 80032ca:	f240 6207 	movw	r2, #1543	@ 0x607
 80032ce:	f641 0106 	movw	r1, #6150	@ 0x1806
 80032d2:	202e      	movs	r0, #46	@ 0x2e
 80032d4:	f7ff ff7c 	bl	80031d0 <dwt_write16bitoffsetreg>
    }
    else
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
    }
}
 80032d8:	e006      	b.n	80032e8 <_dwt_configlde+0x38>
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
 80032da:	f241 6207 	movw	r2, #5639	@ 0x1607
 80032de:	f641 0106 	movw	r1, #6150	@ 0x1806
 80032e2:	202e      	movs	r0, #46	@ 0x2e
 80032e4:	f7ff ff74 	bl	80031d0 <dwt_write16bitoffsetreg>
}
 80032e8:	bf00      	nop
 80032ea:	3708      	adds	r7, #8
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}

080032f0 <_dwt_loaducodefromrom>:
 * output parameters
 *
 * no return value
 */
void _dwt_loaducodefromrom(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
    // Set up clocks
    _dwt_enableclocks(FORCE_LDE);
 80032f4:	200e      	movs	r0, #14
 80032f6:	f000 f8b5 	bl	8003464 <_dwt_enableclocks>

    // Kick off the LDE load
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_LDELOAD); // Set load LDE kick bit
 80032fa:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80032fe:	2106      	movs	r1, #6
 8003300:	202d      	movs	r0, #45	@ 0x2d
 8003302:	f7ff ff65 	bl	80031d0 <dwt_write16bitoffsetreg>

    deca_sleep(1); // Allow time for code to upload (should take up to 120 us)
 8003306:	2001      	movs	r0, #1
 8003308:	f001 fa7e 	bl	8004808 <deca_sleep>

    // Default clocks (ENABLE_ALL_SEQ)
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 800330c:	2001      	movs	r0, #1
 800330e:	f000 f8a9 	bl	8003464 <_dwt_enableclocks>
}
 8003312:	bf00      	nop
 8003314:	bd80      	pop	{r7, pc}
	...

08003318 <dwt_setsmarttxpower>:
 * output parameters
 *
 * no return value
 */
void dwt_setsmarttxpower(int enable)
{
 8003318:	b590      	push	{r4, r7, lr}
 800331a:	b083      	sub	sp, #12
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
    // Config system register
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
 8003320:	4b13      	ldr	r3, [pc, #76]	@ (8003370 <dwt_setsmarttxpower+0x58>)
 8003322:	681c      	ldr	r4, [r3, #0]
 8003324:	2100      	movs	r1, #0
 8003326:	2004      	movs	r0, #4
 8003328:	f7ff feea 	bl	8003100 <dwt_read32bitoffsetreg>
 800332c:	4603      	mov	r3, r0
 800332e:	6123      	str	r3, [r4, #16]

    // Disable smart power configuration
    if(enable)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d008      	beq.n	8003348 <dwt_setsmarttxpower+0x30>
    {
        pdw1000local->sysCFGreg &= ~(SYS_CFG_DIS_STXP) ;
 8003336:	4b0e      	ldr	r3, [pc, #56]	@ (8003370 <dwt_setsmarttxpower+0x58>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	691a      	ldr	r2, [r3, #16]
 800333c:	4b0c      	ldr	r3, [pc, #48]	@ (8003370 <dwt_setsmarttxpower+0x58>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003344:	611a      	str	r2, [r3, #16]
 8003346:	e007      	b.n	8003358 <dwt_setsmarttxpower+0x40>
    }
    else
    {
        pdw1000local->sysCFGreg |= SYS_CFG_DIS_STXP ;
 8003348:	4b09      	ldr	r3, [pc, #36]	@ (8003370 <dwt_setsmarttxpower+0x58>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	691a      	ldr	r2, [r3, #16]
 800334e:	4b08      	ldr	r3, [pc, #32]	@ (8003370 <dwt_setsmarttxpower+0x58>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003356:	611a      	str	r2, [r3, #16]
    }

    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
 8003358:	4b05      	ldr	r3, [pc, #20]	@ (8003370 <dwt_setsmarttxpower+0x58>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	691b      	ldr	r3, [r3, #16]
 800335e:	461a      	mov	r2, r3
 8003360:	2100      	movs	r1, #0
 8003362:	2004      	movs	r0, #4
 8003364:	f7ff ff50 	bl	8003208 <dwt_write32bitoffsetreg>
}
 8003368:	bf00      	nop
 800336a:	370c      	adds	r7, #12
 800336c:	46bd      	mov	sp, r7
 800336e:	bd90      	pop	{r4, r7, pc}
 8003370:	20000028 	.word	0x20000028

08003374 <dwt_setrxaftertxdelay>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxaftertxdelay(uint32 rxDelayTime)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
    uint32 val = dwt_read32bitreg(ACK_RESP_T_ID) ; // Read ACK_RESP_T_ID register
 800337c:	2100      	movs	r1, #0
 800337e:	201a      	movs	r0, #26
 8003380:	f7ff febe 	bl	8003100 <dwt_read32bitoffsetreg>
 8003384:	60f8      	str	r0, [r7, #12]

    val &= ~(ACK_RESP_T_W4R_TIM_MASK) ; // Clear the timer (19:0)
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	0d1b      	lsrs	r3, r3, #20
 800338a:	051b      	lsls	r3, r3, #20
 800338c:	60fb      	str	r3, [r7, #12]

    val |= (rxDelayTime & ACK_RESP_T_W4R_TIM_MASK) ; // In UWB microseconds (e.g. turn the receiver on 20uus after TX)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003394:	68fa      	ldr	r2, [r7, #12]
 8003396:	4313      	orrs	r3, r2
 8003398:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(ACK_RESP_T_ID, val) ;
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	2100      	movs	r1, #0
 800339e:	201a      	movs	r0, #26
 80033a0:	f7ff ff32 	bl	8003208 <dwt_write32bitoffsetreg>
}
 80033a4:	bf00      	nop
 80033a6:	3710      	adds	r7, #16
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}

080033ac <dwt_setleds>:
 * output parameters none
 *
 * no return value
 */
void dwt_setleds(uint8 mode)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	4603      	mov	r3, r0
 80033b4:	71fb      	strb	r3, [r7, #7]
    uint32 reg;

    if (mode & DWT_LEDS_ENABLE)
 80033b6:	79fb      	ldrb	r3, [r7, #7]
 80033b8:	f003 0301 	and.w	r3, r3, #1
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d03f      	beq.n	8003440 <dwt_setleds+0x94>
    {
        // Set up MFIO for LED output.
        reg = dwt_read32bitoffsetreg(GPIO_CTRL_ID, GPIO_MODE_OFFSET);
 80033c0:	2100      	movs	r1, #0
 80033c2:	2026      	movs	r0, #38	@ 0x26
 80033c4:	f7ff fe9c 	bl	8003100 <dwt_read32bitoffsetreg>
 80033c8:	60f8      	str	r0, [r7, #12]
        reg &= ~(GPIO_MSGP2_MASK | GPIO_MSGP3_MASK);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 80033d0:	60fb      	str	r3, [r7, #12]
        reg |= (GPIO_PIN2_RXLED | GPIO_PIN3_TXLED);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 80033d8:	60fb      	str	r3, [r7, #12]
        dwt_write32bitoffsetreg(GPIO_CTRL_ID, GPIO_MODE_OFFSET, reg);
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	2100      	movs	r1, #0
 80033de:	2026      	movs	r0, #38	@ 0x26
 80033e0:	f7ff ff12 	bl	8003208 <dwt_write32bitoffsetreg>

        // Enable LP Oscillator to run from counter and turn on de-bounce clock.
        reg = dwt_read32bitoffsetreg(PMSC_ID, PMSC_CTRL0_OFFSET);
 80033e4:	2100      	movs	r1, #0
 80033e6:	2036      	movs	r0, #54	@ 0x36
 80033e8:	f7ff fe8a 	bl	8003100 <dwt_read32bitoffsetreg>
 80033ec:	60f8      	str	r0, [r7, #12]
        reg |= (PMSC_CTRL0_GPDCE | PMSC_CTRL0_KHZCLEN);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	f443 0304 	orr.w	r3, r3, #8650752	@ 0x840000
 80033f4:	60fb      	str	r3, [r7, #12]
        dwt_write32bitoffsetreg(PMSC_ID, PMSC_CTRL0_OFFSET, reg);
 80033f6:	68fa      	ldr	r2, [r7, #12]
 80033f8:	2100      	movs	r1, #0
 80033fa:	2036      	movs	r0, #54	@ 0x36
 80033fc:	f7ff ff04 	bl	8003208 <dwt_write32bitoffsetreg>

        // Enable LEDs to blink and set default blink time.
        reg = PMSC_LEDC_BLNKEN | PMSC_LEDC_BLINK_TIME_DEF;
 8003400:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8003404:	60fb      	str	r3, [r7, #12]
        // Make LEDs blink once if requested.
        if (mode & DWT_LEDS_INIT_BLINK)
 8003406:	79fb      	ldrb	r3, [r7, #7]
 8003408:	f003 0302 	and.w	r3, r3, #2
 800340c:	2b00      	cmp	r3, #0
 800340e:	d003      	beq.n	8003418 <dwt_setleds+0x6c>
        {
            reg |= PMSC_LEDC_BLINK_NOW_ALL;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 8003416:	60fb      	str	r3, [r7, #12]
        }
        dwt_write32bitoffsetreg(PMSC_ID, PMSC_LEDC_OFFSET, reg);
 8003418:	68fa      	ldr	r2, [r7, #12]
 800341a:	2128      	movs	r1, #40	@ 0x28
 800341c:	2036      	movs	r0, #54	@ 0x36
 800341e:	f7ff fef3 	bl	8003208 <dwt_write32bitoffsetreg>
        // Clear force blink bits if needed.
        if(mode & DWT_LEDS_INIT_BLINK)
 8003422:	79fb      	ldrb	r3, [r7, #7]
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	2b00      	cmp	r3, #0
 800342a:	d017      	beq.n	800345c <dwt_setleds+0xb0>
        {
            reg &= ~PMSC_LEDC_BLINK_NOW_ALL;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8003432:	60fb      	str	r3, [r7, #12]
            dwt_write32bitoffsetreg(PMSC_ID, PMSC_LEDC_OFFSET, reg);
 8003434:	68fa      	ldr	r2, [r7, #12]
 8003436:	2128      	movs	r1, #40	@ 0x28
 8003438:	2036      	movs	r0, #54	@ 0x36
 800343a:	f7ff fee5 	bl	8003208 <dwt_write32bitoffsetreg>
        // Clear the GPIO bits that are used for LED control.
        reg = dwt_read32bitoffsetreg(GPIO_CTRL_ID, GPIO_MODE_OFFSET);
        reg &= ~(GPIO_MSGP2_MASK | GPIO_MSGP3_MASK);
        dwt_write32bitoffsetreg(GPIO_CTRL_ID, GPIO_MODE_OFFSET, reg);
    }
}
 800343e:	e00d      	b.n	800345c <dwt_setleds+0xb0>
        reg = dwt_read32bitoffsetreg(GPIO_CTRL_ID, GPIO_MODE_OFFSET);
 8003440:	2100      	movs	r1, #0
 8003442:	2026      	movs	r0, #38	@ 0x26
 8003444:	f7ff fe5c 	bl	8003100 <dwt_read32bitoffsetreg>
 8003448:	60f8      	str	r0, [r7, #12]
        reg &= ~(GPIO_MSGP2_MASK | GPIO_MSGP3_MASK);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8003450:	60fb      	str	r3, [r7, #12]
        dwt_write32bitoffsetreg(GPIO_CTRL_ID, GPIO_MODE_OFFSET, reg);
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	2100      	movs	r1, #0
 8003456:	2026      	movs	r0, #38	@ 0x26
 8003458:	f7ff fed6 	bl	8003208 <dwt_write32bitoffsetreg>
}
 800345c:	bf00      	nop
 800345e:	3710      	adds	r7, #16
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}

08003464 <_dwt_enableclocks>:
 * output parameters none
 *
 * no return value
 */
void _dwt_enableclocks(int clocks)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
    uint8 reg[2];

    dwt_readfromdevice(PMSC_ID, PMSC_CTRL0_OFFSET, 2, reg);
 800346c:	f107 030c 	add.w	r3, r7, #12
 8003470:	2202      	movs	r2, #2
 8003472:	2100      	movs	r1, #0
 8003474:	2036      	movs	r0, #54	@ 0x36
 8003476:	f7ff fdef 	bl	8003058 <dwt_readfromdevice>
    switch(clocks)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2b0e      	cmp	r3, #14
 800347e:	d876      	bhi.n	800356e <_dwt_enableclocks+0x10a>
 8003480:	a201      	add	r2, pc, #4	@ (adr r2, 8003488 <_dwt_enableclocks+0x24>)
 8003482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003486:	bf00      	nop
 8003488:	080034d5 	.word	0x080034d5
 800348c:	080034c5 	.word	0x080034c5
 8003490:	080034eb 	.word	0x080034eb
 8003494:	0800356f 	.word	0x0800356f
 8003498:	0800356f 	.word	0x0800356f
 800349c:	0800356f 	.word	0x0800356f
 80034a0:	0800356f 	.word	0x0800356f
 80034a4:	08003501 	.word	0x08003501
 80034a8:	08003521 	.word	0x08003521
 80034ac:	0800356f 	.word	0x0800356f
 80034b0:	0800356f 	.word	0x0800356f
 80034b4:	08003537 	.word	0x08003537
 80034b8:	08003543 	.word	0x08003543
 80034bc:	0800354f 	.word	0x0800354f
 80034c0:	08003565 	.word	0x08003565
    {
        case ENABLE_ALL_SEQ:
        {
            reg[0] = 0x00 ;
 80034c4:	2300      	movs	r3, #0
 80034c6:	733b      	strb	r3, [r7, #12]
            reg[1] = reg[1] & 0xfe;
 80034c8:	7b7b      	ldrb	r3, [r7, #13]
 80034ca:	f023 0301 	bic.w	r3, r3, #1
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	737b      	strb	r3, [r7, #13]
        }
        break;
 80034d2:	e04d      	b.n	8003570 <_dwt_enableclocks+0x10c>
        case FORCE_SYS_XTI:
        {
            // System and RX
            reg[0] = 0x01 | (reg[0] & 0xfc);
 80034d4:	7b3b      	ldrb	r3, [r7, #12]
 80034d6:	b25b      	sxtb	r3, r3
 80034d8:	f023 0303 	bic.w	r3, r3, #3
 80034dc:	b25b      	sxtb	r3, r3
 80034de:	f043 0301 	orr.w	r3, r3, #1
 80034e2:	b25b      	sxtb	r3, r3
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	733b      	strb	r3, [r7, #12]
        }
        break;
 80034e8:	e042      	b.n	8003570 <_dwt_enableclocks+0x10c>
        case FORCE_SYS_PLL:
        {
            // System
            reg[0] = 0x02 | (reg[0] & 0xfc);
 80034ea:	7b3b      	ldrb	r3, [r7, #12]
 80034ec:	b25b      	sxtb	r3, r3
 80034ee:	f023 0303 	bic.w	r3, r3, #3
 80034f2:	b25b      	sxtb	r3, r3
 80034f4:	f043 0302 	orr.w	r3, r3, #2
 80034f8:	b25b      	sxtb	r3, r3
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	733b      	strb	r3, [r7, #12]
        }
        break;
 80034fe:	e037      	b.n	8003570 <_dwt_enableclocks+0x10c>
        case READ_ACC_ON:
        {
            reg[0] = 0x48 | (reg[0] & 0xb3);
 8003500:	7b3b      	ldrb	r3, [r7, #12]
 8003502:	b25b      	sxtb	r3, r3
 8003504:	f023 034c 	bic.w	r3, r3, #76	@ 0x4c
 8003508:	b25b      	sxtb	r3, r3
 800350a:	f043 0348 	orr.w	r3, r3, #72	@ 0x48
 800350e:	b25b      	sxtb	r3, r3
 8003510:	b2db      	uxtb	r3, r3
 8003512:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x80 | reg[1];
 8003514:	7b7b      	ldrb	r3, [r7, #13]
 8003516:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800351a:	b2db      	uxtb	r3, r3
 800351c:	737b      	strb	r3, [r7, #13]
        }
        break;
 800351e:	e027      	b.n	8003570 <_dwt_enableclocks+0x10c>
        case READ_ACC_OFF:
        {
            reg[0] = reg[0] & 0xb3;
 8003520:	7b3b      	ldrb	r3, [r7, #12]
 8003522:	f023 034c 	bic.w	r3, r3, #76	@ 0x4c
 8003526:	b2db      	uxtb	r3, r3
 8003528:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x7f & reg[1];
 800352a:	7b7b      	ldrb	r3, [r7, #13]
 800352c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003530:	b2db      	uxtb	r3, r3
 8003532:	737b      	strb	r3, [r7, #13]
        }
        break;
 8003534:	e01c      	b.n	8003570 <_dwt_enableclocks+0x10c>
        case FORCE_OTP_ON:
        {
            reg[1] = 0x02 | reg[1];
 8003536:	7b7b      	ldrb	r3, [r7, #13]
 8003538:	f043 0302 	orr.w	r3, r3, #2
 800353c:	b2db      	uxtb	r3, r3
 800353e:	737b      	strb	r3, [r7, #13]
        }
        break;
 8003540:	e016      	b.n	8003570 <_dwt_enableclocks+0x10c>
        case FORCE_OTP_OFF:
        {
            reg[1] = reg[1] & 0xfd;
 8003542:	7b7b      	ldrb	r3, [r7, #13]
 8003544:	f023 0302 	bic.w	r3, r3, #2
 8003548:	b2db      	uxtb	r3, r3
 800354a:	737b      	strb	r3, [r7, #13]
        }
        break;
 800354c:	e010      	b.n	8003570 <_dwt_enableclocks+0x10c>
        case FORCE_TX_PLL:
        {
            reg[0] = 0x20 | (reg[0] & 0xcf);
 800354e:	7b3b      	ldrb	r3, [r7, #12]
 8003550:	b25b      	sxtb	r3, r3
 8003552:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003556:	b25b      	sxtb	r3, r3
 8003558:	f043 0320 	orr.w	r3, r3, #32
 800355c:	b25b      	sxtb	r3, r3
 800355e:	b2db      	uxtb	r3, r3
 8003560:	733b      	strb	r3, [r7, #12]
        }
        break;
 8003562:	e005      	b.n	8003570 <_dwt_enableclocks+0x10c>
        case FORCE_LDE:
        {
            reg[0] = 0x01;
 8003564:	2301      	movs	r3, #1
 8003566:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x03;
 8003568:	2303      	movs	r3, #3
 800356a:	737b      	strb	r3, [r7, #13]
        }
        break;
 800356c:	e000      	b.n	8003570 <_dwt_enableclocks+0x10c>
        default:
        break;
 800356e:	bf00      	nop
    }


    // Need to write lower byte separately before setting the higher byte(s)
    dwt_writetodevice(PMSC_ID, PMSC_CTRL0_OFFSET, 1, &reg[0]);
 8003570:	f107 030c 	add.w	r3, r7, #12
 8003574:	2201      	movs	r2, #1
 8003576:	2100      	movs	r1, #0
 8003578:	2036      	movs	r0, #54	@ 0x36
 800357a:	f7ff fd16 	bl	8002faa <dwt_writetodevice>
    dwt_writetodevice(PMSC_ID, 0x1, 1, &reg[1]);
 800357e:	f107 030c 	add.w	r3, r7, #12
 8003582:	3301      	adds	r3, #1
 8003584:	2201      	movs	r2, #1
 8003586:	2101      	movs	r1, #1
 8003588:	2036      	movs	r0, #54	@ 0x36
 800358a:	f7ff fd0e 	bl	8002faa <dwt_writetodevice>

} // end _dwt_enableclocks()
 800358e:	bf00      	nop
 8003590:	3710      	adds	r7, #16
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop

08003598 <_dwt_disablesequencing>:
 * output parameters none
 *
 * no return value
 */
void _dwt_disablesequencing(void) // Disable sequencing and go to state "INIT"
{
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
    _dwt_enableclocks(FORCE_SYS_XTI); // Set system clock to XTI
 800359c:	2000      	movs	r0, #0
 800359e:	f7ff ff61 	bl	8003464 <_dwt_enableclocks>

    dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET, PMSC_CTRL1_PKTSEQ_DISABLE); // Disable PMSC ctrl of RF and RX clk blocks
 80035a2:	2200      	movs	r2, #0
 80035a4:	2104      	movs	r1, #4
 80035a6:	2036      	movs	r0, #54	@ 0x36
 80035a8:	f7ff fe12 	bl	80031d0 <dwt_write16bitoffsetreg>
}
 80035ac:	bf00      	nop
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <dwt_starttx>:
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed transmission will be cancelled if the delayed time has passed)
 */

int dwt_starttx(uint8 mode)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	4603      	mov	r3, r0
 80035b8:	71fb      	strb	r3, [r7, #7]
    int retval = DWT_SUCCESS ;
 80035ba:	2300      	movs	r3, #0
 80035bc:	60fb      	str	r3, [r7, #12]
    uint8 temp  = 0x00;
 80035be:	2300      	movs	r3, #0
 80035c0:	72fb      	strb	r3, [r7, #11]
    uint16 checkTxOK = 0 ;
 80035c2:	2300      	movs	r3, #0
 80035c4:	813b      	strh	r3, [r7, #8]

    if(mode & DWT_RESPONSE_EXPECTED)
 80035c6:	79fb      	ldrb	r3, [r7, #7]
 80035c8:	f003 0302 	and.w	r3, r3, #2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d005      	beq.n	80035dc <dwt_starttx+0x2c>
    {
        temp = (uint8)SYS_CTRL_WAIT4RESP ; // Set wait4response bit
 80035d0:	2380      	movs	r3, #128	@ 0x80
 80035d2:	72fb      	strb	r3, [r7, #11]
        pdw1000local->wait4resp = 1;
 80035d4:	4b1d      	ldr	r3, [pc, #116]	@ (800364c <dwt_starttx+0x9c>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	2201      	movs	r2, #1
 80035da:	755a      	strb	r2, [r3, #21]
    }

    if (mode & DWT_START_TX_DELAYED)
 80035dc:	79fb      	ldrb	r3, [r7, #7]
 80035de:	f003 0301 	and.w	r3, r3, #1
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d023      	beq.n	800362e <dwt_starttx+0x7e>
    {
        // Both SYS_CTRL_TXSTRT and SYS_CTRL_TXDLYS to correctly enable TX
        temp |= (uint8)(SYS_CTRL_TXDLYS | SYS_CTRL_TXSTRT) ;
 80035e6:	7afb      	ldrb	r3, [r7, #11]
 80035e8:	f043 0306 	orr.w	r3, r3, #6
 80035ec:	72fb      	strb	r3, [r7, #11]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 80035ee:	7afb      	ldrb	r3, [r7, #11]
 80035f0:	461a      	mov	r2, r3
 80035f2:	2100      	movs	r1, #0
 80035f4:	200d      	movs	r0, #13
 80035f6:	f7ff fdd8 	bl	80031aa <dwt_write8bitoffsetreg>
        checkTxOK = dwt_read16bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
 80035fa:	2103      	movs	r1, #3
 80035fc:	200f      	movs	r0, #15
 80035fe:	f7ff fda6 	bl	800314e <dwt_read16bitoffsetreg>
 8003602:	4603      	mov	r3, r0
 8003604:	813b      	strh	r3, [r7, #8]
        if ((checkTxOK & SYS_STATUS_TXERR) == 0) // Transmit Delayed Send set over Half a Period away or Power Up error (there is enough time to send but not to power up individual blocks).
 8003606:	893b      	ldrh	r3, [r7, #8]
 8003608:	f403 6381 	and.w	r3, r3, #1032	@ 0x408
 800360c:	2b00      	cmp	r3, #0
 800360e:	d102      	bne.n	8003616 <dwt_starttx+0x66>
        {
            retval = DWT_SUCCESS ; // All okay
 8003610:	2300      	movs	r3, #0
 8003612:	60fb      	str	r3, [r7, #12]
 8003614:	e015      	b.n	8003642 <dwt_starttx+0x92>
        }
        else
        {
            // If HPDWARN or TXPUTE are set this indicates that the TXDLYS was set too late for the specified DX_TIME.
            // remedial action is to cancel delayed send and report error
            dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF);
 8003616:	2240      	movs	r2, #64	@ 0x40
 8003618:	2100      	movs	r1, #0
 800361a:	200d      	movs	r0, #13
 800361c:	f7ff fdc5 	bl	80031aa <dwt_write8bitoffsetreg>
            retval = DWT_ERROR ; // Failed !
 8003620:	f04f 33ff 	mov.w	r3, #4294967295
 8003624:	60fb      	str	r3, [r7, #12]
            printf("error tx from init\n\r");
 8003626:	480a      	ldr	r0, [pc, #40]	@ (8003650 <dwt_starttx+0xa0>)
 8003628:	f009 fc24 	bl	800ce74 <iprintf>
 800362c:	e009      	b.n	8003642 <dwt_starttx+0x92>
        }
    }
    else
    {
        temp |= (uint8)SYS_CTRL_TXSTRT ;
 800362e:	7afb      	ldrb	r3, [r7, #11]
 8003630:	f043 0302 	orr.w	r3, r3, #2
 8003634:	72fb      	strb	r3, [r7, #11]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8003636:	7afb      	ldrb	r3, [r7, #11]
 8003638:	461a      	mov	r2, r3
 800363a:	2100      	movs	r1, #0
 800363c:	200d      	movs	r0, #13
 800363e:	f7ff fdb4 	bl	80031aa <dwt_write8bitoffsetreg>
    }

    return retval;
 8003642:	68fb      	ldr	r3, [r7, #12]

} // end dwt_starttx()
 8003644:	4618      	mov	r0, r3
 8003646:	3710      	adds	r7, #16
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	20000028 	.word	0x20000028
 8003650:	080106f8 	.word	0x080106f8

08003654 <dwt_setrxtimeout>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxtimeout(uint16 time)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	4603      	mov	r3, r0
 800365c:	80fb      	strh	r3, [r7, #6]
    uint8 temp ;

    temp = dwt_read8bitoffsetreg(SYS_CFG_ID, 3); // Read at offset 3 to get the upper byte only
 800365e:	2103      	movs	r1, #3
 8003660:	2004      	movs	r0, #4
 8003662:	f7ff fd8f 	bl	8003184 <dwt_read8bitoffsetreg>
 8003666:	4603      	mov	r3, r0
 8003668:	73fb      	strb	r3, [r7, #15]

    if(time > 0)
 800366a:	88fb      	ldrh	r3, [r7, #6]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d018      	beq.n	80036a2 <dwt_setrxtimeout+0x4e>
    {
        dwt_write16bitoffsetreg(RX_FWTO_ID, RX_FWTO_OFFSET, time) ;
 8003670:	88fb      	ldrh	r3, [r7, #6]
 8003672:	461a      	mov	r2, r3
 8003674:	2100      	movs	r1, #0
 8003676:	200c      	movs	r0, #12
 8003678:	f7ff fdaa 	bl	80031d0 <dwt_write16bitoffsetreg>

        temp |= (uint8)(SYS_CFG_RXWTOE>>24); // Shift RXWTOE mask as we read the upper byte only
 800367c:	7bfb      	ldrb	r3, [r7, #15]
 800367e:	f043 0310 	orr.w	r3, r3, #16
 8003682:	73fb      	strb	r3, [r7, #15]
        // OR in 32bit value (1 bit set), I know this is in high byte.
        pdw1000local->sysCFGreg |= SYS_CFG_RXWTOE;
 8003684:	4b12      	ldr	r3, [pc, #72]	@ (80036d0 <dwt_setrxtimeout+0x7c>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	691a      	ldr	r2, [r3, #16]
 800368a:	4b11      	ldr	r3, [pc, #68]	@ (80036d0 <dwt_setrxtimeout+0x7c>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003692:	611a      	str	r2, [r3, #16]

        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
 8003694:	7bfb      	ldrb	r3, [r7, #15]
 8003696:	461a      	mov	r2, r3
 8003698:	2103      	movs	r1, #3
 800369a:	2004      	movs	r0, #4
 800369c:	f7ff fd85 	bl	80031aa <dwt_write8bitoffsetreg>
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);

        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
    }

} // end dwt_setrxtimeout()
 80036a0:	e011      	b.n	80036c6 <dwt_setrxtimeout+0x72>
        temp &= ~((uint8)(SYS_CFG_RXWTOE>>24)); // Shift RXWTOE mask as we read the upper byte only
 80036a2:	7bfb      	ldrb	r3, [r7, #15]
 80036a4:	f023 0310 	bic.w	r3, r3, #16
 80036a8:	73fb      	strb	r3, [r7, #15]
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);
 80036aa:	4b09      	ldr	r3, [pc, #36]	@ (80036d0 <dwt_setrxtimeout+0x7c>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	691a      	ldr	r2, [r3, #16]
 80036b0:	4b07      	ldr	r3, [pc, #28]	@ (80036d0 <dwt_setrxtimeout+0x7c>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80036b8:	611a      	str	r2, [r3, #16]
        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
 80036ba:	7bfb      	ldrb	r3, [r7, #15]
 80036bc:	461a      	mov	r2, r3
 80036be:	2103      	movs	r1, #3
 80036c0:	2004      	movs	r0, #4
 80036c2:	f7ff fd72 	bl	80031aa <dwt_write8bitoffsetreg>
} // end dwt_setrxtimeout()
 80036c6:	bf00      	nop
 80036c8:	3710      	adds	r7, #16
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	20000028 	.word	0x20000028

080036d4 <dwt_rxreset>:
 * output parameters
 *
 * no return value
 */
void dwt_rxreset(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
    // Set RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_RX);
 80036d8:	22e0      	movs	r2, #224	@ 0xe0
 80036da:	2103      	movs	r1, #3
 80036dc:	2036      	movs	r0, #54	@ 0x36
 80036de:	f7ff fd64 	bl	80031aa <dwt_write8bitoffsetreg>

    // Clear RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 80036e2:	22f0      	movs	r2, #240	@ 0xf0
 80036e4:	2103      	movs	r1, #3
 80036e6:	2036      	movs	r0, #54	@ 0x36
 80036e8:	f7ff fd5f 	bl	80031aa <dwt_write8bitoffsetreg>
}
 80036ec:	bf00      	nop
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <dwt_softreset>:
 * output parameters
 *
 * no return value
 */
void dwt_softreset(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	af00      	add	r7, sp, #0
    _dwt_disablesequencing();
 80036f4:	f7ff ff50 	bl	8003598 <_dwt_disablesequencing>

    // Clear any AON auto download bits (as reset will trigger AON download)
    dwt_write16bitoffsetreg(AON_ID, AON_WCFG_OFFSET, 0x00);
 80036f8:	2200      	movs	r2, #0
 80036fa:	2100      	movs	r1, #0
 80036fc:	202c      	movs	r0, #44	@ 0x2c
 80036fe:	f7ff fd67 	bl	80031d0 <dwt_write16bitoffsetreg>
    // Clear the wake-up configuration
    dwt_write8bitoffsetreg(AON_ID, AON_CFG0_OFFSET, 0x00);
 8003702:	2200      	movs	r2, #0
 8003704:	2106      	movs	r1, #6
 8003706:	202c      	movs	r0, #44	@ 0x2c
 8003708:	f7ff fd4f 	bl	80031aa <dwt_write8bitoffsetreg>
    // Upload the new configuration
    _dwt_aonarrayupload();
 800370c:	f7ff fdc2 	bl	8003294 <_dwt_aonarrayupload>

    // Reset HIF, TX, RX and PMSC (set the reset bits)
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_ALL);
 8003710:	2200      	movs	r2, #0
 8003712:	2103      	movs	r1, #3
 8003714:	2036      	movs	r0, #54	@ 0x36
 8003716:	f7ff fd48 	bl	80031aa <dwt_write8bitoffsetreg>

    // DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
    // Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
    deca_sleep(1);
 800371a:	2001      	movs	r0, #1
 800371c:	f001 f874 	bl	8004808 <deca_sleep>

    // Clear the reset bits
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 8003720:	22f0      	movs	r2, #240	@ 0xf0
 8003722:	2103      	movs	r1, #3
 8003724:	2036      	movs	r0, #54	@ 0x36
 8003726:	f7ff fd40 	bl	80031aa <dwt_write8bitoffsetreg>

    pdw1000local->wait4resp = 0;
 800372a:	4b03      	ldr	r3, [pc, #12]	@ (8003738 <dwt_softreset+0x48>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2200      	movs	r2, #0
 8003730:	755a      	strb	r2, [r3, #21]
}
 8003732:	bf00      	nop
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	20000028 	.word	0x20000028

0800373c <dwt_setxtaltrim>:
 * output parameters
 *
 * no return value
 */
void dwt_setxtaltrim(uint8 value)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b084      	sub	sp, #16
 8003740:	af00      	add	r7, sp, #0
 8003742:	4603      	mov	r3, r0
 8003744:	71fb      	strb	r3, [r7, #7]
    // The 3 MSb in this 8-bit register must be kept to 0b011 to avoid any malfunction.
    uint8 reg_val = (3 << 5) | (value & FS_XTALT_MASK);
 8003746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800374a:	f003 031f 	and.w	r3, r3, #31
 800374e:	b25b      	sxtb	r3, r3
 8003750:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003754:	b25b      	sxtb	r3, r3
 8003756:	73fb      	strb	r3, [r7, #15]
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_XTALT_OFFSET, reg_val);
 8003758:	7bfb      	ldrb	r3, [r7, #15]
 800375a:	461a      	mov	r2, r3
 800375c:	210e      	movs	r1, #14
 800375e:	202b      	movs	r0, #43	@ 0x2b
 8003760:	f7ff fd23 	bl	80031aa <dwt_write8bitoffsetreg>
}
 8003764:	bf00      	nop
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <dwmInit>:
#include "dw1000.h"
#include "main.h"
extern LoraRxInfo_t rxInfo;


int	dwmInit(){
 800376c:	b580      	push	{r7, lr}
 800376e:	af00      	add	r7, sp, #0
	/* Reset and initialise DW1000.
	     * For initialisation, DW1000 clocks must be temporarily set to crystal speed. After initialisation SPI rate can be increased for optimum
	     * performance. */
	    reset_DW1000(); /* Target specific drive of RSTn line into DW1000 low for a period. */
 8003770:	f001 f940 	bl	80049f4 <reset_DW1000>
	    port_set_dw1000_slowrate();
 8003774:	f001 f96e 	bl	8004a54 <port_set_dw1000_slowrate>
	    if (dwt_initialise(DWT_LOADUCODE) == DWT_ERROR)
 8003778:	2001      	movs	r0, #1
 800377a:	f7ff f87b 	bl	8002874 <dwt_initialise>
 800377e:	4603      	mov	r3, r0
 8003780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003784:	d101      	bne.n	800378a <dwmInit+0x1e>
	    {
	        //lcd_display_str("INIT FAILED");
	        return 0;
 8003786:	2300      	movs	r3, #0
 8003788:	e000      	b.n	800378c <dwmInit+0x20>
	    }

	    //dwt_setlnapamode(0x03); //While using PA LNA Enable
	    return 1;
 800378a:	2301      	movs	r3, #1
}
 800378c:	4618      	mov	r0, r3
 800378e:	bd80      	pop	{r7, pc}

08003790 <dwConfig>:

void dwConfig(dwt_config_t *config){
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
	dwt_setlnapamode(0x03); //While using PA LNA Enable
 8003798:	2003      	movs	r0, #3
 800379a:	f7ff f9b7 	bl	8002b0c <dwt_setlnapamode>


	    port_set_dw1000_fastrate();
 800379e:	f001 f967 	bl	8004a70 <port_set_dw1000_fastrate>

	    /* Configure DW1000. See NOTE 6 below. */
	    dwt_configure(config);
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f7ff f9e4 	bl	8002b70 <dwt_configure>
//	    dwt_configure(&config);

	    /* Apply default antenna delay value. See NOTE 2 below. */
	    dwt_setrxantennadelay(RX_ANT_DLY);
 80037a8:	f244 0074 	movw	r0, #16500	@ 0x4074
 80037ac:	f7ff fb4a 	bl	8002e44 <dwt_setrxantennadelay>
	    dwt_settxantennadelay(TX_ANT_DLY);
 80037b0:	f244 00a6 	movw	r0, #16550	@ 0x40a6
 80037b4:	f7ff fb56 	bl	8002e64 <dwt_settxantennadelay>


	    //printf("0x04 = %x\n\r",dwt_read32bitreg(SYS_CFG_ID));
	    dwt_setsmarttxpower(DISABLE);
 80037b8:	2000      	movs	r0, #0
 80037ba:	f7ff fdad 	bl	8003318 <dwt_setsmarttxpower>
	    //printf("0x04 = %x\n\r",dwt_read32bitreg(SYS_CFG_ID));
	    dwt_write32bitreg(TX_POWER_ID,MAX_POWER); //max power refer user manual pg.106
 80037be:	f04f 321f 	mov.w	r2, #522133279	@ 0x1f1f1f1f
 80037c2:	2100      	movs	r1, #0
 80037c4:	201e      	movs	r0, #30
 80037c6:	f7ff fd1f 	bl	8003208 <dwt_write32bitoffsetreg>
	    //printf("0x1E = %x\n\r",dwt_read32bitreg(TX_POWER_ID));
	    dwt_setleds(LEDS_ON);
 80037ca:	2001      	movs	r0, #1
 80037cc:	f7ff fdee 	bl	80033ac <dwt_setleds>

	    if(config->prf==DWT_PRF_16M){ //set lower SNR treshould for NLOS operation
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	785b      	ldrb	r3, [r3, #1]
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d10b      	bne.n	80037f0 <dwConfig+0x60>
		   dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, 0x07); //refer user manual pg.175
 80037d8:	2207      	movs	r2, #7
 80037da:	f640 0106 	movw	r1, #2054	@ 0x806
 80037de:	202e      	movs	r0, #46	@ 0x2e
 80037e0:	f7ff fce3 	bl	80031aa <dwt_write8bitoffsetreg>
		   dwt_write16bitoffsetreg(LDE_IF_ID, LDE_CFG2_OFFSET, 0x0003); //refer user manual pg.177
 80037e4:	2203      	movs	r2, #3
 80037e6:	f641 0106 	movw	r1, #6150	@ 0x1806
 80037ea:	202e      	movs	r0, #46	@ 0x2e
 80037ec:	f7ff fcf0 	bl	80031d0 <dwt_write16bitoffsetreg>
		}
	    /* Set expected response's delay and timeout. See NOTE 1 and 5 below.
	     * As this example only handles one incoming frame with always the same delay and timeout, those values can be set here once for all. */
	    dwt_setrxaftertxdelay(POLL_TX_TO_RESP_RX_DLY_UUS);
 80037f0:	2000      	movs	r0, #0
 80037f2:	f7ff fdbf 	bl	8003374 <dwt_setrxaftertxdelay>
	    dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS);
 80037f6:	f44f 60af 	mov.w	r0, #1400	@ 0x578
 80037fa:	f7ff ff2b 	bl	8003654 <dwt_setrxtimeout>

}
 80037fe:	bf00      	nop
 8003800:	3708      	adds	r7, #8
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
	...

08003808 <dwRange>:
int dwRange(void)
{
 8003808:	b5b0      	push	{r4, r5, r7, lr}
 800380a:	b090      	sub	sp, #64	@ 0x40
 800380c:	af06      	add	r7, sp, #24
	uint8_t tag_dest;
	HAL_UART_Receive(hcom_uart,(uint8_t*)&tag_dest,sizeof(tag_dest),HAL_MAX_DELAY);
 800380e:	f107 010f 	add.w	r1, r7, #15
 8003812:	f04f 33ff 	mov.w	r3, #4294967295
 8003816:	2201      	movs	r2, #1
 8003818:	48b3      	ldr	r0, [pc, #716]	@ (8003ae8 <dwRange+0x2e0>)
 800381a:	f007 fea5 	bl	800b568 <HAL_UART_Receive>
	//WDT_Refresh(); //Refresh the Watchdog counter

	tx_poll_msg[TAG_DEST_POLL_IDX7] = tag_dest;
 800381e:	7bfa      	ldrb	r2, [r7, #15]
 8003820:	4bb2      	ldr	r3, [pc, #712]	@ (8003aec <dwRange+0x2e4>)
 8003822:	71da      	strb	r2, [r3, #7]
	tx_poll_msg[TAG_DEST_POLL_IDX8] = tag_dest;
 8003824:	7bfa      	ldrb	r2, [r7, #15]
 8003826:	4bb1      	ldr	r3, [pc, #708]	@ (8003aec <dwRange+0x2e4>)
 8003828:	721a      	strb	r2, [r3, #8]
	rx_resp_msg[TAG_DEST_RESP_IDX6] = tag_dest;
 800382a:	7bfa      	ldrb	r2, [r7, #15]
 800382c:	4bb0      	ldr	r3, [pc, #704]	@ (8003af0 <dwRange+0x2e8>)
 800382e:	719a      	strb	r2, [r3, #6]
	rx_resp_msg[TAG_DEST_RESP_IDX5] = tag_dest;
 8003830:	7bfa      	ldrb	r2, [r7, #15]
 8003832:	4baf      	ldr	r3, [pc, #700]	@ (8003af0 <dwRange+0x2e8>)
 8003834:	715a      	strb	r2, [r3, #5]
	//HAL_GPIO_TogglePin(TIMING_GPIO_GPIO_Port, TIMING_GPIO_Pin);
	/* Write frame data to DW1000 and prepare transmission. See NOTE 7 below. */
	tx_poll_msg[ALL_MSG_SN_IDX] = frame_seq_nb;
 8003836:	4baf      	ldr	r3, [pc, #700]	@ (8003af4 <dwRange+0x2ec>)
 8003838:	781a      	ldrb	r2, [r3, #0]
 800383a:	4bac      	ldr	r3, [pc, #688]	@ (8003aec <dwRange+0x2e4>)
 800383c:	709a      	strb	r2, [r3, #2]
	dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_TXFRS);
 800383e:	2280      	movs	r2, #128	@ 0x80
 8003840:	2100      	movs	r1, #0
 8003842:	200f      	movs	r0, #15
 8003844:	f7ff fce0 	bl	8003208 <dwt_write32bitoffsetreg>
	dwt_writetxdata(sizeof(tx_poll_msg), tx_poll_msg, 0); /* Zero offset in TX buffer. */
 8003848:	2200      	movs	r2, #0
 800384a:	49a8      	ldr	r1, [pc, #672]	@ (8003aec <dwRange+0x2e4>)
 800384c:	200c      	movs	r0, #12
 800384e:	f7ff fb18 	bl	8002e82 <dwt_writetxdata>
	dwt_writetxfctrl(sizeof(tx_poll_msg), 0, 1); /* Zero offset in TX buffer, ranging. */
 8003852:	2201      	movs	r2, #1
 8003854:	2100      	movs	r1, #0
 8003856:	200c      	movs	r0, #12
 8003858:	f7ff fb32 	bl	8002ec0 <dwt_writetxfctrl>

	/* Start transmission, indicating that a response is expected so that reception is enabled automatically after the frame is sent and the delay
	 * set by dwt_setrxaftertxdelay() has elapsed. */
	dwt_starttx(DWT_START_TX_IMMEDIATE | DWT_RESPONSE_EXPECTED);
 800385c:	2002      	movs	r0, #2
 800385e:	f7ff fea7 	bl	80035b0 <dwt_starttx>

	/* We assume that the transmission is achieved correctly, poll for reception of a frame or error/timeout. See NOTE 8 below. */
	while (!((status_reg = dwt_read32bitreg(SYS_STATUS_ID)) & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR))) {
 8003862:	bf00      	nop
 8003864:	2100      	movs	r1, #0
 8003866:	200f      	movs	r0, #15
 8003868:	f7ff fc4a 	bl	8003100 <dwt_read32bitoffsetreg>
 800386c:	4603      	mov	r3, r0
 800386e:	4aa2      	ldr	r2, [pc, #648]	@ (8003af8 <dwRange+0x2f0>)
 8003870:	6013      	str	r3, [r2, #0]
 8003872:	4ba1      	ldr	r3, [pc, #644]	@ (8003af8 <dwRange+0x2f0>)
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	4ba1      	ldr	r3, [pc, #644]	@ (8003afc <dwRange+0x2f4>)
 8003878:	4013      	ands	r3, r2
 800387a:	2b00      	cmp	r3, #0
 800387c:	d0f2      	beq.n	8003864 <dwRange+0x5c>
		//WDT_Refresh();
	};

	/* Increment frame sequence number after transmission of the poll message (modulo 256). */
	frame_seq_nb++;
 800387e:	4b9d      	ldr	r3, [pc, #628]	@ (8003af4 <dwRange+0x2ec>)
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	3301      	adds	r3, #1
 8003884:	b2da      	uxtb	r2, r3
 8003886:	4b9b      	ldr	r3, [pc, #620]	@ (8003af4 <dwRange+0x2ec>)
 8003888:	701a      	strb	r2, [r3, #0]

	if (status_reg & SYS_STATUS_RXFCG) {
 800388a:	4b9b      	ldr	r3, [pc, #620]	@ (8003af8 <dwRange+0x2f0>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003892:	2b00      	cmp	r3, #0
 8003894:	f000 80e9 	beq.w	8003a6a <dwRange+0x262>
		uint32 frame_len;
		/* Clear good RX frame event in the DW1000 status register. */
		dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG);
 8003898:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800389c:	2100      	movs	r1, #0
 800389e:	200f      	movs	r0, #15
 80038a0:	f7ff fcb2 	bl	8003208 <dwt_write32bitoffsetreg>

		/* A frame has been received, read it into the local buffer. */
		frame_len = dwt_read32bitreg(RX_FINFO_ID) & RX_FINFO_RXFLEN_MASK;
 80038a4:	2100      	movs	r1, #0
 80038a6:	2010      	movs	r0, #16
 80038a8:	f7ff fc2a 	bl	8003100 <dwt_read32bitoffsetreg>
 80038ac:	4603      	mov	r3, r0
 80038ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038b2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (frame_len <= RX_BUF_LEN) {
 80038b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b6:	2b14      	cmp	r3, #20
 80038b8:	d806      	bhi.n	80038c8 <dwRange+0xc0>
			dwt_readrxdata(rx_buffer, frame_len, 0);
 80038ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038bc:	b29b      	uxth	r3, r3
 80038be:	2200      	movs	r2, #0
 80038c0:	4619      	mov	r1, r3
 80038c2:	488f      	ldr	r0, [pc, #572]	@ (8003b00 <dwRange+0x2f8>)
 80038c4:	f7ff fb1c 	bl	8002f00 <dwt_readrxdata>
		}

		/* Check that the frame is the expected response from the companion "SS TWR responder" example.
		 * As the sequence number field of the frame is not relevant, it is cleared to simplify the validation of the frame. */
		rx_buffer[ALL_MSG_SN_IDX] = 0;
 80038c8:	4b8d      	ldr	r3, [pc, #564]	@ (8003b00 <dwRange+0x2f8>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	709a      	strb	r2, [r3, #2]
		if (memcmp(rx_buffer, rx_resp_msg, ALL_MSG_COMMON_LEN) == 0) {
 80038ce:	220a      	movs	r2, #10
 80038d0:	4987      	ldr	r1, [pc, #540]	@ (8003af0 <dwRange+0x2e8>)
 80038d2:	488b      	ldr	r0, [pc, #556]	@ (8003b00 <dwRange+0x2f8>)
 80038d4:	f009 fc36 	bl	800d144 <memcmp>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	f040 809b 	bne.w	8003a16 <dwRange+0x20e>
			uint32 poll_tx_ts, resp_rx_ts, poll_rx_ts, resp_tx_ts;
			int32 rtd_init, rtd_resp;
			float clockOffsetRatio ;

			/* Retrieve poll transmission and response reception timestamps. See NOTE 9 below. */
			poll_tx_ts = dwt_readtxtimestamplo32();
 80038e0:	f7ff fb51 	bl	8002f86 <dwt_readtxtimestamplo32>
 80038e4:	6238      	str	r0, [r7, #32]
			resp_rx_ts = dwt_readrxtimestamplo32();
 80038e6:	f7ff fb57 	bl	8002f98 <dwt_readrxtimestamplo32>
 80038ea:	61f8      	str	r0, [r7, #28]

			/* Read carrier integrator value and calculate clock offset ratio. See NOTE 11 below. */
			clockOffsetRatio = dwt_readcarrierintegrator() * (FREQ_OFFSET_MULTIPLIER * HERTZ_TO_PPM_MULTIPLIER_CHAN_2 / 1.0e6) ;
 80038ec:	f7ff fb1a 	bl	8002f24 <dwt_readcarrierintegrator>
 80038f0:	4603      	mov	r3, r0
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7fc fe26 	bl	8000544 <__aeabi_i2d>
 80038f8:	f04f 32ff 	mov.w	r2, #4294967295
 80038fc:	4b81      	ldr	r3, [pc, #516]	@ (8003b04 <dwRange+0x2fc>)
 80038fe:	f7fc fe8b 	bl	8000618 <__aeabi_dmul>
 8003902:	4602      	mov	r2, r0
 8003904:	460b      	mov	r3, r1
 8003906:	4610      	mov	r0, r2
 8003908:	4619      	mov	r1, r3
 800390a:	f7fd f97d 	bl	8000c08 <__aeabi_d2f>
 800390e:	4603      	mov	r3, r0
 8003910:	61bb      	str	r3, [r7, #24]

			/* Get timestamps embedded in response message. */
			resp_msg_get_ts(&rx_buffer[RESP_MSG_POLL_RX_TS_IDX], &poll_rx_ts);
 8003912:	f107 0308 	add.w	r3, r7, #8
 8003916:	4619      	mov	r1, r3
 8003918:	487b      	ldr	r0, [pc, #492]	@ (8003b08 <dwRange+0x300>)
 800391a:	f000 f909 	bl	8003b30 <resp_msg_get_ts>
			resp_msg_get_ts(&rx_buffer[RESP_MSG_RESP_TX_TS_IDX], &resp_tx_ts);
 800391e:	1d3b      	adds	r3, r7, #4
 8003920:	4619      	mov	r1, r3
 8003922:	487a      	ldr	r0, [pc, #488]	@ (8003b0c <dwRange+0x304>)
 8003924:	f000 f904 	bl	8003b30 <resp_msg_get_ts>

			/* Compute time of flight and distance, using clock offset ratio to correct for differing local and remote clock rates */
			rtd_init = resp_rx_ts - poll_tx_ts;
 8003928:	69fa      	ldr	r2, [r7, #28]
 800392a:	6a3b      	ldr	r3, [r7, #32]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	617b      	str	r3, [r7, #20]
			rtd_resp = resp_tx_ts - poll_rx_ts;
 8003930:	687a      	ldr	r2, [r7, #4]
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	613b      	str	r3, [r7, #16]

			tof = ((rtd_init - rtd_resp * (1 - clockOffsetRatio)) / 2.0) * DWT_TIME_UNITS;
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	ee07 3a90 	vmov	s15, r3
 800393e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	ee07 3a90 	vmov	s15, r3
 8003948:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800394c:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8003950:	edd7 7a06 	vldr	s15, [r7, #24]
 8003954:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003958:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800395c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003960:	ee17 0a90 	vmov	r0, s15
 8003964:	f7fc fe00 	bl	8000568 <__aeabi_f2d>
 8003968:	f04f 0200 	mov.w	r2, #0
 800396c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003970:	f7fc ff7c 	bl	800086c <__aeabi_ddiv>
 8003974:	4602      	mov	r2, r0
 8003976:	460b      	mov	r3, r1
 8003978:	4610      	mov	r0, r2
 800397a:	4619      	mov	r1, r3
 800397c:	a356      	add	r3, pc, #344	@ (adr r3, 8003ad8 <dwRange+0x2d0>)
 800397e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003982:	f7fc fe49 	bl	8000618 <__aeabi_dmul>
 8003986:	4602      	mov	r2, r0
 8003988:	460b      	mov	r3, r1
 800398a:	4961      	ldr	r1, [pc, #388]	@ (8003b10 <dwRange+0x308>)
 800398c:	e9c1 2300 	strd	r2, r3, [r1]
			distance = tof * SPEED_OF_LIGHT;
 8003990:	4b5f      	ldr	r3, [pc, #380]	@ (8003b10 <dwRange+0x308>)
 8003992:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003996:	a352      	add	r3, pc, #328	@ (adr r3, 8003ae0 <dwRange+0x2d8>)
 8003998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800399c:	f7fc fe3c 	bl	8000618 <__aeabi_dmul>
 80039a0:	4602      	mov	r2, r0
 80039a2:	460b      	mov	r3, r1
 80039a4:	495b      	ldr	r1, [pc, #364]	@ (8003b14 <dwRange+0x30c>)
 80039a6:	e9c1 2300 	strd	r2, r3, [r1]
			if (rxInfo.new_data){
 80039aa:	4b5b      	ldr	r3, [pc, #364]	@ (8003b18 <dwRange+0x310>)
 80039ac:	7ddb      	ldrb	r3, [r3, #23]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d021      	beq.n	80039f6 <dwRange+0x1ee>
  __ASM volatile ("cpsid i" : : : "memory");
 80039b2:	b672      	cpsid	i
}
 80039b4:	bf00      	nop
				__disable_irq();
				printf("*0x%x:0x%x:%3.2f|0x%x:%d:%d:%d#\n\r",ANCHOR_NUM, tag_dest, distance,ANCHOR_NUM,(int)rxInfo.rssi,(int)rxInfo.snr, rxInfo.buffer[0]);
 80039b6:	7bfb      	ldrb	r3, [r7, #15]
 80039b8:	461d      	mov	r5, r3
 80039ba:	4b56      	ldr	r3, [pc, #344]	@ (8003b14 <dwRange+0x30c>)
 80039bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c0:	4955      	ldr	r1, [pc, #340]	@ (8003b18 <dwRange+0x310>)
 80039c2:	f991 1015 	ldrsb.w	r1, [r1, #21]
 80039c6:	4608      	mov	r0, r1
 80039c8:	4953      	ldr	r1, [pc, #332]	@ (8003b18 <dwRange+0x310>)
 80039ca:	f991 1016 	ldrsb.w	r1, [r1, #22]
 80039ce:	460c      	mov	r4, r1
 80039d0:	4951      	ldr	r1, [pc, #324]	@ (8003b18 <dwRange+0x310>)
 80039d2:	7809      	ldrb	r1, [r1, #0]
 80039d4:	9105      	str	r1, [sp, #20]
 80039d6:	9404      	str	r4, [sp, #16]
 80039d8:	9003      	str	r0, [sp, #12]
 80039da:	2102      	movs	r1, #2
 80039dc:	9102      	str	r1, [sp, #8]
 80039de:	e9cd 2300 	strd	r2, r3, [sp]
 80039e2:	462a      	mov	r2, r5
 80039e4:	2102      	movs	r1, #2
 80039e6:	484d      	ldr	r0, [pc, #308]	@ (8003b1c <dwRange+0x314>)
 80039e8:	f009 fa44 	bl	800ce74 <iprintf>
				rxInfo.new_data = false;
 80039ec:	4b4a      	ldr	r3, [pc, #296]	@ (8003b18 <dwRange+0x310>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	75da      	strb	r2, [r3, #23]
  __ASM volatile ("cpsie i" : : : "memory");
 80039f2:	b662      	cpsie	i
}
 80039f4:	e06a      	b.n	8003acc <dwRange+0x2c4>
  __ASM volatile ("cpsid i" : : : "memory");
 80039f6:	b672      	cpsid	i
}
 80039f8:	bf00      	nop
				__enable_irq();
			}
			else {
				__disable_irq();
				printf("*0x%x:0x%x:%3.2f#\n\r",ANCHOR_NUM, tag_dest, distance);
 80039fa:	7bfb      	ldrb	r3, [r7, #15]
 80039fc:	4619      	mov	r1, r3
 80039fe:	4b45      	ldr	r3, [pc, #276]	@ (8003b14 <dwRange+0x30c>)
 8003a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a04:	e9cd 2300 	strd	r2, r3, [sp]
 8003a08:	460a      	mov	r2, r1
 8003a0a:	2102      	movs	r1, #2
 8003a0c:	4844      	ldr	r0, [pc, #272]	@ (8003b20 <dwRange+0x318>)
 8003a0e:	f009 fa31 	bl	800ce74 <iprintf>
  __ASM volatile ("cpsie i" : : : "memory");
 8003a12:	b662      	cpsie	i
}
 8003a14:	e05a      	b.n	8003acc <dwRange+0x2c4>
				__enable_irq();
			}
		}
		else{
			if (rxInfo.new_data){
 8003a16:	4b40      	ldr	r3, [pc, #256]	@ (8003b18 <dwRange+0x310>)
 8003a18:	7ddb      	ldrb	r3, [r3, #23]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d01b      	beq.n	8003a56 <dwRange+0x24e>
  __ASM volatile ("cpsid i" : : : "memory");
 8003a1e:	b672      	cpsid	i
}
 8003a20:	bf00      	nop
				__disable_irq();
				printf("*0x%x:0x%x:0000|0x%x:%d:%d:%d#\n\r",ANCHOR_NUM, tag_dest,ANCHOR_NUM,(int)rxInfo.rssi, (int)rxInfo.snr, rxInfo.buffer[0]);
 8003a22:	7bfb      	ldrb	r3, [r7, #15]
 8003a24:	4618      	mov	r0, r3
 8003a26:	4b3c      	ldr	r3, [pc, #240]	@ (8003b18 <dwRange+0x310>)
 8003a28:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	4b3a      	ldr	r3, [pc, #232]	@ (8003b18 <dwRange+0x310>)
 8003a30:	f993 3016 	ldrsb.w	r3, [r3, #22]
 8003a34:	4619      	mov	r1, r3
 8003a36:	4b38      	ldr	r3, [pc, #224]	@ (8003b18 <dwRange+0x310>)
 8003a38:	781b      	ldrb	r3, [r3, #0]
 8003a3a:	9302      	str	r3, [sp, #8]
 8003a3c:	9101      	str	r1, [sp, #4]
 8003a3e:	9200      	str	r2, [sp, #0]
 8003a40:	2302      	movs	r3, #2
 8003a42:	4602      	mov	r2, r0
 8003a44:	2102      	movs	r1, #2
 8003a46:	4837      	ldr	r0, [pc, #220]	@ (8003b24 <dwRange+0x31c>)
 8003a48:	f009 fa14 	bl	800ce74 <iprintf>
				rxInfo.new_data = false;
 8003a4c:	4b32      	ldr	r3, [pc, #200]	@ (8003b18 <dwRange+0x310>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	75da      	strb	r2, [r3, #23]
  __ASM volatile ("cpsie i" : : : "memory");
 8003a52:	b662      	cpsie	i
}
 8003a54:	e03a      	b.n	8003acc <dwRange+0x2c4>
  __ASM volatile ("cpsid i" : : : "memory");
 8003a56:	b672      	cpsid	i
}
 8003a58:	bf00      	nop
				__enable_irq();
			}
			else {
				__disable_irq();
				printf("*0x%x:0x%x:0000#\n\r",ANCHOR_NUM, tag_dest);
 8003a5a:	7bfb      	ldrb	r3, [r7, #15]
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	2102      	movs	r1, #2
 8003a60:	4831      	ldr	r0, [pc, #196]	@ (8003b28 <dwRange+0x320>)
 8003a62:	f009 fa07 	bl	800ce74 <iprintf>
  __ASM volatile ("cpsie i" : : : "memory");
 8003a66:	b662      	cpsie	i
}
 8003a68:	e030      	b.n	8003acc <dwRange+0x2c4>
		}
	}
	else {

		/* Clear RX error/timeout events in the DW1000 status register. */
		dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
 8003a6a:	4a30      	ldr	r2, [pc, #192]	@ (8003b2c <dwRange+0x324>)
 8003a6c:	2100      	movs	r1, #0
 8003a6e:	200f      	movs	r0, #15
 8003a70:	f7ff fbca 	bl	8003208 <dwt_write32bitoffsetreg>
		if (rxInfo.new_data){
 8003a74:	4b28      	ldr	r3, [pc, #160]	@ (8003b18 <dwRange+0x310>)
 8003a76:	7ddb      	ldrb	r3, [r3, #23]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d01b      	beq.n	8003ab4 <dwRange+0x2ac>
  __ASM volatile ("cpsid i" : : : "memory");
 8003a7c:	b672      	cpsid	i
}
 8003a7e:	bf00      	nop
				__disable_irq();
				printf("*0x%x:0x%x:0000|0x%x:%d:%d:%d#\n\r",ANCHOR_NUM, tag_dest,ANCHOR_NUM,(int)rxInfo.rssi, (int)rxInfo.snr, rxInfo.buffer[0]);
 8003a80:	7bfb      	ldrb	r3, [r7, #15]
 8003a82:	4618      	mov	r0, r3
 8003a84:	4b24      	ldr	r3, [pc, #144]	@ (8003b18 <dwRange+0x310>)
 8003a86:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	4b22      	ldr	r3, [pc, #136]	@ (8003b18 <dwRange+0x310>)
 8003a8e:	f993 3016 	ldrsb.w	r3, [r3, #22]
 8003a92:	4619      	mov	r1, r3
 8003a94:	4b20      	ldr	r3, [pc, #128]	@ (8003b18 <dwRange+0x310>)
 8003a96:	781b      	ldrb	r3, [r3, #0]
 8003a98:	9302      	str	r3, [sp, #8]
 8003a9a:	9101      	str	r1, [sp, #4]
 8003a9c:	9200      	str	r2, [sp, #0]
 8003a9e:	2302      	movs	r3, #2
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	2102      	movs	r1, #2
 8003aa4:	481f      	ldr	r0, [pc, #124]	@ (8003b24 <dwRange+0x31c>)
 8003aa6:	f009 f9e5 	bl	800ce74 <iprintf>
				rxInfo.new_data = false;
 8003aaa:	4b1b      	ldr	r3, [pc, #108]	@ (8003b18 <dwRange+0x310>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	75da      	strb	r2, [r3, #23]
  __ASM volatile ("cpsie i" : : : "memory");
 8003ab0:	b662      	cpsie	i
}
 8003ab2:	e009      	b.n	8003ac8 <dwRange+0x2c0>
  __ASM volatile ("cpsid i" : : : "memory");
 8003ab4:	b672      	cpsid	i
}
 8003ab6:	bf00      	nop

				__enable_irq();
			}
			else {
				__disable_irq();
				printf("*0x%x:0x%x:0000#\n\r",ANCHOR_NUM, tag_dest);
 8003ab8:	7bfb      	ldrb	r3, [r7, #15]
 8003aba:	461a      	mov	r2, r3
 8003abc:	2102      	movs	r1, #2
 8003abe:	481a      	ldr	r0, [pc, #104]	@ (8003b28 <dwRange+0x320>)
 8003ac0:	f009 f9d8 	bl	800ce74 <iprintf>
  __ASM volatile ("cpsie i" : : : "memory");
 8003ac4:	b662      	cpsie	i
}
 8003ac6:	bf00      	nop
				__enable_irq();
			}
		/* Reset RX to properly reinitialize LDE operation. */
		dwt_rxreset();
 8003ac8:	f7ff fe04 	bl	80036d4 <dwt_rxreset>

	/* Execute a delay between ranging exchanges. */
	//Sleep(RNG_DELAY_MS);
	//HAL_GPIO_TogglePin(TIMING_GPIO_GPIO_Port, TIMING_GPIO_Pin);

}
 8003acc:	bf00      	nop
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3728      	adds	r7, #40	@ 0x28
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bdb0      	pop	{r4, r5, r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	3bce48fa 	.word	0x3bce48fa
 8003adc:	3db13518 	.word	0x3db13518
 8003ae0:	13000000 	.word	0x13000000
 8003ae4:	41b1dd19 	.word	0x41b1dd19
 8003ae8:	20000540 	.word	0x20000540
 8003aec:	2000002c 	.word	0x2000002c
 8003af0:	20000038 	.word	0x20000038
 8003af4:	2000036c 	.word	0x2000036c
 8003af8:	20000384 	.word	0x20000384
 8003afc:	2427d000 	.word	0x2427d000
 8003b00:	20000370 	.word	0x20000370
 8003b04:	be0fffff 	.word	0xbe0fffff
 8003b08:	2000037a 	.word	0x2000037a
 8003b0c:	2000037e 	.word	0x2000037e
 8003b10:	20000388 	.word	0x20000388
 8003b14:	20000390 	.word	0x20000390
 8003b18:	20000514 	.word	0x20000514
 8003b1c:	08010710 	.word	0x08010710
 8003b20:	08010734 	.word	0x08010734
 8003b24:	08010748 	.word	0x08010748
 8003b28:	0801076c 	.word	0x0801076c
 8003b2c:	24279000 	.word	0x24279000

08003b30 <resp_msg_get_ts>:
 *         ts  timestamp value
 *
 * @return none
 */
static void resp_msg_get_ts(uint8 *ts_field, uint32 *ts)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b085      	sub	sp, #20
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
    int i;
    *ts = 0;
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	601a      	str	r2, [r3, #0]
    for (i = 0; i < RESP_MSG_TS_LEN; i++)
 8003b40:	2300      	movs	r3, #0
 8003b42:	60fb      	str	r3, [r7, #12]
 8003b44:	e010      	b.n	8003b68 <resp_msg_get_ts+0x38>
    {
        *ts += ts_field[i] << (i * 8);
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68fa      	ldr	r2, [r7, #12]
 8003b4c:	6879      	ldr	r1, [r7, #4]
 8003b4e:	440a      	add	r2, r1
 8003b50:	7812      	ldrb	r2, [r2, #0]
 8003b52:	4611      	mov	r1, r2
 8003b54:	68fa      	ldr	r2, [r7, #12]
 8003b56:	00d2      	lsls	r2, r2, #3
 8003b58:	fa01 f202 	lsl.w	r2, r1, r2
 8003b5c:	441a      	add	r2, r3
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	601a      	str	r2, [r3, #0]
    for (i = 0; i < RESP_MSG_TS_LEN; i++)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	3301      	adds	r3, #1
 8003b66:	60fb      	str	r3, [r7, #12]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2b03      	cmp	r3, #3
 8003b6c:	ddeb      	ble.n	8003b46 <resp_msg_get_ts+0x16>
    }
}
 8003b6e:	bf00      	nop
 8003b70:	bf00      	nop
 8003b72:	3714      	adds	r7, #20
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr

08003b7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003b80:	f001 f9ce 	bl	8004f20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003b84:	f000 f874 	bl	8003c70 <_Z18SystemClock_Configv>

  /* Configure the System Power */
  SystemPower_Config();
 8003b88:	f000 f8dd 	bl	8003d46 <_ZL18SystemPower_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003b8c:	f000 fa58 	bl	8004040 <_ZL12MX_GPIO_Initv>
  MX_ICACHE_Init();
 8003b90:	f000 f8ec 	bl	8003d6c <_ZL14MX_ICACHE_Initv>
  MX_SPI1_Init();
 8003b94:	f000 f908 	bl	8003da8 <_ZL12MX_SPI1_Initv>
  MX_TIM2_Init();
 8003b98:	f000 f9f6 	bl	8003f88 <_ZL12MX_TIM2_Initv>
  MX_SPI3_Init();
 8003b9c:	f000 f97c 	bl	8003e98 <_ZL12MX_SPI3_Initv>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8003ba0:	2000      	movs	r0, #0
 8003ba2:	f000 ffb3 	bl	8004b0c <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8003ba6:	2001      	movs	r0, #1
 8003ba8:	f000 ffb0 	bl	8004b0c <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8003bac:	2002      	movs	r0, #2
 8003bae:	f000 ffad 	bl	8004b0c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8003bb2:	2101      	movs	r1, #1
 8003bb4:	2000      	movs	r0, #0
 8003bb6:	f001 f839 	bl	8004c2c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8003bba:	4b25      	ldr	r3, [pc, #148]	@ (8003c50 <main+0xd4>)
 8003bbc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003bc0:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8003bc2:	4b23      	ldr	r3, [pc, #140]	@ (8003c50 <main+0xd4>)
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8003bc8:	4b21      	ldr	r3, [pc, #132]	@ (8003c50 <main+0xd4>)
 8003bca:	2200      	movs	r2, #0
 8003bcc:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8003bce:	4b20      	ldr	r3, [pc, #128]	@ (8003c50 <main+0xd4>)
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8003bd4:	4b1e      	ldr	r3, [pc, #120]	@ (8003c50 <main+0xd4>)
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8003bda:	491d      	ldr	r1, [pc, #116]	@ (8003c50 <main+0xd4>)
 8003bdc:	2000      	movs	r0, #0
 8003bde:	f001 f8bf 	bl	8004d60 <BSP_COM_Init>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	bf14      	ite	ne
 8003be8:	2301      	movne	r3, #1
 8003bea:	2300      	moveq	r3, #0
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d001      	beq.n	8003bf6 <main+0x7a>
  {
    Error_Handler();
 8003bf2:	f000 fb99 	bl	8004328 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  printf("\n\n\n");
 8003bf6:	4817      	ldr	r0, [pc, #92]	@ (8003c54 <main+0xd8>)
 8003bf8:	f009 f9a4 	bl	800cf44 <puts>
  printf("----------------------\r\n");
 8003bfc:	4816      	ldr	r0, [pc, #88]	@ (8003c58 <main+0xdc>)
 8003bfe:	f009 f9a1 	bl	800cf44 <puts>
  printf("	Version code: %s \r\n", VERSION);
 8003c02:	4916      	ldr	r1, [pc, #88]	@ (8003c5c <main+0xe0>)
 8003c04:	4816      	ldr	r0, [pc, #88]	@ (8003c60 <main+0xe4>)
 8003c06:	f009 f935 	bl	800ce74 <iprintf>
  printf("----------------------\r\n");
 8003c0a:	4813      	ldr	r0, [pc, #76]	@ (8003c58 <main+0xdc>)
 8003c0c:	f009 f99a 	bl	800cf44 <puts>
  printf("\n\n\n");
 8003c10:	4810      	ldr	r0, [pc, #64]	@ (8003c54 <main+0xd8>)
 8003c12:	f009 f997 	bl	800cf44 <puts>
//  	  Lora_Operation_TX();

//  	  Lora_Operation_RX();

  	  if(!dwmInit()) {// init failed
 8003c16:	f7ff fda9 	bl	800376c <dwmInit>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	bf0c      	ite	eq
 8003c20:	2301      	moveq	r3, #1
 8003c22:	2300      	movne	r3, #0
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d004      	beq.n	8003c34 <main+0xb8>
  		  printf("Init Failed\r\n");
 8003c2a:	480e      	ldr	r0, [pc, #56]	@ (8003c64 <main+0xe8>)
 8003c2c:	f009 f98a 	bl	800cf44 <puts>
  		  while (1);
 8003c30:	bf00      	nop
 8003c32:	e7fd      	b.n	8003c30 <main+0xb4>
  	   }
  	   else{
  		  printf("Init DW1000 Succeed\r\n");
 8003c34:	480c      	ldr	r0, [pc, #48]	@ (8003c68 <main+0xec>)
 8003c36:	f009 f985 	bl	800cf44 <puts>
  	  }

  	  dwConfig(&config);
 8003c3a:	480c      	ldr	r0, [pc, #48]	@ (8003c6c <main+0xf0>)
 8003c3c:	f7ff fda8 	bl	8003790 <dwConfig>
  	  Lora_init();
 8003c40:	f7fe fbea 	bl	8002418 <Lora_init>
  	  //dw_main();

  	  while (1)
  	  {
  	//	  Lora_Receive();
  		  dwRange();
 8003c44:	f7ff fde0 	bl	8003808 <dwRange>
  		  RunRXStateMachine();
 8003c48:	f7fe fc0a 	bl	8002460 <RunRXStateMachine>
  		  dwRange();
 8003c4c:	bf00      	nop
 8003c4e:	e7f9      	b.n	8003c44 <main+0xc8>
 8003c50:	20000398 	.word	0x20000398
 8003c54:	08010780 	.word	0x08010780
 8003c58:	08010784 	.word	0x08010784
 8003c5c:	0801079c 	.word	0x0801079c
 8003c60:	080107a4 	.word	0x080107a4
 8003c64:	080107bc 	.word	0x080107bc
 8003c68:	080107cc 	.word	0x080107cc
 8003c6c:	2000004c 	.word	0x2000004c

08003c70 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b09e      	sub	sp, #120	@ 0x78
 8003c74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003c76:	f107 0318 	add.w	r3, r7, #24
 8003c7a:	2260      	movs	r2, #96	@ 0x60
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f009 fa70 	bl	800d164 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003c84:	463b      	mov	r3, r7
 8003c86:	2200      	movs	r2, #0
 8003c88:	601a      	str	r2, [r3, #0]
 8003c8a:	605a      	str	r2, [r3, #4]
 8003c8c:	609a      	str	r2, [r3, #8]
 8003c8e:	60da      	str	r2, [r3, #12]
 8003c90:	611a      	str	r2, [r3, #16]
 8003c92:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003c94:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8003c98:	f001 feb2 	bl	8005a00 <HAL_PWREx_ControlVoltageScaling>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	bf14      	ite	ne
 8003ca2:	2301      	movne	r3, #1
 8003ca4:	2300      	moveq	r3, #0
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d001      	beq.n	8003cb0 <_Z18SystemClock_Configv+0x40>
  {
    Error_Handler();
 8003cac:	f000 fb3c 	bl	8004328 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8003cb0:	2310      	movs	r3, #16
 8003cb2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8003cb8:	2310      	movs	r3, #16
 8003cba:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003cc0:	2302      	movs	r3, #2
 8003cc2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8003cc8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003ccc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 10;
 8003cd2:	230a      	movs	r3, #10
 8003cd4:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 8;
 8003cd6:	2308      	movs	r3, #8
 8003cd8:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003cda:	2302      	movs	r3, #2
 8003cdc:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8003ce2:	230c      	movs	r3, #12
 8003ce4:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003cea:	f107 0318 	add.w	r3, r7, #24
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f001 ff82 	bl	8005bf8 <HAL_RCC_OscConfig>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	bf14      	ite	ne
 8003cfa:	2301      	movne	r3, #1
 8003cfc:	2300      	moveq	r3, #0
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d001      	beq.n	8003d08 <_Z18SystemClock_Configv+0x98>
  {
    Error_Handler();
 8003d04:	f000 fb10 	bl	8004328 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003d08:	231f      	movs	r3, #31
 8003d0a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003d0c:	2303      	movs	r3, #3
 8003d0e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003d10:	2300      	movs	r3, #0
 8003d12:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003d14:	2300      	movs	r3, #0
 8003d16:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8003d18:	2350      	movs	r3, #80	@ 0x50
 8003d1a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003d20:	463b      	mov	r3, r7
 8003d22:	2104      	movs	r1, #4
 8003d24:	4618      	mov	r0, r3
 8003d26:	f002 fe43 	bl	80069b0 <HAL_RCC_ClockConfig>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	bf14      	ite	ne
 8003d30:	2301      	movne	r3, #1
 8003d32:	2300      	moveq	r3, #0
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d001      	beq.n	8003d3e <_Z18SystemClock_Configv+0xce>
  {
    Error_Handler();
 8003d3a:	f000 faf5 	bl	8004328 <Error_Handler>
  }
}
 8003d3e:	bf00      	nop
 8003d40:	3778      	adds	r7, #120	@ 0x78
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}

08003d46 <_ZL18SystemPower_Configv>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8003d46:	b580      	push	{r7, lr}
 8003d48:	af00      	add	r7, sp, #0

  /*
   * Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
   */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003d4a:	f001 ff45 	bl	8005bd8 <HAL_PWREx_DisableUCPDDeadBattery>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8003d4e:	2002      	movs	r0, #2
 8003d50:	f001 fee2 	bl	8005b18 <HAL_PWREx_ConfigSupply>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	bf14      	ite	ne
 8003d5a:	2301      	movne	r3, #1
 8003d5c:	2300      	moveq	r3, #0
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d001      	beq.n	8003d68 <_ZL18SystemPower_Configv+0x22>
  {
    Error_Handler();
 8003d64:	f000 fae0 	bl	8004328 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8003d68:	bf00      	nop
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <_ZL14MX_ICACHE_Initv>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8003d70:	2000      	movs	r0, #0
 8003d72:	f001 fe15 	bl	80059a0 <HAL_ICACHE_ConfigAssociativityMode>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	bf14      	ite	ne
 8003d7c:	2301      	movne	r3, #1
 8003d7e:	2300      	moveq	r3, #0
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d001      	beq.n	8003d8a <_ZL14MX_ICACHE_Initv+0x1e>
  {
    Error_Handler();
 8003d86:	f000 facf 	bl	8004328 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8003d8a:	f001 fe29 	bl	80059e0 <HAL_ICACHE_Enable>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	bf14      	ite	ne
 8003d94:	2301      	movne	r3, #1
 8003d96:	2300      	moveq	r3, #0
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d001      	beq.n	8003da2 <_ZL14MX_ICACHE_Initv+0x36>
  {
    Error_Handler();
 8003d9e:	f000 fac3 	bl	8004328 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8003da2:	bf00      	nop
 8003da4:	bd80      	pop	{r7, pc}
	...

08003da8 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8003dae:	1d3b      	adds	r3, r7, #4
 8003db0:	2200      	movs	r2, #0
 8003db2:	601a      	str	r2, [r3, #0]
 8003db4:	605a      	str	r2, [r3, #4]
 8003db6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003db8:	4b35      	ldr	r3, [pc, #212]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003dba:	4a36      	ldr	r2, [pc, #216]	@ (8003e94 <_ZL12MX_SPI1_Initv+0xec>)
 8003dbc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003dbe:	4b34      	ldr	r3, [pc, #208]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003dc0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003dc4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003dc6:	4b32      	ldr	r3, [pc, #200]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003dcc:	4b30      	ldr	r3, [pc, #192]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003dce:	2207      	movs	r2, #7
 8003dd0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003dd2:	4b2f      	ldr	r3, [pc, #188]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003dd8:	4b2d      	ldr	r3, [pc, #180]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003dde:	4b2c      	ldr	r3, [pc, #176]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003de0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003de4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003de6:	4b2a      	ldr	r3, [pc, #168]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003dec:	4b28      	ldr	r3, [pc, #160]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003dee:	2200      	movs	r2, #0
 8003df0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003df2:	4b27      	ldr	r3, [pc, #156]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003df4:	2200      	movs	r2, #0
 8003df6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003df8:	4b25      	ldr	r3, [pc, #148]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 8003dfe:	4b24      	ldr	r3, [pc, #144]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003e00:	2207      	movs	r2, #7
 8003e02:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003e04:	4b22      	ldr	r3, [pc, #136]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003e06:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003e0a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003e0c:	4b20      	ldr	r3, [pc, #128]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003e12:	4b1f      	ldr	r3, [pc, #124]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003e14:	2200      	movs	r2, #0
 8003e16:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8003e18:	4b1d      	ldr	r3, [pc, #116]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003e1e:	4b1c      	ldr	r3, [pc, #112]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003e20:	2200      	movs	r2, #0
 8003e22:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003e24:	4b1a      	ldr	r3, [pc, #104]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003e26:	2200      	movs	r2, #0
 8003e28:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003e2a:	4b19      	ldr	r3, [pc, #100]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003e30:	4b17      	ldr	r3, [pc, #92]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003e32:	2200      	movs	r2, #0
 8003e34:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8003e36:	4b16      	ldr	r3, [pc, #88]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003e38:	2200      	movs	r2, #0
 8003e3a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8003e3c:	4b14      	ldr	r3, [pc, #80]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003e3e:	2200      	movs	r2, #0
 8003e40:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003e42:	4813      	ldr	r0, [pc, #76]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003e44:	f006 f8ea 	bl	800a01c <HAL_SPI_Init>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	bf14      	ite	ne
 8003e4e:	2301      	movne	r3, #1
 8003e50:	2300      	moveq	r3, #0
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d001      	beq.n	8003e5c <_ZL12MX_SPI1_Initv+0xb4>
  {
    Error_Handler();
 8003e58:	f000 fa66 	bl	8004328 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8003e60:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003e64:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8003e66:	2300      	movs	r3, #0
 8003e68:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8003e6a:	1d3b      	adds	r3, r7, #4
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	4808      	ldr	r0, [pc, #32]	@ (8003e90 <_ZL12MX_SPI1_Initv+0xe8>)
 8003e70:	f006 fe93 	bl	800ab9a <HAL_SPIEx_SetConfigAutonomousMode>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	bf14      	ite	ne
 8003e7a:	2301      	movne	r3, #1
 8003e7c:	2300      	moveq	r3, #0
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d001      	beq.n	8003e88 <_ZL12MX_SPI1_Initv+0xe0>
  {
    Error_Handler();
 8003e84:	f000 fa50 	bl	8004328 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003e88:	bf00      	nop
 8003e8a:	3710      	adds	r7, #16
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}
 8003e90:	200003a8 	.word	0x200003a8
 8003e94:	40013000 	.word	0x40013000

08003e98 <_ZL12MX_SPI3_Initv>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 0 */

  /* USER CODE END SPI3_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8003e9e:	1d3b      	adds	r3, r7, #4
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	601a      	str	r2, [r3, #0]
 8003ea4:	605a      	str	r2, [r3, #4]
 8003ea6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003ea8:	4b35      	ldr	r3, [pc, #212]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003eaa:	4a36      	ldr	r2, [pc, #216]	@ (8003f84 <_ZL12MX_SPI3_Initv+0xec>)
 8003eac:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003eae:	4b34      	ldr	r3, [pc, #208]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003eb0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003eb4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003eb6:	4b32      	ldr	r3, [pc, #200]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003ebc:	4b30      	ldr	r3, [pc, #192]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003ebe:	2207      	movs	r2, #7
 8003ec0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ec2:	4b2f      	ldr	r3, [pc, #188]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003ec8:	4b2d      	ldr	r3, [pc, #180]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003eca:	2200      	movs	r2, #0
 8003ecc:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003ece:	4b2c      	ldr	r3, [pc, #176]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003ed0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003ed4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ed6:	4b2a      	ldr	r3, [pc, #168]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003ed8:	2200      	movs	r2, #0
 8003eda:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003edc:	4b28      	ldr	r3, [pc, #160]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003ede:	2200      	movs	r2, #0
 8003ee0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003ee2:	4b27      	ldr	r3, [pc, #156]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ee8:	4b25      	ldr	r3, [pc, #148]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003eea:	2200      	movs	r2, #0
 8003eec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x7;
 8003eee:	4b24      	ldr	r3, [pc, #144]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003ef0:	2207      	movs	r2, #7
 8003ef2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003ef4:	4b22      	ldr	r3, [pc, #136]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003ef6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003efa:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003efc:	4b20      	ldr	r3, [pc, #128]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003efe:	2200      	movs	r2, #0
 8003f00:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003f02:	4b1f      	ldr	r3, [pc, #124]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8003f08:	4b1d      	ldr	r3, [pc, #116]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003f0e:	4b1c      	ldr	r3, [pc, #112]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003f10:	2200      	movs	r2, #0
 8003f12:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003f14:	4b1a      	ldr	r3, [pc, #104]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003f16:	2200      	movs	r2, #0
 8003f18:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003f1a:	4b19      	ldr	r3, [pc, #100]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003f20:	4b17      	ldr	r3, [pc, #92]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi3.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8003f26:	4b16      	ldr	r3, [pc, #88]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi3.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8003f2c:	4b14      	ldr	r3, [pc, #80]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003f32:	4813      	ldr	r0, [pc, #76]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003f34:	f006 f872 	bl	800a01c <HAL_SPI_Init>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	bf14      	ite	ne
 8003f3e:	2301      	movne	r3, #1
 8003f40:	2300      	moveq	r3, #0
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d001      	beq.n	8003f4c <_ZL12MX_SPI3_Initv+0xb4>
  {
    Error_Handler();
 8003f48:	f000 f9ee 	bl	8004328 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP2_LPDMA_CH0_TCF_TRG;
 8003f50:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003f54:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8003f56:	2300      	movs	r3, #0
 8003f58:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi3, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8003f5a:	1d3b      	adds	r3, r7, #4
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	4808      	ldr	r0, [pc, #32]	@ (8003f80 <_ZL12MX_SPI3_Initv+0xe8>)
 8003f60:	f006 fe1b 	bl	800ab9a <HAL_SPIEx_SetConfigAutonomousMode>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	bf14      	ite	ne
 8003f6a:	2301      	movne	r3, #1
 8003f6c:	2300      	moveq	r3, #0
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d001      	beq.n	8003f78 <_ZL12MX_SPI3_Initv+0xe0>
  {
    Error_Handler();
 8003f74:	f000 f9d8 	bl	8004328 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003f78:	bf00      	nop
 8003f7a:	3710      	adds	r7, #16
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	20000438 	.word	0x20000438
 8003f84:	46002000 	.word	0x46002000

08003f88 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b088      	sub	sp, #32
 8003f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003f8e:	f107 0310 	add.w	r3, r7, #16
 8003f92:	2200      	movs	r2, #0
 8003f94:	601a      	str	r2, [r3, #0]
 8003f96:	605a      	str	r2, [r3, #4]
 8003f98:	609a      	str	r2, [r3, #8]
 8003f9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f9c:	1d3b      	adds	r3, r7, #4
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	601a      	str	r2, [r3, #0]
 8003fa2:	605a      	str	r2, [r3, #4]
 8003fa4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003fa6:	4b25      	ldr	r3, [pc, #148]	@ (800403c <_ZL12MX_TIM2_Initv+0xb4>)
 8003fa8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003fac:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003fae:	4b23      	ldr	r3, [pc, #140]	@ (800403c <_ZL12MX_TIM2_Initv+0xb4>)
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fb4:	4b21      	ldr	r3, [pc, #132]	@ (800403c <_ZL12MX_TIM2_Initv+0xb4>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003fba:	4b20      	ldr	r3, [pc, #128]	@ (800403c <_ZL12MX_TIM2_Initv+0xb4>)
 8003fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8003fc0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003fc2:	4b1e      	ldr	r3, [pc, #120]	@ (800403c <_ZL12MX_TIM2_Initv+0xb4>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003fc8:	4b1c      	ldr	r3, [pc, #112]	@ (800403c <_ZL12MX_TIM2_Initv+0xb4>)
 8003fca:	2200      	movs	r2, #0
 8003fcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003fce:	481b      	ldr	r0, [pc, #108]	@ (800403c <_ZL12MX_TIM2_Initv+0xb4>)
 8003fd0:	f006 fe24 	bl	800ac1c <HAL_TIM_Base_Init>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	bf14      	ite	ne
 8003fda:	2301      	movne	r3, #1
 8003fdc:	2300      	moveq	r3, #0
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d001      	beq.n	8003fe8 <_ZL12MX_TIM2_Initv+0x60>
  {
    Error_Handler();
 8003fe4:	f000 f9a0 	bl	8004328 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003fe8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003fec:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003fee:	f107 0310 	add.w	r3, r7, #16
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	4811      	ldr	r0, [pc, #68]	@ (800403c <_ZL12MX_TIM2_Initv+0xb4>)
 8003ff6:	f006 fe69 	bl	800accc <HAL_TIM_ConfigClockSource>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	bf14      	ite	ne
 8004000:	2301      	movne	r3, #1
 8004002:	2300      	moveq	r3, #0
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b00      	cmp	r3, #0
 8004008:	d001      	beq.n	800400e <_ZL12MX_TIM2_Initv+0x86>
  {
    Error_Handler();
 800400a:	f000 f98d 	bl	8004328 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800400e:	2300      	movs	r3, #0
 8004010:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004012:	2300      	movs	r3, #0
 8004014:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004016:	1d3b      	adds	r3, r7, #4
 8004018:	4619      	mov	r1, r3
 800401a:	4808      	ldr	r0, [pc, #32]	@ (800403c <_ZL12MX_TIM2_Initv+0xb4>)
 800401c:	f007 f8fa 	bl	800b214 <HAL_TIMEx_MasterConfigSynchronization>
 8004020:	4603      	mov	r3, r0
 8004022:	2b00      	cmp	r3, #0
 8004024:	bf14      	ite	ne
 8004026:	2301      	movne	r3, #1
 8004028:	2300      	moveq	r3, #0
 800402a:	b2db      	uxtb	r3, r3
 800402c:	2b00      	cmp	r3, #0
 800402e:	d001      	beq.n	8004034 <_ZL12MX_TIM2_Initv+0xac>
  {
    Error_Handler();
 8004030:	f000 f97a 	bl	8004328 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004034:	bf00      	nop
 8004036:	3720      	adds	r7, #32
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}
 800403c:	200004c8 	.word	0x200004c8

08004040 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b08c      	sub	sp, #48	@ 0x30
 8004044:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004046:	f107 031c 	add.w	r3, r7, #28
 800404a:	2200      	movs	r2, #0
 800404c:	601a      	str	r2, [r3, #0]
 800404e:	605a      	str	r2, [r3, #4]
 8004050:	609a      	str	r2, [r3, #8]
 8004052:	60da      	str	r2, [r3, #12]
 8004054:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004056:	4bac      	ldr	r3, [pc, #688]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 8004058:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800405c:	4aaa      	ldr	r2, [pc, #680]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 800405e:	f043 0304 	orr.w	r3, r3, #4
 8004062:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004066:	4ba8      	ldr	r3, [pc, #672]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 8004068:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800406c:	f003 0304 	and.w	r3, r3, #4
 8004070:	61bb      	str	r3, [r7, #24]
 8004072:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004074:	4ba4      	ldr	r3, [pc, #656]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 8004076:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800407a:	4aa3      	ldr	r2, [pc, #652]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 800407c:	f043 0320 	orr.w	r3, r3, #32
 8004080:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004084:	4ba0      	ldr	r3, [pc, #640]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 8004086:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800408a:	f003 0320 	and.w	r3, r3, #32
 800408e:	617b      	str	r3, [r7, #20]
 8004090:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004092:	4b9d      	ldr	r3, [pc, #628]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 8004094:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004098:	4a9b      	ldr	r2, [pc, #620]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 800409a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800409e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80040a2:	4b99      	ldr	r3, [pc, #612]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 80040a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040ac:	613b      	str	r3, [r7, #16]
 80040ae:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80040b0:	4b95      	ldr	r3, [pc, #596]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 80040b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040b6:	4a94      	ldr	r2, [pc, #592]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 80040b8:	f043 0301 	orr.w	r3, r3, #1
 80040bc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80040c0:	4b91      	ldr	r3, [pc, #580]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 80040c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040c6:	f003 0301 	and.w	r3, r3, #1
 80040ca:	60fb      	str	r3, [r7, #12]
 80040cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80040ce:	4b8e      	ldr	r3, [pc, #568]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 80040d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040d4:	4a8c      	ldr	r2, [pc, #560]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 80040d6:	f043 0302 	orr.w	r3, r3, #2
 80040da:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80040de:	4b8a      	ldr	r3, [pc, #552]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 80040e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	60bb      	str	r3, [r7, #8]
 80040ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80040ec:	4b86      	ldr	r3, [pc, #536]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 80040ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040f2:	4a85      	ldr	r2, [pc, #532]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 80040f4:	f043 0310 	orr.w	r3, r3, #16
 80040f8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80040fc:	4b82      	ldr	r3, [pc, #520]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 80040fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004102:	f003 0310 	and.w	r3, r3, #16
 8004106:	607b      	str	r3, [r7, #4]
 8004108:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800410a:	4b7f      	ldr	r3, [pc, #508]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 800410c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004110:	4a7d      	ldr	r2, [pc, #500]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 8004112:	f043 0308 	orr.w	r3, r3, #8
 8004116:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800411a:	4b7b      	ldr	r3, [pc, #492]	@ (8004308 <_ZL12MX_GPIO_Initv+0x2c8>)
 800411c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004120:	f003 0308 	and.w	r3, r3, #8
 8004124:	603b      	str	r3, [r7, #0]
 8004126:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SX_LED_RX_Pin|SX_LED_TX_Pin|SX_Mode_SX126X_Pin|SKU_RESET_Pin, GPIO_PIN_RESET);
 8004128:	2200      	movs	r2, #0
 800412a:	f240 110b 	movw	r1, #267	@ 0x10b
 800412e:	4877      	ldr	r0, [pc, #476]	@ (800430c <_ZL12MX_GPIO_Initv+0x2cc>)
 8004130:	f001 fbec 	bl	800590c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SX_RESET_GPIO_Port, SX_RESET_Pin, GPIO_PIN_RESET);
 8004134:	2200      	movs	r2, #0
 8004136:	2108      	movs	r1, #8
 8004138:	4875      	ldr	r0, [pc, #468]	@ (8004310 <_ZL12MX_GPIO_Initv+0x2d0>)
 800413a:	f001 fbe7 	bl	800590c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SX_ANT_SW_Pin|SX_SPI1_CS_Pin, GPIO_PIN_RESET);
 800413e:	2200      	movs	r2, #0
 8004140:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8004144:	4873      	ldr	r0, [pc, #460]	@ (8004314 <_ZL12MX_GPIO_Initv+0x2d4>)
 8004146:	f001 fbe1 	bl	800590c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
 HAL_GPIO_WritePin(SKU_CS_GPIO_Port, SKU_CS_Pin, GPIO_PIN_RESET);
 800414a:	2200      	movs	r2, #0
 800414c:	2104      	movs	r1, #4
 800414e:	4872      	ldr	r0, [pc, #456]	@ (8004318 <_ZL12MX_GPIO_Initv+0x2d8>)
 8004150:	f001 fbdc 	bl	800590c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UCPD_DBn_GPIO_Port, UCPD_DBn_Pin, GPIO_PIN_RESET);
 8004154:	2200      	movs	r2, #0
 8004156:	2120      	movs	r1, #32
 8004158:	4870      	ldr	r0, [pc, #448]	@ (800431c <_ZL12MX_GPIO_Initv+0x2dc>)
 800415a:	f001 fbd7 	bl	800590c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SKU_WAKEUP_Pin */
  GPIO_InitStruct.Pin = SKU_WAKEUP_Pin;
 800415e:	2308      	movs	r3, #8
 8004160:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004162:	2300      	movs	r3, #0
 8004164:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004166:	2300      	movs	r3, #0
 8004168:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SKU_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 800416a:	f107 031c 	add.w	r3, r7, #28
 800416e:	4619      	mov	r1, r3
 8004170:	4868      	ldr	r0, [pc, #416]	@ (8004314 <_ZL12MX_GPIO_Initv+0x2d4>)
 8004172:	f001 f9db 	bl	800552c <HAL_GPIO_Init>

  /*Configure GPIO pins : SX_LED_RX_Pin SX_LED_TX_Pin SX_Mode_SX126X_Pin SKU_RESET_Pin */
  GPIO_InitStruct.Pin = SX_LED_RX_Pin|SX_LED_TX_Pin|SX_Mode_SX126X_Pin|SKU_RESET_Pin;
 8004176:	f240 130b 	movw	r3, #267	@ 0x10b
 800417a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800417c:	2301      	movs	r3, #1
 800417e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004180:	2300      	movs	r3, #0
 8004182:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004184:	2300      	movs	r3, #0
 8004186:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004188:	f107 031c 	add.w	r3, r7, #28
 800418c:	4619      	mov	r1, r3
 800418e:	485f      	ldr	r0, [pc, #380]	@ (800430c <_ZL12MX_GPIO_Initv+0x2cc>)
 8004190:	f001 f9cc 	bl	800552c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 8004194:	2304      	movs	r3, #4
 8004196:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004198:	2303      	movs	r3, #3
 800419a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800419c:	2300      	movs	r3, #0
 800419e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 80041a0:	f107 031c 	add.w	r3, r7, #28
 80041a4:	4619      	mov	r1, r3
 80041a6:	4859      	ldr	r0, [pc, #356]	@ (800430c <_ZL12MX_GPIO_Initv+0x2cc>)
 80041a8:	f001 f9c0 	bl	800552c <HAL_GPIO_Init>

  /*Configure GPIO pin : SX_Mode_FRx_Pin */
  GPIO_InitStruct.Pin = SX_Mode_FRx_Pin;
 80041ac:	2304      	movs	r3, #4
 80041ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80041b0:	2300      	movs	r3, #0
 80041b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041b4:	2300      	movs	r3, #0
 80041b6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SX_Mode_FRx_GPIO_Port, &GPIO_InitStruct);
 80041b8:	f107 031c 	add.w	r3, r7, #28
 80041bc:	4619      	mov	r1, r3
 80041be:	4854      	ldr	r0, [pc, #336]	@ (8004310 <_ZL12MX_GPIO_Initv+0x2d0>)
 80041c0:	f001 f9b4 	bl	800552c <HAL_GPIO_Init>

  /*Configure GPIO pin : SX_RESET_Pin */
  GPIO_InitStruct.Pin = SX_RESET_Pin;
 80041c4:	2308      	movs	r3, #8
 80041c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80041c8:	2301      	movs	r3, #1
 80041ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041cc:	2300      	movs	r3, #0
 80041ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041d0:	2300      	movs	r3, #0
 80041d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SX_RESET_GPIO_Port, &GPIO_InitStruct);
 80041d4:	f107 031c 	add.w	r3, r7, #28
 80041d8:	4619      	mov	r1, r3
 80041da:	484d      	ldr	r0, [pc, #308]	@ (8004310 <_ZL12MX_GPIO_Initv+0x2d0>)
 80041dc:	f001 f9a6 	bl	800552c <HAL_GPIO_Init>

  /*Configure GPIO pins : SX_OPT_Pin UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = SX_OPT_Pin|UCPD_FLT_Pin;
 80041e0:	f244 0301 	movw	r3, #16385	@ 0x4001
 80041e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80041e6:	2300      	movs	r3, #0
 80041e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041ea:	2300      	movs	r3, #0
 80041ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041ee:	f107 031c 	add.w	r3, r7, #28
 80041f2:	4619      	mov	r1, r3
 80041f4:	4849      	ldr	r0, [pc, #292]	@ (800431c <_ZL12MX_GPIO_Initv+0x2dc>)
 80041f6:	f001 f999 	bl	800552c <HAL_GPIO_Init>

  /*Configure GPIO pins : SX_ANT_SW_Pin SX_SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SX_ANT_SW_Pin|SX_SPI1_CS_Pin;
 80041fa:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80041fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004200:	2301      	movs	r3, #1
 8004202:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004204:	2300      	movs	r3, #0
 8004206:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004208:	2300      	movs	r3, #0
 800420a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800420c:	f107 031c 	add.w	r3, r7, #28
 8004210:	4619      	mov	r1, r3
 8004212:	4840      	ldr	r0, [pc, #256]	@ (8004314 <_ZL12MX_GPIO_Initv+0x2d4>)
 8004214:	f001 f98a 	bl	800552c <HAL_GPIO_Init>

  /*Configure GPIO pin : SX_DIO1_Pin */
  GPIO_InitStruct.Pin = SX_DIO1_Pin;
 8004218:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800421c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800421e:	4b40      	ldr	r3, [pc, #256]	@ (8004320 <_ZL12MX_GPIO_Initv+0x2e0>)
 8004220:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004222:	2300      	movs	r3, #0
 8004224:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SX_DIO1_GPIO_Port, &GPIO_InitStruct);
 8004226:	f107 031c 	add.w	r3, r7, #28
 800422a:	4619      	mov	r1, r3
 800422c:	483d      	ldr	r0, [pc, #244]	@ (8004324 <_ZL12MX_GPIO_Initv+0x2e4>)
 800422e:	f001 f97d 	bl	800552c <HAL_GPIO_Init>

  /*Configure GPIO pin : SX_BUSY_Pin */
  GPIO_InitStruct.Pin = SX_BUSY_Pin;
 8004232:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004236:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004238:	2300      	movs	r3, #0
 800423a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800423c:	2300      	movs	r3, #0
 800423e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SX_BUSY_GPIO_Port, &GPIO_InitStruct);
 8004240:	f107 031c 	add.w	r3, r7, #28
 8004244:	4619      	mov	r1, r3
 8004246:	4837      	ldr	r0, [pc, #220]	@ (8004324 <_ZL12MX_GPIO_Initv+0x2e4>)
 8004248:	f001 f970 	bl	800552c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800424c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004250:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004252:	2303      	movs	r3, #3
 8004254:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004256:	2300      	movs	r3, #0
 8004258:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800425a:	f107 031c 	add.w	r3, r7, #28
 800425e:	4619      	mov	r1, r3
 8004260:	482e      	ldr	r0, [pc, #184]	@ (800431c <_ZL12MX_GPIO_Initv+0x2dc>)
 8004262:	f001 f963 	bl	800552c <HAL_GPIO_Init>

  /*Configure GPIO pin : SKU_IRQ_Pin */
  GPIO_InitStruct.Pin = SKU_IRQ_Pin;
 8004266:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800426a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800426c:	2300      	movs	r3, #0
 800426e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004270:	2300      	movs	r3, #0
 8004272:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SKU_IRQ_GPIO_Port, &GPIO_InitStruct);
 8004274:	f107 031c 	add.w	r3, r7, #28
 8004278:	4619      	mov	r1, r3
 800427a:	4824      	ldr	r0, [pc, #144]	@ (800430c <_ZL12MX_GPIO_Initv+0x2cc>)
 800427c:	f001 f956 	bl	800552c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004280:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004284:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004286:	2302      	movs	r3, #2
 8004288:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800428a:	2300      	movs	r3, #0
 800428c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800428e:	2300      	movs	r3, #0
 8004290:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004292:	f107 031c 	add.w	r3, r7, #28
 8004296:	4619      	mov	r1, r3
 8004298:	481d      	ldr	r0, [pc, #116]	@ (8004310 <_ZL12MX_GPIO_Initv+0x2d0>)
 800429a:	f001 f947 	bl	800552c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800429e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80042a4:	2303      	movs	r3, #3
 80042a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a8:	2300      	movs	r3, #0
 80042aa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042ac:	f107 031c 	add.w	r3, r7, #28
 80042b0:	4619      	mov	r1, r3
 80042b2:	4817      	ldr	r0, [pc, #92]	@ (8004310 <_ZL12MX_GPIO_Initv+0x2d0>)
 80042b4:	f001 f93a 	bl	800552c <HAL_GPIO_Init>

  /*Configure GPIO pin : SKU_CS_Pin */
  GPIO_InitStruct.Pin = SKU_CS_Pin;
 80042b8:	2304      	movs	r3, #4
 80042ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042bc:	2301      	movs	r3, #1
 80042be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042c0:	2300      	movs	r3, #0
 80042c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042c4:	2300      	movs	r3, #0
 80042c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SKU_CS_GPIO_Port, &GPIO_InitStruct);
 80042c8:	f107 031c 	add.w	r3, r7, #28
 80042cc:	4619      	mov	r1, r3
 80042ce:	4812      	ldr	r0, [pc, #72]	@ (8004318 <_ZL12MX_GPIO_Initv+0x2d8>)
 80042d0:	f001 f92c 	bl	800552c <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_DBn_Pin */
  GPIO_InitStruct.Pin = UCPD_DBn_Pin;
 80042d4:	2320      	movs	r3, #32
 80042d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042d8:	2301      	movs	r3, #1
 80042da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042dc:	2300      	movs	r3, #0
 80042de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042e0:	2300      	movs	r3, #0
 80042e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(UCPD_DBn_GPIO_Port, &GPIO_InitStruct);
 80042e4:	f107 031c 	add.w	r3, r7, #28
 80042e8:	4619      	mov	r1, r3
 80042ea:	480c      	ldr	r0, [pc, #48]	@ (800431c <_ZL12MX_GPIO_Initv+0x2dc>)
 80042ec:	f001 f91e 	bl	800552c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI11_IRQn, 0, 0);
 80042f0:	2200      	movs	r2, #0
 80042f2:	2100      	movs	r1, #0
 80042f4:	2016      	movs	r0, #22
 80042f6:	f000 ffb5 	bl	8005264 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI11_IRQn);
 80042fa:	2016      	movs	r0, #22
 80042fc:	f000 ffcc 	bl	8005298 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004300:	bf00      	nop
 8004302:	3730      	adds	r7, #48	@ 0x30
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	46020c00 	.word	0x46020c00
 800430c:	42020800 	.word	0x42020800
 8004310:	42020000 	.word	0x42020000
 8004314:	42021400 	.word	0x42021400
 8004318:	42020c00 	.word	0x42020c00
 800431c:	42020400 	.word	0x42020400
 8004320:	10110000 	.word	0x10110000
 8004324:	42021000 	.word	0x42021000

08004328 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004328:	b480      	push	{r7}
 800432a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800432c:	b672      	cpsid	i
}
 800432e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004330:	bf00      	nop
 8004332:	e7fd      	b.n	8004330 <Error_Handler+0x8>

08004334 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800433a:	4b0a      	ldr	r3, [pc, #40]	@ (8004364 <HAL_MspInit+0x30>)
 800433c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004340:	4a08      	ldr	r2, [pc, #32]	@ (8004364 <HAL_MspInit+0x30>)
 8004342:	f043 0304 	orr.w	r3, r3, #4
 8004346:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800434a:	4b06      	ldr	r3, [pc, #24]	@ (8004364 <HAL_MspInit+0x30>)
 800434c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004350:	f003 0304 	and.w	r3, r3, #4
 8004354:	607b      	str	r3, [r7, #4]
 8004356:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004358:	bf00      	nop
 800435a:	370c      	adds	r7, #12
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr
 8004364:	46020c00 	.word	0x46020c00

08004368 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b0c2      	sub	sp, #264	@ 0x108
 800436c:	af00      	add	r7, sp, #0
 800436e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004372:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004376:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004378:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800437c:	2200      	movs	r2, #0
 800437e:	601a      	str	r2, [r3, #0]
 8004380:	605a      	str	r2, [r3, #4]
 8004382:	609a      	str	r2, [r3, #8]
 8004384:	60da      	str	r2, [r3, #12]
 8004386:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004388:	f107 0318 	add.w	r3, r7, #24
 800438c:	22d8      	movs	r2, #216	@ 0xd8
 800438e:	2100      	movs	r1, #0
 8004390:	4618      	mov	r0, r3
 8004392:	f008 fee7 	bl	800d164 <memset>
  if(hspi->Instance==SPI1)
 8004396:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800439a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a53      	ldr	r2, [pc, #332]	@ (80044f0 <HAL_SPI_MspInit+0x188>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d146      	bne.n	8004436 <HAL_SPI_MspInit+0xce>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80043a8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80043ac:	f04f 0300 	mov.w	r3, #0
 80043b0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_PCLK2;
 80043b4:	2300      	movs	r3, #0
 80043b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80043ba:	f107 0318 	add.w	r3, r7, #24
 80043be:	4618      	mov	r0, r3
 80043c0:	f002 feca 	bl	8007158 <HAL_RCCEx_PeriphCLKConfig>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d001      	beq.n	80043ce <HAL_SPI_MspInit+0x66>
    {
      Error_Handler();
 80043ca:	f7ff ffad 	bl	8004328 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80043ce:	4b49      	ldr	r3, [pc, #292]	@ (80044f4 <HAL_SPI_MspInit+0x18c>)
 80043d0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80043d4:	4a47      	ldr	r2, [pc, #284]	@ (80044f4 <HAL_SPI_MspInit+0x18c>)
 80043d6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80043da:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80043de:	4b45      	ldr	r3, [pc, #276]	@ (80044f4 <HAL_SPI_MspInit+0x18c>)
 80043e0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80043e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043e8:	617b      	str	r3, [r7, #20]
 80043ea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043ec:	4b41      	ldr	r3, [pc, #260]	@ (80044f4 <HAL_SPI_MspInit+0x18c>)
 80043ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043f2:	4a40      	ldr	r2, [pc, #256]	@ (80044f4 <HAL_SPI_MspInit+0x18c>)
 80043f4:	f043 0301 	orr.w	r3, r3, #1
 80043f8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80043fc:	4b3d      	ldr	r3, [pc, #244]	@ (80044f4 <HAL_SPI_MspInit+0x18c>)
 80043fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004402:	f003 0301 	and.w	r3, r3, #1
 8004406:	613b      	str	r3, [r7, #16]
 8004408:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SX_SPI1_SCK_Pin|SX_SPI1_MISO_Pin|SX_SPI1_MOSI_Pin;
 800440a:	23e0      	movs	r3, #224	@ 0xe0
 800440c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004410:	2302      	movs	r3, #2
 8004412:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004416:	2300      	movs	r3, #0
 8004418:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800441c:	2300      	movs	r3, #0
 800441e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004422:	2305      	movs	r3, #5
 8004424:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004428:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800442c:	4619      	mov	r1, r3
 800442e:	4832      	ldr	r0, [pc, #200]	@ (80044f8 <HAL_SPI_MspInit+0x190>)
 8004430:	f001 f87c 	bl	800552c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8004434:	e057      	b.n	80044e6 <HAL_SPI_MspInit+0x17e>
  else if(hspi->Instance==SPI3)
 8004436:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800443a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a2e      	ldr	r2, [pc, #184]	@ (80044fc <HAL_SPI_MspInit+0x194>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d14e      	bne.n	80044e6 <HAL_SPI_MspInit+0x17e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8004448:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800444c:	f04f 0300 	mov.w	r3, #0
 8004450:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Spi3ClockSelection = RCC_SPI3CLKSOURCE_SYSCLK;
 8004454:	2308      	movs	r3, #8
 8004456:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800445a:	f107 0318 	add.w	r3, r7, #24
 800445e:	4618      	mov	r0, r3
 8004460:	f002 fe7a 	bl	8007158 <HAL_RCCEx_PeriphCLKConfig>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d001      	beq.n	800446e <HAL_SPI_MspInit+0x106>
      Error_Handler();
 800446a:	f7ff ff5d 	bl	8004328 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800446e:	4b21      	ldr	r3, [pc, #132]	@ (80044f4 <HAL_SPI_MspInit+0x18c>)
 8004470:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004474:	4a1f      	ldr	r2, [pc, #124]	@ (80044f4 <HAL_SPI_MspInit+0x18c>)
 8004476:	f043 0320 	orr.w	r3, r3, #32
 800447a:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 800447e:	4b1d      	ldr	r3, [pc, #116]	@ (80044f4 <HAL_SPI_MspInit+0x18c>)
 8004480:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004484:	f003 0320 	and.w	r3, r3, #32
 8004488:	60fb      	str	r3, [r7, #12]
 800448a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800448c:	4b19      	ldr	r3, [pc, #100]	@ (80044f4 <HAL_SPI_MspInit+0x18c>)
 800448e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004492:	4a18      	ldr	r2, [pc, #96]	@ (80044f4 <HAL_SPI_MspInit+0x18c>)
 8004494:	f043 0304 	orr.w	r3, r3, #4
 8004498:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800449c:	4b15      	ldr	r3, [pc, #84]	@ (80044f4 <HAL_SPI_MspInit+0x18c>)
 800449e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80044a2:	f003 0204 	and.w	r2, r3, #4
 80044a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80044aa:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80044ae:	601a      	str	r2, [r3, #0]
 80044b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80044b4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80044b8:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = SKU_SPI3_SCK_Pin|SKU_SPI3_MISO_Pin|SKU_SPI3_MOSI_Pin;
 80044ba:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80044be:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044c2:	2302      	movs	r3, #2
 80044c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044c8:	2300      	movs	r3, #0
 80044ca:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044ce:	2300      	movs	r3, #0
 80044d0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80044d4:	2306      	movs	r3, #6
 80044d6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044da:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80044de:	4619      	mov	r1, r3
 80044e0:	4807      	ldr	r0, [pc, #28]	@ (8004500 <HAL_SPI_MspInit+0x198>)
 80044e2:	f001 f823 	bl	800552c <HAL_GPIO_Init>
}
 80044e6:	bf00      	nop
 80044e8:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}
 80044f0:	40013000 	.word	0x40013000
 80044f4:	46020c00 	.word	0x46020c00
 80044f8:	42020000 	.word	0x42020000
 80044fc:	46002000 	.word	0x46002000
 8004500:	42020800 	.word	0x42020800

08004504 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004504:	b480      	push	{r7}
 8004506:	b085      	sub	sp, #20
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004514:	d10e      	bne.n	8004534 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004516:	4b0a      	ldr	r3, [pc, #40]	@ (8004540 <HAL_TIM_Base_MspInit+0x3c>)
 8004518:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800451c:	4a08      	ldr	r2, [pc, #32]	@ (8004540 <HAL_TIM_Base_MspInit+0x3c>)
 800451e:	f043 0301 	orr.w	r3, r3, #1
 8004522:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004526:	4b06      	ldr	r3, [pc, #24]	@ (8004540 <HAL_TIM_Base_MspInit+0x3c>)
 8004528:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800452c:	f003 0301 	and.w	r3, r3, #1
 8004530:	60fb      	str	r3, [r7, #12]
 8004532:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004534:	bf00      	nop
 8004536:	3714      	adds	r7, #20
 8004538:	46bd      	mov	sp, r7
 800453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453e:	4770      	bx	lr
 8004540:	46020c00 	.word	0x46020c00

08004544 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004544:	b480      	push	{r7}
 8004546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004548:	bf00      	nop
 800454a:	e7fd      	b.n	8004548 <NMI_Handler+0x4>

0800454c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  printf("HardFault Handler\n\r");
 8004550:	4803      	ldr	r0, [pc, #12]	@ (8004560 <HardFault_Handler+0x14>)
 8004552:	f008 fc8f 	bl	800ce74 <iprintf>
	  HAL_Delay(100);
 8004556:	2064      	movs	r0, #100	@ 0x64
 8004558:	f000 fda8 	bl	80050ac <HAL_Delay>
	  printf("HardFault Handler\n\r");
 800455c:	bf00      	nop
 800455e:	e7f7      	b.n	8004550 <HardFault_Handler+0x4>
 8004560:	080107e4 	.word	0x080107e4

08004564 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004564:	b480      	push	{r7}
 8004566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004568:	bf00      	nop
 800456a:	e7fd      	b.n	8004568 <MemManage_Handler+0x4>

0800456c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800456c:	b480      	push	{r7}
 800456e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004570:	bf00      	nop
 8004572:	e7fd      	b.n	8004570 <BusFault_Handler+0x4>

08004574 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004574:	b480      	push	{r7}
 8004576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004578:	bf00      	nop
 800457a:	e7fd      	b.n	8004578 <UsageFault_Handler+0x4>

0800457c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800457c:	b480      	push	{r7}
 800457e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004580:	bf00      	nop
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr

0800458a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800458a:	b480      	push	{r7}
 800458c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800458e:	bf00      	nop
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr

08004598 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004598:	b480      	push	{r7}
 800459a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800459c:	bf00      	nop
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr

080045a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80045a6:	b580      	push	{r7, lr}
 80045a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80045aa:	f000 fd5f 	bl	800506c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80045ae:	bf00      	nop
 80045b0:	bd80      	pop	{r7, pc}

080045b2 <EXTI11_IRQHandler>:

/**
  * @brief This function handles EXTI Line11 interrupt.
  */
void EXTI11_IRQHandler(void)
{
 80045b2:	b580      	push	{r7, lr}
 80045b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI11_IRQn 0 */

  /* USER CODE END EXTI11_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SX_DIO1_Pin);
 80045b6:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80045ba:	f001 f9bf 	bl	800593c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI11_IRQn 1 */

  /* USER CODE END EXTI11_IRQn 1 */
}
 80045be:	bf00      	nop
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 80045c2:	b580      	push	{r7, lr}
 80045c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80045c6:	2000      	movs	r0, #0
 80045c8:	f000 fba8 	bl	8004d1c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 80045cc:	bf00      	nop
 80045ce:	bd80      	pop	{r7, pc}

080045d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80045d0:	b480      	push	{r7}
 80045d2:	af00      	add	r7, sp, #0
  return 1;
 80045d4:	2301      	movs	r3, #1
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <_kill>:

int _kill(int pid, int sig)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b082      	sub	sp, #8
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80045ea:	f008 fe1d 	bl	800d228 <__errno>
 80045ee:	4603      	mov	r3, r0
 80045f0:	2216      	movs	r2, #22
 80045f2:	601a      	str	r2, [r3, #0]
  return -1;
 80045f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3708      	adds	r7, #8
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <_exit>:

void _exit (int status)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b082      	sub	sp, #8
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004608:	f04f 31ff 	mov.w	r1, #4294967295
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f7ff ffe7 	bl	80045e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004612:	bf00      	nop
 8004614:	e7fd      	b.n	8004612 <_exit+0x12>

08004616 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004616:	b580      	push	{r7, lr}
 8004618:	b086      	sub	sp, #24
 800461a:	af00      	add	r7, sp, #0
 800461c:	60f8      	str	r0, [r7, #12]
 800461e:	60b9      	str	r1, [r7, #8]
 8004620:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004622:	2300      	movs	r3, #0
 8004624:	617b      	str	r3, [r7, #20]
 8004626:	e00a      	b.n	800463e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004628:	f3af 8000 	nop.w
 800462c:	4601      	mov	r1, r0
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	1c5a      	adds	r2, r3, #1
 8004632:	60ba      	str	r2, [r7, #8]
 8004634:	b2ca      	uxtb	r2, r1
 8004636:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	3301      	adds	r3, #1
 800463c:	617b      	str	r3, [r7, #20]
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	429a      	cmp	r2, r3
 8004644:	dbf0      	blt.n	8004628 <_read+0x12>
  }

  return len;
 8004646:	687b      	ldr	r3, [r7, #4]
}
 8004648:	4618      	mov	r0, r3
 800464a:	3718      	adds	r7, #24
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b086      	sub	sp, #24
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800465c:	2300      	movs	r3, #0
 800465e:	617b      	str	r3, [r7, #20]
 8004660:	e009      	b.n	8004676 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	1c5a      	adds	r2, r3, #1
 8004666:	60ba      	str	r2, [r7, #8]
 8004668:	781b      	ldrb	r3, [r3, #0]
 800466a:	4618      	mov	r0, r3
 800466c:	f000 fbdc 	bl	8004e28 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	3301      	adds	r3, #1
 8004674:	617b      	str	r3, [r7, #20]
 8004676:	697a      	ldr	r2, [r7, #20]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	429a      	cmp	r2, r3
 800467c:	dbf1      	blt.n	8004662 <_write+0x12>
  }
  return len;
 800467e:	687b      	ldr	r3, [r7, #4]
}
 8004680:	4618      	mov	r0, r3
 8004682:	3718      	adds	r7, #24
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <_close>:

int _close(int file)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004690:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004694:	4618      	mov	r0, r3
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80046b0:	605a      	str	r2, [r3, #4]
  return 0;
 80046b2:	2300      	movs	r3, #0
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	370c      	adds	r7, #12
 80046b8:	46bd      	mov	sp, r7
 80046ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046be:	4770      	bx	lr

080046c0 <_isatty>:

int _isatty(int file)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80046c8:	2301      	movs	r3, #1
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	370c      	adds	r7, #12
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr

080046d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80046d6:	b480      	push	{r7}
 80046d8:	b085      	sub	sp, #20
 80046da:	af00      	add	r7, sp, #0
 80046dc:	60f8      	str	r0, [r7, #12]
 80046de:	60b9      	str	r1, [r7, #8]
 80046e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80046e2:	2300      	movs	r3, #0
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3714      	adds	r7, #20
 80046e8:	46bd      	mov	sp, r7
 80046ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ee:	4770      	bx	lr

080046f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80046f8:	4a14      	ldr	r2, [pc, #80]	@ (800474c <_sbrk+0x5c>)
 80046fa:	4b15      	ldr	r3, [pc, #84]	@ (8004750 <_sbrk+0x60>)
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004704:	4b13      	ldr	r3, [pc, #76]	@ (8004754 <_sbrk+0x64>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d102      	bne.n	8004712 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800470c:	4b11      	ldr	r3, [pc, #68]	@ (8004754 <_sbrk+0x64>)
 800470e:	4a12      	ldr	r2, [pc, #72]	@ (8004758 <_sbrk+0x68>)
 8004710:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004712:	4b10      	ldr	r3, [pc, #64]	@ (8004754 <_sbrk+0x64>)
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4413      	add	r3, r2
 800471a:	693a      	ldr	r2, [r7, #16]
 800471c:	429a      	cmp	r2, r3
 800471e:	d207      	bcs.n	8004730 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004720:	f008 fd82 	bl	800d228 <__errno>
 8004724:	4603      	mov	r3, r0
 8004726:	220c      	movs	r2, #12
 8004728:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800472a:	f04f 33ff 	mov.w	r3, #4294967295
 800472e:	e009      	b.n	8004744 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004730:	4b08      	ldr	r3, [pc, #32]	@ (8004754 <_sbrk+0x64>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004736:	4b07      	ldr	r3, [pc, #28]	@ (8004754 <_sbrk+0x64>)
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4413      	add	r3, r2
 800473e:	4a05      	ldr	r2, [pc, #20]	@ (8004754 <_sbrk+0x64>)
 8004740:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004742:	68fb      	ldr	r3, [r7, #12]
}
 8004744:	4618      	mov	r0, r3
 8004746:	3718      	adds	r7, #24
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	20270000 	.word	0x20270000
 8004750:	00000400 	.word	0x00000400
 8004754:	20000530 	.word	0x20000530
 8004758:	20000728 	.word	0x20000728

0800475c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800475c:	b480      	push	{r7}
 800475e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004760:	4b18      	ldr	r3, [pc, #96]	@ (80047c4 <SystemInit+0x68>)
 8004762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004766:	4a17      	ldr	r2, [pc, #92]	@ (80047c4 <SystemInit+0x68>)
 8004768:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800476c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8004770:	4b15      	ldr	r3, [pc, #84]	@ (80047c8 <SystemInit+0x6c>)
 8004772:	2201      	movs	r2, #1
 8004774:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8004776:	4b14      	ldr	r3, [pc, #80]	@ (80047c8 <SystemInit+0x6c>)
 8004778:	2200      	movs	r2, #0
 800477a:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800477c:	4b12      	ldr	r3, [pc, #72]	@ (80047c8 <SystemInit+0x6c>)
 800477e:	2200      	movs	r2, #0
 8004780:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8004782:	4b11      	ldr	r3, [pc, #68]	@ (80047c8 <SystemInit+0x6c>)
 8004784:	2200      	movs	r2, #0
 8004786:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8004788:	4b0f      	ldr	r3, [pc, #60]	@ (80047c8 <SystemInit+0x6c>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a0e      	ldr	r2, [pc, #56]	@ (80047c8 <SystemInit+0x6c>)
 800478e:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8004792:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8004796:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8004798:	4b0b      	ldr	r3, [pc, #44]	@ (80047c8 <SystemInit+0x6c>)
 800479a:	2200      	movs	r2, #0
 800479c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800479e:	4b0a      	ldr	r3, [pc, #40]	@ (80047c8 <SystemInit+0x6c>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a09      	ldr	r2, [pc, #36]	@ (80047c8 <SystemInit+0x6c>)
 80047a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047a8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80047aa:	4b07      	ldr	r3, [pc, #28]	@ (80047c8 <SystemInit+0x6c>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80047b0:	4b04      	ldr	r3, [pc, #16]	@ (80047c4 <SystemInit+0x68>)
 80047b2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80047b6:	609a      	str	r2, [r3, #8]
  #endif
}
 80047b8:	bf00      	nop
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr
 80047c2:	bf00      	nop
 80047c4:	e000ed00 	.word	0xe000ed00
 80047c8:	46020c00 	.word	0x46020c00

080047cc <decamutexon>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
decaIrqStatus_t decamutexon(void)           
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b082      	sub	sp, #8
 80047d0:	af00      	add	r7, sp, #0
	decaIrqStatus_t s = port_GetEXT_IRQStatus();
 80047d2:	f000 f969 	bl	8004aa8 <port_GetEXT_IRQStatus>
 80047d6:	4603      	mov	r3, r0
 80047d8:	607b      	str	r3, [r7, #4]

	if(s) {
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d001      	beq.n	80047e4 <decamutexon+0x18>
		port_DisableEXT_IRQ(); //disable the external interrupt line
 80047e0:	f000 f954 	bl	8004a8c <port_DisableEXT_IRQ>
	}
	return s ;   // return state before disable, value is used to re-enable in decamutexoff call
 80047e4:	687b      	ldr	r3, [r7, #4]
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3708      	adds	r7, #8
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}

080047ee <decamutexoff>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
void decamutexoff(decaIrqStatus_t s)        // put a function here that re-enables the interrupt at the end of the critical section
{
 80047ee:	b580      	push	{r7, lr}
 80047f0:	b082      	sub	sp, #8
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	6078      	str	r0, [r7, #4]
	if(s) { //need to check the port state as we can't use level sensitive interrupt on the STM ARM
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d001      	beq.n	8004800 <decamutexoff+0x12>
		port_EnableEXT_IRQ();
 80047fc:	f000 f94d 	bl	8004a9a <port_EnableEXT_IRQ>
	}
}
 8004800:	bf00      	nop
 8004802:	3708      	adds	r7, #8
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}

08004808 <deca_sleep>:
#include "port.h"
#include "sleep.h"

/* Wrapper function to be used by decadriver. Declared in deca_device_api.h */
__INLINE void deca_sleep(unsigned int time_ms)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
	Sleep(time_ms);
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f000 f8c5 	bl	80049a0 <Sleep>
}
 8004816:	bf00      	nop
 8004818:	3708      	adds	r7, #8
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
	...

08004820 <writetospi>:
#pragma GCC optimize ("O3")
int writetospi(uint16_t headerLength,
               const    uint8_t *headerBuffer,
               uint32_t bodyLength,
               const    uint8_t *bodyBuffer)
{
 8004820:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8004824:	4683      	mov	fp, r0
 8004826:	468a      	mov	sl, r1
 8004828:	4690      	mov	r8, r2
 800482a:	4699      	mov	r9, r3
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 800482c:	f7ff ffce 	bl	80047cc <decamutexon>
 8004830:	4606      	mov	r6, r0

    while (HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY);
 8004832:	4d13      	ldr	r5, [pc, #76]	@ (8004880 <writetospi+0x60>)
 8004834:	4628      	mov	r0, r5
 8004836:	f006 f8b9 	bl	800a9ac <HAL_SPI_GetState>
 800483a:	2801      	cmp	r0, #1
 800483c:	4604      	mov	r4, r0
 800483e:	d1f9      	bne.n	8004834 <writetospi+0x14>

    HAL_GPIO_WritePin(SKU_CS_GPIO_Port, SKU_CS_Pin, GPIO_PIN_RESET);
 8004840:	2200      	movs	r2, #0
 8004842:	2104      	movs	r1, #4
 8004844:	480f      	ldr	r0, [pc, #60]	@ (8004884 <writetospi+0x64>)
 8004846:	f001 f861 	bl	800590c <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi3, (uint8_t *)&headerBuffer[0], headerLength, HAL_MAX_DELAY);//HAL_MAX_DELAY);    /* Send header in polling mode */
 800484a:	465a      	mov	r2, fp
 800484c:	4651      	mov	r1, sl
 800484e:	f04f 33ff 	mov.w	r3, #4294967295
 8004852:	480b      	ldr	r0, [pc, #44]	@ (8004880 <writetospi+0x60>)
 8004854:	f005 fcf8 	bl	800a248 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi3, (uint8_t *)&bodyBuffer[0], bodyLength, HAL_MAX_DELAY);//HAL_MAX_DELAY);        /* Send data in polling mode */
 8004858:	f04f 33ff 	mov.w	r3, #4294967295
 800485c:	4649      	mov	r1, r9
 800485e:	fa1f f288 	uxth.w	r2, r8
 8004862:	4807      	ldr	r0, [pc, #28]	@ (8004880 <writetospi+0x60>)
 8004864:	f005 fcf0 	bl	800a248 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(SKU_CS_GPIO_Port, SKU_CS_Pin, GPIO_PIN_SET);
 8004868:	4622      	mov	r2, r4
 800486a:	2104      	movs	r1, #4
 800486c:	4805      	ldr	r0, [pc, #20]	@ (8004884 <writetospi+0x64>)
 800486e:	f001 f84d 	bl	800590c <HAL_GPIO_WritePin>

    decamutexoff(stat);
 8004872:	4630      	mov	r0, r6
 8004874:	f7ff ffbb 	bl	80047ee <decamutexoff>

    return 0;
} // end writetospi()
 8004878:	2000      	movs	r0, #0
 800487a:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
 800487e:	bf00      	nop
 8004880:	20000438 	.word	0x20000438
 8004884:	42020c00 	.word	0x42020c00

08004888 <readfromspi>:
//#pragma GCC optimize ("O3")


//#pragma GCC optimize ("O3")
int readfromspi(uint16 headerLength, const uint8 *headerBuffer, uint32 readlength, uint8 *readBuffer)
{
 8004888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800488c:	4604      	mov	r4, r0
 800488e:	af00      	add	r7, sp, #0
 8004890:	4615      	mov	r5, r2
 8004892:	4698      	mov	r8, r3
 8004894:	4689      	mov	r9, r1
	decaIrqStatus_t stat;
	stat = decamutexon();
 8004896:	f7ff ff99 	bl	80047cc <decamutexon>

	uint8_t headBuf[headerLength]; //make a copy
 800489a:	466a      	mov	r2, sp
 800489c:	1de3      	adds	r3, r4, #7
 800489e:	08db      	lsrs	r3, r3, #3
 80048a0:	eba2 03c3 	sub.w	r3, r2, r3, lsl #3
 80048a4:	469d      	mov	sp, r3
	stat = decamutexon();
 80048a6:	4606      	mov	r6, r0
	uint8_t headBuf[headerLength]; //make a copy
 80048a8:	46ea      	mov	sl, sp
	for (int i = 0; i < headerLength; ++i)
 80048aa:	b124      	cbz	r4, 80048b6 <readfromspi+0x2e>
	{
		headBuf[i] = headerBuffer[i];
 80048ac:	4649      	mov	r1, r9
 80048ae:	4622      	mov	r2, r4
 80048b0:	4668      	mov	r0, sp
 80048b2:	f008 fcf4 	bl	800d29e <memcpy>
	}

	for (int i = 0; i < readlength; ++i)
 80048b6:	b125      	cbz	r5, 80048c2 <readfromspi+0x3a>
	{
		readBuffer[i] = 0;
 80048b8:	462a      	mov	r2, r5
 80048ba:	2100      	movs	r1, #0
 80048bc:	4640      	mov	r0, r8
 80048be:	f008 fc51 	bl	800d164 <memset>
	}

	HAL_GPIO_WritePin(SKU_CS_GPIO_Port, SKU_CS_Pin, GPIO_PIN_RESET);
 80048c2:	2200      	movs	r2, #0
 80048c4:	2104      	movs	r1, #4
 80048c6:	4813      	ldr	r0, [pc, #76]	@ (8004914 <readfromspi+0x8c>)
 80048c8:	f001 f820 	bl	800590c <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, headBuf, headerLength, 5);
 80048cc:	4622      	mov	r2, r4
 80048ce:	2305      	movs	r3, #5
 80048d0:	4651      	mov	r1, sl
 80048d2:	4811      	ldr	r0, [pc, #68]	@ (8004918 <readfromspi+0x90>)
 80048d4:	f005 fcb8 	bl	800a248 <HAL_SPI_Transmit>
//	HAL_SPI_Transmit(&hspi3, headBuf, headerLength, HAL_MAX_DELAY);
	while(HAL_SPI_GetState(&hspi3) == HAL_SPI_STATE_BUSY) {}
 80048d8:	4c0f      	ldr	r4, [pc, #60]	@ (8004918 <readfromspi+0x90>)
 80048da:	4620      	mov	r0, r4
 80048dc:	f006 f866 	bl	800a9ac <HAL_SPI_GetState>
 80048e0:	2802      	cmp	r0, #2
 80048e2:	d0fa      	beq.n	80048da <readfromspi+0x52>

	HAL_SPI_Receive(&hspi3, readBuffer, readlength, 5);
 80048e4:	2305      	movs	r3, #5
 80048e6:	4641      	mov	r1, r8
 80048e8:	480b      	ldr	r0, [pc, #44]	@ (8004918 <readfromspi+0x90>)
 80048ea:	b2aa      	uxth	r2, r5
 80048ec:	f005 febc 	bl	800a668 <HAL_SPI_Receive>
//	HAL_SPI_Receive(&hspi3, readBuffer, readlength, HAL_MAX_DELAY);
	while(HAL_SPI_GetState(&hspi3) == HAL_SPI_STATE_BUSY) {}
 80048f0:	4c09      	ldr	r4, [pc, #36]	@ (8004918 <readfromspi+0x90>)
 80048f2:	4620      	mov	r0, r4
 80048f4:	f006 f85a 	bl	800a9ac <HAL_SPI_GetState>
 80048f8:	2802      	cmp	r0, #2
 80048fa:	d0fa      	beq.n	80048f2 <readfromspi+0x6a>

	HAL_GPIO_WritePin(SKU_CS_GPIO_Port, SKU_CS_Pin, GPIO_PIN_SET);
 80048fc:	2201      	movs	r2, #1
 80048fe:	2104      	movs	r1, #4
 8004900:	4804      	ldr	r0, [pc, #16]	@ (8004914 <readfromspi+0x8c>)
 8004902:	f001 f803 	bl	800590c <HAL_GPIO_WritePin>

	decamutexoff(stat);
 8004906:	4630      	mov	r0, r6
 8004908:	f7ff ff71 	bl	80047ee <decamutexoff>

	return 0;
}
 800490c:	2000      	movs	r0, #0
 800490e:	46bd      	mov	sp, r7
 8004910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004914:	42020c00 	.word	0x42020c00
 8004918:	20000438 	.word	0x20000438

0800491c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	4603      	mov	r3, r0
 8004924:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004926:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800492a:	2b00      	cmp	r3, #0
 800492c:	db0b      	blt.n	8004946 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800492e:	88fb      	ldrh	r3, [r7, #6]
 8004930:	f003 021f 	and.w	r2, r3, #31
 8004934:	4907      	ldr	r1, [pc, #28]	@ (8004954 <__NVIC_EnableIRQ+0x38>)
 8004936:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800493a:	095b      	lsrs	r3, r3, #5
 800493c:	2001      	movs	r0, #1
 800493e:	fa00 f202 	lsl.w	r2, r0, r2
 8004942:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004946:	bf00      	nop
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	e000e100 	.word	0xe000e100

08004958 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
 800495e:	4603      	mov	r3, r0
 8004960:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004962:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004966:	2b00      	cmp	r3, #0
 8004968:	db12      	blt.n	8004990 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800496a:	88fb      	ldrh	r3, [r7, #6]
 800496c:	f003 021f 	and.w	r2, r3, #31
 8004970:	490a      	ldr	r1, [pc, #40]	@ (800499c <__NVIC_DisableIRQ+0x44>)
 8004972:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004976:	095b      	lsrs	r3, r3, #5
 8004978:	2001      	movs	r0, #1
 800497a:	fa00 f202 	lsl.w	r2, r0, r2
 800497e:	3320      	adds	r3, #32
 8004980:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004984:	f3bf 8f4f 	dsb	sy
}
 8004988:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800498a:	f3bf 8f6f 	isb	sy
}
 800498e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004990:	bf00      	nop
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr
 800499c:	e000e100 	.word	0xe000e100

080049a0 <Sleep>:
/* @fn    Sleep
 * @brief Sleep delay in ms using SysTick timer
 * */
__INLINE void
Sleep(uint32_t x)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b082      	sub	sp, #8
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
    HAL_Delay(x);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f000 fb7f 	bl	80050ac <HAL_Delay>
}
 80049ae:	bf00      	nop
 80049b0:	3708      	adds	r7, #8
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
	...

080049b8 <EXTI_GetITEnStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The "enable" state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITEnStatus(uint32_t x)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
    return ((NVIC->ISER[(((uint32_t)x) >> 5UL)] &\
 80049c0:	4a0b      	ldr	r2, [pc, #44]	@ (80049f0 <EXTI_GetITEnStatus+0x38>)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	095b      	lsrs	r3, r3, #5
 80049c6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
            (uint32_t)(1UL << (((uint32_t)x) & 0x1FUL)) ) == (uint32_t)RESET)?(RESET):(SET);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	f003 031f 	and.w	r3, r3, #31
 80049d0:	fa22 f303 	lsr.w	r3, r2, r3
 80049d4:	f003 0301 	and.w	r3, r3, #1
 80049d8:	2b00      	cmp	r3, #0
 80049da:	bf14      	ite	ne
 80049dc:	2301      	movne	r3, #1
 80049de:	2300      	moveq	r3, #0
 80049e0:	b2db      	uxtb	r3, r3
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	370c      	adds	r7, #12
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop
 80049f0:	e000e100 	.word	0xe000e100

080049f4 <reset_DW1000>:
 *          In general it is output, but it also can be used to reset the digital
 *          part of DW1000 by driving this pin low.
 *          Note, the DW_RESET pin should not be driven high externally.
 * */
void reset_DW1000(void)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b086      	sub	sp, #24
 80049f8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef    GPIO_InitStruct;

    // Enable GPIO used for DW1000 reset as open collector output
    GPIO_InitStruct.Pin = SKU_RESET_Pin;
 80049fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80049fe:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8004a00:	2311      	movs	r3, #17
 8004a02:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a04:	2300      	movs	r3, #0
 8004a06:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SKU_RESET_GPIO_Port, &GPIO_InitStruct);
 8004a08:	1d3b      	adds	r3, r7, #4
 8004a0a:	4619      	mov	r1, r3
 8004a0c:	4810      	ldr	r0, [pc, #64]	@ (8004a50 <reset_DW1000+0x5c>)
 8004a0e:	f000 fd8d 	bl	800552c <HAL_GPIO_Init>

	//drive the RSTn pin low
    HAL_GPIO_WritePin(SKU_RESET_GPIO_Port, SKU_RESET_Pin, GPIO_PIN_RESET);
 8004a12:	2200      	movs	r2, #0
 8004a14:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004a18:	480d      	ldr	r0, [pc, #52]	@ (8004a50 <reset_DW1000+0x5c>)
 8004a1a:	f000 ff77 	bl	800590c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8004a1e:	2001      	movs	r0, #1
 8004a20:	f000 fb44 	bl	80050ac <HAL_Delay>

    GPIO_InitStruct.Pin = SKU_RESET_Pin;
 8004a24:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004a28:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a32:	2300      	movs	r3, #0
 8004a34:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(SKU_RESET_GPIO_Port, &GPIO_InitStruct);
 8004a36:	1d3b      	adds	r3, r7, #4
 8004a38:	4619      	mov	r1, r3
 8004a3a:	4805      	ldr	r0, [pc, #20]	@ (8004a50 <reset_DW1000+0x5c>)
 8004a3c:	f000 fd76 	bl	800552c <HAL_GPIO_Init>

	HAL_Delay(2);
 8004a40:	2002      	movs	r0, #2
 8004a42:	f000 fb33 	bl	80050ac <HAL_Delay>

    //put the pin back to output open-drain (not active)
//    setup_DW1000RSTnIRQ(0);

}
 8004a46:	bf00      	nop
 8004a48:	3718      	adds	r7, #24
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	42020800 	.word	0x42020800

08004a54 <port_set_dw1000_slowrate>:
/* @fn      port_set_dw1000_slowrate
 * @brief   set 2.25MHz
 *          note: hspi3 is clocked from 72MHz
 * */
void port_set_dw1000_slowrate(void)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	af00      	add	r7, sp, #0
    hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004a58:	4b04      	ldr	r3, [pc, #16]	@ (8004a6c <port_set_dw1000_slowrate+0x18>)
 8004a5a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004a5e:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi3);
 8004a60:	4802      	ldr	r0, [pc, #8]	@ (8004a6c <port_set_dw1000_slowrate+0x18>)
 8004a62:	f005 fadb 	bl	800a01c <HAL_SPI_Init>
}
 8004a66:	bf00      	nop
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	20000438 	.word	0x20000438

08004a70 <port_set_dw1000_fastrate>:
/* @fn      port_set_dw1000_fastrate
 * @brief   set 18MHz
 *          note: hspi3 is clocked from 72MHz
 * */
void port_set_dw1000_fastrate(void)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	af00      	add	r7, sp, #0
    hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;//16; //20MHz should be 8 because our base rate is 160MHz
 8004a74:	4b04      	ldr	r3, [pc, #16]	@ (8004a88 <port_set_dw1000_fastrate+0x18>)
 8004a76:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8004a7a:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi3);
 8004a7c:	4802      	ldr	r0, [pc, #8]	@ (8004a88 <port_set_dw1000_fastrate+0x18>)
 8004a7e:	f005 facd 	bl	800a01c <HAL_SPI_Init>
}
 8004a82:	bf00      	nop
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	20000438 	.word	0x20000438

08004a8c <port_DisableEXT_IRQ>:
/* @fn      port_DisableEXT_IRQ
 * @brief   wrapper to disable DW_IRQ pin IRQ
 *          in current implementation it disables all IRQ from lines 5:9
 * */
__INLINE void port_DisableEXT_IRQ(void)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	af00      	add	r7, sp, #0
    NVIC_DisableIRQ(DECAIRQ_EXTI_IRQn);
 8004a90:	2017      	movs	r0, #23
 8004a92:	f7ff ff61 	bl	8004958 <__NVIC_DisableIRQ>
}
 8004a96:	bf00      	nop
 8004a98:	bd80      	pop	{r7, pc}

08004a9a <port_EnableEXT_IRQ>:
/* @fn      port_EnableEXT_IRQ
 * @brief   wrapper to enable DW_IRQ pin IRQ
 *          in current implementation it enables all IRQ from lines 5:9
 * */
__INLINE void port_EnableEXT_IRQ(void)
{
 8004a9a:	b580      	push	{r7, lr}
 8004a9c:	af00      	add	r7, sp, #0
    NVIC_EnableIRQ(DECAIRQ_EXTI_IRQn);
 8004a9e:	2017      	movs	r0, #23
 8004aa0:	f7ff ff3c 	bl	800491c <__NVIC_EnableIRQ>
}
 8004aa4:	bf00      	nop
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <port_GetEXT_IRQStatus>:

/* @fn      port_GetEXT_IRQStatus
 * @brief   wrapper to read a DW_IRQ pin IRQ status
 * */
__INLINE uint32_t port_GetEXT_IRQStatus(void)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	af00      	add	r7, sp, #0
    return EXTI_GetITEnStatus(DECAIRQ_EXTI_IRQn);
 8004aac:	2017      	movs	r0, #23
 8004aae:	f7ff ff83 	bl	80049b8 <EXTI_GetITEnStatus>
 8004ab2:	4603      	mov	r3, r0
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	bd80      	pop	{r7, pc}

08004ab8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8004ab8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004af0 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004abc:	f7ff fe4e 	bl	800475c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004ac0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004ac2:	e003      	b.n	8004acc <LoopCopyDataInit>

08004ac4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8004af4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004ac6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004ac8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004aca:	3104      	adds	r1, #4

08004acc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004acc:	480a      	ldr	r0, [pc, #40]	@ (8004af8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004ace:	4b0b      	ldr	r3, [pc, #44]	@ (8004afc <LoopForever+0xe>)
	adds	r2, r0, r1
 8004ad0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004ad2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004ad4:	d3f6      	bcc.n	8004ac4 <CopyDataInit>
	ldr	r2, =_sbss
 8004ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8004b00 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004ad8:	e002      	b.n	8004ae0 <LoopFillZerobss>

08004ada <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004ada:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004adc:	f842 3b04 	str.w	r3, [r2], #4

08004ae0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004ae0:	4b08      	ldr	r3, [pc, #32]	@ (8004b04 <LoopForever+0x16>)
	cmp	r2, r3
 8004ae2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004ae4:	d3f9      	bcc.n	8004ada <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004ae6:	f008 fba5 	bl	800d234 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004aea:	f7ff f847 	bl	8003b7c <main>

08004aee <LoopForever>:

LoopForever:
    b LoopForever
 8004aee:	e7fe      	b.n	8004aee <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8004af0:	20270000 	.word	0x20270000
	ldr	r3, =_sidata
 8004af4:	08010ee0 	.word	0x08010ee0
	ldr	r0, =_sdata
 8004af8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004afc:	20000248 	.word	0x20000248
	ldr	r2, =_sbss
 8004b00:	20000248 	.word	0x20000248
	ldr	r3, = _ebss
 8004b04:	20000726 	.word	0x20000726

08004b08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004b08:	e7fe      	b.n	8004b08 <ADC1_2_IRQHandler>
	...

08004b0c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b08e      	sub	sp, #56	@ 0x38
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	4603      	mov	r3, r0
 8004b14:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8004b16:	2300      	movs	r3, #0
 8004b18:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitTypeDef  gpio_init_structure;
#if defined (USE_NUCLEO_144)
  uint32_t pwrenabled = 0U;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif /* USE_NUCLEO_144 */

  if ((Led != LED2)
 8004b1e:	79fb      	ldrb	r3, [r7, #7]
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d009      	beq.n	8004b38 <BSP_LED_Init+0x2c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
 8004b24:	79fb      	ldrb	r3, [r7, #7]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d006      	beq.n	8004b38 <BSP_LED_Init+0x2c>
 8004b2a:	79fb      	ldrb	r3, [r7, #7]
 8004b2c:	2b02      	cmp	r3, #2
 8004b2e:	d003      	beq.n	8004b38 <BSP_LED_Init+0x2c>
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004b30:	f06f 0301 	mvn.w	r3, #1
 8004b34:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b36:	e06e      	b.n	8004c16 <BSP_LED_Init+0x10a>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if (Led == LED2)
 8004b38:	79fb      	ldrb	r3, [r7, #7]
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d10f      	bne.n	8004b5e <BSP_LED_Init+0x52>
    {
      LED2_GPIO_CLK_ENABLE();
 8004b3e:	4b38      	ldr	r3, [pc, #224]	@ (8004c20 <BSP_LED_Init+0x114>)
 8004b40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b44:	4a36      	ldr	r2, [pc, #216]	@ (8004c20 <BSP_LED_Init+0x114>)
 8004b46:	f043 0302 	orr.w	r3, r3, #2
 8004b4a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004b4e:	4b34      	ldr	r3, [pc, #208]	@ (8004c20 <BSP_LED_Init+0x114>)
 8004b50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b54:	f003 0302 	and.w	r3, r3, #2
 8004b58:	61bb      	str	r3, [r7, #24]
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	e046      	b.n	8004bec <BSP_LED_Init+0xe0>
    }
#if defined (USE_NUCLEO_144)
    else if (Led == LED1)
 8004b5e:	79fb      	ldrb	r3, [r7, #7]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d10f      	bne.n	8004b84 <BSP_LED_Init+0x78>
    {
      LED1_GPIO_CLK_ENABLE();
 8004b64:	4b2e      	ldr	r3, [pc, #184]	@ (8004c20 <BSP_LED_Init+0x114>)
 8004b66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b6a:	4a2d      	ldr	r2, [pc, #180]	@ (8004c20 <BSP_LED_Init+0x114>)
 8004b6c:	f043 0304 	orr.w	r3, r3, #4
 8004b70:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004b74:	4b2a      	ldr	r3, [pc, #168]	@ (8004c20 <BSP_LED_Init+0x114>)
 8004b76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b7a:	f003 0304 	and.w	r3, r3, #4
 8004b7e:	617b      	str	r3, [r7, #20]
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	e033      	b.n	8004bec <BSP_LED_Init+0xe0>
    }
    else /* Led == Led3 */
    {
      /* Enable VddIO2 for Led3 */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b84:	4b26      	ldr	r3, [pc, #152]	@ (8004c20 <BSP_LED_Init+0x114>)
 8004b86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b8a:	f003 0304 	and.w	r3, r3, #4
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d110      	bne.n	8004bb4 <BSP_LED_Init+0xa8>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004b92:	4b23      	ldr	r3, [pc, #140]	@ (8004c20 <BSP_LED_Init+0x114>)
 8004b94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b98:	4a21      	ldr	r2, [pc, #132]	@ (8004c20 <BSP_LED_Init+0x114>)
 8004b9a:	f043 0304 	orr.w	r3, r3, #4
 8004b9e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004ba2:	4b1f      	ldr	r3, [pc, #124]	@ (8004c20 <BSP_LED_Init+0x114>)
 8004ba4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ba8:	f003 0304 	and.w	r3, r3, #4
 8004bac:	613b      	str	r3, [r7, #16]
 8004bae:	693b      	ldr	r3, [r7, #16]
        pwrenabled = 1U;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      HAL_PWREx_EnableVddIO2();
 8004bb4:	f001 f800 	bl	8005bb8 <HAL_PWREx_EnableVddIO2>

      if (pwrenabled == 1U)
 8004bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d107      	bne.n	8004bce <BSP_LED_Init+0xc2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004bbe:	4b18      	ldr	r3, [pc, #96]	@ (8004c20 <BSP_LED_Init+0x114>)
 8004bc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bc4:	4a16      	ldr	r2, [pc, #88]	@ (8004c20 <BSP_LED_Init+0x114>)
 8004bc6:	f023 0304 	bic.w	r3, r3, #4
 8004bca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      LED3_GPIO_CLK_ENABLE();
 8004bce:	4b14      	ldr	r3, [pc, #80]	@ (8004c20 <BSP_LED_Init+0x114>)
 8004bd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bd4:	4a12      	ldr	r2, [pc, #72]	@ (8004c20 <BSP_LED_Init+0x114>)
 8004bd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bda:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004bde:	4b10      	ldr	r3, [pc, #64]	@ (8004c20 <BSP_LED_Init+0x114>)
 8004be0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004be8:	60fb      	str	r3, [r7, #12]
 8004bea:	68fb      	ldr	r3, [r7, #12]
    }
#endif /* defined (USE_NUCLEO_144) */
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8004bec:	79fb      	ldrb	r3, [r7, #7]
 8004bee:	4a0d      	ldr	r2, [pc, #52]	@ (8004c24 <BSP_LED_Init+0x118>)
 8004bf0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004bf4:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	62bb      	str	r3, [r7, #40]	@ 0x28

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8004c02:	79fb      	ldrb	r3, [r7, #7]
 8004c04:	4a08      	ldr	r2, [pc, #32]	@ (8004c28 <BSP_LED_Init+0x11c>)
 8004c06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c0a:	f107 021c 	add.w	r2, r7, #28
 8004c0e:	4611      	mov	r1, r2
 8004c10:	4618      	mov	r0, r3
 8004c12:	f000 fc8b 	bl	800552c <HAL_GPIO_Init>
  }

  return ret;
 8004c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3738      	adds	r7, #56	@ 0x38
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	46020c00 	.word	0x46020c00
 8004c24:	080109f8 	.word	0x080109f8
 8004c28:	20000060 	.word	0x20000060

08004c2c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b088      	sub	sp, #32
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	4603      	mov	r3, r0
 8004c34:	460a      	mov	r2, r1
 8004c36:	71fb      	strb	r3, [r7, #7]
 8004c38:	4613      	mov	r3, r2
 8004c3a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8004c3c:	4b30      	ldr	r3, [pc, #192]	@ (8004d00 <BSP_PB_Init+0xd4>)
 8004c3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c42:	4a2f      	ldr	r2, [pc, #188]	@ (8004d00 <BSP_PB_Init+0xd4>)
 8004c44:	f043 0304 	orr.w	r3, r3, #4
 8004c48:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004c4c:	4b2c      	ldr	r3, [pc, #176]	@ (8004d00 <BSP_PB_Init+0xd4>)
 8004c4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c52:	f003 0304 	and.w	r3, r3, #4
 8004c56:	60bb      	str	r3, [r7, #8]
 8004c58:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8004c5a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004c5e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8004c60:	2302      	movs	r3, #2
 8004c62:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c64:	2302      	movs	r3, #2
 8004c66:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 8004c68:	79bb      	ldrb	r3, [r7, #6]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d10c      	bne.n	8004c88 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8004c72:	79fb      	ldrb	r3, [r7, #7]
 8004c74:	4a23      	ldr	r2, [pc, #140]	@ (8004d04 <BSP_PB_Init+0xd8>)
 8004c76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c7a:	f107 020c 	add.w	r2, r7, #12
 8004c7e:	4611      	mov	r1, r2
 8004c80:	4618      	mov	r0, r3
 8004c82:	f000 fc53 	bl	800552c <HAL_GPIO_Init>
 8004c86:	e036      	b.n	8004cf6 <BSP_PB_Init+0xca>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8004c88:	4b1f      	ldr	r3, [pc, #124]	@ (8004d08 <BSP_PB_Init+0xdc>)
 8004c8a:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8004c8c:	79fb      	ldrb	r3, [r7, #7]
 8004c8e:	4a1d      	ldr	r2, [pc, #116]	@ (8004d04 <BSP_PB_Init+0xd8>)
 8004c90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c94:	f107 020c 	add.w	r2, r7, #12
 8004c98:	4611      	mov	r1, r2
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f000 fc46 	bl	800552c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8004ca0:	79fa      	ldrb	r2, [r7, #7]
 8004ca2:	4613      	mov	r3, r2
 8004ca4:	005b      	lsls	r3, r3, #1
 8004ca6:	4413      	add	r3, r2
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	4a18      	ldr	r2, [pc, #96]	@ (8004d0c <BSP_PB_Init+0xe0>)
 8004cac:	441a      	add	r2, r3
 8004cae:	79fb      	ldrb	r3, [r7, #7]
 8004cb0:	4917      	ldr	r1, [pc, #92]	@ (8004d10 <BSP_PB_Init+0xe4>)
 8004cb2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004cb6:	4619      	mov	r1, r3
 8004cb8:	4610      	mov	r0, r2
 8004cba:	f000 fbdb 	bl	8005474 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8004cbe:	79fa      	ldrb	r2, [r7, #7]
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	005b      	lsls	r3, r3, #1
 8004cc4:	4413      	add	r3, r2
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	4a10      	ldr	r2, [pc, #64]	@ (8004d0c <BSP_PB_Init+0xe0>)
 8004cca:	1898      	adds	r0, r3, r2
 8004ccc:	79fb      	ldrb	r3, [r7, #7]
 8004cce:	4a11      	ldr	r2, [pc, #68]	@ (8004d14 <BSP_PB_Init+0xe8>)
 8004cd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	2100      	movs	r1, #0
 8004cd8:	f000 fba0 	bl	800541c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8004cdc:	2018      	movs	r0, #24
 8004cde:	79fb      	ldrb	r3, [r7, #7]
 8004ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8004d18 <BSP_PB_Init+0xec>)
 8004ce2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	4619      	mov	r1, r3
 8004cea:	f000 fabb 	bl	8005264 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8004cee:	2318      	movs	r3, #24
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f000 fad1 	bl	8005298 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3720      	adds	r7, #32
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	46020c00 	.word	0x46020c00
 8004d04:	2000006c 	.word	0x2000006c
 8004d08:	10110000 	.word	0x10110000
 8004d0c:	20000534 	.word	0x20000534
 8004d10:	08010a00 	.word	0x08010a00
 8004d14:	20000070 	.word	0x20000070
 8004d18:	20000074 	.word	0x20000074

08004d1c <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b082      	sub	sp, #8
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	4603      	mov	r3, r0
 8004d24:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8004d26:	79fa      	ldrb	r2, [r7, #7]
 8004d28:	4613      	mov	r3, r2
 8004d2a:	005b      	lsls	r3, r3, #1
 8004d2c:	4413      	add	r3, r2
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	4a04      	ldr	r2, [pc, #16]	@ (8004d44 <BSP_PB_IRQHandler+0x28>)
 8004d32:	4413      	add	r3, r2
 8004d34:	4618      	mov	r0, r3
 8004d36:	f000 fbb1 	bl	800549c <HAL_EXTI_IRQHandler>
}
 8004d3a:	bf00      	nop
 8004d3c:	3708      	adds	r7, #8
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}
 8004d42:	bf00      	nop
 8004d44:	20000534 	.word	0x20000534

08004d48 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	4603      	mov	r3, r0
 8004d50:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8004d52:	bf00      	nop
 8004d54:	370c      	adds	r7, #12
 8004d56:	46bd      	mov	sp, r7
 8004d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5c:	4770      	bx	lr
	...

08004d60 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b084      	sub	sp, #16
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	4603      	mov	r3, r0
 8004d68:	6039      	str	r1, [r7, #0]
 8004d6a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	60fb      	str	r3, [r7, #12]

  if (COM >= COMn)
 8004d70:	79fb      	ldrb	r3, [r7, #7]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d003      	beq.n	8004d7e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004d76:	f06f 0301 	mvn.w	r3, #1
 8004d7a:	60fb      	str	r3, [r7, #12]
 8004d7c:	e018      	b.n	8004db0 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8004d7e:	79fb      	ldrb	r3, [r7, #7]
 8004d80:	2294      	movs	r2, #148	@ 0x94
 8004d82:	fb02 f303 	mul.w	r3, r2, r3
 8004d86:	4a0d      	ldr	r2, [pc, #52]	@ (8004dbc <BSP_COM_Init+0x5c>)
 8004d88:	4413      	add	r3, r2
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f000 f870 	bl	8004e70 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8004d90:	79fb      	ldrb	r3, [r7, #7]
 8004d92:	2294      	movs	r2, #148	@ 0x94
 8004d94:	fb02 f303 	mul.w	r3, r2, r3
 8004d98:	4a08      	ldr	r2, [pc, #32]	@ (8004dbc <BSP_COM_Init+0x5c>)
 8004d9a:	4413      	add	r3, r2
 8004d9c:	6839      	ldr	r1, [r7, #0]
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f000 f80e 	bl	8004dc0 <MX_USART1_Init>
 8004da4:	4603      	mov	r3, r0
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d002      	beq.n	8004db0 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8004daa:	f06f 0303 	mvn.w	r3, #3
 8004dae:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8004db0:	68fb      	ldr	r3, [r7, #12]
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3710      	adds	r7, #16
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}
 8004dba:	bf00      	nop
 8004dbc:	20000540 	.word	0x20000540

08004dc0 <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 8004dca:	4b16      	ldr	r3, [pc, #88]	@ (8004e24 <MX_USART1_Init+0x64>)
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	220c      	movs	r2, #12
 8004dde:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	895b      	ldrh	r3, [r3, #10]
 8004de4:	461a      	mov	r2, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	685a      	ldr	r2, [r3, #4]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	891b      	ldrh	r3, [r3, #8]
 8004df6:	461a      	mov	r2, r3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	899b      	ldrh	r3, [r3, #12]
 8004e00:	461a      	mov	r2, r3
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004e0c:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f006 fabf 	bl	800b398 <HAL_UART_Init>
 8004e1a:	4603      	mov	r3, r0
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3708      	adds	r7, #8
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	2000005c 	.word	0x2000005c

08004e28 <__io_putchar>:
#ifdef __GNUC__
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8004e30:	4b09      	ldr	r3, [pc, #36]	@ (8004e58 <__io_putchar+0x30>)
 8004e32:	781b      	ldrb	r3, [r3, #0]
 8004e34:	461a      	mov	r2, r3
 8004e36:	2394      	movs	r3, #148	@ 0x94
 8004e38:	fb02 f303 	mul.w	r3, r2, r3
 8004e3c:	4a07      	ldr	r2, [pc, #28]	@ (8004e5c <__io_putchar+0x34>)
 8004e3e:	1898      	adds	r0, r3, r2
 8004e40:	1d39      	adds	r1, r7, #4
 8004e42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004e46:	2201      	movs	r2, #1
 8004e48:	f006 fb00 	bl	800b44c <HAL_UART_Transmit>
  return ch;
 8004e4c:	687b      	ldr	r3, [r7, #4]
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3708      	adds	r7, #8
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
 8004e56:	bf00      	nop
 8004e58:	200005d4 	.word	0x200005d4
 8004e5c:	20000540 	.word	0x20000540

08004e60 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8004e64:	2000      	movs	r0, #0
 8004e66:	f7ff ff6f 	bl	8004d48 <BSP_PB_Callback>
}
 8004e6a:	bf00      	nop
 8004e6c:	bd80      	pop	{r7, pc}
	...

08004e70 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b08a      	sub	sp, #40	@ 0x28
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8004e78:	4b27      	ldr	r3, [pc, #156]	@ (8004f18 <COM1_MspInit+0xa8>)
 8004e7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e7e:	4a26      	ldr	r2, [pc, #152]	@ (8004f18 <COM1_MspInit+0xa8>)
 8004e80:	f043 0301 	orr.w	r3, r3, #1
 8004e84:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004e88:	4b23      	ldr	r3, [pc, #140]	@ (8004f18 <COM1_MspInit+0xa8>)
 8004e8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e8e:	f003 0301 	and.w	r3, r3, #1
 8004e92:	613b      	str	r3, [r7, #16]
 8004e94:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8004e96:	4b20      	ldr	r3, [pc, #128]	@ (8004f18 <COM1_MspInit+0xa8>)
 8004e98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e9c:	4a1e      	ldr	r2, [pc, #120]	@ (8004f18 <COM1_MspInit+0xa8>)
 8004e9e:	f043 0301 	orr.w	r3, r3, #1
 8004ea2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004ea6:	4b1c      	ldr	r3, [pc, #112]	@ (8004f18 <COM1_MspInit+0xa8>)
 8004ea8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004eac:	f003 0301 	and.w	r3, r3, #1
 8004eb0:	60fb      	str	r3, [r7, #12]
 8004eb2:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8004eb4:	4b18      	ldr	r3, [pc, #96]	@ (8004f18 <COM1_MspInit+0xa8>)
 8004eb6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004eba:	4a17      	ldr	r2, [pc, #92]	@ (8004f18 <COM1_MspInit+0xa8>)
 8004ebc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004ec0:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8004ec4:	4b14      	ldr	r3, [pc, #80]	@ (8004f18 <COM1_MspInit+0xa8>)
 8004ec6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004eca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ece:	60bb      	str	r3, [r7, #8]
 8004ed0:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8004ed2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004ed6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8004ed8:	2302      	movs	r3, #2
 8004eda:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8004edc:	2302      	movs	r3, #2
 8004ede:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8004ee4:	2307      	movs	r3, #7
 8004ee6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8004ee8:	f107 0314 	add.w	r3, r7, #20
 8004eec:	4619      	mov	r1, r3
 8004eee:	480b      	ldr	r0, [pc, #44]	@ (8004f1c <COM1_MspInit+0xac>)
 8004ef0:	f000 fb1c 	bl	800552c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 8004ef4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004ef8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8004efa:	2302      	movs	r3, #2
 8004efc:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8004efe:	2307      	movs	r3, #7
 8004f00:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8004f02:	f107 0314 	add.w	r3, r7, #20
 8004f06:	4619      	mov	r1, r3
 8004f08:	4804      	ldr	r0, [pc, #16]	@ (8004f1c <COM1_MspInit+0xac>)
 8004f0a:	f000 fb0f 	bl	800552c <HAL_GPIO_Init>
}
 8004f0e:	bf00      	nop
 8004f10:	3728      	adds	r7, #40	@ 0x28
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	bf00      	nop
 8004f18:	46020c00 	.word	0x46020c00
 8004f1c:	42020000 	.word	0x42020000

08004f20 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004f24:	4b12      	ldr	r3, [pc, #72]	@ (8004f70 <HAL_Init+0x50>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a11      	ldr	r2, [pc, #68]	@ (8004f70 <HAL_Init+0x50>)
 8004f2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f30:	2003      	movs	r0, #3
 8004f32:	f000 f98c 	bl	800524e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004f36:	f001 ff2d 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	4b0d      	ldr	r3, [pc, #52]	@ (8004f74 <HAL_Init+0x54>)
 8004f3e:	6a1b      	ldr	r3, [r3, #32]
 8004f40:	f003 030f 	and.w	r3, r3, #15
 8004f44:	490c      	ldr	r1, [pc, #48]	@ (8004f78 <HAL_Init+0x58>)
 8004f46:	5ccb      	ldrb	r3, [r1, r3]
 8004f48:	fa22 f303 	lsr.w	r3, r2, r3
 8004f4c:	4a0b      	ldr	r2, [pc, #44]	@ (8004f7c <HAL_Init+0x5c>)
 8004f4e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004f50:	2004      	movs	r0, #4
 8004f52:	f000 f9d1 	bl	80052f8 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004f56:	200f      	movs	r0, #15
 8004f58:	f000 f812 	bl	8004f80 <HAL_InitTick>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d001      	beq.n	8004f66 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e002      	b.n	8004f6c <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004f66:	f7ff f9e5 	bl	8004334 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f6a:	2300      	movs	r3, #0
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	bd80      	pop	{r7, pc}
 8004f70:	40022000 	.word	0x40022000
 8004f74:	46020c00 	.word	0x46020c00
 8004f78:	080109a0 	.word	0x080109a0
 8004f7c:	20000058 	.word	0x20000058

08004f80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b084      	sub	sp, #16
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8004f8c:	4b33      	ldr	r3, [pc, #204]	@ (800505c <HAL_InitTick+0xdc>)
 8004f8e:	781b      	ldrb	r3, [r3, #0]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d101      	bne.n	8004f98 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e05c      	b.n	8005052 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8004f98:	4b31      	ldr	r3, [pc, #196]	@ (8005060 <HAL_InitTick+0xe0>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 0304 	and.w	r3, r3, #4
 8004fa0:	2b04      	cmp	r3, #4
 8004fa2:	d10c      	bne.n	8004fbe <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8004fa4:	4b2f      	ldr	r3, [pc, #188]	@ (8005064 <HAL_InitTick+0xe4>)
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	4b2c      	ldr	r3, [pc, #176]	@ (800505c <HAL_InitTick+0xdc>)
 8004faa:	781b      	ldrb	r3, [r3, #0]
 8004fac:	4619      	mov	r1, r3
 8004fae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004fb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8004fb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fba:	60fb      	str	r3, [r7, #12]
 8004fbc:	e037      	b.n	800502e <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8004fbe:	f000 f9f3 	bl	80053a8 <HAL_SYSTICK_GetCLKSourceConfig>
 8004fc2:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	2b02      	cmp	r3, #2
 8004fc8:	d023      	beq.n	8005012 <HAL_InitTick+0x92>
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	2b02      	cmp	r3, #2
 8004fce:	d82d      	bhi.n	800502c <HAL_InitTick+0xac>
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d003      	beq.n	8004fde <HAL_InitTick+0x5e>
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d00d      	beq.n	8004ff8 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8004fdc:	e026      	b.n	800502c <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8004fde:	4b21      	ldr	r3, [pc, #132]	@ (8005064 <HAL_InitTick+0xe4>)
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	4b1e      	ldr	r3, [pc, #120]	@ (800505c <HAL_InitTick+0xdc>)
 8004fe4:	781b      	ldrb	r3, [r3, #0]
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8004fec:	fbb3 f3f1 	udiv	r3, r3, r1
 8004ff0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ff4:	60fb      	str	r3, [r7, #12]
        break;
 8004ff6:	e01a      	b.n	800502e <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8004ff8:	4b18      	ldr	r3, [pc, #96]	@ (800505c <HAL_InitTick+0xdc>)
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005002:	fbb3 f3f2 	udiv	r3, r3, r2
 8005006:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800500a:	fbb2 f3f3 	udiv	r3, r2, r3
 800500e:	60fb      	str	r3, [r7, #12]
        break;
 8005010:	e00d      	b.n	800502e <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8005012:	4b12      	ldr	r3, [pc, #72]	@ (800505c <HAL_InitTick+0xdc>)
 8005014:	781b      	ldrb	r3, [r3, #0]
 8005016:	461a      	mov	r2, r3
 8005018:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800501c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005020:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005024:	fbb2 f3f3 	udiv	r3, r2, r3
 8005028:	60fb      	str	r3, [r7, #12]
        break;
 800502a:	e000      	b.n	800502e <HAL_InitTick+0xae>
        break;
 800502c:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800502e:	68f8      	ldr	r0, [r7, #12]
 8005030:	f000 f940 	bl	80052b4 <HAL_SYSTICK_Config>
 8005034:	4603      	mov	r3, r0
 8005036:	2b00      	cmp	r3, #0
 8005038:	d001      	beq.n	800503e <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	e009      	b.n	8005052 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800503e:	2200      	movs	r2, #0
 8005040:	6879      	ldr	r1, [r7, #4]
 8005042:	f04f 30ff 	mov.w	r0, #4294967295
 8005046:	f000 f90d 	bl	8005264 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800504a:	4a07      	ldr	r2, [pc, #28]	@ (8005068 <HAL_InitTick+0xe8>)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005050:	2300      	movs	r3, #0
}
 8005052:	4618      	mov	r0, r3
 8005054:	3710      	adds	r7, #16
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	2000007c 	.word	0x2000007c
 8005060:	e000e010 	.word	0xe000e010
 8005064:	20000058 	.word	0x20000058
 8005068:	20000078 	.word	0x20000078

0800506c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800506c:	b480      	push	{r7}
 800506e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005070:	4b06      	ldr	r3, [pc, #24]	@ (800508c <HAL_IncTick+0x20>)
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	461a      	mov	r2, r3
 8005076:	4b06      	ldr	r3, [pc, #24]	@ (8005090 <HAL_IncTick+0x24>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4413      	add	r3, r2
 800507c:	4a04      	ldr	r2, [pc, #16]	@ (8005090 <HAL_IncTick+0x24>)
 800507e:	6013      	str	r3, [r2, #0]
}
 8005080:	bf00      	nop
 8005082:	46bd      	mov	sp, r7
 8005084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005088:	4770      	bx	lr
 800508a:	bf00      	nop
 800508c:	2000007c 	.word	0x2000007c
 8005090:	200005d8 	.word	0x200005d8

08005094 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005094:	b480      	push	{r7}
 8005096:	af00      	add	r7, sp, #0
  return uwTick;
 8005098:	4b03      	ldr	r3, [pc, #12]	@ (80050a8 <HAL_GetTick+0x14>)
 800509a:	681b      	ldr	r3, [r3, #0]
}
 800509c:	4618      	mov	r0, r3
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	200005d8 	.word	0x200005d8

080050ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b084      	sub	sp, #16
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80050b4:	f7ff ffee 	bl	8005094 <HAL_GetTick>
 80050b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c4:	d005      	beq.n	80050d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80050c6:	4b0a      	ldr	r3, [pc, #40]	@ (80050f0 <HAL_Delay+0x44>)
 80050c8:	781b      	ldrb	r3, [r3, #0]
 80050ca:	461a      	mov	r2, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	4413      	add	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80050d2:	bf00      	nop
 80050d4:	f7ff ffde 	bl	8005094 <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d8f7      	bhi.n	80050d4 <HAL_Delay+0x28>
  {
  }
}
 80050e4:	bf00      	nop
 80050e6:	bf00      	nop
 80050e8:	3710      	adds	r7, #16
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	2000007c 	.word	0x2000007c

080050f4 <__NVIC_SetPriorityGrouping>:
{
 80050f4:	b480      	push	{r7}
 80050f6:	b085      	sub	sp, #20
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f003 0307 	and.w	r3, r3, #7
 8005102:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005104:	4b0c      	ldr	r3, [pc, #48]	@ (8005138 <__NVIC_SetPriorityGrouping+0x44>)
 8005106:	68db      	ldr	r3, [r3, #12]
 8005108:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800510a:	68ba      	ldr	r2, [r7, #8]
 800510c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005110:	4013      	ands	r3, r2
 8005112:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800511c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005120:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005124:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005126:	4a04      	ldr	r2, [pc, #16]	@ (8005138 <__NVIC_SetPriorityGrouping+0x44>)
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	60d3      	str	r3, [r2, #12]
}
 800512c:	bf00      	nop
 800512e:	3714      	adds	r7, #20
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr
 8005138:	e000ed00 	.word	0xe000ed00

0800513c <__NVIC_GetPriorityGrouping>:
{
 800513c:	b480      	push	{r7}
 800513e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005140:	4b04      	ldr	r3, [pc, #16]	@ (8005154 <__NVIC_GetPriorityGrouping+0x18>)
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	0a1b      	lsrs	r3, r3, #8
 8005146:	f003 0307 	and.w	r3, r3, #7
}
 800514a:	4618      	mov	r0, r3
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr
 8005154:	e000ed00 	.word	0xe000ed00

08005158 <__NVIC_EnableIRQ>:
{
 8005158:	b480      	push	{r7}
 800515a:	b083      	sub	sp, #12
 800515c:	af00      	add	r7, sp, #0
 800515e:	4603      	mov	r3, r0
 8005160:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005162:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005166:	2b00      	cmp	r3, #0
 8005168:	db0b      	blt.n	8005182 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800516a:	88fb      	ldrh	r3, [r7, #6]
 800516c:	f003 021f 	and.w	r2, r3, #31
 8005170:	4907      	ldr	r1, [pc, #28]	@ (8005190 <__NVIC_EnableIRQ+0x38>)
 8005172:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005176:	095b      	lsrs	r3, r3, #5
 8005178:	2001      	movs	r0, #1
 800517a:	fa00 f202 	lsl.w	r2, r0, r2
 800517e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005182:	bf00      	nop
 8005184:	370c      	adds	r7, #12
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	e000e100 	.word	0xe000e100

08005194 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	4603      	mov	r3, r0
 800519c:	6039      	str	r1, [r7, #0]
 800519e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80051a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	db0a      	blt.n	80051be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	b2da      	uxtb	r2, r3
 80051ac:	490c      	ldr	r1, [pc, #48]	@ (80051e0 <__NVIC_SetPriority+0x4c>)
 80051ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051b2:	0112      	lsls	r2, r2, #4
 80051b4:	b2d2      	uxtb	r2, r2
 80051b6:	440b      	add	r3, r1
 80051b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80051bc:	e00a      	b.n	80051d4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	b2da      	uxtb	r2, r3
 80051c2:	4908      	ldr	r1, [pc, #32]	@ (80051e4 <__NVIC_SetPriority+0x50>)
 80051c4:	88fb      	ldrh	r3, [r7, #6]
 80051c6:	f003 030f 	and.w	r3, r3, #15
 80051ca:	3b04      	subs	r3, #4
 80051cc:	0112      	lsls	r2, r2, #4
 80051ce:	b2d2      	uxtb	r2, r2
 80051d0:	440b      	add	r3, r1
 80051d2:	761a      	strb	r2, [r3, #24]
}
 80051d4:	bf00      	nop
 80051d6:	370c      	adds	r7, #12
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr
 80051e0:	e000e100 	.word	0xe000e100
 80051e4:	e000ed00 	.word	0xe000ed00

080051e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b089      	sub	sp, #36	@ 0x24
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f003 0307 	and.w	r3, r3, #7
 80051fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80051fc:	69fb      	ldr	r3, [r7, #28]
 80051fe:	f1c3 0307 	rsb	r3, r3, #7
 8005202:	2b04      	cmp	r3, #4
 8005204:	bf28      	it	cs
 8005206:	2304      	movcs	r3, #4
 8005208:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	3304      	adds	r3, #4
 800520e:	2b06      	cmp	r3, #6
 8005210:	d902      	bls.n	8005218 <NVIC_EncodePriority+0x30>
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	3b03      	subs	r3, #3
 8005216:	e000      	b.n	800521a <NVIC_EncodePriority+0x32>
 8005218:	2300      	movs	r3, #0
 800521a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800521c:	f04f 32ff 	mov.w	r2, #4294967295
 8005220:	69bb      	ldr	r3, [r7, #24]
 8005222:	fa02 f303 	lsl.w	r3, r2, r3
 8005226:	43da      	mvns	r2, r3
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	401a      	ands	r2, r3
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005230:	f04f 31ff 	mov.w	r1, #4294967295
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	fa01 f303 	lsl.w	r3, r1, r3
 800523a:	43d9      	mvns	r1, r3
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005240:	4313      	orrs	r3, r2
         );
}
 8005242:	4618      	mov	r0, r3
 8005244:	3724      	adds	r7, #36	@ 0x24
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr

0800524e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800524e:	b580      	push	{r7, lr}
 8005250:	b082      	sub	sp, #8
 8005252:	af00      	add	r7, sp, #0
 8005254:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f7ff ff4c 	bl	80050f4 <__NVIC_SetPriorityGrouping>
}
 800525c:	bf00      	nop
 800525e:	3708      	adds	r7, #8
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}

08005264 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b086      	sub	sp, #24
 8005268:	af00      	add	r7, sp, #0
 800526a:	4603      	mov	r3, r0
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	607a      	str	r2, [r7, #4]
 8005270:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005272:	f7ff ff63 	bl	800513c <__NVIC_GetPriorityGrouping>
 8005276:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	68b9      	ldr	r1, [r7, #8]
 800527c:	6978      	ldr	r0, [r7, #20]
 800527e:	f7ff ffb3 	bl	80051e8 <NVIC_EncodePriority>
 8005282:	4602      	mov	r2, r0
 8005284:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005288:	4611      	mov	r1, r2
 800528a:	4618      	mov	r0, r3
 800528c:	f7ff ff82 	bl	8005194 <__NVIC_SetPriority>
}
 8005290:	bf00      	nop
 8005292:	3718      	adds	r7, #24
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b082      	sub	sp, #8
 800529c:	af00      	add	r7, sp, #0
 800529e:	4603      	mov	r3, r0
 80052a0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80052a6:	4618      	mov	r0, r3
 80052a8:	f7ff ff56 	bl	8005158 <__NVIC_EnableIRQ>
}
 80052ac:	bf00      	nop
 80052ae:	3708      	adds	r7, #8
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	3b01      	subs	r3, #1
 80052c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052c4:	d301      	bcc.n	80052ca <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80052c6:	2301      	movs	r3, #1
 80052c8:	e00d      	b.n	80052e6 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80052ca:	4a0a      	ldr	r2, [pc, #40]	@ (80052f4 <HAL_SYSTICK_Config+0x40>)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	3b01      	subs	r3, #1
 80052d0:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80052d2:	4b08      	ldr	r3, [pc, #32]	@ (80052f4 <HAL_SYSTICK_Config+0x40>)
 80052d4:	2200      	movs	r2, #0
 80052d6:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80052d8:	4b06      	ldr	r3, [pc, #24]	@ (80052f4 <HAL_SYSTICK_Config+0x40>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a05      	ldr	r2, [pc, #20]	@ (80052f4 <HAL_SYSTICK_Config+0x40>)
 80052de:	f043 0303 	orr.w	r3, r3, #3
 80052e2:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80052e4:	2300      	movs	r3, #0
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	370c      	adds	r7, #12
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr
 80052f2:	bf00      	nop
 80052f4:	e000e010 	.word	0xe000e010

080052f8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2b04      	cmp	r3, #4
 8005304:	d844      	bhi.n	8005390 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8005306:	a201      	add	r2, pc, #4	@ (adr r2, 800530c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8005308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800530c:	0800532f 	.word	0x0800532f
 8005310:	0800534d 	.word	0x0800534d
 8005314:	0800536f 	.word	0x0800536f
 8005318:	08005391 	.word	0x08005391
 800531c:	08005321 	.word	0x08005321
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8005320:	4b1f      	ldr	r3, [pc, #124]	@ (80053a0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a1e      	ldr	r2, [pc, #120]	@ (80053a0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005326:	f043 0304 	orr.w	r3, r3, #4
 800532a:	6013      	str	r3, [r2, #0]
      break;
 800532c:	e031      	b.n	8005392 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800532e:	4b1c      	ldr	r3, [pc, #112]	@ (80053a0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a1b      	ldr	r2, [pc, #108]	@ (80053a0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005334:	f023 0304 	bic.w	r3, r3, #4
 8005338:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 800533a:	4b1a      	ldr	r3, [pc, #104]	@ (80053a4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800533c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005340:	4a18      	ldr	r2, [pc, #96]	@ (80053a4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005342:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8005346:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800534a:	e022      	b.n	8005392 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800534c:	4b14      	ldr	r3, [pc, #80]	@ (80053a0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a13      	ldr	r2, [pc, #76]	@ (80053a0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005352:	f023 0304 	bic.w	r3, r3, #4
 8005356:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8005358:	4b12      	ldr	r3, [pc, #72]	@ (80053a4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800535a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800535e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8005362:	4a10      	ldr	r2, [pc, #64]	@ (80053a4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005364:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005368:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800536c:	e011      	b.n	8005392 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800536e:	4b0c      	ldr	r3, [pc, #48]	@ (80053a0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a0b      	ldr	r2, [pc, #44]	@ (80053a0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005374:	f023 0304 	bic.w	r3, r3, #4
 8005378:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 800537a:	4b0a      	ldr	r3, [pc, #40]	@ (80053a4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800537c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005380:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8005384:	4a07      	ldr	r2, [pc, #28]	@ (80053a4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005386:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800538a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800538e:	e000      	b.n	8005392 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8005390:	bf00      	nop
  }
}
 8005392:	bf00      	nop
 8005394:	370c      	adds	r7, #12
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	e000e010 	.word	0xe000e010
 80053a4:	46020c00 	.word	0x46020c00

080053a8 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80053ae:	4b19      	ldr	r3, [pc, #100]	@ (8005414 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f003 0304 	and.w	r3, r3, #4
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d002      	beq.n	80053c0 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80053ba:	2304      	movs	r3, #4
 80053bc:	607b      	str	r3, [r7, #4]
 80053be:	e021      	b.n	8005404 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 80053c0:	4b15      	ldr	r3, [pc, #84]	@ (8005418 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 80053c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053c6:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80053ca:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053d2:	d011      	beq.n	80053f8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053da:	d810      	bhi.n	80053fe <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d004      	beq.n	80053ec <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053e8:	d003      	beq.n	80053f2 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80053ea:	e008      	b.n	80053fe <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80053ec:	2300      	movs	r3, #0
 80053ee:	607b      	str	r3, [r7, #4]
        break;
 80053f0:	e008      	b.n	8005404 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80053f2:	2301      	movs	r3, #1
 80053f4:	607b      	str	r3, [r7, #4]
        break;
 80053f6:	e005      	b.n	8005404 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80053f8:	2302      	movs	r3, #2
 80053fa:	607b      	str	r3, [r7, #4]
        break;
 80053fc:	e002      	b.n	8005404 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80053fe:	2300      	movs	r3, #0
 8005400:	607b      	str	r3, [r7, #4]
        break;
 8005402:	bf00      	nop
    }
  }
  return systick_source;
 8005404:	687b      	ldr	r3, [r7, #4]
}
 8005406:	4618      	mov	r0, r3
 8005408:	370c      	adds	r7, #12
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	e000e010 	.word	0xe000e010
 8005418:	46020c00 	.word	0x46020c00

0800541c <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 800541c:	b480      	push	{r7}
 800541e:	b087      	sub	sp, #28
 8005420:	af00      	add	r7, sp, #0
 8005422:	60f8      	str	r0, [r7, #12]
 8005424:	460b      	mov	r3, r1
 8005426:	607a      	str	r2, [r7, #4]
 8005428:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800542a:	2300      	movs	r3, #0
 800542c:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800542e:	7afb      	ldrb	r3, [r7, #11]
 8005430:	2b02      	cmp	r3, #2
 8005432:	d011      	beq.n	8005458 <HAL_EXTI_RegisterCallback+0x3c>
 8005434:	2b02      	cmp	r3, #2
 8005436:	dc13      	bgt.n	8005460 <HAL_EXTI_RegisterCallback+0x44>
 8005438:	2b00      	cmp	r3, #0
 800543a:	d002      	beq.n	8005442 <HAL_EXTI_RegisterCallback+0x26>
 800543c:	2b01      	cmp	r3, #1
 800543e:	d007      	beq.n	8005450 <HAL_EXTI_RegisterCallback+0x34>
 8005440:	e00e      	b.n	8005460 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	687a      	ldr	r2, [r7, #4]
 8005446:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	609a      	str	r2, [r3, #8]
      break;
 800544e:	e00a      	b.n	8005466 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	605a      	str	r2, [r3, #4]
      break;
 8005456:	e006      	b.n	8005466 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	687a      	ldr	r2, [r7, #4]
 800545c:	609a      	str	r2, [r3, #8]
      break;
 800545e:	e002      	b.n	8005466 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 8005460:	2301      	movs	r3, #1
 8005462:	75fb      	strb	r3, [r7, #23]
      break;
 8005464:	bf00      	nop
  }

  return status;
 8005466:	7dfb      	ldrb	r3, [r7, #23]
}
 8005468:	4618      	mov	r0, r3
 800546a:	371c      	adds	r7, #28
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr

08005474 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
 800547c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d101      	bne.n	8005488 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e003      	b.n	8005490 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	683a      	ldr	r2, [r7, #0]
 800548c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800548e:	2300      	movs	r3, #0
  }
}
 8005490:	4618      	mov	r0, r3
 8005492:	370c      	adds	r7, #12
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr

0800549c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b086      	sub	sp, #24
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	0c1b      	lsrs	r3, r3, #16
 80054aa:	f003 0301 	and.w	r3, r3, #1
 80054ae:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 031f 	and.w	r3, r3, #31
 80054b8:	2201      	movs	r2, #1
 80054ba:	fa02 f303 	lsl.w	r3, r2, r3
 80054be:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	015a      	lsls	r2, r3, #5
 80054c4:	4b17      	ldr	r3, [pc, #92]	@ (8005524 <HAL_EXTI_IRQHandler+0x88>)
 80054c6:	4413      	add	r3, r2
 80054c8:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	693a      	ldr	r2, [r7, #16]
 80054d0:	4013      	ands	r3, r2
 80054d2:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d009      	beq.n	80054ee <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	693a      	ldr	r2, [r7, #16]
 80054de:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d002      	beq.n	80054ee <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	015a      	lsls	r2, r3, #5
 80054f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005528 <HAL_EXTI_IRQHandler+0x8c>)
 80054f4:	4413      	add	r3, r2
 80054f6:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	693a      	ldr	r2, [r7, #16]
 80054fe:	4013      	ands	r3, r2
 8005500:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d009      	beq.n	800551c <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	693a      	ldr	r2, [r7, #16]
 800550c:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d002      	beq.n	800551c <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	4798      	blx	r3
    }
  }
}
 800551c:	bf00      	nop
 800551e:	3718      	adds	r7, #24
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}
 8005524:	4602200c 	.word	0x4602200c
 8005528:	46022010 	.word	0x46022010

0800552c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800552c:	b480      	push	{r7}
 800552e:	b089      	sub	sp, #36	@ 0x24
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
 8005534:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8005536:	2300      	movs	r3, #0
 8005538:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800553e:	e1ba      	b.n	80058b6 <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	2101      	movs	r1, #1
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	fa01 f303 	lsl.w	r3, r1, r3
 800554c:	4013      	ands	r3, r2
 800554e:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2b00      	cmp	r3, #0
 8005558:	f000 81aa 	beq.w	80058b0 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a55      	ldr	r2, [pc, #340]	@ (80056b4 <HAL_GPIO_Init+0x188>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d15d      	bne.n	8005620 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 800556a:	2201      	movs	r2, #1
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	fa02 f303 	lsl.w	r3, r2, r3
 8005572:	43db      	mvns	r3, r3
 8005574:	69fa      	ldr	r2, [r7, #28]
 8005576:	4013      	ands	r3, r2
 8005578:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	f003 0201 	and.w	r2, r3, #1
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	fa02 f303 	lsl.w	r3, r2, r3
 8005588:	69fa      	ldr	r2, [r7, #28]
 800558a:	4313      	orrs	r3, r2
 800558c:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	69fa      	ldr	r2, [r7, #28]
 8005592:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8005594:	4a48      	ldr	r2, [pc, #288]	@ (80056b8 <HAL_GPIO_Init+0x18c>)
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800559c:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 800559e:	4a46      	ldr	r2, [pc, #280]	@ (80056b8 <HAL_GPIO_Init+0x18c>)
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	00db      	lsls	r3, r3, #3
 80055a4:	4413      	add	r3, r2
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	08da      	lsrs	r2, r3, #3
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	3208      	adds	r2, #8
 80055b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055b6:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 80055b8:	69bb      	ldr	r3, [r7, #24]
 80055ba:	f003 0307 	and.w	r3, r3, #7
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	220f      	movs	r2, #15
 80055c2:	fa02 f303 	lsl.w	r3, r2, r3
 80055c6:	43db      	mvns	r3, r3
 80055c8:	69fa      	ldr	r2, [r7, #28]
 80055ca:	4013      	ands	r3, r2
 80055cc:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 80055ce:	69bb      	ldr	r3, [r7, #24]
 80055d0:	f003 0307 	and.w	r3, r3, #7
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	220b      	movs	r2, #11
 80055d8:	fa02 f303 	lsl.w	r3, r2, r3
 80055dc:	69fa      	ldr	r2, [r7, #28]
 80055de:	4313      	orrs	r3, r2
 80055e0:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	08da      	lsrs	r2, r3, #3
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	3208      	adds	r2, #8
 80055ea:	69f9      	ldr	r1, [r7, #28]
 80055ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80055f6:	69bb      	ldr	r3, [r7, #24]
 80055f8:	005b      	lsls	r3, r3, #1
 80055fa:	2203      	movs	r2, #3
 80055fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005600:	43db      	mvns	r3, r3
 8005602:	69fa      	ldr	r2, [r7, #28]
 8005604:	4013      	ands	r3, r2
 8005606:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	005b      	lsls	r3, r3, #1
 800560c:	2202      	movs	r2, #2
 800560e:	fa02 f303 	lsl.w	r3, r2, r3
 8005612:	69fa      	ldr	r2, [r7, #28]
 8005614:	4313      	orrs	r3, r2
 8005616:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	69fa      	ldr	r2, [r7, #28]
 800561c:	601a      	str	r2, [r3, #0]
 800561e:	e067      	b.n	80056f0 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	2b02      	cmp	r3, #2
 8005626:	d003      	beq.n	8005630 <HAL_GPIO_Init+0x104>
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	2b12      	cmp	r3, #18
 800562e:	d145      	bne.n	80056bc <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	08da      	lsrs	r2, r3, #3
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	3208      	adds	r2, #8
 8005638:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800563c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	f003 0307 	and.w	r3, r3, #7
 8005644:	009b      	lsls	r3, r3, #2
 8005646:	220f      	movs	r2, #15
 8005648:	fa02 f303 	lsl.w	r3, r2, r3
 800564c:	43db      	mvns	r3, r3
 800564e:	69fa      	ldr	r2, [r7, #28]
 8005650:	4013      	ands	r3, r2
 8005652:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	691b      	ldr	r3, [r3, #16]
 8005658:	f003 020f 	and.w	r2, r3, #15
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	f003 0307 	and.w	r3, r3, #7
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	fa02 f303 	lsl.w	r3, r2, r3
 8005668:	69fa      	ldr	r2, [r7, #28]
 800566a:	4313      	orrs	r3, r2
 800566c:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	08da      	lsrs	r2, r3, #3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	3208      	adds	r2, #8
 8005676:	69f9      	ldr	r1, [r7, #28]
 8005678:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005682:	69bb      	ldr	r3, [r7, #24]
 8005684:	005b      	lsls	r3, r3, #1
 8005686:	2203      	movs	r2, #3
 8005688:	fa02 f303 	lsl.w	r3, r2, r3
 800568c:	43db      	mvns	r3, r3
 800568e:	69fa      	ldr	r2, [r7, #28]
 8005690:	4013      	ands	r3, r2
 8005692:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	f003 0203 	and.w	r2, r3, #3
 800569c:	69bb      	ldr	r3, [r7, #24]
 800569e:	005b      	lsls	r3, r3, #1
 80056a0:	fa02 f303 	lsl.w	r3, r2, r3
 80056a4:	69fa      	ldr	r2, [r7, #28]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	69fa      	ldr	r2, [r7, #28]
 80056ae:	601a      	str	r2, [r3, #0]
 80056b0:	e01e      	b.n	80056f0 <HAL_GPIO_Init+0x1c4>
 80056b2:	bf00      	nop
 80056b4:	46020000 	.word	0x46020000
 80056b8:	08010a04 	.word	0x08010a04
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80056c2:	69bb      	ldr	r3, [r7, #24]
 80056c4:	005b      	lsls	r3, r3, #1
 80056c6:	2203      	movs	r2, #3
 80056c8:	fa02 f303 	lsl.w	r3, r2, r3
 80056cc:	43db      	mvns	r3, r3
 80056ce:	69fa      	ldr	r2, [r7, #28]
 80056d0:	4013      	ands	r3, r2
 80056d2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f003 0203 	and.w	r2, r3, #3
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	005b      	lsls	r3, r3, #1
 80056e0:	fa02 f303 	lsl.w	r3, r2, r3
 80056e4:	69fa      	ldr	r2, [r7, #28]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	69fa      	ldr	r2, [r7, #28]
 80056ee:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	d00b      	beq.n	8005710 <HAL_GPIO_Init+0x1e4>
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	2b02      	cmp	r3, #2
 80056fe:	d007      	beq.n	8005710 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005704:	2b11      	cmp	r3, #17
 8005706:	d003      	beq.n	8005710 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	2b12      	cmp	r3, #18
 800570e:	d130      	bne.n	8005772 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	005b      	lsls	r3, r3, #1
 800571a:	2203      	movs	r2, #3
 800571c:	fa02 f303 	lsl.w	r3, r2, r3
 8005720:	43db      	mvns	r3, r3
 8005722:	69fa      	ldr	r2, [r7, #28]
 8005724:	4013      	ands	r3, r2
 8005726:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	68da      	ldr	r2, [r3, #12]
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	005b      	lsls	r3, r3, #1
 8005730:	fa02 f303 	lsl.w	r3, r2, r3
 8005734:	69fa      	ldr	r2, [r7, #28]
 8005736:	4313      	orrs	r3, r2
 8005738:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	69fa      	ldr	r2, [r7, #28]
 800573e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8005746:	2201      	movs	r2, #1
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	fa02 f303 	lsl.w	r3, r2, r3
 800574e:	43db      	mvns	r3, r3
 8005750:	69fa      	ldr	r2, [r7, #28]
 8005752:	4013      	ands	r3, r2
 8005754:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	091b      	lsrs	r3, r3, #4
 800575c:	f003 0201 	and.w	r2, r3, #1
 8005760:	69bb      	ldr	r3, [r7, #24]
 8005762:	fa02 f303 	lsl.w	r3, r2, r3
 8005766:	69fa      	ldr	r2, [r7, #28]
 8005768:	4313      	orrs	r3, r2
 800576a:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	69fa      	ldr	r2, [r7, #28]
 8005770:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	2b03      	cmp	r3, #3
 8005778:	d017      	beq.n	80057aa <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	68db      	ldr	r3, [r3, #12]
 800577e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8005780:	69bb      	ldr	r3, [r7, #24]
 8005782:	005b      	lsls	r3, r3, #1
 8005784:	2203      	movs	r2, #3
 8005786:	fa02 f303 	lsl.w	r3, r2, r3
 800578a:	43db      	mvns	r3, r3
 800578c:	69fa      	ldr	r2, [r7, #28]
 800578e:	4013      	ands	r3, r2
 8005790:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	689a      	ldr	r2, [r3, #8]
 8005796:	69bb      	ldr	r3, [r7, #24]
 8005798:	005b      	lsls	r3, r3, #1
 800579a:	fa02 f303 	lsl.w	r3, r2, r3
 800579e:	69fa      	ldr	r2, [r7, #28]
 80057a0:	4313      	orrs	r3, r2
 80057a2:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	69fa      	ldr	r2, [r7, #28]
 80057a8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d07c      	beq.n	80058b0 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80057b6:	4a47      	ldr	r2, [pc, #284]	@ (80058d4 <HAL_GPIO_Init+0x3a8>)
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	089b      	lsrs	r3, r3, #2
 80057bc:	3318      	adds	r3, #24
 80057be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057c2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	f003 0303 	and.w	r3, r3, #3
 80057ca:	00db      	lsls	r3, r3, #3
 80057cc:	220f      	movs	r2, #15
 80057ce:	fa02 f303 	lsl.w	r3, r2, r3
 80057d2:	43db      	mvns	r3, r3
 80057d4:	69fa      	ldr	r2, [r7, #28]
 80057d6:	4013      	ands	r3, r2
 80057d8:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	0a9a      	lsrs	r2, r3, #10
 80057de:	4b3e      	ldr	r3, [pc, #248]	@ (80058d8 <HAL_GPIO_Init+0x3ac>)
 80057e0:	4013      	ands	r3, r2
 80057e2:	697a      	ldr	r2, [r7, #20]
 80057e4:	f002 0203 	and.w	r2, r2, #3
 80057e8:	00d2      	lsls	r2, r2, #3
 80057ea:	4093      	lsls	r3, r2
 80057ec:	69fa      	ldr	r2, [r7, #28]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80057f2:	4938      	ldr	r1, [pc, #224]	@ (80058d4 <HAL_GPIO_Init+0x3a8>)
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	089b      	lsrs	r3, r3, #2
 80057f8:	3318      	adds	r3, #24
 80057fa:	69fa      	ldr	r2, [r7, #28]
 80057fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8005800:	4b34      	ldr	r3, [pc, #208]	@ (80058d4 <HAL_GPIO_Init+0x3a8>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	43db      	mvns	r3, r3
 800580a:	69fa      	ldr	r2, [r7, #28]
 800580c:	4013      	ands	r3, r2
 800580e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005818:	2b00      	cmp	r3, #0
 800581a:	d003      	beq.n	8005824 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 800581c:	69fa      	ldr	r2, [r7, #28]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	4313      	orrs	r3, r2
 8005822:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8005824:	4a2b      	ldr	r2, [pc, #172]	@ (80058d4 <HAL_GPIO_Init+0x3a8>)
 8005826:	69fb      	ldr	r3, [r7, #28]
 8005828:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800582a:	4b2a      	ldr	r3, [pc, #168]	@ (80058d4 <HAL_GPIO_Init+0x3a8>)
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	43db      	mvns	r3, r3
 8005834:	69fa      	ldr	r2, [r7, #28]
 8005836:	4013      	ands	r3, r2
 8005838:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005842:	2b00      	cmp	r3, #0
 8005844:	d003      	beq.n	800584e <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 8005846:	69fa      	ldr	r2, [r7, #28]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	4313      	orrs	r3, r2
 800584c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 800584e:	4a21      	ldr	r2, [pc, #132]	@ (80058d4 <HAL_GPIO_Init+0x3a8>)
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8005854:	4b1f      	ldr	r3, [pc, #124]	@ (80058d4 <HAL_GPIO_Init+0x3a8>)
 8005856:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800585a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	43db      	mvns	r3, r3
 8005860:	69fa      	ldr	r2, [r7, #28]
 8005862:	4013      	ands	r3, r2
 8005864:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800586e:	2b00      	cmp	r3, #0
 8005870:	d003      	beq.n	800587a <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8005872:	69fa      	ldr	r2, [r7, #28]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	4313      	orrs	r3, r2
 8005878:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 800587a:	4a16      	ldr	r2, [pc, #88]	@ (80058d4 <HAL_GPIO_Init+0x3a8>)
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8005882:	4b14      	ldr	r3, [pc, #80]	@ (80058d4 <HAL_GPIO_Init+0x3a8>)
 8005884:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005888:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	43db      	mvns	r3, r3
 800588e:	69fa      	ldr	r2, [r7, #28]
 8005890:	4013      	ands	r3, r2
 8005892:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800589c:	2b00      	cmp	r3, #0
 800589e:	d003      	beq.n	80058a8 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 80058a0:	69fa      	ldr	r2, [r7, #28]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 80058a8:	4a0a      	ldr	r2, [pc, #40]	@ (80058d4 <HAL_GPIO_Init+0x3a8>)
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	3301      	adds	r3, #1
 80058b4:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	fa22 f303 	lsr.w	r3, r2, r3
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f47f ae3d 	bne.w	8005540 <HAL_GPIO_Init+0x14>
  }
}
 80058c6:	bf00      	nop
 80058c8:	bf00      	nop
 80058ca:	3724      	adds	r7, #36	@ 0x24
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr
 80058d4:	46022000 	.word	0x46022000
 80058d8:	002f7f7f 	.word	0x002f7f7f

080058dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	460b      	mov	r3, r1
 80058e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	691a      	ldr	r2, [r3, #16]
 80058ec:	887b      	ldrh	r3, [r7, #2]
 80058ee:	4013      	ands	r3, r2
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d002      	beq.n	80058fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80058f4:	2301      	movs	r3, #1
 80058f6:	73fb      	strb	r3, [r7, #15]
 80058f8:	e001      	b.n	80058fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80058fa:	2300      	movs	r3, #0
 80058fc:	73fb      	strb	r3, [r7, #15]
  }

  return bitstatus;
 80058fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005900:	4618      	mov	r0, r3
 8005902:	3714      	adds	r7, #20
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr

0800590c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800590c:	b480      	push	{r7}
 800590e:	b083      	sub	sp, #12
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	460b      	mov	r3, r1
 8005916:	807b      	strh	r3, [r7, #2]
 8005918:	4613      	mov	r3, r2
 800591a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800591c:	787b      	ldrb	r3, [r7, #1]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d003      	beq.n	800592a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005922:	887a      	ldrh	r2, [r7, #2]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8005928:	e002      	b.n	8005930 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 800592a:	887a      	ldrh	r2, [r7, #2]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005930:	bf00      	nop
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b082      	sub	sp, #8
 8005940:	af00      	add	r7, sp, #0
 8005942:	4603      	mov	r3, r0
 8005944:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8005946:	4b0f      	ldr	r3, [pc, #60]	@ (8005984 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8005948:	68da      	ldr	r2, [r3, #12]
 800594a:	88fb      	ldrh	r3, [r7, #6]
 800594c:	4013      	ands	r3, r2
 800594e:	2b00      	cmp	r3, #0
 8005950:	d006      	beq.n	8005960 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8005952:	4a0c      	ldr	r2, [pc, #48]	@ (8005984 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8005954:	88fb      	ldrh	r3, [r7, #6]
 8005956:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8005958:	88fb      	ldrh	r3, [r7, #6]
 800595a:	4618      	mov	r0, r3
 800595c:	f7fc fef2 	bl	8002744 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8005960:	4b08      	ldr	r3, [pc, #32]	@ (8005984 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8005962:	691a      	ldr	r2, [r3, #16]
 8005964:	88fb      	ldrh	r3, [r7, #6]
 8005966:	4013      	ands	r3, r2
 8005968:	2b00      	cmp	r3, #0
 800596a:	d006      	beq.n	800597a <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800596c:	4a05      	ldr	r2, [pc, #20]	@ (8005984 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800596e:	88fb      	ldrh	r3, [r7, #6]
 8005970:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8005972:	88fb      	ldrh	r3, [r7, #6]
 8005974:	4618      	mov	r0, r3
 8005976:	f000 f807 	bl	8005988 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800597a:	bf00      	nop
 800597c:	3708      	adds	r7, #8
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}
 8005982:	bf00      	nop
 8005984:	46022000 	.word	0x46022000

08005988 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
 800598e:	4603      	mov	r3, r0
 8005990:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8005992:	bf00      	nop
 8005994:	370c      	adds	r7, #12
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr
	...

080059a0 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059a8:	2300      	movs	r3, #0
 80059aa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80059ac:	4b0b      	ldr	r3, [pc, #44]	@ (80059dc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 0301 	and.w	r3, r3, #1
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d002      	beq.n	80059be <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80059b8:	2301      	movs	r3, #1
 80059ba:	73fb      	strb	r3, [r7, #15]
 80059bc:	e007      	b.n	80059ce <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80059be:	4b07      	ldr	r3, [pc, #28]	@ (80059dc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f023 0204 	bic.w	r2, r3, #4
 80059c6:	4905      	ldr	r1, [pc, #20]	@ (80059dc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	600b      	str	r3, [r1, #0]
  }

  return status;
 80059ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3714      	adds	r7, #20
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr
 80059dc:	40030400 	.word	0x40030400

080059e0 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80059e0:	b480      	push	{r7}
 80059e2:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80059e4:	4b05      	ldr	r3, [pc, #20]	@ (80059fc <HAL_ICACHE_Enable+0x1c>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a04      	ldr	r2, [pc, #16]	@ (80059fc <HAL_ICACHE_Enable+0x1c>)
 80059ea:	f043 0301 	orr.w	r3, r3, #1
 80059ee:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80059f0:	2300      	movs	r3, #0
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr
 80059fc:	40030400 	.word	0x40030400

08005a00 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b085      	sub	sp, #20
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8005a08:	4b39      	ldr	r3, [pc, #228]	@ (8005af0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005a0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005a10:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8005a12:	68ba      	ldr	r2, [r7, #8]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d10b      	bne.n	8005a32 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a20:	d905      	bls.n	8005a2e <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005a22:	4b33      	ldr	r3, [pc, #204]	@ (8005af0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	4a32      	ldr	r2, [pc, #200]	@ (8005af0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005a28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a2c:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	e057      	b.n	8005ae2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a38:	d90a      	bls.n	8005a50 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8005a3a:	4b2d      	ldr	r3, [pc, #180]	@ (8005af0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	4a2a      	ldr	r2, [pc, #168]	@ (8005af0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005a48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a4c:	60d3      	str	r3, [r2, #12]
 8005a4e:	e007      	b.n	8005a60 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8005a50:	4b27      	ldr	r3, [pc, #156]	@ (8005af0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005a52:	68db      	ldr	r3, [r3, #12]
 8005a54:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005a58:	4925      	ldr	r1, [pc, #148]	@ (8005af0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8005a60:	4b24      	ldr	r3, [pc, #144]	@ (8005af4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a24      	ldr	r2, [pc, #144]	@ (8005af8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8005a66:	fba2 2303 	umull	r2, r3, r2, r3
 8005a6a:	099b      	lsrs	r3, r3, #6
 8005a6c:	2232      	movs	r2, #50	@ 0x32
 8005a6e:	fb02 f303 	mul.w	r3, r2, r3
 8005a72:	4a21      	ldr	r2, [pc, #132]	@ (8005af8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8005a74:	fba2 2303 	umull	r2, r3, r2, r3
 8005a78:	099b      	lsrs	r3, r3, #6
 8005a7a:	3301      	adds	r3, #1
 8005a7c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8005a7e:	e002      	b.n	8005a86 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	3b01      	subs	r3, #1
 8005a84:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8005a86:	4b1a      	ldr	r3, [pc, #104]	@ (8005af0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005a88:	68db      	ldr	r3, [r3, #12]
 8005a8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d102      	bne.n	8005a98 <HAL_PWREx_ControlVoltageScaling+0x98>
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d1f3      	bne.n	8005a80 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d01b      	beq.n	8005ad6 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8005a9e:	4b15      	ldr	r3, [pc, #84]	@ (8005af4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a15      	ldr	r2, [pc, #84]	@ (8005af8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8005aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa8:	099b      	lsrs	r3, r3, #6
 8005aaa:	2232      	movs	r2, #50	@ 0x32
 8005aac:	fb02 f303 	mul.w	r3, r2, r3
 8005ab0:	4a11      	ldr	r2, [pc, #68]	@ (8005af8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8005ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ab6:	099b      	lsrs	r3, r3, #6
 8005ab8:	3301      	adds	r3, #1
 8005aba:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8005abc:	e002      	b.n	8005ac4 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	3b01      	subs	r3, #1
 8005ac2:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8005ac4:	4b0a      	ldr	r3, [pc, #40]	@ (8005af0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005ac6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ac8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d102      	bne.n	8005ad6 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d1f3      	bne.n	8005abe <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d101      	bne.n	8005ae0 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8005adc:	2303      	movs	r3, #3
 8005ade:	e000      	b.n	8005ae2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8005ae0:	2300      	movs	r3, #0
}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	3714      	adds	r7, #20
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr
 8005aee:	bf00      	nop
 8005af0:	46020800 	.word	0x46020800
 8005af4:	20000058 	.word	0x20000058
 8005af8:	10624dd3 	.word	0x10624dd3

08005afc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005afc:	b480      	push	{r7}
 8005afe:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8005b00:	4b04      	ldr	r3, [pc, #16]	@ (8005b14 <HAL_PWREx_GetVoltageRange+0x18>)
 8005b02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr
 8005b12:	bf00      	nop
 8005b14:	46020800 	.word	0x46020800

08005b18 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b085      	sub	sp, #20
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8005b20:	4b22      	ldr	r3, [pc, #136]	@ (8005bac <HAL_PWREx_ConfigSupply+0x94>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a22      	ldr	r2, [pc, #136]	@ (8005bb0 <HAL_PWREx_ConfigSupply+0x98>)
 8005b26:	fba2 2303 	umull	r2, r3, r2, r3
 8005b2a:	099b      	lsrs	r3, r3, #6
 8005b2c:	2232      	movs	r2, #50	@ 0x32
 8005b2e:	fb02 f303 	mul.w	r3, r2, r3
 8005b32:	4a1f      	ldr	r2, [pc, #124]	@ (8005bb0 <HAL_PWREx_ConfigSupply+0x98>)
 8005b34:	fba2 2303 	umull	r2, r3, r2, r3
 8005b38:	099b      	lsrs	r3, r3, #6
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d113      	bne.n	8005b6c <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8005b44:	4b1b      	ldr	r3, [pc, #108]	@ (8005bb4 <HAL_PWREx_ConfigSupply+0x9c>)
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	4a1a      	ldr	r2, [pc, #104]	@ (8005bb4 <HAL_PWREx_ConfigSupply+0x9c>)
 8005b4a:	f023 0302 	bic.w	r3, r3, #2
 8005b4e:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005b50:	e002      	b.n	8005b58 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	3b01      	subs	r3, #1
 8005b56:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005b58:	4b16      	ldr	r3, [pc, #88]	@ (8005bb4 <HAL_PWREx_ConfigSupply+0x9c>)
 8005b5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b5c:	f003 0302 	and.w	r3, r3, #2
 8005b60:	2b02      	cmp	r3, #2
 8005b62:	d116      	bne.n	8005b92 <HAL_PWREx_ConfigSupply+0x7a>
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d1f3      	bne.n	8005b52 <HAL_PWREx_ConfigSupply+0x3a>
 8005b6a:	e012      	b.n	8005b92 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8005b6c:	4b11      	ldr	r3, [pc, #68]	@ (8005bb4 <HAL_PWREx_ConfigSupply+0x9c>)
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	4a10      	ldr	r2, [pc, #64]	@ (8005bb4 <HAL_PWREx_ConfigSupply+0x9c>)
 8005b72:	f043 0302 	orr.w	r3, r3, #2
 8005b76:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005b78:	e002      	b.n	8005b80 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	3b01      	subs	r3, #1
 8005b7e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005b80:	4b0c      	ldr	r3, [pc, #48]	@ (8005bb4 <HAL_PWREx_ConfigSupply+0x9c>)
 8005b82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b84:	f003 0302 	and.w	r3, r3, #2
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d102      	bne.n	8005b92 <HAL_PWREx_ConfigSupply+0x7a>
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d1f3      	bne.n	8005b7a <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d101      	bne.n	8005b9c <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8005b98:	2303      	movs	r3, #3
 8005b9a:	e000      	b.n	8005b9e <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8005b9c:	2300      	movs	r3, #0
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	3714      	adds	r7, #20
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop
 8005bac:	20000058 	.word	0x20000058
 8005bb0:	10624dd3 	.word	0x10624dd3
 8005bb4:	46020800 	.word	0x46020800

08005bb8 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8005bbc:	4b05      	ldr	r3, [pc, #20]	@ (8005bd4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005bbe:	691b      	ldr	r3, [r3, #16]
 8005bc0:	4a04      	ldr	r2, [pc, #16]	@ (8005bd4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005bc2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005bc6:	6113      	str	r3, [r2, #16]
}
 8005bc8:	bf00      	nop
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr
 8005bd2:	bf00      	nop
 8005bd4:	46020800 	.word	0x46020800

08005bd8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 8005bdc:	4b05      	ldr	r3, [pc, #20]	@ (8005bf4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be0:	4a04      	ldr	r2, [pc, #16]	@ (8005bf4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005be2:	f043 0301 	orr.w	r3, r3, #1
 8005be6:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8005be8:	bf00      	nop
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr
 8005bf2:	bf00      	nop
 8005bf4:	46020800 	.word	0x46020800

08005bf8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b08e      	sub	sp, #56	@ 0x38
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8005c00:	2300      	movs	r3, #0
 8005c02:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d102      	bne.n	8005c12 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	f000 bec8 	b.w	80069a2 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c12:	4b99      	ldr	r3, [pc, #612]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005c14:	69db      	ldr	r3, [r3, #28]
 8005c16:	f003 030c 	and.w	r3, r3, #12
 8005c1a:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c1c:	4b96      	ldr	r3, [pc, #600]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c20:	f003 0303 	and.w	r3, r3, #3
 8005c24:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 0310 	and.w	r3, r3, #16
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	f000 816c 	beq.w	8005f0c <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d007      	beq.n	8005c4a <HAL_RCC_OscConfig+0x52>
 8005c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c3c:	2b0c      	cmp	r3, #12
 8005c3e:	f040 80de 	bne.w	8005dfe <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005c42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	f040 80da 	bne.w	8005dfe <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	69db      	ldr	r3, [r3, #28]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d102      	bne.n	8005c58 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	f000 bea5 	b.w	80069a2 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c5c:	4b86      	ldr	r3, [pc, #536]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d004      	beq.n	8005c72 <HAL_RCC_OscConfig+0x7a>
 8005c68:	4b83      	ldr	r3, [pc, #524]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005c70:	e005      	b.n	8005c7e <HAL_RCC_OscConfig+0x86>
 8005c72:	4b81      	ldr	r3, [pc, #516]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005c74:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005c78:	041b      	lsls	r3, r3, #16
 8005c7a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d255      	bcs.n	8005d2e <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d10a      	bne.n	8005c9e <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f001 f9dd 	bl	800704c <RCC_SetFlashLatencyFromMSIRange>
 8005c92:	4603      	mov	r3, r0
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d002      	beq.n	8005c9e <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	f000 be82 	b.w	80069a2 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8005c9e:	4b76      	ldr	r3, [pc, #472]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	4a75      	ldr	r2, [pc, #468]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005ca4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005ca8:	6093      	str	r3, [r2, #8]
 8005caa:	4b73      	ldr	r3, [pc, #460]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb6:	4970      	ldr	r1, [pc, #448]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005cc4:	d309      	bcc.n	8005cda <HAL_RCC_OscConfig+0xe2>
 8005cc6:	4b6c      	ldr	r3, [pc, #432]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005cc8:	68db      	ldr	r3, [r3, #12]
 8005cca:	f023 021f 	bic.w	r2, r3, #31
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a1b      	ldr	r3, [r3, #32]
 8005cd2:	4969      	ldr	r1, [pc, #420]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	60cb      	str	r3, [r1, #12]
 8005cd8:	e07e      	b.n	8005dd8 <HAL_RCC_OscConfig+0x1e0>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	da0a      	bge.n	8005cf8 <HAL_RCC_OscConfig+0x100>
 8005ce2:	4b65      	ldr	r3, [pc, #404]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005ce4:	68db      	ldr	r3, [r3, #12]
 8005ce6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a1b      	ldr	r3, [r3, #32]
 8005cee:	015b      	lsls	r3, r3, #5
 8005cf0:	4961      	ldr	r1, [pc, #388]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	60cb      	str	r3, [r1, #12]
 8005cf6:	e06f      	b.n	8005dd8 <HAL_RCC_OscConfig+0x1e0>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d00:	d30a      	bcc.n	8005d18 <HAL_RCC_OscConfig+0x120>
 8005d02:	4b5d      	ldr	r3, [pc, #372]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005d04:	68db      	ldr	r3, [r3, #12]
 8005d06:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6a1b      	ldr	r3, [r3, #32]
 8005d0e:	029b      	lsls	r3, r3, #10
 8005d10:	4959      	ldr	r1, [pc, #356]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005d12:	4313      	orrs	r3, r2
 8005d14:	60cb      	str	r3, [r1, #12]
 8005d16:	e05f      	b.n	8005dd8 <HAL_RCC_OscConfig+0x1e0>
 8005d18:	4b57      	ldr	r3, [pc, #348]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005d1a:	68db      	ldr	r3, [r3, #12]
 8005d1c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6a1b      	ldr	r3, [r3, #32]
 8005d24:	03db      	lsls	r3, r3, #15
 8005d26:	4954      	ldr	r1, [pc, #336]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	60cb      	str	r3, [r1, #12]
 8005d2c:	e054      	b.n	8005dd8 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8005d2e:	4b52      	ldr	r3, [pc, #328]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	4a51      	ldr	r2, [pc, #324]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005d34:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005d38:	6093      	str	r3, [r2, #8]
 8005d3a:	4b4f      	ldr	r3, [pc, #316]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d46:	494c      	ldr	r1, [pc, #304]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d50:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005d54:	d309      	bcc.n	8005d6a <HAL_RCC_OscConfig+0x172>
 8005d56:	4b48      	ldr	r3, [pc, #288]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	f023 021f 	bic.w	r2, r3, #31
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6a1b      	ldr	r3, [r3, #32]
 8005d62:	4945      	ldr	r1, [pc, #276]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005d64:	4313      	orrs	r3, r2
 8005d66:	60cb      	str	r3, [r1, #12]
 8005d68:	e028      	b.n	8005dbc <HAL_RCC_OscConfig+0x1c4>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	da0a      	bge.n	8005d88 <HAL_RCC_OscConfig+0x190>
 8005d72:	4b41      	ldr	r3, [pc, #260]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	015b      	lsls	r3, r3, #5
 8005d80:	493d      	ldr	r1, [pc, #244]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	60cb      	str	r3, [r1, #12]
 8005d86:	e019      	b.n	8005dbc <HAL_RCC_OscConfig+0x1c4>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d90:	d30a      	bcc.n	8005da8 <HAL_RCC_OscConfig+0x1b0>
 8005d92:	4b39      	ldr	r3, [pc, #228]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005d94:	68db      	ldr	r3, [r3, #12]
 8005d96:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6a1b      	ldr	r3, [r3, #32]
 8005d9e:	029b      	lsls	r3, r3, #10
 8005da0:	4935      	ldr	r1, [pc, #212]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005da2:	4313      	orrs	r3, r2
 8005da4:	60cb      	str	r3, [r1, #12]
 8005da6:	e009      	b.n	8005dbc <HAL_RCC_OscConfig+0x1c4>
 8005da8:	4b33      	ldr	r3, [pc, #204]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005daa:	68db      	ldr	r3, [r3, #12]
 8005dac:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6a1b      	ldr	r3, [r3, #32]
 8005db4:	03db      	lsls	r3, r3, #15
 8005db6:	4930      	ldr	r1, [pc, #192]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005db8:	4313      	orrs	r3, r2
 8005dba:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d10a      	bne.n	8005dd8 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f001 f940 	bl	800704c <RCC_SetFlashLatencyFromMSIRange>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d002      	beq.n	8005dd8 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	f000 bde5 	b.w	80069a2 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8005dd8:	f001 f8e2 	bl	8006fa0 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005ddc:	4b27      	ldr	r3, [pc, #156]	@ (8005e7c <HAL_RCC_OscConfig+0x284>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4618      	mov	r0, r3
 8005de2:	f7ff f8cd 	bl	8004f80 <HAL_InitTick>
 8005de6:	4603      	mov	r3, r0
 8005de8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8005dec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	f000 808a 	beq.w	8005f0a <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8005df6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005dfa:	f000 bdd2 	b.w	80069a2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	69db      	ldr	r3, [r3, #28]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d066      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8005e06:	4b1c      	ldr	r3, [pc, #112]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a1b      	ldr	r2, [pc, #108]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005e0c:	f043 0301 	orr.w	r3, r3, #1
 8005e10:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005e12:	f7ff f93f 	bl	8005094 <HAL_GetTick>
 8005e16:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005e18:	e009      	b.n	8005e2e <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005e1a:	f7ff f93b 	bl	8005094 <HAL_GetTick>
 8005e1e:	4602      	mov	r2, r0
 8005e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e22:	1ad3      	subs	r3, r2, r3
 8005e24:	2b02      	cmp	r3, #2
 8005e26:	d902      	bls.n	8005e2e <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8005e28:	2303      	movs	r3, #3
 8005e2a:	f000 bdba 	b.w	80069a2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005e2e:	4b12      	ldr	r3, [pc, #72]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0304 	and.w	r3, r3, #4
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d0ef      	beq.n	8005e1a <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8005e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	4a0e      	ldr	r2, [pc, #56]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005e40:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005e44:	6093      	str	r3, [r2, #8]
 8005e46:	4b0c      	ldr	r3, [pc, #48]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e52:	4909      	ldr	r1, [pc, #36]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005e54:	4313      	orrs	r3, r2
 8005e56:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005e60:	d30e      	bcc.n	8005e80 <HAL_RCC_OscConfig+0x288>
 8005e62:	4b05      	ldr	r3, [pc, #20]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005e64:	68db      	ldr	r3, [r3, #12]
 8005e66:	f023 021f 	bic.w	r2, r3, #31
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a1b      	ldr	r3, [r3, #32]
 8005e6e:	4902      	ldr	r1, [pc, #8]	@ (8005e78 <HAL_RCC_OscConfig+0x280>)
 8005e70:	4313      	orrs	r3, r2
 8005e72:	60cb      	str	r3, [r1, #12]
 8005e74:	e04a      	b.n	8005f0c <HAL_RCC_OscConfig+0x314>
 8005e76:	bf00      	nop
 8005e78:	46020c00 	.word	0x46020c00
 8005e7c:	20000078 	.word	0x20000078
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	da0a      	bge.n	8005e9e <HAL_RCC_OscConfig+0x2a6>
 8005e88:	4b98      	ldr	r3, [pc, #608]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005e8a:	68db      	ldr	r3, [r3, #12]
 8005e8c:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6a1b      	ldr	r3, [r3, #32]
 8005e94:	015b      	lsls	r3, r3, #5
 8005e96:	4995      	ldr	r1, [pc, #596]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	60cb      	str	r3, [r1, #12]
 8005e9c:	e036      	b.n	8005f0c <HAL_RCC_OscConfig+0x314>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ea6:	d30a      	bcc.n	8005ebe <HAL_RCC_OscConfig+0x2c6>
 8005ea8:	4b90      	ldr	r3, [pc, #576]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005eaa:	68db      	ldr	r3, [r3, #12]
 8005eac:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6a1b      	ldr	r3, [r3, #32]
 8005eb4:	029b      	lsls	r3, r3, #10
 8005eb6:	498d      	ldr	r1, [pc, #564]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	60cb      	str	r3, [r1, #12]
 8005ebc:	e026      	b.n	8005f0c <HAL_RCC_OscConfig+0x314>
 8005ebe:	4b8b      	ldr	r3, [pc, #556]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005ec0:	68db      	ldr	r3, [r3, #12]
 8005ec2:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6a1b      	ldr	r3, [r3, #32]
 8005eca:	03db      	lsls	r3, r3, #15
 8005ecc:	4987      	ldr	r1, [pc, #540]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	60cb      	str	r3, [r1, #12]
 8005ed2:	e01b      	b.n	8005f0c <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8005ed4:	4b85      	ldr	r3, [pc, #532]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a84      	ldr	r2, [pc, #528]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005eda:	f023 0301 	bic.w	r3, r3, #1
 8005ede:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005ee0:	f7ff f8d8 	bl	8005094 <HAL_GetTick>
 8005ee4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8005ee6:	e009      	b.n	8005efc <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005ee8:	f7ff f8d4 	bl	8005094 <HAL_GetTick>
 8005eec:	4602      	mov	r2, r0
 8005eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ef0:	1ad3      	subs	r3, r2, r3
 8005ef2:	2b02      	cmp	r3, #2
 8005ef4:	d902      	bls.n	8005efc <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8005ef6:	2303      	movs	r3, #3
 8005ef8:	f000 bd53 	b.w	80069a2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8005efc:	4b7b      	ldr	r3, [pc, #492]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f003 0304 	and.w	r3, r3, #4
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d1ef      	bne.n	8005ee8 <HAL_RCC_OscConfig+0x2f0>
 8005f08:	e000      	b.n	8005f0c <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005f0a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 0301 	and.w	r3, r3, #1
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	f000 808b 	beq.w	8006030 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f1c:	2b08      	cmp	r3, #8
 8005f1e:	d005      	beq.n	8005f2c <HAL_RCC_OscConfig+0x334>
 8005f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f22:	2b0c      	cmp	r3, #12
 8005f24:	d109      	bne.n	8005f3a <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f28:	2b03      	cmp	r3, #3
 8005f2a:	d106      	bne.n	8005f3a <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d17d      	bne.n	8006030 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	f000 bd34 	b.w	80069a2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f42:	d106      	bne.n	8005f52 <HAL_RCC_OscConfig+0x35a>
 8005f44:	4b69      	ldr	r3, [pc, #420]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a68      	ldr	r2, [pc, #416]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005f4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f4e:	6013      	str	r3, [r2, #0]
 8005f50:	e041      	b.n	8005fd6 <HAL_RCC_OscConfig+0x3de>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f5a:	d112      	bne.n	8005f82 <HAL_RCC_OscConfig+0x38a>
 8005f5c:	4b63      	ldr	r3, [pc, #396]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a62      	ldr	r2, [pc, #392]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005f62:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005f66:	6013      	str	r3, [r2, #0]
 8005f68:	4b60      	ldr	r3, [pc, #384]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a5f      	ldr	r2, [pc, #380]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005f6e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005f72:	6013      	str	r3, [r2, #0]
 8005f74:	4b5d      	ldr	r3, [pc, #372]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a5c      	ldr	r2, [pc, #368]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005f7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f7e:	6013      	str	r3, [r2, #0]
 8005f80:	e029      	b.n	8005fd6 <HAL_RCC_OscConfig+0x3de>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8005f8a:	d112      	bne.n	8005fb2 <HAL_RCC_OscConfig+0x3ba>
 8005f8c:	4b57      	ldr	r3, [pc, #348]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a56      	ldr	r2, [pc, #344]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005f92:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005f96:	6013      	str	r3, [r2, #0]
 8005f98:	4b54      	ldr	r3, [pc, #336]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a53      	ldr	r2, [pc, #332]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005f9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005fa2:	6013      	str	r3, [r2, #0]
 8005fa4:	4b51      	ldr	r3, [pc, #324]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a50      	ldr	r2, [pc, #320]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005faa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fae:	6013      	str	r3, [r2, #0]
 8005fb0:	e011      	b.n	8005fd6 <HAL_RCC_OscConfig+0x3de>
 8005fb2:	4b4e      	ldr	r3, [pc, #312]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a4d      	ldr	r2, [pc, #308]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005fb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fbc:	6013      	str	r3, [r2, #0]
 8005fbe:	4b4b      	ldr	r3, [pc, #300]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a4a      	ldr	r2, [pc, #296]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005fc4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005fc8:	6013      	str	r3, [r2, #0]
 8005fca:	4b48      	ldr	r3, [pc, #288]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a47      	ldr	r2, [pc, #284]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005fd0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005fd4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d014      	beq.n	8006008 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8005fde:	f7ff f859 	bl	8005094 <HAL_GetTick>
 8005fe2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005fe4:	e009      	b.n	8005ffa <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fe6:	f7ff f855 	bl	8005094 <HAL_GetTick>
 8005fea:	4602      	mov	r2, r0
 8005fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fee:	1ad3      	subs	r3, r2, r3
 8005ff0:	2b64      	cmp	r3, #100	@ 0x64
 8005ff2:	d902      	bls.n	8005ffa <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8005ff4:	2303      	movs	r3, #3
 8005ff6:	f000 bcd4 	b.w	80069a2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ffa:	4b3c      	ldr	r3, [pc, #240]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006002:	2b00      	cmp	r3, #0
 8006004:	d0ef      	beq.n	8005fe6 <HAL_RCC_OscConfig+0x3ee>
 8006006:	e013      	b.n	8006030 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8006008:	f7ff f844 	bl	8005094 <HAL_GetTick>
 800600c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800600e:	e009      	b.n	8006024 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006010:	f7ff f840 	bl	8005094 <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	2b64      	cmp	r3, #100	@ 0x64
 800601c:	d902      	bls.n	8006024 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800601e:	2303      	movs	r3, #3
 8006020:	f000 bcbf 	b.w	80069a2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006024:	4b31      	ldr	r3, [pc, #196]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800602c:	2b00      	cmp	r3, #0
 800602e:	d1ef      	bne.n	8006010 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f003 0302 	and.w	r3, r3, #2
 8006038:	2b00      	cmp	r3, #0
 800603a:	d05f      	beq.n	80060fc <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800603c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603e:	2b04      	cmp	r3, #4
 8006040:	d005      	beq.n	800604e <HAL_RCC_OscConfig+0x456>
 8006042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006044:	2b0c      	cmp	r3, #12
 8006046:	d114      	bne.n	8006072 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800604a:	2b02      	cmp	r3, #2
 800604c:	d111      	bne.n	8006072 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d102      	bne.n	800605c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	f000 bca3 	b.w	80069a2 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800605c:	4b23      	ldr	r3, [pc, #140]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 800605e:	691b      	ldr	r3, [r3, #16]
 8006060:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	691b      	ldr	r3, [r3, #16]
 8006068:	041b      	lsls	r3, r3, #16
 800606a:	4920      	ldr	r1, [pc, #128]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 800606c:	4313      	orrs	r3, r2
 800606e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006070:	e044      	b.n	80060fc <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	68db      	ldr	r3, [r3, #12]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d024      	beq.n	80060c4 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800607a:	4b1c      	ldr	r3, [pc, #112]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a1b      	ldr	r2, [pc, #108]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 8006080:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006084:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006086:	f7ff f805 	bl	8005094 <HAL_GetTick>
 800608a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800608c:	e009      	b.n	80060a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800608e:	f7ff f801 	bl	8005094 <HAL_GetTick>
 8006092:	4602      	mov	r2, r0
 8006094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006096:	1ad3      	subs	r3, r2, r3
 8006098:	2b02      	cmp	r3, #2
 800609a:	d902      	bls.n	80060a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800609c:	2303      	movs	r3, #3
 800609e:	f000 bc80 	b.w	80069a2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80060a2:	4b12      	ldr	r3, [pc, #72]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d0ef      	beq.n	800608e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80060ae:	4b0f      	ldr	r3, [pc, #60]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	691b      	ldr	r3, [r3, #16]
 80060ba:	041b      	lsls	r3, r3, #16
 80060bc:	490b      	ldr	r1, [pc, #44]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 80060be:	4313      	orrs	r3, r2
 80060c0:	610b      	str	r3, [r1, #16]
 80060c2:	e01b      	b.n	80060fc <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80060c4:	4b09      	ldr	r3, [pc, #36]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a08      	ldr	r2, [pc, #32]	@ (80060ec <HAL_RCC_OscConfig+0x4f4>)
 80060ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060ce:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80060d0:	f7fe ffe0 	bl	8005094 <HAL_GetTick>
 80060d4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80060d6:	e00b      	b.n	80060f0 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060d8:	f7fe ffdc 	bl	8005094 <HAL_GetTick>
 80060dc:	4602      	mov	r2, r0
 80060de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060e0:	1ad3      	subs	r3, r2, r3
 80060e2:	2b02      	cmp	r3, #2
 80060e4:	d904      	bls.n	80060f0 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80060e6:	2303      	movs	r3, #3
 80060e8:	f000 bc5b 	b.w	80069a2 <HAL_RCC_OscConfig+0xdaa>
 80060ec:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80060f0:	4baf      	ldr	r3, [pc, #700]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d1ed      	bne.n	80060d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f003 0308 	and.w	r3, r3, #8
 8006104:	2b00      	cmp	r3, #0
 8006106:	f000 80c8 	beq.w	800629a <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800610a:	2300      	movs	r3, #0
 800610c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006110:	4ba7      	ldr	r3, [pc, #668]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 8006112:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006116:	f003 0304 	and.w	r3, r3, #4
 800611a:	2b00      	cmp	r3, #0
 800611c:	d111      	bne.n	8006142 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800611e:	4ba4      	ldr	r3, [pc, #656]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 8006120:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006124:	4aa2      	ldr	r2, [pc, #648]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 8006126:	f043 0304 	orr.w	r3, r3, #4
 800612a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800612e:	4ba0      	ldr	r3, [pc, #640]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 8006130:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006134:	f003 0304 	and.w	r3, r3, #4
 8006138:	617b      	str	r3, [r7, #20]
 800613a:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 800613c:	2301      	movs	r3, #1
 800613e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006142:	4b9c      	ldr	r3, [pc, #624]	@ (80063b4 <HAL_RCC_OscConfig+0x7bc>)
 8006144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006146:	f003 0301 	and.w	r3, r3, #1
 800614a:	2b00      	cmp	r3, #0
 800614c:	d119      	bne.n	8006182 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800614e:	4b99      	ldr	r3, [pc, #612]	@ (80063b4 <HAL_RCC_OscConfig+0x7bc>)
 8006150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006152:	4a98      	ldr	r2, [pc, #608]	@ (80063b4 <HAL_RCC_OscConfig+0x7bc>)
 8006154:	f043 0301 	orr.w	r3, r3, #1
 8006158:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800615a:	f7fe ff9b 	bl	8005094 <HAL_GetTick>
 800615e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006160:	e009      	b.n	8006176 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006162:	f7fe ff97 	bl	8005094 <HAL_GetTick>
 8006166:	4602      	mov	r2, r0
 8006168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800616a:	1ad3      	subs	r3, r2, r3
 800616c:	2b02      	cmp	r3, #2
 800616e:	d902      	bls.n	8006176 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	f000 bc16 	b.w	80069a2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006176:	4b8f      	ldr	r3, [pc, #572]	@ (80063b4 <HAL_RCC_OscConfig+0x7bc>)
 8006178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800617a:	f003 0301 	and.w	r3, r3, #1
 800617e:	2b00      	cmp	r3, #0
 8006180:	d0ef      	beq.n	8006162 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	695b      	ldr	r3, [r3, #20]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d05f      	beq.n	800624a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800618a:	4b89      	ldr	r3, [pc, #548]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 800618c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006190:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	699a      	ldr	r2, [r3, #24]
 8006196:	6a3b      	ldr	r3, [r7, #32]
 8006198:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800619c:	429a      	cmp	r2, r3
 800619e:	d037      	beq.n	8006210 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80061a0:	6a3b      	ldr	r3, [r7, #32]
 80061a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d006      	beq.n	80061b8 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80061aa:	6a3b      	ldr	r3, [r7, #32]
 80061ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d101      	bne.n	80061b8 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e3f4      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80061b8:	6a3b      	ldr	r3, [r7, #32]
 80061ba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d01b      	beq.n	80061fa <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80061c2:	4b7b      	ldr	r3, [pc, #492]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 80061c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80061c8:	4a79      	ldr	r2, [pc, #484]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 80061ca:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80061ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80061d2:	f7fe ff5f 	bl	8005094 <HAL_GetTick>
 80061d6:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80061d8:	e008      	b.n	80061ec <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061da:	f7fe ff5b 	bl	8005094 <HAL_GetTick>
 80061de:	4602      	mov	r2, r0
 80061e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e2:	1ad3      	subs	r3, r2, r3
 80061e4:	2b05      	cmp	r3, #5
 80061e6:	d901      	bls.n	80061ec <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80061e8:	2303      	movs	r3, #3
 80061ea:	e3da      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80061ec:	4b70      	ldr	r3, [pc, #448]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 80061ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80061f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d1ef      	bne.n	80061da <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80061fa:	4b6d      	ldr	r3, [pc, #436]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 80061fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006200:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	699b      	ldr	r3, [r3, #24]
 8006208:	4969      	ldr	r1, [pc, #420]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 800620a:	4313      	orrs	r3, r2
 800620c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8006210:	4b67      	ldr	r3, [pc, #412]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 8006212:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006216:	4a66      	ldr	r2, [pc, #408]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 8006218:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800621c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8006220:	f7fe ff38 	bl	8005094 <HAL_GetTick>
 8006224:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8006226:	e008      	b.n	800623a <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006228:	f7fe ff34 	bl	8005094 <HAL_GetTick>
 800622c:	4602      	mov	r2, r0
 800622e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006230:	1ad3      	subs	r3, r2, r3
 8006232:	2b05      	cmp	r3, #5
 8006234:	d901      	bls.n	800623a <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8006236:	2303      	movs	r3, #3
 8006238:	e3b3      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800623a:	4b5d      	ldr	r3, [pc, #372]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 800623c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006240:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006244:	2b00      	cmp	r3, #0
 8006246:	d0ef      	beq.n	8006228 <HAL_RCC_OscConfig+0x630>
 8006248:	e01b      	b.n	8006282 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800624a:	4b59      	ldr	r3, [pc, #356]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 800624c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006250:	4a57      	ldr	r2, [pc, #348]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 8006252:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8006256:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800625a:	f7fe ff1b 	bl	8005094 <HAL_GetTick>
 800625e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8006260:	e008      	b.n	8006274 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006262:	f7fe ff17 	bl	8005094 <HAL_GetTick>
 8006266:	4602      	mov	r2, r0
 8006268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800626a:	1ad3      	subs	r3, r2, r3
 800626c:	2b05      	cmp	r3, #5
 800626e:	d901      	bls.n	8006274 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8006270:	2303      	movs	r3, #3
 8006272:	e396      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8006274:	4b4e      	ldr	r3, [pc, #312]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 8006276:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800627a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800627e:	2b00      	cmp	r3, #0
 8006280:	d1ef      	bne.n	8006262 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006282:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8006286:	2b01      	cmp	r3, #1
 8006288:	d107      	bne.n	800629a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800628a:	4b49      	ldr	r3, [pc, #292]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 800628c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006290:	4a47      	ldr	r2, [pc, #284]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 8006292:	f023 0304 	bic.w	r3, r3, #4
 8006296:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 0304 	and.w	r3, r3, #4
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	f000 8111 	beq.w	80064ca <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80062a8:	2300      	movs	r3, #0
 80062aa:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062ae:	4b40      	ldr	r3, [pc, #256]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 80062b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062b4:	f003 0304 	and.w	r3, r3, #4
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d111      	bne.n	80062e0 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062bc:	4b3c      	ldr	r3, [pc, #240]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 80062be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062c2:	4a3b      	ldr	r2, [pc, #236]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 80062c4:	f043 0304 	orr.w	r3, r3, #4
 80062c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80062cc:	4b38      	ldr	r3, [pc, #224]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 80062ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062d2:	f003 0304 	and.w	r3, r3, #4
 80062d6:	613b      	str	r3, [r7, #16]
 80062d8:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80062da:	2301      	movs	r3, #1
 80062dc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80062e0:	4b34      	ldr	r3, [pc, #208]	@ (80063b4 <HAL_RCC_OscConfig+0x7bc>)
 80062e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e4:	f003 0301 	and.w	r3, r3, #1
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d118      	bne.n	800631e <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80062ec:	4b31      	ldr	r3, [pc, #196]	@ (80063b4 <HAL_RCC_OscConfig+0x7bc>)
 80062ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062f0:	4a30      	ldr	r2, [pc, #192]	@ (80063b4 <HAL_RCC_OscConfig+0x7bc>)
 80062f2:	f043 0301 	orr.w	r3, r3, #1
 80062f6:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80062f8:	f7fe fecc 	bl	8005094 <HAL_GetTick>
 80062fc:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80062fe:	e008      	b.n	8006312 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006300:	f7fe fec8 	bl	8005094 <HAL_GetTick>
 8006304:	4602      	mov	r2, r0
 8006306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006308:	1ad3      	subs	r3, r2, r3
 800630a:	2b02      	cmp	r3, #2
 800630c:	d901      	bls.n	8006312 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800630e:	2303      	movs	r3, #3
 8006310:	e347      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006312:	4b28      	ldr	r3, [pc, #160]	@ (80063b4 <HAL_RCC_OscConfig+0x7bc>)
 8006314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006316:	f003 0301 	and.w	r3, r3, #1
 800631a:	2b00      	cmp	r3, #0
 800631c:	d0f0      	beq.n	8006300 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	f003 0301 	and.w	r3, r3, #1
 8006326:	2b00      	cmp	r3, #0
 8006328:	d01f      	beq.n	800636a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	f003 0304 	and.w	r3, r3, #4
 8006332:	2b00      	cmp	r3, #0
 8006334:	d010      	beq.n	8006358 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006336:	4b1e      	ldr	r3, [pc, #120]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 8006338:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800633c:	4a1c      	ldr	r2, [pc, #112]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 800633e:	f043 0304 	orr.w	r3, r3, #4
 8006342:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006346:	4b1a      	ldr	r3, [pc, #104]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 8006348:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800634c:	4a18      	ldr	r2, [pc, #96]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 800634e:	f043 0301 	orr.w	r3, r3, #1
 8006352:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006356:	e018      	b.n	800638a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006358:	4b15      	ldr	r3, [pc, #84]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 800635a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800635e:	4a14      	ldr	r2, [pc, #80]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 8006360:	f043 0301 	orr.w	r3, r3, #1
 8006364:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006368:	e00f      	b.n	800638a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800636a:	4b11      	ldr	r3, [pc, #68]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 800636c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006370:	4a0f      	ldr	r2, [pc, #60]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 8006372:	f023 0301 	bic.w	r3, r3, #1
 8006376:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800637a:	4b0d      	ldr	r3, [pc, #52]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 800637c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006380:	4a0b      	ldr	r2, [pc, #44]	@ (80063b0 <HAL_RCC_OscConfig+0x7b8>)
 8006382:	f023 0304 	bic.w	r3, r3, #4
 8006386:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d057      	beq.n	8006442 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8006392:	f7fe fe7f 	bl	8005094 <HAL_GetTick>
 8006396:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006398:	e00e      	b.n	80063b8 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800639a:	f7fe fe7b 	bl	8005094 <HAL_GetTick>
 800639e:	4602      	mov	r2, r0
 80063a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a2:	1ad3      	subs	r3, r2, r3
 80063a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d905      	bls.n	80063b8 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 80063ac:	2303      	movs	r3, #3
 80063ae:	e2f8      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
 80063b0:	46020c00 	.word	0x46020c00
 80063b4:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80063b8:	4b9c      	ldr	r3, [pc, #624]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 80063ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80063be:	f003 0302 	and.w	r3, r3, #2
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d0e9      	beq.n	800639a <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d01b      	beq.n	800640a <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80063d2:	4b96      	ldr	r3, [pc, #600]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 80063d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80063d8:	4a94      	ldr	r2, [pc, #592]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 80063da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80063e2:	e00a      	b.n	80063fa <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063e4:	f7fe fe56 	bl	8005094 <HAL_GetTick>
 80063e8:	4602      	mov	r2, r0
 80063ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ec:	1ad3      	subs	r3, r2, r3
 80063ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d901      	bls.n	80063fa <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 80063f6:	2303      	movs	r3, #3
 80063f8:	e2d3      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80063fa:	4b8c      	ldr	r3, [pc, #560]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 80063fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006400:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006404:	2b00      	cmp	r3, #0
 8006406:	d0ed      	beq.n	80063e4 <HAL_RCC_OscConfig+0x7ec>
 8006408:	e053      	b.n	80064b2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800640a:	4b88      	ldr	r3, [pc, #544]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 800640c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006410:	4a86      	ldr	r2, [pc, #536]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 8006412:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006416:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800641a:	e00a      	b.n	8006432 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800641c:	f7fe fe3a 	bl	8005094 <HAL_GetTick>
 8006420:	4602      	mov	r2, r0
 8006422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006424:	1ad3      	subs	r3, r2, r3
 8006426:	f241 3288 	movw	r2, #5000	@ 0x1388
 800642a:	4293      	cmp	r3, r2
 800642c:	d901      	bls.n	8006432 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800642e:	2303      	movs	r3, #3
 8006430:	e2b7      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006432:	4b7e      	ldr	r3, [pc, #504]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 8006434:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006438:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800643c:	2b00      	cmp	r3, #0
 800643e:	d1ed      	bne.n	800641c <HAL_RCC_OscConfig+0x824>
 8006440:	e037      	b.n	80064b2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8006442:	f7fe fe27 	bl	8005094 <HAL_GetTick>
 8006446:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006448:	e00a      	b.n	8006460 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800644a:	f7fe fe23 	bl	8005094 <HAL_GetTick>
 800644e:	4602      	mov	r2, r0
 8006450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006452:	1ad3      	subs	r3, r2, r3
 8006454:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006458:	4293      	cmp	r3, r2
 800645a:	d901      	bls.n	8006460 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 800645c:	2303      	movs	r3, #3
 800645e:	e2a0      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006460:	4b72      	ldr	r3, [pc, #456]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 8006462:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006466:	f003 0302 	and.w	r3, r3, #2
 800646a:	2b00      	cmp	r3, #0
 800646c:	d1ed      	bne.n	800644a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800646e:	4b6f      	ldr	r3, [pc, #444]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 8006470:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006474:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006478:	2b00      	cmp	r3, #0
 800647a:	d01a      	beq.n	80064b2 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800647c:	4b6b      	ldr	r3, [pc, #428]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 800647e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006482:	4a6a      	ldr	r2, [pc, #424]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 8006484:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006488:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800648c:	e00a      	b.n	80064a4 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800648e:	f7fe fe01 	bl	8005094 <HAL_GetTick>
 8006492:	4602      	mov	r2, r0
 8006494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006496:	1ad3      	subs	r3, r2, r3
 8006498:	f241 3288 	movw	r2, #5000	@ 0x1388
 800649c:	4293      	cmp	r3, r2
 800649e:	d901      	bls.n	80064a4 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80064a0:	2303      	movs	r3, #3
 80064a2:	e27e      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80064a4:	4b61      	ldr	r3, [pc, #388]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 80064a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80064aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d1ed      	bne.n	800648e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80064b2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	d107      	bne.n	80064ca <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80064ba:	4b5c      	ldr	r3, [pc, #368]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 80064bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064c0:	4a5a      	ldr	r2, [pc, #360]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 80064c2:	f023 0304 	bic.w	r3, r3, #4
 80064c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f003 0320 	and.w	r3, r3, #32
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d036      	beq.n	8006544 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d019      	beq.n	8006512 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 80064de:	4b53      	ldr	r3, [pc, #332]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a52      	ldr	r2, [pc, #328]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 80064e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80064e8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80064ea:	f7fe fdd3 	bl	8005094 <HAL_GetTick>
 80064ee:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80064f0:	e008      	b.n	8006504 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80064f2:	f7fe fdcf 	bl	8005094 <HAL_GetTick>
 80064f6:	4602      	mov	r2, r0
 80064f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064fa:	1ad3      	subs	r3, r2, r3
 80064fc:	2b02      	cmp	r3, #2
 80064fe:	d901      	bls.n	8006504 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8006500:	2303      	movs	r3, #3
 8006502:	e24e      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006504:	4b49      	ldr	r3, [pc, #292]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800650c:	2b00      	cmp	r3, #0
 800650e:	d0f0      	beq.n	80064f2 <HAL_RCC_OscConfig+0x8fa>
 8006510:	e018      	b.n	8006544 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8006512:	4b46      	ldr	r3, [pc, #280]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a45      	ldr	r2, [pc, #276]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 8006518:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800651c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800651e:	f7fe fdb9 	bl	8005094 <HAL_GetTick>
 8006522:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006524:	e008      	b.n	8006538 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006526:	f7fe fdb5 	bl	8005094 <HAL_GetTick>
 800652a:	4602      	mov	r2, r0
 800652c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800652e:	1ad3      	subs	r3, r2, r3
 8006530:	2b02      	cmp	r3, #2
 8006532:	d901      	bls.n	8006538 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8006534:	2303      	movs	r3, #3
 8006536:	e234      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006538:	4b3c      	ldr	r3, [pc, #240]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006540:	2b00      	cmp	r3, #0
 8006542:	d1f0      	bne.n	8006526 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800654c:	2b00      	cmp	r3, #0
 800654e:	d036      	beq.n	80065be <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006554:	2b00      	cmp	r3, #0
 8006556:	d019      	beq.n	800658c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8006558:	4b34      	ldr	r3, [pc, #208]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a33      	ldr	r2, [pc, #204]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 800655e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006562:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006564:	f7fe fd96 	bl	8005094 <HAL_GetTick>
 8006568:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800656a:	e008      	b.n	800657e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800656c:	f7fe fd92 	bl	8005094 <HAL_GetTick>
 8006570:	4602      	mov	r2, r0
 8006572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006574:	1ad3      	subs	r3, r2, r3
 8006576:	2b02      	cmp	r3, #2
 8006578:	d901      	bls.n	800657e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 800657a:	2303      	movs	r3, #3
 800657c:	e211      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800657e:	4b2b      	ldr	r3, [pc, #172]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006586:	2b00      	cmp	r3, #0
 8006588:	d0f0      	beq.n	800656c <HAL_RCC_OscConfig+0x974>
 800658a:	e018      	b.n	80065be <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 800658c:	4b27      	ldr	r3, [pc, #156]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a26      	ldr	r2, [pc, #152]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 8006592:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006596:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006598:	f7fe fd7c 	bl	8005094 <HAL_GetTick>
 800659c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800659e:	e008      	b.n	80065b2 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80065a0:	f7fe fd78 	bl	8005094 <HAL_GetTick>
 80065a4:	4602      	mov	r2, r0
 80065a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065a8:	1ad3      	subs	r3, r2, r3
 80065aa:	2b02      	cmp	r3, #2
 80065ac:	d901      	bls.n	80065b2 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 80065ae:	2303      	movs	r3, #3
 80065b0:	e1f7      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80065b2:	4b1e      	ldr	r3, [pc, #120]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d1f0      	bne.n	80065a0 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d07f      	beq.n	80066ca <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d062      	beq.n	8006698 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 80065d2:	4b16      	ldr	r3, [pc, #88]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	4a15      	ldr	r2, [pc, #84]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 80065d8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80065dc:	6093      	str	r3, [r2, #8]
 80065de:	4b13      	ldr	r3, [pc, #76]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ea:	4910      	ldr	r1, [pc, #64]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 80065ec:	4313      	orrs	r3, r2
 80065ee:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80065f8:	d309      	bcc.n	800660e <HAL_RCC_OscConfig+0xa16>
 80065fa:	4b0c      	ldr	r3, [pc, #48]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 80065fc:	68db      	ldr	r3, [r3, #12]
 80065fe:	f023 021f 	bic.w	r2, r3, #31
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6a1b      	ldr	r3, [r3, #32]
 8006606:	4909      	ldr	r1, [pc, #36]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 8006608:	4313      	orrs	r3, r2
 800660a:	60cb      	str	r3, [r1, #12]
 800660c:	e02a      	b.n	8006664 <HAL_RCC_OscConfig+0xa6c>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006612:	2b00      	cmp	r3, #0
 8006614:	da0c      	bge.n	8006630 <HAL_RCC_OscConfig+0xa38>
 8006616:	4b05      	ldr	r3, [pc, #20]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a1b      	ldr	r3, [r3, #32]
 8006622:	015b      	lsls	r3, r3, #5
 8006624:	4901      	ldr	r1, [pc, #4]	@ (800662c <HAL_RCC_OscConfig+0xa34>)
 8006626:	4313      	orrs	r3, r2
 8006628:	60cb      	str	r3, [r1, #12]
 800662a:	e01b      	b.n	8006664 <HAL_RCC_OscConfig+0xa6c>
 800662c:	46020c00 	.word	0x46020c00
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006634:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006638:	d30a      	bcc.n	8006650 <HAL_RCC_OscConfig+0xa58>
 800663a:	4ba1      	ldr	r3, [pc, #644]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 800663c:	68db      	ldr	r3, [r3, #12]
 800663e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6a1b      	ldr	r3, [r3, #32]
 8006646:	029b      	lsls	r3, r3, #10
 8006648:	499d      	ldr	r1, [pc, #628]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 800664a:	4313      	orrs	r3, r2
 800664c:	60cb      	str	r3, [r1, #12]
 800664e:	e009      	b.n	8006664 <HAL_RCC_OscConfig+0xa6c>
 8006650:	4b9b      	ldr	r3, [pc, #620]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6a1b      	ldr	r3, [r3, #32]
 800665c:	03db      	lsls	r3, r3, #15
 800665e:	4998      	ldr	r1, [pc, #608]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 8006660:	4313      	orrs	r3, r2
 8006662:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8006664:	4b96      	ldr	r3, [pc, #600]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a95      	ldr	r2, [pc, #596]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 800666a:	f043 0310 	orr.w	r3, r3, #16
 800666e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006670:	f7fe fd10 	bl	8005094 <HAL_GetTick>
 8006674:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8006676:	e008      	b.n	800668a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8006678:	f7fe fd0c 	bl	8005094 <HAL_GetTick>
 800667c:	4602      	mov	r2, r0
 800667e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006680:	1ad3      	subs	r3, r2, r3
 8006682:	2b02      	cmp	r3, #2
 8006684:	d901      	bls.n	800668a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	e18b      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800668a:	4b8d      	ldr	r3, [pc, #564]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 0320 	and.w	r3, r3, #32
 8006692:	2b00      	cmp	r3, #0
 8006694:	d0f0      	beq.n	8006678 <HAL_RCC_OscConfig+0xa80>
 8006696:	e018      	b.n	80066ca <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8006698:	4b89      	ldr	r3, [pc, #548]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a88      	ldr	r2, [pc, #544]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 800669e:	f023 0310 	bic.w	r3, r3, #16
 80066a2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80066a4:	f7fe fcf6 	bl	8005094 <HAL_GetTick>
 80066a8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80066aa:	e008      	b.n	80066be <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80066ac:	f7fe fcf2 	bl	8005094 <HAL_GetTick>
 80066b0:	4602      	mov	r2, r0
 80066b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b4:	1ad3      	subs	r3, r2, r3
 80066b6:	2b02      	cmp	r3, #2
 80066b8:	d901      	bls.n	80066be <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	e171      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80066be:	4b80      	ldr	r3, [pc, #512]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f003 0320 	and.w	r3, r3, #32
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d1f0      	bne.n	80066ac <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	f000 8166 	beq.w	80069a0 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 80066d4:	2300      	movs	r3, #0
 80066d6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80066da:	4b79      	ldr	r3, [pc, #484]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 80066dc:	69db      	ldr	r3, [r3, #28]
 80066de:	f003 030c 	and.w	r3, r3, #12
 80066e2:	2b0c      	cmp	r3, #12
 80066e4:	f000 80f2 	beq.w	80068cc <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066ec:	2b02      	cmp	r3, #2
 80066ee:	f040 80c5 	bne.w	800687c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80066f2:	4b73      	ldr	r3, [pc, #460]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a72      	ldr	r2, [pc, #456]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 80066f8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066fc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80066fe:	f7fe fcc9 	bl	8005094 <HAL_GetTick>
 8006702:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006704:	e008      	b.n	8006718 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006706:	f7fe fcc5 	bl	8005094 <HAL_GetTick>
 800670a:	4602      	mov	r2, r0
 800670c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800670e:	1ad3      	subs	r3, r2, r3
 8006710:	2b02      	cmp	r3, #2
 8006712:	d901      	bls.n	8006718 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8006714:	2303      	movs	r3, #3
 8006716:	e144      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006718:	4b69      	ldr	r3, [pc, #420]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006720:	2b00      	cmp	r3, #0
 8006722:	d1f0      	bne.n	8006706 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006724:	4b66      	ldr	r3, [pc, #408]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 8006726:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800672a:	f003 0304 	and.w	r3, r3, #4
 800672e:	2b00      	cmp	r3, #0
 8006730:	d111      	bne.n	8006756 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8006732:	4b63      	ldr	r3, [pc, #396]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 8006734:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006738:	4a61      	ldr	r2, [pc, #388]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 800673a:	f043 0304 	orr.w	r3, r3, #4
 800673e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006742:	4b5f      	ldr	r3, [pc, #380]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 8006744:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006748:	f003 0304 	and.w	r3, r3, #4
 800674c:	60fb      	str	r3, [r7, #12]
 800674e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8006750:	2301      	movs	r3, #1
 8006752:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8006756:	4b5b      	ldr	r3, [pc, #364]	@ (80068c4 <HAL_RCC_OscConfig+0xccc>)
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800675e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006762:	d102      	bne.n	800676a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8006764:	2301      	movs	r3, #1
 8006766:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800676a:	4b56      	ldr	r3, [pc, #344]	@ (80068c4 <HAL_RCC_OscConfig+0xccc>)
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	4a55      	ldr	r2, [pc, #340]	@ (80068c4 <HAL_RCC_OscConfig+0xccc>)
 8006770:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006774:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8006776:	4b52      	ldr	r3, [pc, #328]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 8006778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800677a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800677e:	f023 0303 	bic.w	r3, r3, #3
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8006786:	687a      	ldr	r2, [r7, #4]
 8006788:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800678a:	3a01      	subs	r2, #1
 800678c:	0212      	lsls	r2, r2, #8
 800678e:	4311      	orrs	r1, r2
 8006790:	687a      	ldr	r2, [r7, #4]
 8006792:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006794:	430a      	orrs	r2, r1
 8006796:	494a      	ldr	r1, [pc, #296]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 8006798:	4313      	orrs	r3, r2
 800679a:	628b      	str	r3, [r1, #40]	@ 0x28
 800679c:	4b48      	ldr	r3, [pc, #288]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 800679e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80067a0:	4b49      	ldr	r3, [pc, #292]	@ (80068c8 <HAL_RCC_OscConfig+0xcd0>)
 80067a2:	4013      	ands	r3, r2
 80067a4:	687a      	ldr	r2, [r7, #4]
 80067a6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80067a8:	3a01      	subs	r2, #1
 80067aa:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80067ae:	687a      	ldr	r2, [r7, #4]
 80067b0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80067b2:	3a01      	subs	r2, #1
 80067b4:	0252      	lsls	r2, r2, #9
 80067b6:	b292      	uxth	r2, r2
 80067b8:	4311      	orrs	r1, r2
 80067ba:	687a      	ldr	r2, [r7, #4]
 80067bc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80067be:	3a01      	subs	r2, #1
 80067c0:	0412      	lsls	r2, r2, #16
 80067c2:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80067c6:	4311      	orrs	r1, r2
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80067cc:	3a01      	subs	r2, #1
 80067ce:	0612      	lsls	r2, r2, #24
 80067d0:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80067d4:	430a      	orrs	r2, r1
 80067d6:	493a      	ldr	r1, [pc, #232]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 80067d8:	4313      	orrs	r3, r2
 80067da:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80067dc:	4b38      	ldr	r3, [pc, #224]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 80067de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067e0:	4a37      	ldr	r2, [pc, #220]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 80067e2:	f023 0310 	bic.w	r3, r3, #16
 80067e6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067ec:	4a34      	ldr	r2, [pc, #208]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 80067ee:	00db      	lsls	r3, r3, #3
 80067f0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80067f2:	4b33      	ldr	r3, [pc, #204]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 80067f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067f6:	4a32      	ldr	r2, [pc, #200]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 80067f8:	f043 0310 	orr.w	r3, r3, #16
 80067fc:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 80067fe:	4b30      	ldr	r3, [pc, #192]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 8006800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006802:	f023 020c 	bic.w	r2, r3, #12
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800680a:	492d      	ldr	r1, [pc, #180]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 800680c:	4313      	orrs	r3, r2
 800680e:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8006810:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006814:	2b01      	cmp	r3, #1
 8006816:	d105      	bne.n	8006824 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8006818:	4b2a      	ldr	r3, [pc, #168]	@ (80068c4 <HAL_RCC_OscConfig+0xccc>)
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	4a29      	ldr	r2, [pc, #164]	@ (80068c4 <HAL_RCC_OscConfig+0xccc>)
 800681e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006822:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8006824:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8006828:	2b01      	cmp	r3, #1
 800682a:	d107      	bne.n	800683c <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 800682c:	4b24      	ldr	r3, [pc, #144]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 800682e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006832:	4a23      	ldr	r2, [pc, #140]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 8006834:	f023 0304 	bic.w	r3, r3, #4
 8006838:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 800683c:	4b20      	ldr	r3, [pc, #128]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a1f      	ldr	r2, [pc, #124]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 8006842:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006846:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006848:	f7fe fc24 	bl	8005094 <HAL_GetTick>
 800684c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800684e:	e008      	b.n	8006862 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006850:	f7fe fc20 	bl	8005094 <HAL_GetTick>
 8006854:	4602      	mov	r2, r0
 8006856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006858:	1ad3      	subs	r3, r2, r3
 800685a:	2b02      	cmp	r3, #2
 800685c:	d901      	bls.n	8006862 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 800685e:	2303      	movs	r3, #3
 8006860:	e09f      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006862:	4b17      	ldr	r3, [pc, #92]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800686a:	2b00      	cmp	r3, #0
 800686c:	d0f0      	beq.n	8006850 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800686e:	4b14      	ldr	r3, [pc, #80]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 8006870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006872:	4a13      	ldr	r2, [pc, #76]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 8006874:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006878:	6293      	str	r3, [r2, #40]	@ 0x28
 800687a:	e091      	b.n	80069a0 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800687c:	4b10      	ldr	r3, [pc, #64]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a0f      	ldr	r2, [pc, #60]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 8006882:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006886:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006888:	f7fe fc04 	bl	8005094 <HAL_GetTick>
 800688c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800688e:	e008      	b.n	80068a2 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006890:	f7fe fc00 	bl	8005094 <HAL_GetTick>
 8006894:	4602      	mov	r2, r0
 8006896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006898:	1ad3      	subs	r3, r2, r3
 800689a:	2b02      	cmp	r3, #2
 800689c:	d901      	bls.n	80068a2 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	e07f      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80068a2:	4b07      	ldr	r3, [pc, #28]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d1f0      	bne.n	8006890 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80068ae:	4b04      	ldr	r3, [pc, #16]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 80068b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b2:	4a03      	ldr	r2, [pc, #12]	@ (80068c0 <HAL_RCC_OscConfig+0xcc8>)
 80068b4:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80068b8:	f023 0303 	bic.w	r3, r3, #3
 80068bc:	6293      	str	r3, [r2, #40]	@ 0x28
 80068be:	e06f      	b.n	80069a0 <HAL_RCC_OscConfig+0xda8>
 80068c0:	46020c00 	.word	0x46020c00
 80068c4:	46020800 	.word	0x46020800
 80068c8:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80068cc:	4b37      	ldr	r3, [pc, #220]	@ (80069ac <HAL_RCC_OscConfig+0xdb4>)
 80068ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068d0:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80068d2:	4b36      	ldr	r3, [pc, #216]	@ (80069ac <HAL_RCC_OscConfig+0xdb4>)
 80068d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068d6:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d039      	beq.n	8006954 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	f003 0203 	and.w	r2, r3, #3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068ea:	429a      	cmp	r2, r3
 80068ec:	d132      	bne.n	8006954 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80068ee:	69fb      	ldr	r3, [r7, #28]
 80068f0:	0a1b      	lsrs	r3, r3, #8
 80068f2:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068fa:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d129      	bne.n	8006954 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8006900:	69fb      	ldr	r3, [r7, #28]
 8006902:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800690a:	429a      	cmp	r2, r3
 800690c:	d122      	bne.n	8006954 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006918:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800691a:	429a      	cmp	r2, r3
 800691c:	d11a      	bne.n	8006954 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800691e:	69bb      	ldr	r3, [r7, #24]
 8006920:	0a5b      	lsrs	r3, r3, #9
 8006922:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800692a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800692c:	429a      	cmp	r2, r3
 800692e:	d111      	bne.n	8006954 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8006930:	69bb      	ldr	r3, [r7, #24]
 8006932:	0c1b      	lsrs	r3, r3, #16
 8006934:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800693c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800693e:	429a      	cmp	r2, r3
 8006940:	d108      	bne.n	8006954 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8006942:	69bb      	ldr	r3, [r7, #24]
 8006944:	0e1b      	lsrs	r3, r3, #24
 8006946:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800694e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006950:	429a      	cmp	r2, r3
 8006952:	d001      	beq.n	8006958 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8006954:	2301      	movs	r3, #1
 8006956:	e024      	b.n	80069a2 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006958:	4b14      	ldr	r3, [pc, #80]	@ (80069ac <HAL_RCC_OscConfig+0xdb4>)
 800695a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800695c:	08db      	lsrs	r3, r3, #3
 800695e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006966:	429a      	cmp	r2, r3
 8006968:	d01a      	beq.n	80069a0 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800696a:	4b10      	ldr	r3, [pc, #64]	@ (80069ac <HAL_RCC_OscConfig+0xdb4>)
 800696c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800696e:	4a0f      	ldr	r2, [pc, #60]	@ (80069ac <HAL_RCC_OscConfig+0xdb4>)
 8006970:	f023 0310 	bic.w	r3, r3, #16
 8006974:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006976:	f7fe fb8d 	bl	8005094 <HAL_GetTick>
 800697a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 800697c:	bf00      	nop
 800697e:	f7fe fb89 	bl	8005094 <HAL_GetTick>
 8006982:	4602      	mov	r2, r0
 8006984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006986:	4293      	cmp	r3, r2
 8006988:	d0f9      	beq.n	800697e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800698e:	4a07      	ldr	r2, [pc, #28]	@ (80069ac <HAL_RCC_OscConfig+0xdb4>)
 8006990:	00db      	lsls	r3, r3, #3
 8006992:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8006994:	4b05      	ldr	r3, [pc, #20]	@ (80069ac <HAL_RCC_OscConfig+0xdb4>)
 8006996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006998:	4a04      	ldr	r2, [pc, #16]	@ (80069ac <HAL_RCC_OscConfig+0xdb4>)
 800699a:	f043 0310 	orr.w	r3, r3, #16
 800699e:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 80069a0:	2300      	movs	r3, #0
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3738      	adds	r7, #56	@ 0x38
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}
 80069aa:	bf00      	nop
 80069ac:	46020c00 	.word	0x46020c00

080069b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b086      	sub	sp, #24
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d101      	bne.n	80069c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	e1d9      	b.n	8006d78 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80069c4:	4b9b      	ldr	r3, [pc, #620]	@ (8006c34 <HAL_RCC_ClockConfig+0x284>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f003 030f 	and.w	r3, r3, #15
 80069cc:	683a      	ldr	r2, [r7, #0]
 80069ce:	429a      	cmp	r2, r3
 80069d0:	d910      	bls.n	80069f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069d2:	4b98      	ldr	r3, [pc, #608]	@ (8006c34 <HAL_RCC_ClockConfig+0x284>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f023 020f 	bic.w	r2, r3, #15
 80069da:	4996      	ldr	r1, [pc, #600]	@ (8006c34 <HAL_RCC_ClockConfig+0x284>)
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	4313      	orrs	r3, r2
 80069e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069e2:	4b94      	ldr	r3, [pc, #592]	@ (8006c34 <HAL_RCC_ClockConfig+0x284>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f003 030f 	and.w	r3, r3, #15
 80069ea:	683a      	ldr	r2, [r7, #0]
 80069ec:	429a      	cmp	r2, r3
 80069ee:	d001      	beq.n	80069f4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80069f0:	2301      	movs	r3, #1
 80069f2:	e1c1      	b.n	8006d78 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f003 0310 	and.w	r3, r3, #16
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d010      	beq.n	8006a22 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	695a      	ldr	r2, [r3, #20]
 8006a04:	4b8c      	ldr	r3, [pc, #560]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a08:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d908      	bls.n	8006a22 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8006a10:	4b89      	ldr	r3, [pc, #548]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a14:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	695b      	ldr	r3, [r3, #20]
 8006a1c:	4986      	ldr	r1, [pc, #536]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f003 0308 	and.w	r3, r3, #8
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d012      	beq.n	8006a54 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	691a      	ldr	r2, [r3, #16]
 8006a32:	4b81      	ldr	r3, [pc, #516]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006a34:	6a1b      	ldr	r3, [r3, #32]
 8006a36:	091b      	lsrs	r3, r3, #4
 8006a38:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a3c:	429a      	cmp	r2, r3
 8006a3e:	d909      	bls.n	8006a54 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8006a40:	4b7d      	ldr	r3, [pc, #500]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006a42:	6a1b      	ldr	r3, [r3, #32]
 8006a44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	691b      	ldr	r3, [r3, #16]
 8006a4c:	011b      	lsls	r3, r3, #4
 8006a4e:	497a      	ldr	r1, [pc, #488]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006a50:	4313      	orrs	r3, r2
 8006a52:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f003 0304 	and.w	r3, r3, #4
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d010      	beq.n	8006a82 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	68da      	ldr	r2, [r3, #12]
 8006a64:	4b74      	ldr	r3, [pc, #464]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006a66:	6a1b      	ldr	r3, [r3, #32]
 8006a68:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d908      	bls.n	8006a82 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8006a70:	4b71      	ldr	r3, [pc, #452]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006a72:	6a1b      	ldr	r3, [r3, #32]
 8006a74:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	496e      	ldr	r1, [pc, #440]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f003 0302 	and.w	r3, r3, #2
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d010      	beq.n	8006ab0 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	689a      	ldr	r2, [r3, #8]
 8006a92:	4b69      	ldr	r3, [pc, #420]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006a94:	6a1b      	ldr	r3, [r3, #32]
 8006a96:	f003 030f 	and.w	r3, r3, #15
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d908      	bls.n	8006ab0 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8006a9e:	4b66      	ldr	r3, [pc, #408]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006aa0:	6a1b      	ldr	r3, [r3, #32]
 8006aa2:	f023 020f 	bic.w	r2, r3, #15
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	4963      	ldr	r1, [pc, #396]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006aac:	4313      	orrs	r3, r2
 8006aae:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f003 0301 	and.w	r3, r3, #1
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	f000 80d2 	beq.w	8006c62 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	2b03      	cmp	r3, #3
 8006ac8:	d143      	bne.n	8006b52 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006aca:	4b5b      	ldr	r3, [pc, #364]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006acc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ad0:	f003 0304 	and.w	r3, r3, #4
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d110      	bne.n	8006afa <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8006ad8:	4b57      	ldr	r3, [pc, #348]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006ada:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ade:	4a56      	ldr	r2, [pc, #344]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006ae0:	f043 0304 	orr.w	r3, r3, #4
 8006ae4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006ae8:	4b53      	ldr	r3, [pc, #332]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006aea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006aee:	f003 0304 	and.w	r3, r3, #4
 8006af2:	60bb      	str	r3, [r7, #8]
 8006af4:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8006af6:	2301      	movs	r3, #1
 8006af8:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8006afa:	f7fe facb 	bl	8005094 <HAL_GetTick>
 8006afe:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8006b00:	4b4e      	ldr	r3, [pc, #312]	@ (8006c3c <HAL_RCC_ClockConfig+0x28c>)
 8006b02:	68db      	ldr	r3, [r3, #12]
 8006b04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d00f      	beq.n	8006b2c <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8006b0c:	e008      	b.n	8006b20 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8006b0e:	f7fe fac1 	bl	8005094 <HAL_GetTick>
 8006b12:	4602      	mov	r2, r0
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	1ad3      	subs	r3, r2, r3
 8006b18:	2b02      	cmp	r3, #2
 8006b1a:	d901      	bls.n	8006b20 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8006b1c:	2303      	movs	r3, #3
 8006b1e:	e12b      	b.n	8006d78 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8006b20:	4b46      	ldr	r3, [pc, #280]	@ (8006c3c <HAL_RCC_ClockConfig+0x28c>)
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d0f0      	beq.n	8006b0e <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006b2c:	7dfb      	ldrb	r3, [r7, #23]
 8006b2e:	2b01      	cmp	r3, #1
 8006b30:	d107      	bne.n	8006b42 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8006b32:	4b41      	ldr	r3, [pc, #260]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006b34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b38:	4a3f      	ldr	r2, [pc, #252]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006b3a:	f023 0304 	bic.w	r3, r3, #4
 8006b3e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006b42:	4b3d      	ldr	r3, [pc, #244]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d121      	bne.n	8006b92 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	e112      	b.n	8006d78 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	2b02      	cmp	r3, #2
 8006b58:	d107      	bne.n	8006b6a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b5a:	4b37      	ldr	r3, [pc, #220]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d115      	bne.n	8006b92 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	e106      	b.n	8006d78 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d107      	bne.n	8006b82 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006b72:	4b31      	ldr	r3, [pc, #196]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f003 0304 	and.w	r3, r3, #4
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d109      	bne.n	8006b92 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	e0fa      	b.n	8006d78 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006b82:	4b2d      	ldr	r3, [pc, #180]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d101      	bne.n	8006b92 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8006b8e:	2301      	movs	r3, #1
 8006b90:	e0f2      	b.n	8006d78 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8006b92:	4b29      	ldr	r3, [pc, #164]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006b94:	69db      	ldr	r3, [r3, #28]
 8006b96:	f023 0203 	bic.w	r2, r3, #3
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	4926      	ldr	r1, [pc, #152]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8006ba4:	f7fe fa76 	bl	8005094 <HAL_GetTick>
 8006ba8:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	2b03      	cmp	r3, #3
 8006bb0:	d112      	bne.n	8006bd8 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006bb2:	e00a      	b.n	8006bca <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bb4:	f7fe fa6e 	bl	8005094 <HAL_GetTick>
 8006bb8:	4602      	mov	r2, r0
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	1ad3      	subs	r3, r2, r3
 8006bbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d901      	bls.n	8006bca <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8006bc6:	2303      	movs	r3, #3
 8006bc8:	e0d6      	b.n	8006d78 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006bca:	4b1b      	ldr	r3, [pc, #108]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006bcc:	69db      	ldr	r3, [r3, #28]
 8006bce:	f003 030c 	and.w	r3, r3, #12
 8006bd2:	2b0c      	cmp	r3, #12
 8006bd4:	d1ee      	bne.n	8006bb4 <HAL_RCC_ClockConfig+0x204>
 8006bd6:	e044      	b.n	8006c62 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	d112      	bne.n	8006c06 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006be0:	e00a      	b.n	8006bf8 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006be2:	f7fe fa57 	bl	8005094 <HAL_GetTick>
 8006be6:	4602      	mov	r2, r0
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	1ad3      	subs	r3, r2, r3
 8006bec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d901      	bls.n	8006bf8 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006bf4:	2303      	movs	r3, #3
 8006bf6:	e0bf      	b.n	8006d78 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006bfa:	69db      	ldr	r3, [r3, #28]
 8006bfc:	f003 030c 	and.w	r3, r3, #12
 8006c00:	2b08      	cmp	r3, #8
 8006c02:	d1ee      	bne.n	8006be2 <HAL_RCC_ClockConfig+0x232>
 8006c04:	e02d      	b.n	8006c62 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d123      	bne.n	8006c56 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006c0e:	e00a      	b.n	8006c26 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c10:	f7fe fa40 	bl	8005094 <HAL_GetTick>
 8006c14:	4602      	mov	r2, r0
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	1ad3      	subs	r3, r2, r3
 8006c1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d901      	bls.n	8006c26 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8006c22:	2303      	movs	r3, #3
 8006c24:	e0a8      	b.n	8006d78 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006c26:	4b04      	ldr	r3, [pc, #16]	@ (8006c38 <HAL_RCC_ClockConfig+0x288>)
 8006c28:	69db      	ldr	r3, [r3, #28]
 8006c2a:	f003 030c 	and.w	r3, r3, #12
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1ee      	bne.n	8006c10 <HAL_RCC_ClockConfig+0x260>
 8006c32:	e016      	b.n	8006c62 <HAL_RCC_ClockConfig+0x2b2>
 8006c34:	40022000 	.word	0x40022000
 8006c38:	46020c00 	.word	0x46020c00
 8006c3c:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c40:	f7fe fa28 	bl	8005094 <HAL_GetTick>
 8006c44:	4602      	mov	r2, r0
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d901      	bls.n	8006c56 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8006c52:	2303      	movs	r3, #3
 8006c54:	e090      	b.n	8006d78 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006c56:	4b4a      	ldr	r3, [pc, #296]	@ (8006d80 <HAL_RCC_ClockConfig+0x3d0>)
 8006c58:	69db      	ldr	r3, [r3, #28]
 8006c5a:	f003 030c 	and.w	r3, r3, #12
 8006c5e:	2b04      	cmp	r3, #4
 8006c60:	d1ee      	bne.n	8006c40 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f003 0302 	and.w	r3, r3, #2
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d010      	beq.n	8006c90 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	689a      	ldr	r2, [r3, #8]
 8006c72:	4b43      	ldr	r3, [pc, #268]	@ (8006d80 <HAL_RCC_ClockConfig+0x3d0>)
 8006c74:	6a1b      	ldr	r3, [r3, #32]
 8006c76:	f003 030f 	and.w	r3, r3, #15
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	d208      	bcs.n	8006c90 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8006c7e:	4b40      	ldr	r3, [pc, #256]	@ (8006d80 <HAL_RCC_ClockConfig+0x3d0>)
 8006c80:	6a1b      	ldr	r3, [r3, #32]
 8006c82:	f023 020f 	bic.w	r2, r3, #15
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	493d      	ldr	r1, [pc, #244]	@ (8006d80 <HAL_RCC_ClockConfig+0x3d0>)
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c90:	4b3c      	ldr	r3, [pc, #240]	@ (8006d84 <HAL_RCC_ClockConfig+0x3d4>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f003 030f 	and.w	r3, r3, #15
 8006c98:	683a      	ldr	r2, [r7, #0]
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	d210      	bcs.n	8006cc0 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c9e:	4b39      	ldr	r3, [pc, #228]	@ (8006d84 <HAL_RCC_ClockConfig+0x3d4>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f023 020f 	bic.w	r2, r3, #15
 8006ca6:	4937      	ldr	r1, [pc, #220]	@ (8006d84 <HAL_RCC_ClockConfig+0x3d4>)
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	4313      	orrs	r3, r2
 8006cac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cae:	4b35      	ldr	r3, [pc, #212]	@ (8006d84 <HAL_RCC_ClockConfig+0x3d4>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f003 030f 	and.w	r3, r3, #15
 8006cb6:	683a      	ldr	r2, [r7, #0]
 8006cb8:	429a      	cmp	r2, r3
 8006cba:	d001      	beq.n	8006cc0 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	e05b      	b.n	8006d78 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 0304 	and.w	r3, r3, #4
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d010      	beq.n	8006cee <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	68da      	ldr	r2, [r3, #12]
 8006cd0:	4b2b      	ldr	r3, [pc, #172]	@ (8006d80 <HAL_RCC_ClockConfig+0x3d0>)
 8006cd2:	6a1b      	ldr	r3, [r3, #32]
 8006cd4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d208      	bcs.n	8006cee <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8006cdc:	4b28      	ldr	r3, [pc, #160]	@ (8006d80 <HAL_RCC_ClockConfig+0x3d0>)
 8006cde:	6a1b      	ldr	r3, [r3, #32]
 8006ce0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	4925      	ldr	r1, [pc, #148]	@ (8006d80 <HAL_RCC_ClockConfig+0x3d0>)
 8006cea:	4313      	orrs	r3, r2
 8006cec:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f003 0308 	and.w	r3, r3, #8
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d012      	beq.n	8006d20 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	691a      	ldr	r2, [r3, #16]
 8006cfe:	4b20      	ldr	r3, [pc, #128]	@ (8006d80 <HAL_RCC_ClockConfig+0x3d0>)
 8006d00:	6a1b      	ldr	r3, [r3, #32]
 8006d02:	091b      	lsrs	r3, r3, #4
 8006d04:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d08:	429a      	cmp	r2, r3
 8006d0a:	d209      	bcs.n	8006d20 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8006d0c:	4b1c      	ldr	r3, [pc, #112]	@ (8006d80 <HAL_RCC_ClockConfig+0x3d0>)
 8006d0e:	6a1b      	ldr	r3, [r3, #32]
 8006d10:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	691b      	ldr	r3, [r3, #16]
 8006d18:	011b      	lsls	r3, r3, #4
 8006d1a:	4919      	ldr	r1, [pc, #100]	@ (8006d80 <HAL_RCC_ClockConfig+0x3d0>)
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f003 0310 	and.w	r3, r3, #16
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d010      	beq.n	8006d4e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	695a      	ldr	r2, [r3, #20]
 8006d30:	4b13      	ldr	r3, [pc, #76]	@ (8006d80 <HAL_RCC_ClockConfig+0x3d0>)
 8006d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d34:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	d208      	bcs.n	8006d4e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8006d3c:	4b10      	ldr	r3, [pc, #64]	@ (8006d80 <HAL_RCC_ClockConfig+0x3d0>)
 8006d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d40:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	695b      	ldr	r3, [r3, #20]
 8006d48:	490d      	ldr	r1, [pc, #52]	@ (8006d80 <HAL_RCC_ClockConfig+0x3d0>)
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8006d4e:	f000 f821 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 8006d52:	4602      	mov	r2, r0
 8006d54:	4b0a      	ldr	r3, [pc, #40]	@ (8006d80 <HAL_RCC_ClockConfig+0x3d0>)
 8006d56:	6a1b      	ldr	r3, [r3, #32]
 8006d58:	f003 030f 	and.w	r3, r3, #15
 8006d5c:	490a      	ldr	r1, [pc, #40]	@ (8006d88 <HAL_RCC_ClockConfig+0x3d8>)
 8006d5e:	5ccb      	ldrb	r3, [r1, r3]
 8006d60:	fa22 f303 	lsr.w	r3, r2, r3
 8006d64:	4a09      	ldr	r2, [pc, #36]	@ (8006d8c <HAL_RCC_ClockConfig+0x3dc>)
 8006d66:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006d68:	4b09      	ldr	r3, [pc, #36]	@ (8006d90 <HAL_RCC_ClockConfig+0x3e0>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	f7fe f907 	bl	8004f80 <HAL_InitTick>
 8006d72:	4603      	mov	r3, r0
 8006d74:	73fb      	strb	r3, [r7, #15]

  return status;
 8006d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	3718      	adds	r7, #24
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd80      	pop	{r7, pc}
 8006d80:	46020c00 	.word	0x46020c00
 8006d84:	40022000 	.word	0x40022000
 8006d88:	080109a0 	.word	0x080109a0
 8006d8c:	20000058 	.word	0x20000058
 8006d90:	20000078 	.word	0x20000078

08006d94 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b08b      	sub	sp, #44	@ 0x2c
 8006d98:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006da2:	4b78      	ldr	r3, [pc, #480]	@ (8006f84 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006da4:	69db      	ldr	r3, [r3, #28]
 8006da6:	f003 030c 	and.w	r3, r3, #12
 8006daa:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006dac:	4b75      	ldr	r3, [pc, #468]	@ (8006f84 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006db0:	f003 0303 	and.w	r3, r3, #3
 8006db4:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006db6:	69bb      	ldr	r3, [r7, #24]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d005      	beq.n	8006dc8 <HAL_RCC_GetSysClockFreq+0x34>
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	2b0c      	cmp	r3, #12
 8006dc0:	d121      	bne.n	8006e06 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	2b01      	cmp	r3, #1
 8006dc6:	d11e      	bne.n	8006e06 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8006dc8:	4b6e      	ldr	r3, [pc, #440]	@ (8006f84 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d107      	bne.n	8006de4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8006dd4:	4b6b      	ldr	r3, [pc, #428]	@ (8006f84 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006dd6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006dda:	0b1b      	lsrs	r3, r3, #12
 8006ddc:	f003 030f 	and.w	r3, r3, #15
 8006de0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006de2:	e005      	b.n	8006df0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8006de4:	4b67      	ldr	r3, [pc, #412]	@ (8006f84 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006de6:	689b      	ldr	r3, [r3, #8]
 8006de8:	0f1b      	lsrs	r3, r3, #28
 8006dea:	f003 030f 	and.w	r3, r3, #15
 8006dee:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006df0:	4a65      	ldr	r2, [pc, #404]	@ (8006f88 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8006df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006df8:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006dfa:	69bb      	ldr	r3, [r7, #24]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d110      	bne.n	8006e22 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e02:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006e04:	e00d      	b.n	8006e22 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006e06:	4b5f      	ldr	r3, [pc, #380]	@ (8006f84 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006e08:	69db      	ldr	r3, [r3, #28]
 8006e0a:	f003 030c 	and.w	r3, r3, #12
 8006e0e:	2b04      	cmp	r3, #4
 8006e10:	d102      	bne.n	8006e18 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006e12:	4b5e      	ldr	r3, [pc, #376]	@ (8006f8c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8006e14:	623b      	str	r3, [r7, #32]
 8006e16:	e004      	b.n	8006e22 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006e18:	69bb      	ldr	r3, [r7, #24]
 8006e1a:	2b08      	cmp	r3, #8
 8006e1c:	d101      	bne.n	8006e22 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006e1e:	4b5c      	ldr	r3, [pc, #368]	@ (8006f90 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8006e20:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006e22:	69bb      	ldr	r3, [r7, #24]
 8006e24:	2b0c      	cmp	r3, #12
 8006e26:	f040 80a5 	bne.w	8006f74 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8006e2a:	4b56      	ldr	r3, [pc, #344]	@ (8006f84 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e2e:	f003 0303 	and.w	r3, r3, #3
 8006e32:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8006e34:	4b53      	ldr	r3, [pc, #332]	@ (8006f84 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e38:	0a1b      	lsrs	r3, r3, #8
 8006e3a:	f003 030f 	and.w	r3, r3, #15
 8006e3e:	3301      	adds	r3, #1
 8006e40:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006e42:	4b50      	ldr	r3, [pc, #320]	@ (8006f84 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e46:	091b      	lsrs	r3, r3, #4
 8006e48:	f003 0301 	and.w	r3, r3, #1
 8006e4c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8006e4e:	4b4d      	ldr	r3, [pc, #308]	@ (8006f84 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e52:	08db      	lsrs	r3, r3, #3
 8006e54:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006e58:	68ba      	ldr	r2, [r7, #8]
 8006e5a:	fb02 f303 	mul.w	r3, r2, r3
 8006e5e:	ee07 3a90 	vmov	s15, r3
 8006e62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e66:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	2b02      	cmp	r3, #2
 8006e6e:	d003      	beq.n	8006e78 <HAL_RCC_GetSysClockFreq+0xe4>
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	2b03      	cmp	r3, #3
 8006e74:	d022      	beq.n	8006ebc <HAL_RCC_GetSysClockFreq+0x128>
 8006e76:	e043      	b.n	8006f00 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	ee07 3a90 	vmov	s15, r3
 8006e7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e82:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8006f94 <HAL_RCC_GetSysClockFreq+0x200>
 8006e86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e8a:	4b3e      	ldr	r3, [pc, #248]	@ (8006f84 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006e8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e92:	ee07 3a90 	vmov	s15, r3
 8006e96:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006e9a:	ed97 6a01 	vldr	s12, [r7, #4]
 8006e9e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006f98 <HAL_RCC_GetSysClockFreq+0x204>
 8006ea2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006ea6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006eaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006eae:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006eb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006eb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006eba:	e046      	b.n	8006f4a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	ee07 3a90 	vmov	s15, r3
 8006ec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ec6:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8006f9c <HAL_RCC_GetSysClockFreq+0x208>
 8006eca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ece:	4b2d      	ldr	r3, [pc, #180]	@ (8006f84 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ed2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ed6:	ee07 3a90 	vmov	s15, r3
 8006eda:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006ede:	ed97 6a01 	vldr	s12, [r7, #4]
 8006ee2:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8006f98 <HAL_RCC_GetSysClockFreq+0x204>
 8006ee6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006eea:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006eee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ef2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006ef6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006efa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006efe:	e024      	b.n	8006f4a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f02:	ee07 3a90 	vmov	s15, r3
 8006f06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	ee07 3a90 	vmov	s15, r3
 8006f10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f18:	4b1a      	ldr	r3, [pc, #104]	@ (8006f84 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006f1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f20:	ee07 3a90 	vmov	s15, r3
 8006f24:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006f28:	ed97 6a01 	vldr	s12, [r7, #4]
 8006f2c:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8006f98 <HAL_RCC_GetSysClockFreq+0x204>
 8006f30:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006f34:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006f38:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006f40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f44:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f48:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8006f4a:	4b0e      	ldr	r3, [pc, #56]	@ (8006f84 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006f4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f4e:	0e1b      	lsrs	r3, r3, #24
 8006f50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f54:	3301      	adds	r3, #1
 8006f56:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	ee07 3a90 	vmov	s15, r3
 8006f5e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006f62:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f6e:	ee17 3a90 	vmov	r3, s15
 8006f72:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8006f74:	6a3b      	ldr	r3, [r7, #32]
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	372c      	adds	r7, #44	@ 0x2c
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f80:	4770      	bx	lr
 8006f82:	bf00      	nop
 8006f84:	46020c00 	.word	0x46020c00
 8006f88:	080109b8 	.word	0x080109b8
 8006f8c:	00f42400 	.word	0x00f42400
 8006f90:	007a1200 	.word	0x007a1200
 8006f94:	4b742400 	.word	0x4b742400
 8006f98:	46000000 	.word	0x46000000
 8006f9c:	4af42400 	.word	0x4af42400

08006fa0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8006fa4:	f7ff fef6 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	4b07      	ldr	r3, [pc, #28]	@ (8006fc8 <HAL_RCC_GetHCLKFreq+0x28>)
 8006fac:	6a1b      	ldr	r3, [r3, #32]
 8006fae:	f003 030f 	and.w	r3, r3, #15
 8006fb2:	4906      	ldr	r1, [pc, #24]	@ (8006fcc <HAL_RCC_GetHCLKFreq+0x2c>)
 8006fb4:	5ccb      	ldrb	r3, [r1, r3]
 8006fb6:	fa22 f303 	lsr.w	r3, r2, r3
 8006fba:	4a05      	ldr	r2, [pc, #20]	@ (8006fd0 <HAL_RCC_GetHCLKFreq+0x30>)
 8006fbc:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8006fbe:	4b04      	ldr	r3, [pc, #16]	@ (8006fd0 <HAL_RCC_GetHCLKFreq+0x30>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	bd80      	pop	{r7, pc}
 8006fc6:	bf00      	nop
 8006fc8:	46020c00 	.word	0x46020c00
 8006fcc:	080109a0 	.word	0x080109a0
 8006fd0:	20000058 	.word	0x20000058

08006fd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8006fd8:	f7ff ffe2 	bl	8006fa0 <HAL_RCC_GetHCLKFreq>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	4b05      	ldr	r3, [pc, #20]	@ (8006ff4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006fe0:	6a1b      	ldr	r3, [r3, #32]
 8006fe2:	091b      	lsrs	r3, r3, #4
 8006fe4:	f003 0307 	and.w	r3, r3, #7
 8006fe8:	4903      	ldr	r1, [pc, #12]	@ (8006ff8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006fea:	5ccb      	ldrb	r3, [r1, r3]
 8006fec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	46020c00 	.word	0x46020c00
 8006ff8:	080109b0 	.word	0x080109b0

08006ffc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8007000:	f7ff ffce 	bl	8006fa0 <HAL_RCC_GetHCLKFreq>
 8007004:	4602      	mov	r2, r0
 8007006:	4b05      	ldr	r3, [pc, #20]	@ (800701c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007008:	6a1b      	ldr	r3, [r3, #32]
 800700a:	0a1b      	lsrs	r3, r3, #8
 800700c:	f003 0307 	and.w	r3, r3, #7
 8007010:	4903      	ldr	r1, [pc, #12]	@ (8007020 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007012:	5ccb      	ldrb	r3, [r1, r3]
 8007014:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007018:	4618      	mov	r0, r3
 800701a:	bd80      	pop	{r7, pc}
 800701c:	46020c00 	.word	0x46020c00
 8007020:	080109b0 	.word	0x080109b0

08007024 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8007028:	f7ff ffba 	bl	8006fa0 <HAL_RCC_GetHCLKFreq>
 800702c:	4602      	mov	r2, r0
 800702e:	4b05      	ldr	r3, [pc, #20]	@ (8007044 <HAL_RCC_GetPCLK3Freq+0x20>)
 8007030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007032:	091b      	lsrs	r3, r3, #4
 8007034:	f003 0307 	and.w	r3, r3, #7
 8007038:	4903      	ldr	r1, [pc, #12]	@ (8007048 <HAL_RCC_GetPCLK3Freq+0x24>)
 800703a:	5ccb      	ldrb	r3, [r1, r3]
 800703c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007040:	4618      	mov	r0, r3
 8007042:	bd80      	pop	{r7, pc}
 8007044:	46020c00 	.word	0x46020c00
 8007048:	080109b0 	.word	0x080109b0

0800704c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b086      	sub	sp, #24
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007054:	4b3e      	ldr	r3, [pc, #248]	@ (8007150 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8007056:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800705a:	f003 0304 	and.w	r3, r3, #4
 800705e:	2b00      	cmp	r3, #0
 8007060:	d003      	beq.n	800706a <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007062:	f7fe fd4b 	bl	8005afc <HAL_PWREx_GetVoltageRange>
 8007066:	6178      	str	r0, [r7, #20]
 8007068:	e019      	b.n	800709e <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800706a:	4b39      	ldr	r3, [pc, #228]	@ (8007150 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800706c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007070:	4a37      	ldr	r2, [pc, #220]	@ (8007150 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8007072:	f043 0304 	orr.w	r3, r3, #4
 8007076:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800707a:	4b35      	ldr	r3, [pc, #212]	@ (8007150 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800707c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007080:	f003 0304 	and.w	r3, r3, #4
 8007084:	60fb      	str	r3, [r7, #12]
 8007086:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007088:	f7fe fd38 	bl	8005afc <HAL_PWREx_GetVoltageRange>
 800708c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800708e:	4b30      	ldr	r3, [pc, #192]	@ (8007150 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8007090:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007094:	4a2e      	ldr	r2, [pc, #184]	@ (8007150 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8007096:	f023 0304 	bic.w	r3, r3, #4
 800709a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80070a4:	d003      	beq.n	80070ae <RCC_SetFlashLatencyFromMSIRange+0x62>
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80070ac:	d109      	bne.n	80070c2 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070b4:	d202      	bcs.n	80070bc <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80070b6:	2301      	movs	r3, #1
 80070b8:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80070ba:	e033      	b.n	8007124 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80070bc:	2300      	movs	r3, #0
 80070be:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80070c0:	e030      	b.n	8007124 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070c8:	d208      	bcs.n	80070dc <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070d0:	d102      	bne.n	80070d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80070d2:	2303      	movs	r3, #3
 80070d4:	613b      	str	r3, [r7, #16]
 80070d6:	e025      	b.n	8007124 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80070d8:	2301      	movs	r3, #1
 80070da:	e035      	b.n	8007148 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070e2:	d90f      	bls.n	8007104 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d109      	bne.n	80070fe <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80070f0:	d902      	bls.n	80070f8 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80070f2:	2300      	movs	r3, #0
 80070f4:	613b      	str	r3, [r7, #16]
 80070f6:	e015      	b.n	8007124 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80070f8:	2301      	movs	r3, #1
 80070fa:	613b      	str	r3, [r7, #16]
 80070fc:	e012      	b.n	8007124 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80070fe:	2300      	movs	r3, #0
 8007100:	613b      	str	r3, [r7, #16]
 8007102:	e00f      	b.n	8007124 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800710a:	d109      	bne.n	8007120 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007112:	d102      	bne.n	800711a <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8007114:	2301      	movs	r3, #1
 8007116:	613b      	str	r3, [r7, #16]
 8007118:	e004      	b.n	8007124 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800711a:	2302      	movs	r3, #2
 800711c:	613b      	str	r3, [r7, #16]
 800711e:	e001      	b.n	8007124 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8007120:	2301      	movs	r3, #1
 8007122:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007124:	4b0b      	ldr	r3, [pc, #44]	@ (8007154 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f023 020f 	bic.w	r2, r3, #15
 800712c:	4909      	ldr	r1, [pc, #36]	@ (8007154 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	4313      	orrs	r3, r2
 8007132:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8007134:	4b07      	ldr	r3, [pc, #28]	@ (8007154 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f003 030f 	and.w	r3, r3, #15
 800713c:	693a      	ldr	r2, [r7, #16]
 800713e:	429a      	cmp	r2, r3
 8007140:	d001      	beq.n	8007146 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8007142:	2301      	movs	r3, #1
 8007144:	e000      	b.n	8007148 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8007146:	2300      	movs	r3, #0
}
 8007148:	4618      	mov	r0, r3
 800714a:	3718      	adds	r7, #24
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}
 8007150:	46020c00 	.word	0x46020c00
 8007154:	40022000 	.word	0x40022000

08007158 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8007158:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800715c:	b0c4      	sub	sp, #272	@ 0x110
 800715e:	af00      	add	r7, sp, #0
 8007160:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007164:	2300      	movs	r3, #0
 8007166:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800716a:	2300      	movs	r3, #0
 800716c:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007170:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007178:	f002 0401 	and.w	r4, r2, #1
 800717c:	2500      	movs	r5, #0
 800717e:	ea54 0305 	orrs.w	r3, r4, r5
 8007182:	d00b      	beq.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8007184:	4bd5      	ldr	r3, [pc, #852]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8007186:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800718a:	f023 0103 	bic.w	r1, r3, #3
 800718e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007192:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007194:	4ad1      	ldr	r2, [pc, #836]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8007196:	430b      	orrs	r3, r1
 8007198:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800719c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a4:	f002 0802 	and.w	r8, r2, #2
 80071a8:	f04f 0900 	mov.w	r9, #0
 80071ac:	ea58 0309 	orrs.w	r3, r8, r9
 80071b0:	d00b      	beq.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80071b2:	4bca      	ldr	r3, [pc, #808]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80071b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80071b8:	f023 010c 	bic.w	r1, r3, #12
 80071bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071c2:	4ac6      	ldr	r2, [pc, #792]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80071c4:	430b      	orrs	r3, r1
 80071c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80071ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d2:	f002 0a04 	and.w	sl, r2, #4
 80071d6:	f04f 0b00 	mov.w	fp, #0
 80071da:	ea5a 030b 	orrs.w	r3, sl, fp
 80071de:	d00b      	beq.n	80071f8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80071e0:	4bbe      	ldr	r3, [pc, #760]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80071e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80071e6:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80071ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071f0:	4aba      	ldr	r2, [pc, #744]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80071f2:	430b      	orrs	r3, r1
 80071f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80071f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007200:	f002 0308 	and.w	r3, r2, #8
 8007204:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007208:	2300      	movs	r3, #0
 800720a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800720e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007212:	460b      	mov	r3, r1
 8007214:	4313      	orrs	r3, r2
 8007216:	d00b      	beq.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8007218:	4bb0      	ldr	r3, [pc, #704]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800721a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800721e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007222:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007228:	4aac      	ldr	r2, [pc, #688]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800722a:	430b      	orrs	r3, r1
 800722c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007230:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007238:	f002 0310 	and.w	r3, r2, #16
 800723c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007240:	2300      	movs	r3, #0
 8007242:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007246:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800724a:	460b      	mov	r3, r1
 800724c:	4313      	orrs	r3, r2
 800724e:	d00b      	beq.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8007250:	4ba2      	ldr	r3, [pc, #648]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8007252:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007256:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800725a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800725e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007260:	4a9e      	ldr	r2, [pc, #632]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8007262:	430b      	orrs	r3, r1
 8007264:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007268:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800726c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007270:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007274:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007278:	2300      	movs	r3, #0
 800727a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800727e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007282:	460b      	mov	r3, r1
 8007284:	4313      	orrs	r3, r2
 8007286:	d00b      	beq.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8007288:	4b94      	ldr	r3, [pc, #592]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800728a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800728e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007292:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007296:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007298:	4a90      	ldr	r2, [pc, #576]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800729a:	430b      	orrs	r3, r1
 800729c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80072a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a8:	f002 0320 	and.w	r3, r2, #32
 80072ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80072b0:	2300      	movs	r3, #0
 80072b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80072b6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80072ba:	460b      	mov	r3, r1
 80072bc:	4313      	orrs	r3, r2
 80072be:	d00b      	beq.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80072c0:	4b86      	ldr	r3, [pc, #536]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80072c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80072c6:	f023 0107 	bic.w	r1, r3, #7
 80072ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072d0:	4a82      	ldr	r2, [pc, #520]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80072d2:	430b      	orrs	r3, r1
 80072d4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80072d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e0:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80072e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80072e8:	2300      	movs	r3, #0
 80072ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80072ee:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80072f2:	460b      	mov	r3, r1
 80072f4:	4313      	orrs	r3, r2
 80072f6:	d00b      	beq.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80072f8:	4b78      	ldr	r3, [pc, #480]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80072fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80072fe:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8007302:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007306:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007308:	4a74      	ldr	r2, [pc, #464]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800730a:	430b      	orrs	r3, r1
 800730c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007310:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007318:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800731c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007320:	2300      	movs	r3, #0
 8007322:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007326:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800732a:	460b      	mov	r3, r1
 800732c:	4313      	orrs	r3, r2
 800732e:	d00b      	beq.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8007330:	4b6a      	ldr	r3, [pc, #424]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8007332:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007336:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800733a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800733e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007340:	4a66      	ldr	r2, [pc, #408]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8007342:	430b      	orrs	r3, r1
 8007344:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007348:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800734c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007350:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8007354:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007358:	2300      	movs	r3, #0
 800735a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800735e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007362:	460b      	mov	r3, r1
 8007364:	4313      	orrs	r3, r2
 8007366:	d00b      	beq.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8007368:	4b5c      	ldr	r3, [pc, #368]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800736a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800736e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007372:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007376:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007378:	4a58      	ldr	r2, [pc, #352]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800737a:	430b      	orrs	r3, r1
 800737c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007380:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007388:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800738c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007390:	2300      	movs	r3, #0
 8007392:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007396:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800739a:	460b      	mov	r3, r1
 800739c:	4313      	orrs	r3, r2
 800739e:	d00b      	beq.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80073a0:	4b4e      	ldr	r3, [pc, #312]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80073a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80073a6:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80073aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80073b0:	4a4a      	ldr	r2, [pc, #296]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80073b2:	430b      	orrs	r3, r1
 80073b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(I2C5)
  /*-------------------------- I2C5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C5) == RCC_PERIPHCLK_I2C5)
 80073b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80073c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80073c8:	2300      	movs	r3, #0
 80073ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80073ce:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80073d2:	460b      	mov	r3, r1
 80073d4:	4313      	orrs	r3, r2
 80073d6:	d00b      	beq.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C5CLKSOURCE(pPeriphClkInit->I2c5ClockSelection));

    /* Configure the I2C5 clock source */
    __HAL_RCC_I2C5_CONFIG(pPeriphClkInit->I2c5ClockSelection);
 80073d8:	4b40      	ldr	r3, [pc, #256]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80073da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80073de:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80073e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073e8:	4a3c      	ldr	r2, [pc, #240]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80073ea:	430b      	orrs	r3, r1
 80073ec:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C5 */

#if defined(I2C6)
  /*-------------------------- I2C6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C6) == RCC_PERIPHCLK_I2C6)
 80073f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80073fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007400:	2300      	movs	r3, #0
 8007402:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007406:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800740a:	460b      	mov	r3, r1
 800740c:	4313      	orrs	r3, r2
 800740e:	d00c      	beq.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C6CLKSOURCE(pPeriphClkInit->I2c6ClockSelection));

    /* Configure the I2C6 clock source */
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
 8007410:	4b32      	ldr	r3, [pc, #200]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8007412:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007416:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800741a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800741e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007422:	4a2e      	ldr	r2, [pc, #184]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8007424:	430b      	orrs	r3, r1
 8007426:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800742a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800742e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007432:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8007436:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800743a:	2300      	movs	r3, #0
 800743c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007440:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007444:	460b      	mov	r3, r1
 8007446:	4313      	orrs	r3, r2
 8007448:	d00c      	beq.n	8007464 <HAL_RCCEx_PeriphCLKConfig+0x30c>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800744a:	4b24      	ldr	r3, [pc, #144]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800744c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007450:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8007454:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007458:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800745c:	4a1f      	ldr	r2, [pc, #124]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800745e:	430b      	orrs	r3, r1
 8007460:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007464:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800746c:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8007470:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007474:	2300      	movs	r3, #0
 8007476:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800747a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800747e:	460b      	mov	r3, r1
 8007480:	4313      	orrs	r3, r2
 8007482:	d00c      	beq.n	800749e <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8007484:	4b15      	ldr	r3, [pc, #84]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8007486:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800748a:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800748e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007496:	4a11      	ldr	r2, [pc, #68]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8007498:	430b      	orrs	r3, r1
 800749a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 800749e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80074a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074a6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80074aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80074ae:	2300      	movs	r3, #0
 80074b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80074b4:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80074b8:	460b      	mov	r3, r1
 80074ba:	4313      	orrs	r3, r2
 80074bc:	d010      	beq.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0x388>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 80074be:	4b07      	ldr	r3, [pc, #28]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80074c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80074c4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80074c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80074cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80074d0:	4a02      	ldr	r2, [pc, #8]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80074d2:	430b      	orrs	r3, r1
 80074d4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80074d8:	e002      	b.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0x388>
 80074da:	bf00      	nop
 80074dc:	46020c00 	.word	0x46020c00
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80074e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80074e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e8:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80074ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80074f0:	2300      	movs	r3, #0
 80074f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80074f6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80074fa:	460b      	mov	r3, r1
 80074fc:	4313      	orrs	r3, r2
 80074fe:	d04c      	beq.n	800759a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8007500:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007504:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007508:	2b80      	cmp	r3, #128	@ 0x80
 800750a:	d02d      	beq.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800750c:	2b80      	cmp	r3, #128	@ 0x80
 800750e:	d827      	bhi.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8007510:	2b60      	cmp	r3, #96	@ 0x60
 8007512:	d02b      	beq.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x414>
 8007514:	2b60      	cmp	r3, #96	@ 0x60
 8007516:	d823      	bhi.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8007518:	2b40      	cmp	r3, #64	@ 0x40
 800751a:	d006      	beq.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 800751c:	2b40      	cmp	r3, #64	@ 0x40
 800751e:	d81f      	bhi.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8007520:	2b00      	cmp	r3, #0
 8007522:	d009      	beq.n	8007538 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8007524:	2b20      	cmp	r3, #32
 8007526:	d011      	beq.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8007528:	e01a      	b.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800752a:	4bbe      	ldr	r3, [pc, #760]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800752c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800752e:	4abd      	ldr	r2, [pc, #756]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007530:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007534:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007536:	e01a      	b.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007538:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800753c:	3308      	adds	r3, #8
 800753e:	4618      	mov	r0, r3
 8007540:	f002 fc3c 	bl	8009dbc <RCCEx_PLL2_Config>
 8007544:	4603      	mov	r3, r0
 8007546:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800754a:	e010      	b.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800754c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007550:	332c      	adds	r3, #44	@ 0x2c
 8007552:	4618      	mov	r0, r3
 8007554:	f002 fcca 	bl	8009eec <RCCEx_PLL3_Config>
 8007558:	4603      	mov	r3, r0
 800755a:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800755e:	e006      	b.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x416>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007560:	2301      	movs	r3, #1
 8007562:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8007566:	e002      	b.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 8007568:	bf00      	nop
 800756a:	e000      	b.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 800756c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800756e:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007572:	2b00      	cmp	r3, #0
 8007574:	d10d      	bne.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8007576:	4bab      	ldr	r3, [pc, #684]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007578:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800757c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8007580:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007584:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007588:	4aa6      	ldr	r2, [pc, #664]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800758a:	430b      	orrs	r3, r1
 800758c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007590:	e003      	b.n	800759a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007592:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007596:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800759a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800759e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80075a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80075aa:	2300      	movs	r3, #0
 80075ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80075b0:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80075b4:	460b      	mov	r3, r1
 80075b6:	4313      	orrs	r3, r2
 80075b8:	d053      	beq.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 80075ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80075be:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80075c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075c6:	d033      	beq.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
 80075c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075cc:	d82c      	bhi.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80075ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075d2:	d02f      	beq.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
 80075d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075d8:	d826      	bhi.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80075da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075de:	d008      	beq.n	80075f2 <HAL_RCCEx_PeriphCLKConfig+0x49a>
 80075e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075e4:	d820      	bhi.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d00a      	beq.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80075ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075ee:	d011      	beq.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80075f0:	e01a      	b.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80075f2:	4b8c      	ldr	r3, [pc, #560]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80075f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075f6:	4a8b      	ldr	r2, [pc, #556]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80075f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80075fc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80075fe:	e01a      	b.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007600:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007604:	3308      	adds	r3, #8
 8007606:	4618      	mov	r0, r3
 8007608:	f002 fbd8 	bl	8009dbc <RCCEx_PLL2_Config>
 800760c:	4603      	mov	r3, r0
 800760e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8007612:	e010      	b.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007614:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007618:	332c      	adds	r3, #44	@ 0x2c
 800761a:	4618      	mov	r0, r3
 800761c:	f002 fc66 	bl	8009eec <RCCEx_PLL3_Config>
 8007620:	4603      	mov	r3, r0
 8007622:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8007626:	e006      	b.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x4de>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007628:	2301      	movs	r3, #1
 800762a:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 800762e:	e002      	b.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 8007630:	bf00      	nop
 8007632:	e000      	b.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 8007634:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007636:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800763a:	2b00      	cmp	r3, #0
 800763c:	d10d      	bne.n	800765a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800763e:	4b79      	ldr	r3, [pc, #484]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007640:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007644:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8007648:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800764c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007650:	4a74      	ldr	r2, [pc, #464]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007652:	430b      	orrs	r3, r1
 8007654:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007658:	e003      	b.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x50a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800765a:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800765e:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8007662:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800766a:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800766e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007670:	2300      	movs	r3, #0
 8007672:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007674:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007678:	460b      	mov	r3, r1
 800767a:	4313      	orrs	r3, r2
 800767c:	d046      	beq.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800767e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007682:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007686:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800768a:	d028      	beq.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x586>
 800768c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007690:	d821      	bhi.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 8007692:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007696:	d022      	beq.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x586>
 8007698:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800769c:	d81b      	bhi.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 800769e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80076a2:	d01c      	beq.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x586>
 80076a4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80076a8:	d815      	bhi.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 80076aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076ae:	d008      	beq.n	80076c2 <HAL_RCCEx_PeriphCLKConfig+0x56a>
 80076b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076b4:	d80f      	bhi.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d011      	beq.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x586>
 80076ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076be:	d00e      	beq.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x586>
 80076c0:	e009      	b.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0x57e>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80076c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80076c6:	3308      	adds	r3, #8
 80076c8:	4618      	mov	r0, r3
 80076ca:	f002 fb77 	bl	8009dbc <RCCEx_PLL2_Config>
 80076ce:	4603      	mov	r3, r0
 80076d0:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80076d4:	e004      	b.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x588>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80076d6:	2301      	movs	r3, #1
 80076d8:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80076dc:	e000      	b.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x588>
        break;
 80076de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076e0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d10d      	bne.n	8007704 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80076e8:	4b4e      	ldr	r3, [pc, #312]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80076ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80076ee:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80076f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80076f6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80076fa:	4a4a      	ldr	r2, [pc, #296]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80076fc:	430b      	orrs	r3, r1
 80076fe:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007702:	e003      	b.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007704:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007708:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800770c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007714:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007718:	673b      	str	r3, [r7, #112]	@ 0x70
 800771a:	2300      	movs	r3, #0
 800771c:	677b      	str	r3, [r7, #116]	@ 0x74
 800771e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007722:	460b      	mov	r3, r1
 8007724:	4313      	orrs	r3, r2
 8007726:	d03f      	beq.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8007728:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800772c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007730:	2b04      	cmp	r3, #4
 8007732:	d81e      	bhi.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x61a>
 8007734:	a201      	add	r2, pc, #4	@ (adr r2, 800773c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800773a:	bf00      	nop
 800773c:	0800777b 	.word	0x0800777b
 8007740:	08007751 	.word	0x08007751
 8007744:	0800775f 	.word	0x0800775f
 8007748:	0800777b 	.word	0x0800777b
 800774c:	0800777b 	.word	0x0800777b
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007750:	4b34      	ldr	r3, [pc, #208]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007754:	4a33      	ldr	r2, [pc, #204]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007756:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800775a:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800775c:	e00e      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x624>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800775e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007762:	332c      	adds	r3, #44	@ 0x2c
 8007764:	4618      	mov	r0, r3
 8007766:	f002 fbc1 	bl	8009eec <RCCEx_PLL3_Config>
 800776a:	4603      	mov	r3, r0
 800776c:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8007770:	e004      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x624>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007772:	2301      	movs	r3, #1
 8007774:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8007778:	e000      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x624>
        break;
 800777a:	bf00      	nop
    }
    if (ret == HAL_OK)
 800777c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007780:	2b00      	cmp	r3, #0
 8007782:	d10d      	bne.n	80077a0 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8007784:	4b27      	ldr	r3, [pc, #156]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007786:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800778a:	f023 0107 	bic.w	r1, r3, #7
 800778e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007792:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007796:	4a23      	ldr	r2, [pc, #140]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007798:	430b      	orrs	r3, r1
 800779a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800779e:	e003      	b.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077a0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80077a4:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80077a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80077ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b0:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80077b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80077b6:	2300      	movs	r3, #0
 80077b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80077ba:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80077be:	460b      	mov	r3, r1
 80077c0:	4313      	orrs	r3, r2
 80077c2:	d04c      	beq.n	800785e <HAL_RCCEx_PeriphCLKConfig+0x706>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 80077c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80077c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80077cc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80077d0:	d02a      	beq.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
 80077d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80077d6:	d821      	bhi.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 80077d8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80077dc:	d026      	beq.n	800782c <HAL_RCCEx_PeriphCLKConfig+0x6d4>
 80077de:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80077e2:	d81b      	bhi.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 80077e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077e8:	d00e      	beq.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 80077ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077ee:	d815      	bhi.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d01d      	beq.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 80077f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077f8:	d110      	bne.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x6c4>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80077fa:	4b0a      	ldr	r3, [pc, #40]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80077fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077fe:	4a09      	ldr	r2, [pc, #36]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007800:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007804:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007806:	e014      	b.n	8007832 <HAL_RCCEx_PeriphCLKConfig+0x6da>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007808:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800780c:	332c      	adds	r3, #44	@ 0x2c
 800780e:	4618      	mov	r0, r3
 8007810:	f002 fb6c 	bl	8009eec <RCCEx_PLL3_Config>
 8007814:	4603      	mov	r3, r0
 8007816:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 800781a:	e00a      	b.n	8007832 <HAL_RCCEx_PeriphCLKConfig+0x6da>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8007822:	e006      	b.n	8007832 <HAL_RCCEx_PeriphCLKConfig+0x6da>
 8007824:	46020c00 	.word	0x46020c00
        break;
 8007828:	bf00      	nop
 800782a:	e002      	b.n	8007832 <HAL_RCCEx_PeriphCLKConfig+0x6da>
        break;
 800782c:	bf00      	nop
 800782e:	e000      	b.n	8007832 <HAL_RCCEx_PeriphCLKConfig+0x6da>
        break;
 8007830:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007832:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007836:	2b00      	cmp	r3, #0
 8007838:	d10d      	bne.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 800783a:	4baf      	ldr	r3, [pc, #700]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 800783c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007840:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007844:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007848:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800784c:	4aaa      	ldr	r2, [pc, #680]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 800784e:	430b      	orrs	r3, r1
 8007850:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007854:	e003      	b.n	800785e <HAL_RCCEx_PeriphCLKConfig+0x706>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007856:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800785a:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800785e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007866:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800786a:	663b      	str	r3, [r7, #96]	@ 0x60
 800786c:	2300      	movs	r3, #0
 800786e:	667b      	str	r3, [r7, #100]	@ 0x64
 8007870:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007874:	460b      	mov	r3, r1
 8007876:	4313      	orrs	r3, r2
 8007878:	f000 80b5 	beq.w	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x88e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800787c:	2300      	movs	r3, #0
 800787e:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007882:	4b9d      	ldr	r3, [pc, #628]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8007884:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007888:	f003 0304 	and.w	r3, r3, #4
 800788c:	2b00      	cmp	r3, #0
 800788e:	d113      	bne.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x760>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007890:	4b99      	ldr	r3, [pc, #612]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8007892:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007896:	4a98      	ldr	r2, [pc, #608]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8007898:	f043 0304 	orr.w	r3, r3, #4
 800789c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80078a0:	4b95      	ldr	r3, [pc, #596]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80078a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078a6:	f003 0304 	and.w	r3, r3, #4
 80078aa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80078ae:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
      pwrclkchanged = SET;
 80078b2:	2301      	movs	r3, #1
 80078b4:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80078b8:	4b90      	ldr	r3, [pc, #576]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 80078ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078bc:	4a8f      	ldr	r2, [pc, #572]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 80078be:	f043 0301 	orr.w	r3, r3, #1
 80078c2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80078c4:	f7fd fbe6 	bl	8005094 <HAL_GetTick>
 80078c8:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80078cc:	e00b      	b.n	80078e6 <HAL_RCCEx_PeriphCLKConfig+0x78e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078ce:	f7fd fbe1 	bl	8005094 <HAL_GetTick>
 80078d2:	4602      	mov	r2, r0
 80078d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078d8:	1ad3      	subs	r3, r2, r3
 80078da:	2b02      	cmp	r3, #2
 80078dc:	d903      	bls.n	80078e6 <HAL_RCCEx_PeriphCLKConfig+0x78e>
      {
        ret = HAL_TIMEOUT;
 80078de:	2303      	movs	r3, #3
 80078e0:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80078e4:	e005      	b.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0x79a>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80078e6:	4b85      	ldr	r3, [pc, #532]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 80078e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ea:	f003 0301 	and.w	r3, r3, #1
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d0ed      	beq.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x776>
      }
    }

    if (ret == HAL_OK)
 80078f2:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d165      	bne.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80078fa:	4b7f      	ldr	r3, [pc, #508]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80078fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007900:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007904:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8007908:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800790c:	2b00      	cmp	r3, #0
 800790e:	d023      	beq.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x800>
 8007910:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007914:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8007918:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800791c:	4293      	cmp	r3, r2
 800791e:	d01b      	beq.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x800>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007920:	4b75      	ldr	r3, [pc, #468]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8007922:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007926:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800792a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800792e:	4b72      	ldr	r3, [pc, #456]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8007930:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007934:	4a70      	ldr	r2, [pc, #448]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8007936:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800793a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800793e:	4b6e      	ldr	r3, [pc, #440]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8007940:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007944:	4a6c      	ldr	r2, [pc, #432]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8007946:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800794a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800794e:	4a6a      	ldr	r2, [pc, #424]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8007950:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007954:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007958:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800795c:	f003 0301 	and.w	r3, r3, #1
 8007960:	2b00      	cmp	r3, #0
 8007962:	d019      	beq.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x840>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007964:	f7fd fb96 	bl	8005094 <HAL_GetTick>
 8007968:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800796c:	e00d      	b.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x832>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800796e:	f7fd fb91 	bl	8005094 <HAL_GetTick>
 8007972:	4602      	mov	r2, r0
 8007974:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007978:	1ad2      	subs	r2, r2, r3
 800797a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800797e:	429a      	cmp	r2, r3
 8007980:	d903      	bls.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x832>
          {
            ret = HAL_TIMEOUT;
 8007982:	2303      	movs	r3, #3
 8007984:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
            break;
 8007988:	e006      	b.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x840>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800798a:	4b5b      	ldr	r3, [pc, #364]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 800798c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007990:	f003 0302 	and.w	r3, r3, #2
 8007994:	2b00      	cmp	r3, #0
 8007996:	d0ea      	beq.n	800796e <HAL_RCCEx_PeriphCLKConfig+0x816>
          }
        }
      }

      if (ret == HAL_OK)
 8007998:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800799c:	2b00      	cmp	r3, #0
 800799e:	d10d      	bne.n	80079bc <HAL_RCCEx_PeriphCLKConfig+0x864>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80079a0:	4b55      	ldr	r3, [pc, #340]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80079a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80079a6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80079aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80079ae:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80079b2:	4a51      	ldr	r2, [pc, #324]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80079b4:	430b      	orrs	r3, r1
 80079b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80079ba:	e008      	b.n	80079ce <HAL_RCCEx_PeriphCLKConfig+0x876>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80079bc:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80079c0:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
 80079c4:	e003      	b.n	80079ce <HAL_RCCEx_PeriphCLKConfig+0x876>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079c6:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80079ca:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80079ce:	f897 3109 	ldrb.w	r3, [r7, #265]	@ 0x109
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	d107      	bne.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x88e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80079d6:	4b48      	ldr	r3, [pc, #288]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80079d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80079dc:	4a46      	ldr	r2, [pc, #280]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80079de:	f023 0304 	bic.w	r3, r3, #4
 80079e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 80079e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80079ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ee:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80079f2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80079f4:	2300      	movs	r3, #0
 80079f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80079f8:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80079fc:	460b      	mov	r3, r1
 80079fe:	4313      	orrs	r3, r2
 8007a00:	d042      	beq.n	8007a88 <HAL_RCCEx_PeriphCLKConfig+0x930>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8007a02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a06:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007a0a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007a0e:	d022      	beq.n	8007a56 <HAL_RCCEx_PeriphCLKConfig+0x8fe>
 8007a10:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007a14:	d81b      	bhi.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 8007a16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a1a:	d011      	beq.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
 8007a1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a20:	d815      	bhi.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d019      	beq.n	8007a5a <HAL_RCCEx_PeriphCLKConfig+0x902>
 8007a26:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007a2a:	d110      	bne.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007a2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a30:	3308      	adds	r3, #8
 8007a32:	4618      	mov	r0, r3
 8007a34:	f002 f9c2 	bl	8009dbc <RCCEx_PLL2_Config>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8007a3e:	e00d      	b.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x904>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a40:	4b2d      	ldr	r3, [pc, #180]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8007a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a44:	4a2c      	ldr	r2, [pc, #176]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8007a46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a4a:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007a4c:	e006      	b.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x904>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8007a54:	e002      	b.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x904>
        break;
 8007a56:	bf00      	nop
 8007a58:	e000      	b.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x904>
        break;
 8007a5a:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007a5c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d10d      	bne.n	8007a80 <HAL_RCCEx_PeriphCLKConfig+0x928>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8007a64:	4b24      	ldr	r3, [pc, #144]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8007a66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007a6a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007a6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a72:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007a76:	4a20      	ldr	r2, [pc, #128]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8007a78:	430b      	orrs	r3, r1
 8007a7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007a7e:	e003      	b.n	8007a88 <HAL_RCCEx_PeriphCLKConfig+0x930>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a80:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007a84:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007a88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a90:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007a94:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a96:	2300      	movs	r3, #0
 8007a98:	657b      	str	r3, [r7, #84]	@ 0x54
 8007a9a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007a9e:	460b      	mov	r3, r1
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	d031      	beq.n	8007b08 <HAL_RCCEx_PeriphCLKConfig+0x9b0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8007aa4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007aa8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007aac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ab0:	d00b      	beq.n	8007aca <HAL_RCCEx_PeriphCLKConfig+0x972>
 8007ab2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ab6:	d804      	bhi.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d008      	beq.n	8007ace <HAL_RCCEx_PeriphCLKConfig+0x976>
 8007abc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ac0:	d007      	beq.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x97a>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8007ac8:	e004      	b.n	8007ad4 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8007aca:	bf00      	nop
 8007acc:	e002      	b.n	8007ad4 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8007ace:	bf00      	nop
 8007ad0:	e000      	b.n	8007ad4 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8007ad2:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007ad4:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d111      	bne.n	8007b00 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8007adc:	4b06      	ldr	r3, [pc, #24]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8007ade:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007ae2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007ae6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007aea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007aee:	4a02      	ldr	r2, [pc, #8]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8007af0:	430b      	orrs	r3, r1
 8007af2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007af6:	e007      	b.n	8007b08 <HAL_RCCEx_PeriphCLKConfig+0x9b0>
 8007af8:	46020c00 	.word	0x46020c00
 8007afc:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b00:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007b04:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8007b08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b10:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007b14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b16:	2300      	movs	r3, #0
 8007b18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b1a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007b1e:	460b      	mov	r3, r1
 8007b20:	4313      	orrs	r3, r2
 8007b22:	d00c      	beq.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8007b24:	4bb2      	ldr	r3, [pc, #712]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007b26:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007b2a:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8007b2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b32:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007b36:	4aae      	ldr	r2, [pc, #696]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007b38:	430b      	orrs	r3, r1
 8007b3a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8007b3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b46:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007b4a:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b50:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007b54:	460b      	mov	r3, r1
 8007b56:	4313      	orrs	r3, r2
 8007b58:	d019      	beq.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0xa36>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8007b5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b5e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007b62:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007b66:	d105      	bne.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0xa1c>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007b68:	4ba1      	ldr	r3, [pc, #644]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b6c:	4aa0      	ldr	r2, [pc, #640]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007b6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b72:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8007b74:	4b9e      	ldr	r3, [pc, #632]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007b76:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007b7a:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007b7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b82:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007b86:	4a9a      	ldr	r2, [pc, #616]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007b88:	430b      	orrs	r3, r1
 8007b8a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8007b8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b96:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007b9a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ba0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007ba4:	460b      	mov	r3, r1
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	d00c      	beq.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8007baa:	4b91      	ldr	r3, [pc, #580]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007bac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007bb0:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007bb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007bb8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007bbc:	4a8c      	ldr	r2, [pc, #560]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007bbe:	430b      	orrs	r3, r1
 8007bc0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8007bc4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bcc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007bd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bd6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007bda:	460b      	mov	r3, r1
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	d00c      	beq.n	8007bfa <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8007be0:	4b83      	ldr	r3, [pc, #524]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007be2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007be6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007bea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007bee:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007bf2:	4a7f      	ldr	r2, [pc, #508]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007bf4:	430b      	orrs	r3, r1
 8007bf6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8007bfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c02:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007c06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c08:	2300      	movs	r3, #0
 8007c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c0c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007c10:	460b      	mov	r3, r1
 8007c12:	4313      	orrs	r3, r2
 8007c14:	d00c      	beq.n	8007c30 <HAL_RCCEx_PeriphCLKConfig+0xad8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8007c16:	4b76      	ldr	r3, [pc, #472]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007c18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007c1c:	f023 0218 	bic.w	r2, r3, #24
 8007c20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c24:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8007c28:	4971      	ldr	r1, [pc, #452]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007c30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c38:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8007c3c:	623b      	str	r3, [r7, #32]
 8007c3e:	2300      	movs	r3, #0
 8007c40:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c42:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007c46:	460b      	mov	r3, r1
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	d032      	beq.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8007c4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c50:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007c54:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007c58:	d105      	bne.n	8007c66 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c5a:	4b65      	ldr	r3, [pc, #404]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c5e:	4a64      	ldr	r2, [pc, #400]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007c60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c64:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8007c66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c6a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007c6e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007c72:	d108      	bne.n	8007c86 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007c74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c78:	3308      	adds	r3, #8
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f002 f89e 	bl	8009dbc <RCCEx_PLL2_Config>
 8007c80:	4603      	mov	r3, r0
 8007c82:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
    }
    if (ret == HAL_OK)
 8007c86:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d10d      	bne.n	8007caa <HAL_RCCEx_PeriphCLKConfig+0xb52>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8007c8e:	4b58      	ldr	r3, [pc, #352]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007c90:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007c94:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007c98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c9c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007ca0:	4953      	ldr	r1, [pc, #332]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8007ca8:	e003      	b.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007caa:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007cae:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(HSPI1)
  /*-------------------------- HSPIx kernel clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSPI) == RCC_PERIPHCLK_HSPI)
 8007cb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cba:	2100      	movs	r1, #0
 8007cbc:	61b9      	str	r1, [r7, #24]
 8007cbe:	f003 0301 	and.w	r3, r3, #1
 8007cc2:	61fb      	str	r3, [r7, #28]
 8007cc4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007cc8:	460b      	mov	r3, r1
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	d04a      	beq.n	8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_HSPICLKSOURCE(pPeriphClkInit->HspiClockSelection));

    switch (pPeriphClkInit->HspiClockSelection)
 8007cce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007cd2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007cd6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007cda:	d01e      	beq.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0xbc2>
 8007cdc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007ce0:	d825      	bhi.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 8007ce2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007ce6:	d00e      	beq.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 8007ce8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007cec:	d81f      	bhi.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d021      	beq.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0xbde>
 8007cf2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007cf6:	d11a      	bne.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
        /* HSPI kernel clock source config set later after clock selection check */
        break;

      case RCC_HSPICLKSOURCE_PLL1:  /* PLL1 is used as clock source for HSPI kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007cf8:	4b3d      	ldr	r3, [pc, #244]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cfc:	4a3c      	ldr	r2, [pc, #240]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007cfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007d02:	6293      	str	r3, [r2, #40]	@ 0x28
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8007d04:	e018      	b.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      case RCC_HSPICLKSOURCE_PLL2:  /* PLL2 is used as clock source for HSPI kernel clock*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007d06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d0a:	3308      	adds	r3, #8
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f002 f855 	bl	8009dbc <RCCEx_PLL2_Config>
 8007d12:	4603      	mov	r3, r0
 8007d14:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8007d18:	e00e      	b.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      case RCC_HSPICLKSOURCE_PLL3:  /* PLL3 is used as clock source for HSPI kernel clock*/
        /* PLL3 input clock, parameters M, N & R configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007d1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d1e:	332c      	adds	r3, #44	@ 0x2c
 8007d20:	4618      	mov	r0, r3
 8007d22:	f002 f8e3 	bl	8009eec <RCCEx_PLL3_Config>
 8007d26:	4603      	mov	r3, r0
 8007d28:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8007d2c:	e004      	b.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      default:
        ret = HAL_ERROR;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8007d34:	e000      	b.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
        break;
 8007d36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d38:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d10d      	bne.n	8007d5c <HAL_RCCEx_PeriphCLKConfig+0xc04>
    {
      /* Set the source of HSPI kernel clock*/
      __HAL_RCC_HSPI_CONFIG(pPeriphClkInit->HspiClockSelection);
 8007d40:	4b2b      	ldr	r3, [pc, #172]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007d42:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007d46:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007d4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d4e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007d52:	4927      	ldr	r1, [pc, #156]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007d54:	4313      	orrs	r3, r2
 8007d56:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8007d5a:	e003      	b.n	8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d5c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007d60:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8007d64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d6c:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8007d70:	613b      	str	r3, [r7, #16]
 8007d72:	2300      	movs	r3, #0
 8007d74:	617b      	str	r3, [r7, #20]
 8007d76:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007d7a:	460b      	mov	r3, r1
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	d03d      	beq.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0xca4>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8007d80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d88:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007d8c:	d00e      	beq.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8007d8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007d92:	d815      	bhi.n	8007dc0 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d017      	beq.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007d98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007d9c:	d110      	bne.n	8007dc0 <HAL_RCCEx_PeriphCLKConfig+0xc68>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d9e:	4b14      	ldr	r3, [pc, #80]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007da2:	4a13      	ldr	r2, [pc, #76]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007da4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007da8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8007daa:	e00e      	b.n	8007dca <HAL_RCCEx_PeriphCLKConfig+0xc72>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007dac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007db0:	3308      	adds	r3, #8
 8007db2:	4618      	mov	r0, r3
 8007db4:	f002 f802 	bl	8009dbc <RCCEx_PLL2_Config>
 8007db8:	4603      	mov	r3, r0
 8007dba:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8007dbe:	e004      	b.n	8007dca <HAL_RCCEx_PeriphCLKConfig+0xc72>
      default:
        ret = HAL_ERROR;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8007dc6:	e000      	b.n	8007dca <HAL_RCCEx_PeriphCLKConfig+0xc72>
        break;
 8007dc8:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007dca:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d110      	bne.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8007dd2:	4b07      	ldr	r3, [pc, #28]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007dd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007dd8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007ddc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007de4:	4902      	ldr	r1, [pc, #8]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007de6:	4313      	orrs	r3, r2
 8007de8:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8007dec:	e006      	b.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0xca4>
 8007dee:	bf00      	nop
 8007df0:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007df4:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007df8:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8007dfc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e04:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007e08:	60bb      	str	r3, [r7, #8]
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	60fb      	str	r3, [r7, #12]
 8007e0e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007e12:	460b      	mov	r3, r1
 8007e14:	4313      	orrs	r3, r2
 8007e16:	d00c      	beq.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0xcda>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8007e18:	4b2c      	ldr	r3, [pc, #176]	@ (8007ecc <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8007e1a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e1e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8007e22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e26:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007e2a:	4928      	ldr	r1, [pc, #160]	@ (8007ecc <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
#endif /* defined(DSI) */

#if defined(USB_OTG_HS)

  /*-------------------------- USB PHY clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USBPHY) == RCC_PERIPHCLK_USBPHY)
 8007e32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e3a:	2100      	movs	r1, #0
 8007e3c:	6039      	str	r1, [r7, #0]
 8007e3e:	f003 0308 	and.w	r3, r3, #8
 8007e42:	607b      	str	r3, [r7, #4]
 8007e44:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007e48:	460b      	mov	r3, r1
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	d036      	beq.n	8007ebc <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCLKSOURCE(pPeriphClkInit->UsbPhyClockSelection));

    switch (pPeriphClkInit->UsbPhyClockSelection)
 8007e4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e52:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8007e56:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007e5a:	d00d      	beq.n	8007e78 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8007e5c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007e60:	d811      	bhi.n	8007e86 <HAL_RCCEx_PeriphCLKConfig+0xd2e>
 8007e62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e66:	d012      	beq.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007e68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e6c:	d80b      	bhi.n	8007e86 <HAL_RCCEx_PeriphCLKConfig+0xd2e>
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d00d      	beq.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007e72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e76:	d106      	bne.n	8007e86 <HAL_RCCEx_PeriphCLKConfig+0xd2e>
        break;

      case RCC_USBPHYCLKSOURCE_PLL1:      /* PLL1 P divider clock selected as USB PHY clock */
      case RCC_USBPHYCLKSOURCE_PLL1_DIV2: /* PLL1 P divider clock div 2 selected as USB PHY clock */
        /* Enable P Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007e78:	4b14      	ldr	r3, [pc, #80]	@ (8007ecc <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8007e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e7c:	4a13      	ldr	r2, [pc, #76]	@ (8007ecc <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8007e7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e82:	6293      	str	r3, [r2, #40]	@ 0x28
        /* USB-PHY clock source config set later after clock selection check */
        break;
 8007e84:	e004      	b.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0xd38>

      default:
        ret = HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8007e8c:	e000      	b.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0xd38>
        break;
 8007e8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e90:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d10d      	bne.n	8007eb4 <HAL_RCCEx_PeriphCLKConfig+0xd5c>
    {
      /* Set the source of USBPHY clock*/
      __HAL_RCC_USBPHY_CONFIG(pPeriphClkInit->UsbPhyClockSelection);
 8007e98:	4b0c      	ldr	r3, [pc, #48]	@ (8007ecc <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8007e9a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007e9e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007ea2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ea6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8007eaa:	4908      	ldr	r1, [pc, #32]	@ (8007ecc <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8007eac:	4313      	orrs	r3, r2
 8007eae:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8007eb2:	e003      	b.n	8007ebc <HAL_RCCEx_PeriphCLKConfig+0xd64>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007eb4:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007eb8:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8007ebc:	f897 310a 	ldrb.w	r3, [r7, #266]	@ 0x10a
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007ecc:	46020c00 	.word	0x46020c00

08007ed0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b089      	sub	sp, #36	@ 0x24
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8007ed8:	4ba6      	ldr	r3, [pc, #664]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007eda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007edc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ee0:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8007ee2:	4ba4      	ldr	r3, [pc, #656]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ee6:	f003 0303 	and.w	r3, r3, #3
 8007eea:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8007eec:	4ba1      	ldr	r3, [pc, #644]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ef0:	0a1b      	lsrs	r3, r3, #8
 8007ef2:	f003 030f 	and.w	r3, r3, #15
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007efa:	4b9e      	ldr	r3, [pc, #632]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007efe:	091b      	lsrs	r3, r3, #4
 8007f00:	f003 0301 	and.w	r3, r3, #1
 8007f04:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8007f06:	4b9b      	ldr	r3, [pc, #620]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007f08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f0a:	08db      	lsrs	r3, r3, #3
 8007f0c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007f10:	68fa      	ldr	r2, [r7, #12]
 8007f12:	fb02 f303 	mul.w	r3, r2, r3
 8007f16:	ee07 3a90 	vmov	s15, r3
 8007f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f1e:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	2b03      	cmp	r3, #3
 8007f26:	d062      	beq.n	8007fee <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	2b03      	cmp	r3, #3
 8007f2c:	f200 8081 	bhi.w	8008032 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8007f30:	697b      	ldr	r3, [r7, #20]
 8007f32:	2b01      	cmp	r3, #1
 8007f34:	d024      	beq.n	8007f80 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	2b02      	cmp	r3, #2
 8007f3a:	d17a      	bne.n	8008032 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	ee07 3a90 	vmov	s15, r3
 8007f42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f46:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8008178 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8007f4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f4e:	4b89      	ldr	r3, [pc, #548]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007f50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f56:	ee07 3a90 	vmov	s15, r3
 8007f5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8007f5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007f62:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800817c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8007f66:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007f6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8007f6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f72:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007f76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f7a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f7e:	e08f      	b.n	80080a0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8007f80:	4b7c      	ldr	r3, [pc, #496]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007f82:	689b      	ldr	r3, [r3, #8]
 8007f84:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d005      	beq.n	8007f98 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8007f8c:	4b79      	ldr	r3, [pc, #484]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007f8e:	689b      	ldr	r3, [r3, #8]
 8007f90:	0f1b      	lsrs	r3, r3, #28
 8007f92:	f003 030f 	and.w	r3, r3, #15
 8007f96:	e006      	b.n	8007fa6 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8007f98:	4b76      	ldr	r3, [pc, #472]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007f9a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007f9e:	041b      	lsls	r3, r3, #16
 8007fa0:	0f1b      	lsrs	r3, r3, #28
 8007fa2:	f003 030f 	and.w	r3, r3, #15
 8007fa6:	4a76      	ldr	r2, [pc, #472]	@ (8008180 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8007fa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007fac:	ee07 3a90 	vmov	s15, r3
 8007fb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fb4:	693b      	ldr	r3, [r7, #16]
 8007fb6:	ee07 3a90 	vmov	s15, r3
 8007fba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007fc2:	69bb      	ldr	r3, [r7, #24]
 8007fc4:	ee07 3a90 	vmov	s15, r3
 8007fc8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fcc:	ed97 6a02 	vldr	s12, [r7, #8]
 8007fd0:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800817c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8007fd4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fd8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fdc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007fe0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8007fe4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fe8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007fec:	e058      	b.n	80080a0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007fee:	693b      	ldr	r3, [r7, #16]
 8007ff0:	ee07 3a90 	vmov	s15, r3
 8007ff4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ff8:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8008184 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
 8007ffc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008000:	4b5c      	ldr	r3, [pc, #368]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008002:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008004:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008008:	ee07 3a90 	vmov	s15, r3
 800800c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8008010:	ed97 6a02 	vldr	s12, [r7, #8]
 8008014:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800817c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8008018:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800801c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8008020:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008024:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008028:	ee67 7a27 	vmul.f32	s15, s14, s15
 800802c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008030:	e036      	b.n	80080a0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8008032:	4b50      	ldr	r3, [pc, #320]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008034:	689b      	ldr	r3, [r3, #8]
 8008036:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800803a:	2b00      	cmp	r3, #0
 800803c:	d005      	beq.n	800804a <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 800803e:	4b4d      	ldr	r3, [pc, #308]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008040:	689b      	ldr	r3, [r3, #8]
 8008042:	0f1b      	lsrs	r3, r3, #28
 8008044:	f003 030f 	and.w	r3, r3, #15
 8008048:	e006      	b.n	8008058 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 800804a:	4b4a      	ldr	r3, [pc, #296]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800804c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008050:	041b      	lsls	r3, r3, #16
 8008052:	0f1b      	lsrs	r3, r3, #28
 8008054:	f003 030f 	and.w	r3, r3, #15
 8008058:	4a49      	ldr	r2, [pc, #292]	@ (8008180 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 800805a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800805e:	ee07 3a90 	vmov	s15, r3
 8008062:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	ee07 3a90 	vmov	s15, r3
 800806c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008070:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008074:	69bb      	ldr	r3, [r7, #24]
 8008076:	ee07 3a90 	vmov	s15, r3
 800807a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800807e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008082:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800817c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8008086:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800808a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800808e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008092:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8008096:	ee67 7a27 	vmul.f32	s15, s14, s15
 800809a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800809e:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80080a0:	4b34      	ldr	r3, [pc, #208]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80080a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d017      	beq.n	80080dc <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80080ac:	4b31      	ldr	r3, [pc, #196]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80080ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080b0:	0a5b      	lsrs	r3, r3, #9
 80080b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80080b6:	ee07 3a90 	vmov	s15, r3
 80080ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 80080be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80080c2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80080c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80080ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80080ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80080d2:	ee17 2a90 	vmov	r2, s15
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	601a      	str	r2, [r3, #0]
 80080da:	e002      	b.n	80080e2 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2200      	movs	r2, #0
 80080e0:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80080e2:	4b24      	ldr	r3, [pc, #144]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80080e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d017      	beq.n	800811e <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80080ee:	4b21      	ldr	r3, [pc, #132]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80080f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080f2:	0c1b      	lsrs	r3, r3, #16
 80080f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80080f8:	ee07 3a90 	vmov	s15, r3
 80080fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8008100:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008104:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8008108:	edd7 6a07 	vldr	s13, [r7, #28]
 800810c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008110:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008114:	ee17 2a90 	vmov	r2, s15
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	605a      	str	r2, [r3, #4]
 800811c:	e002      	b.n	8008124 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2200      	movs	r2, #0
 8008122:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8008124:	4b13      	ldr	r3, [pc, #76]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008128:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800812c:	2b00      	cmp	r3, #0
 800812e:	d017      	beq.n	8008160 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8008130:	4b10      	ldr	r3, [pc, #64]	@ (8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008132:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008134:	0e1b      	lsrs	r3, r3, #24
 8008136:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800813a:	ee07 3a90 	vmov	s15, r3
 800813e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8008142:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008146:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800814a:	edd7 6a07 	vldr	s13, [r7, #28]
 800814e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008152:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008156:	ee17 2a90 	vmov	r2, s15
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800815e:	e002      	b.n	8008166 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2200      	movs	r2, #0
 8008164:	609a      	str	r2, [r3, #8]
}
 8008166:	bf00      	nop
 8008168:	3724      	adds	r7, #36	@ 0x24
 800816a:	46bd      	mov	sp, r7
 800816c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008170:	4770      	bx	lr
 8008172:	bf00      	nop
 8008174:	46020c00 	.word	0x46020c00
 8008178:	4b742400 	.word	0x4b742400
 800817c:	46000000 	.word	0x46000000
 8008180:	080109b8 	.word	0x080109b8
 8008184:	4af42400 	.word	0x4af42400

08008188 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008188:	b480      	push	{r7}
 800818a:	b089      	sub	sp, #36	@ 0x24
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8008190:	4ba6      	ldr	r3, [pc, #664]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8008192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008194:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008198:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800819a:	4ba4      	ldr	r3, [pc, #656]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800819c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800819e:	f003 0303 	and.w	r3, r3, #3
 80081a2:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 80081a4:	4ba1      	ldr	r3, [pc, #644]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80081a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081a8:	0a1b      	lsrs	r3, r3, #8
 80081aa:	f003 030f 	and.w	r3, r3, #15
 80081ae:	3301      	adds	r3, #1
 80081b0:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80081b2:	4b9e      	ldr	r3, [pc, #632]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80081b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081b6:	091b      	lsrs	r3, r3, #4
 80081b8:	f003 0301 	and.w	r3, r3, #1
 80081bc:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80081be:	4b9b      	ldr	r3, [pc, #620]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80081c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081c2:	08db      	lsrs	r3, r3, #3
 80081c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80081c8:	68fa      	ldr	r2, [r7, #12]
 80081ca:	fb02 f303 	mul.w	r3, r2, r3
 80081ce:	ee07 3a90 	vmov	s15, r3
 80081d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081d6:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	2b03      	cmp	r3, #3
 80081de:	d062      	beq.n	80082a6 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	2b03      	cmp	r3, #3
 80081e4:	f200 8081 	bhi.w	80082ea <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	2b01      	cmp	r3, #1
 80081ec:	d024      	beq.n	8008238 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 80081ee:	697b      	ldr	r3, [r7, #20]
 80081f0:	2b02      	cmp	r3, #2
 80081f2:	d17a      	bne.n	80082ea <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80081f4:	693b      	ldr	r3, [r7, #16]
 80081f6:	ee07 3a90 	vmov	s15, r3
 80081fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081fe:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8008430 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8008202:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008206:	4b89      	ldr	r3, [pc, #548]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8008208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800820a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800820e:	ee07 3a90 	vmov	s15, r3
 8008212:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8008216:	ed97 6a02 	vldr	s12, [r7, #8]
 800821a:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8008434 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800821e:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8008222:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8008226:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800822a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800822e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008232:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008236:	e08f      	b.n	8008358 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8008238:	4b7c      	ldr	r3, [pc, #496]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008240:	2b00      	cmp	r3, #0
 8008242:	d005      	beq.n	8008250 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8008244:	4b79      	ldr	r3, [pc, #484]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8008246:	689b      	ldr	r3, [r3, #8]
 8008248:	0f1b      	lsrs	r3, r3, #28
 800824a:	f003 030f 	and.w	r3, r3, #15
 800824e:	e006      	b.n	800825e <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8008250:	4b76      	ldr	r3, [pc, #472]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8008252:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008256:	041b      	lsls	r3, r3, #16
 8008258:	0f1b      	lsrs	r3, r3, #28
 800825a:	f003 030f 	and.w	r3, r3, #15
 800825e:	4a76      	ldr	r2, [pc, #472]	@ (8008438 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8008260:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008264:	ee07 3a90 	vmov	s15, r3
 8008268:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800826c:	693b      	ldr	r3, [r7, #16]
 800826e:	ee07 3a90 	vmov	s15, r3
 8008272:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008276:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800827a:	69bb      	ldr	r3, [r7, #24]
 800827c:	ee07 3a90 	vmov	s15, r3
 8008280:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008284:	ed97 6a02 	vldr	s12, [r7, #8]
 8008288:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8008434 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800828c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008290:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008294:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008298:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800829c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082a0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80082a4:	e058      	b.n	8008358 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	ee07 3a90 	vmov	s15, r3
 80082ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082b0:	eddf 6a62 	vldr	s13, [pc, #392]	@ 800843c <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
 80082b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082b8:	4b5c      	ldr	r3, [pc, #368]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80082ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082c0:	ee07 3a90 	vmov	s15, r3
 80082c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80082c8:	ed97 6a02 	vldr	s12, [r7, #8]
 80082cc:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8008434 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80082d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80082d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80082d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80082e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082e4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80082e8:	e036      	b.n	8008358 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80082ea:	4b50      	ldr	r3, [pc, #320]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80082ec:	689b      	ldr	r3, [r3, #8]
 80082ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d005      	beq.n	8008302 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 80082f6:	4b4d      	ldr	r3, [pc, #308]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80082f8:	689b      	ldr	r3, [r3, #8]
 80082fa:	0f1b      	lsrs	r3, r3, #28
 80082fc:	f003 030f 	and.w	r3, r3, #15
 8008300:	e006      	b.n	8008310 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8008302:	4b4a      	ldr	r3, [pc, #296]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8008304:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008308:	041b      	lsls	r3, r3, #16
 800830a:	0f1b      	lsrs	r3, r3, #28
 800830c:	f003 030f 	and.w	r3, r3, #15
 8008310:	4a49      	ldr	r2, [pc, #292]	@ (8008438 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8008312:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008316:	ee07 3a90 	vmov	s15, r3
 800831a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	ee07 3a90 	vmov	s15, r3
 8008324:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008328:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800832c:	69bb      	ldr	r3, [r7, #24]
 800832e:	ee07 3a90 	vmov	s15, r3
 8008332:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008336:	ed97 6a02 	vldr	s12, [r7, #8]
 800833a:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8008434 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800833e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008342:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008346:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800834a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800834e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008352:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008356:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8008358:	4b34      	ldr	r3, [pc, #208]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800835a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800835c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008360:	2b00      	cmp	r3, #0
 8008362:	d017      	beq.n	8008394 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8008364:	4b31      	ldr	r3, [pc, #196]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8008366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008368:	0a5b      	lsrs	r3, r3, #9
 800836a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800836e:	ee07 3a90 	vmov	s15, r3
 8008372:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8008376:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800837a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800837e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008382:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008386:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800838a:	ee17 2a90 	vmov	r2, s15
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	601a      	str	r2, [r3, #0]
 8008392:	e002      	b.n	800839a <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2200      	movs	r2, #0
 8008398:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800839a:	4b24      	ldr	r3, [pc, #144]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800839c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800839e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d017      	beq.n	80083d6 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80083a6:	4b21      	ldr	r3, [pc, #132]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80083a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083aa:	0c1b      	lsrs	r3, r3, #16
 80083ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083b0:	ee07 3a90 	vmov	s15, r3
 80083b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 80083b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80083bc:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80083c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80083c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80083c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80083cc:	ee17 2a90 	vmov	r2, s15
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	605a      	str	r2, [r3, #4]
 80083d4:	e002      	b.n	80083dc <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2200      	movs	r2, #0
 80083da:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80083dc:	4b13      	ldr	r3, [pc, #76]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80083de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d017      	beq.n	8008418 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80083e8:	4b10      	ldr	r3, [pc, #64]	@ (800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80083ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083ec:	0e1b      	lsrs	r3, r3, #24
 80083ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083f2:	ee07 3a90 	vmov	s15, r3
 80083f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 80083fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80083fe:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8008402:	edd7 6a07 	vldr	s13, [r7, #28]
 8008406:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800840a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800840e:	ee17 2a90 	vmov	r2, s15
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008416:	e002      	b.n	800841e <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2200      	movs	r2, #0
 800841c:	609a      	str	r2, [r3, #8]
}
 800841e:	bf00      	nop
 8008420:	3724      	adds	r7, #36	@ 0x24
 8008422:	46bd      	mov	sp, r7
 8008424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008428:	4770      	bx	lr
 800842a:	bf00      	nop
 800842c:	46020c00 	.word	0x46020c00
 8008430:	4b742400 	.word	0x4b742400
 8008434:	46000000 	.word	0x46000000
 8008438:	080109b8 	.word	0x080109b8
 800843c:	4af42400 	.word	0x4af42400

08008440 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008440:	b480      	push	{r7}
 8008442:	b089      	sub	sp, #36	@ 0x24
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8008448:	4ba6      	ldr	r3, [pc, #664]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800844a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800844c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008450:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8008452:	4ba4      	ldr	r3, [pc, #656]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8008454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008456:	f003 0303 	and.w	r3, r3, #3
 800845a:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 800845c:	4ba1      	ldr	r3, [pc, #644]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800845e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008460:	0a1b      	lsrs	r3, r3, #8
 8008462:	f003 030f 	and.w	r3, r3, #15
 8008466:	3301      	adds	r3, #1
 8008468:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800846a:	4b9e      	ldr	r3, [pc, #632]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800846c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800846e:	091b      	lsrs	r3, r3, #4
 8008470:	f003 0301 	and.w	r3, r3, #1
 8008474:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8008476:	4b9b      	ldr	r3, [pc, #620]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8008478:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800847a:	08db      	lsrs	r3, r3, #3
 800847c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008480:	68fa      	ldr	r2, [r7, #12]
 8008482:	fb02 f303 	mul.w	r3, r2, r3
 8008486:	ee07 3a90 	vmov	s15, r3
 800848a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800848e:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	2b03      	cmp	r3, #3
 8008496:	d062      	beq.n	800855e <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	2b03      	cmp	r3, #3
 800849c:	f200 8081 	bhi.w	80085a2 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 80084a0:	697b      	ldr	r3, [r7, #20]
 80084a2:	2b01      	cmp	r3, #1
 80084a4:	d024      	beq.n	80084f0 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	2b02      	cmp	r3, #2
 80084aa:	d17a      	bne.n	80085a2 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	ee07 3a90 	vmov	s15, r3
 80084b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084b6:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80086e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80084ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084be:	4b89      	ldr	r3, [pc, #548]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80084c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084c6:	ee07 3a90 	vmov	s15, r3
 80084ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80084ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80084d2:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80086ec <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80084d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80084da:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80084de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80084e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80084e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084ea:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 80084ee:	e08f      	b.n	8008610 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80084f0:	4b7c      	ldr	r3, [pc, #496]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80084f2:	689b      	ldr	r3, [r3, #8]
 80084f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d005      	beq.n	8008508 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80084fc:	4b79      	ldr	r3, [pc, #484]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80084fe:	689b      	ldr	r3, [r3, #8]
 8008500:	0f1b      	lsrs	r3, r3, #28
 8008502:	f003 030f 	and.w	r3, r3, #15
 8008506:	e006      	b.n	8008516 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8008508:	4b76      	ldr	r3, [pc, #472]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800850a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800850e:	041b      	lsls	r3, r3, #16
 8008510:	0f1b      	lsrs	r3, r3, #28
 8008512:	f003 030f 	and.w	r3, r3, #15
 8008516:	4a76      	ldr	r2, [pc, #472]	@ (80086f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8008518:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800851c:	ee07 3a90 	vmov	s15, r3
 8008520:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	ee07 3a90 	vmov	s15, r3
 800852a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800852e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008532:	69bb      	ldr	r3, [r7, #24]
 8008534:	ee07 3a90 	vmov	s15, r3
 8008538:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800853c:	ed97 6a02 	vldr	s12, [r7, #8]
 8008540:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80086ec <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8008544:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008548:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800854c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008550:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8008554:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008558:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800855c:	e058      	b.n	8008610 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	ee07 3a90 	vmov	s15, r3
 8008564:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008568:	eddf 6a62 	vldr	s13, [pc, #392]	@ 80086f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2b4>
 800856c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008570:	4b5c      	ldr	r3, [pc, #368]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8008572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008574:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008578:	ee07 3a90 	vmov	s15, r3
 800857c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8008580:	ed97 6a02 	vldr	s12, [r7, #8]
 8008584:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80086ec <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8008588:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800858c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8008590:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008594:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8008598:	ee67 7a27 	vmul.f32	s15, s14, s15
 800859c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80085a0:	e036      	b.n	8008610 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80085a2:	4b50      	ldr	r3, [pc, #320]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80085a4:	689b      	ldr	r3, [r3, #8]
 80085a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d005      	beq.n	80085ba <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 80085ae:	4b4d      	ldr	r3, [pc, #308]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80085b0:	689b      	ldr	r3, [r3, #8]
 80085b2:	0f1b      	lsrs	r3, r3, #28
 80085b4:	f003 030f 	and.w	r3, r3, #15
 80085b8:	e006      	b.n	80085c8 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 80085ba:	4b4a      	ldr	r3, [pc, #296]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80085bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80085c0:	041b      	lsls	r3, r3, #16
 80085c2:	0f1b      	lsrs	r3, r3, #28
 80085c4:	f003 030f 	and.w	r3, r3, #15
 80085c8:	4a49      	ldr	r2, [pc, #292]	@ (80086f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 80085ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80085ce:	ee07 3a90 	vmov	s15, r3
 80085d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085d6:	693b      	ldr	r3, [r7, #16]
 80085d8:	ee07 3a90 	vmov	s15, r3
 80085dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 80085e4:	69bb      	ldr	r3, [r7, #24]
 80085e6:	ee07 3a90 	vmov	s15, r3
 80085ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80085f2:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80086ec <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80085f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80085fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80085fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008602:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8008606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800860a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800860e:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8008610:	4b34      	ldr	r3, [pc, #208]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8008612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008614:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008618:	2b00      	cmp	r3, #0
 800861a:	d017      	beq.n	800864c <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800861c:	4b31      	ldr	r3, [pc, #196]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800861e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008620:	0a5b      	lsrs	r3, r3, #9
 8008622:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008626:	ee07 3a90 	vmov	s15, r3
 800862a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 800862e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008632:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008636:	edd7 6a07 	vldr	s13, [r7, #28]
 800863a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800863e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008642:	ee17 2a90 	vmov	r2, s15
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	601a      	str	r2, [r3, #0]
 800864a:	e002      	b.n	8008652 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2200      	movs	r2, #0
 8008650:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8008652:	4b24      	ldr	r3, [pc, #144]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8008654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800865a:	2b00      	cmp	r3, #0
 800865c:	d017      	beq.n	800868e <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800865e:	4b21      	ldr	r3, [pc, #132]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8008660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008662:	0c1b      	lsrs	r3, r3, #16
 8008664:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008668:	ee07 3a90 	vmov	s15, r3
 800866c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8008670:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008674:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008678:	edd7 6a07 	vldr	s13, [r7, #28]
 800867c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008680:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008684:	ee17 2a90 	vmov	r2, s15
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	605a      	str	r2, [r3, #4]
 800868c:	e002      	b.n	8008694 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2200      	movs	r2, #0
 8008692:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8008694:	4b13      	ldr	r3, [pc, #76]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8008696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008698:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800869c:	2b00      	cmp	r3, #0
 800869e:	d017      	beq.n	80086d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80086a0:	4b10      	ldr	r3, [pc, #64]	@ (80086e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80086a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086a4:	0e1b      	lsrs	r3, r3, #24
 80086a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80086aa:	ee07 3a90 	vmov	s15, r3
 80086ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 80086b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80086b6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80086ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80086be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80086c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80086c6:	ee17 2a90 	vmov	r2, s15
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80086ce:	e002      	b.n	80086d6 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	609a      	str	r2, [r3, #8]
}
 80086d6:	bf00      	nop
 80086d8:	3724      	adds	r7, #36	@ 0x24
 80086da:	46bd      	mov	sp, r7
 80086dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e0:	4770      	bx	lr
 80086e2:	bf00      	nop
 80086e4:	46020c00 	.word	0x46020c00
 80086e8:	4b742400 	.word	0x4b742400
 80086ec:	46000000 	.word	0x46000000
 80086f0:	080109b8 	.word	0x080109b8
 80086f4:	4af42400 	.word	0x4af42400

080086f8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b08e      	sub	sp, #56	@ 0x38
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8008702:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008706:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 800870a:	430b      	orrs	r3, r1
 800870c:	d145      	bne.n	800879a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800870e:	4ba7      	ldr	r3, [pc, #668]	@ (80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008710:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008714:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008718:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800871a:	4ba4      	ldr	r3, [pc, #656]	@ (80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800871c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008720:	f003 0302 	and.w	r3, r3, #2
 8008724:	2b02      	cmp	r3, #2
 8008726:	d108      	bne.n	800873a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8008728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800872a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800872e:	d104      	bne.n	800873a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8008730:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008734:	637b      	str	r3, [r7, #52]	@ 0x34
 8008736:	f001 bb35 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800873a:	4b9c      	ldr	r3, [pc, #624]	@ (80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800873c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008740:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008744:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008748:	d114      	bne.n	8008774 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800874a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008750:	d110      	bne.n	8008774 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008752:	4b96      	ldr	r3, [pc, #600]	@ (80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008754:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008758:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800875c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008760:	d103      	bne.n	800876a <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8008762:	23fa      	movs	r3, #250	@ 0xfa
 8008764:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008766:	f001 bb1d 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      else
      {
        frequency = LSI_VALUE;
 800876a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800876e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008770:	f001 bb18 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8008774:	4b8d      	ldr	r3, [pc, #564]	@ (80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800877c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008780:	d107      	bne.n	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8008782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008784:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008788:	d103      	bne.n	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 800878a:	4b89      	ldr	r3, [pc, #548]	@ (80089b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800878c:	637b      	str	r3, [r7, #52]	@ 0x34
 800878e:	f001 bb09 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8008792:	2300      	movs	r3, #0
 8008794:	637b      	str	r3, [r7, #52]	@ 0x34
 8008796:	f001 bb05 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800879a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800879e:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80087a2:	430b      	orrs	r3, r1
 80087a4:	d151      	bne.n	800884a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80087a6:	4b81      	ldr	r3, [pc, #516]	@ (80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80087a8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80087ac:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80087b0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80087b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b4:	2b80      	cmp	r3, #128	@ 0x80
 80087b6:	d035      	beq.n	8008824 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 80087b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ba:	2b80      	cmp	r3, #128	@ 0x80
 80087bc:	d841      	bhi.n	8008842 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80087be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c0:	2b60      	cmp	r3, #96	@ 0x60
 80087c2:	d02a      	beq.n	800881a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 80087c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c6:	2b60      	cmp	r3, #96	@ 0x60
 80087c8:	d83b      	bhi.n	8008842 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80087ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087cc:	2b40      	cmp	r3, #64	@ 0x40
 80087ce:	d009      	beq.n	80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80087d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d2:	2b40      	cmp	r3, #64	@ 0x40
 80087d4:	d835      	bhi.n	8008842 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80087d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d00c      	beq.n	80087f6 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 80087dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087de:	2b20      	cmp	r3, #32
 80087e0:	d012      	beq.n	8008808 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80087e2:	e02e      	b.n	8008842 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80087e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80087e8:	4618      	mov	r0, r3
 80087ea:	f7ff fb71 	bl	8007ed0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80087ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80087f2:	f001 bad7 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80087f6:	f107 0318 	add.w	r3, r7, #24
 80087fa:	4618      	mov	r0, r3
 80087fc:	f7ff fcc4 	bl	8008188 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8008800:	69bb      	ldr	r3, [r7, #24]
 8008802:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008804:	f001 bace 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008808:	f107 030c 	add.w	r3, r7, #12
 800880c:	4618      	mov	r0, r3
 800880e:	f7ff fe17 	bl	8008440 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008816:	f001 bac5 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800881a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800881e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008820:	f001 bac0 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008824:	4b61      	ldr	r3, [pc, #388]	@ (80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800882c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008830:	d103      	bne.n	800883a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8008832:	4b60      	ldr	r3, [pc, #384]	@ (80089b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8008834:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008836:	f001 bab5 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 800883a:	2300      	movs	r3, #0
 800883c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800883e:	f001 bab1 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default :
      {
        frequency = 0U;
 8008842:	2300      	movs	r3, #0
 8008844:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008846:	f001 baad 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800884a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800884e:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008852:	430b      	orrs	r3, r1
 8008854:	d158      	bne.n	8008908 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8008856:	4b55      	ldr	r3, [pc, #340]	@ (80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008858:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800885c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008860:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008864:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008868:	d03b      	beq.n	80088e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 800886a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800886c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008870:	d846      	bhi.n	8008900 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8008872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008874:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008878:	d02e      	beq.n	80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 800887a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800887c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008880:	d83e      	bhi.n	8008900 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8008882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008884:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008888:	d00b      	beq.n	80088a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 800888a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800888c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008890:	d836      	bhi.n	8008900 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8008892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008894:	2b00      	cmp	r3, #0
 8008896:	d00d      	beq.n	80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8008898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800889a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800889e:	d012      	beq.n	80088c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 80088a0:	e02e      	b.n	8008900 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80088a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80088a6:	4618      	mov	r0, r3
 80088a8:	f7ff fb12 	bl	8007ed0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80088ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80088b0:	f001 ba78 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088b4:	f107 0318 	add.w	r3, r7, #24
 80088b8:	4618      	mov	r0, r3
 80088ba:	f7ff fc65 	bl	8008188 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 80088be:	69bb      	ldr	r3, [r7, #24]
 80088c0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80088c2:	f001 ba6f 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088c6:	f107 030c 	add.w	r3, r7, #12
 80088ca:	4618      	mov	r0, r3
 80088cc:	f7ff fdb8 	bl	8008440 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80088d4:	f001 ba66 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80088d8:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80088dc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80088de:	f001 ba61 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80088e2:	4b32      	ldr	r3, [pc, #200]	@ (80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80088ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088ee:	d103      	bne.n	80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 80088f0:	4b30      	ldr	r3, [pc, #192]	@ (80089b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80088f2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80088f4:	f001 ba56 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 80088f8:	2300      	movs	r3, #0
 80088fa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80088fc:	f001 ba52 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default :

        frequency = 0U;
 8008900:	2300      	movs	r3, #0
 8008902:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008904:	f001 ba4e 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8008908:	e9d7 2300 	ldrd	r2, r3, [r7]
 800890c:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8008910:	430b      	orrs	r3, r1
 8008912:	d126      	bne.n	8008962 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8008914:	4b25      	ldr	r3, [pc, #148]	@ (80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008916:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800891a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800891e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8008920:	4b22      	ldr	r3, [pc, #136]	@ (80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008928:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800892c:	d106      	bne.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800892e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008930:	2b00      	cmp	r3, #0
 8008932:	d103      	bne.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 8008934:	4b1f      	ldr	r3, [pc, #124]	@ (80089b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8008936:	637b      	str	r3, [r7, #52]	@ 0x34
 8008938:	f001 ba34 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 800893c:	4b1b      	ldr	r3, [pc, #108]	@ (80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008944:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008948:	d107      	bne.n	800895a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 800894a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800894c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008950:	d103      	bne.n	800895a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 8008952:	4b19      	ldr	r3, [pc, #100]	@ (80089b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8008954:	637b      	str	r3, [r7, #52]	@ 0x34
 8008956:	f001 ba25 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 800895a:	2300      	movs	r3, #0
 800895c:	637b      	str	r3, [r7, #52]	@ 0x34
 800895e:	f001 ba21 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8008962:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008966:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 800896a:	430b      	orrs	r3, r1
 800896c:	d16e      	bne.n	8008a4c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800896e:	4b0f      	ldr	r3, [pc, #60]	@ (80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008970:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008974:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8008978:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800897a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800897c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008980:	d03d      	beq.n	80089fe <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8008982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008984:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008988:	d85c      	bhi.n	8008a44 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800898a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800898c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008990:	d014      	beq.n	80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8008992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008994:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008998:	d854      	bhi.n	8008a44 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800899a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800899c:	2b00      	cmp	r3, #0
 800899e:	d01f      	beq.n	80089e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 80089a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80089a6:	d012      	beq.n	80089ce <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 80089a8:	e04c      	b.n	8008a44 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80089aa:	bf00      	nop
 80089ac:	46020c00 	.word	0x46020c00
 80089b0:	0003d090 	.word	0x0003d090
 80089b4:	00f42400 	.word	0x00f42400
 80089b8:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80089bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80089c0:	4618      	mov	r0, r3
 80089c2:	f7ff fa85 	bl	8007ed0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80089c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089c8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089ca:	f001 b9eb 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80089ce:	f107 0318 	add.w	r3, r7, #24
 80089d2:	4618      	mov	r0, r3
 80089d4:	f7ff fbd8 	bl	8008188 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80089d8:	69fb      	ldr	r3, [r7, #28]
 80089da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089dc:	f001 b9e2 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80089e0:	4ba7      	ldr	r3, [pc, #668]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80089e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80089ec:	d103      	bne.n	80089f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 80089ee:	4ba5      	ldr	r3, [pc, #660]	@ (8008c84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80089f0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80089f2:	f001 b9d7 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 80089f6:	2300      	movs	r3, #0
 80089f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089fa:	f001 b9d3 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80089fe:	4ba0      	ldr	r3, [pc, #640]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f003 0320 	and.w	r3, r3, #32
 8008a06:	2b20      	cmp	r3, #32
 8008a08:	d118      	bne.n	8008a3c <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008a0a:	4b9d      	ldr	r3, [pc, #628]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008a0c:	689b      	ldr	r3, [r3, #8]
 8008a0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d005      	beq.n	8008a22 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8008a16:	4b9a      	ldr	r3, [pc, #616]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008a18:	689b      	ldr	r3, [r3, #8]
 8008a1a:	0e1b      	lsrs	r3, r3, #24
 8008a1c:	f003 030f 	and.w	r3, r3, #15
 8008a20:	e006      	b.n	8008a30 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8008a22:	4b97      	ldr	r3, [pc, #604]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008a24:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008a28:	041b      	lsls	r3, r3, #16
 8008a2a:	0e1b      	lsrs	r3, r3, #24
 8008a2c:	f003 030f 	and.w	r3, r3, #15
 8008a30:	4a95      	ldr	r2, [pc, #596]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8008a32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a36:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008a38:	f001 b9b4 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a40:	f001 b9b0 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default :

        frequency = 0U;
 8008a44:	2300      	movs	r3, #0
 8008a46:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a48:	f001 b9ac 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008a4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a50:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8008a54:	430b      	orrs	r3, r1
 8008a56:	d17f      	bne.n	8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008a58:	4b89      	ldr	r3, [pc, #548]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008a5a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008a5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008a62:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8008a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d165      	bne.n	8008b36 <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8008a6a:	4b85      	ldr	r3, [pc, #532]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008a6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008a70:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8008a74:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8008a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a78:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008a7c:	d034      	beq.n	8008ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 8008a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a80:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008a84:	d853      	bhi.n	8008b2e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8008a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a8c:	d00b      	beq.n	8008aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 8008a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a90:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a94:	d84b      	bhi.n	8008b2e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8008a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d016      	beq.n	8008aca <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 8008a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a9e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008aa2:	d009      	beq.n	8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8008aa4:	e043      	b.n	8008b2e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008aa6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f7ff fa10 	bl	8007ed0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ab2:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8008ab4:	f001 b976 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ab8:	f107 0318 	add.w	r3, r7, #24
 8008abc:	4618      	mov	r0, r3
 8008abe:	f7ff fb63 	bl	8008188 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008ac2:	69fb      	ldr	r3, [r7, #28]
 8008ac4:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8008ac6:	f001 b96d 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8008aca:	4b6d      	ldr	r3, [pc, #436]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008ad2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ad6:	d103      	bne.n	8008ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 8008ad8:	4b6a      	ldr	r3, [pc, #424]	@ (8008c84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008ada:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8008adc:	f001 b962 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
            frequency = 0U;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8008ae4:	f001 b95e 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008ae8:	4b65      	ldr	r3, [pc, #404]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	f003 0320 	and.w	r3, r3, #32
 8008af0:	2b20      	cmp	r3, #32
 8008af2:	d118      	bne.n	8008b26 <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008af4:	4b62      	ldr	r3, [pc, #392]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008af6:	689b      	ldr	r3, [r3, #8]
 8008af8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d005      	beq.n	8008b0c <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 8008b00:	4b5f      	ldr	r3, [pc, #380]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008b02:	689b      	ldr	r3, [r3, #8]
 8008b04:	0e1b      	lsrs	r3, r3, #24
 8008b06:	f003 030f 	and.w	r3, r3, #15
 8008b0a:	e006      	b.n	8008b1a <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8008b0c:	4b5c      	ldr	r3, [pc, #368]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008b0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008b12:	041b      	lsls	r3, r3, #16
 8008b14:	0e1b      	lsrs	r3, r3, #24
 8008b16:	f003 030f 	and.w	r3, r3, #15
 8008b1a:	4a5b      	ldr	r2, [pc, #364]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8008b1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b20:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8008b22:	f001 b93f 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
            frequency = 0U;
 8008b26:	2300      	movs	r3, #0
 8008b28:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8008b2a:	f001 b93b 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
        }
        default :
        {
          frequency = 0U;
 8008b2e:	2300      	movs	r3, #0
 8008b30:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8008b32:	f001 b937 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8008b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008b3c:	d108      	bne.n	8008b50 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008b3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008b42:	4618      	mov	r0, r3
 8008b44:	f7ff f9c4 	bl	8007ed0 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8008b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b4c:	f001 b92a 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else
    {
      frequency = 0U;
 8008b50:	2300      	movs	r3, #0
 8008b52:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b54:	f001 b926 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8008b58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b5c:	1e51      	subs	r1, r2, #1
 8008b5e:	430b      	orrs	r3, r1
 8008b60:	d136      	bne.n	8008bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008b62:	4b47      	ldr	r3, [pc, #284]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008b64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008b68:	f003 0303 	and.w	r3, r3, #3
 8008b6c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8008b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d104      	bne.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8008b74:	f7fe fa42 	bl	8006ffc <HAL_RCC_GetPCLK2Freq>
 8008b78:	6378      	str	r0, [r7, #52]	@ 0x34
 8008b7a:	f001 b913 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8008b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b80:	2b01      	cmp	r3, #1
 8008b82:	d104      	bne.n	8008b8e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008b84:	f7fe f906 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 8008b88:	6378      	str	r0, [r7, #52]	@ 0x34
 8008b8a:	f001 b90b 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8008b8e:	4b3c      	ldr	r3, [pc, #240]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008b96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b9a:	d106      	bne.n	8008baa <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 8008b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b9e:	2b02      	cmp	r3, #2
 8008ba0:	d103      	bne.n	8008baa <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 8008ba2:	4b3a      	ldr	r3, [pc, #232]	@ (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8008ba4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ba6:	f001 b8fd 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8008baa:	4b35      	ldr	r3, [pc, #212]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008bac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008bb0:	f003 0302 	and.w	r3, r3, #2
 8008bb4:	2b02      	cmp	r3, #2
 8008bb6:	d107      	bne.n	8008bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8008bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bba:	2b03      	cmp	r3, #3
 8008bbc:	d104      	bne.n	8008bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 8008bbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008bc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bc4:	f001 b8ee 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bcc:	f001 b8ea 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8008bd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008bd4:	1e91      	subs	r1, r2, #2
 8008bd6:	430b      	orrs	r3, r1
 8008bd8:	d136      	bne.n	8008c48 <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008bda:	4b29      	ldr	r3, [pc, #164]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008bdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008be0:	f003 030c 	and.w	r3, r3, #12
 8008be4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8008be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d104      	bne.n	8008bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008bec:	f7fe f9f2 	bl	8006fd4 <HAL_RCC_GetPCLK1Freq>
 8008bf0:	6378      	str	r0, [r7, #52]	@ 0x34
 8008bf2:	f001 b8d7 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8008bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf8:	2b04      	cmp	r3, #4
 8008bfa:	d104      	bne.n	8008c06 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008bfc:	f7fe f8ca 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 8008c00:	6378      	str	r0, [r7, #52]	@ 0x34
 8008c02:	f001 b8cf 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8008c06:	4b1e      	ldr	r3, [pc, #120]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c12:	d106      	bne.n	8008c22 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8008c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c16:	2b08      	cmp	r3, #8
 8008c18:	d103      	bne.n	8008c22 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 8008c1a:	4b1c      	ldr	r3, [pc, #112]	@ (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8008c1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c1e:	f001 b8c1 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8008c22:	4b17      	ldr	r3, [pc, #92]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008c24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c28:	f003 0302 	and.w	r3, r3, #2
 8008c2c:	2b02      	cmp	r3, #2
 8008c2e:	d107      	bne.n	8008c40 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 8008c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c32:	2b0c      	cmp	r3, #12
 8008c34:	d104      	bne.n	8008c40 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 8008c36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c3c:	f001 b8b2 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8008c40:	2300      	movs	r3, #0
 8008c42:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c44:	f001 b8ae 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8008c48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c4c:	1f11      	subs	r1, r2, #4
 8008c4e:	430b      	orrs	r3, r1
 8008c50:	d13f      	bne.n	8008cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8008c52:	4b0b      	ldr	r3, [pc, #44]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008c54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008c58:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008c5c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8008c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d104      	bne.n	8008c6e <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008c64:	f7fe f9b6 	bl	8006fd4 <HAL_RCC_GetPCLK1Freq>
 8008c68:	6378      	str	r0, [r7, #52]	@ 0x34
 8008c6a:	f001 b89b 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8008c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c70:	2b10      	cmp	r3, #16
 8008c72:	d10d      	bne.n	8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008c74:	f7fe f88e 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 8008c78:	6378      	str	r0, [r7, #52]	@ 0x34
 8008c7a:	f001 b893 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
 8008c7e:	bf00      	nop
 8008c80:	46020c00 	.word	0x46020c00
 8008c84:	02dc6c00 	.word	0x02dc6c00
 8008c88:	080109b8 	.word	0x080109b8
 8008c8c:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8008c90:	4ba8      	ldr	r3, [pc, #672]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c9c:	d106      	bne.n	8008cac <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 8008c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ca0:	2b20      	cmp	r3, #32
 8008ca2:	d103      	bne.n	8008cac <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 8008ca4:	4ba4      	ldr	r3, [pc, #656]	@ (8008f38 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008ca6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ca8:	f001 b87c 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8008cac:	4ba1      	ldr	r3, [pc, #644]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008cae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008cb2:	f003 0302 	and.w	r3, r3, #2
 8008cb6:	2b02      	cmp	r3, #2
 8008cb8:	d107      	bne.n	8008cca <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8008cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cbc:	2b30      	cmp	r3, #48	@ 0x30
 8008cbe:	d104      	bne.n	8008cca <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 8008cc0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008cc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cc6:	f001 b86d 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cce:	f001 b869 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8008cd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cd6:	f1a2 0108 	sub.w	r1, r2, #8
 8008cda:	430b      	orrs	r3, r1
 8008cdc:	d136      	bne.n	8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8008cde:	4b95      	ldr	r3, [pc, #596]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008ce0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008ce4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008ce8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8008cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d104      	bne.n	8008cfa <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008cf0:	f7fe f970 	bl	8006fd4 <HAL_RCC_GetPCLK1Freq>
 8008cf4:	6378      	str	r0, [r7, #52]	@ 0x34
 8008cf6:	f001 b855 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8008cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cfc:	2b40      	cmp	r3, #64	@ 0x40
 8008cfe:	d104      	bne.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008d00:	f7fe f848 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 8008d04:	6378      	str	r0, [r7, #52]	@ 0x34
 8008d06:	f001 b84d 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8008d0a:	4b8a      	ldr	r3, [pc, #552]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d16:	d106      	bne.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 8008d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d1a:	2b80      	cmp	r3, #128	@ 0x80
 8008d1c:	d103      	bne.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 8008d1e:	4b86      	ldr	r3, [pc, #536]	@ (8008f38 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008d20:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d22:	f001 b83f 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8008d26:	4b83      	ldr	r3, [pc, #524]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008d28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008d2c:	f003 0302 	and.w	r3, r3, #2
 8008d30:	2b02      	cmp	r3, #2
 8008d32:	d107      	bne.n	8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d36:	2bc0      	cmp	r3, #192	@ 0xc0
 8008d38:	d104      	bne.n	8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 8008d3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d40:	f001 b830 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8008d44:	2300      	movs	r3, #0
 8008d46:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d48:	f001 b82c 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8008d4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d50:	f1a2 0110 	sub.w	r1, r2, #16
 8008d54:	430b      	orrs	r3, r1
 8008d56:	d139      	bne.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8008d58:	4b76      	ldr	r3, [pc, #472]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008d5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008d5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d62:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8008d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d104      	bne.n	8008d74 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008d6a:	f7fe f933 	bl	8006fd4 <HAL_RCC_GetPCLK1Freq>
 8008d6e:	6378      	str	r0, [r7, #52]	@ 0x34
 8008d70:	f001 b818 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8008d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d7a:	d104      	bne.n	8008d86 <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008d7c:	f7fe f80a 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 8008d80:	6378      	str	r0, [r7, #52]	@ 0x34
 8008d82:	f001 b80f 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8008d86:	4b6b      	ldr	r3, [pc, #428]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d92:	d107      	bne.n	8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 8008d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d9a:	d103      	bne.n	8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 8008d9c:	4b66      	ldr	r3, [pc, #408]	@ (8008f38 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008d9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008da0:	f001 b800 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8008da4:	4b63      	ldr	r3, [pc, #396]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008da6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008daa:	f003 0302 	and.w	r3, r3, #2
 8008dae:	2b02      	cmp	r3, #2
 8008db0:	d108      	bne.n	8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 8008db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008db4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008db8:	d104      	bne.n	8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 8008dba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008dbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dc0:	f000 bff0 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dc8:	f000 bfec 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#if defined(USART6)
  else if (PeriphClk == RCC_PERIPHCLK_USART6)
 8008dcc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008dd0:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8008dd4:	430b      	orrs	r3, r1
 8008dd6:	d139      	bne.n	8008e4c <HAL_RCCEx_GetPeriphCLKFreq+0x754>
  {
    /* Get the current USART6 source */
    srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8008dd8:	4b56      	ldr	r3, [pc, #344]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008dda:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008dde:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008de2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8008de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d104      	bne.n	8008df4 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008dea:	f7fe f8f3 	bl	8006fd4 <HAL_RCC_GetPCLK1Freq>
 8008dee:	6378      	str	r0, [r7, #52]	@ 0x34
 8008df0:	f000 bfd8 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_USART6CLKSOURCE_SYSCLK)
 8008df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008dfa:	d104      	bne.n	8008e06 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008dfc:	f7fd ffca 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 8008e00:	6378      	str	r0, [r7, #52]	@ 0x34
 8008e02:	f000 bfcf 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8008e06:	4b4b      	ldr	r3, [pc, #300]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008e0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e12:	d107      	bne.n	8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
 8008e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e16:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e1a:	d103      	bne.n	8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
    {
      frequency = HSI_VALUE;
 8008e1c:	4b46      	ldr	r3, [pc, #280]	@ (8008f38 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008e1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e20:	f000 bfc0 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8008e24:	4b43      	ldr	r3, [pc, #268]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008e26:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e2a:	f003 0302 	and.w	r3, r3, #2
 8008e2e:	2b02      	cmp	r3, #2
 8008e30:	d108      	bne.n	8008e44 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
 8008e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e34:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008e38:	d104      	bne.n	8008e44 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
    {
      frequency = LSE_VALUE;
 8008e3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e40:	f000 bfb0 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8008e44:	2300      	movs	r3, #0
 8008e46:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e48:	f000 bfac 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8008e4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e50:	f1a2 0120 	sub.w	r1, r2, #32
 8008e54:	430b      	orrs	r3, r1
 8008e56:	d158      	bne.n	8008f0a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8008e58:	4b36      	ldr	r3, [pc, #216]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008e5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008e5e:	f003 0307 	and.w	r3, r3, #7
 8008e62:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8008e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d104      	bne.n	8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8008e6a:	f7fe f8db 	bl	8007024 <HAL_RCC_GetPCLK3Freq>
 8008e6e:	6378      	str	r0, [r7, #52]	@ 0x34
 8008e70:	f000 bf98 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8008e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e76:	2b01      	cmp	r3, #1
 8008e78:	d104      	bne.n	8008e84 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008e7a:	f7fd ff8b 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 8008e7e:	6378      	str	r0, [r7, #52]	@ 0x34
 8008e80:	f000 bf90 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8008e84:	4b2b      	ldr	r3, [pc, #172]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008e8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e90:	d106      	bne.n	8008ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 8008e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e94:	2b02      	cmp	r3, #2
 8008e96:	d103      	bne.n	8008ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
    {
      frequency = HSI_VALUE;
 8008e98:	4b27      	ldr	r3, [pc, #156]	@ (8008f38 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008e9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e9c:	f000 bf82 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8008ea0:	4b24      	ldr	r3, [pc, #144]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008ea2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008ea6:	f003 0302 	and.w	r3, r3, #2
 8008eaa:	2b02      	cmp	r3, #2
 8008eac:	d107      	bne.n	8008ebe <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 8008eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb0:	2b03      	cmp	r3, #3
 8008eb2:	d104      	bne.n	8008ebe <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
    {
      frequency = LSE_VALUE;
 8008eb4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008eb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008eba:	f000 bf73 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8008ebe:	4b1d      	ldr	r3, [pc, #116]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f003 0320 	and.w	r3, r3, #32
 8008ec6:	2b20      	cmp	r3, #32
 8008ec8:	d11b      	bne.n	8008f02 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8008eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ecc:	2b04      	cmp	r3, #4
 8008ece:	d118      	bne.n	8008f02 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008ed0:	4b18      	ldr	r3, [pc, #96]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008ed2:	689b      	ldr	r3, [r3, #8]
 8008ed4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d005      	beq.n	8008ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
 8008edc:	4b15      	ldr	r3, [pc, #84]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008ede:	689b      	ldr	r3, [r3, #8]
 8008ee0:	0e1b      	lsrs	r3, r3, #24
 8008ee2:	f003 030f 	and.w	r3, r3, #15
 8008ee6:	e006      	b.n	8008ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 8008ee8:	4b12      	ldr	r3, [pc, #72]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008eea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008eee:	041b      	lsls	r3, r3, #16
 8008ef0:	0e1b      	lsrs	r3, r3, #24
 8008ef2:	f003 030f 	and.w	r3, r3, #15
 8008ef6:	4a11      	ldr	r2, [pc, #68]	@ (8008f3c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8008ef8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008efc:	637b      	str	r3, [r7, #52]	@ 0x34
 8008efe:	f000 bf51 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8008f02:	2300      	movs	r3, #0
 8008f04:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f06:	f000 bf4d 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8008f0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f0e:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008f12:	430b      	orrs	r3, r1
 8008f14:	d172      	bne.n	8008ffc <HAL_RCCEx_GetPeriphCLKFreq+0x904>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8008f16:	4b07      	ldr	r3, [pc, #28]	@ (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008f18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008f1c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008f20:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8008f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f28:	d10a      	bne.n	8008f40 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008f2a:	f7fd ff33 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 8008f2e:	6378      	str	r0, [r7, #52]	@ 0x34
 8008f30:	f000 bf38 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
 8008f34:	46020c00 	.word	0x46020c00
 8008f38:	00f42400 	.word	0x00f42400
 8008f3c:	080109b8 	.word	0x080109b8
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8008f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f46:	d108      	bne.n	8008f5a <HAL_RCCEx_GetPeriphCLKFreq+0x862>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f48:	f107 0318 	add.w	r3, r7, #24
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f7ff f91b 	bl	8008188 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8008f52:	6a3b      	ldr	r3, [r7, #32]
 8008f54:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f56:	f000 bf25 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8008f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d104      	bne.n	8008f6a <HAL_RCCEx_GetPeriphCLKFreq+0x872>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8008f60:	f7fe f81e 	bl	8006fa0 <HAL_RCC_GetHCLKFreq>
 8008f64:	6378      	str	r0, [r7, #52]	@ 0x34
 8008f66:	f000 bf1d 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8008f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f6c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008f70:	d122      	bne.n	8008fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008f72:	4bb0      	ldr	r3, [pc, #704]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f003 0320 	and.w	r3, r3, #32
 8008f7a:	2b20      	cmp	r3, #32
 8008f7c:	d118      	bne.n	8008fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008f7e:	4bad      	ldr	r3, [pc, #692]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8008f80:	689b      	ldr	r3, [r3, #8]
 8008f82:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d005      	beq.n	8008f96 <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
 8008f8a:	4baa      	ldr	r3, [pc, #680]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8008f8c:	689b      	ldr	r3, [r3, #8]
 8008f8e:	0e1b      	lsrs	r3, r3, #24
 8008f90:	f003 030f 	and.w	r3, r3, #15
 8008f94:	e006      	b.n	8008fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 8008f96:	4ba7      	ldr	r3, [pc, #668]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8008f98:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008f9c:	041b      	lsls	r3, r3, #16
 8008f9e:	0e1b      	lsrs	r3, r3, #24
 8008fa0:	f003 030f 	and.w	r3, r3, #15
 8008fa4:	4aa4      	ldr	r2, [pc, #656]	@ (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8008fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008faa:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fac:	f000 befa 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      else
      {
        frequency = 0U;
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fb4:	f000 bef6 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8008fb8:	4b9e      	ldr	r3, [pc, #632]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008fc4:	d107      	bne.n	8008fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8008fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008fcc:	d103      	bne.n	8008fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    {
      frequency = HSE_VALUE;
 8008fce:	4b9b      	ldr	r3, [pc, #620]	@ (800923c <HAL_RCCEx_GetPeriphCLKFreq+0xb44>)
 8008fd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fd2:	f000 bee7 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8008fd6:	4b97      	ldr	r3, [pc, #604]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008fde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008fe2:	d107      	bne.n	8008ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>
 8008fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008fea:	d103      	bne.n	8008ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>
    {
      frequency = HSI_VALUE;
 8008fec:	4b94      	ldr	r3, [pc, #592]	@ (8009240 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>)
 8008fee:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ff0:	f000 bed8 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ff8:	f000 bed4 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8008ffc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009000:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8009004:	430b      	orrs	r3, r1
 8009006:	d158      	bne.n	80090ba <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8009008:	4b8a      	ldr	r3, [pc, #552]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800900a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800900e:	f003 0307 	and.w	r3, r3, #7
 8009012:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8009014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009016:	2b04      	cmp	r3, #4
 8009018:	d84b      	bhi.n	80090b2 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
 800901a:	a201      	add	r2, pc, #4	@ (adr r2, 8009020 <HAL_RCCEx_GetPeriphCLKFreq+0x928>)
 800901c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009020:	08009059 	.word	0x08009059
 8009024:	08009035 	.word	0x08009035
 8009028:	08009047 	.word	0x08009047
 800902c:	08009063 	.word	0x08009063
 8009030:	0800906d 	.word	0x0800906d
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009034:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009038:	4618      	mov	r0, r3
 800903a:	f7fe ff49 	bl	8007ed0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800903e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009040:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009042:	f000 beaf 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009046:	f107 030c 	add.w	r3, r7, #12
 800904a:	4618      	mov	r0, r3
 800904c:	f7ff f9f8 	bl	8008440 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8009050:	693b      	ldr	r3, [r7, #16]
 8009052:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009054:	f000 bea6 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8009058:	f7fd ffa2 	bl	8006fa0 <HAL_RCC_GetHCLKFreq>
 800905c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800905e:	f000 bea1 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8009062:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8009066:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009068:	f000 be9c 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800906c:	4b71      	ldr	r3, [pc, #452]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f003 0320 	and.w	r3, r3, #32
 8009074:	2b20      	cmp	r3, #32
 8009076:	d118      	bne.n	80090aa <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009078:	4b6e      	ldr	r3, [pc, #440]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009080:	2b00      	cmp	r3, #0
 8009082:	d005      	beq.n	8009090 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
 8009084:	4b6b      	ldr	r3, [pc, #428]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009086:	689b      	ldr	r3, [r3, #8]
 8009088:	0e1b      	lsrs	r3, r3, #24
 800908a:	f003 030f 	and.w	r3, r3, #15
 800908e:	e006      	b.n	800909e <HAL_RCCEx_GetPeriphCLKFreq+0x9a6>
 8009090:	4b68      	ldr	r3, [pc, #416]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009092:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009096:	041b      	lsls	r3, r3, #16
 8009098:	0e1b      	lsrs	r3, r3, #24
 800909a:	f003 030f 	and.w	r3, r3, #15
 800909e:	4a66      	ldr	r2, [pc, #408]	@ (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80090a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80090a4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80090a6:	f000 be7d 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 80090aa:	2300      	movs	r3, #0
 80090ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80090ae:	f000 be79 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default:

        frequency = 0U;
 80090b2:	2300      	movs	r3, #0
 80090b4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80090b6:	f000 be75 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 80090ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090be:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 80090c2:	430b      	orrs	r3, r1
 80090c4:	d167      	bne.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 80090c6:	4b5b      	ldr	r3, [pc, #364]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80090c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80090cc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80090d0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80090d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80090d8:	d036      	beq.n	8009148 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 80090da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090dc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80090e0:	d855      	bhi.n	800918e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 80090e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80090e8:	d029      	beq.n	800913e <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 80090ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80090f0:	d84d      	bhi.n	800918e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 80090f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80090f8:	d013      	beq.n	8009122 <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
 80090fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009100:	d845      	bhi.n	800918e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 8009102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009104:	2b00      	cmp	r3, #0
 8009106:	d015      	beq.n	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
 8009108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800910a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800910e:	d13e      	bne.n	800918e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009110:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009114:	4618      	mov	r0, r3
 8009116:	f7fe fedb 	bl	8007ed0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800911a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800911c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800911e:	f000 be41 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009122:	f107 030c 	add.w	r3, r7, #12
 8009126:	4618      	mov	r0, r3
 8009128:	f7ff f98a 	bl	8008440 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009130:	f000 be38 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8009134:	f7fd ff34 	bl	8006fa0 <HAL_RCC_GetHCLKFreq>
 8009138:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800913a:	f000 be33 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800913e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8009142:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009144:	f000 be2e 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8009148:	4b3a      	ldr	r3, [pc, #232]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f003 0320 	and.w	r3, r3, #32
 8009150:	2b20      	cmp	r3, #32
 8009152:	d118      	bne.n	8009186 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009154:	4b37      	ldr	r3, [pc, #220]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009156:	689b      	ldr	r3, [r3, #8]
 8009158:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800915c:	2b00      	cmp	r3, #0
 800915e:	d005      	beq.n	800916c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 8009160:	4b34      	ldr	r3, [pc, #208]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009162:	689b      	ldr	r3, [r3, #8]
 8009164:	0e1b      	lsrs	r3, r3, #24
 8009166:	f003 030f 	and.w	r3, r3, #15
 800916a:	e006      	b.n	800917a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800916c:	4b31      	ldr	r3, [pc, #196]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800916e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009172:	041b      	lsls	r3, r3, #16
 8009174:	0e1b      	lsrs	r3, r3, #24
 8009176:	f003 030f 	and.w	r3, r3, #15
 800917a:	4a2f      	ldr	r2, [pc, #188]	@ (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800917c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009180:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009182:	f000 be0f 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8009186:	2300      	movs	r3, #0
 8009188:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800918a:	f000 be0b 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default:

        frequency = 0U;
 800918e:	2300      	movs	r3, #0
 8009190:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009192:	f000 be07 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8009196:	e9d7 2300 	ldrd	r2, r3, [r7]
 800919a:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 800919e:	430b      	orrs	r3, r1
 80091a0:	d154      	bne.n	800924c <HAL_RCCEx_GetPeriphCLKFreq+0xb54>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80091a2:	4b24      	ldr	r3, [pc, #144]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80091a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80091a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80091ac:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80091ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d104      	bne.n	80091be <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80091b4:	f7fd ff0e 	bl	8006fd4 <HAL_RCC_GetPCLK1Freq>
 80091b8:	6378      	str	r0, [r7, #52]	@ 0x34
 80091ba:	f000 bdf3 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 80091be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091c4:	d104      	bne.n	80091d0 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80091c6:	f7fd fde5 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 80091ca:	6378      	str	r0, [r7, #52]	@ 0x34
 80091cc:	f000 bdea 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80091d0:	4b18      	ldr	r3, [pc, #96]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80091d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091dc:	d107      	bne.n	80091ee <HAL_RCCEx_GetPeriphCLKFreq+0xaf6>
 80091de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80091e4:	d103      	bne.n	80091ee <HAL_RCCEx_GetPeriphCLKFreq+0xaf6>
    {
      frequency = HSI_VALUE;
 80091e6:	4b16      	ldr	r3, [pc, #88]	@ (8009240 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>)
 80091e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80091ea:	f000 bddb 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 80091ee:	4b11      	ldr	r3, [pc, #68]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f003 0320 	and.w	r3, r3, #32
 80091f6:	2b20      	cmp	r3, #32
 80091f8:	d124      	bne.n	8009244 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 80091fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091fc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009200:	d120      	bne.n	8009244 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009202:	4b0c      	ldr	r3, [pc, #48]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009204:	689b      	ldr	r3, [r3, #8]
 8009206:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800920a:	2b00      	cmp	r3, #0
 800920c:	d005      	beq.n	800921a <HAL_RCCEx_GetPeriphCLKFreq+0xb22>
 800920e:	4b09      	ldr	r3, [pc, #36]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009210:	689b      	ldr	r3, [r3, #8]
 8009212:	0e1b      	lsrs	r3, r3, #24
 8009214:	f003 030f 	and.w	r3, r3, #15
 8009218:	e006      	b.n	8009228 <HAL_RCCEx_GetPeriphCLKFreq+0xb30>
 800921a:	4b06      	ldr	r3, [pc, #24]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800921c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009220:	041b      	lsls	r3, r3, #16
 8009222:	0e1b      	lsrs	r3, r3, #24
 8009224:	f003 030f 	and.w	r3, r3, #15
 8009228:	4a03      	ldr	r2, [pc, #12]	@ (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800922a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800922e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009230:	f000 bdb8 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
 8009234:	46020c00 	.word	0x46020c00
 8009238:	080109b8 	.word	0x080109b8
 800923c:	007a1200 	.word	0x007a1200
 8009240:	00f42400 	.word	0x00f42400
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8009244:	2300      	movs	r3, #0
 8009246:	637b      	str	r3, [r7, #52]	@ 0x34
 8009248:	f000 bdac 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 800924c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009250:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8009254:	430b      	orrs	r3, r1
 8009256:	d14c      	bne.n	80092f2 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8009258:	4ba8      	ldr	r3, [pc, #672]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800925a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800925e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009262:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8009264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009266:	2b00      	cmp	r3, #0
 8009268:	d104      	bne.n	8009274 <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800926a:	f7fd feb3 	bl	8006fd4 <HAL_RCC_GetPCLK1Freq>
 800926e:	6378      	str	r0, [r7, #52]	@ 0x34
 8009270:	f000 bd98 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8009274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009276:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800927a:	d104      	bne.n	8009286 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800927c:	f7fd fd8a 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 8009280:	6378      	str	r0, [r7, #52]	@ 0x34
 8009282:	f000 bd8f 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8009286:	4b9d      	ldr	r3, [pc, #628]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800928e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009292:	d107      	bne.n	80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8009294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009296:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800929a:	d103      	bne.n	80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
    {
      frequency = HSI_VALUE;
 800929c:	4b98      	ldr	r3, [pc, #608]	@ (8009500 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 800929e:	637b      	str	r3, [r7, #52]	@ 0x34
 80092a0:	f000 bd80 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 80092a4:	4b95      	ldr	r3, [pc, #596]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f003 0320 	and.w	r3, r3, #32
 80092ac:	2b20      	cmp	r3, #32
 80092ae:	d11c      	bne.n	80092ea <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
 80092b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092b2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80092b6:	d118      	bne.n	80092ea <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80092b8:	4b90      	ldr	r3, [pc, #576]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80092ba:	689b      	ldr	r3, [r3, #8]
 80092bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d005      	beq.n	80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
 80092c4:	4b8d      	ldr	r3, [pc, #564]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80092c6:	689b      	ldr	r3, [r3, #8]
 80092c8:	0e1b      	lsrs	r3, r3, #24
 80092ca:	f003 030f 	and.w	r3, r3, #15
 80092ce:	e006      	b.n	80092de <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 80092d0:	4b8a      	ldr	r3, [pc, #552]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80092d2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80092d6:	041b      	lsls	r3, r3, #16
 80092d8:	0e1b      	lsrs	r3, r3, #24
 80092da:	f003 030f 	and.w	r3, r3, #15
 80092de:	4a89      	ldr	r2, [pc, #548]	@ (8009504 <HAL_RCCEx_GetPeriphCLKFreq+0xe0c>)
 80092e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80092e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80092e6:	f000 bd5d 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 80092ea:	2300      	movs	r3, #0
 80092ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80092ee:	f000 bd59 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 80092f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092f6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80092fa:	430b      	orrs	r3, r1
 80092fc:	d158      	bne.n	80093b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80092fe:	4b7f      	ldr	r3, [pc, #508]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8009300:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009304:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009308:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800930a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800930c:	2bc0      	cmp	r3, #192	@ 0xc0
 800930e:	d028      	beq.n	8009362 <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
 8009310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009312:	2bc0      	cmp	r3, #192	@ 0xc0
 8009314:	d848      	bhi.n	80093a8 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>
 8009316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009318:	2b80      	cmp	r3, #128	@ 0x80
 800931a:	d00e      	beq.n	800933a <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 800931c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800931e:	2b80      	cmp	r3, #128	@ 0x80
 8009320:	d842      	bhi.n	80093a8 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>
 8009322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009324:	2b00      	cmp	r3, #0
 8009326:	d003      	beq.n	8009330 <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
 8009328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800932a:	2b40      	cmp	r3, #64	@ 0x40
 800932c:	d014      	beq.n	8009358 <HAL_RCCEx_GetPeriphCLKFreq+0xc60>
 800932e:	e03b      	b.n	80093a8 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8009330:	f7fd fe78 	bl	8007024 <HAL_RCC_GetPCLK3Freq>
 8009334:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8009336:	f000 bd35 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800933a:	4b70      	ldr	r3, [pc, #448]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009342:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009346:	d103      	bne.n	8009350 <HAL_RCCEx_GetPeriphCLKFreq+0xc58>
        {
          frequency = HSI_VALUE;
 8009348:	4b6d      	ldr	r3, [pc, #436]	@ (8009500 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 800934a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800934c:	f000 bd2a 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8009350:	2300      	movs	r3, #0
 8009352:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009354:	f000 bd26 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8009358:	f7fd fd1c 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 800935c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800935e:	f000 bd21 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8009362:	4b66      	ldr	r3, [pc, #408]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	f003 0320 	and.w	r3, r3, #32
 800936a:	2b20      	cmp	r3, #32
 800936c:	d118      	bne.n	80093a0 <HAL_RCCEx_GetPeriphCLKFreq+0xca8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800936e:	4b63      	ldr	r3, [pc, #396]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8009370:	689b      	ldr	r3, [r3, #8]
 8009372:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009376:	2b00      	cmp	r3, #0
 8009378:	d005      	beq.n	8009386 <HAL_RCCEx_GetPeriphCLKFreq+0xc8e>
 800937a:	4b60      	ldr	r3, [pc, #384]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800937c:	689b      	ldr	r3, [r3, #8]
 800937e:	0e1b      	lsrs	r3, r3, #24
 8009380:	f003 030f 	and.w	r3, r3, #15
 8009384:	e006      	b.n	8009394 <HAL_RCCEx_GetPeriphCLKFreq+0xc9c>
 8009386:	4b5d      	ldr	r3, [pc, #372]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8009388:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800938c:	041b      	lsls	r3, r3, #16
 800938e:	0e1b      	lsrs	r3, r3, #24
 8009390:	f003 030f 	and.w	r3, r3, #15
 8009394:	4a5b      	ldr	r2, [pc, #364]	@ (8009504 <HAL_RCCEx_GetPeriphCLKFreq+0xe0c>)
 8009396:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800939a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800939c:	f000 bd02 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 80093a0:	2300      	movs	r3, #0
 80093a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80093a4:	f000 bcfe 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      default:
      {
        frequency = 0U;
 80093a8:	2300      	movs	r3, #0
 80093aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80093ac:	f000 bcfa 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 80093b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80093b4:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 80093b8:	430b      	orrs	r3, r1
 80093ba:	d14c      	bne.n	8009456 <HAL_RCCEx_GetPeriphCLKFreq+0xd5e>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80093bc:	4b4f      	ldr	r3, [pc, #316]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80093be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80093c2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80093c6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 80093c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d104      	bne.n	80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0xce0>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80093ce:	f7fd fe01 	bl	8006fd4 <HAL_RCC_GetPCLK1Freq>
 80093d2:	6378      	str	r0, [r7, #52]	@ 0x34
 80093d4:	f000 bce6 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 80093d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80093de:	d104      	bne.n	80093ea <HAL_RCCEx_GetPeriphCLKFreq+0xcf2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80093e0:	f7fd fcd8 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 80093e4:	6378      	str	r0, [r7, #52]	@ 0x34
 80093e6:	f000 bcdd 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 80093ea:	4b44      	ldr	r3, [pc, #272]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80093f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80093f6:	d107      	bne.n	8009408 <HAL_RCCEx_GetPeriphCLKFreq+0xd10>
 80093f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80093fe:	d103      	bne.n	8009408 <HAL_RCCEx_GetPeriphCLKFreq+0xd10>
    {
      frequency = HSI_VALUE;
 8009400:	4b3f      	ldr	r3, [pc, #252]	@ (8009500 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 8009402:	637b      	str	r3, [r7, #52]	@ 0x34
 8009404:	f000 bcce 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8009408:	4b3c      	ldr	r3, [pc, #240]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f003 0320 	and.w	r3, r3, #32
 8009410:	2b20      	cmp	r3, #32
 8009412:	d11c      	bne.n	800944e <HAL_RCCEx_GetPeriphCLKFreq+0xd56>
 8009414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009416:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800941a:	d118      	bne.n	800944e <HAL_RCCEx_GetPeriphCLKFreq+0xd56>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800941c:	4b37      	ldr	r3, [pc, #220]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800941e:	689b      	ldr	r3, [r3, #8]
 8009420:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009424:	2b00      	cmp	r3, #0
 8009426:	d005      	beq.n	8009434 <HAL_RCCEx_GetPeriphCLKFreq+0xd3c>
 8009428:	4b34      	ldr	r3, [pc, #208]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800942a:	689b      	ldr	r3, [r3, #8]
 800942c:	0e1b      	lsrs	r3, r3, #24
 800942e:	f003 030f 	and.w	r3, r3, #15
 8009432:	e006      	b.n	8009442 <HAL_RCCEx_GetPeriphCLKFreq+0xd4a>
 8009434:	4b31      	ldr	r3, [pc, #196]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8009436:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800943a:	041b      	lsls	r3, r3, #16
 800943c:	0e1b      	lsrs	r3, r3, #24
 800943e:	f003 030f 	and.w	r3, r3, #15
 8009442:	4a30      	ldr	r2, [pc, #192]	@ (8009504 <HAL_RCCEx_GetPeriphCLKFreq+0xe0c>)
 8009444:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009448:	637b      	str	r3, [r7, #52]	@ 0x34
 800944a:	f000 bcab 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 800944e:	2300      	movs	r3, #0
 8009450:	637b      	str	r3, [r7, #52]	@ 0x34
 8009452:	f000 bca7 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#if defined (I2C5)
  else if (PeriphClk == RCC_PERIPHCLK_I2C5)
 8009456:	e9d7 2300 	ldrd	r2, r3, [r7]
 800945a:	f102 4140 	add.w	r1, r2, #3221225472	@ 0xc0000000
 800945e:	430b      	orrs	r3, r1
 8009460:	d152      	bne.n	8009508 <HAL_RCCEx_GetPeriphCLKFreq+0xe10>
  {
    /* Get the current I2C5 source */
    srcclk = __HAL_RCC_GET_I2C5_SOURCE();
 8009462:	4b26      	ldr	r3, [pc, #152]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8009464:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009468:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800946c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C5CLKSOURCE_PCLK1)
 800946e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009470:	2b00      	cmp	r3, #0
 8009472:	d104      	bne.n	800947e <HAL_RCCEx_GetPeriphCLKFreq+0xd86>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8009474:	f7fd fdae 	bl	8006fd4 <HAL_RCC_GetPCLK1Freq>
 8009478:	6378      	str	r0, [r7, #52]	@ 0x34
 800947a:	f000 bc93 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_I2C5CLKSOURCE_SYSCLK)
 800947e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009480:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009484:	d104      	bne.n	8009490 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8009486:	f7fd fc85 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 800948a:	6378      	str	r0, [r7, #52]	@ 0x34
 800948c:	f000 bc8a 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C5CLKSOURCE_HSI))
 8009490:	4b1a      	ldr	r3, [pc, #104]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009498:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800949c:	d107      	bne.n	80094ae <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
 800949e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80094a4:	d103      	bne.n	80094ae <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
    {
      frequency = HSI_VALUE;
 80094a6:	4b16      	ldr	r3, [pc, #88]	@ (8009500 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 80094a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80094aa:	f000 bc7b 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C5CLKSOURCE_MSIK))
 80094ae:	4b13      	ldr	r3, [pc, #76]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f003 0320 	and.w	r3, r3, #32
 80094b6:	2b20      	cmp	r3, #32
 80094b8:	d11c      	bne.n	80094f4 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 80094ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094bc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80094c0:	d118      	bne.n	80094f4 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80094c2:	4b0e      	ldr	r3, [pc, #56]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80094c4:	689b      	ldr	r3, [r3, #8]
 80094c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d005      	beq.n	80094da <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 80094ce:	4b0b      	ldr	r3, [pc, #44]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80094d0:	689b      	ldr	r3, [r3, #8]
 80094d2:	0e1b      	lsrs	r3, r3, #24
 80094d4:	f003 030f 	and.w	r3, r3, #15
 80094d8:	e006      	b.n	80094e8 <HAL_RCCEx_GetPeriphCLKFreq+0xdf0>
 80094da:	4b08      	ldr	r3, [pc, #32]	@ (80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80094dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80094e0:	041b      	lsls	r3, r3, #16
 80094e2:	0e1b      	lsrs	r3, r3, #24
 80094e4:	f003 030f 	and.w	r3, r3, #15
 80094e8:	4a06      	ldr	r2, [pc, #24]	@ (8009504 <HAL_RCCEx_GetPeriphCLKFreq+0xe0c>)
 80094ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80094ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80094f0:	f000 bc58 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for I2C5 */
    else
    {
      frequency = 0U;
 80094f4:	2300      	movs	r3, #0
 80094f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80094f8:	f000 bc54 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
 80094fc:	46020c00 	.word	0x46020c00
 8009500:	00f42400 	.word	0x00f42400
 8009504:	080109b8 	.word	0x080109b8
    }
  }
#endif /* I2C5 */
#if defined (I2C6)
  else if (PeriphClk == RCC_PERIPHCLK_I2C6)
 8009508:	e9d7 2300 	ldrd	r2, r3, [r7]
 800950c:	f102 4100 	add.w	r1, r2, #2147483648	@ 0x80000000
 8009510:	430b      	orrs	r3, r1
 8009512:	d14a      	bne.n	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
  {
    /* Get the current I2C6 source */
    srcclk = __HAL_RCC_GET_I2C6_SOURCE();
 8009514:	4ba5      	ldr	r3, [pc, #660]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8009516:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800951a:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800951e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C6CLKSOURCE_PCLK1)
 8009520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009522:	2b00      	cmp	r3, #0
 8009524:	d104      	bne.n	8009530 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8009526:	f7fd fd55 	bl	8006fd4 <HAL_RCC_GetPCLK1Freq>
 800952a:	6378      	str	r0, [r7, #52]	@ 0x34
 800952c:	f000 bc3a 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_I2C6CLKSOURCE_SYSCLK)
 8009530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009532:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009536:	d104      	bne.n	8009542 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8009538:	f7fd fc2c 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 800953c:	6378      	str	r0, [r7, #52]	@ 0x34
 800953e:	f000 bc31 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C6CLKSOURCE_HSI))
 8009542:	4b9a      	ldr	r3, [pc, #616]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800954a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800954e:	d107      	bne.n	8009560 <HAL_RCCEx_GetPeriphCLKFreq+0xe68>
 8009550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009552:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009556:	d103      	bne.n	8009560 <HAL_RCCEx_GetPeriphCLKFreq+0xe68>
    {
      frequency = HSI_VALUE;
 8009558:	4b95      	ldr	r3, [pc, #596]	@ (80097b0 <HAL_RCCEx_GetPeriphCLKFreq+0x10b8>)
 800955a:	637b      	str	r3, [r7, #52]	@ 0x34
 800955c:	f000 bc22 	b.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C6CLKSOURCE_MSIK))
 8009560:	4b92      	ldr	r3, [pc, #584]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	f003 0320 	and.w	r3, r3, #32
 8009568:	2b20      	cmp	r3, #32
 800956a:	d11b      	bne.n	80095a4 <HAL_RCCEx_GetPeriphCLKFreq+0xeac>
 800956c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800956e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8009572:	d117      	bne.n	80095a4 <HAL_RCCEx_GetPeriphCLKFreq+0xeac>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009574:	4b8d      	ldr	r3, [pc, #564]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8009576:	689b      	ldr	r3, [r3, #8]
 8009578:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800957c:	2b00      	cmp	r3, #0
 800957e:	d005      	beq.n	800958c <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
 8009580:	4b8a      	ldr	r3, [pc, #552]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	0e1b      	lsrs	r3, r3, #24
 8009586:	f003 030f 	and.w	r3, r3, #15
 800958a:	e006      	b.n	800959a <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
 800958c:	4b87      	ldr	r3, [pc, #540]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800958e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009592:	041b      	lsls	r3, r3, #16
 8009594:	0e1b      	lsrs	r3, r3, #24
 8009596:	f003 030f 	and.w	r3, r3, #15
 800959a:	4a86      	ldr	r2, [pc, #536]	@ (80097b4 <HAL_RCCEx_GetPeriphCLKFreq+0x10bc>)
 800959c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80095a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80095a2:	e3ff      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for I2C6 */
    else
    {
      frequency = 0U;
 80095a4:	2300      	movs	r3, #0
 80095a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80095a8:	e3fc      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 80095aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095ae:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80095b2:	430b      	orrs	r3, r1
 80095b4:	d164      	bne.n	8009680 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 80095b6:	4b7d      	ldr	r3, [pc, #500]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80095b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80095bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80095c0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 80095c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d120      	bne.n	800960a <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80095c8:	4b78      	ldr	r3, [pc, #480]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f003 0320 	and.w	r3, r3, #32
 80095d0:	2b20      	cmp	r3, #32
 80095d2:	d117      	bne.n	8009604 <HAL_RCCEx_GetPeriphCLKFreq+0xf0c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80095d4:	4b75      	ldr	r3, [pc, #468]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80095d6:	689b      	ldr	r3, [r3, #8]
 80095d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d005      	beq.n	80095ec <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 80095e0:	4b72      	ldr	r3, [pc, #456]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80095e2:	689b      	ldr	r3, [r3, #8]
 80095e4:	0e1b      	lsrs	r3, r3, #24
 80095e6:	f003 030f 	and.w	r3, r3, #15
 80095ea:	e006      	b.n	80095fa <HAL_RCCEx_GetPeriphCLKFreq+0xf02>
 80095ec:	4b6f      	ldr	r3, [pc, #444]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80095ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80095f2:	041b      	lsls	r3, r3, #16
 80095f4:	0e1b      	lsrs	r3, r3, #24
 80095f6:	f003 030f 	and.w	r3, r3, #15
 80095fa:	4a6e      	ldr	r2, [pc, #440]	@ (80097b4 <HAL_RCCEx_GetPeriphCLKFreq+0x10bc>)
 80095fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009600:	637b      	str	r3, [r7, #52]	@ 0x34
 8009602:	e3cf      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      else
      {
        frequency = 0U;
 8009604:	2300      	movs	r3, #0
 8009606:	637b      	str	r3, [r7, #52]	@ 0x34
 8009608:	e3cc      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 800960a:	4b68      	ldr	r3, [pc, #416]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800960c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009610:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009614:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009618:	d112      	bne.n	8009640 <HAL_RCCEx_GetPeriphCLKFreq+0xf48>
 800961a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800961c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009620:	d10e      	bne.n	8009640 <HAL_RCCEx_GetPeriphCLKFreq+0xf48>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009622:	4b62      	ldr	r3, [pc, #392]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8009624:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009628:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800962c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009630:	d102      	bne.n	8009638 <HAL_RCCEx_GetPeriphCLKFreq+0xf40>
      {
        frequency = LSI_VALUE / 128U;
 8009632:	23fa      	movs	r3, #250	@ 0xfa
 8009634:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009636:	e3b5      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      else
      {
        frequency = LSI_VALUE;
 8009638:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800963c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800963e:	e3b1      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8009640:	4b5a      	ldr	r3, [pc, #360]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009648:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800964c:	d106      	bne.n	800965c <HAL_RCCEx_GetPeriphCLKFreq+0xf64>
 800964e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009650:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009654:	d102      	bne.n	800965c <HAL_RCCEx_GetPeriphCLKFreq+0xf64>
    {
      frequency = HSI_VALUE;
 8009656:	4b56      	ldr	r3, [pc, #344]	@ (80097b0 <HAL_RCCEx_GetPeriphCLKFreq+0x10b8>)
 8009658:	637b      	str	r3, [r7, #52]	@ 0x34
 800965a:	e3a3      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 800965c:	4b53      	ldr	r3, [pc, #332]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800965e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009662:	f003 0302 	and.w	r3, r3, #2
 8009666:	2b02      	cmp	r3, #2
 8009668:	d107      	bne.n	800967a <HAL_RCCEx_GetPeriphCLKFreq+0xf82>
 800966a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800966c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009670:	d103      	bne.n	800967a <HAL_RCCEx_GetPeriphCLKFreq+0xf82>
    {
      frequency = LSE_VALUE;
 8009672:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009676:	637b      	str	r3, [r7, #52]	@ 0x34
 8009678:	e394      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 800967a:	2300      	movs	r3, #0
 800967c:	637b      	str	r3, [r7, #52]	@ 0x34
 800967e:	e391      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8009680:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009684:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8009688:	430b      	orrs	r3, r1
 800968a:	d164      	bne.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0x105e>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800968c:	4b47      	ldr	r3, [pc, #284]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800968e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009692:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009696:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8009698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800969a:	2b00      	cmp	r3, #0
 800969c:	d120      	bne.n	80096e0 <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800969e:	4b43      	ldr	r3, [pc, #268]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f003 0320 	and.w	r3, r3, #32
 80096a6:	2b20      	cmp	r3, #32
 80096a8:	d117      	bne.n	80096da <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80096aa:	4b40      	ldr	r3, [pc, #256]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80096ac:	689b      	ldr	r3, [r3, #8]
 80096ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d005      	beq.n	80096c2 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
 80096b6:	4b3d      	ldr	r3, [pc, #244]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80096b8:	689b      	ldr	r3, [r3, #8]
 80096ba:	0e1b      	lsrs	r3, r3, #24
 80096bc:	f003 030f 	and.w	r3, r3, #15
 80096c0:	e006      	b.n	80096d0 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 80096c2:	4b3a      	ldr	r3, [pc, #232]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80096c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80096c8:	041b      	lsls	r3, r3, #16
 80096ca:	0e1b      	lsrs	r3, r3, #24
 80096cc:	f003 030f 	and.w	r3, r3, #15
 80096d0:	4a38      	ldr	r2, [pc, #224]	@ (80097b4 <HAL_RCCEx_GetPeriphCLKFreq+0x10bc>)
 80096d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80096d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80096d8:	e364      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      else
      {
        frequency = 0U;
 80096da:	2300      	movs	r3, #0
 80096dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80096de:	e361      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 80096e0:	4b32      	ldr	r3, [pc, #200]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80096e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80096e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80096ee:	d112      	bne.n	8009716 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 80096f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80096f6:	d10e      	bne.n	8009716 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80096f8:	4b2c      	ldr	r3, [pc, #176]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80096fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80096fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009702:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009706:	d102      	bne.n	800970e <HAL_RCCEx_GetPeriphCLKFreq+0x1016>
      {
        frequency = LSI_VALUE / 128U;
 8009708:	23fa      	movs	r3, #250	@ 0xfa
 800970a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800970c:	e34a      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      else
      {
        frequency = LSI_VALUE;
 800970e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009712:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009714:	e346      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8009716:	4b25      	ldr	r3, [pc, #148]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800971e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009722:	d106      	bne.n	8009732 <HAL_RCCEx_GetPeriphCLKFreq+0x103a>
 8009724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009726:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800972a:	d102      	bne.n	8009732 <HAL_RCCEx_GetPeriphCLKFreq+0x103a>
    {
      frequency = HSI_VALUE;
 800972c:	4b20      	ldr	r3, [pc, #128]	@ (80097b0 <HAL_RCCEx_GetPeriphCLKFreq+0x10b8>)
 800972e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009730:	e338      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8009732:	4b1e      	ldr	r3, [pc, #120]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8009734:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009738:	f003 0302 	and.w	r3, r3, #2
 800973c:	2b02      	cmp	r3, #2
 800973e:	d107      	bne.n	8009750 <HAL_RCCEx_GetPeriphCLKFreq+0x1058>
 8009740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009742:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009746:	d103      	bne.n	8009750 <HAL_RCCEx_GetPeriphCLKFreq+0x1058>
    {
      frequency = LSE_VALUE;
 8009748:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800974c:	637b      	str	r3, [r7, #52]	@ 0x34
 800974e:	e329      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8009750:	2300      	movs	r3, #0
 8009752:	637b      	str	r3, [r7, #52]	@ 0x34
 8009754:	e326      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8009756:	e9d7 2300 	ldrd	r2, r3, [r7]
 800975a:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800975e:	430b      	orrs	r3, r1
 8009760:	d14e      	bne.n	8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x1108>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8009762:	4b12      	ldr	r3, [pc, #72]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8009764:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009768:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800976c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 800976e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009770:	2b00      	cmp	r3, #0
 8009772:	d103      	bne.n	800977c <HAL_RCCEx_GetPeriphCLKFreq+0x1084>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8009774:	f7fd fc2e 	bl	8006fd4 <HAL_RCC_GetPCLK1Freq>
 8009778:	6378      	str	r0, [r7, #52]	@ 0x34
 800977a:	e313      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 800977c:	4b0b      	ldr	r3, [pc, #44]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800977e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009782:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009786:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800978a:	d119      	bne.n	80097c0 <HAL_RCCEx_GetPeriphCLKFreq+0x10c8>
 800978c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800978e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009792:	d115      	bne.n	80097c0 <HAL_RCCEx_GetPeriphCLKFreq+0x10c8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009794:	4b05      	ldr	r3, [pc, #20]	@ (80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8009796:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800979a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800979e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80097a2:	d109      	bne.n	80097b8 <HAL_RCCEx_GetPeriphCLKFreq+0x10c0>
      {
        frequency = LSI_VALUE / 128U;
 80097a4:	23fa      	movs	r3, #250	@ 0xfa
 80097a6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80097a8:	e2fc      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
 80097aa:	bf00      	nop
 80097ac:	46020c00 	.word	0x46020c00
 80097b0:	00f42400 	.word	0x00f42400
 80097b4:	080109b8 	.word	0x080109b8
      }
      else
      {
        frequency = LSI_VALUE;
 80097b8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80097bc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80097be:	e2f1      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 80097c0:	4ba8      	ldr	r3, [pc, #672]	@ (8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80097c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097cc:	d106      	bne.n	80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x10e4>
 80097ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80097d4:	d102      	bne.n	80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x10e4>
    {
      frequency = HSI_VALUE;
 80097d6:	4ba4      	ldr	r3, [pc, #656]	@ (8009a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>)
 80097d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80097da:	e2e3      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 80097dc:	4ba1      	ldr	r3, [pc, #644]	@ (8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 80097de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80097e2:	f003 0302 	and.w	r3, r3, #2
 80097e6:	2b02      	cmp	r3, #2
 80097e8:	d107      	bne.n	80097fa <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
 80097ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ec:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80097f0:	d103      	bne.n	80097fa <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
    {
      frequency = LSE_VALUE;
 80097f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80097f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80097f8:	e2d4      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 80097fa:	2300      	movs	r3, #0
 80097fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80097fe:	e2d1      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8009800:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009804:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8009808:	430b      	orrs	r3, r1
 800980a:	d12d      	bne.n	8009868 <HAL_RCCEx_GetPeriphCLKFreq+0x1170>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 800980c:	4b95      	ldr	r3, [pc, #596]	@ (8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800980e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009812:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8009816:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8009818:	4b92      	ldr	r3, [pc, #584]	@ (8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009820:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009824:	d105      	bne.n	8009832 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 8009826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009828:	2b00      	cmp	r3, #0
 800982a:	d102      	bne.n	8009832 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
    {
      frequency = HSE_VALUE;
 800982c:	4b8f      	ldr	r3, [pc, #572]	@ (8009a6c <HAL_RCCEx_GetPeriphCLKFreq+0x1374>)
 800982e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009830:	e2b8      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8009832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009834:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009838:	d107      	bne.n	800984a <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800983a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800983e:	4618      	mov	r0, r3
 8009840:	f7fe fb46 	bl	8007ed0 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8009844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009846:	637b      	str	r3, [r7, #52]	@ 0x34
 8009848:	e2ac      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800984a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800984c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009850:	d107      	bne.n	8009862 <HAL_RCCEx_GetPeriphCLKFreq+0x116a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009852:	f107 0318 	add.w	r3, r7, #24
 8009856:	4618      	mov	r0, r3
 8009858:	f7fe fc96 	bl	8008188 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 800985c:	69bb      	ldr	r3, [r7, #24]
 800985e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009860:	e2a0      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8009862:	2300      	movs	r3, #0
 8009864:	637b      	str	r3, [r7, #52]	@ 0x34
 8009866:	e29d      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8009868:	e9d7 2300 	ldrd	r2, r3, [r7]
 800986c:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8009870:	430b      	orrs	r3, r1
 8009872:	d156      	bne.n	8009922 <HAL_RCCEx_GetPeriphCLKFreq+0x122a>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8009874:	4b7b      	ldr	r3, [pc, #492]	@ (8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8009876:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800987a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800987e:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8009880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009882:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009886:	d028      	beq.n	80098da <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8009888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800988a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800988e:	d845      	bhi.n	800991c <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 8009890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009892:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009896:	d013      	beq.n	80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x11c8>
 8009898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800989a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800989e:	d83d      	bhi.n	800991c <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 80098a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d004      	beq.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0x11b8>
 80098a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80098ac:	d004      	beq.n	80098b8 <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
 80098ae:	e035      	b.n	800991c <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 80098b0:	f7fd fba4 	bl	8006ffc <HAL_RCC_GetPCLK2Freq>
 80098b4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80098b6:	e275      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80098b8:	f7fd fa6c 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 80098bc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80098be:	e271      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80098c0:	4b68      	ldr	r3, [pc, #416]	@ (8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80098c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80098cc:	d102      	bne.n	80098d4 <HAL_RCCEx_GetPeriphCLKFreq+0x11dc>
        {
          frequency = HSI_VALUE;
 80098ce:	4b66      	ldr	r3, [pc, #408]	@ (8009a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>)
 80098d0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80098d2:	e267      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 80098d4:	2300      	movs	r3, #0
 80098d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80098d8:	e264      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80098da:	4b62      	ldr	r3, [pc, #392]	@ (8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f003 0320 	and.w	r3, r3, #32
 80098e2:	2b20      	cmp	r3, #32
 80098e4:	d117      	bne.n	8009916 <HAL_RCCEx_GetPeriphCLKFreq+0x121e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80098e6:	4b5f      	ldr	r3, [pc, #380]	@ (8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 80098e8:	689b      	ldr	r3, [r3, #8]
 80098ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d005      	beq.n	80098fe <HAL_RCCEx_GetPeriphCLKFreq+0x1206>
 80098f2:	4b5c      	ldr	r3, [pc, #368]	@ (8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 80098f4:	689b      	ldr	r3, [r3, #8]
 80098f6:	0e1b      	lsrs	r3, r3, #24
 80098f8:	f003 030f 	and.w	r3, r3, #15
 80098fc:	e006      	b.n	800990c <HAL_RCCEx_GetPeriphCLKFreq+0x1214>
 80098fe:	4b59      	ldr	r3, [pc, #356]	@ (8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8009900:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009904:	041b      	lsls	r3, r3, #16
 8009906:	0e1b      	lsrs	r3, r3, #24
 8009908:	f003 030f 	and.w	r3, r3, #15
 800990c:	4a58      	ldr	r2, [pc, #352]	@ (8009a70 <HAL_RCCEx_GetPeriphCLKFreq+0x1378>)
 800990e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009912:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009914:	e246      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8009916:	2300      	movs	r3, #0
 8009918:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800991a:	e243      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default:

        frequency = 0U;
 800991c:	2300      	movs	r3, #0
 800991e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009920:	e240      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8009922:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009926:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 800992a:	430b      	orrs	r3, r1
 800992c:	d156      	bne.n	80099dc <HAL_RCCEx_GetPeriphCLKFreq+0x12e4>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800992e:	4b4d      	ldr	r3, [pc, #308]	@ (8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8009930:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009934:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009938:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800993a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800993c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009940:	d028      	beq.n	8009994 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>
 8009942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009944:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009948:	d845      	bhi.n	80099d6 <HAL_RCCEx_GetPeriphCLKFreq+0x12de>
 800994a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800994c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009950:	d013      	beq.n	800997a <HAL_RCCEx_GetPeriphCLKFreq+0x1282>
 8009952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009954:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009958:	d83d      	bhi.n	80099d6 <HAL_RCCEx_GetPeriphCLKFreq+0x12de>
 800995a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800995c:	2b00      	cmp	r3, #0
 800995e:	d004      	beq.n	800996a <HAL_RCCEx_GetPeriphCLKFreq+0x1272>
 8009960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009962:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009966:	d004      	beq.n	8009972 <HAL_RCCEx_GetPeriphCLKFreq+0x127a>
 8009968:	e035      	b.n	80099d6 <HAL_RCCEx_GetPeriphCLKFreq+0x12de>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 800996a:	f7fd fb33 	bl	8006fd4 <HAL_RCC_GetPCLK1Freq>
 800996e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8009970:	e218      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8009972:	f7fd fa0f 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 8009976:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8009978:	e214      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800997a:	4b3a      	ldr	r3, [pc, #232]	@ (8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009982:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009986:	d102      	bne.n	800998e <HAL_RCCEx_GetPeriphCLKFreq+0x1296>
        {
          frequency = HSI_VALUE;
 8009988:	4b37      	ldr	r3, [pc, #220]	@ (8009a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>)
 800998a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800998c:	e20a      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 800998e:	2300      	movs	r3, #0
 8009990:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009992:	e207      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8009994:	4b33      	ldr	r3, [pc, #204]	@ (8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f003 0320 	and.w	r3, r3, #32
 800999c:	2b20      	cmp	r3, #32
 800999e:	d117      	bne.n	80099d0 <HAL_RCCEx_GetPeriphCLKFreq+0x12d8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80099a0:	4b30      	ldr	r3, [pc, #192]	@ (8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 80099a2:	689b      	ldr	r3, [r3, #8]
 80099a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d005      	beq.n	80099b8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 80099ac:	4b2d      	ldr	r3, [pc, #180]	@ (8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 80099ae:	689b      	ldr	r3, [r3, #8]
 80099b0:	0e1b      	lsrs	r3, r3, #24
 80099b2:	f003 030f 	and.w	r3, r3, #15
 80099b6:	e006      	b.n	80099c6 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 80099b8:	4b2a      	ldr	r3, [pc, #168]	@ (8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 80099ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80099be:	041b      	lsls	r3, r3, #16
 80099c0:	0e1b      	lsrs	r3, r3, #24
 80099c2:	f003 030f 	and.w	r3, r3, #15
 80099c6:	4a2a      	ldr	r2, [pc, #168]	@ (8009a70 <HAL_RCCEx_GetPeriphCLKFreq+0x1378>)
 80099c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80099cc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80099ce:	e1e9      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 80099d0:	2300      	movs	r3, #0
 80099d2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80099d4:	e1e6      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default:

        frequency = 0U;
 80099d6:	2300      	movs	r3, #0
 80099d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80099da:	e1e3      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 80099dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80099e0:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 80099e4:	430b      	orrs	r3, r1
 80099e6:	d17e      	bne.n	8009ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x13ee>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80099e8:	4b1e      	ldr	r3, [pc, #120]	@ (8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 80099ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80099ee:	f003 0318 	and.w	r3, r3, #24
 80099f2:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80099f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099f6:	2b18      	cmp	r3, #24
 80099f8:	d872      	bhi.n	8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x13e8>
 80099fa:	a201      	add	r2, pc, #4	@ (adr r2, 8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>)
 80099fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a00:	08009a75 	.word	0x08009a75
 8009a04:	08009ae1 	.word	0x08009ae1
 8009a08:	08009ae1 	.word	0x08009ae1
 8009a0c:	08009ae1 	.word	0x08009ae1
 8009a10:	08009ae1 	.word	0x08009ae1
 8009a14:	08009ae1 	.word	0x08009ae1
 8009a18:	08009ae1 	.word	0x08009ae1
 8009a1c:	08009ae1 	.word	0x08009ae1
 8009a20:	08009a7d 	.word	0x08009a7d
 8009a24:	08009ae1 	.word	0x08009ae1
 8009a28:	08009ae1 	.word	0x08009ae1
 8009a2c:	08009ae1 	.word	0x08009ae1
 8009a30:	08009ae1 	.word	0x08009ae1
 8009a34:	08009ae1 	.word	0x08009ae1
 8009a38:	08009ae1 	.word	0x08009ae1
 8009a3c:	08009ae1 	.word	0x08009ae1
 8009a40:	08009a85 	.word	0x08009a85
 8009a44:	08009ae1 	.word	0x08009ae1
 8009a48:	08009ae1 	.word	0x08009ae1
 8009a4c:	08009ae1 	.word	0x08009ae1
 8009a50:	08009ae1 	.word	0x08009ae1
 8009a54:	08009ae1 	.word	0x08009ae1
 8009a58:	08009ae1 	.word	0x08009ae1
 8009a5c:	08009ae1 	.word	0x08009ae1
 8009a60:	08009a9f 	.word	0x08009a9f
 8009a64:	46020c00 	.word	0x46020c00
 8009a68:	00f42400 	.word	0x00f42400
 8009a6c:	007a1200 	.word	0x007a1200
 8009a70:	080109b8 	.word	0x080109b8
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8009a74:	f7fd fad6 	bl	8007024 <HAL_RCC_GetPCLK3Freq>
 8009a78:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8009a7a:	e193      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8009a7c:	f7fd f98a 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 8009a80:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8009a82:	e18f      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009a84:	4b9f      	ldr	r3, [pc, #636]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009a8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a90:	d102      	bne.n	8009a98 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
        {
          frequency = HSI_VALUE;
 8009a92:	4b9d      	ldr	r3, [pc, #628]	@ (8009d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>)
 8009a94:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009a96:	e185      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8009a98:	2300      	movs	r3, #0
 8009a9a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009a9c:	e182      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8009a9e:	4b99      	ldr	r3, [pc, #612]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f003 0320 	and.w	r3, r3, #32
 8009aa6:	2b20      	cmp	r3, #32
 8009aa8:	d117      	bne.n	8009ada <HAL_RCCEx_GetPeriphCLKFreq+0x13e2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009aaa:	4b96      	ldr	r3, [pc, #600]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009aac:	689b      	ldr	r3, [r3, #8]
 8009aae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d005      	beq.n	8009ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x13ca>
 8009ab6:	4b93      	ldr	r3, [pc, #588]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009ab8:	689b      	ldr	r3, [r3, #8]
 8009aba:	0e1b      	lsrs	r3, r3, #24
 8009abc:	f003 030f 	and.w	r3, r3, #15
 8009ac0:	e006      	b.n	8009ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x13d8>
 8009ac2:	4b90      	ldr	r3, [pc, #576]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009ac4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009ac8:	041b      	lsls	r3, r3, #16
 8009aca:	0e1b      	lsrs	r3, r3, #24
 8009acc:	f003 030f 	and.w	r3, r3, #15
 8009ad0:	4a8e      	ldr	r2, [pc, #568]	@ (8009d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1614>)
 8009ad2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009ad6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009ad8:	e164      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8009ada:	2300      	movs	r3, #0
 8009adc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009ade:	e161      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default:

        frequency = 0U;
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009ae4:	e15e      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8009ae6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009aea:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8009aee:	430b      	orrs	r3, r1
 8009af0:	d155      	bne.n	8009b9e <HAL_RCCEx_GetPeriphCLKFreq+0x14a6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8009af2:	4b84      	ldr	r3, [pc, #528]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009af4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009af8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8009afc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8009afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b00:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009b04:	d013      	beq.n	8009b2e <HAL_RCCEx_GetPeriphCLKFreq+0x1436>
 8009b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b08:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009b0c:	d844      	bhi.n	8009b98 <HAL_RCCEx_GetPeriphCLKFreq+0x14a0>
 8009b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b10:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009b14:	d013      	beq.n	8009b3e <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
 8009b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b18:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009b1c:	d83c      	bhi.n	8009b98 <HAL_RCCEx_GetPeriphCLKFreq+0x14a0>
 8009b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d014      	beq.n	8009b4e <HAL_RCCEx_GetPeriphCLKFreq+0x1456>
 8009b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b2a:	d014      	beq.n	8009b56 <HAL_RCCEx_GetPeriphCLKFreq+0x145e>
 8009b2c:	e034      	b.n	8009b98 <HAL_RCCEx_GetPeriphCLKFreq+0x14a0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b2e:	f107 0318 	add.w	r3, r7, #24
 8009b32:	4618      	mov	r0, r3
 8009b34:	f7fe fb28 	bl	8008188 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8009b38:	69fb      	ldr	r3, [r7, #28]
 8009b3a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009b3c:	e132      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009b3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009b42:	4618      	mov	r0, r3
 8009b44:	f7fe f9c4 	bl	8007ed0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8009b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b4a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009b4c:	e12a      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8009b4e:	f7fd f921 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 8009b52:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8009b54:	e126      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8009b56:	4b6b      	ldr	r3, [pc, #428]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	f003 0320 	and.w	r3, r3, #32
 8009b5e:	2b20      	cmp	r3, #32
 8009b60:	d117      	bne.n	8009b92 <HAL_RCCEx_GetPeriphCLKFreq+0x149a>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009b62:	4b68      	ldr	r3, [pc, #416]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009b64:	689b      	ldr	r3, [r3, #8]
 8009b66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d005      	beq.n	8009b7a <HAL_RCCEx_GetPeriphCLKFreq+0x1482>
 8009b6e:	4b65      	ldr	r3, [pc, #404]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009b70:	689b      	ldr	r3, [r3, #8]
 8009b72:	0e1b      	lsrs	r3, r3, #24
 8009b74:	f003 030f 	and.w	r3, r3, #15
 8009b78:	e006      	b.n	8009b88 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>
 8009b7a:	4b62      	ldr	r3, [pc, #392]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009b7c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009b80:	041b      	lsls	r3, r3, #16
 8009b82:	0e1b      	lsrs	r3, r3, #24
 8009b84:	f003 030f 	and.w	r3, r3, #15
 8009b88:	4a60      	ldr	r2, [pc, #384]	@ (8009d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1614>)
 8009b8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b8e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009b90:	e108      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8009b92:	2300      	movs	r3, #0
 8009b94:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009b96:	e105      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default:

        frequency = 0U;
 8009b98:	2300      	movs	r3, #0
 8009b9a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009b9c:	e102      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#if defined(HSPI1)

  else if (PeriphClk == RCC_PERIPHCLK_HSPI)
 8009b9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ba2:	1e59      	subs	r1, r3, #1
 8009ba4:	ea52 0301 	orrs.w	r3, r2, r1
 8009ba8:	d13c      	bne.n	8009c24 <HAL_RCCEx_GetPeriphCLKFreq+0x152c>
  {
    /* Get the current HSPI kernel source */
    srcclk = __HAL_RCC_GET_HSPI_SOURCE();
 8009baa:	4b56      	ldr	r3, [pc, #344]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009bac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009bb0:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8009bb4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8009bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bb8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009bbc:	d027      	beq.n	8009c0e <HAL_RCCEx_GetPeriphCLKFreq+0x1516>
 8009bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bc0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009bc4:	d82b      	bhi.n	8009c1e <HAL_RCCEx_GetPeriphCLKFreq+0x1526>
 8009bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bc8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009bcc:	d017      	beq.n	8009bfe <HAL_RCCEx_GetPeriphCLKFreq+0x1506>
 8009bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009bd4:	d823      	bhi.n	8009c1e <HAL_RCCEx_GetPeriphCLKFreq+0x1526>
 8009bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d004      	beq.n	8009be6 <HAL_RCCEx_GetPeriphCLKFreq+0x14ee>
 8009bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bde:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009be2:	d004      	beq.n	8009bee <HAL_RCCEx_GetPeriphCLKFreq+0x14f6>
 8009be4:	e01b      	b.n	8009c1e <HAL_RCCEx_GetPeriphCLKFreq+0x1526>
    {
      case RCC_HSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8009be6:	f7fd f8d5 	bl	8006d94 <HAL_RCC_GetSysClockFreq>
 8009bea:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8009bec:	e0da      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_HSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009bee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	f7fe f96c 	bl	8007ed0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8009bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bfa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009bfc:	e0d2      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_HSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009bfe:	f107 0318 	add.w	r3, r7, #24
 8009c02:	4618      	mov	r0, r3
 8009c04:	f7fe fac0 	bl	8008188 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8009c08:	69fb      	ldr	r3, [r7, #28]
 8009c0a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c0c:	e0ca      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      case RCC_HSPICLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009c0e:	f107 030c 	add.w	r3, r7, #12
 8009c12:	4618      	mov	r0, r3
 8009c14:	f7fe fc14 	bl	8008440 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_R_Frequency;
 8009c18:	697b      	ldr	r3, [r7, #20]
 8009c1a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c1c:	e0c2      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default:

        frequency = 0U;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c22:	e0bf      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8009c24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c28:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8009c2c:	430b      	orrs	r3, r1
 8009c2e:	d131      	bne.n	8009c94 <HAL_RCCEx_GetPeriphCLKFreq+0x159c>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8009c30:	4b34      	ldr	r3, [pc, #208]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009c32:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009c36:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009c3a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8009c3c:	4b31      	ldr	r3, [pc, #196]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009c3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c42:	f003 0302 	and.w	r3, r3, #2
 8009c46:	2b02      	cmp	r3, #2
 8009c48:	d106      	bne.n	8009c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1560>
 8009c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d103      	bne.n	8009c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1560>
    {
      frequency = LSE_VALUE;
 8009c50:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c54:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c56:	e0a5      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8009c58:	4b2a      	ldr	r3, [pc, #168]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009c5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009c62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009c66:	d112      	bne.n	8009c8e <HAL_RCCEx_GetPeriphCLKFreq+0x1596>
 8009c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c6e:	d10e      	bne.n	8009c8e <HAL_RCCEx_GetPeriphCLKFreq+0x1596>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009c70:	4b24      	ldr	r3, [pc, #144]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009c72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009c7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009c7e:	d102      	bne.n	8009c86 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
      {
        frequency = LSI_VALUE / 128U;
 8009c80:	23fa      	movs	r3, #250	@ 0xfa
 8009c82:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009c84:	e08e      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      else
      {
        frequency = LSI_VALUE;
 8009c86:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009c8a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009c8c:	e08a      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c92:	e087      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8009c94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c98:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8009c9c:	430b      	orrs	r3, r1
 8009c9e:	d13b      	bne.n	8009d18 <HAL_RCCEx_GetPeriphCLKFreq+0x1620>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8009ca0:	4b18      	ldr	r3, [pc, #96]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009ca2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009ca6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009caa:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8009cac:	4b15      	ldr	r3, [pc, #84]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009cb4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009cb8:	d105      	bne.n	8009cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
 8009cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d102      	bne.n	8009cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
    {
      frequency = HSI48_VALUE;
 8009cc0:	4b13      	ldr	r3, [pc, #76]	@ (8009d10 <HAL_RCCEx_GetPeriphCLKFreq+0x1618>)
 8009cc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cc4:	e06e      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8009cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009cce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009cd2:	d106      	bne.n	8009ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x15ea>
 8009cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009cda:	d102      	bne.n	8009ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x15ea>
    {
      frequency = HSI48_VALUE >> 1U ;
 8009cdc:	4b0d      	ldr	r3, [pc, #52]	@ (8009d14 <HAL_RCCEx_GetPeriphCLKFreq+0x161c>)
 8009cde:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ce0:	e060      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8009ce2:	4b08      	ldr	r3, [pc, #32]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009cea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009cee:	d106      	bne.n	8009cfe <HAL_RCCEx_GetPeriphCLKFreq+0x1606>
 8009cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cf2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009cf6:	d102      	bne.n	8009cfe <HAL_RCCEx_GetPeriphCLKFreq+0x1606>
    {
      frequency = HSI_VALUE;
 8009cf8:	4b03      	ldr	r3, [pc, #12]	@ (8009d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>)
 8009cfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cfc:	e052      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8009cfe:	2300      	movs	r3, #0
 8009d00:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d02:	e04f      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
 8009d04:	46020c00 	.word	0x46020c00
 8009d08:	00f42400 	.word	0x00f42400
 8009d0c:	080109b8 	.word	0x080109b8
 8009d10:	02dc6c00 	.word	0x02dc6c00
 8009d14:	016e3600 	.word	0x016e3600
  }
#endif /* defined(LTDC) */

#if defined(USB_OTG_HS)

  else if (PeriphClk == RCC_PERIPHCLK_USBPHY)
 8009d18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009d1c:	f1a3 0108 	sub.w	r1, r3, #8
 8009d20:	ea52 0301 	orrs.w	r3, r2, r1
 8009d24:	d13c      	bne.n	8009da0 <HAL_RCCEx_GetPeriphCLKFreq+0x16a8>
  {
    /* Get the current USB_OTG_HS kernel source */
    srcclk = __HAL_RCC_GET_USBPHY_SOURCE();
 8009d26:	4b22      	ldr	r3, [pc, #136]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0x16b8>)
 8009d28:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009d2c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009d30:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_USBPHYCLKSOURCE_HSE))
 8009d32:	4b1f      	ldr	r3, [pc, #124]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0x16b8>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d3e:	d105      	bne.n	8009d4c <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
 8009d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d102      	bne.n	8009d4c <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
    {
      frequency = HSE_VALUE;
 8009d46:	4b1b      	ldr	r3, [pc, #108]	@ (8009db4 <HAL_RCCEx_GetPeriphCLKFreq+0x16bc>)
 8009d48:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d4a:	e02b      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_USBPHYCLKSOURCE_HSE_DIV2))
 8009d4c:	4b18      	ldr	r3, [pc, #96]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0x16b8>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d58:	d106      	bne.n	8009d68 <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
 8009d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d60:	d102      	bne.n	8009d68 <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
    {
      frequency = HSE_VALUE >> 1U ;
 8009d62:	4b15      	ldr	r3, [pc, #84]	@ (8009db8 <HAL_RCCEx_GetPeriphCLKFreq+0x16c0>)
 8009d64:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d66:	e01d      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_USBPHYCLKSOURCE_PLL1) /* PLL1P */
 8009d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d6e:	d107      	bne.n	8009d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1688>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009d70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009d74:	4618      	mov	r0, r3
 8009d76:	f7fe f8ab 	bl	8007ed0 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8009d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d7e:	e011      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_USBPHYCLKSOURCE_PLL1_DIV2) /* PLL1P_DIV2 */
 8009d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d82:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8009d86:	d108      	bne.n	8009d9a <HAL_RCCEx_GetPeriphCLKFreq+0x16a2>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009d88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	f7fe f89f 	bl	8007ed0 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = (pll1_clocks.PLL1_P_Frequency) / 2U;
 8009d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d94:	085b      	lsrs	r3, r3, #1
 8009d96:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d98:	e004      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for USB_OTG_HS */
    else
    {
      frequency = 0U;
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d9e:	e001      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8009da0:	2300      	movs	r3, #0
 8009da2:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8009da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009da6:	4618      	mov	r0, r3
 8009da8:	3738      	adds	r7, #56	@ 0x38
 8009daa:	46bd      	mov	sp, r7
 8009dac:	bd80      	pop	{r7, pc}
 8009dae:	bf00      	nop
 8009db0:	46020c00 	.word	0x46020c00
 8009db4:	007a1200 	.word	0x007a1200
 8009db8:	003d0900 	.word	0x003d0900

08009dbc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b084      	sub	sp, #16
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8009dc4:	4b47      	ldr	r3, [pc, #284]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	4a46      	ldr	r2, [pc, #280]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009dca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009dce:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009dd0:	f7fb f960 	bl	8005094 <HAL_GetTick>
 8009dd4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009dd6:	e008      	b.n	8009dea <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009dd8:	f7fb f95c 	bl	8005094 <HAL_GetTick>
 8009ddc:	4602      	mov	r2, r0
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	1ad3      	subs	r3, r2, r3
 8009de2:	2b02      	cmp	r3, #2
 8009de4:	d901      	bls.n	8009dea <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009de6:	2303      	movs	r3, #3
 8009de8:	e077      	b.n	8009eda <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009dea:	4b3e      	ldr	r3, [pc, #248]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d1f0      	bne.n	8009dd8 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8009df6:	4b3b      	ldr	r3, [pc, #236]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dfa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009dfe:	f023 0303 	bic.w	r3, r3, #3
 8009e02:	687a      	ldr	r2, [r7, #4]
 8009e04:	6811      	ldr	r1, [r2, #0]
 8009e06:	687a      	ldr	r2, [r7, #4]
 8009e08:	6852      	ldr	r2, [r2, #4]
 8009e0a:	3a01      	subs	r2, #1
 8009e0c:	0212      	lsls	r2, r2, #8
 8009e0e:	430a      	orrs	r2, r1
 8009e10:	4934      	ldr	r1, [pc, #208]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009e12:	4313      	orrs	r3, r2
 8009e14:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8009e16:	4b33      	ldr	r3, [pc, #204]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009e18:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009e1a:	4b33      	ldr	r3, [pc, #204]	@ (8009ee8 <RCCEx_PLL2_Config+0x12c>)
 8009e1c:	4013      	ands	r3, r2
 8009e1e:	687a      	ldr	r2, [r7, #4]
 8009e20:	6892      	ldr	r2, [r2, #8]
 8009e22:	3a01      	subs	r2, #1
 8009e24:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009e28:	687a      	ldr	r2, [r7, #4]
 8009e2a:	68d2      	ldr	r2, [r2, #12]
 8009e2c:	3a01      	subs	r2, #1
 8009e2e:	0252      	lsls	r2, r2, #9
 8009e30:	b292      	uxth	r2, r2
 8009e32:	4311      	orrs	r1, r2
 8009e34:	687a      	ldr	r2, [r7, #4]
 8009e36:	6912      	ldr	r2, [r2, #16]
 8009e38:	3a01      	subs	r2, #1
 8009e3a:	0412      	lsls	r2, r2, #16
 8009e3c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009e40:	4311      	orrs	r1, r2
 8009e42:	687a      	ldr	r2, [r7, #4]
 8009e44:	6952      	ldr	r2, [r2, #20]
 8009e46:	3a01      	subs	r2, #1
 8009e48:	0612      	lsls	r2, r2, #24
 8009e4a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8009e4e:	430a      	orrs	r2, r1
 8009e50:	4924      	ldr	r1, [pc, #144]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009e52:	4313      	orrs	r3, r2
 8009e54:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8009e56:	4b23      	ldr	r3, [pc, #140]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e5a:	f023 020c 	bic.w	r2, r3, #12
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	699b      	ldr	r3, [r3, #24]
 8009e62:	4920      	ldr	r1, [pc, #128]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009e64:	4313      	orrs	r3, r2
 8009e66:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8009e68:	4b1e      	ldr	r3, [pc, #120]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009e6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	6a1b      	ldr	r3, [r3, #32]
 8009e70:	491c      	ldr	r1, [pc, #112]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009e72:	4313      	orrs	r3, r2
 8009e74:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8009e76:	4b1b      	ldr	r3, [pc, #108]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e7a:	4a1a      	ldr	r2, [pc, #104]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009e7c:	f023 0310 	bic.w	r3, r3, #16
 8009e80:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009e82:	4b18      	ldr	r3, [pc, #96]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009e8a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009e8e:	687a      	ldr	r2, [r7, #4]
 8009e90:	69d2      	ldr	r2, [r2, #28]
 8009e92:	00d2      	lsls	r2, r2, #3
 8009e94:	4913      	ldr	r1, [pc, #76]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009e96:	4313      	orrs	r3, r2
 8009e98:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8009e9a:	4b12      	ldr	r3, [pc, #72]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e9e:	4a11      	ldr	r2, [pc, #68]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009ea0:	f043 0310 	orr.w	r3, r3, #16
 8009ea4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8009ea6:	4b0f      	ldr	r3, [pc, #60]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	4a0e      	ldr	r2, [pc, #56]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009eac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009eb0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009eb2:	f7fb f8ef 	bl	8005094 <HAL_GetTick>
 8009eb6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009eb8:	e008      	b.n	8009ecc <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009eba:	f7fb f8eb 	bl	8005094 <HAL_GetTick>
 8009ebe:	4602      	mov	r2, r0
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	1ad3      	subs	r3, r2, r3
 8009ec4:	2b02      	cmp	r3, #2
 8009ec6:	d901      	bls.n	8009ecc <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8009ec8:	2303      	movs	r3, #3
 8009eca:	e006      	b.n	8009eda <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009ecc:	4b05      	ldr	r3, [pc, #20]	@ (8009ee4 <RCCEx_PLL2_Config+0x128>)
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d0f0      	beq.n	8009eba <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8009ed8:	2300      	movs	r3, #0

}
 8009eda:	4618      	mov	r0, r3
 8009edc:	3710      	adds	r7, #16
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	bd80      	pop	{r7, pc}
 8009ee2:	bf00      	nop
 8009ee4:	46020c00 	.word	0x46020c00
 8009ee8:	80800000 	.word	0x80800000

08009eec <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b084      	sub	sp, #16
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8009ef4:	4b47      	ldr	r3, [pc, #284]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	4a46      	ldr	r2, [pc, #280]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009efa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009efe:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009f00:	f7fb f8c8 	bl	8005094 <HAL_GetTick>
 8009f04:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009f06:	e008      	b.n	8009f1a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009f08:	f7fb f8c4 	bl	8005094 <HAL_GetTick>
 8009f0c:	4602      	mov	r2, r0
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	1ad3      	subs	r3, r2, r3
 8009f12:	2b02      	cmp	r3, #2
 8009f14:	d901      	bls.n	8009f1a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009f16:	2303      	movs	r3, #3
 8009f18:	e077      	b.n	800a00a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009f1a:	4b3e      	ldr	r3, [pc, #248]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d1f0      	bne.n	8009f08 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8009f26:	4b3b      	ldr	r3, [pc, #236]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f2a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009f2e:	f023 0303 	bic.w	r3, r3, #3
 8009f32:	687a      	ldr	r2, [r7, #4]
 8009f34:	6811      	ldr	r1, [r2, #0]
 8009f36:	687a      	ldr	r2, [r7, #4]
 8009f38:	6852      	ldr	r2, [r2, #4]
 8009f3a:	3a01      	subs	r2, #1
 8009f3c:	0212      	lsls	r2, r2, #8
 8009f3e:	430a      	orrs	r2, r1
 8009f40:	4934      	ldr	r1, [pc, #208]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009f42:	4313      	orrs	r3, r2
 8009f44:	630b      	str	r3, [r1, #48]	@ 0x30
 8009f46:	4b33      	ldr	r3, [pc, #204]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009f48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f4a:	4b33      	ldr	r3, [pc, #204]	@ (800a018 <RCCEx_PLL3_Config+0x12c>)
 8009f4c:	4013      	ands	r3, r2
 8009f4e:	687a      	ldr	r2, [r7, #4]
 8009f50:	6892      	ldr	r2, [r2, #8]
 8009f52:	3a01      	subs	r2, #1
 8009f54:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009f58:	687a      	ldr	r2, [r7, #4]
 8009f5a:	68d2      	ldr	r2, [r2, #12]
 8009f5c:	3a01      	subs	r2, #1
 8009f5e:	0252      	lsls	r2, r2, #9
 8009f60:	b292      	uxth	r2, r2
 8009f62:	4311      	orrs	r1, r2
 8009f64:	687a      	ldr	r2, [r7, #4]
 8009f66:	6912      	ldr	r2, [r2, #16]
 8009f68:	3a01      	subs	r2, #1
 8009f6a:	0412      	lsls	r2, r2, #16
 8009f6c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009f70:	4311      	orrs	r1, r2
 8009f72:	687a      	ldr	r2, [r7, #4]
 8009f74:	6952      	ldr	r2, [r2, #20]
 8009f76:	3a01      	subs	r2, #1
 8009f78:	0612      	lsls	r2, r2, #24
 8009f7a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8009f7e:	430a      	orrs	r2, r1
 8009f80:	4924      	ldr	r1, [pc, #144]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009f82:	4313      	orrs	r3, r2
 8009f84:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8009f86:	4b23      	ldr	r3, [pc, #140]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f8a:	f023 020c 	bic.w	r2, r3, #12
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	699b      	ldr	r3, [r3, #24]
 8009f92:	4920      	ldr	r1, [pc, #128]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009f94:	4313      	orrs	r3, r2
 8009f96:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8009f98:	4b1e      	ldr	r3, [pc, #120]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009f9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6a1b      	ldr	r3, [r3, #32]
 8009fa0:	491c      	ldr	r1, [pc, #112]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009fa2:	4313      	orrs	r3, r2
 8009fa4:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8009fa6:	4b1b      	ldr	r3, [pc, #108]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009faa:	4a1a      	ldr	r2, [pc, #104]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009fac:	f023 0310 	bic.w	r3, r3, #16
 8009fb0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009fb2:	4b18      	ldr	r3, [pc, #96]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009fb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009fb6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009fba:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009fbe:	687a      	ldr	r2, [r7, #4]
 8009fc0:	69d2      	ldr	r2, [r2, #28]
 8009fc2:	00d2      	lsls	r2, r2, #3
 8009fc4:	4913      	ldr	r1, [pc, #76]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8009fca:	4b12      	ldr	r3, [pc, #72]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fce:	4a11      	ldr	r2, [pc, #68]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009fd0:	f043 0310 	orr.w	r3, r3, #16
 8009fd4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8009fd6:	4b0f      	ldr	r3, [pc, #60]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	4a0e      	ldr	r2, [pc, #56]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009fdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009fe0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009fe2:	f7fb f857 	bl	8005094 <HAL_GetTick>
 8009fe6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009fe8:	e008      	b.n	8009ffc <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009fea:	f7fb f853 	bl	8005094 <HAL_GetTick>
 8009fee:	4602      	mov	r2, r0
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	1ad3      	subs	r3, r2, r3
 8009ff4:	2b02      	cmp	r3, #2
 8009ff6:	d901      	bls.n	8009ffc <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8009ff8:	2303      	movs	r3, #3
 8009ffa:	e006      	b.n	800a00a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009ffc:	4b05      	ldr	r3, [pc, #20]	@ (800a014 <RCCEx_PLL3_Config+0x128>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a004:	2b00      	cmp	r3, #0
 800a006:	d0f0      	beq.n	8009fea <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 800a008:	2300      	movs	r3, #0
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	3710      	adds	r7, #16
 800a00e:	46bd      	mov	sp, r7
 800a010:	bd80      	pop	{r7, pc}
 800a012:	bf00      	nop
 800a014:	46020c00 	.word	0x46020c00
 800a018:	80800000 	.word	0x80800000

0800a01c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b084      	sub	sp, #16
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d101      	bne.n	800a02e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a02a:	2301      	movs	r3, #1
 800a02c:	e0fb      	b.n	800a226 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	4a7f      	ldr	r2, [pc, #508]	@ (800a230 <HAL_SPI_Init+0x214>)
 800a034:	4293      	cmp	r3, r2
 800a036:	d004      	beq.n	800a042 <HAL_SPI_Init+0x26>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	4a7d      	ldr	r2, [pc, #500]	@ (800a234 <HAL_SPI_Init+0x218>)
 800a03e:	4293      	cmp	r3, r2
 800a040:	e000      	b.n	800a044 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800a042:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2200      	movs	r2, #0
 800a048:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	4a78      	ldr	r2, [pc, #480]	@ (800a230 <HAL_SPI_Init+0x214>)
 800a050:	4293      	cmp	r3, r2
 800a052:	d004      	beq.n	800a05e <HAL_SPI_Init+0x42>
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	4a76      	ldr	r2, [pc, #472]	@ (800a234 <HAL_SPI_Init+0x218>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d105      	bne.n	800a06a <HAL_SPI_Init+0x4e>
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	68db      	ldr	r3, [r3, #12]
 800a062:	2b0f      	cmp	r3, #15
 800a064:	d901      	bls.n	800a06a <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 800a066:	2301      	movs	r3, #1
 800a068:	e0dd      	b.n	800a226 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800a06a:	6878      	ldr	r0, [r7, #4]
 800a06c:	f000 fd7a 	bl	800ab64 <SPI_GetPacketSize>
 800a070:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	4a6e      	ldr	r2, [pc, #440]	@ (800a230 <HAL_SPI_Init+0x214>)
 800a078:	4293      	cmp	r3, r2
 800a07a:	d004      	beq.n	800a086 <HAL_SPI_Init+0x6a>
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	4a6c      	ldr	r2, [pc, #432]	@ (800a234 <HAL_SPI_Init+0x218>)
 800a082:	4293      	cmp	r3, r2
 800a084:	d102      	bne.n	800a08c <HAL_SPI_Init+0x70>
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	2b08      	cmp	r3, #8
 800a08a:	d816      	bhi.n	800a0ba <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a090:	4a69      	ldr	r2, [pc, #420]	@ (800a238 <HAL_SPI_Init+0x21c>)
 800a092:	4293      	cmp	r3, r2
 800a094:	d00e      	beq.n	800a0b4 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	4a68      	ldr	r2, [pc, #416]	@ (800a23c <HAL_SPI_Init+0x220>)
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d009      	beq.n	800a0b4 <HAL_SPI_Init+0x98>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	4a66      	ldr	r2, [pc, #408]	@ (800a240 <HAL_SPI_Init+0x224>)
 800a0a6:	4293      	cmp	r3, r2
 800a0a8:	d004      	beq.n	800a0b4 <HAL_SPI_Init+0x98>
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	4a65      	ldr	r2, [pc, #404]	@ (800a244 <HAL_SPI_Init+0x228>)
 800a0b0:	4293      	cmp	r3, r2
 800a0b2:	d104      	bne.n	800a0be <HAL_SPI_Init+0xa2>
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	2b10      	cmp	r3, #16
 800a0b8:	d901      	bls.n	800a0be <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	e0b3      	b.n	800a226 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a0c4:	b2db      	uxtb	r3, r3
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d106      	bne.n	800a0d8 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f7fa f948 	bl	8004368 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2202      	movs	r2, #2
 800a0dc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	681a      	ldr	r2, [r3, #0]
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f022 0201 	bic.w	r2, r2, #1
 800a0ee:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	689b      	ldr	r3, [r3, #8]
 800a0f6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800a0fa:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	699b      	ldr	r3, [r3, #24]
 800a100:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a104:	d119      	bne.n	800a13a <HAL_SPI_Init+0x11e>
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	685b      	ldr	r3, [r3, #4]
 800a10a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a10e:	d103      	bne.n	800a118 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a114:	2b00      	cmp	r3, #0
 800a116:	d008      	beq.n	800a12a <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d10c      	bne.n	800a13a <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a124:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a128:	d107      	bne.n	800a13a <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	681a      	ldr	r2, [r3, #0]
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a138:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	685b      	ldr	r3, [r3, #4]
 800a13e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a142:	2b00      	cmp	r3, #0
 800a144:	d00f      	beq.n	800a166 <HAL_SPI_Init+0x14a>
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	68db      	ldr	r3, [r3, #12]
 800a14a:	2b06      	cmp	r3, #6
 800a14c:	d90b      	bls.n	800a166 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	430a      	orrs	r2, r1
 800a162:	601a      	str	r2, [r3, #0]
 800a164:	e007      	b.n	800a176 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	681a      	ldr	r2, [r3, #0]
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a174:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	69da      	ldr	r2, [r3, #28]
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a17e:	431a      	orrs	r2, r3
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	431a      	orrs	r2, r3
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a188:	ea42 0103 	orr.w	r1, r2, r3
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	68da      	ldr	r2, [r3, #12]
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	430a      	orrs	r2, r1
 800a196:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1a0:	431a      	orrs	r2, r3
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1a6:	431a      	orrs	r2, r3
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	699b      	ldr	r3, [r3, #24]
 800a1ac:	431a      	orrs	r2, r3
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	691b      	ldr	r3, [r3, #16]
 800a1b2:	431a      	orrs	r2, r3
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	695b      	ldr	r3, [r3, #20]
 800a1b8:	431a      	orrs	r2, r3
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6a1b      	ldr	r3, [r3, #32]
 800a1be:	431a      	orrs	r2, r3
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	685b      	ldr	r3, [r3, #4]
 800a1c4:	431a      	orrs	r2, r3
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a1ca:	431a      	orrs	r2, r3
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	689b      	ldr	r3, [r3, #8]
 800a1d0:	431a      	orrs	r2, r3
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1d6:	431a      	orrs	r2, r3
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1dc:	431a      	orrs	r2, r3
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a1e2:	ea42 0103 	orr.w	r1, r2, r3
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	430a      	orrs	r2, r1
 800a1f0:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	685b      	ldr	r3, [r3, #4]
 800a1f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d00a      	beq.n	800a214 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	68db      	ldr	r3, [r3, #12]
 800a204:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	430a      	orrs	r2, r1
 800a212:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2200      	movs	r2, #0
 800a218:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2201      	movs	r2, #1
 800a220:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 800a224:	2300      	movs	r3, #0
}
 800a226:	4618      	mov	r0, r3
 800a228:	3710      	adds	r7, #16
 800a22a:	46bd      	mov	sp, r7
 800a22c:	bd80      	pop	{r7, pc}
 800a22e:	bf00      	nop
 800a230:	46002000 	.word	0x46002000
 800a234:	56002000 	.word	0x56002000
 800a238:	40013000 	.word	0x40013000
 800a23c:	50013000 	.word	0x50013000
 800a240:	40003800 	.word	0x40003800
 800a244:	50003800 	.word	0x50003800

0800a248 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b088      	sub	sp, #32
 800a24c:	af02      	add	r7, sp, #8
 800a24e:	60f8      	str	r0, [r7, #12]
 800a250:	60b9      	str	r1, [r7, #8]
 800a252:	603b      	str	r3, [r7, #0]
 800a254:	4613      	mov	r3, r2
 800a256:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	3320      	adds	r3, #32
 800a25e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a260:	f7fa ff18 	bl	8005094 <HAL_GetTick>
 800a264:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a26c:	b2db      	uxtb	r3, r3
 800a26e:	2b01      	cmp	r3, #1
 800a270:	d001      	beq.n	800a276 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800a272:	2302      	movs	r3, #2
 800a274:	e1f3      	b.n	800a65e <HAL_SPI_Transmit+0x416>
  }

  if ((pData == NULL) || (Size == 0UL))
 800a276:	68bb      	ldr	r3, [r7, #8]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d002      	beq.n	800a282 <HAL_SPI_Transmit+0x3a>
 800a27c:	88fb      	ldrh	r3, [r7, #6]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d101      	bne.n	800a286 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800a282:	2301      	movs	r3, #1
 800a284:	e1eb      	b.n	800a65e <HAL_SPI_Transmit+0x416>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800a28c:	2b01      	cmp	r3, #1
 800a28e:	d101      	bne.n	800a294 <HAL_SPI_Transmit+0x4c>
 800a290:	2302      	movs	r3, #2
 800a292:	e1e4      	b.n	800a65e <HAL_SPI_Transmit+0x416>
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	2201      	movs	r2, #1
 800a298:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	2203      	movs	r2, #3
 800a2a0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	68ba      	ldr	r2, [r7, #8]
 800a2b0:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	88fa      	ldrh	r2, [r7, #6]
 800a2b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	88fa      	ldrh	r2, [r7, #6]
 800a2be:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	2200      	movs	r2, #0
 800a2dc:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	689b      	ldr	r3, [r3, #8]
 800a2e8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800a2ec:	d108      	bne.n	800a300 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	681a      	ldr	r2, [r3, #0]
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a2fc:	601a      	str	r2, [r3, #0]
 800a2fe:	e009      	b.n	800a314 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	68db      	ldr	r3, [r3, #12]
 800a306:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800a312:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	685b      	ldr	r3, [r3, #4]
 800a31a:	0c1b      	lsrs	r3, r3, #16
 800a31c:	041b      	lsls	r3, r3, #16
 800a31e:	88f9      	ldrh	r1, [r7, #6]
 800a320:	68fa      	ldr	r2, [r7, #12]
 800a322:	6812      	ldr	r2, [r2, #0]
 800a324:	430b      	orrs	r3, r1
 800a326:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	681a      	ldr	r2, [r3, #0]
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	f042 0201 	orr.w	r2, r2, #1
 800a336:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	69db      	ldr	r3, [r3, #28]
 800a33e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a342:	2b00      	cmp	r3, #0
 800a344:	d10c      	bne.n	800a360 <HAL_SPI_Transmit+0x118>
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	685b      	ldr	r3, [r3, #4]
 800a34a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a34e:	d107      	bne.n	800a360 <HAL_SPI_Transmit+0x118>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	681a      	ldr	r2, [r3, #0]
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a35e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	68db      	ldr	r3, [r3, #12]
 800a364:	2b0f      	cmp	r3, #15
 800a366:	d95b      	bls.n	800a420 <HAL_SPI_Transmit+0x1d8>
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	4a8f      	ldr	r2, [pc, #572]	@ (800a5ac <HAL_SPI_Transmit+0x364>)
 800a36e:	4293      	cmp	r3, r2
 800a370:	d04f      	beq.n	800a412 <HAL_SPI_Transmit+0x1ca>
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	4a8e      	ldr	r2, [pc, #568]	@ (800a5b0 <HAL_SPI_Transmit+0x368>)
 800a378:	4293      	cmp	r3, r2
 800a37a:	d04a      	beq.n	800a412 <HAL_SPI_Transmit+0x1ca>
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	4a8c      	ldr	r2, [pc, #560]	@ (800a5b4 <HAL_SPI_Transmit+0x36c>)
 800a382:	4293      	cmp	r3, r2
 800a384:	d045      	beq.n	800a412 <HAL_SPI_Transmit+0x1ca>
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	4a8b      	ldr	r2, [pc, #556]	@ (800a5b8 <HAL_SPI_Transmit+0x370>)
 800a38c:	4293      	cmp	r3, r2
 800a38e:	d147      	bne.n	800a420 <HAL_SPI_Transmit+0x1d8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a390:	e03f      	b.n	800a412 <HAL_SPI_Transmit+0x1ca>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	695b      	ldr	r3, [r3, #20]
 800a398:	f003 0302 	and.w	r3, r3, #2
 800a39c:	2b02      	cmp	r3, #2
 800a39e:	d114      	bne.n	800a3ca <HAL_SPI_Transmit+0x182>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	6812      	ldr	r2, [r2, #0]
 800a3aa:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3b0:	1d1a      	adds	r2, r3, #4
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a3bc:	b29b      	uxth	r3, r3
 800a3be:	3b01      	subs	r3, #1
 800a3c0:	b29a      	uxth	r2, r3
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a3c8:	e023      	b.n	800a412 <HAL_SPI_Transmit+0x1ca>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a3ca:	f7fa fe63 	bl	8005094 <HAL_GetTick>
 800a3ce:	4602      	mov	r2, r0
 800a3d0:	693b      	ldr	r3, [r7, #16]
 800a3d2:	1ad3      	subs	r3, r2, r3
 800a3d4:	683a      	ldr	r2, [r7, #0]
 800a3d6:	429a      	cmp	r2, r3
 800a3d8:	d803      	bhi.n	800a3e2 <HAL_SPI_Transmit+0x19a>
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3e0:	d102      	bne.n	800a3e8 <HAL_SPI_Transmit+0x1a0>
 800a3e2:	683b      	ldr	r3, [r7, #0]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d114      	bne.n	800a412 <HAL_SPI_Transmit+0x1ca>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a3e8:	68f8      	ldr	r0, [r7, #12]
 800a3ea:	f000 faed 	bl	800a9c8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a3f4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	2201      	movs	r2, #1
 800a402:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	2200      	movs	r2, #0
 800a40a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a40e:	2303      	movs	r3, #3
 800a410:	e125      	b.n	800a65e <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a418:	b29b      	uxth	r3, r3
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d1b9      	bne.n	800a392 <HAL_SPI_Transmit+0x14a>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800a41e:	e0f8      	b.n	800a612 <HAL_SPI_Transmit+0x3ca>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	68db      	ldr	r3, [r3, #12]
 800a424:	2b07      	cmp	r3, #7
 800a426:	f240 80ed 	bls.w	800a604 <HAL_SPI_Transmit+0x3bc>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a42a:	e05d      	b.n	800a4e8 <HAL_SPI_Transmit+0x2a0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	695b      	ldr	r3, [r3, #20]
 800a432:	f003 0302 	and.w	r3, r3, #2
 800a436:	2b02      	cmp	r3, #2
 800a438:	d132      	bne.n	800a4a0 <HAL_SPI_Transmit+0x258>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a440:	b29b      	uxth	r3, r3
 800a442:	2b01      	cmp	r3, #1
 800a444:	d918      	bls.n	800a478 <HAL_SPI_Transmit+0x230>
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d014      	beq.n	800a478 <HAL_SPI_Transmit+0x230>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	6812      	ldr	r2, [r2, #0]
 800a458:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a45e:	1d1a      	adds	r2, r3, #4
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a46a:	b29b      	uxth	r3, r3
 800a46c:	3b02      	subs	r3, #2
 800a46e:	b29a      	uxth	r2, r3
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a476:	e037      	b.n	800a4e8 <HAL_SPI_Transmit+0x2a0>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a47c:	881a      	ldrh	r2, [r3, #0]
 800a47e:	697b      	ldr	r3, [r7, #20]
 800a480:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a486:	1c9a      	adds	r2, r3, #2
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a492:	b29b      	uxth	r3, r3
 800a494:	3b01      	subs	r3, #1
 800a496:	b29a      	uxth	r2, r3
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a49e:	e023      	b.n	800a4e8 <HAL_SPI_Transmit+0x2a0>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a4a0:	f7fa fdf8 	bl	8005094 <HAL_GetTick>
 800a4a4:	4602      	mov	r2, r0
 800a4a6:	693b      	ldr	r3, [r7, #16]
 800a4a8:	1ad3      	subs	r3, r2, r3
 800a4aa:	683a      	ldr	r2, [r7, #0]
 800a4ac:	429a      	cmp	r2, r3
 800a4ae:	d803      	bhi.n	800a4b8 <HAL_SPI_Transmit+0x270>
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4b6:	d102      	bne.n	800a4be <HAL_SPI_Transmit+0x276>
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d114      	bne.n	800a4e8 <HAL_SPI_Transmit+0x2a0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a4be:	68f8      	ldr	r0, [r7, #12]
 800a4c0:	f000 fa82 	bl	800a9c8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a4ca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	2200      	movs	r2, #0
 800a4e0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a4e4:	2303      	movs	r3, #3
 800a4e6:	e0ba      	b.n	800a65e <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a4ee:	b29b      	uxth	r3, r3
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d19b      	bne.n	800a42c <HAL_SPI_Transmit+0x1e4>
 800a4f4:	e08d      	b.n	800a612 <HAL_SPI_Transmit+0x3ca>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	695b      	ldr	r3, [r3, #20]
 800a4fc:	f003 0302 	and.w	r3, r3, #2
 800a500:	2b02      	cmp	r3, #2
 800a502:	d15b      	bne.n	800a5bc <HAL_SPI_Transmit+0x374>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a50a:	b29b      	uxth	r3, r3
 800a50c:	2b03      	cmp	r3, #3
 800a50e:	d918      	bls.n	800a542 <HAL_SPI_Transmit+0x2fa>
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a514:	2b40      	cmp	r3, #64	@ 0x40
 800a516:	d914      	bls.n	800a542 <HAL_SPI_Transmit+0x2fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	6812      	ldr	r2, [r2, #0]
 800a522:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a528:	1d1a      	adds	r2, r3, #4
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a534:	b29b      	uxth	r3, r3
 800a536:	3b04      	subs	r3, #4
 800a538:	b29a      	uxth	r2, r3
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a540:	e060      	b.n	800a604 <HAL_SPI_Transmit+0x3bc>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a548:	b29b      	uxth	r3, r3
 800a54a:	2b01      	cmp	r3, #1
 800a54c:	d917      	bls.n	800a57e <HAL_SPI_Transmit+0x336>
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a552:	2b00      	cmp	r3, #0
 800a554:	d013      	beq.n	800a57e <HAL_SPI_Transmit+0x336>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a55a:	881a      	ldrh	r2, [r3, #0]
 800a55c:	697b      	ldr	r3, [r7, #20]
 800a55e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a564:	1c9a      	adds	r2, r3, #2
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a570:	b29b      	uxth	r3, r3
 800a572:	3b02      	subs	r3, #2
 800a574:	b29a      	uxth	r2, r3
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a57c:	e042      	b.n	800a604 <HAL_SPI_Transmit+0x3bc>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	3320      	adds	r3, #32
 800a588:	7812      	ldrb	r2, [r2, #0]
 800a58a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a590:	1c5a      	adds	r2, r3, #1
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a59c:	b29b      	uxth	r3, r3
 800a59e:	3b01      	subs	r3, #1
 800a5a0:	b29a      	uxth	r2, r3
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a5a8:	e02c      	b.n	800a604 <HAL_SPI_Transmit+0x3bc>
 800a5aa:	bf00      	nop
 800a5ac:	40013000 	.word	0x40013000
 800a5b0:	50013000 	.word	0x50013000
 800a5b4:	40003800 	.word	0x40003800
 800a5b8:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a5bc:	f7fa fd6a 	bl	8005094 <HAL_GetTick>
 800a5c0:	4602      	mov	r2, r0
 800a5c2:	693b      	ldr	r3, [r7, #16]
 800a5c4:	1ad3      	subs	r3, r2, r3
 800a5c6:	683a      	ldr	r2, [r7, #0]
 800a5c8:	429a      	cmp	r2, r3
 800a5ca:	d803      	bhi.n	800a5d4 <HAL_SPI_Transmit+0x38c>
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5d2:	d102      	bne.n	800a5da <HAL_SPI_Transmit+0x392>
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d114      	bne.n	800a604 <HAL_SPI_Transmit+0x3bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a5da:	68f8      	ldr	r0, [r7, #12]
 800a5dc:	f000 f9f4 	bl	800a9c8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a5e6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	2201      	movs	r2, #1
 800a5f4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a600:	2303      	movs	r3, #3
 800a602:	e02c      	b.n	800a65e <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a60a:	b29b      	uxth	r3, r3
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	f47f af72 	bne.w	800a4f6 <HAL_SPI_Transmit+0x2ae>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	9300      	str	r3, [sp, #0]
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	2200      	movs	r2, #0
 800a61a:	2108      	movs	r1, #8
 800a61c:	68f8      	ldr	r0, [r7, #12]
 800a61e:	f000 fa73 	bl	800ab08 <SPI_WaitOnFlagUntilTimeout>
 800a622:	4603      	mov	r3, r0
 800a624:	2b00      	cmp	r3, #0
 800a626:	d007      	beq.n	800a638 <HAL_SPI_Transmit+0x3f0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a62e:	f043 0220 	orr.w	r2, r3, #32
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800a638:	68f8      	ldr	r0, [r7, #12]
 800a63a:	f000 f9c5 	bl	800a9c8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	2201      	movs	r2, #1
 800a642:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	2200      	movs	r2, #0
 800a64a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a654:	2b00      	cmp	r3, #0
 800a656:	d001      	beq.n	800a65c <HAL_SPI_Transmit+0x414>
  {
    return HAL_ERROR;
 800a658:	2301      	movs	r3, #1
 800a65a:	e000      	b.n	800a65e <HAL_SPI_Transmit+0x416>
  }
  else
  {
    return HAL_OK;
 800a65c:	2300      	movs	r3, #0
  }
}
 800a65e:	4618      	mov	r0, r3
 800a660:	3718      	adds	r7, #24
 800a662:	46bd      	mov	sp, r7
 800a664:	bd80      	pop	{r7, pc}
 800a666:	bf00      	nop

0800a668 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b086      	sub	sp, #24
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	60f8      	str	r0, [r7, #12]
 800a670:	60b9      	str	r1, [r7, #8]
 800a672:	603b      	str	r3, [r7, #0]
 800a674:	4613      	mov	r3, r2
 800a676:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	3330      	adds	r3, #48	@ 0x30
 800a67e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a680:	f7fa fd08 	bl	8005094 <HAL_GetTick>
 800a684:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a68c:	b2db      	uxtb	r3, r3
 800a68e:	2b01      	cmp	r3, #1
 800a690:	d001      	beq.n	800a696 <HAL_SPI_Receive+0x2e>
  {
    return HAL_BUSY;
 800a692:	2302      	movs	r3, #2
 800a694:	e17e      	b.n	800a994 <HAL_SPI_Receive+0x32c>
  }

  if ((pData == NULL) || (Size == 0UL))
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d002      	beq.n	800a6a2 <HAL_SPI_Receive+0x3a>
 800a69c:	88fb      	ldrh	r3, [r7, #6]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d101      	bne.n	800a6a6 <HAL_SPI_Receive+0x3e>
  {
    return HAL_ERROR;
 800a6a2:	2301      	movs	r3, #1
 800a6a4:	e176      	b.n	800a994 <HAL_SPI_Receive+0x32c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800a6ac:	2b01      	cmp	r3, #1
 800a6ae:	d101      	bne.n	800a6b4 <HAL_SPI_Receive+0x4c>
 800a6b0:	2302      	movs	r3, #2
 800a6b2:	e16f      	b.n	800a994 <HAL_SPI_Receive+0x32c>
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	2201      	movs	r2, #1
 800a6b8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	2204      	movs	r2, #4
 800a6c0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	68ba      	ldr	r2, [r7, #8]
 800a6d0:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	88fa      	ldrh	r2, [r7, #6]
 800a6d6:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	88fa      	ldrh	r2, [r7, #6]
 800a6de:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	2200      	movs	r2, #0
 800a6ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	2200      	movs	r2, #0
 800a702:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	689b      	ldr	r3, [r3, #8]
 800a708:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800a70c:	d108      	bne.n	800a720 <HAL_SPI_Receive+0xb8>
  {
    SPI_1LINE_RX(hspi);
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	681a      	ldr	r2, [r3, #0]
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a71c:	601a      	str	r2, [r3, #0]
 800a71e:	e009      	b.n	800a734 <HAL_SPI_Receive+0xcc>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	68db      	ldr	r3, [r3, #12]
 800a726:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800a732:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	685b      	ldr	r3, [r3, #4]
 800a73a:	0c1b      	lsrs	r3, r3, #16
 800a73c:	041b      	lsls	r3, r3, #16
 800a73e:	88f9      	ldrh	r1, [r7, #6]
 800a740:	68fa      	ldr	r2, [r7, #12]
 800a742:	6812      	ldr	r2, [r2, #0]
 800a744:	430b      	orrs	r3, r1
 800a746:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	681a      	ldr	r2, [r3, #0]
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	f042 0201 	orr.w	r2, r2, #1
 800a756:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	69db      	ldr	r3, [r3, #28]
 800a75e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a762:	2b00      	cmp	r3, #0
 800a764:	d10c      	bne.n	800a780 <HAL_SPI_Receive+0x118>
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	685b      	ldr	r3, [r3, #4]
 800a76a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a76e:	d107      	bne.n	800a780 <HAL_SPI_Receive+0x118>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	681a      	ldr	r2, [r3, #0]
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a77e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	68db      	ldr	r3, [r3, #12]
 800a784:	2b0f      	cmp	r3, #15
 800a786:	d95c      	bls.n	800a842 <HAL_SPI_Receive+0x1da>
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	4a83      	ldr	r2, [pc, #524]	@ (800a99c <HAL_SPI_Receive+0x334>)
 800a78e:	4293      	cmp	r3, r2
 800a790:	d050      	beq.n	800a834 <HAL_SPI_Receive+0x1cc>
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	4a82      	ldr	r2, [pc, #520]	@ (800a9a0 <HAL_SPI_Receive+0x338>)
 800a798:	4293      	cmp	r3, r2
 800a79a:	d04b      	beq.n	800a834 <HAL_SPI_Receive+0x1cc>
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	4a80      	ldr	r2, [pc, #512]	@ (800a9a4 <HAL_SPI_Receive+0x33c>)
 800a7a2:	4293      	cmp	r3, r2
 800a7a4:	d046      	beq.n	800a834 <HAL_SPI_Receive+0x1cc>
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	4a7f      	ldr	r2, [pc, #508]	@ (800a9a8 <HAL_SPI_Receive+0x340>)
 800a7ac:	4293      	cmp	r3, r2
 800a7ae:	d148      	bne.n	800a842 <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800a7b0:	e040      	b.n	800a834 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	695a      	ldr	r2, [r3, #20]
 800a7b8:	f248 0308 	movw	r3, #32776	@ 0x8008
 800a7bc:	4013      	ands	r3, r2
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d014      	beq.n	800a7ec <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	681a      	ldr	r2, [r3, #0]
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a7ca:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a7cc:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a7d2:	1d1a      	adds	r2, r3, #4
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a7de:	b29b      	uxth	r3, r3
 800a7e0:	3b01      	subs	r3, #1
 800a7e2:	b29a      	uxth	r2, r3
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800a7ea:	e023      	b.n	800a834 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a7ec:	f7fa fc52 	bl	8005094 <HAL_GetTick>
 800a7f0:	4602      	mov	r2, r0
 800a7f2:	693b      	ldr	r3, [r7, #16]
 800a7f4:	1ad3      	subs	r3, r2, r3
 800a7f6:	683a      	ldr	r2, [r7, #0]
 800a7f8:	429a      	cmp	r2, r3
 800a7fa:	d803      	bhi.n	800a804 <HAL_SPI_Receive+0x19c>
 800a7fc:	683b      	ldr	r3, [r7, #0]
 800a7fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a802:	d102      	bne.n	800a80a <HAL_SPI_Receive+0x1a2>
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d114      	bne.n	800a834 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a80a:	68f8      	ldr	r0, [r7, #12]
 800a80c:	f000 f8dc 	bl	800a9c8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a816:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	2201      	movs	r2, #1
 800a824:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	2200      	movs	r2, #0
 800a82c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a830:	2303      	movs	r3, #3
 800a832:	e0af      	b.n	800a994 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a83a:	b29b      	uxth	r3, r3
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d1b8      	bne.n	800a7b2 <HAL_SPI_Receive+0x14a>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800a840:	e095      	b.n	800a96e <HAL_SPI_Receive+0x306>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	68db      	ldr	r3, [r3, #12]
 800a846:	2b07      	cmp	r3, #7
 800a848:	f240 808b 	bls.w	800a962 <HAL_SPI_Receive+0x2fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800a84c:	e03f      	b.n	800a8ce <HAL_SPI_Receive+0x266>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	695b      	ldr	r3, [r3, #20]
 800a854:	f003 0301 	and.w	r3, r3, #1
 800a858:	2b01      	cmp	r3, #1
 800a85a:	d114      	bne.n	800a886 <HAL_SPI_Receive+0x21e>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a860:	697a      	ldr	r2, [r7, #20]
 800a862:	8812      	ldrh	r2, [r2, #0]
 800a864:	b292      	uxth	r2, r2
 800a866:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a86c:	1c9a      	adds	r2, r3, #2
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a878:	b29b      	uxth	r3, r3
 800a87a:	3b01      	subs	r3, #1
 800a87c:	b29a      	uxth	r2, r3
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800a884:	e023      	b.n	800a8ce <HAL_SPI_Receive+0x266>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a886:	f7fa fc05 	bl	8005094 <HAL_GetTick>
 800a88a:	4602      	mov	r2, r0
 800a88c:	693b      	ldr	r3, [r7, #16]
 800a88e:	1ad3      	subs	r3, r2, r3
 800a890:	683a      	ldr	r2, [r7, #0]
 800a892:	429a      	cmp	r2, r3
 800a894:	d803      	bhi.n	800a89e <HAL_SPI_Receive+0x236>
 800a896:	683b      	ldr	r3, [r7, #0]
 800a898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a89c:	d102      	bne.n	800a8a4 <HAL_SPI_Receive+0x23c>
 800a89e:	683b      	ldr	r3, [r7, #0]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d114      	bne.n	800a8ce <HAL_SPI_Receive+0x266>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a8a4:	68f8      	ldr	r0, [r7, #12]
 800a8a6:	f000 f88f 	bl	800a9c8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a8b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	2201      	movs	r2, #1
 800a8be:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a8ca:	2303      	movs	r3, #3
 800a8cc:	e062      	b.n	800a994 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a8d4:	b29b      	uxth	r3, r3
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d1b9      	bne.n	800a84e <HAL_SPI_Receive+0x1e6>
 800a8da:	e048      	b.n	800a96e <HAL_SPI_Receive+0x306>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	695b      	ldr	r3, [r3, #20]
 800a8e2:	f003 0301 	and.w	r3, r3, #1
 800a8e6:	2b01      	cmp	r3, #1
 800a8e8:	d117      	bne.n	800a91a <HAL_SPI_Receive+0x2b2>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a8f6:	7812      	ldrb	r2, [r2, #0]
 800a8f8:	b2d2      	uxtb	r2, r2
 800a8fa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a900:	1c5a      	adds	r2, r3, #1
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a90c:	b29b      	uxth	r3, r3
 800a90e:	3b01      	subs	r3, #1
 800a910:	b29a      	uxth	r2, r3
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800a918:	e023      	b.n	800a962 <HAL_SPI_Receive+0x2fa>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a91a:	f7fa fbbb 	bl	8005094 <HAL_GetTick>
 800a91e:	4602      	mov	r2, r0
 800a920:	693b      	ldr	r3, [r7, #16]
 800a922:	1ad3      	subs	r3, r2, r3
 800a924:	683a      	ldr	r2, [r7, #0]
 800a926:	429a      	cmp	r2, r3
 800a928:	d803      	bhi.n	800a932 <HAL_SPI_Receive+0x2ca>
 800a92a:	683b      	ldr	r3, [r7, #0]
 800a92c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a930:	d102      	bne.n	800a938 <HAL_SPI_Receive+0x2d0>
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d114      	bne.n	800a962 <HAL_SPI_Receive+0x2fa>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a938:	68f8      	ldr	r0, [r7, #12]
 800a93a:	f000 f845 	bl	800a9c8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a944:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	2201      	movs	r2, #1
 800a952:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	2200      	movs	r2, #0
 800a95a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a95e:	2303      	movs	r3, #3
 800a960:	e018      	b.n	800a994 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a968:	b29b      	uxth	r3, r3
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d1b6      	bne.n	800a8dc <HAL_SPI_Receive+0x274>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800a96e:	68f8      	ldr	r0, [r7, #12]
 800a970:	f000 f82a 	bl	800a9c8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	2201      	movs	r2, #1
 800a978:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	2200      	movs	r2, #0
 800a980:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d001      	beq.n	800a992 <HAL_SPI_Receive+0x32a>
  {
    return HAL_ERROR;
 800a98e:	2301      	movs	r3, #1
 800a990:	e000      	b.n	800a994 <HAL_SPI_Receive+0x32c>
  }
  else
  {
    return HAL_OK;
 800a992:	2300      	movs	r3, #0
  }
}
 800a994:	4618      	mov	r0, r3
 800a996:	3718      	adds	r7, #24
 800a998:	46bd      	mov	sp, r7
 800a99a:	bd80      	pop	{r7, pc}
 800a99c:	40013000 	.word	0x40013000
 800a9a0:	50013000 	.word	0x50013000
 800a9a4:	40003800 	.word	0x40003800
 800a9a8:	50003800 	.word	0x50003800

0800a9ac <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b083      	sub	sp, #12
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a9ba:	b2db      	uxtb	r3, r3
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	370c      	adds	r7, #12
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c6:	4770      	bx	lr

0800a9c8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800a9c8:	b480      	push	{r7}
 800a9ca:	b085      	sub	sp, #20
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	695b      	ldr	r3, [r3, #20]
 800a9d6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	699a      	ldr	r2, [r3, #24]
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	f042 0208 	orr.w	r2, r2, #8
 800a9e6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	699a      	ldr	r2, [r3, #24]
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f042 0210 	orr.w	r2, r2, #16
 800a9f6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	681a      	ldr	r2, [r3, #0]
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	f022 0201 	bic.w	r2, r2, #1
 800aa06:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	691b      	ldr	r3, [r3, #16]
 800aa0e:	687a      	ldr	r2, [r7, #4]
 800aa10:	6812      	ldr	r2, [r2, #0]
 800aa12:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 800aa16:	f023 0303 	bic.w	r3, r3, #3
 800aa1a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	689a      	ldr	r2, [r3, #8]
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800aa2a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800aa32:	b2db      	uxtb	r3, r3
 800aa34:	2b04      	cmp	r3, #4
 800aa36:	d014      	beq.n	800aa62 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f003 0320 	and.w	r3, r3, #32
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d00f      	beq.n	800aa62 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aa48:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	699a      	ldr	r2, [r3, #24]
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	f042 0220 	orr.w	r2, r2, #32
 800aa60:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800aa68:	b2db      	uxtb	r3, r3
 800aa6a:	2b03      	cmp	r3, #3
 800aa6c:	d014      	beq.n	800aa98 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d00f      	beq.n	800aa98 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aa7e:	f043 0204 	orr.w	r2, r3, #4
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	699a      	ldr	r2, [r3, #24]
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aa96:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d00f      	beq.n	800aac2 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aaa8:	f043 0201 	orr.w	r2, r3, #1
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	699a      	ldr	r2, [r3, #24]
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aac0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d00f      	beq.n	800aaec <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aad2:	f043 0208 	orr.w	r2, r3, #8
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	699a      	ldr	r2, [r3, #24]
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800aaea:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 800aafc:	bf00      	nop
 800aafe:	3714      	adds	r7, #20
 800ab00:	46bd      	mov	sp, r7
 800ab02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab06:	4770      	bx	lr

0800ab08 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b084      	sub	sp, #16
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	60f8      	str	r0, [r7, #12]
 800ab10:	60b9      	str	r1, [r7, #8]
 800ab12:	603b      	str	r3, [r7, #0]
 800ab14:	4613      	mov	r3, r2
 800ab16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800ab18:	e010      	b.n	800ab3c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ab1a:	f7fa fabb 	bl	8005094 <HAL_GetTick>
 800ab1e:	4602      	mov	r2, r0
 800ab20:	69bb      	ldr	r3, [r7, #24]
 800ab22:	1ad3      	subs	r3, r2, r3
 800ab24:	683a      	ldr	r2, [r7, #0]
 800ab26:	429a      	cmp	r2, r3
 800ab28:	d803      	bhi.n	800ab32 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800ab2a:	683b      	ldr	r3, [r7, #0]
 800ab2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab30:	d102      	bne.n	800ab38 <SPI_WaitOnFlagUntilTimeout+0x30>
 800ab32:	683b      	ldr	r3, [r7, #0]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d101      	bne.n	800ab3c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800ab38:	2303      	movs	r3, #3
 800ab3a:	e00f      	b.n	800ab5c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	695a      	ldr	r2, [r3, #20]
 800ab42:	68bb      	ldr	r3, [r7, #8]
 800ab44:	4013      	ands	r3, r2
 800ab46:	68ba      	ldr	r2, [r7, #8]
 800ab48:	429a      	cmp	r2, r3
 800ab4a:	bf0c      	ite	eq
 800ab4c:	2301      	moveq	r3, #1
 800ab4e:	2300      	movne	r3, #0
 800ab50:	b2db      	uxtb	r3, r3
 800ab52:	461a      	mov	r2, r3
 800ab54:	79fb      	ldrb	r3, [r7, #7]
 800ab56:	429a      	cmp	r2, r3
 800ab58:	d0df      	beq.n	800ab1a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800ab5a:	2300      	movs	r3, #0
}
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	3710      	adds	r7, #16
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}

0800ab64 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800ab64:	b480      	push	{r7}
 800ab66:	b085      	sub	sp, #20
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab70:	095b      	lsrs	r3, r3, #5
 800ab72:	3301      	adds	r3, #1
 800ab74:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	68db      	ldr	r3, [r3, #12]
 800ab7a:	3301      	adds	r3, #1
 800ab7c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800ab7e:	68bb      	ldr	r3, [r7, #8]
 800ab80:	3307      	adds	r3, #7
 800ab82:	08db      	lsrs	r3, r3, #3
 800ab84:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800ab86:	68bb      	ldr	r3, [r7, #8]
 800ab88:	68fa      	ldr	r2, [r7, #12]
 800ab8a:	fb02 f303 	mul.w	r3, r2, r3
}
 800ab8e:	4618      	mov	r0, r3
 800ab90:	3714      	adds	r7, #20
 800ab92:	46bd      	mov	sp, r7
 800ab94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab98:	4770      	bx	lr

0800ab9a <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 800ab9a:	b480      	push	{r7}
 800ab9c:	b083      	sub	sp, #12
 800ab9e:	af00      	add	r7, sp, #0
 800aba0:	6078      	str	r0, [r7, #4]
 800aba2:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800abaa:	b2db      	uxtb	r3, r3
 800abac:	2b01      	cmp	r3, #1
 800abae:	d12e      	bne.n	800ac0e <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800abb6:	2b01      	cmp	r3, #1
 800abb8:	d101      	bne.n	800abbe <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 800abba:	2302      	movs	r3, #2
 800abbc:	e028      	b.n	800ac10 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	2201      	movs	r2, #1
 800abc2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2202      	movs	r2, #2
 800abca:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	681a      	ldr	r2, [r3, #0]
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f022 0201 	bic.w	r2, r2, #1
 800abdc:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	681a      	ldr	r2, [r3, #0]
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	685b      	ldr	r3, [r3, #4]
 800abe6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800abea:	ea42 0103 	orr.w	r1, r2, r3
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	689a      	ldr	r2, [r3, #8]
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	430a      	orrs	r2, r1
 800abf8:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	2201      	movs	r2, #1
 800abfe:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2200      	movs	r2, #0
 800ac06:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	e000      	b.n	800ac10 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 800ac0e:	2301      	movs	r3, #1
  }
}
 800ac10:	4618      	mov	r0, r3
 800ac12:	370c      	adds	r7, #12
 800ac14:	46bd      	mov	sp, r7
 800ac16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1a:	4770      	bx	lr

0800ac1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b082      	sub	sp, #8
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d101      	bne.n	800ac2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	e049      	b.n	800acc2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ac34:	b2db      	uxtb	r3, r3
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d106      	bne.n	800ac48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ac42:	6878      	ldr	r0, [r7, #4]
 800ac44:	f7f9 fc5e 	bl	8004504 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	2202      	movs	r2, #2
 800ac4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681a      	ldr	r2, [r3, #0]
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	3304      	adds	r3, #4
 800ac58:	4619      	mov	r1, r3
 800ac5a:	4610      	mov	r0, r2
 800ac5c:	f000 f938 	bl	800aed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2201      	movs	r2, #1
 800ac64:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2201      	movs	r2, #1
 800ac6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2201      	movs	r2, #1
 800ac74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	2201      	movs	r2, #1
 800ac7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	2201      	movs	r2, #1
 800ac84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2201      	movs	r2, #1
 800ac8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2201      	movs	r2, #1
 800ac94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	2201      	movs	r2, #1
 800ac9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	2201      	movs	r2, #1
 800aca4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2201      	movs	r2, #1
 800acac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	2201      	movs	r2, #1
 800acb4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2201      	movs	r2, #1
 800acbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800acc0:	2300      	movs	r3, #0
}
 800acc2:	4618      	mov	r0, r3
 800acc4:	3708      	adds	r7, #8
 800acc6:	46bd      	mov	sp, r7
 800acc8:	bd80      	pop	{r7, pc}
	...

0800accc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b084      	sub	sp, #16
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
 800acd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800acd6:	2300      	movs	r3, #0
 800acd8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ace0:	2b01      	cmp	r3, #1
 800ace2:	d101      	bne.n	800ace8 <HAL_TIM_ConfigClockSource+0x1c>
 800ace4:	2302      	movs	r3, #2
 800ace6:	e0e6      	b.n	800aeb6 <HAL_TIM_ConfigClockSource+0x1ea>
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	2201      	movs	r2, #1
 800acec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	2202      	movs	r2, #2
 800acf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	689b      	ldr	r3, [r3, #8]
 800acfe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800ad06:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800ad0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ad12:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	68ba      	ldr	r2, [r7, #8]
 800ad1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	4a67      	ldr	r2, [pc, #412]	@ (800aec0 <HAL_TIM_ConfigClockSource+0x1f4>)
 800ad22:	4293      	cmp	r3, r2
 800ad24:	f000 80b1 	beq.w	800ae8a <HAL_TIM_ConfigClockSource+0x1be>
 800ad28:	4a65      	ldr	r2, [pc, #404]	@ (800aec0 <HAL_TIM_ConfigClockSource+0x1f4>)
 800ad2a:	4293      	cmp	r3, r2
 800ad2c:	f200 80b6 	bhi.w	800ae9c <HAL_TIM_ConfigClockSource+0x1d0>
 800ad30:	4a64      	ldr	r2, [pc, #400]	@ (800aec4 <HAL_TIM_ConfigClockSource+0x1f8>)
 800ad32:	4293      	cmp	r3, r2
 800ad34:	f000 80a9 	beq.w	800ae8a <HAL_TIM_ConfigClockSource+0x1be>
 800ad38:	4a62      	ldr	r2, [pc, #392]	@ (800aec4 <HAL_TIM_ConfigClockSource+0x1f8>)
 800ad3a:	4293      	cmp	r3, r2
 800ad3c:	f200 80ae 	bhi.w	800ae9c <HAL_TIM_ConfigClockSource+0x1d0>
 800ad40:	4a61      	ldr	r2, [pc, #388]	@ (800aec8 <HAL_TIM_ConfigClockSource+0x1fc>)
 800ad42:	4293      	cmp	r3, r2
 800ad44:	f000 80a1 	beq.w	800ae8a <HAL_TIM_ConfigClockSource+0x1be>
 800ad48:	4a5f      	ldr	r2, [pc, #380]	@ (800aec8 <HAL_TIM_ConfigClockSource+0x1fc>)
 800ad4a:	4293      	cmp	r3, r2
 800ad4c:	f200 80a6 	bhi.w	800ae9c <HAL_TIM_ConfigClockSource+0x1d0>
 800ad50:	4a5e      	ldr	r2, [pc, #376]	@ (800aecc <HAL_TIM_ConfigClockSource+0x200>)
 800ad52:	4293      	cmp	r3, r2
 800ad54:	f000 8099 	beq.w	800ae8a <HAL_TIM_ConfigClockSource+0x1be>
 800ad58:	4a5c      	ldr	r2, [pc, #368]	@ (800aecc <HAL_TIM_ConfigClockSource+0x200>)
 800ad5a:	4293      	cmp	r3, r2
 800ad5c:	f200 809e 	bhi.w	800ae9c <HAL_TIM_ConfigClockSource+0x1d0>
 800ad60:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ad64:	f000 8091 	beq.w	800ae8a <HAL_TIM_ConfigClockSource+0x1be>
 800ad68:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ad6c:	f200 8096 	bhi.w	800ae9c <HAL_TIM_ConfigClockSource+0x1d0>
 800ad70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ad74:	f000 8089 	beq.w	800ae8a <HAL_TIM_ConfigClockSource+0x1be>
 800ad78:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ad7c:	f200 808e 	bhi.w	800ae9c <HAL_TIM_ConfigClockSource+0x1d0>
 800ad80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ad84:	d03e      	beq.n	800ae04 <HAL_TIM_ConfigClockSource+0x138>
 800ad86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ad8a:	f200 8087 	bhi.w	800ae9c <HAL_TIM_ConfigClockSource+0x1d0>
 800ad8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ad92:	f000 8086 	beq.w	800aea2 <HAL_TIM_ConfigClockSource+0x1d6>
 800ad96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ad9a:	d87f      	bhi.n	800ae9c <HAL_TIM_ConfigClockSource+0x1d0>
 800ad9c:	2b70      	cmp	r3, #112	@ 0x70
 800ad9e:	d01a      	beq.n	800add6 <HAL_TIM_ConfigClockSource+0x10a>
 800ada0:	2b70      	cmp	r3, #112	@ 0x70
 800ada2:	d87b      	bhi.n	800ae9c <HAL_TIM_ConfigClockSource+0x1d0>
 800ada4:	2b60      	cmp	r3, #96	@ 0x60
 800ada6:	d050      	beq.n	800ae4a <HAL_TIM_ConfigClockSource+0x17e>
 800ada8:	2b60      	cmp	r3, #96	@ 0x60
 800adaa:	d877      	bhi.n	800ae9c <HAL_TIM_ConfigClockSource+0x1d0>
 800adac:	2b50      	cmp	r3, #80	@ 0x50
 800adae:	d03c      	beq.n	800ae2a <HAL_TIM_ConfigClockSource+0x15e>
 800adb0:	2b50      	cmp	r3, #80	@ 0x50
 800adb2:	d873      	bhi.n	800ae9c <HAL_TIM_ConfigClockSource+0x1d0>
 800adb4:	2b40      	cmp	r3, #64	@ 0x40
 800adb6:	d058      	beq.n	800ae6a <HAL_TIM_ConfigClockSource+0x19e>
 800adb8:	2b40      	cmp	r3, #64	@ 0x40
 800adba:	d86f      	bhi.n	800ae9c <HAL_TIM_ConfigClockSource+0x1d0>
 800adbc:	2b30      	cmp	r3, #48	@ 0x30
 800adbe:	d064      	beq.n	800ae8a <HAL_TIM_ConfigClockSource+0x1be>
 800adc0:	2b30      	cmp	r3, #48	@ 0x30
 800adc2:	d86b      	bhi.n	800ae9c <HAL_TIM_ConfigClockSource+0x1d0>
 800adc4:	2b20      	cmp	r3, #32
 800adc6:	d060      	beq.n	800ae8a <HAL_TIM_ConfigClockSource+0x1be>
 800adc8:	2b20      	cmp	r3, #32
 800adca:	d867      	bhi.n	800ae9c <HAL_TIM_ConfigClockSource+0x1d0>
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d05c      	beq.n	800ae8a <HAL_TIM_ConfigClockSource+0x1be>
 800add0:	2b10      	cmp	r3, #16
 800add2:	d05a      	beq.n	800ae8a <HAL_TIM_ConfigClockSource+0x1be>
 800add4:	e062      	b.n	800ae9c <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800adda:	683b      	ldr	r3, [r7, #0]
 800addc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800adde:	683b      	ldr	r3, [r7, #0]
 800ade0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ade6:	f000 f9f5 	bl	800b1d4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	689b      	ldr	r3, [r3, #8]
 800adf0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800adf2:	68bb      	ldr	r3, [r7, #8]
 800adf4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800adf8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	68ba      	ldr	r2, [r7, #8]
 800ae00:	609a      	str	r2, [r3, #8]
      break;
 800ae02:	e04f      	b.n	800aea4 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ae14:	f000 f9de 	bl	800b1d4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	689a      	ldr	r2, [r3, #8]
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ae26:	609a      	str	r2, [r3, #8]
      break;
 800ae28:	e03c      	b.n	800aea4 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ae2e:	683b      	ldr	r3, [r7, #0]
 800ae30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ae32:	683b      	ldr	r3, [r7, #0]
 800ae34:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae36:	461a      	mov	r2, r3
 800ae38:	f000 f950 	bl	800b0dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	2150      	movs	r1, #80	@ 0x50
 800ae42:	4618      	mov	r0, r3
 800ae44:	f000 f9a9 	bl	800b19a <TIM_ITRx_SetConfig>
      break;
 800ae48:	e02c      	b.n	800aea4 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ae4e:	683b      	ldr	r3, [r7, #0]
 800ae50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ae52:	683b      	ldr	r3, [r7, #0]
 800ae54:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ae56:	461a      	mov	r2, r3
 800ae58:	f000 f96f 	bl	800b13a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	2160      	movs	r1, #96	@ 0x60
 800ae62:	4618      	mov	r0, r3
 800ae64:	f000 f999 	bl	800b19a <TIM_ITRx_SetConfig>
      break;
 800ae68:	e01c      	b.n	800aea4 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ae6e:	683b      	ldr	r3, [r7, #0]
 800ae70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ae72:	683b      	ldr	r3, [r7, #0]
 800ae74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae76:	461a      	mov	r2, r3
 800ae78:	f000 f930 	bl	800b0dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	2140      	movs	r1, #64	@ 0x40
 800ae82:	4618      	mov	r0, r3
 800ae84:	f000 f989 	bl	800b19a <TIM_ITRx_SetConfig>
      break;
 800ae88:	e00c      	b.n	800aea4 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681a      	ldr	r2, [r3, #0]
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	4619      	mov	r1, r3
 800ae94:	4610      	mov	r0, r2
 800ae96:	f000 f980 	bl	800b19a <TIM_ITRx_SetConfig>
      break;
 800ae9a:	e003      	b.n	800aea4 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 800ae9c:	2301      	movs	r3, #1
 800ae9e:	73fb      	strb	r3, [r7, #15]
      break;
 800aea0:	e000      	b.n	800aea4 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 800aea2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	2201      	movs	r2, #1
 800aea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2200      	movs	r2, #0
 800aeb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800aeb4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	3710      	adds	r7, #16
 800aeba:	46bd      	mov	sp, r7
 800aebc:	bd80      	pop	{r7, pc}
 800aebe:	bf00      	nop
 800aec0:	00100070 	.word	0x00100070
 800aec4:	00100040 	.word	0x00100040
 800aec8:	00100030 	.word	0x00100030
 800aecc:	00100020 	.word	0x00100020

0800aed0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800aed0:	b480      	push	{r7}
 800aed2:	b085      	sub	sp, #20
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	6078      	str	r0, [r7, #4]
 800aed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	4a6e      	ldr	r2, [pc, #440]	@ (800b09c <TIM_Base_SetConfig+0x1cc>)
 800aee4:	4293      	cmp	r3, r2
 800aee6:	d02b      	beq.n	800af40 <TIM_Base_SetConfig+0x70>
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	4a6d      	ldr	r2, [pc, #436]	@ (800b0a0 <TIM_Base_SetConfig+0x1d0>)
 800aeec:	4293      	cmp	r3, r2
 800aeee:	d027      	beq.n	800af40 <TIM_Base_SetConfig+0x70>
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aef6:	d023      	beq.n	800af40 <TIM_Base_SetConfig+0x70>
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aefe:	d01f      	beq.n	800af40 <TIM_Base_SetConfig+0x70>
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	4a68      	ldr	r2, [pc, #416]	@ (800b0a4 <TIM_Base_SetConfig+0x1d4>)
 800af04:	4293      	cmp	r3, r2
 800af06:	d01b      	beq.n	800af40 <TIM_Base_SetConfig+0x70>
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	4a67      	ldr	r2, [pc, #412]	@ (800b0a8 <TIM_Base_SetConfig+0x1d8>)
 800af0c:	4293      	cmp	r3, r2
 800af0e:	d017      	beq.n	800af40 <TIM_Base_SetConfig+0x70>
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	4a66      	ldr	r2, [pc, #408]	@ (800b0ac <TIM_Base_SetConfig+0x1dc>)
 800af14:	4293      	cmp	r3, r2
 800af16:	d013      	beq.n	800af40 <TIM_Base_SetConfig+0x70>
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	4a65      	ldr	r2, [pc, #404]	@ (800b0b0 <TIM_Base_SetConfig+0x1e0>)
 800af1c:	4293      	cmp	r3, r2
 800af1e:	d00f      	beq.n	800af40 <TIM_Base_SetConfig+0x70>
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	4a64      	ldr	r2, [pc, #400]	@ (800b0b4 <TIM_Base_SetConfig+0x1e4>)
 800af24:	4293      	cmp	r3, r2
 800af26:	d00b      	beq.n	800af40 <TIM_Base_SetConfig+0x70>
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	4a63      	ldr	r2, [pc, #396]	@ (800b0b8 <TIM_Base_SetConfig+0x1e8>)
 800af2c:	4293      	cmp	r3, r2
 800af2e:	d007      	beq.n	800af40 <TIM_Base_SetConfig+0x70>
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	4a62      	ldr	r2, [pc, #392]	@ (800b0bc <TIM_Base_SetConfig+0x1ec>)
 800af34:	4293      	cmp	r3, r2
 800af36:	d003      	beq.n	800af40 <TIM_Base_SetConfig+0x70>
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	4a61      	ldr	r2, [pc, #388]	@ (800b0c0 <TIM_Base_SetConfig+0x1f0>)
 800af3c:	4293      	cmp	r3, r2
 800af3e:	d108      	bne.n	800af52 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	685b      	ldr	r3, [r3, #4]
 800af4c:	68fa      	ldr	r2, [r7, #12]
 800af4e:	4313      	orrs	r3, r2
 800af50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	4a51      	ldr	r2, [pc, #324]	@ (800b09c <TIM_Base_SetConfig+0x1cc>)
 800af56:	4293      	cmp	r3, r2
 800af58:	d043      	beq.n	800afe2 <TIM_Base_SetConfig+0x112>
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	4a50      	ldr	r2, [pc, #320]	@ (800b0a0 <TIM_Base_SetConfig+0x1d0>)
 800af5e:	4293      	cmp	r3, r2
 800af60:	d03f      	beq.n	800afe2 <TIM_Base_SetConfig+0x112>
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800af68:	d03b      	beq.n	800afe2 <TIM_Base_SetConfig+0x112>
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800af70:	d037      	beq.n	800afe2 <TIM_Base_SetConfig+0x112>
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	4a4b      	ldr	r2, [pc, #300]	@ (800b0a4 <TIM_Base_SetConfig+0x1d4>)
 800af76:	4293      	cmp	r3, r2
 800af78:	d033      	beq.n	800afe2 <TIM_Base_SetConfig+0x112>
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	4a4a      	ldr	r2, [pc, #296]	@ (800b0a8 <TIM_Base_SetConfig+0x1d8>)
 800af7e:	4293      	cmp	r3, r2
 800af80:	d02f      	beq.n	800afe2 <TIM_Base_SetConfig+0x112>
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	4a49      	ldr	r2, [pc, #292]	@ (800b0ac <TIM_Base_SetConfig+0x1dc>)
 800af86:	4293      	cmp	r3, r2
 800af88:	d02b      	beq.n	800afe2 <TIM_Base_SetConfig+0x112>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	4a48      	ldr	r2, [pc, #288]	@ (800b0b0 <TIM_Base_SetConfig+0x1e0>)
 800af8e:	4293      	cmp	r3, r2
 800af90:	d027      	beq.n	800afe2 <TIM_Base_SetConfig+0x112>
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	4a47      	ldr	r2, [pc, #284]	@ (800b0b4 <TIM_Base_SetConfig+0x1e4>)
 800af96:	4293      	cmp	r3, r2
 800af98:	d023      	beq.n	800afe2 <TIM_Base_SetConfig+0x112>
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	4a46      	ldr	r2, [pc, #280]	@ (800b0b8 <TIM_Base_SetConfig+0x1e8>)
 800af9e:	4293      	cmp	r3, r2
 800afa0:	d01f      	beq.n	800afe2 <TIM_Base_SetConfig+0x112>
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	4a45      	ldr	r2, [pc, #276]	@ (800b0bc <TIM_Base_SetConfig+0x1ec>)
 800afa6:	4293      	cmp	r3, r2
 800afa8:	d01b      	beq.n	800afe2 <TIM_Base_SetConfig+0x112>
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	4a44      	ldr	r2, [pc, #272]	@ (800b0c0 <TIM_Base_SetConfig+0x1f0>)
 800afae:	4293      	cmp	r3, r2
 800afb0:	d017      	beq.n	800afe2 <TIM_Base_SetConfig+0x112>
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	4a43      	ldr	r2, [pc, #268]	@ (800b0c4 <TIM_Base_SetConfig+0x1f4>)
 800afb6:	4293      	cmp	r3, r2
 800afb8:	d013      	beq.n	800afe2 <TIM_Base_SetConfig+0x112>
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	4a42      	ldr	r2, [pc, #264]	@ (800b0c8 <TIM_Base_SetConfig+0x1f8>)
 800afbe:	4293      	cmp	r3, r2
 800afc0:	d00f      	beq.n	800afe2 <TIM_Base_SetConfig+0x112>
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	4a41      	ldr	r2, [pc, #260]	@ (800b0cc <TIM_Base_SetConfig+0x1fc>)
 800afc6:	4293      	cmp	r3, r2
 800afc8:	d00b      	beq.n	800afe2 <TIM_Base_SetConfig+0x112>
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	4a40      	ldr	r2, [pc, #256]	@ (800b0d0 <TIM_Base_SetConfig+0x200>)
 800afce:	4293      	cmp	r3, r2
 800afd0:	d007      	beq.n	800afe2 <TIM_Base_SetConfig+0x112>
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	4a3f      	ldr	r2, [pc, #252]	@ (800b0d4 <TIM_Base_SetConfig+0x204>)
 800afd6:	4293      	cmp	r3, r2
 800afd8:	d003      	beq.n	800afe2 <TIM_Base_SetConfig+0x112>
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	4a3e      	ldr	r2, [pc, #248]	@ (800b0d8 <TIM_Base_SetConfig+0x208>)
 800afde:	4293      	cmp	r3, r2
 800afe0:	d108      	bne.n	800aff4 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800afe8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	68db      	ldr	r3, [r3, #12]
 800afee:	68fa      	ldr	r2, [r7, #12]
 800aff0:	4313      	orrs	r3, r2
 800aff2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	695b      	ldr	r3, [r3, #20]
 800affe:	4313      	orrs	r3, r2
 800b000:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	68fa      	ldr	r2, [r7, #12]
 800b006:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	689a      	ldr	r2, [r3, #8]
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	681a      	ldr	r2, [r3, #0]
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	4a20      	ldr	r2, [pc, #128]	@ (800b09c <TIM_Base_SetConfig+0x1cc>)
 800b01c:	4293      	cmp	r3, r2
 800b01e:	d023      	beq.n	800b068 <TIM_Base_SetConfig+0x198>
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	4a1f      	ldr	r2, [pc, #124]	@ (800b0a0 <TIM_Base_SetConfig+0x1d0>)
 800b024:	4293      	cmp	r3, r2
 800b026:	d01f      	beq.n	800b068 <TIM_Base_SetConfig+0x198>
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	4a24      	ldr	r2, [pc, #144]	@ (800b0bc <TIM_Base_SetConfig+0x1ec>)
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d01b      	beq.n	800b068 <TIM_Base_SetConfig+0x198>
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	4a23      	ldr	r2, [pc, #140]	@ (800b0c0 <TIM_Base_SetConfig+0x1f0>)
 800b034:	4293      	cmp	r3, r2
 800b036:	d017      	beq.n	800b068 <TIM_Base_SetConfig+0x198>
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	4a22      	ldr	r2, [pc, #136]	@ (800b0c4 <TIM_Base_SetConfig+0x1f4>)
 800b03c:	4293      	cmp	r3, r2
 800b03e:	d013      	beq.n	800b068 <TIM_Base_SetConfig+0x198>
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	4a21      	ldr	r2, [pc, #132]	@ (800b0c8 <TIM_Base_SetConfig+0x1f8>)
 800b044:	4293      	cmp	r3, r2
 800b046:	d00f      	beq.n	800b068 <TIM_Base_SetConfig+0x198>
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	4a20      	ldr	r2, [pc, #128]	@ (800b0cc <TIM_Base_SetConfig+0x1fc>)
 800b04c:	4293      	cmp	r3, r2
 800b04e:	d00b      	beq.n	800b068 <TIM_Base_SetConfig+0x198>
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	4a1f      	ldr	r2, [pc, #124]	@ (800b0d0 <TIM_Base_SetConfig+0x200>)
 800b054:	4293      	cmp	r3, r2
 800b056:	d007      	beq.n	800b068 <TIM_Base_SetConfig+0x198>
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	4a1e      	ldr	r2, [pc, #120]	@ (800b0d4 <TIM_Base_SetConfig+0x204>)
 800b05c:	4293      	cmp	r3, r2
 800b05e:	d003      	beq.n	800b068 <TIM_Base_SetConfig+0x198>
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	4a1d      	ldr	r2, [pc, #116]	@ (800b0d8 <TIM_Base_SetConfig+0x208>)
 800b064:	4293      	cmp	r3, r2
 800b066:	d103      	bne.n	800b070 <TIM_Base_SetConfig+0x1a0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	691a      	ldr	r2, [r3, #16]
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2201      	movs	r2, #1
 800b074:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	691b      	ldr	r3, [r3, #16]
 800b07a:	f003 0301 	and.w	r3, r3, #1
 800b07e:	2b01      	cmp	r3, #1
 800b080:	d105      	bne.n	800b08e <TIM_Base_SetConfig+0x1be>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	691b      	ldr	r3, [r3, #16]
 800b086:	f023 0201 	bic.w	r2, r3, #1
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	611a      	str	r2, [r3, #16]
  }
}
 800b08e:	bf00      	nop
 800b090:	3714      	adds	r7, #20
 800b092:	46bd      	mov	sp, r7
 800b094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b098:	4770      	bx	lr
 800b09a:	bf00      	nop
 800b09c:	40012c00 	.word	0x40012c00
 800b0a0:	50012c00 	.word	0x50012c00
 800b0a4:	40000400 	.word	0x40000400
 800b0a8:	50000400 	.word	0x50000400
 800b0ac:	40000800 	.word	0x40000800
 800b0b0:	50000800 	.word	0x50000800
 800b0b4:	40000c00 	.word	0x40000c00
 800b0b8:	50000c00 	.word	0x50000c00
 800b0bc:	40013400 	.word	0x40013400
 800b0c0:	50013400 	.word	0x50013400
 800b0c4:	40014000 	.word	0x40014000
 800b0c8:	50014000 	.word	0x50014000
 800b0cc:	40014400 	.word	0x40014400
 800b0d0:	50014400 	.word	0x50014400
 800b0d4:	40014800 	.word	0x40014800
 800b0d8:	50014800 	.word	0x50014800

0800b0dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b0dc:	b480      	push	{r7}
 800b0de:	b087      	sub	sp, #28
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	60f8      	str	r0, [r7, #12]
 800b0e4:	60b9      	str	r1, [r7, #8]
 800b0e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	6a1b      	ldr	r3, [r3, #32]
 800b0ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	6a1b      	ldr	r3, [r3, #32]
 800b0f2:	f023 0201 	bic.w	r2, r3, #1
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	699b      	ldr	r3, [r3, #24]
 800b0fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b100:	693b      	ldr	r3, [r7, #16]
 800b102:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b106:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	011b      	lsls	r3, r3, #4
 800b10c:	693a      	ldr	r2, [r7, #16]
 800b10e:	4313      	orrs	r3, r2
 800b110:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b112:	697b      	ldr	r3, [r7, #20]
 800b114:	f023 030a 	bic.w	r3, r3, #10
 800b118:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b11a:	697a      	ldr	r2, [r7, #20]
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	4313      	orrs	r3, r2
 800b120:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	693a      	ldr	r2, [r7, #16]
 800b126:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	697a      	ldr	r2, [r7, #20]
 800b12c:	621a      	str	r2, [r3, #32]
}
 800b12e:	bf00      	nop
 800b130:	371c      	adds	r7, #28
 800b132:	46bd      	mov	sp, r7
 800b134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b138:	4770      	bx	lr

0800b13a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b13a:	b480      	push	{r7}
 800b13c:	b087      	sub	sp, #28
 800b13e:	af00      	add	r7, sp, #0
 800b140:	60f8      	str	r0, [r7, #12]
 800b142:	60b9      	str	r1, [r7, #8]
 800b144:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	6a1b      	ldr	r3, [r3, #32]
 800b14a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	6a1b      	ldr	r3, [r3, #32]
 800b150:	f023 0210 	bic.w	r2, r3, #16
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	699b      	ldr	r3, [r3, #24]
 800b15c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b15e:	693b      	ldr	r3, [r7, #16]
 800b160:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b164:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	031b      	lsls	r3, r3, #12
 800b16a:	693a      	ldr	r2, [r7, #16]
 800b16c:	4313      	orrs	r3, r2
 800b16e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b176:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b178:	68bb      	ldr	r3, [r7, #8]
 800b17a:	011b      	lsls	r3, r3, #4
 800b17c:	697a      	ldr	r2, [r7, #20]
 800b17e:	4313      	orrs	r3, r2
 800b180:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	693a      	ldr	r2, [r7, #16]
 800b186:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	697a      	ldr	r2, [r7, #20]
 800b18c:	621a      	str	r2, [r3, #32]
}
 800b18e:	bf00      	nop
 800b190:	371c      	adds	r7, #28
 800b192:	46bd      	mov	sp, r7
 800b194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b198:	4770      	bx	lr

0800b19a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b19a:	b480      	push	{r7}
 800b19c:	b085      	sub	sp, #20
 800b19e:	af00      	add	r7, sp, #0
 800b1a0:	6078      	str	r0, [r7, #4]
 800b1a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	689b      	ldr	r3, [r3, #8]
 800b1a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b1b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b1b6:	683a      	ldr	r2, [r7, #0]
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	4313      	orrs	r3, r2
 800b1bc:	f043 0307 	orr.w	r3, r3, #7
 800b1c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	68fa      	ldr	r2, [r7, #12]
 800b1c6:	609a      	str	r2, [r3, #8]
}
 800b1c8:	bf00      	nop
 800b1ca:	3714      	adds	r7, #20
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d2:	4770      	bx	lr

0800b1d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b1d4:	b480      	push	{r7}
 800b1d6:	b087      	sub	sp, #28
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	60f8      	str	r0, [r7, #12]
 800b1dc:	60b9      	str	r1, [r7, #8]
 800b1de:	607a      	str	r2, [r7, #4]
 800b1e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	689b      	ldr	r3, [r3, #8]
 800b1e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b1e8:	697b      	ldr	r3, [r7, #20]
 800b1ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b1ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b1f0:	683b      	ldr	r3, [r7, #0]
 800b1f2:	021a      	lsls	r2, r3, #8
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	431a      	orrs	r2, r3
 800b1f8:	68bb      	ldr	r3, [r7, #8]
 800b1fa:	4313      	orrs	r3, r2
 800b1fc:	697a      	ldr	r2, [r7, #20]
 800b1fe:	4313      	orrs	r3, r2
 800b200:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	697a      	ldr	r2, [r7, #20]
 800b206:	609a      	str	r2, [r3, #8]
}
 800b208:	bf00      	nop
 800b20a:	371c      	adds	r7, #28
 800b20c:	46bd      	mov	sp, r7
 800b20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b212:	4770      	bx	lr

0800b214 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b214:	b480      	push	{r7}
 800b216:	b085      	sub	sp, #20
 800b218:	af00      	add	r7, sp, #0
 800b21a:	6078      	str	r0, [r7, #4]
 800b21c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b224:	2b01      	cmp	r3, #1
 800b226:	d101      	bne.n	800b22c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b228:	2302      	movs	r3, #2
 800b22a:	e097      	b.n	800b35c <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	2201      	movs	r2, #1
 800b230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	2202      	movs	r2, #2
 800b238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	685b      	ldr	r3, [r3, #4]
 800b242:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	689b      	ldr	r3, [r3, #8]
 800b24a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	4a45      	ldr	r2, [pc, #276]	@ (800b368 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800b252:	4293      	cmp	r3, r2
 800b254:	d00e      	beq.n	800b274 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	4a44      	ldr	r2, [pc, #272]	@ (800b36c <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800b25c:	4293      	cmp	r3, r2
 800b25e:	d009      	beq.n	800b274 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	4a42      	ldr	r2, [pc, #264]	@ (800b370 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800b266:	4293      	cmp	r3, r2
 800b268:	d004      	beq.n	800b274 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	4a41      	ldr	r2, [pc, #260]	@ (800b374 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800b270:	4293      	cmp	r3, r2
 800b272:	d108      	bne.n	800b286 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b27a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b27c:	683b      	ldr	r3, [r7, #0]
 800b27e:	685b      	ldr	r3, [r3, #4]
 800b280:	68fa      	ldr	r2, [r7, #12]
 800b282:	4313      	orrs	r3, r2
 800b284:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b28c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b290:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	68fa      	ldr	r2, [r7, #12]
 800b298:	4313      	orrs	r3, r2
 800b29a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	68fa      	ldr	r2, [r7, #12]
 800b2a2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	4a2f      	ldr	r2, [pc, #188]	@ (800b368 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800b2aa:	4293      	cmp	r3, r2
 800b2ac:	d040      	beq.n	800b330 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	4a2e      	ldr	r2, [pc, #184]	@ (800b36c <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800b2b4:	4293      	cmp	r3, r2
 800b2b6:	d03b      	beq.n	800b330 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b2c0:	d036      	beq.n	800b330 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b2ca:	d031      	beq.n	800b330 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	4a29      	ldr	r2, [pc, #164]	@ (800b378 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800b2d2:	4293      	cmp	r3, r2
 800b2d4:	d02c      	beq.n	800b330 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	4a28      	ldr	r2, [pc, #160]	@ (800b37c <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b2dc:	4293      	cmp	r3, r2
 800b2de:	d027      	beq.n	800b330 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	4a26      	ldr	r2, [pc, #152]	@ (800b380 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b2e6:	4293      	cmp	r3, r2
 800b2e8:	d022      	beq.n	800b330 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	4a25      	ldr	r2, [pc, #148]	@ (800b384 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b2f0:	4293      	cmp	r3, r2
 800b2f2:	d01d      	beq.n	800b330 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	4a23      	ldr	r2, [pc, #140]	@ (800b388 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b2fa:	4293      	cmp	r3, r2
 800b2fc:	d018      	beq.n	800b330 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	4a22      	ldr	r2, [pc, #136]	@ (800b38c <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800b304:	4293      	cmp	r3, r2
 800b306:	d013      	beq.n	800b330 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	4a18      	ldr	r2, [pc, #96]	@ (800b370 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800b30e:	4293      	cmp	r3, r2
 800b310:	d00e      	beq.n	800b330 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	4a17      	ldr	r2, [pc, #92]	@ (800b374 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800b318:	4293      	cmp	r3, r2
 800b31a:	d009      	beq.n	800b330 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	4a1b      	ldr	r2, [pc, #108]	@ (800b390 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800b322:	4293      	cmp	r3, r2
 800b324:	d004      	beq.n	800b330 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	4a1a      	ldr	r2, [pc, #104]	@ (800b394 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800b32c:	4293      	cmp	r3, r2
 800b32e:	d10c      	bne.n	800b34a <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b330:	68bb      	ldr	r3, [r7, #8]
 800b332:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b336:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b338:	683b      	ldr	r3, [r7, #0]
 800b33a:	689b      	ldr	r3, [r3, #8]
 800b33c:	68ba      	ldr	r2, [r7, #8]
 800b33e:	4313      	orrs	r3, r2
 800b340:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	68ba      	ldr	r2, [r7, #8]
 800b348:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	2201      	movs	r2, #1
 800b34e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	2200      	movs	r2, #0
 800b356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b35a:	2300      	movs	r3, #0
}
 800b35c:	4618      	mov	r0, r3
 800b35e:	3714      	adds	r7, #20
 800b360:	46bd      	mov	sp, r7
 800b362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b366:	4770      	bx	lr
 800b368:	40012c00 	.word	0x40012c00
 800b36c:	50012c00 	.word	0x50012c00
 800b370:	40013400 	.word	0x40013400
 800b374:	50013400 	.word	0x50013400
 800b378:	40000400 	.word	0x40000400
 800b37c:	50000400 	.word	0x50000400
 800b380:	40000800 	.word	0x40000800
 800b384:	50000800 	.word	0x50000800
 800b388:	40000c00 	.word	0x40000c00
 800b38c:	50000c00 	.word	0x50000c00
 800b390:	40014000 	.word	0x40014000
 800b394:	50014000 	.word	0x50014000

0800b398 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b398:	b580      	push	{r7, lr}
 800b39a:	b082      	sub	sp, #8
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d101      	bne.n	800b3aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b3a6:	2301      	movs	r3, #1
 800b3a8:	e042      	b.n	800b430 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d106      	bne.n	800b3c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b3bc:	6878      	ldr	r0, [r7, #4]
 800b3be:	f000 f83b 	bl	800b438 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	2224      	movs	r2, #36	@ 0x24
 800b3c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	681a      	ldr	r2, [r3, #0]
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	f022 0201 	bic.w	r2, r2, #1
 800b3d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d002      	beq.n	800b3e8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b3e2:	6878      	ldr	r0, [r7, #4]
 800b3e4:	f000 fb36 	bl	800ba54 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b3e8:	6878      	ldr	r0, [r7, #4]
 800b3ea:	f000 f985 	bl	800b6f8 <UART_SetConfig>
 800b3ee:	4603      	mov	r3, r0
 800b3f0:	2b01      	cmp	r3, #1
 800b3f2:	d101      	bne.n	800b3f8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b3f4:	2301      	movs	r3, #1
 800b3f6:	e01b      	b.n	800b430 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	685a      	ldr	r2, [r3, #4]
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b406:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	689a      	ldr	r2, [r3, #8]
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b416:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	681a      	ldr	r2, [r3, #0]
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	f042 0201 	orr.w	r2, r2, #1
 800b426:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b428:	6878      	ldr	r0, [r7, #4]
 800b42a:	f000 fbb5 	bl	800bb98 <UART_CheckIdleState>
 800b42e:	4603      	mov	r3, r0
}
 800b430:	4618      	mov	r0, r3
 800b432:	3708      	adds	r7, #8
 800b434:	46bd      	mov	sp, r7
 800b436:	bd80      	pop	{r7, pc}

0800b438 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800b438:	b480      	push	{r7}
 800b43a:	b083      	sub	sp, #12
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800b440:	bf00      	nop
 800b442:	370c      	adds	r7, #12
 800b444:	46bd      	mov	sp, r7
 800b446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44a:	4770      	bx	lr

0800b44c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b08a      	sub	sp, #40	@ 0x28
 800b450:	af02      	add	r7, sp, #8
 800b452:	60f8      	str	r0, [r7, #12]
 800b454:	60b9      	str	r1, [r7, #8]
 800b456:	603b      	str	r3, [r7, #0]
 800b458:	4613      	mov	r3, r2
 800b45a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b462:	2b20      	cmp	r3, #32
 800b464:	d17b      	bne.n	800b55e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800b466:	68bb      	ldr	r3, [r7, #8]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d002      	beq.n	800b472 <HAL_UART_Transmit+0x26>
 800b46c:	88fb      	ldrh	r3, [r7, #6]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d101      	bne.n	800b476 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800b472:	2301      	movs	r3, #1
 800b474:	e074      	b.n	800b560 <HAL_UART_Transmit+0x114>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	2200      	movs	r2, #0
 800b47a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	2221      	movs	r2, #33	@ 0x21
 800b482:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b486:	f7f9 fe05 	bl	8005094 <HAL_GetTick>
 800b48a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	88fa      	ldrh	r2, [r7, #6]
 800b490:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	88fa      	ldrh	r2, [r7, #6]
 800b498:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	689b      	ldr	r3, [r3, #8]
 800b4a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4a4:	d108      	bne.n	800b4b8 <HAL_UART_Transmit+0x6c>
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	691b      	ldr	r3, [r3, #16]
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d104      	bne.n	800b4b8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b4b2:	68bb      	ldr	r3, [r7, #8]
 800b4b4:	61bb      	str	r3, [r7, #24]
 800b4b6:	e003      	b.n	800b4c0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800b4b8:	68bb      	ldr	r3, [r7, #8]
 800b4ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b4bc:	2300      	movs	r3, #0
 800b4be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b4c0:	e030      	b.n	800b524 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b4c2:	683b      	ldr	r3, [r7, #0]
 800b4c4:	9300      	str	r3, [sp, #0]
 800b4c6:	697b      	ldr	r3, [r7, #20]
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	2180      	movs	r1, #128	@ 0x80
 800b4cc:	68f8      	ldr	r0, [r7, #12]
 800b4ce:	f000 fc0d 	bl	800bcec <UART_WaitOnFlagUntilTimeout>
 800b4d2:	4603      	mov	r3, r0
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d005      	beq.n	800b4e4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	2220      	movs	r2, #32
 800b4dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800b4e0:	2303      	movs	r3, #3
 800b4e2:	e03d      	b.n	800b560 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800b4e4:	69fb      	ldr	r3, [r7, #28]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d10b      	bne.n	800b502 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b4ea:	69bb      	ldr	r3, [r7, #24]
 800b4ec:	881b      	ldrh	r3, [r3, #0]
 800b4ee:	461a      	mov	r2, r3
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b4f8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800b4fa:	69bb      	ldr	r3, [r7, #24]
 800b4fc:	3302      	adds	r3, #2
 800b4fe:	61bb      	str	r3, [r7, #24]
 800b500:	e007      	b.n	800b512 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b502:	69fb      	ldr	r3, [r7, #28]
 800b504:	781a      	ldrb	r2, [r3, #0]
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800b50c:	69fb      	ldr	r3, [r7, #28]
 800b50e:	3301      	adds	r3, #1
 800b510:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b518:	b29b      	uxth	r3, r3
 800b51a:	3b01      	subs	r3, #1
 800b51c:	b29a      	uxth	r2, r3
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b52a:	b29b      	uxth	r3, r3
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d1c8      	bne.n	800b4c2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b530:	683b      	ldr	r3, [r7, #0]
 800b532:	9300      	str	r3, [sp, #0]
 800b534:	697b      	ldr	r3, [r7, #20]
 800b536:	2200      	movs	r2, #0
 800b538:	2140      	movs	r1, #64	@ 0x40
 800b53a:	68f8      	ldr	r0, [r7, #12]
 800b53c:	f000 fbd6 	bl	800bcec <UART_WaitOnFlagUntilTimeout>
 800b540:	4603      	mov	r3, r0
 800b542:	2b00      	cmp	r3, #0
 800b544:	d005      	beq.n	800b552 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	2220      	movs	r2, #32
 800b54a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800b54e:	2303      	movs	r3, #3
 800b550:	e006      	b.n	800b560 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	2220      	movs	r2, #32
 800b556:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800b55a:	2300      	movs	r3, #0
 800b55c:	e000      	b.n	800b560 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800b55e:	2302      	movs	r3, #2
  }
}
 800b560:	4618      	mov	r0, r3
 800b562:	3720      	adds	r7, #32
 800b564:	46bd      	mov	sp, r7
 800b566:	bd80      	pop	{r7, pc}

0800b568 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b568:	b580      	push	{r7, lr}
 800b56a:	b08a      	sub	sp, #40	@ 0x28
 800b56c:	af02      	add	r7, sp, #8
 800b56e:	60f8      	str	r0, [r7, #12]
 800b570:	60b9      	str	r1, [r7, #8]
 800b572:	603b      	str	r3, [r7, #0]
 800b574:	4613      	mov	r3, r2
 800b576:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b57e:	2b20      	cmp	r3, #32
 800b580:	f040 80b5 	bne.w	800b6ee <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800b584:	68bb      	ldr	r3, [r7, #8]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d002      	beq.n	800b590 <HAL_UART_Receive+0x28>
 800b58a:	88fb      	ldrh	r3, [r7, #6]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d101      	bne.n	800b594 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800b590:	2301      	movs	r3, #1
 800b592:	e0ad      	b.n	800b6f0 <HAL_UART_Receive+0x188>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	2200      	movs	r2, #0
 800b598:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	2222      	movs	r2, #34	@ 0x22
 800b5a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b5aa:	f7f9 fd73 	bl	8005094 <HAL_GetTick>
 800b5ae:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	88fa      	ldrh	r2, [r7, #6]
 800b5b4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	88fa      	ldrh	r2, [r7, #6]
 800b5bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	689b      	ldr	r3, [r3, #8]
 800b5c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b5c8:	d10e      	bne.n	800b5e8 <HAL_UART_Receive+0x80>
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	691b      	ldr	r3, [r3, #16]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d105      	bne.n	800b5de <HAL_UART_Receive+0x76>
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b5d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b5dc:	e02d      	b.n	800b63a <HAL_UART_Receive+0xd2>
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	22ff      	movs	r2, #255	@ 0xff
 800b5e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b5e6:	e028      	b.n	800b63a <HAL_UART_Receive+0xd2>
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	689b      	ldr	r3, [r3, #8]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d10d      	bne.n	800b60c <HAL_UART_Receive+0xa4>
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	691b      	ldr	r3, [r3, #16]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d104      	bne.n	800b602 <HAL_UART_Receive+0x9a>
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	22ff      	movs	r2, #255	@ 0xff
 800b5fc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b600:	e01b      	b.n	800b63a <HAL_UART_Receive+0xd2>
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	227f      	movs	r2, #127	@ 0x7f
 800b606:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b60a:	e016      	b.n	800b63a <HAL_UART_Receive+0xd2>
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	689b      	ldr	r3, [r3, #8]
 800b610:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b614:	d10d      	bne.n	800b632 <HAL_UART_Receive+0xca>
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	691b      	ldr	r3, [r3, #16]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d104      	bne.n	800b628 <HAL_UART_Receive+0xc0>
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	227f      	movs	r2, #127	@ 0x7f
 800b622:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b626:	e008      	b.n	800b63a <HAL_UART_Receive+0xd2>
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	223f      	movs	r2, #63	@ 0x3f
 800b62c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b630:	e003      	b.n	800b63a <HAL_UART_Receive+0xd2>
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	2200      	movs	r2, #0
 800b636:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b640:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	689b      	ldr	r3, [r3, #8]
 800b646:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b64a:	d108      	bne.n	800b65e <HAL_UART_Receive+0xf6>
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	691b      	ldr	r3, [r3, #16]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d104      	bne.n	800b65e <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800b654:	2300      	movs	r3, #0
 800b656:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800b658:	68bb      	ldr	r3, [r7, #8]
 800b65a:	61bb      	str	r3, [r7, #24]
 800b65c:	e003      	b.n	800b666 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800b65e:	68bb      	ldr	r3, [r7, #8]
 800b660:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b662:	2300      	movs	r3, #0
 800b664:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800b666:	e036      	b.n	800b6d6 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800b668:	683b      	ldr	r3, [r7, #0]
 800b66a:	9300      	str	r3, [sp, #0]
 800b66c:	697b      	ldr	r3, [r7, #20]
 800b66e:	2200      	movs	r2, #0
 800b670:	2120      	movs	r1, #32
 800b672:	68f8      	ldr	r0, [r7, #12]
 800b674:	f000 fb3a 	bl	800bcec <UART_WaitOnFlagUntilTimeout>
 800b678:	4603      	mov	r3, r0
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d005      	beq.n	800b68a <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	2220      	movs	r2, #32
 800b682:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800b686:	2303      	movs	r3, #3
 800b688:	e032      	b.n	800b6f0 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800b68a:	69fb      	ldr	r3, [r7, #28]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d10c      	bne.n	800b6aa <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b696:	b29a      	uxth	r2, r3
 800b698:	8a7b      	ldrh	r3, [r7, #18]
 800b69a:	4013      	ands	r3, r2
 800b69c:	b29a      	uxth	r2, r3
 800b69e:	69bb      	ldr	r3, [r7, #24]
 800b6a0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800b6a2:	69bb      	ldr	r3, [r7, #24]
 800b6a4:	3302      	adds	r3, #2
 800b6a6:	61bb      	str	r3, [r7, #24]
 800b6a8:	e00c      	b.n	800b6c4 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6b0:	b2da      	uxtb	r2, r3
 800b6b2:	8a7b      	ldrh	r3, [r7, #18]
 800b6b4:	b2db      	uxtb	r3, r3
 800b6b6:	4013      	ands	r3, r2
 800b6b8:	b2da      	uxtb	r2, r3
 800b6ba:	69fb      	ldr	r3, [r7, #28]
 800b6bc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800b6be:	69fb      	ldr	r3, [r7, #28]
 800b6c0:	3301      	adds	r3, #1
 800b6c2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b6ca:	b29b      	uxth	r3, r3
 800b6cc:	3b01      	subs	r3, #1
 800b6ce:	b29a      	uxth	r2, r3
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b6dc:	b29b      	uxth	r3, r3
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d1c2      	bne.n	800b668 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	2220      	movs	r2, #32
 800b6e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	e000      	b.n	800b6f0 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800b6ee:	2302      	movs	r3, #2
  }
}
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	3720      	adds	r7, #32
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bd80      	pop	{r7, pc}

0800b6f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b6f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b6fc:	b094      	sub	sp, #80	@ 0x50
 800b6fe:	af00      	add	r7, sp, #0
 800b700:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b702:	2300      	movs	r3, #0
 800b704:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800b708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b70a:	681a      	ldr	r2, [r3, #0]
 800b70c:	4b83      	ldr	r3, [pc, #524]	@ (800b91c <UART_SetConfig+0x224>)
 800b70e:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b712:	689a      	ldr	r2, [r3, #8]
 800b714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b716:	691b      	ldr	r3, [r3, #16]
 800b718:	431a      	orrs	r2, r3
 800b71a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b71c:	695b      	ldr	r3, [r3, #20]
 800b71e:	431a      	orrs	r2, r3
 800b720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b722:	69db      	ldr	r3, [r3, #28]
 800b724:	4313      	orrs	r3, r2
 800b726:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	497c      	ldr	r1, [pc, #496]	@ (800b920 <UART_SetConfig+0x228>)
 800b730:	4019      	ands	r1, r3
 800b732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b734:	681a      	ldr	r2, [r3, #0]
 800b736:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b738:	430b      	orrs	r3, r1
 800b73a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b73c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	685b      	ldr	r3, [r3, #4]
 800b742:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b748:	68d9      	ldr	r1, [r3, #12]
 800b74a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b74c:	681a      	ldr	r2, [r3, #0]
 800b74e:	ea40 0301 	orr.w	r3, r0, r1
 800b752:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b756:	699b      	ldr	r3, [r3, #24]
 800b758:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b75a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b75c:	681a      	ldr	r2, [r3, #0]
 800b75e:	4b6f      	ldr	r3, [pc, #444]	@ (800b91c <UART_SetConfig+0x224>)
 800b760:	429a      	cmp	r2, r3
 800b762:	d009      	beq.n	800b778 <UART_SetConfig+0x80>
 800b764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b766:	681a      	ldr	r2, [r3, #0]
 800b768:	4b6e      	ldr	r3, [pc, #440]	@ (800b924 <UART_SetConfig+0x22c>)
 800b76a:	429a      	cmp	r2, r3
 800b76c:	d004      	beq.n	800b778 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b76e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b770:	6a1a      	ldr	r2, [r3, #32]
 800b772:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b774:	4313      	orrs	r3, r2
 800b776:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	689b      	ldr	r3, [r3, #8]
 800b77e:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800b782:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800b786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b788:	681a      	ldr	r2, [r3, #0]
 800b78a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b78c:	430b      	orrs	r3, r1
 800b78e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b796:	f023 000f 	bic.w	r0, r3, #15
 800b79a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b79c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800b79e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7a0:	681a      	ldr	r2, [r3, #0]
 800b7a2:	ea40 0301 	orr.w	r3, r0, r1
 800b7a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b7a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7aa:	681a      	ldr	r2, [r3, #0]
 800b7ac:	4b5e      	ldr	r3, [pc, #376]	@ (800b928 <UART_SetConfig+0x230>)
 800b7ae:	429a      	cmp	r2, r3
 800b7b0:	d102      	bne.n	800b7b8 <UART_SetConfig+0xc0>
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b7b6:	e032      	b.n	800b81e <UART_SetConfig+0x126>
 800b7b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7ba:	681a      	ldr	r2, [r3, #0]
 800b7bc:	4b5b      	ldr	r3, [pc, #364]	@ (800b92c <UART_SetConfig+0x234>)
 800b7be:	429a      	cmp	r2, r3
 800b7c0:	d102      	bne.n	800b7c8 <UART_SetConfig+0xd0>
 800b7c2:	2302      	movs	r3, #2
 800b7c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b7c6:	e02a      	b.n	800b81e <UART_SetConfig+0x126>
 800b7c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7ca:	681a      	ldr	r2, [r3, #0]
 800b7cc:	4b58      	ldr	r3, [pc, #352]	@ (800b930 <UART_SetConfig+0x238>)
 800b7ce:	429a      	cmp	r2, r3
 800b7d0:	d102      	bne.n	800b7d8 <UART_SetConfig+0xe0>
 800b7d2:	2304      	movs	r3, #4
 800b7d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b7d6:	e022      	b.n	800b81e <UART_SetConfig+0x126>
 800b7d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7da:	681a      	ldr	r2, [r3, #0]
 800b7dc:	4b55      	ldr	r3, [pc, #340]	@ (800b934 <UART_SetConfig+0x23c>)
 800b7de:	429a      	cmp	r2, r3
 800b7e0:	d102      	bne.n	800b7e8 <UART_SetConfig+0xf0>
 800b7e2:	2308      	movs	r3, #8
 800b7e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b7e6:	e01a      	b.n	800b81e <UART_SetConfig+0x126>
 800b7e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7ea:	681a      	ldr	r2, [r3, #0]
 800b7ec:	4b52      	ldr	r3, [pc, #328]	@ (800b938 <UART_SetConfig+0x240>)
 800b7ee:	429a      	cmp	r2, r3
 800b7f0:	d102      	bne.n	800b7f8 <UART_SetConfig+0x100>
 800b7f2:	2310      	movs	r3, #16
 800b7f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b7f6:	e012      	b.n	800b81e <UART_SetConfig+0x126>
 800b7f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7fa:	681a      	ldr	r2, [r3, #0]
 800b7fc:	4b4f      	ldr	r3, [pc, #316]	@ (800b93c <UART_SetConfig+0x244>)
 800b7fe:	429a      	cmp	r2, r3
 800b800:	d103      	bne.n	800b80a <UART_SetConfig+0x112>
 800b802:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800b806:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b808:	e009      	b.n	800b81e <UART_SetConfig+0x126>
 800b80a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b80c:	681a      	ldr	r2, [r3, #0]
 800b80e:	4b43      	ldr	r3, [pc, #268]	@ (800b91c <UART_SetConfig+0x224>)
 800b810:	429a      	cmp	r2, r3
 800b812:	d102      	bne.n	800b81a <UART_SetConfig+0x122>
 800b814:	2320      	movs	r3, #32
 800b816:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b818:	e001      	b.n	800b81e <UART_SetConfig+0x126>
 800b81a:	2300      	movs	r3, #0
 800b81c:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b81e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b820:	681a      	ldr	r2, [r3, #0]
 800b822:	4b3e      	ldr	r3, [pc, #248]	@ (800b91c <UART_SetConfig+0x224>)
 800b824:	429a      	cmp	r2, r3
 800b826:	d005      	beq.n	800b834 <UART_SetConfig+0x13c>
 800b828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b82a:	681a      	ldr	r2, [r3, #0]
 800b82c:	4b3d      	ldr	r3, [pc, #244]	@ (800b924 <UART_SetConfig+0x22c>)
 800b82e:	429a      	cmp	r2, r3
 800b830:	f040 8088 	bne.w	800b944 <UART_SetConfig+0x24c>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b834:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b836:	2200      	movs	r2, #0
 800b838:	623b      	str	r3, [r7, #32]
 800b83a:	627a      	str	r2, [r7, #36]	@ 0x24
 800b83c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b840:	f7fc ff5a 	bl	80086f8 <HAL_RCCEx_GetPeriphCLKFreq>
 800b844:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800b846:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b848:	2b00      	cmp	r3, #0
 800b84a:	f000 80eb 	beq.w	800ba24 <UART_SetConfig+0x32c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b84e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b852:	4a3b      	ldr	r2, [pc, #236]	@ (800b940 <UART_SetConfig+0x248>)
 800b854:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b858:	461a      	mov	r2, r3
 800b85a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b85c:	fbb3 f3f2 	udiv	r3, r3, r2
 800b860:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b864:	685a      	ldr	r2, [r3, #4]
 800b866:	4613      	mov	r3, r2
 800b868:	005b      	lsls	r3, r3, #1
 800b86a:	4413      	add	r3, r2
 800b86c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b86e:	429a      	cmp	r2, r3
 800b870:	d305      	bcc.n	800b87e <UART_SetConfig+0x186>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b874:	685b      	ldr	r3, [r3, #4]
 800b876:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b878:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b87a:	429a      	cmp	r2, r3
 800b87c:	d903      	bls.n	800b886 <UART_SetConfig+0x18e>
      {
        ret = HAL_ERROR;
 800b87e:	2301      	movs	r3, #1
 800b880:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b884:	e048      	b.n	800b918 <UART_SetConfig+0x220>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b886:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b888:	2200      	movs	r2, #0
 800b88a:	61bb      	str	r3, [r7, #24]
 800b88c:	61fa      	str	r2, [r7, #28]
 800b88e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b892:	4a2b      	ldr	r2, [pc, #172]	@ (800b940 <UART_SetConfig+0x248>)
 800b894:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b898:	b29b      	uxth	r3, r3
 800b89a:	2200      	movs	r2, #0
 800b89c:	613b      	str	r3, [r7, #16]
 800b89e:	617a      	str	r2, [r7, #20]
 800b8a0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b8a4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b8a8:	f7f5 f9fe 	bl	8000ca8 <__aeabi_uldivmod>
 800b8ac:	4602      	mov	r2, r0
 800b8ae:	460b      	mov	r3, r1
 800b8b0:	4610      	mov	r0, r2
 800b8b2:	4619      	mov	r1, r3
 800b8b4:	f04f 0200 	mov.w	r2, #0
 800b8b8:	f04f 0300 	mov.w	r3, #0
 800b8bc:	020b      	lsls	r3, r1, #8
 800b8be:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b8c2:	0202      	lsls	r2, r0, #8
 800b8c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b8c6:	6849      	ldr	r1, [r1, #4]
 800b8c8:	0849      	lsrs	r1, r1, #1
 800b8ca:	2000      	movs	r0, #0
 800b8cc:	460c      	mov	r4, r1
 800b8ce:	4605      	mov	r5, r0
 800b8d0:	eb12 0804 	adds.w	r8, r2, r4
 800b8d4:	eb43 0905 	adc.w	r9, r3, r5
 800b8d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8da:	685b      	ldr	r3, [r3, #4]
 800b8dc:	2200      	movs	r2, #0
 800b8de:	60bb      	str	r3, [r7, #8]
 800b8e0:	60fa      	str	r2, [r7, #12]
 800b8e2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b8e6:	4640      	mov	r0, r8
 800b8e8:	4649      	mov	r1, r9
 800b8ea:	f7f5 f9dd 	bl	8000ca8 <__aeabi_uldivmod>
 800b8ee:	4602      	mov	r2, r0
 800b8f0:	460b      	mov	r3, r1
 800b8f2:	4613      	mov	r3, r2
 800b8f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b8f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b8fc:	d308      	bcc.n	800b910 <UART_SetConfig+0x218>
 800b8fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b900:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b904:	d204      	bcs.n	800b910 <UART_SetConfig+0x218>
        {
          huart->Instance->BRR = usartdiv;
 800b906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b90c:	60da      	str	r2, [r3, #12]
 800b90e:	e003      	b.n	800b918 <UART_SetConfig+0x220>
        }
        else
        {
          ret = HAL_ERROR;
 800b910:	2301      	movs	r3, #1
 800b912:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800b916:	e085      	b.n	800ba24 <UART_SetConfig+0x32c>
 800b918:	e084      	b.n	800ba24 <UART_SetConfig+0x32c>
 800b91a:	bf00      	nop
 800b91c:	46002400 	.word	0x46002400
 800b920:	cfff69f3 	.word	0xcfff69f3
 800b924:	56002400 	.word	0x56002400
 800b928:	40013800 	.word	0x40013800
 800b92c:	40004400 	.word	0x40004400
 800b930:	40004800 	.word	0x40004800
 800b934:	40004c00 	.word	0x40004c00
 800b938:	40005000 	.word	0x40005000
 800b93c:	40006400 	.word	0x40006400
 800b940:	08010a84 	.word	0x08010a84
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b946:	69db      	ldr	r3, [r3, #28]
 800b948:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b94c:	d13c      	bne.n	800b9c8 <UART_SetConfig+0x2d0>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b94e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b950:	2200      	movs	r2, #0
 800b952:	603b      	str	r3, [r7, #0]
 800b954:	607a      	str	r2, [r7, #4]
 800b956:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b95a:	f7fc fecd 	bl	80086f8 <HAL_RCCEx_GetPeriphCLKFreq>
 800b95e:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b960:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b962:	2b00      	cmp	r3, #0
 800b964:	d05e      	beq.n	800ba24 <UART_SetConfig+0x32c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b96a:	4a39      	ldr	r2, [pc, #228]	@ (800ba50 <UART_SetConfig+0x358>)
 800b96c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b970:	461a      	mov	r2, r3
 800b972:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b974:	fbb3 f3f2 	udiv	r3, r3, r2
 800b978:	005a      	lsls	r2, r3, #1
 800b97a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b97c:	685b      	ldr	r3, [r3, #4]
 800b97e:	085b      	lsrs	r3, r3, #1
 800b980:	441a      	add	r2, r3
 800b982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b984:	685b      	ldr	r3, [r3, #4]
 800b986:	fbb2 f3f3 	udiv	r3, r2, r3
 800b98a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b98c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b98e:	2b0f      	cmp	r3, #15
 800b990:	d916      	bls.n	800b9c0 <UART_SetConfig+0x2c8>
 800b992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b994:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b998:	d212      	bcs.n	800b9c0 <UART_SetConfig+0x2c8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b99a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b99c:	b29b      	uxth	r3, r3
 800b99e:	f023 030f 	bic.w	r3, r3, #15
 800b9a2:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b9a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9a6:	085b      	lsrs	r3, r3, #1
 800b9a8:	b29b      	uxth	r3, r3
 800b9aa:	f003 0307 	and.w	r3, r3, #7
 800b9ae:	b29a      	uxth	r2, r3
 800b9b0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b9b2:	4313      	orrs	r3, r2
 800b9b4:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800b9b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800b9bc:	60da      	str	r2, [r3, #12]
 800b9be:	e031      	b.n	800ba24 <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 800b9c0:	2301      	movs	r3, #1
 800b9c2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b9c6:	e02d      	b.n	800ba24 <UART_SetConfig+0x32c>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b9c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	469a      	mov	sl, r3
 800b9ce:	4693      	mov	fp, r2
 800b9d0:	4650      	mov	r0, sl
 800b9d2:	4659      	mov	r1, fp
 800b9d4:	f7fc fe90 	bl	80086f8 <HAL_RCCEx_GetPeriphCLKFreq>
 800b9d8:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800b9da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d021      	beq.n	800ba24 <UART_SetConfig+0x32c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b9e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9e4:	4a1a      	ldr	r2, [pc, #104]	@ (800ba50 <UART_SetConfig+0x358>)
 800b9e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b9ea:	461a      	mov	r2, r3
 800b9ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9ee:	fbb3 f2f2 	udiv	r2, r3, r2
 800b9f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9f4:	685b      	ldr	r3, [r3, #4]
 800b9f6:	085b      	lsrs	r3, r3, #1
 800b9f8:	441a      	add	r2, r3
 800b9fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9fc:	685b      	ldr	r3, [r3, #4]
 800b9fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba02:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ba04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba06:	2b0f      	cmp	r3, #15
 800ba08:	d909      	bls.n	800ba1e <UART_SetConfig+0x326>
 800ba0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ba10:	d205      	bcs.n	800ba1e <UART_SetConfig+0x326>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ba12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba14:	b29a      	uxth	r2, r3
 800ba16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	60da      	str	r2, [r3, #12]
 800ba1c:	e002      	b.n	800ba24 <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 800ba1e:	2301      	movs	r3, #1
 800ba20:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ba24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba26:	2201      	movs	r2, #1
 800ba28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ba2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba2e:	2201      	movs	r2, #1
 800ba30:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ba34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba36:	2200      	movs	r2, #0
 800ba38:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ba3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ba40:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800ba44:	4618      	mov	r0, r3
 800ba46:	3750      	adds	r7, #80	@ 0x50
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ba4e:	bf00      	nop
 800ba50:	08010a84 	.word	0x08010a84

0800ba54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ba54:	b480      	push	{r7}
 800ba56:	b083      	sub	sp, #12
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba60:	f003 0308 	and.w	r3, r3, #8
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d00a      	beq.n	800ba7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	685b      	ldr	r3, [r3, #4]
 800ba6e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	430a      	orrs	r2, r1
 800ba7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba82:	f003 0301 	and.w	r3, r3, #1
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d00a      	beq.n	800baa0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	685b      	ldr	r3, [r3, #4]
 800ba90:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	430a      	orrs	r2, r1
 800ba9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800baa4:	f003 0302 	and.w	r3, r3, #2
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d00a      	beq.n	800bac2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	685b      	ldr	r3, [r3, #4]
 800bab2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	430a      	orrs	r2, r1
 800bac0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bac6:	f003 0304 	and.w	r3, r3, #4
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d00a      	beq.n	800bae4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	685b      	ldr	r3, [r3, #4]
 800bad4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	430a      	orrs	r2, r1
 800bae2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bae8:	f003 0310 	and.w	r3, r3, #16
 800baec:	2b00      	cmp	r3, #0
 800baee:	d00a      	beq.n	800bb06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	689b      	ldr	r3, [r3, #8]
 800baf6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	430a      	orrs	r2, r1
 800bb04:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb0a:	f003 0320 	and.w	r3, r3, #32
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d00a      	beq.n	800bb28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	689b      	ldr	r3, [r3, #8]
 800bb18:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	430a      	orrs	r2, r1
 800bb26:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d01a      	beq.n	800bb6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	685b      	ldr	r3, [r3, #4]
 800bb3a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	430a      	orrs	r2, r1
 800bb48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bb52:	d10a      	bne.n	800bb6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	685b      	ldr	r3, [r3, #4]
 800bb5a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	430a      	orrs	r2, r1
 800bb68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d00a      	beq.n	800bb8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	685b      	ldr	r3, [r3, #4]
 800bb7c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	430a      	orrs	r2, r1
 800bb8a:	605a      	str	r2, [r3, #4]
  }
}
 800bb8c:	bf00      	nop
 800bb8e:	370c      	adds	r7, #12
 800bb90:	46bd      	mov	sp, r7
 800bb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb96:	4770      	bx	lr

0800bb98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bb98:	b580      	push	{r7, lr}
 800bb9a:	b098      	sub	sp, #96	@ 0x60
 800bb9c:	af02      	add	r7, sp, #8
 800bb9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	2200      	movs	r2, #0
 800bba4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bba8:	f7f9 fa74 	bl	8005094 <HAL_GetTick>
 800bbac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	f003 0308 	and.w	r3, r3, #8
 800bbb8:	2b08      	cmp	r3, #8
 800bbba:	d12f      	bne.n	800bc1c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bbbc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bbc0:	9300      	str	r3, [sp, #0]
 800bbc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bbca:	6878      	ldr	r0, [r7, #4]
 800bbcc:	f000 f88e 	bl	800bcec <UART_WaitOnFlagUntilTimeout>
 800bbd0:	4603      	mov	r3, r0
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d022      	beq.n	800bc1c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbde:	e853 3f00 	ldrex	r3, [r3]
 800bbe2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bbe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbe6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bbea:	653b      	str	r3, [r7, #80]	@ 0x50
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	461a      	mov	r2, r3
 800bbf2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bbf4:	647b      	str	r3, [r7, #68]	@ 0x44
 800bbf6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbf8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bbfa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bbfc:	e841 2300 	strex	r3, r2, [r1]
 800bc00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bc02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d1e6      	bne.n	800bbd6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	2220      	movs	r2, #32
 800bc0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	2200      	movs	r2, #0
 800bc14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bc18:	2303      	movs	r3, #3
 800bc1a:	e063      	b.n	800bce4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	f003 0304 	and.w	r3, r3, #4
 800bc26:	2b04      	cmp	r3, #4
 800bc28:	d149      	bne.n	800bcbe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bc2a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bc2e:	9300      	str	r3, [sp, #0]
 800bc30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc32:	2200      	movs	r2, #0
 800bc34:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800bc38:	6878      	ldr	r0, [r7, #4]
 800bc3a:	f000 f857 	bl	800bcec <UART_WaitOnFlagUntilTimeout>
 800bc3e:	4603      	mov	r3, r0
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d03c      	beq.n	800bcbe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc4c:	e853 3f00 	ldrex	r3, [r3]
 800bc50:	623b      	str	r3, [r7, #32]
   return(result);
 800bc52:	6a3b      	ldr	r3, [r7, #32]
 800bc54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bc58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	461a      	mov	r2, r3
 800bc60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bc62:	633b      	str	r3, [r7, #48]	@ 0x30
 800bc64:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bc68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc6a:	e841 2300 	strex	r3, r2, [r1]
 800bc6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bc70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d1e6      	bne.n	800bc44 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	3308      	adds	r3, #8
 800bc7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc7e:	693b      	ldr	r3, [r7, #16]
 800bc80:	e853 3f00 	ldrex	r3, [r3]
 800bc84:	60fb      	str	r3, [r7, #12]
   return(result);
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	f023 0301 	bic.w	r3, r3, #1
 800bc8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	3308      	adds	r3, #8
 800bc94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bc96:	61fa      	str	r2, [r7, #28]
 800bc98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc9a:	69b9      	ldr	r1, [r7, #24]
 800bc9c:	69fa      	ldr	r2, [r7, #28]
 800bc9e:	e841 2300 	strex	r3, r2, [r1]
 800bca2:	617b      	str	r3, [r7, #20]
   return(result);
 800bca4:	697b      	ldr	r3, [r7, #20]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d1e5      	bne.n	800bc76 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	2220      	movs	r2, #32
 800bcae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bcba:	2303      	movs	r3, #3
 800bcbc:	e012      	b.n	800bce4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	2220      	movs	r2, #32
 800bcc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	2220      	movs	r2, #32
 800bcca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	2200      	movs	r2, #0
 800bcd2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	2200      	movs	r2, #0
 800bcde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bce2:	2300      	movs	r3, #0
}
 800bce4:	4618      	mov	r0, r3
 800bce6:	3758      	adds	r7, #88	@ 0x58
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}

0800bcec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b084      	sub	sp, #16
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	60f8      	str	r0, [r7, #12]
 800bcf4:	60b9      	str	r1, [r7, #8]
 800bcf6:	603b      	str	r3, [r7, #0]
 800bcf8:	4613      	mov	r3, r2
 800bcfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bcfc:	e04f      	b.n	800bd9e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bcfe:	69bb      	ldr	r3, [r7, #24]
 800bd00:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd04:	d04b      	beq.n	800bd9e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bd06:	f7f9 f9c5 	bl	8005094 <HAL_GetTick>
 800bd0a:	4602      	mov	r2, r0
 800bd0c:	683b      	ldr	r3, [r7, #0]
 800bd0e:	1ad3      	subs	r3, r2, r3
 800bd10:	69ba      	ldr	r2, [r7, #24]
 800bd12:	429a      	cmp	r2, r3
 800bd14:	d302      	bcc.n	800bd1c <UART_WaitOnFlagUntilTimeout+0x30>
 800bd16:	69bb      	ldr	r3, [r7, #24]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d101      	bne.n	800bd20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800bd1c:	2303      	movs	r3, #3
 800bd1e:	e04e      	b.n	800bdbe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	f003 0304 	and.w	r3, r3, #4
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d037      	beq.n	800bd9e <UART_WaitOnFlagUntilTimeout+0xb2>
 800bd2e:	68bb      	ldr	r3, [r7, #8]
 800bd30:	2b80      	cmp	r3, #128	@ 0x80
 800bd32:	d034      	beq.n	800bd9e <UART_WaitOnFlagUntilTimeout+0xb2>
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	2b40      	cmp	r3, #64	@ 0x40
 800bd38:	d031      	beq.n	800bd9e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	69db      	ldr	r3, [r3, #28]
 800bd40:	f003 0308 	and.w	r3, r3, #8
 800bd44:	2b08      	cmp	r3, #8
 800bd46:	d110      	bne.n	800bd6a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	2208      	movs	r2, #8
 800bd4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bd50:	68f8      	ldr	r0, [r7, #12]
 800bd52:	f000 f838 	bl	800bdc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	2208      	movs	r2, #8
 800bd5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	2200      	movs	r2, #0
 800bd62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800bd66:	2301      	movs	r3, #1
 800bd68:	e029      	b.n	800bdbe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	69db      	ldr	r3, [r3, #28]
 800bd70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bd74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bd78:	d111      	bne.n	800bd9e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bd82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bd84:	68f8      	ldr	r0, [r7, #12]
 800bd86:	f000 f81e 	bl	800bdc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	2220      	movs	r2, #32
 800bd8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	2200      	movs	r2, #0
 800bd96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bd9a:	2303      	movs	r3, #3
 800bd9c:	e00f      	b.n	800bdbe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	69da      	ldr	r2, [r3, #28]
 800bda4:	68bb      	ldr	r3, [r7, #8]
 800bda6:	4013      	ands	r3, r2
 800bda8:	68ba      	ldr	r2, [r7, #8]
 800bdaa:	429a      	cmp	r2, r3
 800bdac:	bf0c      	ite	eq
 800bdae:	2301      	moveq	r3, #1
 800bdb0:	2300      	movne	r3, #0
 800bdb2:	b2db      	uxtb	r3, r3
 800bdb4:	461a      	mov	r2, r3
 800bdb6:	79fb      	ldrb	r3, [r7, #7]
 800bdb8:	429a      	cmp	r2, r3
 800bdba:	d0a0      	beq.n	800bcfe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bdbc:	2300      	movs	r3, #0
}
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	3710      	adds	r7, #16
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	bd80      	pop	{r7, pc}

0800bdc6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bdc6:	b480      	push	{r7}
 800bdc8:	b095      	sub	sp, #84	@ 0x54
 800bdca:	af00      	add	r7, sp, #0
 800bdcc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdd6:	e853 3f00 	ldrex	r3, [r3]
 800bdda:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdde:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bde2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	461a      	mov	r2, r3
 800bdea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bdec:	643b      	str	r3, [r7, #64]	@ 0x40
 800bdee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdf0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bdf2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bdf4:	e841 2300 	strex	r3, r2, [r1]
 800bdf8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bdfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d1e6      	bne.n	800bdce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	3308      	adds	r3, #8
 800be06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be08:	6a3b      	ldr	r3, [r7, #32]
 800be0a:	e853 3f00 	ldrex	r3, [r3]
 800be0e:	61fb      	str	r3, [r7, #28]
   return(result);
 800be10:	69fb      	ldr	r3, [r7, #28]
 800be12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800be16:	f023 0301 	bic.w	r3, r3, #1
 800be1a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	3308      	adds	r3, #8
 800be22:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800be24:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800be26:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800be2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be2c:	e841 2300 	strex	r3, r2, [r1]
 800be30:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800be32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be34:	2b00      	cmp	r3, #0
 800be36:	d1e3      	bne.n	800be00 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800be3c:	2b01      	cmp	r3, #1
 800be3e:	d118      	bne.n	800be72 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	e853 3f00 	ldrex	r3, [r3]
 800be4c:	60bb      	str	r3, [r7, #8]
   return(result);
 800be4e:	68bb      	ldr	r3, [r7, #8]
 800be50:	f023 0310 	bic.w	r3, r3, #16
 800be54:	647b      	str	r3, [r7, #68]	@ 0x44
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	461a      	mov	r2, r3
 800be5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be5e:	61bb      	str	r3, [r7, #24]
 800be60:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be62:	6979      	ldr	r1, [r7, #20]
 800be64:	69ba      	ldr	r2, [r7, #24]
 800be66:	e841 2300 	strex	r3, r2, [r1]
 800be6a:	613b      	str	r3, [r7, #16]
   return(result);
 800be6c:	693b      	ldr	r3, [r7, #16]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d1e6      	bne.n	800be40 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	2220      	movs	r2, #32
 800be76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	2200      	movs	r2, #0
 800be7e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2200      	movs	r2, #0
 800be84:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800be86:	bf00      	nop
 800be88:	3754      	adds	r7, #84	@ 0x54
 800be8a:	46bd      	mov	sp, r7
 800be8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be90:	4770      	bx	lr

0800be92 <_ZdlPvj>:
 800be92:	f000 b800 	b.w	800be96 <_ZdlPv>

0800be96 <_ZdlPv>:
 800be96:	f000 b809 	b.w	800beac <free>
	...

0800be9c <malloc>:
 800be9c:	4b02      	ldr	r3, [pc, #8]	@ (800bea8 <malloc+0xc>)
 800be9e:	4601      	mov	r1, r0
 800bea0:	6818      	ldr	r0, [r3, #0]
 800bea2:	f000 b82d 	b.w	800bf00 <_malloc_r>
 800bea6:	bf00      	nop
 800bea8:	2000008c 	.word	0x2000008c

0800beac <free>:
 800beac:	4b02      	ldr	r3, [pc, #8]	@ (800beb8 <free+0xc>)
 800beae:	4601      	mov	r1, r0
 800beb0:	6818      	ldr	r0, [r3, #0]
 800beb2:	f002 b859 	b.w	800df68 <_free_r>
 800beb6:	bf00      	nop
 800beb8:	2000008c 	.word	0x2000008c

0800bebc <sbrk_aligned>:
 800bebc:	b570      	push	{r4, r5, r6, lr}
 800bebe:	4e0f      	ldr	r6, [pc, #60]	@ (800befc <sbrk_aligned+0x40>)
 800bec0:	460c      	mov	r4, r1
 800bec2:	4605      	mov	r5, r0
 800bec4:	6831      	ldr	r1, [r6, #0]
 800bec6:	b911      	cbnz	r1, 800bece <sbrk_aligned+0x12>
 800bec8:	f001 f98c 	bl	800d1e4 <_sbrk_r>
 800becc:	6030      	str	r0, [r6, #0]
 800bece:	4621      	mov	r1, r4
 800bed0:	4628      	mov	r0, r5
 800bed2:	f001 f987 	bl	800d1e4 <_sbrk_r>
 800bed6:	1c43      	adds	r3, r0, #1
 800bed8:	d103      	bne.n	800bee2 <sbrk_aligned+0x26>
 800beda:	f04f 34ff 	mov.w	r4, #4294967295
 800bede:	4620      	mov	r0, r4
 800bee0:	bd70      	pop	{r4, r5, r6, pc}
 800bee2:	1cc4      	adds	r4, r0, #3
 800bee4:	f024 0403 	bic.w	r4, r4, #3
 800bee8:	42a0      	cmp	r0, r4
 800beea:	d0f8      	beq.n	800bede <sbrk_aligned+0x22>
 800beec:	1a21      	subs	r1, r4, r0
 800beee:	4628      	mov	r0, r5
 800bef0:	f001 f978 	bl	800d1e4 <_sbrk_r>
 800bef4:	3001      	adds	r0, #1
 800bef6:	d1f2      	bne.n	800bede <sbrk_aligned+0x22>
 800bef8:	e7ef      	b.n	800beda <sbrk_aligned+0x1e>
 800befa:	bf00      	nop
 800befc:	200005dc 	.word	0x200005dc

0800bf00 <_malloc_r>:
 800bf00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf04:	1ccd      	adds	r5, r1, #3
 800bf06:	4606      	mov	r6, r0
 800bf08:	f025 0503 	bic.w	r5, r5, #3
 800bf0c:	3508      	adds	r5, #8
 800bf0e:	2d0c      	cmp	r5, #12
 800bf10:	bf38      	it	cc
 800bf12:	250c      	movcc	r5, #12
 800bf14:	2d00      	cmp	r5, #0
 800bf16:	db01      	blt.n	800bf1c <_malloc_r+0x1c>
 800bf18:	42a9      	cmp	r1, r5
 800bf1a:	d904      	bls.n	800bf26 <_malloc_r+0x26>
 800bf1c:	230c      	movs	r3, #12
 800bf1e:	6033      	str	r3, [r6, #0]
 800bf20:	2000      	movs	r0, #0
 800bf22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bffc <_malloc_r+0xfc>
 800bf2a:	f000 f869 	bl	800c000 <__malloc_lock>
 800bf2e:	f8d8 3000 	ldr.w	r3, [r8]
 800bf32:	461c      	mov	r4, r3
 800bf34:	bb44      	cbnz	r4, 800bf88 <_malloc_r+0x88>
 800bf36:	4629      	mov	r1, r5
 800bf38:	4630      	mov	r0, r6
 800bf3a:	f7ff ffbf 	bl	800bebc <sbrk_aligned>
 800bf3e:	1c43      	adds	r3, r0, #1
 800bf40:	4604      	mov	r4, r0
 800bf42:	d158      	bne.n	800bff6 <_malloc_r+0xf6>
 800bf44:	f8d8 4000 	ldr.w	r4, [r8]
 800bf48:	4627      	mov	r7, r4
 800bf4a:	2f00      	cmp	r7, #0
 800bf4c:	d143      	bne.n	800bfd6 <_malloc_r+0xd6>
 800bf4e:	2c00      	cmp	r4, #0
 800bf50:	d04b      	beq.n	800bfea <_malloc_r+0xea>
 800bf52:	6823      	ldr	r3, [r4, #0]
 800bf54:	4639      	mov	r1, r7
 800bf56:	4630      	mov	r0, r6
 800bf58:	eb04 0903 	add.w	r9, r4, r3
 800bf5c:	f001 f942 	bl	800d1e4 <_sbrk_r>
 800bf60:	4581      	cmp	r9, r0
 800bf62:	d142      	bne.n	800bfea <_malloc_r+0xea>
 800bf64:	6821      	ldr	r1, [r4, #0]
 800bf66:	4630      	mov	r0, r6
 800bf68:	1a6d      	subs	r5, r5, r1
 800bf6a:	4629      	mov	r1, r5
 800bf6c:	f7ff ffa6 	bl	800bebc <sbrk_aligned>
 800bf70:	3001      	adds	r0, #1
 800bf72:	d03a      	beq.n	800bfea <_malloc_r+0xea>
 800bf74:	6823      	ldr	r3, [r4, #0]
 800bf76:	442b      	add	r3, r5
 800bf78:	6023      	str	r3, [r4, #0]
 800bf7a:	f8d8 3000 	ldr.w	r3, [r8]
 800bf7e:	685a      	ldr	r2, [r3, #4]
 800bf80:	bb62      	cbnz	r2, 800bfdc <_malloc_r+0xdc>
 800bf82:	f8c8 7000 	str.w	r7, [r8]
 800bf86:	e00f      	b.n	800bfa8 <_malloc_r+0xa8>
 800bf88:	6822      	ldr	r2, [r4, #0]
 800bf8a:	1b52      	subs	r2, r2, r5
 800bf8c:	d420      	bmi.n	800bfd0 <_malloc_r+0xd0>
 800bf8e:	2a0b      	cmp	r2, #11
 800bf90:	d917      	bls.n	800bfc2 <_malloc_r+0xc2>
 800bf92:	1961      	adds	r1, r4, r5
 800bf94:	42a3      	cmp	r3, r4
 800bf96:	6025      	str	r5, [r4, #0]
 800bf98:	bf18      	it	ne
 800bf9a:	6059      	strne	r1, [r3, #4]
 800bf9c:	6863      	ldr	r3, [r4, #4]
 800bf9e:	bf08      	it	eq
 800bfa0:	f8c8 1000 	streq.w	r1, [r8]
 800bfa4:	5162      	str	r2, [r4, r5]
 800bfa6:	604b      	str	r3, [r1, #4]
 800bfa8:	4630      	mov	r0, r6
 800bfaa:	f000 f82f 	bl	800c00c <__malloc_unlock>
 800bfae:	f104 000b 	add.w	r0, r4, #11
 800bfb2:	1d23      	adds	r3, r4, #4
 800bfb4:	f020 0007 	bic.w	r0, r0, #7
 800bfb8:	1ac2      	subs	r2, r0, r3
 800bfba:	bf1c      	itt	ne
 800bfbc:	1a1b      	subne	r3, r3, r0
 800bfbe:	50a3      	strne	r3, [r4, r2]
 800bfc0:	e7af      	b.n	800bf22 <_malloc_r+0x22>
 800bfc2:	6862      	ldr	r2, [r4, #4]
 800bfc4:	42a3      	cmp	r3, r4
 800bfc6:	bf0c      	ite	eq
 800bfc8:	f8c8 2000 	streq.w	r2, [r8]
 800bfcc:	605a      	strne	r2, [r3, #4]
 800bfce:	e7eb      	b.n	800bfa8 <_malloc_r+0xa8>
 800bfd0:	4623      	mov	r3, r4
 800bfd2:	6864      	ldr	r4, [r4, #4]
 800bfd4:	e7ae      	b.n	800bf34 <_malloc_r+0x34>
 800bfd6:	463c      	mov	r4, r7
 800bfd8:	687f      	ldr	r7, [r7, #4]
 800bfda:	e7b6      	b.n	800bf4a <_malloc_r+0x4a>
 800bfdc:	461a      	mov	r2, r3
 800bfde:	685b      	ldr	r3, [r3, #4]
 800bfe0:	42a3      	cmp	r3, r4
 800bfe2:	d1fb      	bne.n	800bfdc <_malloc_r+0xdc>
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	6053      	str	r3, [r2, #4]
 800bfe8:	e7de      	b.n	800bfa8 <_malloc_r+0xa8>
 800bfea:	230c      	movs	r3, #12
 800bfec:	4630      	mov	r0, r6
 800bfee:	6033      	str	r3, [r6, #0]
 800bff0:	f000 f80c 	bl	800c00c <__malloc_unlock>
 800bff4:	e794      	b.n	800bf20 <_malloc_r+0x20>
 800bff6:	6005      	str	r5, [r0, #0]
 800bff8:	e7d6      	b.n	800bfa8 <_malloc_r+0xa8>
 800bffa:	bf00      	nop
 800bffc:	200005e0 	.word	0x200005e0

0800c000 <__malloc_lock>:
 800c000:	4801      	ldr	r0, [pc, #4]	@ (800c008 <__malloc_lock+0x8>)
 800c002:	f001 b93c 	b.w	800d27e <__retarget_lock_acquire_recursive>
 800c006:	bf00      	nop
 800c008:	20000724 	.word	0x20000724

0800c00c <__malloc_unlock>:
 800c00c:	4801      	ldr	r0, [pc, #4]	@ (800c014 <__malloc_unlock+0x8>)
 800c00e:	f001 b937 	b.w	800d280 <__retarget_lock_release_recursive>
 800c012:	bf00      	nop
 800c014:	20000724 	.word	0x20000724

0800c018 <__cvt>:
 800c018:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c01c:	ec57 6b10 	vmov	r6, r7, d0
 800c020:	2f00      	cmp	r7, #0
 800c022:	460c      	mov	r4, r1
 800c024:	4619      	mov	r1, r3
 800c026:	463b      	mov	r3, r7
 800c028:	bfb4      	ite	lt
 800c02a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c02e:	2300      	movge	r3, #0
 800c030:	4691      	mov	r9, r2
 800c032:	bfbf      	itttt	lt
 800c034:	4632      	movlt	r2, r6
 800c036:	461f      	movlt	r7, r3
 800c038:	232d      	movlt	r3, #45	@ 0x2d
 800c03a:	4616      	movlt	r6, r2
 800c03c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c040:	700b      	strb	r3, [r1, #0]
 800c042:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c044:	f023 0820 	bic.w	r8, r3, #32
 800c048:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c04c:	d005      	beq.n	800c05a <__cvt+0x42>
 800c04e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c052:	d100      	bne.n	800c056 <__cvt+0x3e>
 800c054:	3401      	adds	r4, #1
 800c056:	2102      	movs	r1, #2
 800c058:	e000      	b.n	800c05c <__cvt+0x44>
 800c05a:	2103      	movs	r1, #3
 800c05c:	ab03      	add	r3, sp, #12
 800c05e:	4622      	mov	r2, r4
 800c060:	9301      	str	r3, [sp, #4]
 800c062:	ab02      	add	r3, sp, #8
 800c064:	ec47 6b10 	vmov	d0, r6, r7
 800c068:	9300      	str	r3, [sp, #0]
 800c06a:	4653      	mov	r3, sl
 800c06c:	f001 f9b8 	bl	800d3e0 <_dtoa_r>
 800c070:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c074:	4605      	mov	r5, r0
 800c076:	d119      	bne.n	800c0ac <__cvt+0x94>
 800c078:	f019 0f01 	tst.w	r9, #1
 800c07c:	d00e      	beq.n	800c09c <__cvt+0x84>
 800c07e:	eb00 0904 	add.w	r9, r0, r4
 800c082:	2200      	movs	r2, #0
 800c084:	2300      	movs	r3, #0
 800c086:	4630      	mov	r0, r6
 800c088:	4639      	mov	r1, r7
 800c08a:	f7f4 fd2d 	bl	8000ae8 <__aeabi_dcmpeq>
 800c08e:	b108      	cbz	r0, 800c094 <__cvt+0x7c>
 800c090:	f8cd 900c 	str.w	r9, [sp, #12]
 800c094:	2230      	movs	r2, #48	@ 0x30
 800c096:	9b03      	ldr	r3, [sp, #12]
 800c098:	454b      	cmp	r3, r9
 800c09a:	d31e      	bcc.n	800c0da <__cvt+0xc2>
 800c09c:	9b03      	ldr	r3, [sp, #12]
 800c09e:	4628      	mov	r0, r5
 800c0a0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c0a2:	1b5b      	subs	r3, r3, r5
 800c0a4:	6013      	str	r3, [r2, #0]
 800c0a6:	b004      	add	sp, #16
 800c0a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c0b0:	eb00 0904 	add.w	r9, r0, r4
 800c0b4:	d1e5      	bne.n	800c082 <__cvt+0x6a>
 800c0b6:	7803      	ldrb	r3, [r0, #0]
 800c0b8:	2b30      	cmp	r3, #48	@ 0x30
 800c0ba:	d10a      	bne.n	800c0d2 <__cvt+0xba>
 800c0bc:	2200      	movs	r2, #0
 800c0be:	2300      	movs	r3, #0
 800c0c0:	4630      	mov	r0, r6
 800c0c2:	4639      	mov	r1, r7
 800c0c4:	f7f4 fd10 	bl	8000ae8 <__aeabi_dcmpeq>
 800c0c8:	b918      	cbnz	r0, 800c0d2 <__cvt+0xba>
 800c0ca:	f1c4 0401 	rsb	r4, r4, #1
 800c0ce:	f8ca 4000 	str.w	r4, [sl]
 800c0d2:	f8da 3000 	ldr.w	r3, [sl]
 800c0d6:	4499      	add	r9, r3
 800c0d8:	e7d3      	b.n	800c082 <__cvt+0x6a>
 800c0da:	1c59      	adds	r1, r3, #1
 800c0dc:	9103      	str	r1, [sp, #12]
 800c0de:	701a      	strb	r2, [r3, #0]
 800c0e0:	e7d9      	b.n	800c096 <__cvt+0x7e>

0800c0e2 <__exponent>:
 800c0e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c0e4:	2900      	cmp	r1, #0
 800c0e6:	7002      	strb	r2, [r0, #0]
 800c0e8:	bfba      	itte	lt
 800c0ea:	4249      	neglt	r1, r1
 800c0ec:	232d      	movlt	r3, #45	@ 0x2d
 800c0ee:	232b      	movge	r3, #43	@ 0x2b
 800c0f0:	2909      	cmp	r1, #9
 800c0f2:	7043      	strb	r3, [r0, #1]
 800c0f4:	dd28      	ble.n	800c148 <__exponent+0x66>
 800c0f6:	f10d 0307 	add.w	r3, sp, #7
 800c0fa:	270a      	movs	r7, #10
 800c0fc:	461d      	mov	r5, r3
 800c0fe:	461a      	mov	r2, r3
 800c100:	3b01      	subs	r3, #1
 800c102:	fbb1 f6f7 	udiv	r6, r1, r7
 800c106:	fb07 1416 	mls	r4, r7, r6, r1
 800c10a:	3430      	adds	r4, #48	@ 0x30
 800c10c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c110:	460c      	mov	r4, r1
 800c112:	4631      	mov	r1, r6
 800c114:	2c63      	cmp	r4, #99	@ 0x63
 800c116:	dcf2      	bgt.n	800c0fe <__exponent+0x1c>
 800c118:	3130      	adds	r1, #48	@ 0x30
 800c11a:	1e94      	subs	r4, r2, #2
 800c11c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c120:	1c41      	adds	r1, r0, #1
 800c122:	4623      	mov	r3, r4
 800c124:	42ab      	cmp	r3, r5
 800c126:	d30a      	bcc.n	800c13e <__exponent+0x5c>
 800c128:	f10d 0309 	add.w	r3, sp, #9
 800c12c:	1a9b      	subs	r3, r3, r2
 800c12e:	42ac      	cmp	r4, r5
 800c130:	bf88      	it	hi
 800c132:	2300      	movhi	r3, #0
 800c134:	3302      	adds	r3, #2
 800c136:	4403      	add	r3, r0
 800c138:	1a18      	subs	r0, r3, r0
 800c13a:	b003      	add	sp, #12
 800c13c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c13e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c142:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c146:	e7ed      	b.n	800c124 <__exponent+0x42>
 800c148:	2330      	movs	r3, #48	@ 0x30
 800c14a:	3130      	adds	r1, #48	@ 0x30
 800c14c:	7083      	strb	r3, [r0, #2]
 800c14e:	1d03      	adds	r3, r0, #4
 800c150:	70c1      	strb	r1, [r0, #3]
 800c152:	e7f1      	b.n	800c138 <__exponent+0x56>

0800c154 <_printf_float>:
 800c154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c158:	b08d      	sub	sp, #52	@ 0x34
 800c15a:	460c      	mov	r4, r1
 800c15c:	4616      	mov	r6, r2
 800c15e:	461f      	mov	r7, r3
 800c160:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c164:	4605      	mov	r5, r0
 800c166:	f001 f805 	bl	800d174 <_localeconv_r>
 800c16a:	6803      	ldr	r3, [r0, #0]
 800c16c:	4618      	mov	r0, r3
 800c16e:	9304      	str	r3, [sp, #16]
 800c170:	f7f4 f88e 	bl	8000290 <strlen>
 800c174:	2300      	movs	r3, #0
 800c176:	9005      	str	r0, [sp, #20]
 800c178:	930a      	str	r3, [sp, #40]	@ 0x28
 800c17a:	f8d8 3000 	ldr.w	r3, [r8]
 800c17e:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c182:	3307      	adds	r3, #7
 800c184:	f8d4 b000 	ldr.w	fp, [r4]
 800c188:	f023 0307 	bic.w	r3, r3, #7
 800c18c:	f103 0208 	add.w	r2, r3, #8
 800c190:	f8c8 2000 	str.w	r2, [r8]
 800c194:	f04f 32ff 	mov.w	r2, #4294967295
 800c198:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c19c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c1a0:	f8cd 8018 	str.w	r8, [sp, #24]
 800c1a4:	9307      	str	r3, [sp, #28]
 800c1a6:	4b9d      	ldr	r3, [pc, #628]	@ (800c41c <_printf_float+0x2c8>)
 800c1a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c1ac:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c1b0:	f7f4 fccc 	bl	8000b4c <__aeabi_dcmpun>
 800c1b4:	bb70      	cbnz	r0, 800c214 <_printf_float+0xc0>
 800c1b6:	f04f 32ff 	mov.w	r2, #4294967295
 800c1ba:	4b98      	ldr	r3, [pc, #608]	@ (800c41c <_printf_float+0x2c8>)
 800c1bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c1c0:	f7f4 fca6 	bl	8000b10 <__aeabi_dcmple>
 800c1c4:	bb30      	cbnz	r0, 800c214 <_printf_float+0xc0>
 800c1c6:	2200      	movs	r2, #0
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	4640      	mov	r0, r8
 800c1cc:	4649      	mov	r1, r9
 800c1ce:	f7f4 fc95 	bl	8000afc <__aeabi_dcmplt>
 800c1d2:	b110      	cbz	r0, 800c1da <_printf_float+0x86>
 800c1d4:	232d      	movs	r3, #45	@ 0x2d
 800c1d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c1da:	4a91      	ldr	r2, [pc, #580]	@ (800c420 <_printf_float+0x2cc>)
 800c1dc:	4b91      	ldr	r3, [pc, #580]	@ (800c424 <_printf_float+0x2d0>)
 800c1de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c1e2:	bf94      	ite	ls
 800c1e4:	4690      	movls	r8, r2
 800c1e6:	4698      	movhi	r8, r3
 800c1e8:	2303      	movs	r3, #3
 800c1ea:	f04f 0900 	mov.w	r9, #0
 800c1ee:	6123      	str	r3, [r4, #16]
 800c1f0:	f02b 0304 	bic.w	r3, fp, #4
 800c1f4:	6023      	str	r3, [r4, #0]
 800c1f6:	4633      	mov	r3, r6
 800c1f8:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c1fa:	4621      	mov	r1, r4
 800c1fc:	4628      	mov	r0, r5
 800c1fe:	9700      	str	r7, [sp, #0]
 800c200:	f000 f9d2 	bl	800c5a8 <_printf_common>
 800c204:	3001      	adds	r0, #1
 800c206:	f040 808d 	bne.w	800c324 <_printf_float+0x1d0>
 800c20a:	f04f 30ff 	mov.w	r0, #4294967295
 800c20e:	b00d      	add	sp, #52	@ 0x34
 800c210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c214:	4642      	mov	r2, r8
 800c216:	464b      	mov	r3, r9
 800c218:	4640      	mov	r0, r8
 800c21a:	4649      	mov	r1, r9
 800c21c:	f7f4 fc96 	bl	8000b4c <__aeabi_dcmpun>
 800c220:	b140      	cbz	r0, 800c234 <_printf_float+0xe0>
 800c222:	464b      	mov	r3, r9
 800c224:	4a80      	ldr	r2, [pc, #512]	@ (800c428 <_printf_float+0x2d4>)
 800c226:	2b00      	cmp	r3, #0
 800c228:	bfbc      	itt	lt
 800c22a:	232d      	movlt	r3, #45	@ 0x2d
 800c22c:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c230:	4b7e      	ldr	r3, [pc, #504]	@ (800c42c <_printf_float+0x2d8>)
 800c232:	e7d4      	b.n	800c1de <_printf_float+0x8a>
 800c234:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c238:	6863      	ldr	r3, [r4, #4]
 800c23a:	9206      	str	r2, [sp, #24]
 800c23c:	1c5a      	adds	r2, r3, #1
 800c23e:	d13b      	bne.n	800c2b8 <_printf_float+0x164>
 800c240:	2306      	movs	r3, #6
 800c242:	6063      	str	r3, [r4, #4]
 800c244:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c248:	2300      	movs	r3, #0
 800c24a:	4628      	mov	r0, r5
 800c24c:	6022      	str	r2, [r4, #0]
 800c24e:	9303      	str	r3, [sp, #12]
 800c250:	ab0a      	add	r3, sp, #40	@ 0x28
 800c252:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c256:	ab09      	add	r3, sp, #36	@ 0x24
 800c258:	ec49 8b10 	vmov	d0, r8, r9
 800c25c:	9300      	str	r3, [sp, #0]
 800c25e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c262:	6861      	ldr	r1, [r4, #4]
 800c264:	f7ff fed8 	bl	800c018 <__cvt>
 800c268:	9b06      	ldr	r3, [sp, #24]
 800c26a:	4680      	mov	r8, r0
 800c26c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c26e:	2b47      	cmp	r3, #71	@ 0x47
 800c270:	d129      	bne.n	800c2c6 <_printf_float+0x172>
 800c272:	1cc8      	adds	r0, r1, #3
 800c274:	db02      	blt.n	800c27c <_printf_float+0x128>
 800c276:	6863      	ldr	r3, [r4, #4]
 800c278:	4299      	cmp	r1, r3
 800c27a:	dd41      	ble.n	800c300 <_printf_float+0x1ac>
 800c27c:	f1aa 0a02 	sub.w	sl, sl, #2
 800c280:	fa5f fa8a 	uxtb.w	sl, sl
 800c284:	3901      	subs	r1, #1
 800c286:	4652      	mov	r2, sl
 800c288:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c28c:	9109      	str	r1, [sp, #36]	@ 0x24
 800c28e:	f7ff ff28 	bl	800c0e2 <__exponent>
 800c292:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c294:	4681      	mov	r9, r0
 800c296:	1813      	adds	r3, r2, r0
 800c298:	2a01      	cmp	r2, #1
 800c29a:	6123      	str	r3, [r4, #16]
 800c29c:	dc02      	bgt.n	800c2a4 <_printf_float+0x150>
 800c29e:	6822      	ldr	r2, [r4, #0]
 800c2a0:	07d2      	lsls	r2, r2, #31
 800c2a2:	d501      	bpl.n	800c2a8 <_printf_float+0x154>
 800c2a4:	3301      	adds	r3, #1
 800c2a6:	6123      	str	r3, [r4, #16]
 800c2a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d0a2      	beq.n	800c1f6 <_printf_float+0xa2>
 800c2b0:	232d      	movs	r3, #45	@ 0x2d
 800c2b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c2b6:	e79e      	b.n	800c1f6 <_printf_float+0xa2>
 800c2b8:	9a06      	ldr	r2, [sp, #24]
 800c2ba:	2a47      	cmp	r2, #71	@ 0x47
 800c2bc:	d1c2      	bne.n	800c244 <_printf_float+0xf0>
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d1c0      	bne.n	800c244 <_printf_float+0xf0>
 800c2c2:	2301      	movs	r3, #1
 800c2c4:	e7bd      	b.n	800c242 <_printf_float+0xee>
 800c2c6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c2ca:	d9db      	bls.n	800c284 <_printf_float+0x130>
 800c2cc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c2d0:	d118      	bne.n	800c304 <_printf_float+0x1b0>
 800c2d2:	2900      	cmp	r1, #0
 800c2d4:	6863      	ldr	r3, [r4, #4]
 800c2d6:	dd0b      	ble.n	800c2f0 <_printf_float+0x19c>
 800c2d8:	6121      	str	r1, [r4, #16]
 800c2da:	b913      	cbnz	r3, 800c2e2 <_printf_float+0x18e>
 800c2dc:	6822      	ldr	r2, [r4, #0]
 800c2de:	07d0      	lsls	r0, r2, #31
 800c2e0:	d502      	bpl.n	800c2e8 <_printf_float+0x194>
 800c2e2:	3301      	adds	r3, #1
 800c2e4:	440b      	add	r3, r1
 800c2e6:	6123      	str	r3, [r4, #16]
 800c2e8:	f04f 0900 	mov.w	r9, #0
 800c2ec:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c2ee:	e7db      	b.n	800c2a8 <_printf_float+0x154>
 800c2f0:	b913      	cbnz	r3, 800c2f8 <_printf_float+0x1a4>
 800c2f2:	6822      	ldr	r2, [r4, #0]
 800c2f4:	07d2      	lsls	r2, r2, #31
 800c2f6:	d501      	bpl.n	800c2fc <_printf_float+0x1a8>
 800c2f8:	3302      	adds	r3, #2
 800c2fa:	e7f4      	b.n	800c2e6 <_printf_float+0x192>
 800c2fc:	2301      	movs	r3, #1
 800c2fe:	e7f2      	b.n	800c2e6 <_printf_float+0x192>
 800c300:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c304:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c306:	4299      	cmp	r1, r3
 800c308:	db05      	blt.n	800c316 <_printf_float+0x1c2>
 800c30a:	6823      	ldr	r3, [r4, #0]
 800c30c:	6121      	str	r1, [r4, #16]
 800c30e:	07d8      	lsls	r0, r3, #31
 800c310:	d5ea      	bpl.n	800c2e8 <_printf_float+0x194>
 800c312:	1c4b      	adds	r3, r1, #1
 800c314:	e7e7      	b.n	800c2e6 <_printf_float+0x192>
 800c316:	2900      	cmp	r1, #0
 800c318:	bfd4      	ite	le
 800c31a:	f1c1 0202 	rsble	r2, r1, #2
 800c31e:	2201      	movgt	r2, #1
 800c320:	4413      	add	r3, r2
 800c322:	e7e0      	b.n	800c2e6 <_printf_float+0x192>
 800c324:	6823      	ldr	r3, [r4, #0]
 800c326:	055a      	lsls	r2, r3, #21
 800c328:	d407      	bmi.n	800c33a <_printf_float+0x1e6>
 800c32a:	6923      	ldr	r3, [r4, #16]
 800c32c:	4642      	mov	r2, r8
 800c32e:	4631      	mov	r1, r6
 800c330:	4628      	mov	r0, r5
 800c332:	47b8      	blx	r7
 800c334:	3001      	adds	r0, #1
 800c336:	d12b      	bne.n	800c390 <_printf_float+0x23c>
 800c338:	e767      	b.n	800c20a <_printf_float+0xb6>
 800c33a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c33e:	f240 80dd 	bls.w	800c4fc <_printf_float+0x3a8>
 800c342:	2200      	movs	r2, #0
 800c344:	2300      	movs	r3, #0
 800c346:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c34a:	f7f4 fbcd 	bl	8000ae8 <__aeabi_dcmpeq>
 800c34e:	2800      	cmp	r0, #0
 800c350:	d033      	beq.n	800c3ba <_printf_float+0x266>
 800c352:	2301      	movs	r3, #1
 800c354:	4a36      	ldr	r2, [pc, #216]	@ (800c430 <_printf_float+0x2dc>)
 800c356:	4631      	mov	r1, r6
 800c358:	4628      	mov	r0, r5
 800c35a:	47b8      	blx	r7
 800c35c:	3001      	adds	r0, #1
 800c35e:	f43f af54 	beq.w	800c20a <_printf_float+0xb6>
 800c362:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c366:	4543      	cmp	r3, r8
 800c368:	db02      	blt.n	800c370 <_printf_float+0x21c>
 800c36a:	6823      	ldr	r3, [r4, #0]
 800c36c:	07d8      	lsls	r0, r3, #31
 800c36e:	d50f      	bpl.n	800c390 <_printf_float+0x23c>
 800c370:	4631      	mov	r1, r6
 800c372:	4628      	mov	r0, r5
 800c374:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c378:	47b8      	blx	r7
 800c37a:	3001      	adds	r0, #1
 800c37c:	f43f af45 	beq.w	800c20a <_printf_float+0xb6>
 800c380:	f04f 0900 	mov.w	r9, #0
 800c384:	f108 38ff 	add.w	r8, r8, #4294967295
 800c388:	f104 0a1a 	add.w	sl, r4, #26
 800c38c:	45c8      	cmp	r8, r9
 800c38e:	dc09      	bgt.n	800c3a4 <_printf_float+0x250>
 800c390:	6823      	ldr	r3, [r4, #0]
 800c392:	079b      	lsls	r3, r3, #30
 800c394:	f100 8103 	bmi.w	800c59e <_printf_float+0x44a>
 800c398:	68e0      	ldr	r0, [r4, #12]
 800c39a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c39c:	4298      	cmp	r0, r3
 800c39e:	bfb8      	it	lt
 800c3a0:	4618      	movlt	r0, r3
 800c3a2:	e734      	b.n	800c20e <_printf_float+0xba>
 800c3a4:	2301      	movs	r3, #1
 800c3a6:	4652      	mov	r2, sl
 800c3a8:	4631      	mov	r1, r6
 800c3aa:	4628      	mov	r0, r5
 800c3ac:	47b8      	blx	r7
 800c3ae:	3001      	adds	r0, #1
 800c3b0:	f43f af2b 	beq.w	800c20a <_printf_float+0xb6>
 800c3b4:	f109 0901 	add.w	r9, r9, #1
 800c3b8:	e7e8      	b.n	800c38c <_printf_float+0x238>
 800c3ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	dc39      	bgt.n	800c434 <_printf_float+0x2e0>
 800c3c0:	2301      	movs	r3, #1
 800c3c2:	4a1b      	ldr	r2, [pc, #108]	@ (800c430 <_printf_float+0x2dc>)
 800c3c4:	4631      	mov	r1, r6
 800c3c6:	4628      	mov	r0, r5
 800c3c8:	47b8      	blx	r7
 800c3ca:	3001      	adds	r0, #1
 800c3cc:	f43f af1d 	beq.w	800c20a <_printf_float+0xb6>
 800c3d0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c3d4:	ea59 0303 	orrs.w	r3, r9, r3
 800c3d8:	d102      	bne.n	800c3e0 <_printf_float+0x28c>
 800c3da:	6823      	ldr	r3, [r4, #0]
 800c3dc:	07d9      	lsls	r1, r3, #31
 800c3de:	d5d7      	bpl.n	800c390 <_printf_float+0x23c>
 800c3e0:	4631      	mov	r1, r6
 800c3e2:	4628      	mov	r0, r5
 800c3e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c3e8:	47b8      	blx	r7
 800c3ea:	3001      	adds	r0, #1
 800c3ec:	f43f af0d 	beq.w	800c20a <_printf_float+0xb6>
 800c3f0:	f04f 0a00 	mov.w	sl, #0
 800c3f4:	f104 0b1a 	add.w	fp, r4, #26
 800c3f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3fa:	425b      	negs	r3, r3
 800c3fc:	4553      	cmp	r3, sl
 800c3fe:	dc01      	bgt.n	800c404 <_printf_float+0x2b0>
 800c400:	464b      	mov	r3, r9
 800c402:	e793      	b.n	800c32c <_printf_float+0x1d8>
 800c404:	2301      	movs	r3, #1
 800c406:	465a      	mov	r2, fp
 800c408:	4631      	mov	r1, r6
 800c40a:	4628      	mov	r0, r5
 800c40c:	47b8      	blx	r7
 800c40e:	3001      	adds	r0, #1
 800c410:	f43f aefb 	beq.w	800c20a <_printf_float+0xb6>
 800c414:	f10a 0a01 	add.w	sl, sl, #1
 800c418:	e7ee      	b.n	800c3f8 <_printf_float+0x2a4>
 800c41a:	bf00      	nop
 800c41c:	7fefffff 	.word	0x7fefffff
 800c420:	08010a9c 	.word	0x08010a9c
 800c424:	08010aa0 	.word	0x08010aa0
 800c428:	08010aa4 	.word	0x08010aa4
 800c42c:	08010aa8 	.word	0x08010aa8
 800c430:	08010aac 	.word	0x08010aac
 800c434:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c436:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c43a:	4553      	cmp	r3, sl
 800c43c:	bfa8      	it	ge
 800c43e:	4653      	movge	r3, sl
 800c440:	2b00      	cmp	r3, #0
 800c442:	4699      	mov	r9, r3
 800c444:	dc36      	bgt.n	800c4b4 <_printf_float+0x360>
 800c446:	f04f 0b00 	mov.w	fp, #0
 800c44a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c44e:	f104 021a 	add.w	r2, r4, #26
 800c452:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c454:	9306      	str	r3, [sp, #24]
 800c456:	eba3 0309 	sub.w	r3, r3, r9
 800c45a:	455b      	cmp	r3, fp
 800c45c:	dc31      	bgt.n	800c4c2 <_printf_float+0x36e>
 800c45e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c460:	459a      	cmp	sl, r3
 800c462:	dc3a      	bgt.n	800c4da <_printf_float+0x386>
 800c464:	6823      	ldr	r3, [r4, #0]
 800c466:	07da      	lsls	r2, r3, #31
 800c468:	d437      	bmi.n	800c4da <_printf_float+0x386>
 800c46a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c46c:	ebaa 0903 	sub.w	r9, sl, r3
 800c470:	9b06      	ldr	r3, [sp, #24]
 800c472:	ebaa 0303 	sub.w	r3, sl, r3
 800c476:	4599      	cmp	r9, r3
 800c478:	bfa8      	it	ge
 800c47a:	4699      	movge	r9, r3
 800c47c:	f1b9 0f00 	cmp.w	r9, #0
 800c480:	dc33      	bgt.n	800c4ea <_printf_float+0x396>
 800c482:	f04f 0800 	mov.w	r8, #0
 800c486:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c48a:	f104 0b1a 	add.w	fp, r4, #26
 800c48e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c490:	ebaa 0303 	sub.w	r3, sl, r3
 800c494:	eba3 0309 	sub.w	r3, r3, r9
 800c498:	4543      	cmp	r3, r8
 800c49a:	f77f af79 	ble.w	800c390 <_printf_float+0x23c>
 800c49e:	2301      	movs	r3, #1
 800c4a0:	465a      	mov	r2, fp
 800c4a2:	4631      	mov	r1, r6
 800c4a4:	4628      	mov	r0, r5
 800c4a6:	47b8      	blx	r7
 800c4a8:	3001      	adds	r0, #1
 800c4aa:	f43f aeae 	beq.w	800c20a <_printf_float+0xb6>
 800c4ae:	f108 0801 	add.w	r8, r8, #1
 800c4b2:	e7ec      	b.n	800c48e <_printf_float+0x33a>
 800c4b4:	4642      	mov	r2, r8
 800c4b6:	4631      	mov	r1, r6
 800c4b8:	4628      	mov	r0, r5
 800c4ba:	47b8      	blx	r7
 800c4bc:	3001      	adds	r0, #1
 800c4be:	d1c2      	bne.n	800c446 <_printf_float+0x2f2>
 800c4c0:	e6a3      	b.n	800c20a <_printf_float+0xb6>
 800c4c2:	2301      	movs	r3, #1
 800c4c4:	4631      	mov	r1, r6
 800c4c6:	4628      	mov	r0, r5
 800c4c8:	9206      	str	r2, [sp, #24]
 800c4ca:	47b8      	blx	r7
 800c4cc:	3001      	adds	r0, #1
 800c4ce:	f43f ae9c 	beq.w	800c20a <_printf_float+0xb6>
 800c4d2:	f10b 0b01 	add.w	fp, fp, #1
 800c4d6:	9a06      	ldr	r2, [sp, #24]
 800c4d8:	e7bb      	b.n	800c452 <_printf_float+0x2fe>
 800c4da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c4de:	4631      	mov	r1, r6
 800c4e0:	4628      	mov	r0, r5
 800c4e2:	47b8      	blx	r7
 800c4e4:	3001      	adds	r0, #1
 800c4e6:	d1c0      	bne.n	800c46a <_printf_float+0x316>
 800c4e8:	e68f      	b.n	800c20a <_printf_float+0xb6>
 800c4ea:	9a06      	ldr	r2, [sp, #24]
 800c4ec:	464b      	mov	r3, r9
 800c4ee:	4631      	mov	r1, r6
 800c4f0:	4628      	mov	r0, r5
 800c4f2:	4442      	add	r2, r8
 800c4f4:	47b8      	blx	r7
 800c4f6:	3001      	adds	r0, #1
 800c4f8:	d1c3      	bne.n	800c482 <_printf_float+0x32e>
 800c4fa:	e686      	b.n	800c20a <_printf_float+0xb6>
 800c4fc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c500:	f1ba 0f01 	cmp.w	sl, #1
 800c504:	dc01      	bgt.n	800c50a <_printf_float+0x3b6>
 800c506:	07db      	lsls	r3, r3, #31
 800c508:	d536      	bpl.n	800c578 <_printf_float+0x424>
 800c50a:	2301      	movs	r3, #1
 800c50c:	4642      	mov	r2, r8
 800c50e:	4631      	mov	r1, r6
 800c510:	4628      	mov	r0, r5
 800c512:	47b8      	blx	r7
 800c514:	3001      	adds	r0, #1
 800c516:	f43f ae78 	beq.w	800c20a <_printf_float+0xb6>
 800c51a:	4631      	mov	r1, r6
 800c51c:	4628      	mov	r0, r5
 800c51e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c522:	47b8      	blx	r7
 800c524:	3001      	adds	r0, #1
 800c526:	f43f ae70 	beq.w	800c20a <_printf_float+0xb6>
 800c52a:	2200      	movs	r2, #0
 800c52c:	2300      	movs	r3, #0
 800c52e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c532:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c536:	f7f4 fad7 	bl	8000ae8 <__aeabi_dcmpeq>
 800c53a:	b9c0      	cbnz	r0, 800c56e <_printf_float+0x41a>
 800c53c:	4653      	mov	r3, sl
 800c53e:	f108 0201 	add.w	r2, r8, #1
 800c542:	4631      	mov	r1, r6
 800c544:	4628      	mov	r0, r5
 800c546:	47b8      	blx	r7
 800c548:	3001      	adds	r0, #1
 800c54a:	d10c      	bne.n	800c566 <_printf_float+0x412>
 800c54c:	e65d      	b.n	800c20a <_printf_float+0xb6>
 800c54e:	2301      	movs	r3, #1
 800c550:	465a      	mov	r2, fp
 800c552:	4631      	mov	r1, r6
 800c554:	4628      	mov	r0, r5
 800c556:	47b8      	blx	r7
 800c558:	3001      	adds	r0, #1
 800c55a:	f43f ae56 	beq.w	800c20a <_printf_float+0xb6>
 800c55e:	f108 0801 	add.w	r8, r8, #1
 800c562:	45d0      	cmp	r8, sl
 800c564:	dbf3      	blt.n	800c54e <_printf_float+0x3fa>
 800c566:	464b      	mov	r3, r9
 800c568:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c56c:	e6df      	b.n	800c32e <_printf_float+0x1da>
 800c56e:	f04f 0800 	mov.w	r8, #0
 800c572:	f104 0b1a 	add.w	fp, r4, #26
 800c576:	e7f4      	b.n	800c562 <_printf_float+0x40e>
 800c578:	2301      	movs	r3, #1
 800c57a:	4642      	mov	r2, r8
 800c57c:	e7e1      	b.n	800c542 <_printf_float+0x3ee>
 800c57e:	2301      	movs	r3, #1
 800c580:	464a      	mov	r2, r9
 800c582:	4631      	mov	r1, r6
 800c584:	4628      	mov	r0, r5
 800c586:	47b8      	blx	r7
 800c588:	3001      	adds	r0, #1
 800c58a:	f43f ae3e 	beq.w	800c20a <_printf_float+0xb6>
 800c58e:	f108 0801 	add.w	r8, r8, #1
 800c592:	68e3      	ldr	r3, [r4, #12]
 800c594:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c596:	1a5b      	subs	r3, r3, r1
 800c598:	4543      	cmp	r3, r8
 800c59a:	dcf0      	bgt.n	800c57e <_printf_float+0x42a>
 800c59c:	e6fc      	b.n	800c398 <_printf_float+0x244>
 800c59e:	f04f 0800 	mov.w	r8, #0
 800c5a2:	f104 0919 	add.w	r9, r4, #25
 800c5a6:	e7f4      	b.n	800c592 <_printf_float+0x43e>

0800c5a8 <_printf_common>:
 800c5a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5ac:	4616      	mov	r6, r2
 800c5ae:	4698      	mov	r8, r3
 800c5b0:	688a      	ldr	r2, [r1, #8]
 800c5b2:	4607      	mov	r7, r0
 800c5b4:	690b      	ldr	r3, [r1, #16]
 800c5b6:	460c      	mov	r4, r1
 800c5b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c5bc:	4293      	cmp	r3, r2
 800c5be:	bfb8      	it	lt
 800c5c0:	4613      	movlt	r3, r2
 800c5c2:	6033      	str	r3, [r6, #0]
 800c5c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c5c8:	b10a      	cbz	r2, 800c5ce <_printf_common+0x26>
 800c5ca:	3301      	adds	r3, #1
 800c5cc:	6033      	str	r3, [r6, #0]
 800c5ce:	6823      	ldr	r3, [r4, #0]
 800c5d0:	0699      	lsls	r1, r3, #26
 800c5d2:	bf42      	ittt	mi
 800c5d4:	6833      	ldrmi	r3, [r6, #0]
 800c5d6:	3302      	addmi	r3, #2
 800c5d8:	6033      	strmi	r3, [r6, #0]
 800c5da:	6825      	ldr	r5, [r4, #0]
 800c5dc:	f015 0506 	ands.w	r5, r5, #6
 800c5e0:	d106      	bne.n	800c5f0 <_printf_common+0x48>
 800c5e2:	f104 0a19 	add.w	sl, r4, #25
 800c5e6:	68e3      	ldr	r3, [r4, #12]
 800c5e8:	6832      	ldr	r2, [r6, #0]
 800c5ea:	1a9b      	subs	r3, r3, r2
 800c5ec:	42ab      	cmp	r3, r5
 800c5ee:	dc2b      	bgt.n	800c648 <_printf_common+0xa0>
 800c5f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c5f4:	6822      	ldr	r2, [r4, #0]
 800c5f6:	3b00      	subs	r3, #0
 800c5f8:	bf18      	it	ne
 800c5fa:	2301      	movne	r3, #1
 800c5fc:	0692      	lsls	r2, r2, #26
 800c5fe:	d430      	bmi.n	800c662 <_printf_common+0xba>
 800c600:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c604:	4641      	mov	r1, r8
 800c606:	4638      	mov	r0, r7
 800c608:	47c8      	blx	r9
 800c60a:	3001      	adds	r0, #1
 800c60c:	d023      	beq.n	800c656 <_printf_common+0xae>
 800c60e:	6823      	ldr	r3, [r4, #0]
 800c610:	341a      	adds	r4, #26
 800c612:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800c616:	f003 0306 	and.w	r3, r3, #6
 800c61a:	2b04      	cmp	r3, #4
 800c61c:	bf0a      	itet	eq
 800c61e:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800c622:	2500      	movne	r5, #0
 800c624:	6833      	ldreq	r3, [r6, #0]
 800c626:	f04f 0600 	mov.w	r6, #0
 800c62a:	bf08      	it	eq
 800c62c:	1aed      	subeq	r5, r5, r3
 800c62e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800c632:	bf08      	it	eq
 800c634:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c638:	4293      	cmp	r3, r2
 800c63a:	bfc4      	itt	gt
 800c63c:	1a9b      	subgt	r3, r3, r2
 800c63e:	18ed      	addgt	r5, r5, r3
 800c640:	42b5      	cmp	r5, r6
 800c642:	d11a      	bne.n	800c67a <_printf_common+0xd2>
 800c644:	2000      	movs	r0, #0
 800c646:	e008      	b.n	800c65a <_printf_common+0xb2>
 800c648:	2301      	movs	r3, #1
 800c64a:	4652      	mov	r2, sl
 800c64c:	4641      	mov	r1, r8
 800c64e:	4638      	mov	r0, r7
 800c650:	47c8      	blx	r9
 800c652:	3001      	adds	r0, #1
 800c654:	d103      	bne.n	800c65e <_printf_common+0xb6>
 800c656:	f04f 30ff 	mov.w	r0, #4294967295
 800c65a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c65e:	3501      	adds	r5, #1
 800c660:	e7c1      	b.n	800c5e6 <_printf_common+0x3e>
 800c662:	18e1      	adds	r1, r4, r3
 800c664:	1c5a      	adds	r2, r3, #1
 800c666:	2030      	movs	r0, #48	@ 0x30
 800c668:	3302      	adds	r3, #2
 800c66a:	4422      	add	r2, r4
 800c66c:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c670:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c674:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c678:	e7c2      	b.n	800c600 <_printf_common+0x58>
 800c67a:	2301      	movs	r3, #1
 800c67c:	4622      	mov	r2, r4
 800c67e:	4641      	mov	r1, r8
 800c680:	4638      	mov	r0, r7
 800c682:	47c8      	blx	r9
 800c684:	3001      	adds	r0, #1
 800c686:	d0e6      	beq.n	800c656 <_printf_common+0xae>
 800c688:	3601      	adds	r6, #1
 800c68a:	e7d9      	b.n	800c640 <_printf_common+0x98>

0800c68c <_printf_i>:
 800c68c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c690:	7e0f      	ldrb	r7, [r1, #24]
 800c692:	4691      	mov	r9, r2
 800c694:	4680      	mov	r8, r0
 800c696:	460c      	mov	r4, r1
 800c698:	2f78      	cmp	r7, #120	@ 0x78
 800c69a:	469a      	mov	sl, r3
 800c69c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c69e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c6a2:	d807      	bhi.n	800c6b4 <_printf_i+0x28>
 800c6a4:	2f62      	cmp	r7, #98	@ 0x62
 800c6a6:	d80a      	bhi.n	800c6be <_printf_i+0x32>
 800c6a8:	2f00      	cmp	r7, #0
 800c6aa:	f000 80d2 	beq.w	800c852 <_printf_i+0x1c6>
 800c6ae:	2f58      	cmp	r7, #88	@ 0x58
 800c6b0:	f000 80b9 	beq.w	800c826 <_printf_i+0x19a>
 800c6b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c6b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c6bc:	e03a      	b.n	800c734 <_printf_i+0xa8>
 800c6be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c6c2:	2b15      	cmp	r3, #21
 800c6c4:	d8f6      	bhi.n	800c6b4 <_printf_i+0x28>
 800c6c6:	a101      	add	r1, pc, #4	@ (adr r1, 800c6cc <_printf_i+0x40>)
 800c6c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c6cc:	0800c725 	.word	0x0800c725
 800c6d0:	0800c739 	.word	0x0800c739
 800c6d4:	0800c6b5 	.word	0x0800c6b5
 800c6d8:	0800c6b5 	.word	0x0800c6b5
 800c6dc:	0800c6b5 	.word	0x0800c6b5
 800c6e0:	0800c6b5 	.word	0x0800c6b5
 800c6e4:	0800c739 	.word	0x0800c739
 800c6e8:	0800c6b5 	.word	0x0800c6b5
 800c6ec:	0800c6b5 	.word	0x0800c6b5
 800c6f0:	0800c6b5 	.word	0x0800c6b5
 800c6f4:	0800c6b5 	.word	0x0800c6b5
 800c6f8:	0800c839 	.word	0x0800c839
 800c6fc:	0800c763 	.word	0x0800c763
 800c700:	0800c7f3 	.word	0x0800c7f3
 800c704:	0800c6b5 	.word	0x0800c6b5
 800c708:	0800c6b5 	.word	0x0800c6b5
 800c70c:	0800c85b 	.word	0x0800c85b
 800c710:	0800c6b5 	.word	0x0800c6b5
 800c714:	0800c763 	.word	0x0800c763
 800c718:	0800c6b5 	.word	0x0800c6b5
 800c71c:	0800c6b5 	.word	0x0800c6b5
 800c720:	0800c7fb 	.word	0x0800c7fb
 800c724:	6833      	ldr	r3, [r6, #0]
 800c726:	1d1a      	adds	r2, r3, #4
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	6032      	str	r2, [r6, #0]
 800c72c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c730:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c734:	2301      	movs	r3, #1
 800c736:	e09d      	b.n	800c874 <_printf_i+0x1e8>
 800c738:	6833      	ldr	r3, [r6, #0]
 800c73a:	6820      	ldr	r0, [r4, #0]
 800c73c:	1d19      	adds	r1, r3, #4
 800c73e:	6031      	str	r1, [r6, #0]
 800c740:	0606      	lsls	r6, r0, #24
 800c742:	d501      	bpl.n	800c748 <_printf_i+0xbc>
 800c744:	681d      	ldr	r5, [r3, #0]
 800c746:	e003      	b.n	800c750 <_printf_i+0xc4>
 800c748:	0645      	lsls	r5, r0, #25
 800c74a:	d5fb      	bpl.n	800c744 <_printf_i+0xb8>
 800c74c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c750:	2d00      	cmp	r5, #0
 800c752:	da03      	bge.n	800c75c <_printf_i+0xd0>
 800c754:	232d      	movs	r3, #45	@ 0x2d
 800c756:	426d      	negs	r5, r5
 800c758:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c75c:	4859      	ldr	r0, [pc, #356]	@ (800c8c4 <_printf_i+0x238>)
 800c75e:	230a      	movs	r3, #10
 800c760:	e011      	b.n	800c786 <_printf_i+0xfa>
 800c762:	6821      	ldr	r1, [r4, #0]
 800c764:	6833      	ldr	r3, [r6, #0]
 800c766:	0608      	lsls	r0, r1, #24
 800c768:	f853 5b04 	ldr.w	r5, [r3], #4
 800c76c:	d402      	bmi.n	800c774 <_printf_i+0xe8>
 800c76e:	0649      	lsls	r1, r1, #25
 800c770:	bf48      	it	mi
 800c772:	b2ad      	uxthmi	r5, r5
 800c774:	2f6f      	cmp	r7, #111	@ 0x6f
 800c776:	6033      	str	r3, [r6, #0]
 800c778:	4852      	ldr	r0, [pc, #328]	@ (800c8c4 <_printf_i+0x238>)
 800c77a:	bf14      	ite	ne
 800c77c:	230a      	movne	r3, #10
 800c77e:	2308      	moveq	r3, #8
 800c780:	2100      	movs	r1, #0
 800c782:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c786:	6866      	ldr	r6, [r4, #4]
 800c788:	2e00      	cmp	r6, #0
 800c78a:	60a6      	str	r6, [r4, #8]
 800c78c:	bfa2      	ittt	ge
 800c78e:	6821      	ldrge	r1, [r4, #0]
 800c790:	f021 0104 	bicge.w	r1, r1, #4
 800c794:	6021      	strge	r1, [r4, #0]
 800c796:	b90d      	cbnz	r5, 800c79c <_printf_i+0x110>
 800c798:	2e00      	cmp	r6, #0
 800c79a:	d04b      	beq.n	800c834 <_printf_i+0x1a8>
 800c79c:	4616      	mov	r6, r2
 800c79e:	fbb5 f1f3 	udiv	r1, r5, r3
 800c7a2:	fb03 5711 	mls	r7, r3, r1, r5
 800c7a6:	5dc7      	ldrb	r7, [r0, r7]
 800c7a8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c7ac:	462f      	mov	r7, r5
 800c7ae:	460d      	mov	r5, r1
 800c7b0:	42bb      	cmp	r3, r7
 800c7b2:	d9f4      	bls.n	800c79e <_printf_i+0x112>
 800c7b4:	2b08      	cmp	r3, #8
 800c7b6:	d10b      	bne.n	800c7d0 <_printf_i+0x144>
 800c7b8:	6823      	ldr	r3, [r4, #0]
 800c7ba:	07df      	lsls	r7, r3, #31
 800c7bc:	d508      	bpl.n	800c7d0 <_printf_i+0x144>
 800c7be:	6923      	ldr	r3, [r4, #16]
 800c7c0:	6861      	ldr	r1, [r4, #4]
 800c7c2:	4299      	cmp	r1, r3
 800c7c4:	bfde      	ittt	le
 800c7c6:	2330      	movle	r3, #48	@ 0x30
 800c7c8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c7cc:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c7d0:	1b92      	subs	r2, r2, r6
 800c7d2:	6122      	str	r2, [r4, #16]
 800c7d4:	464b      	mov	r3, r9
 800c7d6:	aa03      	add	r2, sp, #12
 800c7d8:	4621      	mov	r1, r4
 800c7da:	4640      	mov	r0, r8
 800c7dc:	f8cd a000 	str.w	sl, [sp]
 800c7e0:	f7ff fee2 	bl	800c5a8 <_printf_common>
 800c7e4:	3001      	adds	r0, #1
 800c7e6:	d14a      	bne.n	800c87e <_printf_i+0x1f2>
 800c7e8:	f04f 30ff 	mov.w	r0, #4294967295
 800c7ec:	b004      	add	sp, #16
 800c7ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7f2:	6823      	ldr	r3, [r4, #0]
 800c7f4:	f043 0320 	orr.w	r3, r3, #32
 800c7f8:	6023      	str	r3, [r4, #0]
 800c7fa:	2778      	movs	r7, #120	@ 0x78
 800c7fc:	4832      	ldr	r0, [pc, #200]	@ (800c8c8 <_printf_i+0x23c>)
 800c7fe:	6823      	ldr	r3, [r4, #0]
 800c800:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c804:	061f      	lsls	r7, r3, #24
 800c806:	6831      	ldr	r1, [r6, #0]
 800c808:	f851 5b04 	ldr.w	r5, [r1], #4
 800c80c:	d402      	bmi.n	800c814 <_printf_i+0x188>
 800c80e:	065f      	lsls	r7, r3, #25
 800c810:	bf48      	it	mi
 800c812:	b2ad      	uxthmi	r5, r5
 800c814:	6031      	str	r1, [r6, #0]
 800c816:	07d9      	lsls	r1, r3, #31
 800c818:	bf44      	itt	mi
 800c81a:	f043 0320 	orrmi.w	r3, r3, #32
 800c81e:	6023      	strmi	r3, [r4, #0]
 800c820:	b11d      	cbz	r5, 800c82a <_printf_i+0x19e>
 800c822:	2310      	movs	r3, #16
 800c824:	e7ac      	b.n	800c780 <_printf_i+0xf4>
 800c826:	4827      	ldr	r0, [pc, #156]	@ (800c8c4 <_printf_i+0x238>)
 800c828:	e7e9      	b.n	800c7fe <_printf_i+0x172>
 800c82a:	6823      	ldr	r3, [r4, #0]
 800c82c:	f023 0320 	bic.w	r3, r3, #32
 800c830:	6023      	str	r3, [r4, #0]
 800c832:	e7f6      	b.n	800c822 <_printf_i+0x196>
 800c834:	4616      	mov	r6, r2
 800c836:	e7bd      	b.n	800c7b4 <_printf_i+0x128>
 800c838:	6833      	ldr	r3, [r6, #0]
 800c83a:	6825      	ldr	r5, [r4, #0]
 800c83c:	1d18      	adds	r0, r3, #4
 800c83e:	6961      	ldr	r1, [r4, #20]
 800c840:	6030      	str	r0, [r6, #0]
 800c842:	062e      	lsls	r6, r5, #24
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	d501      	bpl.n	800c84c <_printf_i+0x1c0>
 800c848:	6019      	str	r1, [r3, #0]
 800c84a:	e002      	b.n	800c852 <_printf_i+0x1c6>
 800c84c:	0668      	lsls	r0, r5, #25
 800c84e:	d5fb      	bpl.n	800c848 <_printf_i+0x1bc>
 800c850:	8019      	strh	r1, [r3, #0]
 800c852:	2300      	movs	r3, #0
 800c854:	4616      	mov	r6, r2
 800c856:	6123      	str	r3, [r4, #16]
 800c858:	e7bc      	b.n	800c7d4 <_printf_i+0x148>
 800c85a:	6833      	ldr	r3, [r6, #0]
 800c85c:	2100      	movs	r1, #0
 800c85e:	1d1a      	adds	r2, r3, #4
 800c860:	6032      	str	r2, [r6, #0]
 800c862:	681e      	ldr	r6, [r3, #0]
 800c864:	6862      	ldr	r2, [r4, #4]
 800c866:	4630      	mov	r0, r6
 800c868:	f000 fd0b 	bl	800d282 <memchr>
 800c86c:	b108      	cbz	r0, 800c872 <_printf_i+0x1e6>
 800c86e:	1b80      	subs	r0, r0, r6
 800c870:	6060      	str	r0, [r4, #4]
 800c872:	6863      	ldr	r3, [r4, #4]
 800c874:	6123      	str	r3, [r4, #16]
 800c876:	2300      	movs	r3, #0
 800c878:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c87c:	e7aa      	b.n	800c7d4 <_printf_i+0x148>
 800c87e:	6923      	ldr	r3, [r4, #16]
 800c880:	4632      	mov	r2, r6
 800c882:	4649      	mov	r1, r9
 800c884:	4640      	mov	r0, r8
 800c886:	47d0      	blx	sl
 800c888:	3001      	adds	r0, #1
 800c88a:	d0ad      	beq.n	800c7e8 <_printf_i+0x15c>
 800c88c:	6823      	ldr	r3, [r4, #0]
 800c88e:	079b      	lsls	r3, r3, #30
 800c890:	d413      	bmi.n	800c8ba <_printf_i+0x22e>
 800c892:	68e0      	ldr	r0, [r4, #12]
 800c894:	9b03      	ldr	r3, [sp, #12]
 800c896:	4298      	cmp	r0, r3
 800c898:	bfb8      	it	lt
 800c89a:	4618      	movlt	r0, r3
 800c89c:	e7a6      	b.n	800c7ec <_printf_i+0x160>
 800c89e:	2301      	movs	r3, #1
 800c8a0:	4632      	mov	r2, r6
 800c8a2:	4649      	mov	r1, r9
 800c8a4:	4640      	mov	r0, r8
 800c8a6:	47d0      	blx	sl
 800c8a8:	3001      	adds	r0, #1
 800c8aa:	d09d      	beq.n	800c7e8 <_printf_i+0x15c>
 800c8ac:	3501      	adds	r5, #1
 800c8ae:	68e3      	ldr	r3, [r4, #12]
 800c8b0:	9903      	ldr	r1, [sp, #12]
 800c8b2:	1a5b      	subs	r3, r3, r1
 800c8b4:	42ab      	cmp	r3, r5
 800c8b6:	dcf2      	bgt.n	800c89e <_printf_i+0x212>
 800c8b8:	e7eb      	b.n	800c892 <_printf_i+0x206>
 800c8ba:	2500      	movs	r5, #0
 800c8bc:	f104 0619 	add.w	r6, r4, #25
 800c8c0:	e7f5      	b.n	800c8ae <_printf_i+0x222>
 800c8c2:	bf00      	nop
 800c8c4:	08010aae 	.word	0x08010aae
 800c8c8:	08010abf 	.word	0x08010abf

0800c8cc <_scanf_float>:
 800c8cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8d0:	b087      	sub	sp, #28
 800c8d2:	4617      	mov	r7, r2
 800c8d4:	4680      	mov	r8, r0
 800c8d6:	460c      	mov	r4, r1
 800c8d8:	9303      	str	r3, [sp, #12]
 800c8da:	688b      	ldr	r3, [r1, #8]
 800c8dc:	1e5a      	subs	r2, r3, #1
 800c8de:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c8e2:	460a      	mov	r2, r1
 800c8e4:	bf89      	itett	hi
 800c8e6:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c8ea:	f04f 0b00 	movls.w	fp, #0
 800c8ee:	eb03 0b05 	addhi.w	fp, r3, r5
 800c8f2:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c8f6:	f04f 0500 	mov.w	r5, #0
 800c8fa:	bf88      	it	hi
 800c8fc:	608b      	strhi	r3, [r1, #8]
 800c8fe:	680b      	ldr	r3, [r1, #0]
 800c900:	46aa      	mov	sl, r5
 800c902:	46a9      	mov	r9, r5
 800c904:	9502      	str	r5, [sp, #8]
 800c906:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800c90a:	f842 3b1c 	str.w	r3, [r2], #28
 800c90e:	4616      	mov	r6, r2
 800c910:	9201      	str	r2, [sp, #4]
 800c912:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c916:	68a2      	ldr	r2, [r4, #8]
 800c918:	b152      	cbz	r2, 800c930 <_scanf_float+0x64>
 800c91a:	683b      	ldr	r3, [r7, #0]
 800c91c:	781b      	ldrb	r3, [r3, #0]
 800c91e:	2b4e      	cmp	r3, #78	@ 0x4e
 800c920:	d864      	bhi.n	800c9ec <_scanf_float+0x120>
 800c922:	2b40      	cmp	r3, #64	@ 0x40
 800c924:	d83c      	bhi.n	800c9a0 <_scanf_float+0xd4>
 800c926:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800c92a:	b2c8      	uxtb	r0, r1
 800c92c:	280e      	cmp	r0, #14
 800c92e:	d93a      	bls.n	800c9a6 <_scanf_float+0xda>
 800c930:	f1b9 0f00 	cmp.w	r9, #0
 800c934:	d003      	beq.n	800c93e <_scanf_float+0x72>
 800c936:	6823      	ldr	r3, [r4, #0]
 800c938:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c93c:	6023      	str	r3, [r4, #0]
 800c93e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c942:	f1ba 0f01 	cmp.w	sl, #1
 800c946:	f200 8117 	bhi.w	800cb78 <_scanf_float+0x2ac>
 800c94a:	9b01      	ldr	r3, [sp, #4]
 800c94c:	429e      	cmp	r6, r3
 800c94e:	f200 8108 	bhi.w	800cb62 <_scanf_float+0x296>
 800c952:	2001      	movs	r0, #1
 800c954:	b007      	add	sp, #28
 800c956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c95a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800c95e:	2a0d      	cmp	r2, #13
 800c960:	d8e6      	bhi.n	800c930 <_scanf_float+0x64>
 800c962:	a101      	add	r1, pc, #4	@ (adr r1, 800c968 <_scanf_float+0x9c>)
 800c964:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c968:	0800caaf 	.word	0x0800caaf
 800c96c:	0800c931 	.word	0x0800c931
 800c970:	0800c931 	.word	0x0800c931
 800c974:	0800c931 	.word	0x0800c931
 800c978:	0800cb0f 	.word	0x0800cb0f
 800c97c:	0800cae7 	.word	0x0800cae7
 800c980:	0800c931 	.word	0x0800c931
 800c984:	0800c931 	.word	0x0800c931
 800c988:	0800cabd 	.word	0x0800cabd
 800c98c:	0800c931 	.word	0x0800c931
 800c990:	0800c931 	.word	0x0800c931
 800c994:	0800c931 	.word	0x0800c931
 800c998:	0800c931 	.word	0x0800c931
 800c99c:	0800ca75 	.word	0x0800ca75
 800c9a0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800c9a4:	e7db      	b.n	800c95e <_scanf_float+0x92>
 800c9a6:	290e      	cmp	r1, #14
 800c9a8:	d8c2      	bhi.n	800c930 <_scanf_float+0x64>
 800c9aa:	a001      	add	r0, pc, #4	@ (adr r0, 800c9b0 <_scanf_float+0xe4>)
 800c9ac:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c9b0:	0800ca65 	.word	0x0800ca65
 800c9b4:	0800c931 	.word	0x0800c931
 800c9b8:	0800ca65 	.word	0x0800ca65
 800c9bc:	0800cafb 	.word	0x0800cafb
 800c9c0:	0800c931 	.word	0x0800c931
 800c9c4:	0800ca0d 	.word	0x0800ca0d
 800c9c8:	0800ca4b 	.word	0x0800ca4b
 800c9cc:	0800ca4b 	.word	0x0800ca4b
 800c9d0:	0800ca4b 	.word	0x0800ca4b
 800c9d4:	0800ca4b 	.word	0x0800ca4b
 800c9d8:	0800ca4b 	.word	0x0800ca4b
 800c9dc:	0800ca4b 	.word	0x0800ca4b
 800c9e0:	0800ca4b 	.word	0x0800ca4b
 800c9e4:	0800ca4b 	.word	0x0800ca4b
 800c9e8:	0800ca4b 	.word	0x0800ca4b
 800c9ec:	2b6e      	cmp	r3, #110	@ 0x6e
 800c9ee:	d809      	bhi.n	800ca04 <_scanf_float+0x138>
 800c9f0:	2b60      	cmp	r3, #96	@ 0x60
 800c9f2:	d8b2      	bhi.n	800c95a <_scanf_float+0x8e>
 800c9f4:	2b54      	cmp	r3, #84	@ 0x54
 800c9f6:	d07b      	beq.n	800caf0 <_scanf_float+0x224>
 800c9f8:	2b59      	cmp	r3, #89	@ 0x59
 800c9fa:	d199      	bne.n	800c930 <_scanf_float+0x64>
 800c9fc:	2d07      	cmp	r5, #7
 800c9fe:	d197      	bne.n	800c930 <_scanf_float+0x64>
 800ca00:	2508      	movs	r5, #8
 800ca02:	e02c      	b.n	800ca5e <_scanf_float+0x192>
 800ca04:	2b74      	cmp	r3, #116	@ 0x74
 800ca06:	d073      	beq.n	800caf0 <_scanf_float+0x224>
 800ca08:	2b79      	cmp	r3, #121	@ 0x79
 800ca0a:	e7f6      	b.n	800c9fa <_scanf_float+0x12e>
 800ca0c:	6821      	ldr	r1, [r4, #0]
 800ca0e:	05c8      	lsls	r0, r1, #23
 800ca10:	d51b      	bpl.n	800ca4a <_scanf_float+0x17e>
 800ca12:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800ca16:	f109 0901 	add.w	r9, r9, #1
 800ca1a:	6021      	str	r1, [r4, #0]
 800ca1c:	f1bb 0f00 	cmp.w	fp, #0
 800ca20:	d003      	beq.n	800ca2a <_scanf_float+0x15e>
 800ca22:	3201      	adds	r2, #1
 800ca24:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ca28:	60a2      	str	r2, [r4, #8]
 800ca2a:	68a3      	ldr	r3, [r4, #8]
 800ca2c:	3b01      	subs	r3, #1
 800ca2e:	60a3      	str	r3, [r4, #8]
 800ca30:	6923      	ldr	r3, [r4, #16]
 800ca32:	3301      	adds	r3, #1
 800ca34:	6123      	str	r3, [r4, #16]
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	3b01      	subs	r3, #1
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	607b      	str	r3, [r7, #4]
 800ca3e:	f340 8087 	ble.w	800cb50 <_scanf_float+0x284>
 800ca42:	683b      	ldr	r3, [r7, #0]
 800ca44:	3301      	adds	r3, #1
 800ca46:	603b      	str	r3, [r7, #0]
 800ca48:	e765      	b.n	800c916 <_scanf_float+0x4a>
 800ca4a:	eb1a 0105 	adds.w	r1, sl, r5
 800ca4e:	f47f af6f 	bne.w	800c930 <_scanf_float+0x64>
 800ca52:	6822      	ldr	r2, [r4, #0]
 800ca54:	460d      	mov	r5, r1
 800ca56:	468a      	mov	sl, r1
 800ca58:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800ca5c:	6022      	str	r2, [r4, #0]
 800ca5e:	f806 3b01 	strb.w	r3, [r6], #1
 800ca62:	e7e2      	b.n	800ca2a <_scanf_float+0x15e>
 800ca64:	6822      	ldr	r2, [r4, #0]
 800ca66:	0610      	lsls	r0, r2, #24
 800ca68:	f57f af62 	bpl.w	800c930 <_scanf_float+0x64>
 800ca6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ca70:	6022      	str	r2, [r4, #0]
 800ca72:	e7f4      	b.n	800ca5e <_scanf_float+0x192>
 800ca74:	f1ba 0f00 	cmp.w	sl, #0
 800ca78:	d10e      	bne.n	800ca98 <_scanf_float+0x1cc>
 800ca7a:	f1b9 0f00 	cmp.w	r9, #0
 800ca7e:	d10e      	bne.n	800ca9e <_scanf_float+0x1d2>
 800ca80:	6822      	ldr	r2, [r4, #0]
 800ca82:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ca86:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ca8a:	d108      	bne.n	800ca9e <_scanf_float+0x1d2>
 800ca8c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ca90:	f04f 0a01 	mov.w	sl, #1
 800ca94:	6022      	str	r2, [r4, #0]
 800ca96:	e7e2      	b.n	800ca5e <_scanf_float+0x192>
 800ca98:	f1ba 0f02 	cmp.w	sl, #2
 800ca9c:	d055      	beq.n	800cb4a <_scanf_float+0x27e>
 800ca9e:	2d01      	cmp	r5, #1
 800caa0:	d002      	beq.n	800caa8 <_scanf_float+0x1dc>
 800caa2:	2d04      	cmp	r5, #4
 800caa4:	f47f af44 	bne.w	800c930 <_scanf_float+0x64>
 800caa8:	3501      	adds	r5, #1
 800caaa:	b2ed      	uxtb	r5, r5
 800caac:	e7d7      	b.n	800ca5e <_scanf_float+0x192>
 800caae:	f1ba 0f01 	cmp.w	sl, #1
 800cab2:	f47f af3d 	bne.w	800c930 <_scanf_float+0x64>
 800cab6:	f04f 0a02 	mov.w	sl, #2
 800caba:	e7d0      	b.n	800ca5e <_scanf_float+0x192>
 800cabc:	b97d      	cbnz	r5, 800cade <_scanf_float+0x212>
 800cabe:	f1b9 0f00 	cmp.w	r9, #0
 800cac2:	f47f af38 	bne.w	800c936 <_scanf_float+0x6a>
 800cac6:	6822      	ldr	r2, [r4, #0]
 800cac8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800cacc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800cad0:	f040 8107 	bne.w	800cce2 <_scanf_float+0x416>
 800cad4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cad8:	2501      	movs	r5, #1
 800cada:	6022      	str	r2, [r4, #0]
 800cadc:	e7bf      	b.n	800ca5e <_scanf_float+0x192>
 800cade:	2d03      	cmp	r5, #3
 800cae0:	d0e2      	beq.n	800caa8 <_scanf_float+0x1dc>
 800cae2:	2d05      	cmp	r5, #5
 800cae4:	e7de      	b.n	800caa4 <_scanf_float+0x1d8>
 800cae6:	2d02      	cmp	r5, #2
 800cae8:	f47f af22 	bne.w	800c930 <_scanf_float+0x64>
 800caec:	2503      	movs	r5, #3
 800caee:	e7b6      	b.n	800ca5e <_scanf_float+0x192>
 800caf0:	2d06      	cmp	r5, #6
 800caf2:	f47f af1d 	bne.w	800c930 <_scanf_float+0x64>
 800caf6:	2507      	movs	r5, #7
 800caf8:	e7b1      	b.n	800ca5e <_scanf_float+0x192>
 800cafa:	6822      	ldr	r2, [r4, #0]
 800cafc:	0591      	lsls	r1, r2, #22
 800cafe:	f57f af17 	bpl.w	800c930 <_scanf_float+0x64>
 800cb02:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800cb06:	f8cd 9008 	str.w	r9, [sp, #8]
 800cb0a:	6022      	str	r2, [r4, #0]
 800cb0c:	e7a7      	b.n	800ca5e <_scanf_float+0x192>
 800cb0e:	6822      	ldr	r2, [r4, #0]
 800cb10:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800cb14:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800cb18:	d006      	beq.n	800cb28 <_scanf_float+0x25c>
 800cb1a:	0550      	lsls	r0, r2, #21
 800cb1c:	f57f af08 	bpl.w	800c930 <_scanf_float+0x64>
 800cb20:	f1b9 0f00 	cmp.w	r9, #0
 800cb24:	f000 80dd 	beq.w	800cce2 <_scanf_float+0x416>
 800cb28:	0591      	lsls	r1, r2, #22
 800cb2a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cb2e:	bf58      	it	pl
 800cb30:	9902      	ldrpl	r1, [sp, #8]
 800cb32:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800cb36:	bf58      	it	pl
 800cb38:	eba9 0101 	subpl.w	r1, r9, r1
 800cb3c:	6022      	str	r2, [r4, #0]
 800cb3e:	f04f 0900 	mov.w	r9, #0
 800cb42:	bf58      	it	pl
 800cb44:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800cb48:	e789      	b.n	800ca5e <_scanf_float+0x192>
 800cb4a:	f04f 0a03 	mov.w	sl, #3
 800cb4e:	e786      	b.n	800ca5e <_scanf_float+0x192>
 800cb50:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800cb54:	4639      	mov	r1, r7
 800cb56:	4640      	mov	r0, r8
 800cb58:	4798      	blx	r3
 800cb5a:	2800      	cmp	r0, #0
 800cb5c:	f43f aedb 	beq.w	800c916 <_scanf_float+0x4a>
 800cb60:	e6e6      	b.n	800c930 <_scanf_float+0x64>
 800cb62:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cb66:	463a      	mov	r2, r7
 800cb68:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cb6c:	4640      	mov	r0, r8
 800cb6e:	4798      	blx	r3
 800cb70:	6923      	ldr	r3, [r4, #16]
 800cb72:	3b01      	subs	r3, #1
 800cb74:	6123      	str	r3, [r4, #16]
 800cb76:	e6e8      	b.n	800c94a <_scanf_float+0x7e>
 800cb78:	1e6b      	subs	r3, r5, #1
 800cb7a:	2b06      	cmp	r3, #6
 800cb7c:	d824      	bhi.n	800cbc8 <_scanf_float+0x2fc>
 800cb7e:	2d02      	cmp	r5, #2
 800cb80:	d836      	bhi.n	800cbf0 <_scanf_float+0x324>
 800cb82:	9b01      	ldr	r3, [sp, #4]
 800cb84:	429e      	cmp	r6, r3
 800cb86:	f67f aee4 	bls.w	800c952 <_scanf_float+0x86>
 800cb8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cb8e:	463a      	mov	r2, r7
 800cb90:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cb94:	4640      	mov	r0, r8
 800cb96:	4798      	blx	r3
 800cb98:	6923      	ldr	r3, [r4, #16]
 800cb9a:	3b01      	subs	r3, #1
 800cb9c:	6123      	str	r3, [r4, #16]
 800cb9e:	e7f0      	b.n	800cb82 <_scanf_float+0x2b6>
 800cba0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cba4:	463a      	mov	r2, r7
 800cba6:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800cbaa:	4640      	mov	r0, r8
 800cbac:	4798      	blx	r3
 800cbae:	6923      	ldr	r3, [r4, #16]
 800cbb0:	3b01      	subs	r3, #1
 800cbb2:	6123      	str	r3, [r4, #16]
 800cbb4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cbb8:	fa5f fa8a 	uxtb.w	sl, sl
 800cbbc:	f1ba 0f02 	cmp.w	sl, #2
 800cbc0:	d1ee      	bne.n	800cba0 <_scanf_float+0x2d4>
 800cbc2:	3d03      	subs	r5, #3
 800cbc4:	b2ed      	uxtb	r5, r5
 800cbc6:	1b76      	subs	r6, r6, r5
 800cbc8:	6823      	ldr	r3, [r4, #0]
 800cbca:	05da      	lsls	r2, r3, #23
 800cbcc:	d52f      	bpl.n	800cc2e <_scanf_float+0x362>
 800cbce:	055b      	lsls	r3, r3, #21
 800cbd0:	d511      	bpl.n	800cbf6 <_scanf_float+0x32a>
 800cbd2:	9b01      	ldr	r3, [sp, #4]
 800cbd4:	429e      	cmp	r6, r3
 800cbd6:	f67f aebc 	bls.w	800c952 <_scanf_float+0x86>
 800cbda:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cbde:	463a      	mov	r2, r7
 800cbe0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cbe4:	4640      	mov	r0, r8
 800cbe6:	4798      	blx	r3
 800cbe8:	6923      	ldr	r3, [r4, #16]
 800cbea:	3b01      	subs	r3, #1
 800cbec:	6123      	str	r3, [r4, #16]
 800cbee:	e7f0      	b.n	800cbd2 <_scanf_float+0x306>
 800cbf0:	46aa      	mov	sl, r5
 800cbf2:	46b3      	mov	fp, r6
 800cbf4:	e7de      	b.n	800cbb4 <_scanf_float+0x2e8>
 800cbf6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800cbfa:	1e75      	subs	r5, r6, #1
 800cbfc:	6923      	ldr	r3, [r4, #16]
 800cbfe:	2965      	cmp	r1, #101	@ 0x65
 800cc00:	f103 33ff 	add.w	r3, r3, #4294967295
 800cc04:	6123      	str	r3, [r4, #16]
 800cc06:	d00c      	beq.n	800cc22 <_scanf_float+0x356>
 800cc08:	2945      	cmp	r1, #69	@ 0x45
 800cc0a:	d00a      	beq.n	800cc22 <_scanf_float+0x356>
 800cc0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cc10:	463a      	mov	r2, r7
 800cc12:	4640      	mov	r0, r8
 800cc14:	1eb5      	subs	r5, r6, #2
 800cc16:	4798      	blx	r3
 800cc18:	6923      	ldr	r3, [r4, #16]
 800cc1a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800cc1e:	3b01      	subs	r3, #1
 800cc20:	6123      	str	r3, [r4, #16]
 800cc22:	462e      	mov	r6, r5
 800cc24:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cc28:	463a      	mov	r2, r7
 800cc2a:	4640      	mov	r0, r8
 800cc2c:	4798      	blx	r3
 800cc2e:	6822      	ldr	r2, [r4, #0]
 800cc30:	f012 0210 	ands.w	r2, r2, #16
 800cc34:	d001      	beq.n	800cc3a <_scanf_float+0x36e>
 800cc36:	2000      	movs	r0, #0
 800cc38:	e68c      	b.n	800c954 <_scanf_float+0x88>
 800cc3a:	7032      	strb	r2, [r6, #0]
 800cc3c:	6823      	ldr	r3, [r4, #0]
 800cc3e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800cc42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cc46:	d11c      	bne.n	800cc82 <_scanf_float+0x3b6>
 800cc48:	9b02      	ldr	r3, [sp, #8]
 800cc4a:	454b      	cmp	r3, r9
 800cc4c:	eba3 0209 	sub.w	r2, r3, r9
 800cc50:	d123      	bne.n	800cc9a <_scanf_float+0x3ce>
 800cc52:	2200      	movs	r2, #0
 800cc54:	9901      	ldr	r1, [sp, #4]
 800cc56:	4640      	mov	r0, r8
 800cc58:	f002 fc8e 	bl	800f578 <_strtod_r>
 800cc5c:	6821      	ldr	r1, [r4, #0]
 800cc5e:	9b03      	ldr	r3, [sp, #12]
 800cc60:	f011 0f02 	tst.w	r1, #2
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	ec57 6b10 	vmov	r6, r7, d0
 800cc6a:	f103 0204 	add.w	r2, r3, #4
 800cc6e:	d01f      	beq.n	800ccb0 <_scanf_float+0x3e4>
 800cc70:	9903      	ldr	r1, [sp, #12]
 800cc72:	600a      	str	r2, [r1, #0]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	e9c3 6700 	strd	r6, r7, [r3]
 800cc7a:	68e3      	ldr	r3, [r4, #12]
 800cc7c:	3301      	adds	r3, #1
 800cc7e:	60e3      	str	r3, [r4, #12]
 800cc80:	e7d9      	b.n	800cc36 <_scanf_float+0x36a>
 800cc82:	9b04      	ldr	r3, [sp, #16]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d0e4      	beq.n	800cc52 <_scanf_float+0x386>
 800cc88:	9905      	ldr	r1, [sp, #20]
 800cc8a:	230a      	movs	r3, #10
 800cc8c:	4640      	mov	r0, r8
 800cc8e:	3101      	adds	r1, #1
 800cc90:	f002 fcf2 	bl	800f678 <_strtol_r>
 800cc94:	9b04      	ldr	r3, [sp, #16]
 800cc96:	9e05      	ldr	r6, [sp, #20]
 800cc98:	1ac2      	subs	r2, r0, r3
 800cc9a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800cc9e:	4912      	ldr	r1, [pc, #72]	@ (800cce8 <_scanf_float+0x41c>)
 800cca0:	429e      	cmp	r6, r3
 800cca2:	bf28      	it	cs
 800cca4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800cca8:	4630      	mov	r0, r6
 800ccaa:	f000 f953 	bl	800cf54 <siprintf>
 800ccae:	e7d0      	b.n	800cc52 <_scanf_float+0x386>
 800ccb0:	f011 0f04 	tst.w	r1, #4
 800ccb4:	9903      	ldr	r1, [sp, #12]
 800ccb6:	600a      	str	r2, [r1, #0]
 800ccb8:	d1dc      	bne.n	800cc74 <_scanf_float+0x3a8>
 800ccba:	681d      	ldr	r5, [r3, #0]
 800ccbc:	4632      	mov	r2, r6
 800ccbe:	463b      	mov	r3, r7
 800ccc0:	4630      	mov	r0, r6
 800ccc2:	4639      	mov	r1, r7
 800ccc4:	f7f3 ff42 	bl	8000b4c <__aeabi_dcmpun>
 800ccc8:	b128      	cbz	r0, 800ccd6 <_scanf_float+0x40a>
 800ccca:	4808      	ldr	r0, [pc, #32]	@ (800ccec <_scanf_float+0x420>)
 800cccc:	f000 faf4 	bl	800d2b8 <nanf>
 800ccd0:	ed85 0a00 	vstr	s0, [r5]
 800ccd4:	e7d1      	b.n	800cc7a <_scanf_float+0x3ae>
 800ccd6:	4630      	mov	r0, r6
 800ccd8:	4639      	mov	r1, r7
 800ccda:	f7f3 ff95 	bl	8000c08 <__aeabi_d2f>
 800ccde:	6028      	str	r0, [r5, #0]
 800cce0:	e7cb      	b.n	800cc7a <_scanf_float+0x3ae>
 800cce2:	f04f 0900 	mov.w	r9, #0
 800cce6:	e62a      	b.n	800c93e <_scanf_float+0x72>
 800cce8:	08010ad0 	.word	0x08010ad0
 800ccec:	08010e65 	.word	0x08010e65

0800ccf0 <std>:
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	b510      	push	{r4, lr}
 800ccf4:	4604      	mov	r4, r0
 800ccf6:	6083      	str	r3, [r0, #8]
 800ccf8:	8181      	strh	r1, [r0, #12]
 800ccfa:	4619      	mov	r1, r3
 800ccfc:	6643      	str	r3, [r0, #100]	@ 0x64
 800ccfe:	81c2      	strh	r2, [r0, #14]
 800cd00:	2208      	movs	r2, #8
 800cd02:	6183      	str	r3, [r0, #24]
 800cd04:	e9c0 3300 	strd	r3, r3, [r0]
 800cd08:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cd0c:	305c      	adds	r0, #92	@ 0x5c
 800cd0e:	f000 fa29 	bl	800d164 <memset>
 800cd12:	4b0d      	ldr	r3, [pc, #52]	@ (800cd48 <std+0x58>)
 800cd14:	6224      	str	r4, [r4, #32]
 800cd16:	6263      	str	r3, [r4, #36]	@ 0x24
 800cd18:	4b0c      	ldr	r3, [pc, #48]	@ (800cd4c <std+0x5c>)
 800cd1a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cd1c:	4b0c      	ldr	r3, [pc, #48]	@ (800cd50 <std+0x60>)
 800cd1e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cd20:	4b0c      	ldr	r3, [pc, #48]	@ (800cd54 <std+0x64>)
 800cd22:	6323      	str	r3, [r4, #48]	@ 0x30
 800cd24:	4b0c      	ldr	r3, [pc, #48]	@ (800cd58 <std+0x68>)
 800cd26:	429c      	cmp	r4, r3
 800cd28:	d006      	beq.n	800cd38 <std+0x48>
 800cd2a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cd2e:	4294      	cmp	r4, r2
 800cd30:	d002      	beq.n	800cd38 <std+0x48>
 800cd32:	33d0      	adds	r3, #208	@ 0xd0
 800cd34:	429c      	cmp	r4, r3
 800cd36:	d105      	bne.n	800cd44 <std+0x54>
 800cd38:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cd3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd40:	f000 ba9c 	b.w	800d27c <__retarget_lock_init_recursive>
 800cd44:	bd10      	pop	{r4, pc}
 800cd46:	bf00      	nop
 800cd48:	0800cf95 	.word	0x0800cf95
 800cd4c:	0800cfb7 	.word	0x0800cfb7
 800cd50:	0800cfef 	.word	0x0800cfef
 800cd54:	0800d013 	.word	0x0800d013
 800cd58:	200005e4 	.word	0x200005e4

0800cd5c <stdio_exit_handler>:
 800cd5c:	4a02      	ldr	r2, [pc, #8]	@ (800cd68 <stdio_exit_handler+0xc>)
 800cd5e:	4903      	ldr	r1, [pc, #12]	@ (800cd6c <stdio_exit_handler+0x10>)
 800cd60:	4803      	ldr	r0, [pc, #12]	@ (800cd70 <stdio_exit_handler+0x14>)
 800cd62:	f000 b869 	b.w	800ce38 <_fwalk_sglue>
 800cd66:	bf00      	nop
 800cd68:	20000080 	.word	0x20000080
 800cd6c:	0800fcb9 	.word	0x0800fcb9
 800cd70:	20000090 	.word	0x20000090

0800cd74 <cleanup_stdio>:
 800cd74:	6841      	ldr	r1, [r0, #4]
 800cd76:	4b0c      	ldr	r3, [pc, #48]	@ (800cda8 <cleanup_stdio+0x34>)
 800cd78:	4299      	cmp	r1, r3
 800cd7a:	b510      	push	{r4, lr}
 800cd7c:	4604      	mov	r4, r0
 800cd7e:	d001      	beq.n	800cd84 <cleanup_stdio+0x10>
 800cd80:	f002 ff9a 	bl	800fcb8 <_fflush_r>
 800cd84:	68a1      	ldr	r1, [r4, #8]
 800cd86:	4b09      	ldr	r3, [pc, #36]	@ (800cdac <cleanup_stdio+0x38>)
 800cd88:	4299      	cmp	r1, r3
 800cd8a:	d002      	beq.n	800cd92 <cleanup_stdio+0x1e>
 800cd8c:	4620      	mov	r0, r4
 800cd8e:	f002 ff93 	bl	800fcb8 <_fflush_r>
 800cd92:	68e1      	ldr	r1, [r4, #12]
 800cd94:	4b06      	ldr	r3, [pc, #24]	@ (800cdb0 <cleanup_stdio+0x3c>)
 800cd96:	4299      	cmp	r1, r3
 800cd98:	d004      	beq.n	800cda4 <cleanup_stdio+0x30>
 800cd9a:	4620      	mov	r0, r4
 800cd9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cda0:	f002 bf8a 	b.w	800fcb8 <_fflush_r>
 800cda4:	bd10      	pop	{r4, pc}
 800cda6:	bf00      	nop
 800cda8:	200005e4 	.word	0x200005e4
 800cdac:	2000064c 	.word	0x2000064c
 800cdb0:	200006b4 	.word	0x200006b4

0800cdb4 <global_stdio_init.part.0>:
 800cdb4:	b510      	push	{r4, lr}
 800cdb6:	4b0b      	ldr	r3, [pc, #44]	@ (800cde4 <global_stdio_init.part.0+0x30>)
 800cdb8:	2104      	movs	r1, #4
 800cdba:	4c0b      	ldr	r4, [pc, #44]	@ (800cde8 <global_stdio_init.part.0+0x34>)
 800cdbc:	4a0b      	ldr	r2, [pc, #44]	@ (800cdec <global_stdio_init.part.0+0x38>)
 800cdbe:	4620      	mov	r0, r4
 800cdc0:	601a      	str	r2, [r3, #0]
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	f7ff ff94 	bl	800ccf0 <std>
 800cdc8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cdcc:	2201      	movs	r2, #1
 800cdce:	2109      	movs	r1, #9
 800cdd0:	f7ff ff8e 	bl	800ccf0 <std>
 800cdd4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cdd8:	2202      	movs	r2, #2
 800cdda:	2112      	movs	r1, #18
 800cddc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cde0:	f7ff bf86 	b.w	800ccf0 <std>
 800cde4:	2000071c 	.word	0x2000071c
 800cde8:	200005e4 	.word	0x200005e4
 800cdec:	0800cd5d 	.word	0x0800cd5d

0800cdf0 <__sfp_lock_acquire>:
 800cdf0:	4801      	ldr	r0, [pc, #4]	@ (800cdf8 <__sfp_lock_acquire+0x8>)
 800cdf2:	f000 ba44 	b.w	800d27e <__retarget_lock_acquire_recursive>
 800cdf6:	bf00      	nop
 800cdf8:	20000725 	.word	0x20000725

0800cdfc <__sfp_lock_release>:
 800cdfc:	4801      	ldr	r0, [pc, #4]	@ (800ce04 <__sfp_lock_release+0x8>)
 800cdfe:	f000 ba3f 	b.w	800d280 <__retarget_lock_release_recursive>
 800ce02:	bf00      	nop
 800ce04:	20000725 	.word	0x20000725

0800ce08 <__sinit>:
 800ce08:	b510      	push	{r4, lr}
 800ce0a:	4604      	mov	r4, r0
 800ce0c:	f7ff fff0 	bl	800cdf0 <__sfp_lock_acquire>
 800ce10:	6a23      	ldr	r3, [r4, #32]
 800ce12:	b11b      	cbz	r3, 800ce1c <__sinit+0x14>
 800ce14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce18:	f7ff bff0 	b.w	800cdfc <__sfp_lock_release>
 800ce1c:	4b04      	ldr	r3, [pc, #16]	@ (800ce30 <__sinit+0x28>)
 800ce1e:	6223      	str	r3, [r4, #32]
 800ce20:	4b04      	ldr	r3, [pc, #16]	@ (800ce34 <__sinit+0x2c>)
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d1f5      	bne.n	800ce14 <__sinit+0xc>
 800ce28:	f7ff ffc4 	bl	800cdb4 <global_stdio_init.part.0>
 800ce2c:	e7f2      	b.n	800ce14 <__sinit+0xc>
 800ce2e:	bf00      	nop
 800ce30:	0800cd75 	.word	0x0800cd75
 800ce34:	2000071c 	.word	0x2000071c

0800ce38 <_fwalk_sglue>:
 800ce38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce3c:	4607      	mov	r7, r0
 800ce3e:	4688      	mov	r8, r1
 800ce40:	4614      	mov	r4, r2
 800ce42:	2600      	movs	r6, #0
 800ce44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ce48:	f1b9 0901 	subs.w	r9, r9, #1
 800ce4c:	d505      	bpl.n	800ce5a <_fwalk_sglue+0x22>
 800ce4e:	6824      	ldr	r4, [r4, #0]
 800ce50:	2c00      	cmp	r4, #0
 800ce52:	d1f7      	bne.n	800ce44 <_fwalk_sglue+0xc>
 800ce54:	4630      	mov	r0, r6
 800ce56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce5a:	89ab      	ldrh	r3, [r5, #12]
 800ce5c:	2b01      	cmp	r3, #1
 800ce5e:	d907      	bls.n	800ce70 <_fwalk_sglue+0x38>
 800ce60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ce64:	3301      	adds	r3, #1
 800ce66:	d003      	beq.n	800ce70 <_fwalk_sglue+0x38>
 800ce68:	4629      	mov	r1, r5
 800ce6a:	4638      	mov	r0, r7
 800ce6c:	47c0      	blx	r8
 800ce6e:	4306      	orrs	r6, r0
 800ce70:	3568      	adds	r5, #104	@ 0x68
 800ce72:	e7e9      	b.n	800ce48 <_fwalk_sglue+0x10>

0800ce74 <iprintf>:
 800ce74:	b40f      	push	{r0, r1, r2, r3}
 800ce76:	b507      	push	{r0, r1, r2, lr}
 800ce78:	4906      	ldr	r1, [pc, #24]	@ (800ce94 <iprintf+0x20>)
 800ce7a:	ab04      	add	r3, sp, #16
 800ce7c:	6808      	ldr	r0, [r1, #0]
 800ce7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce82:	6881      	ldr	r1, [r0, #8]
 800ce84:	9301      	str	r3, [sp, #4]
 800ce86:	f002 fd7b 	bl	800f980 <_vfiprintf_r>
 800ce8a:	b003      	add	sp, #12
 800ce8c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ce90:	b004      	add	sp, #16
 800ce92:	4770      	bx	lr
 800ce94:	2000008c 	.word	0x2000008c

0800ce98 <_puts_r>:
 800ce98:	6a03      	ldr	r3, [r0, #32]
 800ce9a:	b570      	push	{r4, r5, r6, lr}
 800ce9c:	4605      	mov	r5, r0
 800ce9e:	460e      	mov	r6, r1
 800cea0:	6884      	ldr	r4, [r0, #8]
 800cea2:	b90b      	cbnz	r3, 800cea8 <_puts_r+0x10>
 800cea4:	f7ff ffb0 	bl	800ce08 <__sinit>
 800cea8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ceaa:	07db      	lsls	r3, r3, #31
 800ceac:	d405      	bmi.n	800ceba <_puts_r+0x22>
 800ceae:	89a3      	ldrh	r3, [r4, #12]
 800ceb0:	0598      	lsls	r0, r3, #22
 800ceb2:	d402      	bmi.n	800ceba <_puts_r+0x22>
 800ceb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ceb6:	f000 f9e2 	bl	800d27e <__retarget_lock_acquire_recursive>
 800ceba:	89a3      	ldrh	r3, [r4, #12]
 800cebc:	0719      	lsls	r1, r3, #28
 800cebe:	d502      	bpl.n	800cec6 <_puts_r+0x2e>
 800cec0:	6923      	ldr	r3, [r4, #16]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d135      	bne.n	800cf32 <_puts_r+0x9a>
 800cec6:	4621      	mov	r1, r4
 800cec8:	4628      	mov	r0, r5
 800ceca:	f000 f8e5 	bl	800d098 <__swsetup_r>
 800cece:	b380      	cbz	r0, 800cf32 <_puts_r+0x9a>
 800ced0:	f04f 35ff 	mov.w	r5, #4294967295
 800ced4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ced6:	07da      	lsls	r2, r3, #31
 800ced8:	d405      	bmi.n	800cee6 <_puts_r+0x4e>
 800ceda:	89a3      	ldrh	r3, [r4, #12]
 800cedc:	059b      	lsls	r3, r3, #22
 800cede:	d402      	bmi.n	800cee6 <_puts_r+0x4e>
 800cee0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cee2:	f000 f9cd 	bl	800d280 <__retarget_lock_release_recursive>
 800cee6:	4628      	mov	r0, r5
 800cee8:	bd70      	pop	{r4, r5, r6, pc}
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	da04      	bge.n	800cef8 <_puts_r+0x60>
 800ceee:	69a2      	ldr	r2, [r4, #24]
 800cef0:	429a      	cmp	r2, r3
 800cef2:	dc17      	bgt.n	800cf24 <_puts_r+0x8c>
 800cef4:	290a      	cmp	r1, #10
 800cef6:	d015      	beq.n	800cf24 <_puts_r+0x8c>
 800cef8:	6823      	ldr	r3, [r4, #0]
 800cefa:	1c5a      	adds	r2, r3, #1
 800cefc:	6022      	str	r2, [r4, #0]
 800cefe:	7019      	strb	r1, [r3, #0]
 800cf00:	68a3      	ldr	r3, [r4, #8]
 800cf02:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cf06:	3b01      	subs	r3, #1
 800cf08:	60a3      	str	r3, [r4, #8]
 800cf0a:	2900      	cmp	r1, #0
 800cf0c:	d1ed      	bne.n	800ceea <_puts_r+0x52>
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	da11      	bge.n	800cf36 <_puts_r+0x9e>
 800cf12:	4622      	mov	r2, r4
 800cf14:	210a      	movs	r1, #10
 800cf16:	4628      	mov	r0, r5
 800cf18:	f000 f87f 	bl	800d01a <__swbuf_r>
 800cf1c:	3001      	adds	r0, #1
 800cf1e:	d0d7      	beq.n	800ced0 <_puts_r+0x38>
 800cf20:	250a      	movs	r5, #10
 800cf22:	e7d7      	b.n	800ced4 <_puts_r+0x3c>
 800cf24:	4622      	mov	r2, r4
 800cf26:	4628      	mov	r0, r5
 800cf28:	f000 f877 	bl	800d01a <__swbuf_r>
 800cf2c:	3001      	adds	r0, #1
 800cf2e:	d1e7      	bne.n	800cf00 <_puts_r+0x68>
 800cf30:	e7ce      	b.n	800ced0 <_puts_r+0x38>
 800cf32:	3e01      	subs	r6, #1
 800cf34:	e7e4      	b.n	800cf00 <_puts_r+0x68>
 800cf36:	6823      	ldr	r3, [r4, #0]
 800cf38:	1c5a      	adds	r2, r3, #1
 800cf3a:	6022      	str	r2, [r4, #0]
 800cf3c:	220a      	movs	r2, #10
 800cf3e:	701a      	strb	r2, [r3, #0]
 800cf40:	e7ee      	b.n	800cf20 <_puts_r+0x88>
	...

0800cf44 <puts>:
 800cf44:	4b02      	ldr	r3, [pc, #8]	@ (800cf50 <puts+0xc>)
 800cf46:	4601      	mov	r1, r0
 800cf48:	6818      	ldr	r0, [r3, #0]
 800cf4a:	f7ff bfa5 	b.w	800ce98 <_puts_r>
 800cf4e:	bf00      	nop
 800cf50:	2000008c 	.word	0x2000008c

0800cf54 <siprintf>:
 800cf54:	b40e      	push	{r1, r2, r3}
 800cf56:	b500      	push	{lr}
 800cf58:	b09c      	sub	sp, #112	@ 0x70
 800cf5a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800cf5e:	ab1d      	add	r3, sp, #116	@ 0x74
 800cf60:	9002      	str	r0, [sp, #8]
 800cf62:	9006      	str	r0, [sp, #24]
 800cf64:	9107      	str	r1, [sp, #28]
 800cf66:	9104      	str	r1, [sp, #16]
 800cf68:	4808      	ldr	r0, [pc, #32]	@ (800cf8c <siprintf+0x38>)
 800cf6a:	4909      	ldr	r1, [pc, #36]	@ (800cf90 <siprintf+0x3c>)
 800cf6c:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf70:	9105      	str	r1, [sp, #20]
 800cf72:	a902      	add	r1, sp, #8
 800cf74:	6800      	ldr	r0, [r0, #0]
 800cf76:	9301      	str	r3, [sp, #4]
 800cf78:	f002 fbdc 	bl	800f734 <_svfiprintf_r>
 800cf7c:	9b02      	ldr	r3, [sp, #8]
 800cf7e:	2200      	movs	r2, #0
 800cf80:	701a      	strb	r2, [r3, #0]
 800cf82:	b01c      	add	sp, #112	@ 0x70
 800cf84:	f85d eb04 	ldr.w	lr, [sp], #4
 800cf88:	b003      	add	sp, #12
 800cf8a:	4770      	bx	lr
 800cf8c:	2000008c 	.word	0x2000008c
 800cf90:	ffff0208 	.word	0xffff0208

0800cf94 <__sread>:
 800cf94:	b510      	push	{r4, lr}
 800cf96:	460c      	mov	r4, r1
 800cf98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf9c:	f000 f910 	bl	800d1c0 <_read_r>
 800cfa0:	2800      	cmp	r0, #0
 800cfa2:	bfab      	itete	ge
 800cfa4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cfa6:	89a3      	ldrhlt	r3, [r4, #12]
 800cfa8:	181b      	addge	r3, r3, r0
 800cfaa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cfae:	bfac      	ite	ge
 800cfb0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cfb2:	81a3      	strhlt	r3, [r4, #12]
 800cfb4:	bd10      	pop	{r4, pc}

0800cfb6 <__swrite>:
 800cfb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfba:	461f      	mov	r7, r3
 800cfbc:	898b      	ldrh	r3, [r1, #12]
 800cfbe:	4605      	mov	r5, r0
 800cfc0:	460c      	mov	r4, r1
 800cfc2:	05db      	lsls	r3, r3, #23
 800cfc4:	4616      	mov	r6, r2
 800cfc6:	d505      	bpl.n	800cfd4 <__swrite+0x1e>
 800cfc8:	2302      	movs	r3, #2
 800cfca:	2200      	movs	r2, #0
 800cfcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfd0:	f000 f8e4 	bl	800d19c <_lseek_r>
 800cfd4:	89a3      	ldrh	r3, [r4, #12]
 800cfd6:	4632      	mov	r2, r6
 800cfd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cfdc:	4628      	mov	r0, r5
 800cfde:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cfe2:	81a3      	strh	r3, [r4, #12]
 800cfe4:	463b      	mov	r3, r7
 800cfe6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cfea:	f000 b90b 	b.w	800d204 <_write_r>

0800cfee <__sseek>:
 800cfee:	b510      	push	{r4, lr}
 800cff0:	460c      	mov	r4, r1
 800cff2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cff6:	f000 f8d1 	bl	800d19c <_lseek_r>
 800cffa:	1c43      	adds	r3, r0, #1
 800cffc:	89a3      	ldrh	r3, [r4, #12]
 800cffe:	bf15      	itete	ne
 800d000:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d002:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d006:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d00a:	81a3      	strheq	r3, [r4, #12]
 800d00c:	bf18      	it	ne
 800d00e:	81a3      	strhne	r3, [r4, #12]
 800d010:	bd10      	pop	{r4, pc}

0800d012 <__sclose>:
 800d012:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d016:	f000 b8b1 	b.w	800d17c <_close_r>

0800d01a <__swbuf_r>:
 800d01a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d01c:	460e      	mov	r6, r1
 800d01e:	4614      	mov	r4, r2
 800d020:	4605      	mov	r5, r0
 800d022:	b118      	cbz	r0, 800d02c <__swbuf_r+0x12>
 800d024:	6a03      	ldr	r3, [r0, #32]
 800d026:	b90b      	cbnz	r3, 800d02c <__swbuf_r+0x12>
 800d028:	f7ff feee 	bl	800ce08 <__sinit>
 800d02c:	69a3      	ldr	r3, [r4, #24]
 800d02e:	60a3      	str	r3, [r4, #8]
 800d030:	89a3      	ldrh	r3, [r4, #12]
 800d032:	071a      	lsls	r2, r3, #28
 800d034:	d501      	bpl.n	800d03a <__swbuf_r+0x20>
 800d036:	6923      	ldr	r3, [r4, #16]
 800d038:	b943      	cbnz	r3, 800d04c <__swbuf_r+0x32>
 800d03a:	4621      	mov	r1, r4
 800d03c:	4628      	mov	r0, r5
 800d03e:	f000 f82b 	bl	800d098 <__swsetup_r>
 800d042:	b118      	cbz	r0, 800d04c <__swbuf_r+0x32>
 800d044:	f04f 37ff 	mov.w	r7, #4294967295
 800d048:	4638      	mov	r0, r7
 800d04a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d04c:	6823      	ldr	r3, [r4, #0]
 800d04e:	b2f6      	uxtb	r6, r6
 800d050:	6922      	ldr	r2, [r4, #16]
 800d052:	4637      	mov	r7, r6
 800d054:	1a98      	subs	r0, r3, r2
 800d056:	6963      	ldr	r3, [r4, #20]
 800d058:	4283      	cmp	r3, r0
 800d05a:	dc05      	bgt.n	800d068 <__swbuf_r+0x4e>
 800d05c:	4621      	mov	r1, r4
 800d05e:	4628      	mov	r0, r5
 800d060:	f002 fe2a 	bl	800fcb8 <_fflush_r>
 800d064:	2800      	cmp	r0, #0
 800d066:	d1ed      	bne.n	800d044 <__swbuf_r+0x2a>
 800d068:	68a3      	ldr	r3, [r4, #8]
 800d06a:	3b01      	subs	r3, #1
 800d06c:	60a3      	str	r3, [r4, #8]
 800d06e:	6823      	ldr	r3, [r4, #0]
 800d070:	1c5a      	adds	r2, r3, #1
 800d072:	6022      	str	r2, [r4, #0]
 800d074:	701e      	strb	r6, [r3, #0]
 800d076:	1c43      	adds	r3, r0, #1
 800d078:	6962      	ldr	r2, [r4, #20]
 800d07a:	429a      	cmp	r2, r3
 800d07c:	d004      	beq.n	800d088 <__swbuf_r+0x6e>
 800d07e:	89a3      	ldrh	r3, [r4, #12]
 800d080:	07db      	lsls	r3, r3, #31
 800d082:	d5e1      	bpl.n	800d048 <__swbuf_r+0x2e>
 800d084:	2e0a      	cmp	r6, #10
 800d086:	d1df      	bne.n	800d048 <__swbuf_r+0x2e>
 800d088:	4621      	mov	r1, r4
 800d08a:	4628      	mov	r0, r5
 800d08c:	f002 fe14 	bl	800fcb8 <_fflush_r>
 800d090:	2800      	cmp	r0, #0
 800d092:	d0d9      	beq.n	800d048 <__swbuf_r+0x2e>
 800d094:	e7d6      	b.n	800d044 <__swbuf_r+0x2a>
	...

0800d098 <__swsetup_r>:
 800d098:	b538      	push	{r3, r4, r5, lr}
 800d09a:	4b29      	ldr	r3, [pc, #164]	@ (800d140 <__swsetup_r+0xa8>)
 800d09c:	4605      	mov	r5, r0
 800d09e:	460c      	mov	r4, r1
 800d0a0:	6818      	ldr	r0, [r3, #0]
 800d0a2:	b118      	cbz	r0, 800d0ac <__swsetup_r+0x14>
 800d0a4:	6a03      	ldr	r3, [r0, #32]
 800d0a6:	b90b      	cbnz	r3, 800d0ac <__swsetup_r+0x14>
 800d0a8:	f7ff feae 	bl	800ce08 <__sinit>
 800d0ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0b0:	0719      	lsls	r1, r3, #28
 800d0b2:	d422      	bmi.n	800d0fa <__swsetup_r+0x62>
 800d0b4:	06da      	lsls	r2, r3, #27
 800d0b6:	d407      	bmi.n	800d0c8 <__swsetup_r+0x30>
 800d0b8:	2209      	movs	r2, #9
 800d0ba:	602a      	str	r2, [r5, #0]
 800d0bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d0c0:	f04f 30ff 	mov.w	r0, #4294967295
 800d0c4:	81a3      	strh	r3, [r4, #12]
 800d0c6:	e033      	b.n	800d130 <__swsetup_r+0x98>
 800d0c8:	0758      	lsls	r0, r3, #29
 800d0ca:	d512      	bpl.n	800d0f2 <__swsetup_r+0x5a>
 800d0cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d0ce:	b141      	cbz	r1, 800d0e2 <__swsetup_r+0x4a>
 800d0d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d0d4:	4299      	cmp	r1, r3
 800d0d6:	d002      	beq.n	800d0de <__swsetup_r+0x46>
 800d0d8:	4628      	mov	r0, r5
 800d0da:	f000 ff45 	bl	800df68 <_free_r>
 800d0de:	2300      	movs	r3, #0
 800d0e0:	6363      	str	r3, [r4, #52]	@ 0x34
 800d0e2:	89a3      	ldrh	r3, [r4, #12]
 800d0e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d0e8:	81a3      	strh	r3, [r4, #12]
 800d0ea:	2300      	movs	r3, #0
 800d0ec:	6063      	str	r3, [r4, #4]
 800d0ee:	6923      	ldr	r3, [r4, #16]
 800d0f0:	6023      	str	r3, [r4, #0]
 800d0f2:	89a3      	ldrh	r3, [r4, #12]
 800d0f4:	f043 0308 	orr.w	r3, r3, #8
 800d0f8:	81a3      	strh	r3, [r4, #12]
 800d0fa:	6923      	ldr	r3, [r4, #16]
 800d0fc:	b94b      	cbnz	r3, 800d112 <__swsetup_r+0x7a>
 800d0fe:	89a3      	ldrh	r3, [r4, #12]
 800d100:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d104:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d108:	d003      	beq.n	800d112 <__swsetup_r+0x7a>
 800d10a:	4621      	mov	r1, r4
 800d10c:	4628      	mov	r0, r5
 800d10e:	f002 fe20 	bl	800fd52 <__smakebuf_r>
 800d112:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d116:	f013 0201 	ands.w	r2, r3, #1
 800d11a:	d00a      	beq.n	800d132 <__swsetup_r+0x9a>
 800d11c:	2200      	movs	r2, #0
 800d11e:	60a2      	str	r2, [r4, #8]
 800d120:	6962      	ldr	r2, [r4, #20]
 800d122:	4252      	negs	r2, r2
 800d124:	61a2      	str	r2, [r4, #24]
 800d126:	6922      	ldr	r2, [r4, #16]
 800d128:	b942      	cbnz	r2, 800d13c <__swsetup_r+0xa4>
 800d12a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d12e:	d1c5      	bne.n	800d0bc <__swsetup_r+0x24>
 800d130:	bd38      	pop	{r3, r4, r5, pc}
 800d132:	0799      	lsls	r1, r3, #30
 800d134:	bf58      	it	pl
 800d136:	6962      	ldrpl	r2, [r4, #20]
 800d138:	60a2      	str	r2, [r4, #8]
 800d13a:	e7f4      	b.n	800d126 <__swsetup_r+0x8e>
 800d13c:	2000      	movs	r0, #0
 800d13e:	e7f7      	b.n	800d130 <__swsetup_r+0x98>
 800d140:	2000008c 	.word	0x2000008c

0800d144 <memcmp>:
 800d144:	3901      	subs	r1, #1
 800d146:	4402      	add	r2, r0
 800d148:	b510      	push	{r4, lr}
 800d14a:	4290      	cmp	r0, r2
 800d14c:	d101      	bne.n	800d152 <memcmp+0xe>
 800d14e:	2000      	movs	r0, #0
 800d150:	e005      	b.n	800d15e <memcmp+0x1a>
 800d152:	7803      	ldrb	r3, [r0, #0]
 800d154:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d158:	42a3      	cmp	r3, r4
 800d15a:	d001      	beq.n	800d160 <memcmp+0x1c>
 800d15c:	1b18      	subs	r0, r3, r4
 800d15e:	bd10      	pop	{r4, pc}
 800d160:	3001      	adds	r0, #1
 800d162:	e7f2      	b.n	800d14a <memcmp+0x6>

0800d164 <memset>:
 800d164:	4402      	add	r2, r0
 800d166:	4603      	mov	r3, r0
 800d168:	4293      	cmp	r3, r2
 800d16a:	d100      	bne.n	800d16e <memset+0xa>
 800d16c:	4770      	bx	lr
 800d16e:	f803 1b01 	strb.w	r1, [r3], #1
 800d172:	e7f9      	b.n	800d168 <memset+0x4>

0800d174 <_localeconv_r>:
 800d174:	4800      	ldr	r0, [pc, #0]	@ (800d178 <_localeconv_r+0x4>)
 800d176:	4770      	bx	lr
 800d178:	200001cc 	.word	0x200001cc

0800d17c <_close_r>:
 800d17c:	b538      	push	{r3, r4, r5, lr}
 800d17e:	2300      	movs	r3, #0
 800d180:	4d05      	ldr	r5, [pc, #20]	@ (800d198 <_close_r+0x1c>)
 800d182:	4604      	mov	r4, r0
 800d184:	4608      	mov	r0, r1
 800d186:	602b      	str	r3, [r5, #0]
 800d188:	f7f7 fa7e 	bl	8004688 <_close>
 800d18c:	1c43      	adds	r3, r0, #1
 800d18e:	d102      	bne.n	800d196 <_close_r+0x1a>
 800d190:	682b      	ldr	r3, [r5, #0]
 800d192:	b103      	cbz	r3, 800d196 <_close_r+0x1a>
 800d194:	6023      	str	r3, [r4, #0]
 800d196:	bd38      	pop	{r3, r4, r5, pc}
 800d198:	20000720 	.word	0x20000720

0800d19c <_lseek_r>:
 800d19c:	b538      	push	{r3, r4, r5, lr}
 800d19e:	4604      	mov	r4, r0
 800d1a0:	4d06      	ldr	r5, [pc, #24]	@ (800d1bc <_lseek_r+0x20>)
 800d1a2:	4608      	mov	r0, r1
 800d1a4:	4611      	mov	r1, r2
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	602a      	str	r2, [r5, #0]
 800d1aa:	461a      	mov	r2, r3
 800d1ac:	f7f7 fa93 	bl	80046d6 <_lseek>
 800d1b0:	1c43      	adds	r3, r0, #1
 800d1b2:	d102      	bne.n	800d1ba <_lseek_r+0x1e>
 800d1b4:	682b      	ldr	r3, [r5, #0]
 800d1b6:	b103      	cbz	r3, 800d1ba <_lseek_r+0x1e>
 800d1b8:	6023      	str	r3, [r4, #0]
 800d1ba:	bd38      	pop	{r3, r4, r5, pc}
 800d1bc:	20000720 	.word	0x20000720

0800d1c0 <_read_r>:
 800d1c0:	b538      	push	{r3, r4, r5, lr}
 800d1c2:	4604      	mov	r4, r0
 800d1c4:	4d06      	ldr	r5, [pc, #24]	@ (800d1e0 <_read_r+0x20>)
 800d1c6:	4608      	mov	r0, r1
 800d1c8:	4611      	mov	r1, r2
 800d1ca:	2200      	movs	r2, #0
 800d1cc:	602a      	str	r2, [r5, #0]
 800d1ce:	461a      	mov	r2, r3
 800d1d0:	f7f7 fa21 	bl	8004616 <_read>
 800d1d4:	1c43      	adds	r3, r0, #1
 800d1d6:	d102      	bne.n	800d1de <_read_r+0x1e>
 800d1d8:	682b      	ldr	r3, [r5, #0]
 800d1da:	b103      	cbz	r3, 800d1de <_read_r+0x1e>
 800d1dc:	6023      	str	r3, [r4, #0]
 800d1de:	bd38      	pop	{r3, r4, r5, pc}
 800d1e0:	20000720 	.word	0x20000720

0800d1e4 <_sbrk_r>:
 800d1e4:	b538      	push	{r3, r4, r5, lr}
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	4d05      	ldr	r5, [pc, #20]	@ (800d200 <_sbrk_r+0x1c>)
 800d1ea:	4604      	mov	r4, r0
 800d1ec:	4608      	mov	r0, r1
 800d1ee:	602b      	str	r3, [r5, #0]
 800d1f0:	f7f7 fa7e 	bl	80046f0 <_sbrk>
 800d1f4:	1c43      	adds	r3, r0, #1
 800d1f6:	d102      	bne.n	800d1fe <_sbrk_r+0x1a>
 800d1f8:	682b      	ldr	r3, [r5, #0]
 800d1fa:	b103      	cbz	r3, 800d1fe <_sbrk_r+0x1a>
 800d1fc:	6023      	str	r3, [r4, #0]
 800d1fe:	bd38      	pop	{r3, r4, r5, pc}
 800d200:	20000720 	.word	0x20000720

0800d204 <_write_r>:
 800d204:	b538      	push	{r3, r4, r5, lr}
 800d206:	4604      	mov	r4, r0
 800d208:	4d06      	ldr	r5, [pc, #24]	@ (800d224 <_write_r+0x20>)
 800d20a:	4608      	mov	r0, r1
 800d20c:	4611      	mov	r1, r2
 800d20e:	2200      	movs	r2, #0
 800d210:	602a      	str	r2, [r5, #0]
 800d212:	461a      	mov	r2, r3
 800d214:	f7f7 fa1c 	bl	8004650 <_write>
 800d218:	1c43      	adds	r3, r0, #1
 800d21a:	d102      	bne.n	800d222 <_write_r+0x1e>
 800d21c:	682b      	ldr	r3, [r5, #0]
 800d21e:	b103      	cbz	r3, 800d222 <_write_r+0x1e>
 800d220:	6023      	str	r3, [r4, #0]
 800d222:	bd38      	pop	{r3, r4, r5, pc}
 800d224:	20000720 	.word	0x20000720

0800d228 <__errno>:
 800d228:	4b01      	ldr	r3, [pc, #4]	@ (800d230 <__errno+0x8>)
 800d22a:	6818      	ldr	r0, [r3, #0]
 800d22c:	4770      	bx	lr
 800d22e:	bf00      	nop
 800d230:	2000008c 	.word	0x2000008c

0800d234 <__libc_init_array>:
 800d234:	b570      	push	{r4, r5, r6, lr}
 800d236:	4d0d      	ldr	r5, [pc, #52]	@ (800d26c <__libc_init_array+0x38>)
 800d238:	2600      	movs	r6, #0
 800d23a:	4c0d      	ldr	r4, [pc, #52]	@ (800d270 <__libc_init_array+0x3c>)
 800d23c:	1b64      	subs	r4, r4, r5
 800d23e:	10a4      	asrs	r4, r4, #2
 800d240:	42a6      	cmp	r6, r4
 800d242:	d109      	bne.n	800d258 <__libc_init_array+0x24>
 800d244:	4d0b      	ldr	r5, [pc, #44]	@ (800d274 <__libc_init_array+0x40>)
 800d246:	2600      	movs	r6, #0
 800d248:	4c0b      	ldr	r4, [pc, #44]	@ (800d278 <__libc_init_array+0x44>)
 800d24a:	f003 fa2f 	bl	80106ac <_init>
 800d24e:	1b64      	subs	r4, r4, r5
 800d250:	10a4      	asrs	r4, r4, #2
 800d252:	42a6      	cmp	r6, r4
 800d254:	d105      	bne.n	800d262 <__libc_init_array+0x2e>
 800d256:	bd70      	pop	{r4, r5, r6, pc}
 800d258:	f855 3b04 	ldr.w	r3, [r5], #4
 800d25c:	3601      	adds	r6, #1
 800d25e:	4798      	blx	r3
 800d260:	e7ee      	b.n	800d240 <__libc_init_array+0xc>
 800d262:	f855 3b04 	ldr.w	r3, [r5], #4
 800d266:	3601      	adds	r6, #1
 800d268:	4798      	blx	r3
 800d26a:	e7f2      	b.n	800d252 <__libc_init_array+0x1e>
 800d26c:	08010ed0 	.word	0x08010ed0
 800d270:	08010ed0 	.word	0x08010ed0
 800d274:	08010ed0 	.word	0x08010ed0
 800d278:	08010ed8 	.word	0x08010ed8

0800d27c <__retarget_lock_init_recursive>:
 800d27c:	4770      	bx	lr

0800d27e <__retarget_lock_acquire_recursive>:
 800d27e:	4770      	bx	lr

0800d280 <__retarget_lock_release_recursive>:
 800d280:	4770      	bx	lr

0800d282 <memchr>:
 800d282:	b2c9      	uxtb	r1, r1
 800d284:	4603      	mov	r3, r0
 800d286:	4402      	add	r2, r0
 800d288:	b510      	push	{r4, lr}
 800d28a:	4293      	cmp	r3, r2
 800d28c:	4618      	mov	r0, r3
 800d28e:	d101      	bne.n	800d294 <memchr+0x12>
 800d290:	2000      	movs	r0, #0
 800d292:	e003      	b.n	800d29c <memchr+0x1a>
 800d294:	7804      	ldrb	r4, [r0, #0]
 800d296:	3301      	adds	r3, #1
 800d298:	428c      	cmp	r4, r1
 800d29a:	d1f6      	bne.n	800d28a <memchr+0x8>
 800d29c:	bd10      	pop	{r4, pc}

0800d29e <memcpy>:
 800d29e:	440a      	add	r2, r1
 800d2a0:	1e43      	subs	r3, r0, #1
 800d2a2:	4291      	cmp	r1, r2
 800d2a4:	d100      	bne.n	800d2a8 <memcpy+0xa>
 800d2a6:	4770      	bx	lr
 800d2a8:	b510      	push	{r4, lr}
 800d2aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d2ae:	4291      	cmp	r1, r2
 800d2b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d2b4:	d1f9      	bne.n	800d2aa <memcpy+0xc>
 800d2b6:	bd10      	pop	{r4, pc}

0800d2b8 <nanf>:
 800d2b8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d2c0 <nanf+0x8>
 800d2bc:	4770      	bx	lr
 800d2be:	bf00      	nop
 800d2c0:	7fc00000 	.word	0x7fc00000

0800d2c4 <quorem>:
 800d2c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2c8:	6903      	ldr	r3, [r0, #16]
 800d2ca:	4607      	mov	r7, r0
 800d2cc:	690c      	ldr	r4, [r1, #16]
 800d2ce:	42a3      	cmp	r3, r4
 800d2d0:	f2c0 8083 	blt.w	800d3da <quorem+0x116>
 800d2d4:	3c01      	subs	r4, #1
 800d2d6:	f100 0514 	add.w	r5, r0, #20
 800d2da:	f101 0814 	add.w	r8, r1, #20
 800d2de:	00a3      	lsls	r3, r4, #2
 800d2e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d2e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d2e8:	9300      	str	r3, [sp, #0]
 800d2ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d2ee:	9301      	str	r3, [sp, #4]
 800d2f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d2f4:	3301      	adds	r3, #1
 800d2f6:	429a      	cmp	r2, r3
 800d2f8:	fbb2 f6f3 	udiv	r6, r2, r3
 800d2fc:	d331      	bcc.n	800d362 <quorem+0x9e>
 800d2fe:	f04f 0a00 	mov.w	sl, #0
 800d302:	46c4      	mov	ip, r8
 800d304:	46ae      	mov	lr, r5
 800d306:	46d3      	mov	fp, sl
 800d308:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d30c:	b298      	uxth	r0, r3
 800d30e:	45e1      	cmp	r9, ip
 800d310:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800d314:	fb06 a000 	mla	r0, r6, r0, sl
 800d318:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800d31c:	b280      	uxth	r0, r0
 800d31e:	fb06 2303 	mla	r3, r6, r3, r2
 800d322:	f8de 2000 	ldr.w	r2, [lr]
 800d326:	b292      	uxth	r2, r2
 800d328:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d32c:	eba2 0200 	sub.w	r2, r2, r0
 800d330:	b29b      	uxth	r3, r3
 800d332:	f8de 0000 	ldr.w	r0, [lr]
 800d336:	445a      	add	r2, fp
 800d338:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d33c:	b292      	uxth	r2, r2
 800d33e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d342:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d346:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d34a:	f84e 2b04 	str.w	r2, [lr], #4
 800d34e:	d2db      	bcs.n	800d308 <quorem+0x44>
 800d350:	9b00      	ldr	r3, [sp, #0]
 800d352:	58eb      	ldr	r3, [r5, r3]
 800d354:	b92b      	cbnz	r3, 800d362 <quorem+0x9e>
 800d356:	9b01      	ldr	r3, [sp, #4]
 800d358:	3b04      	subs	r3, #4
 800d35a:	429d      	cmp	r5, r3
 800d35c:	461a      	mov	r2, r3
 800d35e:	d330      	bcc.n	800d3c2 <quorem+0xfe>
 800d360:	613c      	str	r4, [r7, #16]
 800d362:	4638      	mov	r0, r7
 800d364:	f001 f910 	bl	800e588 <__mcmp>
 800d368:	2800      	cmp	r0, #0
 800d36a:	db26      	blt.n	800d3ba <quorem+0xf6>
 800d36c:	4629      	mov	r1, r5
 800d36e:	2000      	movs	r0, #0
 800d370:	f858 2b04 	ldr.w	r2, [r8], #4
 800d374:	f8d1 c000 	ldr.w	ip, [r1]
 800d378:	fa1f fe82 	uxth.w	lr, r2
 800d37c:	45c1      	cmp	r9, r8
 800d37e:	fa1f f38c 	uxth.w	r3, ip
 800d382:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d386:	eba3 030e 	sub.w	r3, r3, lr
 800d38a:	4403      	add	r3, r0
 800d38c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d390:	b29b      	uxth	r3, r3
 800d392:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d396:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d39a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d39e:	f841 3b04 	str.w	r3, [r1], #4
 800d3a2:	d2e5      	bcs.n	800d370 <quorem+0xac>
 800d3a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d3a8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d3ac:	b922      	cbnz	r2, 800d3b8 <quorem+0xf4>
 800d3ae:	3b04      	subs	r3, #4
 800d3b0:	429d      	cmp	r5, r3
 800d3b2:	461a      	mov	r2, r3
 800d3b4:	d30b      	bcc.n	800d3ce <quorem+0x10a>
 800d3b6:	613c      	str	r4, [r7, #16]
 800d3b8:	3601      	adds	r6, #1
 800d3ba:	4630      	mov	r0, r6
 800d3bc:	b003      	add	sp, #12
 800d3be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3c2:	6812      	ldr	r2, [r2, #0]
 800d3c4:	3b04      	subs	r3, #4
 800d3c6:	2a00      	cmp	r2, #0
 800d3c8:	d1ca      	bne.n	800d360 <quorem+0x9c>
 800d3ca:	3c01      	subs	r4, #1
 800d3cc:	e7c5      	b.n	800d35a <quorem+0x96>
 800d3ce:	6812      	ldr	r2, [r2, #0]
 800d3d0:	3b04      	subs	r3, #4
 800d3d2:	2a00      	cmp	r2, #0
 800d3d4:	d1ef      	bne.n	800d3b6 <quorem+0xf2>
 800d3d6:	3c01      	subs	r4, #1
 800d3d8:	e7ea      	b.n	800d3b0 <quorem+0xec>
 800d3da:	2000      	movs	r0, #0
 800d3dc:	e7ee      	b.n	800d3bc <quorem+0xf8>
	...

0800d3e0 <_dtoa_r>:
 800d3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3e4:	69c7      	ldr	r7, [r0, #28]
 800d3e6:	b099      	sub	sp, #100	@ 0x64
 800d3e8:	4683      	mov	fp, r0
 800d3ea:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800d3ec:	9109      	str	r1, [sp, #36]	@ 0x24
 800d3ee:	920e      	str	r2, [sp, #56]	@ 0x38
 800d3f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d3f2:	ec55 4b10 	vmov	r4, r5, d0
 800d3f6:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d3fa:	b97f      	cbnz	r7, 800d41c <_dtoa_r+0x3c>
 800d3fc:	2010      	movs	r0, #16
 800d3fe:	f7fe fd4d 	bl	800be9c <malloc>
 800d402:	4602      	mov	r2, r0
 800d404:	f8cb 001c 	str.w	r0, [fp, #28]
 800d408:	b920      	cbnz	r0, 800d414 <_dtoa_r+0x34>
 800d40a:	4ba7      	ldr	r3, [pc, #668]	@ (800d6a8 <_dtoa_r+0x2c8>)
 800d40c:	21ef      	movs	r1, #239	@ 0xef
 800d40e:	48a7      	ldr	r0, [pc, #668]	@ (800d6ac <_dtoa_r+0x2cc>)
 800d410:	f002 fd32 	bl	800fe78 <__assert_func>
 800d414:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d418:	6007      	str	r7, [r0, #0]
 800d41a:	60c7      	str	r7, [r0, #12]
 800d41c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d420:	6819      	ldr	r1, [r3, #0]
 800d422:	b159      	cbz	r1, 800d43c <_dtoa_r+0x5c>
 800d424:	685a      	ldr	r2, [r3, #4]
 800d426:	2301      	movs	r3, #1
 800d428:	4658      	mov	r0, fp
 800d42a:	4093      	lsls	r3, r2
 800d42c:	604a      	str	r2, [r1, #4]
 800d42e:	608b      	str	r3, [r1, #8]
 800d430:	f000 fe24 	bl	800e07c <_Bfree>
 800d434:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d438:	2200      	movs	r2, #0
 800d43a:	601a      	str	r2, [r3, #0]
 800d43c:	1e2b      	subs	r3, r5, #0
 800d43e:	bfb7      	itett	lt
 800d440:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d444:	2300      	movge	r3, #0
 800d446:	2201      	movlt	r2, #1
 800d448:	9303      	strlt	r3, [sp, #12]
 800d44a:	bfa8      	it	ge
 800d44c:	6033      	strge	r3, [r6, #0]
 800d44e:	9f03      	ldr	r7, [sp, #12]
 800d450:	4b97      	ldr	r3, [pc, #604]	@ (800d6b0 <_dtoa_r+0x2d0>)
 800d452:	bfb8      	it	lt
 800d454:	6032      	strlt	r2, [r6, #0]
 800d456:	43bb      	bics	r3, r7
 800d458:	d112      	bne.n	800d480 <_dtoa_r+0xa0>
 800d45a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d45e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d460:	6013      	str	r3, [r2, #0]
 800d462:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d466:	4323      	orrs	r3, r4
 800d468:	f000 854c 	beq.w	800df04 <_dtoa_r+0xb24>
 800d46c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d46e:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800d6c4 <_dtoa_r+0x2e4>
 800d472:	2b00      	cmp	r3, #0
 800d474:	f000 854e 	beq.w	800df14 <_dtoa_r+0xb34>
 800d478:	f10a 0303 	add.w	r3, sl, #3
 800d47c:	f000 bd48 	b.w	800df10 <_dtoa_r+0xb30>
 800d480:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d484:	2200      	movs	r2, #0
 800d486:	2300      	movs	r3, #0
 800d488:	ec51 0b17 	vmov	r0, r1, d7
 800d48c:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800d490:	f7f3 fb2a 	bl	8000ae8 <__aeabi_dcmpeq>
 800d494:	4680      	mov	r8, r0
 800d496:	b158      	cbz	r0, 800d4b0 <_dtoa_r+0xd0>
 800d498:	2301      	movs	r3, #1
 800d49a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d49c:	6013      	str	r3, [r2, #0]
 800d49e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d4a0:	b113      	cbz	r3, 800d4a8 <_dtoa_r+0xc8>
 800d4a2:	4b84      	ldr	r3, [pc, #528]	@ (800d6b4 <_dtoa_r+0x2d4>)
 800d4a4:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d4a6:	6013      	str	r3, [r2, #0]
 800d4a8:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800d6c8 <_dtoa_r+0x2e8>
 800d4ac:	f000 bd32 	b.w	800df14 <_dtoa_r+0xb34>
 800d4b0:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d4b4:	aa16      	add	r2, sp, #88	@ 0x58
 800d4b6:	a917      	add	r1, sp, #92	@ 0x5c
 800d4b8:	4658      	mov	r0, fp
 800d4ba:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d4be:	f001 f98b 	bl	800e7d8 <__d2b>
 800d4c2:	4681      	mov	r9, r0
 800d4c4:	2e00      	cmp	r6, #0
 800d4c6:	d075      	beq.n	800d5b4 <_dtoa_r+0x1d4>
 800d4c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d4ca:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d4ce:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800d4d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d4d6:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d4da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d4de:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d4e2:	4619      	mov	r1, r3
 800d4e4:	2200      	movs	r2, #0
 800d4e6:	4b74      	ldr	r3, [pc, #464]	@ (800d6b8 <_dtoa_r+0x2d8>)
 800d4e8:	f7f2 fede 	bl	80002a8 <__aeabi_dsub>
 800d4ec:	a368      	add	r3, pc, #416	@ (adr r3, 800d690 <_dtoa_r+0x2b0>)
 800d4ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4f2:	f7f3 f891 	bl	8000618 <__aeabi_dmul>
 800d4f6:	a368      	add	r3, pc, #416	@ (adr r3, 800d698 <_dtoa_r+0x2b8>)
 800d4f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4fc:	f7f2 fed6 	bl	80002ac <__adddf3>
 800d500:	4604      	mov	r4, r0
 800d502:	460d      	mov	r5, r1
 800d504:	4630      	mov	r0, r6
 800d506:	f7f3 f81d 	bl	8000544 <__aeabi_i2d>
 800d50a:	a365      	add	r3, pc, #404	@ (adr r3, 800d6a0 <_dtoa_r+0x2c0>)
 800d50c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d510:	f7f3 f882 	bl	8000618 <__aeabi_dmul>
 800d514:	4602      	mov	r2, r0
 800d516:	460b      	mov	r3, r1
 800d518:	4620      	mov	r0, r4
 800d51a:	4629      	mov	r1, r5
 800d51c:	f7f2 fec6 	bl	80002ac <__adddf3>
 800d520:	4604      	mov	r4, r0
 800d522:	460d      	mov	r5, r1
 800d524:	f7f3 fb28 	bl	8000b78 <__aeabi_d2iz>
 800d528:	2200      	movs	r2, #0
 800d52a:	4607      	mov	r7, r0
 800d52c:	2300      	movs	r3, #0
 800d52e:	4620      	mov	r0, r4
 800d530:	4629      	mov	r1, r5
 800d532:	f7f3 fae3 	bl	8000afc <__aeabi_dcmplt>
 800d536:	b140      	cbz	r0, 800d54a <_dtoa_r+0x16a>
 800d538:	4638      	mov	r0, r7
 800d53a:	f7f3 f803 	bl	8000544 <__aeabi_i2d>
 800d53e:	4622      	mov	r2, r4
 800d540:	462b      	mov	r3, r5
 800d542:	f7f3 fad1 	bl	8000ae8 <__aeabi_dcmpeq>
 800d546:	b900      	cbnz	r0, 800d54a <_dtoa_r+0x16a>
 800d548:	3f01      	subs	r7, #1
 800d54a:	2f16      	cmp	r7, #22
 800d54c:	d851      	bhi.n	800d5f2 <_dtoa_r+0x212>
 800d54e:	4b5b      	ldr	r3, [pc, #364]	@ (800d6bc <_dtoa_r+0x2dc>)
 800d550:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d554:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d55c:	f7f3 face 	bl	8000afc <__aeabi_dcmplt>
 800d560:	2800      	cmp	r0, #0
 800d562:	d048      	beq.n	800d5f6 <_dtoa_r+0x216>
 800d564:	3f01      	subs	r7, #1
 800d566:	2300      	movs	r3, #0
 800d568:	9312      	str	r3, [sp, #72]	@ 0x48
 800d56a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d56c:	1b9b      	subs	r3, r3, r6
 800d56e:	1e5a      	subs	r2, r3, #1
 800d570:	bf46      	itte	mi
 800d572:	f1c3 0801 	rsbmi	r8, r3, #1
 800d576:	2300      	movmi	r3, #0
 800d578:	f04f 0800 	movpl.w	r8, #0
 800d57c:	9208      	str	r2, [sp, #32]
 800d57e:	bf48      	it	mi
 800d580:	9308      	strmi	r3, [sp, #32]
 800d582:	2f00      	cmp	r7, #0
 800d584:	db39      	blt.n	800d5fa <_dtoa_r+0x21a>
 800d586:	9b08      	ldr	r3, [sp, #32]
 800d588:	970f      	str	r7, [sp, #60]	@ 0x3c
 800d58a:	443b      	add	r3, r7
 800d58c:	9308      	str	r3, [sp, #32]
 800d58e:	2300      	movs	r3, #0
 800d590:	930a      	str	r3, [sp, #40]	@ 0x28
 800d592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d594:	2b09      	cmp	r3, #9
 800d596:	d864      	bhi.n	800d662 <_dtoa_r+0x282>
 800d598:	2b05      	cmp	r3, #5
 800d59a:	bfc5      	ittet	gt
 800d59c:	3b04      	subgt	r3, #4
 800d59e:	2400      	movgt	r4, #0
 800d5a0:	2401      	movle	r4, #1
 800d5a2:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800d5a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5a6:	3b02      	subs	r3, #2
 800d5a8:	2b03      	cmp	r3, #3
 800d5aa:	d865      	bhi.n	800d678 <_dtoa_r+0x298>
 800d5ac:	e8df f003 	tbb	[pc, r3]
 800d5b0:	5737392c 	.word	0x5737392c
 800d5b4:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800d5b8:	441e      	add	r6, r3
 800d5ba:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d5be:	2b20      	cmp	r3, #32
 800d5c0:	bfc9      	itett	gt
 800d5c2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d5c6:	f1c3 0320 	rsble	r3, r3, #32
 800d5ca:	409f      	lslgt	r7, r3
 800d5cc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d5d0:	bfd8      	it	le
 800d5d2:	fa04 f003 	lslle.w	r0, r4, r3
 800d5d6:	f106 36ff 	add.w	r6, r6, #4294967295
 800d5da:	bfc4      	itt	gt
 800d5dc:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d5e0:	ea47 0003 	orrgt.w	r0, r7, r3
 800d5e4:	f7f2 ff9e 	bl	8000524 <__aeabi_ui2d>
 800d5e8:	2201      	movs	r2, #1
 800d5ea:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d5ee:	9214      	str	r2, [sp, #80]	@ 0x50
 800d5f0:	e777      	b.n	800d4e2 <_dtoa_r+0x102>
 800d5f2:	2301      	movs	r3, #1
 800d5f4:	e7b8      	b.n	800d568 <_dtoa_r+0x188>
 800d5f6:	9012      	str	r0, [sp, #72]	@ 0x48
 800d5f8:	e7b7      	b.n	800d56a <_dtoa_r+0x18a>
 800d5fa:	427b      	negs	r3, r7
 800d5fc:	eba8 0807 	sub.w	r8, r8, r7
 800d600:	930a      	str	r3, [sp, #40]	@ 0x28
 800d602:	2300      	movs	r3, #0
 800d604:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d606:	e7c4      	b.n	800d592 <_dtoa_r+0x1b2>
 800d608:	2300      	movs	r3, #0
 800d60a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d60c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d60e:	2b00      	cmp	r3, #0
 800d610:	dc35      	bgt.n	800d67e <_dtoa_r+0x29e>
 800d612:	2301      	movs	r3, #1
 800d614:	461a      	mov	r2, r3
 800d616:	9300      	str	r3, [sp, #0]
 800d618:	9307      	str	r3, [sp, #28]
 800d61a:	920e      	str	r2, [sp, #56]	@ 0x38
 800d61c:	e00b      	b.n	800d636 <_dtoa_r+0x256>
 800d61e:	2301      	movs	r3, #1
 800d620:	e7f3      	b.n	800d60a <_dtoa_r+0x22a>
 800d622:	2300      	movs	r3, #0
 800d624:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d626:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d628:	18fb      	adds	r3, r7, r3
 800d62a:	9300      	str	r3, [sp, #0]
 800d62c:	3301      	adds	r3, #1
 800d62e:	2b01      	cmp	r3, #1
 800d630:	9307      	str	r3, [sp, #28]
 800d632:	bfb8      	it	lt
 800d634:	2301      	movlt	r3, #1
 800d636:	f8db 001c 	ldr.w	r0, [fp, #28]
 800d63a:	2100      	movs	r1, #0
 800d63c:	2204      	movs	r2, #4
 800d63e:	f102 0514 	add.w	r5, r2, #20
 800d642:	429d      	cmp	r5, r3
 800d644:	d91f      	bls.n	800d686 <_dtoa_r+0x2a6>
 800d646:	6041      	str	r1, [r0, #4]
 800d648:	4658      	mov	r0, fp
 800d64a:	f000 fcd7 	bl	800dffc <_Balloc>
 800d64e:	4682      	mov	sl, r0
 800d650:	2800      	cmp	r0, #0
 800d652:	d13b      	bne.n	800d6cc <_dtoa_r+0x2ec>
 800d654:	4b1a      	ldr	r3, [pc, #104]	@ (800d6c0 <_dtoa_r+0x2e0>)
 800d656:	4602      	mov	r2, r0
 800d658:	f240 11af 	movw	r1, #431	@ 0x1af
 800d65c:	e6d7      	b.n	800d40e <_dtoa_r+0x2e>
 800d65e:	2301      	movs	r3, #1
 800d660:	e7e0      	b.n	800d624 <_dtoa_r+0x244>
 800d662:	2401      	movs	r4, #1
 800d664:	2300      	movs	r3, #0
 800d666:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d668:	9309      	str	r3, [sp, #36]	@ 0x24
 800d66a:	f04f 33ff 	mov.w	r3, #4294967295
 800d66e:	2200      	movs	r2, #0
 800d670:	9300      	str	r3, [sp, #0]
 800d672:	9307      	str	r3, [sp, #28]
 800d674:	2312      	movs	r3, #18
 800d676:	e7d0      	b.n	800d61a <_dtoa_r+0x23a>
 800d678:	2301      	movs	r3, #1
 800d67a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d67c:	e7f5      	b.n	800d66a <_dtoa_r+0x28a>
 800d67e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d680:	9300      	str	r3, [sp, #0]
 800d682:	9307      	str	r3, [sp, #28]
 800d684:	e7d7      	b.n	800d636 <_dtoa_r+0x256>
 800d686:	3101      	adds	r1, #1
 800d688:	0052      	lsls	r2, r2, #1
 800d68a:	e7d8      	b.n	800d63e <_dtoa_r+0x25e>
 800d68c:	f3af 8000 	nop.w
 800d690:	636f4361 	.word	0x636f4361
 800d694:	3fd287a7 	.word	0x3fd287a7
 800d698:	8b60c8b3 	.word	0x8b60c8b3
 800d69c:	3fc68a28 	.word	0x3fc68a28
 800d6a0:	509f79fb 	.word	0x509f79fb
 800d6a4:	3fd34413 	.word	0x3fd34413
 800d6a8:	08010ae2 	.word	0x08010ae2
 800d6ac:	08010af9 	.word	0x08010af9
 800d6b0:	7ff00000 	.word	0x7ff00000
 800d6b4:	08010aad 	.word	0x08010aad
 800d6b8:	3ff80000 	.word	0x3ff80000
 800d6bc:	08010bf0 	.word	0x08010bf0
 800d6c0:	08010b51 	.word	0x08010b51
 800d6c4:	08010ade 	.word	0x08010ade
 800d6c8:	08010aac 	.word	0x08010aac
 800d6cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d6d0:	6018      	str	r0, [r3, #0]
 800d6d2:	9b07      	ldr	r3, [sp, #28]
 800d6d4:	2b0e      	cmp	r3, #14
 800d6d6:	f200 80a4 	bhi.w	800d822 <_dtoa_r+0x442>
 800d6da:	2c00      	cmp	r4, #0
 800d6dc:	f000 80a1 	beq.w	800d822 <_dtoa_r+0x442>
 800d6e0:	2f00      	cmp	r7, #0
 800d6e2:	dd33      	ble.n	800d74c <_dtoa_r+0x36c>
 800d6e4:	f007 020f 	and.w	r2, r7, #15
 800d6e8:	4bac      	ldr	r3, [pc, #688]	@ (800d99c <_dtoa_r+0x5bc>)
 800d6ea:	05f8      	lsls	r0, r7, #23
 800d6ec:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d6f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d6f4:	ed93 7b00 	vldr	d7, [r3]
 800d6f8:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d6fc:	d516      	bpl.n	800d72c <_dtoa_r+0x34c>
 800d6fe:	4ba8      	ldr	r3, [pc, #672]	@ (800d9a0 <_dtoa_r+0x5c0>)
 800d700:	f004 040f 	and.w	r4, r4, #15
 800d704:	2603      	movs	r6, #3
 800d706:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d70a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d70e:	f7f3 f8ad 	bl	800086c <__aeabi_ddiv>
 800d712:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d716:	4da2      	ldr	r5, [pc, #648]	@ (800d9a0 <_dtoa_r+0x5c0>)
 800d718:	b954      	cbnz	r4, 800d730 <_dtoa_r+0x350>
 800d71a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d71e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d722:	f7f3 f8a3 	bl	800086c <__aeabi_ddiv>
 800d726:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d72a:	e028      	b.n	800d77e <_dtoa_r+0x39e>
 800d72c:	2602      	movs	r6, #2
 800d72e:	e7f2      	b.n	800d716 <_dtoa_r+0x336>
 800d730:	07e1      	lsls	r1, r4, #31
 800d732:	d508      	bpl.n	800d746 <_dtoa_r+0x366>
 800d734:	3601      	adds	r6, #1
 800d736:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d73a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d73e:	f7f2 ff6b 	bl	8000618 <__aeabi_dmul>
 800d742:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d746:	1064      	asrs	r4, r4, #1
 800d748:	3508      	adds	r5, #8
 800d74a:	e7e5      	b.n	800d718 <_dtoa_r+0x338>
 800d74c:	f000 80d2 	beq.w	800d8f4 <_dtoa_r+0x514>
 800d750:	427c      	negs	r4, r7
 800d752:	4b92      	ldr	r3, [pc, #584]	@ (800d99c <_dtoa_r+0x5bc>)
 800d754:	4d92      	ldr	r5, [pc, #584]	@ (800d9a0 <_dtoa_r+0x5c0>)
 800d756:	2602      	movs	r6, #2
 800d758:	f004 020f 	and.w	r2, r4, #15
 800d75c:	1124      	asrs	r4, r4, #4
 800d75e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d762:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d76a:	f7f2 ff55 	bl	8000618 <__aeabi_dmul>
 800d76e:	2300      	movs	r3, #0
 800d770:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d774:	2c00      	cmp	r4, #0
 800d776:	f040 80b2 	bne.w	800d8de <_dtoa_r+0x4fe>
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d1d3      	bne.n	800d726 <_dtoa_r+0x346>
 800d77e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d780:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d784:	2b00      	cmp	r3, #0
 800d786:	f000 80b7 	beq.w	800d8f8 <_dtoa_r+0x518>
 800d78a:	2200      	movs	r2, #0
 800d78c:	4b85      	ldr	r3, [pc, #532]	@ (800d9a4 <_dtoa_r+0x5c4>)
 800d78e:	4620      	mov	r0, r4
 800d790:	4629      	mov	r1, r5
 800d792:	f7f3 f9b3 	bl	8000afc <__aeabi_dcmplt>
 800d796:	2800      	cmp	r0, #0
 800d798:	f000 80ae 	beq.w	800d8f8 <_dtoa_r+0x518>
 800d79c:	9b07      	ldr	r3, [sp, #28]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	f000 80aa 	beq.w	800d8f8 <_dtoa_r+0x518>
 800d7a4:	9b00      	ldr	r3, [sp, #0]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	dd37      	ble.n	800d81a <_dtoa_r+0x43a>
 800d7aa:	1e7b      	subs	r3, r7, #1
 800d7ac:	4620      	mov	r0, r4
 800d7ae:	2200      	movs	r2, #0
 800d7b0:	4629      	mov	r1, r5
 800d7b2:	9304      	str	r3, [sp, #16]
 800d7b4:	3601      	adds	r6, #1
 800d7b6:	4b7c      	ldr	r3, [pc, #496]	@ (800d9a8 <_dtoa_r+0x5c8>)
 800d7b8:	f7f2 ff2e 	bl	8000618 <__aeabi_dmul>
 800d7bc:	9c00      	ldr	r4, [sp, #0]
 800d7be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d7c2:	4630      	mov	r0, r6
 800d7c4:	f7f2 febe 	bl	8000544 <__aeabi_i2d>
 800d7c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d7cc:	f7f2 ff24 	bl	8000618 <__aeabi_dmul>
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	4b76      	ldr	r3, [pc, #472]	@ (800d9ac <_dtoa_r+0x5cc>)
 800d7d4:	f7f2 fd6a 	bl	80002ac <__adddf3>
 800d7d8:	4605      	mov	r5, r0
 800d7da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d7de:	2c00      	cmp	r4, #0
 800d7e0:	f040 808d 	bne.w	800d8fe <_dtoa_r+0x51e>
 800d7e4:	2200      	movs	r2, #0
 800d7e6:	4b72      	ldr	r3, [pc, #456]	@ (800d9b0 <_dtoa_r+0x5d0>)
 800d7e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d7ec:	f7f2 fd5c 	bl	80002a8 <__aeabi_dsub>
 800d7f0:	4602      	mov	r2, r0
 800d7f2:	460b      	mov	r3, r1
 800d7f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d7f8:	462a      	mov	r2, r5
 800d7fa:	4633      	mov	r3, r6
 800d7fc:	f7f3 f99c 	bl	8000b38 <__aeabi_dcmpgt>
 800d800:	2800      	cmp	r0, #0
 800d802:	f040 828b 	bne.w	800dd1c <_dtoa_r+0x93c>
 800d806:	462a      	mov	r2, r5
 800d808:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d80c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d810:	f7f3 f974 	bl	8000afc <__aeabi_dcmplt>
 800d814:	2800      	cmp	r0, #0
 800d816:	f040 8128 	bne.w	800da6a <_dtoa_r+0x68a>
 800d81a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800d81e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800d822:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d824:	2b00      	cmp	r3, #0
 800d826:	f2c0 815a 	blt.w	800dade <_dtoa_r+0x6fe>
 800d82a:	2f0e      	cmp	r7, #14
 800d82c:	f300 8157 	bgt.w	800dade <_dtoa_r+0x6fe>
 800d830:	4b5a      	ldr	r3, [pc, #360]	@ (800d99c <_dtoa_r+0x5bc>)
 800d832:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d836:	ed93 7b00 	vldr	d7, [r3]
 800d83a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	ed8d 7b00 	vstr	d7, [sp]
 800d842:	da03      	bge.n	800d84c <_dtoa_r+0x46c>
 800d844:	9b07      	ldr	r3, [sp, #28]
 800d846:	2b00      	cmp	r3, #0
 800d848:	f340 8101 	ble.w	800da4e <_dtoa_r+0x66e>
 800d84c:	4656      	mov	r6, sl
 800d84e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d852:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d856:	4620      	mov	r0, r4
 800d858:	4629      	mov	r1, r5
 800d85a:	f7f3 f807 	bl	800086c <__aeabi_ddiv>
 800d85e:	f7f3 f98b 	bl	8000b78 <__aeabi_d2iz>
 800d862:	4680      	mov	r8, r0
 800d864:	f7f2 fe6e 	bl	8000544 <__aeabi_i2d>
 800d868:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d86c:	f7f2 fed4 	bl	8000618 <__aeabi_dmul>
 800d870:	4602      	mov	r2, r0
 800d872:	4620      	mov	r0, r4
 800d874:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d878:	460b      	mov	r3, r1
 800d87a:	4629      	mov	r1, r5
 800d87c:	f7f2 fd14 	bl	80002a8 <__aeabi_dsub>
 800d880:	9d07      	ldr	r5, [sp, #28]
 800d882:	f806 4b01 	strb.w	r4, [r6], #1
 800d886:	eba6 040a 	sub.w	r4, r6, sl
 800d88a:	4602      	mov	r2, r0
 800d88c:	460b      	mov	r3, r1
 800d88e:	42a5      	cmp	r5, r4
 800d890:	f040 8117 	bne.w	800dac2 <_dtoa_r+0x6e2>
 800d894:	f7f2 fd0a 	bl	80002ac <__adddf3>
 800d898:	4604      	mov	r4, r0
 800d89a:	460d      	mov	r5, r1
 800d89c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d8a0:	f7f3 f94a 	bl	8000b38 <__aeabi_dcmpgt>
 800d8a4:	2800      	cmp	r0, #0
 800d8a6:	f040 80f9 	bne.w	800da9c <_dtoa_r+0x6bc>
 800d8aa:	4620      	mov	r0, r4
 800d8ac:	4629      	mov	r1, r5
 800d8ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d8b2:	f7f3 f919 	bl	8000ae8 <__aeabi_dcmpeq>
 800d8b6:	b118      	cbz	r0, 800d8c0 <_dtoa_r+0x4e0>
 800d8b8:	f018 0f01 	tst.w	r8, #1
 800d8bc:	f040 80ee 	bne.w	800da9c <_dtoa_r+0x6bc>
 800d8c0:	4649      	mov	r1, r9
 800d8c2:	4658      	mov	r0, fp
 800d8c4:	f000 fbda 	bl	800e07c <_Bfree>
 800d8c8:	2300      	movs	r3, #0
 800d8ca:	3701      	adds	r7, #1
 800d8cc:	7033      	strb	r3, [r6, #0]
 800d8ce:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d8d0:	601f      	str	r7, [r3, #0]
 800d8d2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	f000 831d 	beq.w	800df14 <_dtoa_r+0xb34>
 800d8da:	601e      	str	r6, [r3, #0]
 800d8dc:	e31a      	b.n	800df14 <_dtoa_r+0xb34>
 800d8de:	07e2      	lsls	r2, r4, #31
 800d8e0:	d505      	bpl.n	800d8ee <_dtoa_r+0x50e>
 800d8e2:	3601      	adds	r6, #1
 800d8e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d8e8:	f7f2 fe96 	bl	8000618 <__aeabi_dmul>
 800d8ec:	2301      	movs	r3, #1
 800d8ee:	1064      	asrs	r4, r4, #1
 800d8f0:	3508      	adds	r5, #8
 800d8f2:	e73f      	b.n	800d774 <_dtoa_r+0x394>
 800d8f4:	2602      	movs	r6, #2
 800d8f6:	e742      	b.n	800d77e <_dtoa_r+0x39e>
 800d8f8:	9c07      	ldr	r4, [sp, #28]
 800d8fa:	9704      	str	r7, [sp, #16]
 800d8fc:	e761      	b.n	800d7c2 <_dtoa_r+0x3e2>
 800d8fe:	4b27      	ldr	r3, [pc, #156]	@ (800d99c <_dtoa_r+0x5bc>)
 800d900:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d902:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d906:	4454      	add	r4, sl
 800d908:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d90c:	2900      	cmp	r1, #0
 800d90e:	d053      	beq.n	800d9b8 <_dtoa_r+0x5d8>
 800d910:	2000      	movs	r0, #0
 800d912:	4928      	ldr	r1, [pc, #160]	@ (800d9b4 <_dtoa_r+0x5d4>)
 800d914:	f7f2 ffaa 	bl	800086c <__aeabi_ddiv>
 800d918:	4633      	mov	r3, r6
 800d91a:	4656      	mov	r6, sl
 800d91c:	462a      	mov	r2, r5
 800d91e:	f7f2 fcc3 	bl	80002a8 <__aeabi_dsub>
 800d922:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d926:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d92a:	f7f3 f925 	bl	8000b78 <__aeabi_d2iz>
 800d92e:	4605      	mov	r5, r0
 800d930:	f7f2 fe08 	bl	8000544 <__aeabi_i2d>
 800d934:	4602      	mov	r2, r0
 800d936:	460b      	mov	r3, r1
 800d938:	3530      	adds	r5, #48	@ 0x30
 800d93a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d93e:	f7f2 fcb3 	bl	80002a8 <__aeabi_dsub>
 800d942:	4602      	mov	r2, r0
 800d944:	460b      	mov	r3, r1
 800d946:	f806 5b01 	strb.w	r5, [r6], #1
 800d94a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d94e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d952:	f7f3 f8d3 	bl	8000afc <__aeabi_dcmplt>
 800d956:	2800      	cmp	r0, #0
 800d958:	d171      	bne.n	800da3e <_dtoa_r+0x65e>
 800d95a:	2000      	movs	r0, #0
 800d95c:	4911      	ldr	r1, [pc, #68]	@ (800d9a4 <_dtoa_r+0x5c4>)
 800d95e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d962:	f7f2 fca1 	bl	80002a8 <__aeabi_dsub>
 800d966:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d96a:	f7f3 f8c7 	bl	8000afc <__aeabi_dcmplt>
 800d96e:	2800      	cmp	r0, #0
 800d970:	f040 8095 	bne.w	800da9e <_dtoa_r+0x6be>
 800d974:	42a6      	cmp	r6, r4
 800d976:	f43f af50 	beq.w	800d81a <_dtoa_r+0x43a>
 800d97a:	2200      	movs	r2, #0
 800d97c:	4b0a      	ldr	r3, [pc, #40]	@ (800d9a8 <_dtoa_r+0x5c8>)
 800d97e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d982:	f7f2 fe49 	bl	8000618 <__aeabi_dmul>
 800d986:	2200      	movs	r2, #0
 800d988:	4b07      	ldr	r3, [pc, #28]	@ (800d9a8 <_dtoa_r+0x5c8>)
 800d98a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d98e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d992:	f7f2 fe41 	bl	8000618 <__aeabi_dmul>
 800d996:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d99a:	e7c4      	b.n	800d926 <_dtoa_r+0x546>
 800d99c:	08010bf0 	.word	0x08010bf0
 800d9a0:	08010bc8 	.word	0x08010bc8
 800d9a4:	3ff00000 	.word	0x3ff00000
 800d9a8:	40240000 	.word	0x40240000
 800d9ac:	401c0000 	.word	0x401c0000
 800d9b0:	40140000 	.word	0x40140000
 800d9b4:	3fe00000 	.word	0x3fe00000
 800d9b8:	4631      	mov	r1, r6
 800d9ba:	4656      	mov	r6, sl
 800d9bc:	4628      	mov	r0, r5
 800d9be:	f7f2 fe2b 	bl	8000618 <__aeabi_dmul>
 800d9c2:	9415      	str	r4, [sp, #84]	@ 0x54
 800d9c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d9c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d9cc:	f7f3 f8d4 	bl	8000b78 <__aeabi_d2iz>
 800d9d0:	4605      	mov	r5, r0
 800d9d2:	f7f2 fdb7 	bl	8000544 <__aeabi_i2d>
 800d9d6:	4602      	mov	r2, r0
 800d9d8:	3530      	adds	r5, #48	@ 0x30
 800d9da:	460b      	mov	r3, r1
 800d9dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d9e0:	f7f2 fc62 	bl	80002a8 <__aeabi_dsub>
 800d9e4:	f806 5b01 	strb.w	r5, [r6], #1
 800d9e8:	4602      	mov	r2, r0
 800d9ea:	460b      	mov	r3, r1
 800d9ec:	42a6      	cmp	r6, r4
 800d9ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d9f2:	f04f 0200 	mov.w	r2, #0
 800d9f6:	d124      	bne.n	800da42 <_dtoa_r+0x662>
 800d9f8:	4bac      	ldr	r3, [pc, #688]	@ (800dcac <_dtoa_r+0x8cc>)
 800d9fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d9fe:	f7f2 fc55 	bl	80002ac <__adddf3>
 800da02:	4602      	mov	r2, r0
 800da04:	460b      	mov	r3, r1
 800da06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800da0a:	f7f3 f895 	bl	8000b38 <__aeabi_dcmpgt>
 800da0e:	2800      	cmp	r0, #0
 800da10:	d145      	bne.n	800da9e <_dtoa_r+0x6be>
 800da12:	2000      	movs	r0, #0
 800da14:	49a5      	ldr	r1, [pc, #660]	@ (800dcac <_dtoa_r+0x8cc>)
 800da16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800da1a:	f7f2 fc45 	bl	80002a8 <__aeabi_dsub>
 800da1e:	4602      	mov	r2, r0
 800da20:	460b      	mov	r3, r1
 800da22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800da26:	f7f3 f869 	bl	8000afc <__aeabi_dcmplt>
 800da2a:	2800      	cmp	r0, #0
 800da2c:	f43f aef5 	beq.w	800d81a <_dtoa_r+0x43a>
 800da30:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800da32:	1e73      	subs	r3, r6, #1
 800da34:	9315      	str	r3, [sp, #84]	@ 0x54
 800da36:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800da3a:	2b30      	cmp	r3, #48	@ 0x30
 800da3c:	d0f8      	beq.n	800da30 <_dtoa_r+0x650>
 800da3e:	9f04      	ldr	r7, [sp, #16]
 800da40:	e73e      	b.n	800d8c0 <_dtoa_r+0x4e0>
 800da42:	4b9b      	ldr	r3, [pc, #620]	@ (800dcb0 <_dtoa_r+0x8d0>)
 800da44:	f7f2 fde8 	bl	8000618 <__aeabi_dmul>
 800da48:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800da4c:	e7bc      	b.n	800d9c8 <_dtoa_r+0x5e8>
 800da4e:	d10c      	bne.n	800da6a <_dtoa_r+0x68a>
 800da50:	2200      	movs	r2, #0
 800da52:	4b98      	ldr	r3, [pc, #608]	@ (800dcb4 <_dtoa_r+0x8d4>)
 800da54:	e9dd 0100 	ldrd	r0, r1, [sp]
 800da58:	f7f2 fdde 	bl	8000618 <__aeabi_dmul>
 800da5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800da60:	f7f3 f860 	bl	8000b24 <__aeabi_dcmpge>
 800da64:	2800      	cmp	r0, #0
 800da66:	f000 8157 	beq.w	800dd18 <_dtoa_r+0x938>
 800da6a:	2400      	movs	r4, #0
 800da6c:	4625      	mov	r5, r4
 800da6e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800da70:	4656      	mov	r6, sl
 800da72:	43db      	mvns	r3, r3
 800da74:	9304      	str	r3, [sp, #16]
 800da76:	2700      	movs	r7, #0
 800da78:	4621      	mov	r1, r4
 800da7a:	4658      	mov	r0, fp
 800da7c:	f000 fafe 	bl	800e07c <_Bfree>
 800da80:	2d00      	cmp	r5, #0
 800da82:	d0dc      	beq.n	800da3e <_dtoa_r+0x65e>
 800da84:	b12f      	cbz	r7, 800da92 <_dtoa_r+0x6b2>
 800da86:	42af      	cmp	r7, r5
 800da88:	d003      	beq.n	800da92 <_dtoa_r+0x6b2>
 800da8a:	4639      	mov	r1, r7
 800da8c:	4658      	mov	r0, fp
 800da8e:	f000 faf5 	bl	800e07c <_Bfree>
 800da92:	4629      	mov	r1, r5
 800da94:	4658      	mov	r0, fp
 800da96:	f000 faf1 	bl	800e07c <_Bfree>
 800da9a:	e7d0      	b.n	800da3e <_dtoa_r+0x65e>
 800da9c:	9704      	str	r7, [sp, #16]
 800da9e:	4633      	mov	r3, r6
 800daa0:	461e      	mov	r6, r3
 800daa2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800daa6:	2a39      	cmp	r2, #57	@ 0x39
 800daa8:	d107      	bne.n	800daba <_dtoa_r+0x6da>
 800daaa:	459a      	cmp	sl, r3
 800daac:	d1f8      	bne.n	800daa0 <_dtoa_r+0x6c0>
 800daae:	9a04      	ldr	r2, [sp, #16]
 800dab0:	3201      	adds	r2, #1
 800dab2:	9204      	str	r2, [sp, #16]
 800dab4:	2230      	movs	r2, #48	@ 0x30
 800dab6:	f88a 2000 	strb.w	r2, [sl]
 800daba:	781a      	ldrb	r2, [r3, #0]
 800dabc:	3201      	adds	r2, #1
 800dabe:	701a      	strb	r2, [r3, #0]
 800dac0:	e7bd      	b.n	800da3e <_dtoa_r+0x65e>
 800dac2:	2200      	movs	r2, #0
 800dac4:	4b7a      	ldr	r3, [pc, #488]	@ (800dcb0 <_dtoa_r+0x8d0>)
 800dac6:	f7f2 fda7 	bl	8000618 <__aeabi_dmul>
 800daca:	2200      	movs	r2, #0
 800dacc:	2300      	movs	r3, #0
 800dace:	4604      	mov	r4, r0
 800dad0:	460d      	mov	r5, r1
 800dad2:	f7f3 f809 	bl	8000ae8 <__aeabi_dcmpeq>
 800dad6:	2800      	cmp	r0, #0
 800dad8:	f43f aebb 	beq.w	800d852 <_dtoa_r+0x472>
 800dadc:	e6f0      	b.n	800d8c0 <_dtoa_r+0x4e0>
 800dade:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800dae0:	2a00      	cmp	r2, #0
 800dae2:	f000 80db 	beq.w	800dc9c <_dtoa_r+0x8bc>
 800dae6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dae8:	2a01      	cmp	r2, #1
 800daea:	f300 80bf 	bgt.w	800dc6c <_dtoa_r+0x88c>
 800daee:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800daf0:	2a00      	cmp	r2, #0
 800daf2:	f000 80b7 	beq.w	800dc64 <_dtoa_r+0x884>
 800daf6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800dafa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800dafc:	4646      	mov	r6, r8
 800dafe:	9a08      	ldr	r2, [sp, #32]
 800db00:	2101      	movs	r1, #1
 800db02:	4658      	mov	r0, fp
 800db04:	4498      	add	r8, r3
 800db06:	441a      	add	r2, r3
 800db08:	9208      	str	r2, [sp, #32]
 800db0a:	f000 fbb7 	bl	800e27c <__i2b>
 800db0e:	4605      	mov	r5, r0
 800db10:	b15e      	cbz	r6, 800db2a <_dtoa_r+0x74a>
 800db12:	9b08      	ldr	r3, [sp, #32]
 800db14:	2b00      	cmp	r3, #0
 800db16:	dd08      	ble.n	800db2a <_dtoa_r+0x74a>
 800db18:	42b3      	cmp	r3, r6
 800db1a:	9a08      	ldr	r2, [sp, #32]
 800db1c:	bfa8      	it	ge
 800db1e:	4633      	movge	r3, r6
 800db20:	eba8 0803 	sub.w	r8, r8, r3
 800db24:	1af6      	subs	r6, r6, r3
 800db26:	1ad3      	subs	r3, r2, r3
 800db28:	9308      	str	r3, [sp, #32]
 800db2a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db2c:	b1f3      	cbz	r3, 800db6c <_dtoa_r+0x78c>
 800db2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db30:	2b00      	cmp	r3, #0
 800db32:	f000 80b7 	beq.w	800dca4 <_dtoa_r+0x8c4>
 800db36:	b18c      	cbz	r4, 800db5c <_dtoa_r+0x77c>
 800db38:	4629      	mov	r1, r5
 800db3a:	4622      	mov	r2, r4
 800db3c:	4658      	mov	r0, fp
 800db3e:	f000 fc5d 	bl	800e3fc <__pow5mult>
 800db42:	464a      	mov	r2, r9
 800db44:	4601      	mov	r1, r0
 800db46:	4605      	mov	r5, r0
 800db48:	4658      	mov	r0, fp
 800db4a:	f000 fbad 	bl	800e2a8 <__multiply>
 800db4e:	4649      	mov	r1, r9
 800db50:	9004      	str	r0, [sp, #16]
 800db52:	4658      	mov	r0, fp
 800db54:	f000 fa92 	bl	800e07c <_Bfree>
 800db58:	9b04      	ldr	r3, [sp, #16]
 800db5a:	4699      	mov	r9, r3
 800db5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db5e:	1b1a      	subs	r2, r3, r4
 800db60:	d004      	beq.n	800db6c <_dtoa_r+0x78c>
 800db62:	4649      	mov	r1, r9
 800db64:	4658      	mov	r0, fp
 800db66:	f000 fc49 	bl	800e3fc <__pow5mult>
 800db6a:	4681      	mov	r9, r0
 800db6c:	2101      	movs	r1, #1
 800db6e:	4658      	mov	r0, fp
 800db70:	f000 fb84 	bl	800e27c <__i2b>
 800db74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db76:	4604      	mov	r4, r0
 800db78:	2b00      	cmp	r3, #0
 800db7a:	f000 81cf 	beq.w	800df1c <_dtoa_r+0xb3c>
 800db7e:	461a      	mov	r2, r3
 800db80:	4601      	mov	r1, r0
 800db82:	4658      	mov	r0, fp
 800db84:	f000 fc3a 	bl	800e3fc <__pow5mult>
 800db88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db8a:	4604      	mov	r4, r0
 800db8c:	2b01      	cmp	r3, #1
 800db8e:	f300 8095 	bgt.w	800dcbc <_dtoa_r+0x8dc>
 800db92:	9b02      	ldr	r3, [sp, #8]
 800db94:	2b00      	cmp	r3, #0
 800db96:	f040 8087 	bne.w	800dca8 <_dtoa_r+0x8c8>
 800db9a:	9b03      	ldr	r3, [sp, #12]
 800db9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	f040 8089 	bne.w	800dcb8 <_dtoa_r+0x8d8>
 800dba6:	9b03      	ldr	r3, [sp, #12]
 800dba8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dbac:	0d1b      	lsrs	r3, r3, #20
 800dbae:	051b      	lsls	r3, r3, #20
 800dbb0:	b12b      	cbz	r3, 800dbbe <_dtoa_r+0x7de>
 800dbb2:	9b08      	ldr	r3, [sp, #32]
 800dbb4:	f108 0801 	add.w	r8, r8, #1
 800dbb8:	3301      	adds	r3, #1
 800dbba:	9308      	str	r3, [sp, #32]
 800dbbc:	2301      	movs	r3, #1
 800dbbe:	930a      	str	r3, [sp, #40]	@ 0x28
 800dbc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	f000 81b0 	beq.w	800df28 <_dtoa_r+0xb48>
 800dbc8:	6923      	ldr	r3, [r4, #16]
 800dbca:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dbce:	6918      	ldr	r0, [r3, #16]
 800dbd0:	f000 fb08 	bl	800e1e4 <__hi0bits>
 800dbd4:	f1c0 0020 	rsb	r0, r0, #32
 800dbd8:	9b08      	ldr	r3, [sp, #32]
 800dbda:	4418      	add	r0, r3
 800dbdc:	f010 001f 	ands.w	r0, r0, #31
 800dbe0:	d077      	beq.n	800dcd2 <_dtoa_r+0x8f2>
 800dbe2:	f1c0 0320 	rsb	r3, r0, #32
 800dbe6:	2b04      	cmp	r3, #4
 800dbe8:	dd6b      	ble.n	800dcc2 <_dtoa_r+0x8e2>
 800dbea:	f1c0 001c 	rsb	r0, r0, #28
 800dbee:	9b08      	ldr	r3, [sp, #32]
 800dbf0:	4480      	add	r8, r0
 800dbf2:	4403      	add	r3, r0
 800dbf4:	4406      	add	r6, r0
 800dbf6:	9308      	str	r3, [sp, #32]
 800dbf8:	f1b8 0f00 	cmp.w	r8, #0
 800dbfc:	dd05      	ble.n	800dc0a <_dtoa_r+0x82a>
 800dbfe:	4649      	mov	r1, r9
 800dc00:	4642      	mov	r2, r8
 800dc02:	4658      	mov	r0, fp
 800dc04:	f000 fc54 	bl	800e4b0 <__lshift>
 800dc08:	4681      	mov	r9, r0
 800dc0a:	9b08      	ldr	r3, [sp, #32]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	dd05      	ble.n	800dc1c <_dtoa_r+0x83c>
 800dc10:	4621      	mov	r1, r4
 800dc12:	461a      	mov	r2, r3
 800dc14:	4658      	mov	r0, fp
 800dc16:	f000 fc4b 	bl	800e4b0 <__lshift>
 800dc1a:	4604      	mov	r4, r0
 800dc1c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d059      	beq.n	800dcd6 <_dtoa_r+0x8f6>
 800dc22:	4621      	mov	r1, r4
 800dc24:	4648      	mov	r0, r9
 800dc26:	f000 fcaf 	bl	800e588 <__mcmp>
 800dc2a:	2800      	cmp	r0, #0
 800dc2c:	da53      	bge.n	800dcd6 <_dtoa_r+0x8f6>
 800dc2e:	1e7b      	subs	r3, r7, #1
 800dc30:	4649      	mov	r1, r9
 800dc32:	220a      	movs	r2, #10
 800dc34:	4658      	mov	r0, fp
 800dc36:	9304      	str	r3, [sp, #16]
 800dc38:	2300      	movs	r3, #0
 800dc3a:	f000 fa41 	bl	800e0c0 <__multadd>
 800dc3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc40:	4681      	mov	r9, r0
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	f000 8172 	beq.w	800df2c <_dtoa_r+0xb4c>
 800dc48:	2300      	movs	r3, #0
 800dc4a:	4629      	mov	r1, r5
 800dc4c:	220a      	movs	r2, #10
 800dc4e:	4658      	mov	r0, fp
 800dc50:	f000 fa36 	bl	800e0c0 <__multadd>
 800dc54:	9b00      	ldr	r3, [sp, #0]
 800dc56:	4605      	mov	r5, r0
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	dc67      	bgt.n	800dd2c <_dtoa_r+0x94c>
 800dc5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc5e:	2b02      	cmp	r3, #2
 800dc60:	dc41      	bgt.n	800dce6 <_dtoa_r+0x906>
 800dc62:	e063      	b.n	800dd2c <_dtoa_r+0x94c>
 800dc64:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800dc66:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800dc6a:	e746      	b.n	800dafa <_dtoa_r+0x71a>
 800dc6c:	9b07      	ldr	r3, [sp, #28]
 800dc6e:	1e5c      	subs	r4, r3, #1
 800dc70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc72:	42a3      	cmp	r3, r4
 800dc74:	bfb7      	itett	lt
 800dc76:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800dc78:	1b1c      	subge	r4, r3, r4
 800dc7a:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800dc7c:	1ae3      	sublt	r3, r4, r3
 800dc7e:	bfbe      	ittt	lt
 800dc80:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800dc82:	2400      	movlt	r4, #0
 800dc84:	18d2      	addlt	r2, r2, r3
 800dc86:	9b07      	ldr	r3, [sp, #28]
 800dc88:	bfb8      	it	lt
 800dc8a:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	bfb5      	itete	lt
 800dc90:	eba8 0603 	sublt.w	r6, r8, r3
 800dc94:	4646      	movge	r6, r8
 800dc96:	2300      	movlt	r3, #0
 800dc98:	9b07      	ldrge	r3, [sp, #28]
 800dc9a:	e730      	b.n	800dafe <_dtoa_r+0x71e>
 800dc9c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800dc9e:	4646      	mov	r6, r8
 800dca0:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800dca2:	e735      	b.n	800db10 <_dtoa_r+0x730>
 800dca4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dca6:	e75c      	b.n	800db62 <_dtoa_r+0x782>
 800dca8:	2300      	movs	r3, #0
 800dcaa:	e788      	b.n	800dbbe <_dtoa_r+0x7de>
 800dcac:	3fe00000 	.word	0x3fe00000
 800dcb0:	40240000 	.word	0x40240000
 800dcb4:	40140000 	.word	0x40140000
 800dcb8:	9b02      	ldr	r3, [sp, #8]
 800dcba:	e780      	b.n	800dbbe <_dtoa_r+0x7de>
 800dcbc:	2300      	movs	r3, #0
 800dcbe:	930a      	str	r3, [sp, #40]	@ 0x28
 800dcc0:	e782      	b.n	800dbc8 <_dtoa_r+0x7e8>
 800dcc2:	d099      	beq.n	800dbf8 <_dtoa_r+0x818>
 800dcc4:	331c      	adds	r3, #28
 800dcc6:	9a08      	ldr	r2, [sp, #32]
 800dcc8:	441a      	add	r2, r3
 800dcca:	4498      	add	r8, r3
 800dccc:	441e      	add	r6, r3
 800dcce:	9208      	str	r2, [sp, #32]
 800dcd0:	e792      	b.n	800dbf8 <_dtoa_r+0x818>
 800dcd2:	4603      	mov	r3, r0
 800dcd4:	e7f6      	b.n	800dcc4 <_dtoa_r+0x8e4>
 800dcd6:	9b07      	ldr	r3, [sp, #28]
 800dcd8:	9704      	str	r7, [sp, #16]
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	dc20      	bgt.n	800dd20 <_dtoa_r+0x940>
 800dcde:	9300      	str	r3, [sp, #0]
 800dce0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dce2:	2b02      	cmp	r3, #2
 800dce4:	dd1e      	ble.n	800dd24 <_dtoa_r+0x944>
 800dce6:	9b00      	ldr	r3, [sp, #0]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	f47f aec0 	bne.w	800da6e <_dtoa_r+0x68e>
 800dcee:	4621      	mov	r1, r4
 800dcf0:	2205      	movs	r2, #5
 800dcf2:	4658      	mov	r0, fp
 800dcf4:	f000 f9e4 	bl	800e0c0 <__multadd>
 800dcf8:	4601      	mov	r1, r0
 800dcfa:	4604      	mov	r4, r0
 800dcfc:	4648      	mov	r0, r9
 800dcfe:	f000 fc43 	bl	800e588 <__mcmp>
 800dd02:	2800      	cmp	r0, #0
 800dd04:	f77f aeb3 	ble.w	800da6e <_dtoa_r+0x68e>
 800dd08:	2331      	movs	r3, #49	@ 0x31
 800dd0a:	4656      	mov	r6, sl
 800dd0c:	f806 3b01 	strb.w	r3, [r6], #1
 800dd10:	9b04      	ldr	r3, [sp, #16]
 800dd12:	3301      	adds	r3, #1
 800dd14:	9304      	str	r3, [sp, #16]
 800dd16:	e6ae      	b.n	800da76 <_dtoa_r+0x696>
 800dd18:	9c07      	ldr	r4, [sp, #28]
 800dd1a:	9704      	str	r7, [sp, #16]
 800dd1c:	4625      	mov	r5, r4
 800dd1e:	e7f3      	b.n	800dd08 <_dtoa_r+0x928>
 800dd20:	9b07      	ldr	r3, [sp, #28]
 800dd22:	9300      	str	r3, [sp, #0]
 800dd24:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	f000 8104 	beq.w	800df34 <_dtoa_r+0xb54>
 800dd2c:	2e00      	cmp	r6, #0
 800dd2e:	dd05      	ble.n	800dd3c <_dtoa_r+0x95c>
 800dd30:	4629      	mov	r1, r5
 800dd32:	4632      	mov	r2, r6
 800dd34:	4658      	mov	r0, fp
 800dd36:	f000 fbbb 	bl	800e4b0 <__lshift>
 800dd3a:	4605      	mov	r5, r0
 800dd3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d05a      	beq.n	800ddf8 <_dtoa_r+0xa18>
 800dd42:	6869      	ldr	r1, [r5, #4]
 800dd44:	4658      	mov	r0, fp
 800dd46:	f000 f959 	bl	800dffc <_Balloc>
 800dd4a:	4606      	mov	r6, r0
 800dd4c:	b928      	cbnz	r0, 800dd5a <_dtoa_r+0x97a>
 800dd4e:	4b84      	ldr	r3, [pc, #528]	@ (800df60 <_dtoa_r+0xb80>)
 800dd50:	4602      	mov	r2, r0
 800dd52:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800dd56:	f7ff bb5a 	b.w	800d40e <_dtoa_r+0x2e>
 800dd5a:	692a      	ldr	r2, [r5, #16]
 800dd5c:	f105 010c 	add.w	r1, r5, #12
 800dd60:	300c      	adds	r0, #12
 800dd62:	3202      	adds	r2, #2
 800dd64:	0092      	lsls	r2, r2, #2
 800dd66:	f7ff fa9a 	bl	800d29e <memcpy>
 800dd6a:	2201      	movs	r2, #1
 800dd6c:	4631      	mov	r1, r6
 800dd6e:	4658      	mov	r0, fp
 800dd70:	f000 fb9e 	bl	800e4b0 <__lshift>
 800dd74:	f10a 0301 	add.w	r3, sl, #1
 800dd78:	462f      	mov	r7, r5
 800dd7a:	4605      	mov	r5, r0
 800dd7c:	9307      	str	r3, [sp, #28]
 800dd7e:	9b00      	ldr	r3, [sp, #0]
 800dd80:	4453      	add	r3, sl
 800dd82:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dd84:	9b02      	ldr	r3, [sp, #8]
 800dd86:	f003 0301 	and.w	r3, r3, #1
 800dd8a:	930a      	str	r3, [sp, #40]	@ 0x28
 800dd8c:	9b07      	ldr	r3, [sp, #28]
 800dd8e:	4621      	mov	r1, r4
 800dd90:	4648      	mov	r0, r9
 800dd92:	3b01      	subs	r3, #1
 800dd94:	9300      	str	r3, [sp, #0]
 800dd96:	f7ff fa95 	bl	800d2c4 <quorem>
 800dd9a:	4639      	mov	r1, r7
 800dd9c:	9002      	str	r0, [sp, #8]
 800dd9e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800dda2:	4648      	mov	r0, r9
 800dda4:	f000 fbf0 	bl	800e588 <__mcmp>
 800dda8:	462a      	mov	r2, r5
 800ddaa:	9008      	str	r0, [sp, #32]
 800ddac:	4621      	mov	r1, r4
 800ddae:	4658      	mov	r0, fp
 800ddb0:	f000 fc06 	bl	800e5c0 <__mdiff>
 800ddb4:	68c2      	ldr	r2, [r0, #12]
 800ddb6:	4606      	mov	r6, r0
 800ddb8:	bb02      	cbnz	r2, 800ddfc <_dtoa_r+0xa1c>
 800ddba:	4601      	mov	r1, r0
 800ddbc:	4648      	mov	r0, r9
 800ddbe:	f000 fbe3 	bl	800e588 <__mcmp>
 800ddc2:	4602      	mov	r2, r0
 800ddc4:	4631      	mov	r1, r6
 800ddc6:	4658      	mov	r0, fp
 800ddc8:	920e      	str	r2, [sp, #56]	@ 0x38
 800ddca:	f000 f957 	bl	800e07c <_Bfree>
 800ddce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ddd0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ddd2:	9e07      	ldr	r6, [sp, #28]
 800ddd4:	ea43 0102 	orr.w	r1, r3, r2
 800ddd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ddda:	4319      	orrs	r1, r3
 800dddc:	d110      	bne.n	800de00 <_dtoa_r+0xa20>
 800ddde:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dde2:	d029      	beq.n	800de38 <_dtoa_r+0xa58>
 800dde4:	9b08      	ldr	r3, [sp, #32]
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	dd02      	ble.n	800ddf0 <_dtoa_r+0xa10>
 800ddea:	9b02      	ldr	r3, [sp, #8]
 800ddec:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800ddf0:	9b00      	ldr	r3, [sp, #0]
 800ddf2:	f883 8000 	strb.w	r8, [r3]
 800ddf6:	e63f      	b.n	800da78 <_dtoa_r+0x698>
 800ddf8:	4628      	mov	r0, r5
 800ddfa:	e7bb      	b.n	800dd74 <_dtoa_r+0x994>
 800ddfc:	2201      	movs	r2, #1
 800ddfe:	e7e1      	b.n	800ddc4 <_dtoa_r+0x9e4>
 800de00:	9b08      	ldr	r3, [sp, #32]
 800de02:	2b00      	cmp	r3, #0
 800de04:	db04      	blt.n	800de10 <_dtoa_r+0xa30>
 800de06:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800de08:	430b      	orrs	r3, r1
 800de0a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800de0c:	430b      	orrs	r3, r1
 800de0e:	d120      	bne.n	800de52 <_dtoa_r+0xa72>
 800de10:	2a00      	cmp	r2, #0
 800de12:	dded      	ble.n	800ddf0 <_dtoa_r+0xa10>
 800de14:	4649      	mov	r1, r9
 800de16:	2201      	movs	r2, #1
 800de18:	4658      	mov	r0, fp
 800de1a:	f000 fb49 	bl	800e4b0 <__lshift>
 800de1e:	4621      	mov	r1, r4
 800de20:	4681      	mov	r9, r0
 800de22:	f000 fbb1 	bl	800e588 <__mcmp>
 800de26:	2800      	cmp	r0, #0
 800de28:	dc03      	bgt.n	800de32 <_dtoa_r+0xa52>
 800de2a:	d1e1      	bne.n	800ddf0 <_dtoa_r+0xa10>
 800de2c:	f018 0f01 	tst.w	r8, #1
 800de30:	d0de      	beq.n	800ddf0 <_dtoa_r+0xa10>
 800de32:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800de36:	d1d8      	bne.n	800ddea <_dtoa_r+0xa0a>
 800de38:	2339      	movs	r3, #57	@ 0x39
 800de3a:	9a00      	ldr	r2, [sp, #0]
 800de3c:	7013      	strb	r3, [r2, #0]
 800de3e:	4633      	mov	r3, r6
 800de40:	461e      	mov	r6, r3
 800de42:	3b01      	subs	r3, #1
 800de44:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800de48:	2a39      	cmp	r2, #57	@ 0x39
 800de4a:	d052      	beq.n	800def2 <_dtoa_r+0xb12>
 800de4c:	3201      	adds	r2, #1
 800de4e:	701a      	strb	r2, [r3, #0]
 800de50:	e612      	b.n	800da78 <_dtoa_r+0x698>
 800de52:	2a00      	cmp	r2, #0
 800de54:	dd07      	ble.n	800de66 <_dtoa_r+0xa86>
 800de56:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800de5a:	d0ed      	beq.n	800de38 <_dtoa_r+0xa58>
 800de5c:	f108 0301 	add.w	r3, r8, #1
 800de60:	9a00      	ldr	r2, [sp, #0]
 800de62:	7013      	strb	r3, [r2, #0]
 800de64:	e608      	b.n	800da78 <_dtoa_r+0x698>
 800de66:	9b07      	ldr	r3, [sp, #28]
 800de68:	9a07      	ldr	r2, [sp, #28]
 800de6a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800de6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800de70:	4293      	cmp	r3, r2
 800de72:	d028      	beq.n	800dec6 <_dtoa_r+0xae6>
 800de74:	4649      	mov	r1, r9
 800de76:	2300      	movs	r3, #0
 800de78:	220a      	movs	r2, #10
 800de7a:	4658      	mov	r0, fp
 800de7c:	f000 f920 	bl	800e0c0 <__multadd>
 800de80:	42af      	cmp	r7, r5
 800de82:	4681      	mov	r9, r0
 800de84:	f04f 0300 	mov.w	r3, #0
 800de88:	f04f 020a 	mov.w	r2, #10
 800de8c:	4639      	mov	r1, r7
 800de8e:	4658      	mov	r0, fp
 800de90:	d107      	bne.n	800dea2 <_dtoa_r+0xac2>
 800de92:	f000 f915 	bl	800e0c0 <__multadd>
 800de96:	4607      	mov	r7, r0
 800de98:	4605      	mov	r5, r0
 800de9a:	9b07      	ldr	r3, [sp, #28]
 800de9c:	3301      	adds	r3, #1
 800de9e:	9307      	str	r3, [sp, #28]
 800dea0:	e774      	b.n	800dd8c <_dtoa_r+0x9ac>
 800dea2:	f000 f90d 	bl	800e0c0 <__multadd>
 800dea6:	4629      	mov	r1, r5
 800dea8:	4607      	mov	r7, r0
 800deaa:	2300      	movs	r3, #0
 800deac:	220a      	movs	r2, #10
 800deae:	4658      	mov	r0, fp
 800deb0:	f000 f906 	bl	800e0c0 <__multadd>
 800deb4:	4605      	mov	r5, r0
 800deb6:	e7f0      	b.n	800de9a <_dtoa_r+0xaba>
 800deb8:	9b00      	ldr	r3, [sp, #0]
 800deba:	2700      	movs	r7, #0
 800debc:	2b00      	cmp	r3, #0
 800debe:	bfcc      	ite	gt
 800dec0:	461e      	movgt	r6, r3
 800dec2:	2601      	movle	r6, #1
 800dec4:	4456      	add	r6, sl
 800dec6:	4649      	mov	r1, r9
 800dec8:	2201      	movs	r2, #1
 800deca:	4658      	mov	r0, fp
 800decc:	f000 faf0 	bl	800e4b0 <__lshift>
 800ded0:	4621      	mov	r1, r4
 800ded2:	4681      	mov	r9, r0
 800ded4:	f000 fb58 	bl	800e588 <__mcmp>
 800ded8:	2800      	cmp	r0, #0
 800deda:	dcb0      	bgt.n	800de3e <_dtoa_r+0xa5e>
 800dedc:	d102      	bne.n	800dee4 <_dtoa_r+0xb04>
 800dede:	f018 0f01 	tst.w	r8, #1
 800dee2:	d1ac      	bne.n	800de3e <_dtoa_r+0xa5e>
 800dee4:	4633      	mov	r3, r6
 800dee6:	461e      	mov	r6, r3
 800dee8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800deec:	2a30      	cmp	r2, #48	@ 0x30
 800deee:	d0fa      	beq.n	800dee6 <_dtoa_r+0xb06>
 800def0:	e5c2      	b.n	800da78 <_dtoa_r+0x698>
 800def2:	459a      	cmp	sl, r3
 800def4:	d1a4      	bne.n	800de40 <_dtoa_r+0xa60>
 800def6:	9b04      	ldr	r3, [sp, #16]
 800def8:	3301      	adds	r3, #1
 800defa:	9304      	str	r3, [sp, #16]
 800defc:	2331      	movs	r3, #49	@ 0x31
 800defe:	f88a 3000 	strb.w	r3, [sl]
 800df02:	e5b9      	b.n	800da78 <_dtoa_r+0x698>
 800df04:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800df06:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800df64 <_dtoa_r+0xb84>
 800df0a:	b11b      	cbz	r3, 800df14 <_dtoa_r+0xb34>
 800df0c:	f10a 0308 	add.w	r3, sl, #8
 800df10:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800df12:	6013      	str	r3, [r2, #0]
 800df14:	4650      	mov	r0, sl
 800df16:	b019      	add	sp, #100	@ 0x64
 800df18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df1e:	2b01      	cmp	r3, #1
 800df20:	f77f ae37 	ble.w	800db92 <_dtoa_r+0x7b2>
 800df24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df26:	930a      	str	r3, [sp, #40]	@ 0x28
 800df28:	2001      	movs	r0, #1
 800df2a:	e655      	b.n	800dbd8 <_dtoa_r+0x7f8>
 800df2c:	9b00      	ldr	r3, [sp, #0]
 800df2e:	2b00      	cmp	r3, #0
 800df30:	f77f aed6 	ble.w	800dce0 <_dtoa_r+0x900>
 800df34:	4656      	mov	r6, sl
 800df36:	4621      	mov	r1, r4
 800df38:	4648      	mov	r0, r9
 800df3a:	f7ff f9c3 	bl	800d2c4 <quorem>
 800df3e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800df42:	9b00      	ldr	r3, [sp, #0]
 800df44:	f806 8b01 	strb.w	r8, [r6], #1
 800df48:	eba6 020a 	sub.w	r2, r6, sl
 800df4c:	4293      	cmp	r3, r2
 800df4e:	ddb3      	ble.n	800deb8 <_dtoa_r+0xad8>
 800df50:	4649      	mov	r1, r9
 800df52:	2300      	movs	r3, #0
 800df54:	220a      	movs	r2, #10
 800df56:	4658      	mov	r0, fp
 800df58:	f000 f8b2 	bl	800e0c0 <__multadd>
 800df5c:	4681      	mov	r9, r0
 800df5e:	e7ea      	b.n	800df36 <_dtoa_r+0xb56>
 800df60:	08010b51 	.word	0x08010b51
 800df64:	08010ad5 	.word	0x08010ad5

0800df68 <_free_r>:
 800df68:	b538      	push	{r3, r4, r5, lr}
 800df6a:	4605      	mov	r5, r0
 800df6c:	2900      	cmp	r1, #0
 800df6e:	d041      	beq.n	800dff4 <_free_r+0x8c>
 800df70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800df74:	1f0c      	subs	r4, r1, #4
 800df76:	2b00      	cmp	r3, #0
 800df78:	bfb8      	it	lt
 800df7a:	18e4      	addlt	r4, r4, r3
 800df7c:	f7fe f840 	bl	800c000 <__malloc_lock>
 800df80:	4a1d      	ldr	r2, [pc, #116]	@ (800dff8 <_free_r+0x90>)
 800df82:	6813      	ldr	r3, [r2, #0]
 800df84:	b933      	cbnz	r3, 800df94 <_free_r+0x2c>
 800df86:	6063      	str	r3, [r4, #4]
 800df88:	6014      	str	r4, [r2, #0]
 800df8a:	4628      	mov	r0, r5
 800df8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df90:	f7fe b83c 	b.w	800c00c <__malloc_unlock>
 800df94:	42a3      	cmp	r3, r4
 800df96:	d908      	bls.n	800dfaa <_free_r+0x42>
 800df98:	6820      	ldr	r0, [r4, #0]
 800df9a:	1821      	adds	r1, r4, r0
 800df9c:	428b      	cmp	r3, r1
 800df9e:	bf01      	itttt	eq
 800dfa0:	6819      	ldreq	r1, [r3, #0]
 800dfa2:	685b      	ldreq	r3, [r3, #4]
 800dfa4:	1809      	addeq	r1, r1, r0
 800dfa6:	6021      	streq	r1, [r4, #0]
 800dfa8:	e7ed      	b.n	800df86 <_free_r+0x1e>
 800dfaa:	461a      	mov	r2, r3
 800dfac:	685b      	ldr	r3, [r3, #4]
 800dfae:	b10b      	cbz	r3, 800dfb4 <_free_r+0x4c>
 800dfb0:	42a3      	cmp	r3, r4
 800dfb2:	d9fa      	bls.n	800dfaa <_free_r+0x42>
 800dfb4:	6811      	ldr	r1, [r2, #0]
 800dfb6:	1850      	adds	r0, r2, r1
 800dfb8:	42a0      	cmp	r0, r4
 800dfba:	d10b      	bne.n	800dfd4 <_free_r+0x6c>
 800dfbc:	6820      	ldr	r0, [r4, #0]
 800dfbe:	4401      	add	r1, r0
 800dfc0:	1850      	adds	r0, r2, r1
 800dfc2:	6011      	str	r1, [r2, #0]
 800dfc4:	4283      	cmp	r3, r0
 800dfc6:	d1e0      	bne.n	800df8a <_free_r+0x22>
 800dfc8:	6818      	ldr	r0, [r3, #0]
 800dfca:	685b      	ldr	r3, [r3, #4]
 800dfcc:	4408      	add	r0, r1
 800dfce:	6053      	str	r3, [r2, #4]
 800dfd0:	6010      	str	r0, [r2, #0]
 800dfd2:	e7da      	b.n	800df8a <_free_r+0x22>
 800dfd4:	d902      	bls.n	800dfdc <_free_r+0x74>
 800dfd6:	230c      	movs	r3, #12
 800dfd8:	602b      	str	r3, [r5, #0]
 800dfda:	e7d6      	b.n	800df8a <_free_r+0x22>
 800dfdc:	6820      	ldr	r0, [r4, #0]
 800dfde:	1821      	adds	r1, r4, r0
 800dfe0:	428b      	cmp	r3, r1
 800dfe2:	bf02      	ittt	eq
 800dfe4:	6819      	ldreq	r1, [r3, #0]
 800dfe6:	685b      	ldreq	r3, [r3, #4]
 800dfe8:	1809      	addeq	r1, r1, r0
 800dfea:	6063      	str	r3, [r4, #4]
 800dfec:	bf08      	it	eq
 800dfee:	6021      	streq	r1, [r4, #0]
 800dff0:	6054      	str	r4, [r2, #4]
 800dff2:	e7ca      	b.n	800df8a <_free_r+0x22>
 800dff4:	bd38      	pop	{r3, r4, r5, pc}
 800dff6:	bf00      	nop
 800dff8:	200005e0 	.word	0x200005e0

0800dffc <_Balloc>:
 800dffc:	b570      	push	{r4, r5, r6, lr}
 800dffe:	69c6      	ldr	r6, [r0, #28]
 800e000:	4604      	mov	r4, r0
 800e002:	460d      	mov	r5, r1
 800e004:	b976      	cbnz	r6, 800e024 <_Balloc+0x28>
 800e006:	2010      	movs	r0, #16
 800e008:	f7fd ff48 	bl	800be9c <malloc>
 800e00c:	4602      	mov	r2, r0
 800e00e:	61e0      	str	r0, [r4, #28]
 800e010:	b920      	cbnz	r0, 800e01c <_Balloc+0x20>
 800e012:	4b18      	ldr	r3, [pc, #96]	@ (800e074 <_Balloc+0x78>)
 800e014:	216b      	movs	r1, #107	@ 0x6b
 800e016:	4818      	ldr	r0, [pc, #96]	@ (800e078 <_Balloc+0x7c>)
 800e018:	f001 ff2e 	bl	800fe78 <__assert_func>
 800e01c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e020:	6006      	str	r6, [r0, #0]
 800e022:	60c6      	str	r6, [r0, #12]
 800e024:	69e6      	ldr	r6, [r4, #28]
 800e026:	68f3      	ldr	r3, [r6, #12]
 800e028:	b183      	cbz	r3, 800e04c <_Balloc+0x50>
 800e02a:	69e3      	ldr	r3, [r4, #28]
 800e02c:	68db      	ldr	r3, [r3, #12]
 800e02e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e032:	b9b8      	cbnz	r0, 800e064 <_Balloc+0x68>
 800e034:	2101      	movs	r1, #1
 800e036:	4620      	mov	r0, r4
 800e038:	fa01 f605 	lsl.w	r6, r1, r5
 800e03c:	1d72      	adds	r2, r6, #5
 800e03e:	0092      	lsls	r2, r2, #2
 800e040:	f001 ff38 	bl	800feb4 <_calloc_r>
 800e044:	b160      	cbz	r0, 800e060 <_Balloc+0x64>
 800e046:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e04a:	e00e      	b.n	800e06a <_Balloc+0x6e>
 800e04c:	2221      	movs	r2, #33	@ 0x21
 800e04e:	2104      	movs	r1, #4
 800e050:	4620      	mov	r0, r4
 800e052:	f001 ff2f 	bl	800feb4 <_calloc_r>
 800e056:	69e3      	ldr	r3, [r4, #28]
 800e058:	60f0      	str	r0, [r6, #12]
 800e05a:	68db      	ldr	r3, [r3, #12]
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d1e4      	bne.n	800e02a <_Balloc+0x2e>
 800e060:	2000      	movs	r0, #0
 800e062:	bd70      	pop	{r4, r5, r6, pc}
 800e064:	6802      	ldr	r2, [r0, #0]
 800e066:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e06a:	2300      	movs	r3, #0
 800e06c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e070:	e7f7      	b.n	800e062 <_Balloc+0x66>
 800e072:	bf00      	nop
 800e074:	08010ae2 	.word	0x08010ae2
 800e078:	08010b62 	.word	0x08010b62

0800e07c <_Bfree>:
 800e07c:	b570      	push	{r4, r5, r6, lr}
 800e07e:	69c6      	ldr	r6, [r0, #28]
 800e080:	4605      	mov	r5, r0
 800e082:	460c      	mov	r4, r1
 800e084:	b976      	cbnz	r6, 800e0a4 <_Bfree+0x28>
 800e086:	2010      	movs	r0, #16
 800e088:	f7fd ff08 	bl	800be9c <malloc>
 800e08c:	4602      	mov	r2, r0
 800e08e:	61e8      	str	r0, [r5, #28]
 800e090:	b920      	cbnz	r0, 800e09c <_Bfree+0x20>
 800e092:	4b09      	ldr	r3, [pc, #36]	@ (800e0b8 <_Bfree+0x3c>)
 800e094:	218f      	movs	r1, #143	@ 0x8f
 800e096:	4809      	ldr	r0, [pc, #36]	@ (800e0bc <_Bfree+0x40>)
 800e098:	f001 feee 	bl	800fe78 <__assert_func>
 800e09c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e0a0:	6006      	str	r6, [r0, #0]
 800e0a2:	60c6      	str	r6, [r0, #12]
 800e0a4:	b13c      	cbz	r4, 800e0b6 <_Bfree+0x3a>
 800e0a6:	69eb      	ldr	r3, [r5, #28]
 800e0a8:	6862      	ldr	r2, [r4, #4]
 800e0aa:	68db      	ldr	r3, [r3, #12]
 800e0ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e0b0:	6021      	str	r1, [r4, #0]
 800e0b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e0b6:	bd70      	pop	{r4, r5, r6, pc}
 800e0b8:	08010ae2 	.word	0x08010ae2
 800e0bc:	08010b62 	.word	0x08010b62

0800e0c0 <__multadd>:
 800e0c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0c4:	f101 0c14 	add.w	ip, r1, #20
 800e0c8:	4607      	mov	r7, r0
 800e0ca:	460c      	mov	r4, r1
 800e0cc:	461e      	mov	r6, r3
 800e0ce:	690d      	ldr	r5, [r1, #16]
 800e0d0:	2000      	movs	r0, #0
 800e0d2:	f8dc 3000 	ldr.w	r3, [ip]
 800e0d6:	3001      	adds	r0, #1
 800e0d8:	b299      	uxth	r1, r3
 800e0da:	4285      	cmp	r5, r0
 800e0dc:	fb02 6101 	mla	r1, r2, r1, r6
 800e0e0:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e0e4:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800e0e8:	b289      	uxth	r1, r1
 800e0ea:	fb02 3306 	mla	r3, r2, r6, r3
 800e0ee:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e0f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e0f6:	f84c 1b04 	str.w	r1, [ip], #4
 800e0fa:	dcea      	bgt.n	800e0d2 <__multadd+0x12>
 800e0fc:	b30e      	cbz	r6, 800e142 <__multadd+0x82>
 800e0fe:	68a3      	ldr	r3, [r4, #8]
 800e100:	42ab      	cmp	r3, r5
 800e102:	dc19      	bgt.n	800e138 <__multadd+0x78>
 800e104:	6861      	ldr	r1, [r4, #4]
 800e106:	4638      	mov	r0, r7
 800e108:	3101      	adds	r1, #1
 800e10a:	f7ff ff77 	bl	800dffc <_Balloc>
 800e10e:	4680      	mov	r8, r0
 800e110:	b928      	cbnz	r0, 800e11e <__multadd+0x5e>
 800e112:	4602      	mov	r2, r0
 800e114:	4b0c      	ldr	r3, [pc, #48]	@ (800e148 <__multadd+0x88>)
 800e116:	21ba      	movs	r1, #186	@ 0xba
 800e118:	480c      	ldr	r0, [pc, #48]	@ (800e14c <__multadd+0x8c>)
 800e11a:	f001 fead 	bl	800fe78 <__assert_func>
 800e11e:	6922      	ldr	r2, [r4, #16]
 800e120:	f104 010c 	add.w	r1, r4, #12
 800e124:	300c      	adds	r0, #12
 800e126:	3202      	adds	r2, #2
 800e128:	0092      	lsls	r2, r2, #2
 800e12a:	f7ff f8b8 	bl	800d29e <memcpy>
 800e12e:	4621      	mov	r1, r4
 800e130:	4644      	mov	r4, r8
 800e132:	4638      	mov	r0, r7
 800e134:	f7ff ffa2 	bl	800e07c <_Bfree>
 800e138:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e13c:	3501      	adds	r5, #1
 800e13e:	615e      	str	r6, [r3, #20]
 800e140:	6125      	str	r5, [r4, #16]
 800e142:	4620      	mov	r0, r4
 800e144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e148:	08010b51 	.word	0x08010b51
 800e14c:	08010b62 	.word	0x08010b62

0800e150 <__s2b>:
 800e150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e154:	4615      	mov	r5, r2
 800e156:	461f      	mov	r7, r3
 800e158:	2209      	movs	r2, #9
 800e15a:	3308      	adds	r3, #8
 800e15c:	460c      	mov	r4, r1
 800e15e:	4606      	mov	r6, r0
 800e160:	2100      	movs	r1, #0
 800e162:	fb93 f3f2 	sdiv	r3, r3, r2
 800e166:	2201      	movs	r2, #1
 800e168:	429a      	cmp	r2, r3
 800e16a:	db09      	blt.n	800e180 <__s2b+0x30>
 800e16c:	4630      	mov	r0, r6
 800e16e:	f7ff ff45 	bl	800dffc <_Balloc>
 800e172:	b940      	cbnz	r0, 800e186 <__s2b+0x36>
 800e174:	4602      	mov	r2, r0
 800e176:	4b19      	ldr	r3, [pc, #100]	@ (800e1dc <__s2b+0x8c>)
 800e178:	21d3      	movs	r1, #211	@ 0xd3
 800e17a:	4819      	ldr	r0, [pc, #100]	@ (800e1e0 <__s2b+0x90>)
 800e17c:	f001 fe7c 	bl	800fe78 <__assert_func>
 800e180:	0052      	lsls	r2, r2, #1
 800e182:	3101      	adds	r1, #1
 800e184:	e7f0      	b.n	800e168 <__s2b+0x18>
 800e186:	9b08      	ldr	r3, [sp, #32]
 800e188:	2d09      	cmp	r5, #9
 800e18a:	6143      	str	r3, [r0, #20]
 800e18c:	f04f 0301 	mov.w	r3, #1
 800e190:	6103      	str	r3, [r0, #16]
 800e192:	dd16      	ble.n	800e1c2 <__s2b+0x72>
 800e194:	f104 0909 	add.w	r9, r4, #9
 800e198:	442c      	add	r4, r5
 800e19a:	46c8      	mov	r8, r9
 800e19c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e1a0:	4601      	mov	r1, r0
 800e1a2:	220a      	movs	r2, #10
 800e1a4:	4630      	mov	r0, r6
 800e1a6:	3b30      	subs	r3, #48	@ 0x30
 800e1a8:	f7ff ff8a 	bl	800e0c0 <__multadd>
 800e1ac:	45a0      	cmp	r8, r4
 800e1ae:	d1f5      	bne.n	800e19c <__s2b+0x4c>
 800e1b0:	f1a5 0408 	sub.w	r4, r5, #8
 800e1b4:	444c      	add	r4, r9
 800e1b6:	1b2d      	subs	r5, r5, r4
 800e1b8:	1963      	adds	r3, r4, r5
 800e1ba:	42bb      	cmp	r3, r7
 800e1bc:	db04      	blt.n	800e1c8 <__s2b+0x78>
 800e1be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e1c2:	340a      	adds	r4, #10
 800e1c4:	2509      	movs	r5, #9
 800e1c6:	e7f6      	b.n	800e1b6 <__s2b+0x66>
 800e1c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e1cc:	4601      	mov	r1, r0
 800e1ce:	220a      	movs	r2, #10
 800e1d0:	4630      	mov	r0, r6
 800e1d2:	3b30      	subs	r3, #48	@ 0x30
 800e1d4:	f7ff ff74 	bl	800e0c0 <__multadd>
 800e1d8:	e7ee      	b.n	800e1b8 <__s2b+0x68>
 800e1da:	bf00      	nop
 800e1dc:	08010b51 	.word	0x08010b51
 800e1e0:	08010b62 	.word	0x08010b62

0800e1e4 <__hi0bits>:
 800e1e4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e1e8:	4603      	mov	r3, r0
 800e1ea:	bf36      	itet	cc
 800e1ec:	0403      	lslcc	r3, r0, #16
 800e1ee:	2000      	movcs	r0, #0
 800e1f0:	2010      	movcc	r0, #16
 800e1f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e1f6:	bf3c      	itt	cc
 800e1f8:	021b      	lslcc	r3, r3, #8
 800e1fa:	3008      	addcc	r0, #8
 800e1fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e200:	bf3c      	itt	cc
 800e202:	011b      	lslcc	r3, r3, #4
 800e204:	3004      	addcc	r0, #4
 800e206:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e20a:	bf3c      	itt	cc
 800e20c:	009b      	lslcc	r3, r3, #2
 800e20e:	3002      	addcc	r0, #2
 800e210:	2b00      	cmp	r3, #0
 800e212:	db05      	blt.n	800e220 <__hi0bits+0x3c>
 800e214:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e218:	f100 0001 	add.w	r0, r0, #1
 800e21c:	bf08      	it	eq
 800e21e:	2020      	moveq	r0, #32
 800e220:	4770      	bx	lr

0800e222 <__lo0bits>:
 800e222:	6803      	ldr	r3, [r0, #0]
 800e224:	4602      	mov	r2, r0
 800e226:	f013 0007 	ands.w	r0, r3, #7
 800e22a:	d00b      	beq.n	800e244 <__lo0bits+0x22>
 800e22c:	07d9      	lsls	r1, r3, #31
 800e22e:	d421      	bmi.n	800e274 <__lo0bits+0x52>
 800e230:	0798      	lsls	r0, r3, #30
 800e232:	bf47      	ittee	mi
 800e234:	085b      	lsrmi	r3, r3, #1
 800e236:	2001      	movmi	r0, #1
 800e238:	089b      	lsrpl	r3, r3, #2
 800e23a:	2002      	movpl	r0, #2
 800e23c:	bf4c      	ite	mi
 800e23e:	6013      	strmi	r3, [r2, #0]
 800e240:	6013      	strpl	r3, [r2, #0]
 800e242:	4770      	bx	lr
 800e244:	b299      	uxth	r1, r3
 800e246:	b909      	cbnz	r1, 800e24c <__lo0bits+0x2a>
 800e248:	0c1b      	lsrs	r3, r3, #16
 800e24a:	2010      	movs	r0, #16
 800e24c:	b2d9      	uxtb	r1, r3
 800e24e:	b909      	cbnz	r1, 800e254 <__lo0bits+0x32>
 800e250:	3008      	adds	r0, #8
 800e252:	0a1b      	lsrs	r3, r3, #8
 800e254:	0719      	lsls	r1, r3, #28
 800e256:	bf04      	itt	eq
 800e258:	091b      	lsreq	r3, r3, #4
 800e25a:	3004      	addeq	r0, #4
 800e25c:	0799      	lsls	r1, r3, #30
 800e25e:	bf04      	itt	eq
 800e260:	089b      	lsreq	r3, r3, #2
 800e262:	3002      	addeq	r0, #2
 800e264:	07d9      	lsls	r1, r3, #31
 800e266:	d403      	bmi.n	800e270 <__lo0bits+0x4e>
 800e268:	085b      	lsrs	r3, r3, #1
 800e26a:	f100 0001 	add.w	r0, r0, #1
 800e26e:	d003      	beq.n	800e278 <__lo0bits+0x56>
 800e270:	6013      	str	r3, [r2, #0]
 800e272:	4770      	bx	lr
 800e274:	2000      	movs	r0, #0
 800e276:	4770      	bx	lr
 800e278:	2020      	movs	r0, #32
 800e27a:	4770      	bx	lr

0800e27c <__i2b>:
 800e27c:	b510      	push	{r4, lr}
 800e27e:	460c      	mov	r4, r1
 800e280:	2101      	movs	r1, #1
 800e282:	f7ff febb 	bl	800dffc <_Balloc>
 800e286:	4602      	mov	r2, r0
 800e288:	b928      	cbnz	r0, 800e296 <__i2b+0x1a>
 800e28a:	4b05      	ldr	r3, [pc, #20]	@ (800e2a0 <__i2b+0x24>)
 800e28c:	f240 1145 	movw	r1, #325	@ 0x145
 800e290:	4804      	ldr	r0, [pc, #16]	@ (800e2a4 <__i2b+0x28>)
 800e292:	f001 fdf1 	bl	800fe78 <__assert_func>
 800e296:	2301      	movs	r3, #1
 800e298:	6144      	str	r4, [r0, #20]
 800e29a:	6103      	str	r3, [r0, #16]
 800e29c:	bd10      	pop	{r4, pc}
 800e29e:	bf00      	nop
 800e2a0:	08010b51 	.word	0x08010b51
 800e2a4:	08010b62 	.word	0x08010b62

0800e2a8 <__multiply>:
 800e2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2ac:	4614      	mov	r4, r2
 800e2ae:	690a      	ldr	r2, [r1, #16]
 800e2b0:	460f      	mov	r7, r1
 800e2b2:	b085      	sub	sp, #20
 800e2b4:	6923      	ldr	r3, [r4, #16]
 800e2b6:	429a      	cmp	r2, r3
 800e2b8:	bfa2      	ittt	ge
 800e2ba:	4623      	movge	r3, r4
 800e2bc:	460c      	movge	r4, r1
 800e2be:	461f      	movge	r7, r3
 800e2c0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800e2c4:	68a3      	ldr	r3, [r4, #8]
 800e2c6:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800e2ca:	6861      	ldr	r1, [r4, #4]
 800e2cc:	eb0a 0609 	add.w	r6, sl, r9
 800e2d0:	42b3      	cmp	r3, r6
 800e2d2:	bfb8      	it	lt
 800e2d4:	3101      	addlt	r1, #1
 800e2d6:	f7ff fe91 	bl	800dffc <_Balloc>
 800e2da:	b930      	cbnz	r0, 800e2ea <__multiply+0x42>
 800e2dc:	4602      	mov	r2, r0
 800e2de:	4b45      	ldr	r3, [pc, #276]	@ (800e3f4 <__multiply+0x14c>)
 800e2e0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e2e4:	4844      	ldr	r0, [pc, #272]	@ (800e3f8 <__multiply+0x150>)
 800e2e6:	f001 fdc7 	bl	800fe78 <__assert_func>
 800e2ea:	f100 0514 	add.w	r5, r0, #20
 800e2ee:	2200      	movs	r2, #0
 800e2f0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e2f4:	462b      	mov	r3, r5
 800e2f6:	4543      	cmp	r3, r8
 800e2f8:	d321      	bcc.n	800e33e <__multiply+0x96>
 800e2fa:	f107 0114 	add.w	r1, r7, #20
 800e2fe:	f104 0214 	add.w	r2, r4, #20
 800e302:	f104 0715 	add.w	r7, r4, #21
 800e306:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800e30a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800e30e:	9302      	str	r3, [sp, #8]
 800e310:	1b13      	subs	r3, r2, r4
 800e312:	3b15      	subs	r3, #21
 800e314:	f023 0303 	bic.w	r3, r3, #3
 800e318:	3304      	adds	r3, #4
 800e31a:	42ba      	cmp	r2, r7
 800e31c:	bf38      	it	cc
 800e31e:	2304      	movcc	r3, #4
 800e320:	9301      	str	r3, [sp, #4]
 800e322:	9b02      	ldr	r3, [sp, #8]
 800e324:	9103      	str	r1, [sp, #12]
 800e326:	428b      	cmp	r3, r1
 800e328:	d80c      	bhi.n	800e344 <__multiply+0x9c>
 800e32a:	2e00      	cmp	r6, #0
 800e32c:	dd03      	ble.n	800e336 <__multiply+0x8e>
 800e32e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e332:	2b00      	cmp	r3, #0
 800e334:	d05b      	beq.n	800e3ee <__multiply+0x146>
 800e336:	6106      	str	r6, [r0, #16]
 800e338:	b005      	add	sp, #20
 800e33a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e33e:	f843 2b04 	str.w	r2, [r3], #4
 800e342:	e7d8      	b.n	800e2f6 <__multiply+0x4e>
 800e344:	f8b1 a000 	ldrh.w	sl, [r1]
 800e348:	f1ba 0f00 	cmp.w	sl, #0
 800e34c:	d024      	beq.n	800e398 <__multiply+0xf0>
 800e34e:	f104 0e14 	add.w	lr, r4, #20
 800e352:	46a9      	mov	r9, r5
 800e354:	f04f 0c00 	mov.w	ip, #0
 800e358:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e35c:	f8d9 3000 	ldr.w	r3, [r9]
 800e360:	fa1f fb87 	uxth.w	fp, r7
 800e364:	4572      	cmp	r2, lr
 800e366:	b29b      	uxth	r3, r3
 800e368:	fb0a 330b 	mla	r3, sl, fp, r3
 800e36c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800e370:	f8d9 7000 	ldr.w	r7, [r9]
 800e374:	4463      	add	r3, ip
 800e376:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e37a:	fb0a c70b 	mla	r7, sl, fp, ip
 800e37e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800e382:	b29b      	uxth	r3, r3
 800e384:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e388:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e38c:	f849 3b04 	str.w	r3, [r9], #4
 800e390:	d8e2      	bhi.n	800e358 <__multiply+0xb0>
 800e392:	9b01      	ldr	r3, [sp, #4]
 800e394:	f845 c003 	str.w	ip, [r5, r3]
 800e398:	9b03      	ldr	r3, [sp, #12]
 800e39a:	3104      	adds	r1, #4
 800e39c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e3a0:	f1b9 0f00 	cmp.w	r9, #0
 800e3a4:	d021      	beq.n	800e3ea <__multiply+0x142>
 800e3a6:	682b      	ldr	r3, [r5, #0]
 800e3a8:	f104 0c14 	add.w	ip, r4, #20
 800e3ac:	46ae      	mov	lr, r5
 800e3ae:	f04f 0a00 	mov.w	sl, #0
 800e3b2:	f8bc b000 	ldrh.w	fp, [ip]
 800e3b6:	b29b      	uxth	r3, r3
 800e3b8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800e3bc:	fb09 770b 	mla	r7, r9, fp, r7
 800e3c0:	4457      	add	r7, sl
 800e3c2:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e3c6:	f84e 3b04 	str.w	r3, [lr], #4
 800e3ca:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e3ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e3d2:	f8be 3000 	ldrh.w	r3, [lr]
 800e3d6:	4562      	cmp	r2, ip
 800e3d8:	fb09 330a 	mla	r3, r9, sl, r3
 800e3dc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800e3e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e3e4:	d8e5      	bhi.n	800e3b2 <__multiply+0x10a>
 800e3e6:	9f01      	ldr	r7, [sp, #4]
 800e3e8:	51eb      	str	r3, [r5, r7]
 800e3ea:	3504      	adds	r5, #4
 800e3ec:	e799      	b.n	800e322 <__multiply+0x7a>
 800e3ee:	3e01      	subs	r6, #1
 800e3f0:	e79b      	b.n	800e32a <__multiply+0x82>
 800e3f2:	bf00      	nop
 800e3f4:	08010b51 	.word	0x08010b51
 800e3f8:	08010b62 	.word	0x08010b62

0800e3fc <__pow5mult>:
 800e3fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e400:	4615      	mov	r5, r2
 800e402:	f012 0203 	ands.w	r2, r2, #3
 800e406:	4607      	mov	r7, r0
 800e408:	460e      	mov	r6, r1
 800e40a:	d007      	beq.n	800e41c <__pow5mult+0x20>
 800e40c:	3a01      	subs	r2, #1
 800e40e:	4c25      	ldr	r4, [pc, #148]	@ (800e4a4 <__pow5mult+0xa8>)
 800e410:	2300      	movs	r3, #0
 800e412:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e416:	f7ff fe53 	bl	800e0c0 <__multadd>
 800e41a:	4606      	mov	r6, r0
 800e41c:	10ad      	asrs	r5, r5, #2
 800e41e:	d03d      	beq.n	800e49c <__pow5mult+0xa0>
 800e420:	69fc      	ldr	r4, [r7, #28]
 800e422:	b97c      	cbnz	r4, 800e444 <__pow5mult+0x48>
 800e424:	2010      	movs	r0, #16
 800e426:	f7fd fd39 	bl	800be9c <malloc>
 800e42a:	4602      	mov	r2, r0
 800e42c:	61f8      	str	r0, [r7, #28]
 800e42e:	b928      	cbnz	r0, 800e43c <__pow5mult+0x40>
 800e430:	4b1d      	ldr	r3, [pc, #116]	@ (800e4a8 <__pow5mult+0xac>)
 800e432:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e436:	481d      	ldr	r0, [pc, #116]	@ (800e4ac <__pow5mult+0xb0>)
 800e438:	f001 fd1e 	bl	800fe78 <__assert_func>
 800e43c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e440:	6004      	str	r4, [r0, #0]
 800e442:	60c4      	str	r4, [r0, #12]
 800e444:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e448:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e44c:	b94c      	cbnz	r4, 800e462 <__pow5mult+0x66>
 800e44e:	f240 2171 	movw	r1, #625	@ 0x271
 800e452:	4638      	mov	r0, r7
 800e454:	f7ff ff12 	bl	800e27c <__i2b>
 800e458:	2300      	movs	r3, #0
 800e45a:	4604      	mov	r4, r0
 800e45c:	f8c8 0008 	str.w	r0, [r8, #8]
 800e460:	6003      	str	r3, [r0, #0]
 800e462:	f04f 0900 	mov.w	r9, #0
 800e466:	07eb      	lsls	r3, r5, #31
 800e468:	d50a      	bpl.n	800e480 <__pow5mult+0x84>
 800e46a:	4631      	mov	r1, r6
 800e46c:	4622      	mov	r2, r4
 800e46e:	4638      	mov	r0, r7
 800e470:	f7ff ff1a 	bl	800e2a8 <__multiply>
 800e474:	4680      	mov	r8, r0
 800e476:	4631      	mov	r1, r6
 800e478:	4638      	mov	r0, r7
 800e47a:	4646      	mov	r6, r8
 800e47c:	f7ff fdfe 	bl	800e07c <_Bfree>
 800e480:	106d      	asrs	r5, r5, #1
 800e482:	d00b      	beq.n	800e49c <__pow5mult+0xa0>
 800e484:	6820      	ldr	r0, [r4, #0]
 800e486:	b938      	cbnz	r0, 800e498 <__pow5mult+0x9c>
 800e488:	4622      	mov	r2, r4
 800e48a:	4621      	mov	r1, r4
 800e48c:	4638      	mov	r0, r7
 800e48e:	f7ff ff0b 	bl	800e2a8 <__multiply>
 800e492:	6020      	str	r0, [r4, #0]
 800e494:	f8c0 9000 	str.w	r9, [r0]
 800e498:	4604      	mov	r4, r0
 800e49a:	e7e4      	b.n	800e466 <__pow5mult+0x6a>
 800e49c:	4630      	mov	r0, r6
 800e49e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e4a2:	bf00      	nop
 800e4a4:	08010bbc 	.word	0x08010bbc
 800e4a8:	08010ae2 	.word	0x08010ae2
 800e4ac:	08010b62 	.word	0x08010b62

0800e4b0 <__lshift>:
 800e4b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4b4:	460c      	mov	r4, r1
 800e4b6:	4607      	mov	r7, r0
 800e4b8:	4691      	mov	r9, r2
 800e4ba:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e4be:	6923      	ldr	r3, [r4, #16]
 800e4c0:	6849      	ldr	r1, [r1, #4]
 800e4c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e4c6:	68a3      	ldr	r3, [r4, #8]
 800e4c8:	f108 0601 	add.w	r6, r8, #1
 800e4cc:	42b3      	cmp	r3, r6
 800e4ce:	db0b      	blt.n	800e4e8 <__lshift+0x38>
 800e4d0:	4638      	mov	r0, r7
 800e4d2:	f7ff fd93 	bl	800dffc <_Balloc>
 800e4d6:	4605      	mov	r5, r0
 800e4d8:	b948      	cbnz	r0, 800e4ee <__lshift+0x3e>
 800e4da:	4602      	mov	r2, r0
 800e4dc:	4b28      	ldr	r3, [pc, #160]	@ (800e580 <__lshift+0xd0>)
 800e4de:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e4e2:	4828      	ldr	r0, [pc, #160]	@ (800e584 <__lshift+0xd4>)
 800e4e4:	f001 fcc8 	bl	800fe78 <__assert_func>
 800e4e8:	3101      	adds	r1, #1
 800e4ea:	005b      	lsls	r3, r3, #1
 800e4ec:	e7ee      	b.n	800e4cc <__lshift+0x1c>
 800e4ee:	2300      	movs	r3, #0
 800e4f0:	f100 0114 	add.w	r1, r0, #20
 800e4f4:	f100 0210 	add.w	r2, r0, #16
 800e4f8:	4618      	mov	r0, r3
 800e4fa:	4553      	cmp	r3, sl
 800e4fc:	db33      	blt.n	800e566 <__lshift+0xb6>
 800e4fe:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e502:	f104 0314 	add.w	r3, r4, #20
 800e506:	6920      	ldr	r0, [r4, #16]
 800e508:	f019 091f 	ands.w	r9, r9, #31
 800e50c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e510:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e514:	d02b      	beq.n	800e56e <__lshift+0xbe>
 800e516:	f1c9 0e20 	rsb	lr, r9, #32
 800e51a:	468a      	mov	sl, r1
 800e51c:	2200      	movs	r2, #0
 800e51e:	6818      	ldr	r0, [r3, #0]
 800e520:	fa00 f009 	lsl.w	r0, r0, r9
 800e524:	4310      	orrs	r0, r2
 800e526:	f84a 0b04 	str.w	r0, [sl], #4
 800e52a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e52e:	459c      	cmp	ip, r3
 800e530:	fa22 f20e 	lsr.w	r2, r2, lr
 800e534:	d8f3      	bhi.n	800e51e <__lshift+0x6e>
 800e536:	ebac 0304 	sub.w	r3, ip, r4
 800e53a:	f104 0015 	add.w	r0, r4, #21
 800e53e:	3b15      	subs	r3, #21
 800e540:	f023 0303 	bic.w	r3, r3, #3
 800e544:	3304      	adds	r3, #4
 800e546:	4584      	cmp	ip, r0
 800e548:	bf38      	it	cc
 800e54a:	2304      	movcc	r3, #4
 800e54c:	50ca      	str	r2, [r1, r3]
 800e54e:	b10a      	cbz	r2, 800e554 <__lshift+0xa4>
 800e550:	f108 0602 	add.w	r6, r8, #2
 800e554:	3e01      	subs	r6, #1
 800e556:	4638      	mov	r0, r7
 800e558:	4621      	mov	r1, r4
 800e55a:	612e      	str	r6, [r5, #16]
 800e55c:	f7ff fd8e 	bl	800e07c <_Bfree>
 800e560:	4628      	mov	r0, r5
 800e562:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e566:	3301      	adds	r3, #1
 800e568:	f842 0f04 	str.w	r0, [r2, #4]!
 800e56c:	e7c5      	b.n	800e4fa <__lshift+0x4a>
 800e56e:	3904      	subs	r1, #4
 800e570:	f853 2b04 	ldr.w	r2, [r3], #4
 800e574:	459c      	cmp	ip, r3
 800e576:	f841 2f04 	str.w	r2, [r1, #4]!
 800e57a:	d8f9      	bhi.n	800e570 <__lshift+0xc0>
 800e57c:	e7ea      	b.n	800e554 <__lshift+0xa4>
 800e57e:	bf00      	nop
 800e580:	08010b51 	.word	0x08010b51
 800e584:	08010b62 	.word	0x08010b62

0800e588 <__mcmp>:
 800e588:	4603      	mov	r3, r0
 800e58a:	690a      	ldr	r2, [r1, #16]
 800e58c:	6900      	ldr	r0, [r0, #16]
 800e58e:	1a80      	subs	r0, r0, r2
 800e590:	b530      	push	{r4, r5, lr}
 800e592:	d10e      	bne.n	800e5b2 <__mcmp+0x2a>
 800e594:	3314      	adds	r3, #20
 800e596:	3114      	adds	r1, #20
 800e598:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e59c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e5a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e5a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e5a8:	4295      	cmp	r5, r2
 800e5aa:	d003      	beq.n	800e5b4 <__mcmp+0x2c>
 800e5ac:	d205      	bcs.n	800e5ba <__mcmp+0x32>
 800e5ae:	f04f 30ff 	mov.w	r0, #4294967295
 800e5b2:	bd30      	pop	{r4, r5, pc}
 800e5b4:	42a3      	cmp	r3, r4
 800e5b6:	d3f3      	bcc.n	800e5a0 <__mcmp+0x18>
 800e5b8:	e7fb      	b.n	800e5b2 <__mcmp+0x2a>
 800e5ba:	2001      	movs	r0, #1
 800e5bc:	e7f9      	b.n	800e5b2 <__mcmp+0x2a>
	...

0800e5c0 <__mdiff>:
 800e5c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5c4:	4689      	mov	r9, r1
 800e5c6:	4606      	mov	r6, r0
 800e5c8:	4611      	mov	r1, r2
 800e5ca:	4614      	mov	r4, r2
 800e5cc:	4648      	mov	r0, r9
 800e5ce:	f7ff ffdb 	bl	800e588 <__mcmp>
 800e5d2:	1e05      	subs	r5, r0, #0
 800e5d4:	d112      	bne.n	800e5fc <__mdiff+0x3c>
 800e5d6:	4629      	mov	r1, r5
 800e5d8:	4630      	mov	r0, r6
 800e5da:	f7ff fd0f 	bl	800dffc <_Balloc>
 800e5de:	4602      	mov	r2, r0
 800e5e0:	b928      	cbnz	r0, 800e5ee <__mdiff+0x2e>
 800e5e2:	4b41      	ldr	r3, [pc, #260]	@ (800e6e8 <__mdiff+0x128>)
 800e5e4:	f240 2137 	movw	r1, #567	@ 0x237
 800e5e8:	4840      	ldr	r0, [pc, #256]	@ (800e6ec <__mdiff+0x12c>)
 800e5ea:	f001 fc45 	bl	800fe78 <__assert_func>
 800e5ee:	2301      	movs	r3, #1
 800e5f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e5f4:	4610      	mov	r0, r2
 800e5f6:	b003      	add	sp, #12
 800e5f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5fc:	bfbc      	itt	lt
 800e5fe:	464b      	movlt	r3, r9
 800e600:	46a1      	movlt	r9, r4
 800e602:	4630      	mov	r0, r6
 800e604:	bfb8      	it	lt
 800e606:	2501      	movlt	r5, #1
 800e608:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e60c:	bfb4      	ite	lt
 800e60e:	461c      	movlt	r4, r3
 800e610:	2500      	movge	r5, #0
 800e612:	f7ff fcf3 	bl	800dffc <_Balloc>
 800e616:	4602      	mov	r2, r0
 800e618:	b918      	cbnz	r0, 800e622 <__mdiff+0x62>
 800e61a:	4b33      	ldr	r3, [pc, #204]	@ (800e6e8 <__mdiff+0x128>)
 800e61c:	f240 2145 	movw	r1, #581	@ 0x245
 800e620:	e7e2      	b.n	800e5e8 <__mdiff+0x28>
 800e622:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e626:	f104 0e14 	add.w	lr, r4, #20
 800e62a:	6926      	ldr	r6, [r4, #16]
 800e62c:	f100 0b14 	add.w	fp, r0, #20
 800e630:	60c5      	str	r5, [r0, #12]
 800e632:	f109 0514 	add.w	r5, r9, #20
 800e636:	f109 0310 	add.w	r3, r9, #16
 800e63a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e63e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e642:	46d9      	mov	r9, fp
 800e644:	f04f 0c00 	mov.w	ip, #0
 800e648:	9301      	str	r3, [sp, #4]
 800e64a:	9b01      	ldr	r3, [sp, #4]
 800e64c:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e650:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e654:	4576      	cmp	r6, lr
 800e656:	9301      	str	r3, [sp, #4]
 800e658:	fa1f f38a 	uxth.w	r3, sl
 800e65c:	4619      	mov	r1, r3
 800e65e:	b283      	uxth	r3, r0
 800e660:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800e664:	eba1 0303 	sub.w	r3, r1, r3
 800e668:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e66c:	4463      	add	r3, ip
 800e66e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e672:	b29b      	uxth	r3, r3
 800e674:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e678:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e67c:	f849 3b04 	str.w	r3, [r9], #4
 800e680:	d8e3      	bhi.n	800e64a <__mdiff+0x8a>
 800e682:	1b33      	subs	r3, r6, r4
 800e684:	3415      	adds	r4, #21
 800e686:	3b15      	subs	r3, #21
 800e688:	f023 0303 	bic.w	r3, r3, #3
 800e68c:	3304      	adds	r3, #4
 800e68e:	42a6      	cmp	r6, r4
 800e690:	bf38      	it	cc
 800e692:	2304      	movcc	r3, #4
 800e694:	441d      	add	r5, r3
 800e696:	445b      	add	r3, fp
 800e698:	462c      	mov	r4, r5
 800e69a:	461e      	mov	r6, r3
 800e69c:	4544      	cmp	r4, r8
 800e69e:	d30e      	bcc.n	800e6be <__mdiff+0xfe>
 800e6a0:	f108 0103 	add.w	r1, r8, #3
 800e6a4:	1b49      	subs	r1, r1, r5
 800e6a6:	3d03      	subs	r5, #3
 800e6a8:	f021 0103 	bic.w	r1, r1, #3
 800e6ac:	45a8      	cmp	r8, r5
 800e6ae:	bf38      	it	cc
 800e6b0:	2100      	movcc	r1, #0
 800e6b2:	440b      	add	r3, r1
 800e6b4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e6b8:	b199      	cbz	r1, 800e6e2 <__mdiff+0x122>
 800e6ba:	6117      	str	r7, [r2, #16]
 800e6bc:	e79a      	b.n	800e5f4 <__mdiff+0x34>
 800e6be:	f854 1b04 	ldr.w	r1, [r4], #4
 800e6c2:	46e6      	mov	lr, ip
 800e6c4:	fa1f fc81 	uxth.w	ip, r1
 800e6c8:	0c08      	lsrs	r0, r1, #16
 800e6ca:	4471      	add	r1, lr
 800e6cc:	44f4      	add	ip, lr
 800e6ce:	b289      	uxth	r1, r1
 800e6d0:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e6d4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e6d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e6dc:	f846 1b04 	str.w	r1, [r6], #4
 800e6e0:	e7dc      	b.n	800e69c <__mdiff+0xdc>
 800e6e2:	3f01      	subs	r7, #1
 800e6e4:	e7e6      	b.n	800e6b4 <__mdiff+0xf4>
 800e6e6:	bf00      	nop
 800e6e8:	08010b51 	.word	0x08010b51
 800e6ec:	08010b62 	.word	0x08010b62

0800e6f0 <__ulp>:
 800e6f0:	b082      	sub	sp, #8
 800e6f2:	4b11      	ldr	r3, [pc, #68]	@ (800e738 <__ulp+0x48>)
 800e6f4:	ed8d 0b00 	vstr	d0, [sp]
 800e6f8:	9a01      	ldr	r2, [sp, #4]
 800e6fa:	4013      	ands	r3, r2
 800e6fc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e700:	2b00      	cmp	r3, #0
 800e702:	dc08      	bgt.n	800e716 <__ulp+0x26>
 800e704:	425b      	negs	r3, r3
 800e706:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e70a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e70e:	da04      	bge.n	800e71a <__ulp+0x2a>
 800e710:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e714:	4113      	asrs	r3, r2
 800e716:	2200      	movs	r2, #0
 800e718:	e008      	b.n	800e72c <__ulp+0x3c>
 800e71a:	f1a2 0314 	sub.w	r3, r2, #20
 800e71e:	2b1e      	cmp	r3, #30
 800e720:	bfd6      	itet	le
 800e722:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e726:	2201      	movgt	r2, #1
 800e728:	40da      	lsrle	r2, r3
 800e72a:	2300      	movs	r3, #0
 800e72c:	4619      	mov	r1, r3
 800e72e:	4610      	mov	r0, r2
 800e730:	ec41 0b10 	vmov	d0, r0, r1
 800e734:	b002      	add	sp, #8
 800e736:	4770      	bx	lr
 800e738:	7ff00000 	.word	0x7ff00000

0800e73c <__b2d>:
 800e73c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e740:	6906      	ldr	r6, [r0, #16]
 800e742:	f100 0814 	add.w	r8, r0, #20
 800e746:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e74a:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e74e:	1f37      	subs	r7, r6, #4
 800e750:	4610      	mov	r0, r2
 800e752:	f7ff fd47 	bl	800e1e4 <__hi0bits>
 800e756:	f1c0 0320 	rsb	r3, r0, #32
 800e75a:	280a      	cmp	r0, #10
 800e75c:	600b      	str	r3, [r1, #0]
 800e75e:	491d      	ldr	r1, [pc, #116]	@ (800e7d4 <__b2d+0x98>)
 800e760:	dc16      	bgt.n	800e790 <__b2d+0x54>
 800e762:	f1c0 0c0b 	rsb	ip, r0, #11
 800e766:	45b8      	cmp	r8, r7
 800e768:	f100 0015 	add.w	r0, r0, #21
 800e76c:	fa22 f30c 	lsr.w	r3, r2, ip
 800e770:	fa02 f000 	lsl.w	r0, r2, r0
 800e774:	ea43 0501 	orr.w	r5, r3, r1
 800e778:	bf34      	ite	cc
 800e77a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e77e:	2300      	movcs	r3, #0
 800e780:	fa23 f30c 	lsr.w	r3, r3, ip
 800e784:	4303      	orrs	r3, r0
 800e786:	461c      	mov	r4, r3
 800e788:	ec45 4b10 	vmov	d0, r4, r5
 800e78c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e790:	45b8      	cmp	r8, r7
 800e792:	bf3a      	itte	cc
 800e794:	f1a6 0708 	subcc.w	r7, r6, #8
 800e798:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e79c:	2300      	movcs	r3, #0
 800e79e:	380b      	subs	r0, #11
 800e7a0:	d014      	beq.n	800e7cc <__b2d+0x90>
 800e7a2:	f1c0 0120 	rsb	r1, r0, #32
 800e7a6:	4082      	lsls	r2, r0
 800e7a8:	4547      	cmp	r7, r8
 800e7aa:	fa23 f401 	lsr.w	r4, r3, r1
 800e7ae:	fa03 f300 	lsl.w	r3, r3, r0
 800e7b2:	ea42 0204 	orr.w	r2, r2, r4
 800e7b6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800e7ba:	bf8c      	ite	hi
 800e7bc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e7c0:	2200      	movls	r2, #0
 800e7c2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e7c6:	40ca      	lsrs	r2, r1
 800e7c8:	4313      	orrs	r3, r2
 800e7ca:	e7dc      	b.n	800e786 <__b2d+0x4a>
 800e7cc:	ea42 0501 	orr.w	r5, r2, r1
 800e7d0:	e7d9      	b.n	800e786 <__b2d+0x4a>
 800e7d2:	bf00      	nop
 800e7d4:	3ff00000 	.word	0x3ff00000

0800e7d8 <__d2b>:
 800e7d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e7dc:	460f      	mov	r7, r1
 800e7de:	2101      	movs	r1, #1
 800e7e0:	4616      	mov	r6, r2
 800e7e2:	ec59 8b10 	vmov	r8, r9, d0
 800e7e6:	f7ff fc09 	bl	800dffc <_Balloc>
 800e7ea:	4604      	mov	r4, r0
 800e7ec:	b930      	cbnz	r0, 800e7fc <__d2b+0x24>
 800e7ee:	4602      	mov	r2, r0
 800e7f0:	4b23      	ldr	r3, [pc, #140]	@ (800e880 <__d2b+0xa8>)
 800e7f2:	f240 310f 	movw	r1, #783	@ 0x30f
 800e7f6:	4823      	ldr	r0, [pc, #140]	@ (800e884 <__d2b+0xac>)
 800e7f8:	f001 fb3e 	bl	800fe78 <__assert_func>
 800e7fc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e800:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e804:	b10d      	cbz	r5, 800e80a <__d2b+0x32>
 800e806:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e80a:	9301      	str	r3, [sp, #4]
 800e80c:	f1b8 0300 	subs.w	r3, r8, #0
 800e810:	d023      	beq.n	800e85a <__d2b+0x82>
 800e812:	4668      	mov	r0, sp
 800e814:	9300      	str	r3, [sp, #0]
 800e816:	f7ff fd04 	bl	800e222 <__lo0bits>
 800e81a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e81e:	b1d0      	cbz	r0, 800e856 <__d2b+0x7e>
 800e820:	f1c0 0320 	rsb	r3, r0, #32
 800e824:	fa02 f303 	lsl.w	r3, r2, r3
 800e828:	40c2      	lsrs	r2, r0
 800e82a:	430b      	orrs	r3, r1
 800e82c:	9201      	str	r2, [sp, #4]
 800e82e:	6163      	str	r3, [r4, #20]
 800e830:	9b01      	ldr	r3, [sp, #4]
 800e832:	2b00      	cmp	r3, #0
 800e834:	61a3      	str	r3, [r4, #24]
 800e836:	bf0c      	ite	eq
 800e838:	2201      	moveq	r2, #1
 800e83a:	2202      	movne	r2, #2
 800e83c:	6122      	str	r2, [r4, #16]
 800e83e:	b1a5      	cbz	r5, 800e86a <__d2b+0x92>
 800e840:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e844:	4405      	add	r5, r0
 800e846:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e84a:	603d      	str	r5, [r7, #0]
 800e84c:	6030      	str	r0, [r6, #0]
 800e84e:	4620      	mov	r0, r4
 800e850:	b003      	add	sp, #12
 800e852:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e856:	6161      	str	r1, [r4, #20]
 800e858:	e7ea      	b.n	800e830 <__d2b+0x58>
 800e85a:	a801      	add	r0, sp, #4
 800e85c:	f7ff fce1 	bl	800e222 <__lo0bits>
 800e860:	9b01      	ldr	r3, [sp, #4]
 800e862:	3020      	adds	r0, #32
 800e864:	2201      	movs	r2, #1
 800e866:	6163      	str	r3, [r4, #20]
 800e868:	e7e8      	b.n	800e83c <__d2b+0x64>
 800e86a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e86e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e872:	6038      	str	r0, [r7, #0]
 800e874:	6918      	ldr	r0, [r3, #16]
 800e876:	f7ff fcb5 	bl	800e1e4 <__hi0bits>
 800e87a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e87e:	e7e5      	b.n	800e84c <__d2b+0x74>
 800e880:	08010b51 	.word	0x08010b51
 800e884:	08010b62 	.word	0x08010b62

0800e888 <__ratio>:
 800e888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e88c:	b085      	sub	sp, #20
 800e88e:	e9cd 1000 	strd	r1, r0, [sp]
 800e892:	a902      	add	r1, sp, #8
 800e894:	f7ff ff52 	bl	800e73c <__b2d>
 800e898:	a903      	add	r1, sp, #12
 800e89a:	9800      	ldr	r0, [sp, #0]
 800e89c:	ec55 4b10 	vmov	r4, r5, d0
 800e8a0:	f7ff ff4c 	bl	800e73c <__b2d>
 800e8a4:	9b01      	ldr	r3, [sp, #4]
 800e8a6:	462f      	mov	r7, r5
 800e8a8:	4620      	mov	r0, r4
 800e8aa:	6919      	ldr	r1, [r3, #16]
 800e8ac:	9b00      	ldr	r3, [sp, #0]
 800e8ae:	691b      	ldr	r3, [r3, #16]
 800e8b0:	1ac9      	subs	r1, r1, r3
 800e8b2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e8b6:	ec5b ab10 	vmov	sl, fp, d0
 800e8ba:	1a9b      	subs	r3, r3, r2
 800e8bc:	46d9      	mov	r9, fp
 800e8be:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	bfcd      	iteet	gt
 800e8c6:	462a      	movgt	r2, r5
 800e8c8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e8cc:	465a      	movle	r2, fp
 800e8ce:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e8d2:	bfd8      	it	le
 800e8d4:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e8d8:	4652      	mov	r2, sl
 800e8da:	4639      	mov	r1, r7
 800e8dc:	464b      	mov	r3, r9
 800e8de:	f7f1 ffc5 	bl	800086c <__aeabi_ddiv>
 800e8e2:	ec41 0b10 	vmov	d0, r0, r1
 800e8e6:	b005      	add	sp, #20
 800e8e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e8ec <__copybits>:
 800e8ec:	3901      	subs	r1, #1
 800e8ee:	f102 0314 	add.w	r3, r2, #20
 800e8f2:	1149      	asrs	r1, r1, #5
 800e8f4:	b570      	push	{r4, r5, r6, lr}
 800e8f6:	3101      	adds	r1, #1
 800e8f8:	6914      	ldr	r4, [r2, #16]
 800e8fa:	1f05      	subs	r5, r0, #4
 800e8fc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e900:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e904:	42a3      	cmp	r3, r4
 800e906:	d30c      	bcc.n	800e922 <__copybits+0x36>
 800e908:	1aa3      	subs	r3, r4, r2
 800e90a:	3211      	adds	r2, #17
 800e90c:	3b11      	subs	r3, #17
 800e90e:	f023 0303 	bic.w	r3, r3, #3
 800e912:	42a2      	cmp	r2, r4
 800e914:	bf88      	it	hi
 800e916:	2300      	movhi	r3, #0
 800e918:	4418      	add	r0, r3
 800e91a:	2300      	movs	r3, #0
 800e91c:	4288      	cmp	r0, r1
 800e91e:	d305      	bcc.n	800e92c <__copybits+0x40>
 800e920:	bd70      	pop	{r4, r5, r6, pc}
 800e922:	f853 6b04 	ldr.w	r6, [r3], #4
 800e926:	f845 6f04 	str.w	r6, [r5, #4]!
 800e92a:	e7eb      	b.n	800e904 <__copybits+0x18>
 800e92c:	f840 3b04 	str.w	r3, [r0], #4
 800e930:	e7f4      	b.n	800e91c <__copybits+0x30>

0800e932 <__any_on>:
 800e932:	f100 0214 	add.w	r2, r0, #20
 800e936:	114b      	asrs	r3, r1, #5
 800e938:	6900      	ldr	r0, [r0, #16]
 800e93a:	4298      	cmp	r0, r3
 800e93c:	b510      	push	{r4, lr}
 800e93e:	db11      	blt.n	800e964 <__any_on+0x32>
 800e940:	dd0a      	ble.n	800e958 <__any_on+0x26>
 800e942:	f011 011f 	ands.w	r1, r1, #31
 800e946:	d007      	beq.n	800e958 <__any_on+0x26>
 800e948:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e94c:	fa24 f001 	lsr.w	r0, r4, r1
 800e950:	fa00 f101 	lsl.w	r1, r0, r1
 800e954:	428c      	cmp	r4, r1
 800e956:	d10b      	bne.n	800e970 <__any_on+0x3e>
 800e958:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e95c:	4293      	cmp	r3, r2
 800e95e:	d803      	bhi.n	800e968 <__any_on+0x36>
 800e960:	2000      	movs	r0, #0
 800e962:	bd10      	pop	{r4, pc}
 800e964:	4603      	mov	r3, r0
 800e966:	e7f7      	b.n	800e958 <__any_on+0x26>
 800e968:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e96c:	2900      	cmp	r1, #0
 800e96e:	d0f5      	beq.n	800e95c <__any_on+0x2a>
 800e970:	2001      	movs	r0, #1
 800e972:	e7f6      	b.n	800e962 <__any_on+0x30>

0800e974 <sulp>:
 800e974:	b570      	push	{r4, r5, r6, lr}
 800e976:	4604      	mov	r4, r0
 800e978:	460d      	mov	r5, r1
 800e97a:	4616      	mov	r6, r2
 800e97c:	ec45 4b10 	vmov	d0, r4, r5
 800e980:	f7ff feb6 	bl	800e6f0 <__ulp>
 800e984:	ec51 0b10 	vmov	r0, r1, d0
 800e988:	b17e      	cbz	r6, 800e9aa <sulp+0x36>
 800e98a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e98e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e992:	2b00      	cmp	r3, #0
 800e994:	dd09      	ble.n	800e9aa <sulp+0x36>
 800e996:	051b      	lsls	r3, r3, #20
 800e998:	2400      	movs	r4, #0
 800e99a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800e99e:	4622      	mov	r2, r4
 800e9a0:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800e9a4:	462b      	mov	r3, r5
 800e9a6:	f7f1 fe37 	bl	8000618 <__aeabi_dmul>
 800e9aa:	ec41 0b10 	vmov	d0, r0, r1
 800e9ae:	bd70      	pop	{r4, r5, r6, pc}

0800e9b0 <_strtod_l>:
 800e9b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9b4:	b09f      	sub	sp, #124	@ 0x7c
 800e9b6:	460c      	mov	r4, r1
 800e9b8:	f04f 0a00 	mov.w	sl, #0
 800e9bc:	f04f 0b00 	mov.w	fp, #0
 800e9c0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e9c2:	2200      	movs	r2, #0
 800e9c4:	9005      	str	r0, [sp, #20]
 800e9c6:	921a      	str	r2, [sp, #104]	@ 0x68
 800e9c8:	460a      	mov	r2, r1
 800e9ca:	9219      	str	r2, [sp, #100]	@ 0x64
 800e9cc:	7811      	ldrb	r1, [r2, #0]
 800e9ce:	292b      	cmp	r1, #43	@ 0x2b
 800e9d0:	d04a      	beq.n	800ea68 <_strtod_l+0xb8>
 800e9d2:	d838      	bhi.n	800ea46 <_strtod_l+0x96>
 800e9d4:	290d      	cmp	r1, #13
 800e9d6:	d832      	bhi.n	800ea3e <_strtod_l+0x8e>
 800e9d8:	2908      	cmp	r1, #8
 800e9da:	d832      	bhi.n	800ea42 <_strtod_l+0x92>
 800e9dc:	2900      	cmp	r1, #0
 800e9de:	d03b      	beq.n	800ea58 <_strtod_l+0xa8>
 800e9e0:	2200      	movs	r2, #0
 800e9e2:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e9e4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800e9e6:	782a      	ldrb	r2, [r5, #0]
 800e9e8:	2a30      	cmp	r2, #48	@ 0x30
 800e9ea:	f040 80b3 	bne.w	800eb54 <_strtod_l+0x1a4>
 800e9ee:	786a      	ldrb	r2, [r5, #1]
 800e9f0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e9f4:	2a58      	cmp	r2, #88	@ 0x58
 800e9f6:	d16e      	bne.n	800ead6 <_strtod_l+0x126>
 800e9f8:	9302      	str	r3, [sp, #8]
 800e9fa:	a919      	add	r1, sp, #100	@ 0x64
 800e9fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e9fe:	4a90      	ldr	r2, [pc, #576]	@ (800ec40 <_strtod_l+0x290>)
 800ea00:	9301      	str	r3, [sp, #4]
 800ea02:	ab1a      	add	r3, sp, #104	@ 0x68
 800ea04:	9805      	ldr	r0, [sp, #20]
 800ea06:	9300      	str	r3, [sp, #0]
 800ea08:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ea0a:	f001 facd 	bl	800ffa8 <__gethex>
 800ea0e:	f010 060f 	ands.w	r6, r0, #15
 800ea12:	4604      	mov	r4, r0
 800ea14:	d005      	beq.n	800ea22 <_strtod_l+0x72>
 800ea16:	2e06      	cmp	r6, #6
 800ea18:	d128      	bne.n	800ea6c <_strtod_l+0xbc>
 800ea1a:	3501      	adds	r5, #1
 800ea1c:	2300      	movs	r3, #0
 800ea1e:	9519      	str	r5, [sp, #100]	@ 0x64
 800ea20:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ea22:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	f040 858e 	bne.w	800f546 <_strtod_l+0xb96>
 800ea2a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea2c:	b1cb      	cbz	r3, 800ea62 <_strtod_l+0xb2>
 800ea2e:	4652      	mov	r2, sl
 800ea30:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800ea34:	ec43 2b10 	vmov	d0, r2, r3
 800ea38:	b01f      	add	sp, #124	@ 0x7c
 800ea3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea3e:	2920      	cmp	r1, #32
 800ea40:	d1ce      	bne.n	800e9e0 <_strtod_l+0x30>
 800ea42:	3201      	adds	r2, #1
 800ea44:	e7c1      	b.n	800e9ca <_strtod_l+0x1a>
 800ea46:	292d      	cmp	r1, #45	@ 0x2d
 800ea48:	d1ca      	bne.n	800e9e0 <_strtod_l+0x30>
 800ea4a:	2101      	movs	r1, #1
 800ea4c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ea4e:	1c51      	adds	r1, r2, #1
 800ea50:	9119      	str	r1, [sp, #100]	@ 0x64
 800ea52:	7852      	ldrb	r2, [r2, #1]
 800ea54:	2a00      	cmp	r2, #0
 800ea56:	d1c5      	bne.n	800e9e4 <_strtod_l+0x34>
 800ea58:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ea5a:	9419      	str	r4, [sp, #100]	@ 0x64
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	f040 8570 	bne.w	800f542 <_strtod_l+0xb92>
 800ea62:	4652      	mov	r2, sl
 800ea64:	465b      	mov	r3, fp
 800ea66:	e7e5      	b.n	800ea34 <_strtod_l+0x84>
 800ea68:	2100      	movs	r1, #0
 800ea6a:	e7ef      	b.n	800ea4c <_strtod_l+0x9c>
 800ea6c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ea6e:	b13a      	cbz	r2, 800ea80 <_strtod_l+0xd0>
 800ea70:	2135      	movs	r1, #53	@ 0x35
 800ea72:	a81c      	add	r0, sp, #112	@ 0x70
 800ea74:	f7ff ff3a 	bl	800e8ec <__copybits>
 800ea78:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ea7a:	9805      	ldr	r0, [sp, #20]
 800ea7c:	f7ff fafe 	bl	800e07c <_Bfree>
 800ea80:	3e01      	subs	r6, #1
 800ea82:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ea84:	2e04      	cmp	r6, #4
 800ea86:	d806      	bhi.n	800ea96 <_strtod_l+0xe6>
 800ea88:	e8df f006 	tbb	[pc, r6]
 800ea8c:	201d0314 	.word	0x201d0314
 800ea90:	14          	.byte	0x14
 800ea91:	00          	.byte	0x00
 800ea92:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ea96:	05e1      	lsls	r1, r4, #23
 800ea98:	bf48      	it	mi
 800ea9a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ea9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800eaa2:	0d1b      	lsrs	r3, r3, #20
 800eaa4:	051b      	lsls	r3, r3, #20
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d1bb      	bne.n	800ea22 <_strtod_l+0x72>
 800eaaa:	f7fe fbbd 	bl	800d228 <__errno>
 800eaae:	2322      	movs	r3, #34	@ 0x22
 800eab0:	6003      	str	r3, [r0, #0]
 800eab2:	e7b6      	b.n	800ea22 <_strtod_l+0x72>
 800eab4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800eab8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800eabc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800eac0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800eac4:	e7e7      	b.n	800ea96 <_strtod_l+0xe6>
 800eac6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800ec48 <_strtod_l+0x298>
 800eaca:	e7e4      	b.n	800ea96 <_strtod_l+0xe6>
 800eacc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ead0:	f04f 3aff 	mov.w	sl, #4294967295
 800ead4:	e7df      	b.n	800ea96 <_strtod_l+0xe6>
 800ead6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ead8:	1c5a      	adds	r2, r3, #1
 800eada:	9219      	str	r2, [sp, #100]	@ 0x64
 800eadc:	785b      	ldrb	r3, [r3, #1]
 800eade:	2b30      	cmp	r3, #48	@ 0x30
 800eae0:	d0f9      	beq.n	800ead6 <_strtod_l+0x126>
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d09d      	beq.n	800ea22 <_strtod_l+0x72>
 800eae6:	2301      	movs	r3, #1
 800eae8:	9309      	str	r3, [sp, #36]	@ 0x24
 800eaea:	220a      	movs	r2, #10
 800eaec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eaee:	930c      	str	r3, [sp, #48]	@ 0x30
 800eaf0:	2300      	movs	r3, #0
 800eaf2:	461f      	mov	r7, r3
 800eaf4:	9308      	str	r3, [sp, #32]
 800eaf6:	930a      	str	r3, [sp, #40]	@ 0x28
 800eaf8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800eafa:	7805      	ldrb	r5, [r0, #0]
 800eafc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800eb00:	b2d9      	uxtb	r1, r3
 800eb02:	2909      	cmp	r1, #9
 800eb04:	d928      	bls.n	800eb58 <_strtod_l+0x1a8>
 800eb06:	2201      	movs	r2, #1
 800eb08:	494e      	ldr	r1, [pc, #312]	@ (800ec44 <_strtod_l+0x294>)
 800eb0a:	f001 f978 	bl	800fdfe <strncmp>
 800eb0e:	2800      	cmp	r0, #0
 800eb10:	d033      	beq.n	800eb7a <_strtod_l+0x1ca>
 800eb12:	2000      	movs	r0, #0
 800eb14:	462a      	mov	r2, r5
 800eb16:	463d      	mov	r5, r7
 800eb18:	4681      	mov	r9, r0
 800eb1a:	4603      	mov	r3, r0
 800eb1c:	2a65      	cmp	r2, #101	@ 0x65
 800eb1e:	d001      	beq.n	800eb24 <_strtod_l+0x174>
 800eb20:	2a45      	cmp	r2, #69	@ 0x45
 800eb22:	d114      	bne.n	800eb4e <_strtod_l+0x19e>
 800eb24:	b91d      	cbnz	r5, 800eb2e <_strtod_l+0x17e>
 800eb26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eb28:	4302      	orrs	r2, r0
 800eb2a:	d095      	beq.n	800ea58 <_strtod_l+0xa8>
 800eb2c:	2500      	movs	r5, #0
 800eb2e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800eb30:	1c62      	adds	r2, r4, #1
 800eb32:	9219      	str	r2, [sp, #100]	@ 0x64
 800eb34:	7862      	ldrb	r2, [r4, #1]
 800eb36:	2a2b      	cmp	r2, #43	@ 0x2b
 800eb38:	d078      	beq.n	800ec2c <_strtod_l+0x27c>
 800eb3a:	2a2d      	cmp	r2, #45	@ 0x2d
 800eb3c:	d07c      	beq.n	800ec38 <_strtod_l+0x288>
 800eb3e:	f04f 0c00 	mov.w	ip, #0
 800eb42:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800eb46:	2909      	cmp	r1, #9
 800eb48:	f240 8084 	bls.w	800ec54 <_strtod_l+0x2a4>
 800eb4c:	9419      	str	r4, [sp, #100]	@ 0x64
 800eb4e:	f04f 0800 	mov.w	r8, #0
 800eb52:	e0a4      	b.n	800ec9e <_strtod_l+0x2ee>
 800eb54:	2300      	movs	r3, #0
 800eb56:	e7c7      	b.n	800eae8 <_strtod_l+0x138>
 800eb58:	2f08      	cmp	r7, #8
 800eb5a:	f100 0001 	add.w	r0, r0, #1
 800eb5e:	f107 0701 	add.w	r7, r7, #1
 800eb62:	bfd5      	itete	le
 800eb64:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800eb66:	9908      	ldrgt	r1, [sp, #32]
 800eb68:	fb02 3301 	mlale	r3, r2, r1, r3
 800eb6c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800eb70:	bfd4      	ite	le
 800eb72:	930a      	strle	r3, [sp, #40]	@ 0x28
 800eb74:	9308      	strgt	r3, [sp, #32]
 800eb76:	9019      	str	r0, [sp, #100]	@ 0x64
 800eb78:	e7be      	b.n	800eaf8 <_strtod_l+0x148>
 800eb7a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eb7c:	1c5a      	adds	r2, r3, #1
 800eb7e:	9219      	str	r2, [sp, #100]	@ 0x64
 800eb80:	785a      	ldrb	r2, [r3, #1]
 800eb82:	b37f      	cbz	r7, 800ebe4 <_strtod_l+0x234>
 800eb84:	4681      	mov	r9, r0
 800eb86:	463d      	mov	r5, r7
 800eb88:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800eb8c:	2b09      	cmp	r3, #9
 800eb8e:	d912      	bls.n	800ebb6 <_strtod_l+0x206>
 800eb90:	2301      	movs	r3, #1
 800eb92:	e7c3      	b.n	800eb1c <_strtod_l+0x16c>
 800eb94:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eb96:	3001      	adds	r0, #1
 800eb98:	1c5a      	adds	r2, r3, #1
 800eb9a:	9219      	str	r2, [sp, #100]	@ 0x64
 800eb9c:	785a      	ldrb	r2, [r3, #1]
 800eb9e:	2a30      	cmp	r2, #48	@ 0x30
 800eba0:	d0f8      	beq.n	800eb94 <_strtod_l+0x1e4>
 800eba2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800eba6:	2b08      	cmp	r3, #8
 800eba8:	f200 84d2 	bhi.w	800f550 <_strtod_l+0xba0>
 800ebac:	4681      	mov	r9, r0
 800ebae:	2000      	movs	r0, #0
 800ebb0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ebb2:	4605      	mov	r5, r0
 800ebb4:	930c      	str	r3, [sp, #48]	@ 0x30
 800ebb6:	3a30      	subs	r2, #48	@ 0x30
 800ebb8:	f100 0301 	add.w	r3, r0, #1
 800ebbc:	d02a      	beq.n	800ec14 <_strtod_l+0x264>
 800ebbe:	4499      	add	r9, r3
 800ebc0:	eb00 0c05 	add.w	ip, r0, r5
 800ebc4:	462b      	mov	r3, r5
 800ebc6:	210a      	movs	r1, #10
 800ebc8:	4563      	cmp	r3, ip
 800ebca:	d10d      	bne.n	800ebe8 <_strtod_l+0x238>
 800ebcc:	1c69      	adds	r1, r5, #1
 800ebce:	4401      	add	r1, r0
 800ebd0:	4428      	add	r0, r5
 800ebd2:	2808      	cmp	r0, #8
 800ebd4:	dc16      	bgt.n	800ec04 <_strtod_l+0x254>
 800ebd6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ebd8:	230a      	movs	r3, #10
 800ebda:	fb03 2300 	mla	r3, r3, r0, r2
 800ebde:	930a      	str	r3, [sp, #40]	@ 0x28
 800ebe0:	2300      	movs	r3, #0
 800ebe2:	e018      	b.n	800ec16 <_strtod_l+0x266>
 800ebe4:	4638      	mov	r0, r7
 800ebe6:	e7da      	b.n	800eb9e <_strtod_l+0x1ee>
 800ebe8:	2b08      	cmp	r3, #8
 800ebea:	f103 0301 	add.w	r3, r3, #1
 800ebee:	dc03      	bgt.n	800ebf8 <_strtod_l+0x248>
 800ebf0:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800ebf2:	434e      	muls	r6, r1
 800ebf4:	960a      	str	r6, [sp, #40]	@ 0x28
 800ebf6:	e7e7      	b.n	800ebc8 <_strtod_l+0x218>
 800ebf8:	2b10      	cmp	r3, #16
 800ebfa:	bfde      	ittt	le
 800ebfc:	9e08      	ldrle	r6, [sp, #32]
 800ebfe:	434e      	mulle	r6, r1
 800ec00:	9608      	strle	r6, [sp, #32]
 800ec02:	e7e1      	b.n	800ebc8 <_strtod_l+0x218>
 800ec04:	280f      	cmp	r0, #15
 800ec06:	dceb      	bgt.n	800ebe0 <_strtod_l+0x230>
 800ec08:	9808      	ldr	r0, [sp, #32]
 800ec0a:	230a      	movs	r3, #10
 800ec0c:	fb03 2300 	mla	r3, r3, r0, r2
 800ec10:	9308      	str	r3, [sp, #32]
 800ec12:	e7e5      	b.n	800ebe0 <_strtod_l+0x230>
 800ec14:	4629      	mov	r1, r5
 800ec16:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ec18:	460d      	mov	r5, r1
 800ec1a:	1c50      	adds	r0, r2, #1
 800ec1c:	9019      	str	r0, [sp, #100]	@ 0x64
 800ec1e:	4618      	mov	r0, r3
 800ec20:	7852      	ldrb	r2, [r2, #1]
 800ec22:	e7b1      	b.n	800eb88 <_strtod_l+0x1d8>
 800ec24:	f04f 0900 	mov.w	r9, #0
 800ec28:	2301      	movs	r3, #1
 800ec2a:	e77c      	b.n	800eb26 <_strtod_l+0x176>
 800ec2c:	f04f 0c00 	mov.w	ip, #0
 800ec30:	1ca2      	adds	r2, r4, #2
 800ec32:	9219      	str	r2, [sp, #100]	@ 0x64
 800ec34:	78a2      	ldrb	r2, [r4, #2]
 800ec36:	e784      	b.n	800eb42 <_strtod_l+0x192>
 800ec38:	f04f 0c01 	mov.w	ip, #1
 800ec3c:	e7f8      	b.n	800ec30 <_strtod_l+0x280>
 800ec3e:	bf00      	nop
 800ec40:	08010cd0 	.word	0x08010cd0
 800ec44:	08010cb8 	.word	0x08010cb8
 800ec48:	7ff00000 	.word	0x7ff00000
 800ec4c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ec4e:	1c51      	adds	r1, r2, #1
 800ec50:	9119      	str	r1, [sp, #100]	@ 0x64
 800ec52:	7852      	ldrb	r2, [r2, #1]
 800ec54:	2a30      	cmp	r2, #48	@ 0x30
 800ec56:	d0f9      	beq.n	800ec4c <_strtod_l+0x29c>
 800ec58:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800ec5c:	2908      	cmp	r1, #8
 800ec5e:	f63f af76 	bhi.w	800eb4e <_strtod_l+0x19e>
 800ec62:	3a30      	subs	r2, #48	@ 0x30
 800ec64:	f04f 080a 	mov.w	r8, #10
 800ec68:	920e      	str	r2, [sp, #56]	@ 0x38
 800ec6a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ec6c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ec6e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ec70:	1c56      	adds	r6, r2, #1
 800ec72:	9619      	str	r6, [sp, #100]	@ 0x64
 800ec74:	7852      	ldrb	r2, [r2, #1]
 800ec76:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ec7a:	f1be 0f09 	cmp.w	lr, #9
 800ec7e:	d939      	bls.n	800ecf4 <_strtod_l+0x344>
 800ec80:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ec82:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ec86:	1a76      	subs	r6, r6, r1
 800ec88:	2e08      	cmp	r6, #8
 800ec8a:	dc03      	bgt.n	800ec94 <_strtod_l+0x2e4>
 800ec8c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ec8e:	4588      	cmp	r8, r1
 800ec90:	bfa8      	it	ge
 800ec92:	4688      	movge	r8, r1
 800ec94:	f1bc 0f00 	cmp.w	ip, #0
 800ec98:	d001      	beq.n	800ec9e <_strtod_l+0x2ee>
 800ec9a:	f1c8 0800 	rsb	r8, r8, #0
 800ec9e:	2d00      	cmp	r5, #0
 800eca0:	d14e      	bne.n	800ed40 <_strtod_l+0x390>
 800eca2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800eca4:	4308      	orrs	r0, r1
 800eca6:	f47f aebc 	bne.w	800ea22 <_strtod_l+0x72>
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	f47f aed4 	bne.w	800ea58 <_strtod_l+0xa8>
 800ecb0:	2a69      	cmp	r2, #105	@ 0x69
 800ecb2:	d028      	beq.n	800ed06 <_strtod_l+0x356>
 800ecb4:	dc25      	bgt.n	800ed02 <_strtod_l+0x352>
 800ecb6:	2a49      	cmp	r2, #73	@ 0x49
 800ecb8:	d025      	beq.n	800ed06 <_strtod_l+0x356>
 800ecba:	2a4e      	cmp	r2, #78	@ 0x4e
 800ecbc:	f47f aecc 	bne.w	800ea58 <_strtod_l+0xa8>
 800ecc0:	499b      	ldr	r1, [pc, #620]	@ (800ef30 <_strtod_l+0x580>)
 800ecc2:	a819      	add	r0, sp, #100	@ 0x64
 800ecc4:	f001 fb90 	bl	80103e8 <__match>
 800ecc8:	2800      	cmp	r0, #0
 800ecca:	f43f aec5 	beq.w	800ea58 <_strtod_l+0xa8>
 800ecce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ecd0:	781b      	ldrb	r3, [r3, #0]
 800ecd2:	2b28      	cmp	r3, #40	@ 0x28
 800ecd4:	d12e      	bne.n	800ed34 <_strtod_l+0x384>
 800ecd6:	aa1c      	add	r2, sp, #112	@ 0x70
 800ecd8:	4996      	ldr	r1, [pc, #600]	@ (800ef34 <_strtod_l+0x584>)
 800ecda:	a819      	add	r0, sp, #100	@ 0x64
 800ecdc:	f001 fb98 	bl	8010410 <__hexnan>
 800ece0:	2805      	cmp	r0, #5
 800ece2:	d127      	bne.n	800ed34 <_strtod_l+0x384>
 800ece4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ece6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800ecea:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ecee:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ecf2:	e696      	b.n	800ea22 <_strtod_l+0x72>
 800ecf4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ecf6:	fb08 2101 	mla	r1, r8, r1, r2
 800ecfa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ecfe:	920e      	str	r2, [sp, #56]	@ 0x38
 800ed00:	e7b5      	b.n	800ec6e <_strtod_l+0x2be>
 800ed02:	2a6e      	cmp	r2, #110	@ 0x6e
 800ed04:	e7da      	b.n	800ecbc <_strtod_l+0x30c>
 800ed06:	498c      	ldr	r1, [pc, #560]	@ (800ef38 <_strtod_l+0x588>)
 800ed08:	a819      	add	r0, sp, #100	@ 0x64
 800ed0a:	f001 fb6d 	bl	80103e8 <__match>
 800ed0e:	2800      	cmp	r0, #0
 800ed10:	f43f aea2 	beq.w	800ea58 <_strtod_l+0xa8>
 800ed14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ed16:	a819      	add	r0, sp, #100	@ 0x64
 800ed18:	4988      	ldr	r1, [pc, #544]	@ (800ef3c <_strtod_l+0x58c>)
 800ed1a:	3b01      	subs	r3, #1
 800ed1c:	9319      	str	r3, [sp, #100]	@ 0x64
 800ed1e:	f001 fb63 	bl	80103e8 <__match>
 800ed22:	b910      	cbnz	r0, 800ed2a <_strtod_l+0x37a>
 800ed24:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ed26:	3301      	adds	r3, #1
 800ed28:	9319      	str	r3, [sp, #100]	@ 0x64
 800ed2a:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800ef4c <_strtod_l+0x59c>
 800ed2e:	f04f 0a00 	mov.w	sl, #0
 800ed32:	e676      	b.n	800ea22 <_strtod_l+0x72>
 800ed34:	4882      	ldr	r0, [pc, #520]	@ (800ef40 <_strtod_l+0x590>)
 800ed36:	f001 f897 	bl	800fe68 <nan>
 800ed3a:	ec5b ab10 	vmov	sl, fp, d0
 800ed3e:	e670      	b.n	800ea22 <_strtod_l+0x72>
 800ed40:	eba8 0309 	sub.w	r3, r8, r9
 800ed44:	2f00      	cmp	r7, #0
 800ed46:	bf08      	it	eq
 800ed48:	462f      	moveq	r7, r5
 800ed4a:	2d10      	cmp	r5, #16
 800ed4c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ed4e:	462c      	mov	r4, r5
 800ed50:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed52:	bfa8      	it	ge
 800ed54:	2410      	movge	r4, #16
 800ed56:	f7f1 fbe5 	bl	8000524 <__aeabi_ui2d>
 800ed5a:	2d09      	cmp	r5, #9
 800ed5c:	4682      	mov	sl, r0
 800ed5e:	468b      	mov	fp, r1
 800ed60:	dc13      	bgt.n	800ed8a <_strtod_l+0x3da>
 800ed62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	f43f ae5c 	beq.w	800ea22 <_strtod_l+0x72>
 800ed6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed6c:	dd78      	ble.n	800ee60 <_strtod_l+0x4b0>
 800ed6e:	2b16      	cmp	r3, #22
 800ed70:	dc5f      	bgt.n	800ee32 <_strtod_l+0x482>
 800ed72:	4974      	ldr	r1, [pc, #464]	@ (800ef44 <_strtod_l+0x594>)
 800ed74:	4652      	mov	r2, sl
 800ed76:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ed7a:	465b      	mov	r3, fp
 800ed7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ed80:	f7f1 fc4a 	bl	8000618 <__aeabi_dmul>
 800ed84:	4682      	mov	sl, r0
 800ed86:	468b      	mov	fp, r1
 800ed88:	e64b      	b.n	800ea22 <_strtod_l+0x72>
 800ed8a:	4b6e      	ldr	r3, [pc, #440]	@ (800ef44 <_strtod_l+0x594>)
 800ed8c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ed90:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ed94:	f7f1 fc40 	bl	8000618 <__aeabi_dmul>
 800ed98:	4682      	mov	sl, r0
 800ed9a:	468b      	mov	fp, r1
 800ed9c:	9808      	ldr	r0, [sp, #32]
 800ed9e:	f7f1 fbc1 	bl	8000524 <__aeabi_ui2d>
 800eda2:	4602      	mov	r2, r0
 800eda4:	460b      	mov	r3, r1
 800eda6:	4650      	mov	r0, sl
 800eda8:	4659      	mov	r1, fp
 800edaa:	f7f1 fa7f 	bl	80002ac <__adddf3>
 800edae:	2d0f      	cmp	r5, #15
 800edb0:	4682      	mov	sl, r0
 800edb2:	468b      	mov	fp, r1
 800edb4:	ddd5      	ble.n	800ed62 <_strtod_l+0x3b2>
 800edb6:	1b2c      	subs	r4, r5, r4
 800edb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800edba:	441c      	add	r4, r3
 800edbc:	2c00      	cmp	r4, #0
 800edbe:	f340 8096 	ble.w	800eeee <_strtod_l+0x53e>
 800edc2:	f014 030f 	ands.w	r3, r4, #15
 800edc6:	d00a      	beq.n	800edde <_strtod_l+0x42e>
 800edc8:	495e      	ldr	r1, [pc, #376]	@ (800ef44 <_strtod_l+0x594>)
 800edca:	4652      	mov	r2, sl
 800edcc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800edd0:	465b      	mov	r3, fp
 800edd2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800edd6:	f7f1 fc1f 	bl	8000618 <__aeabi_dmul>
 800edda:	4682      	mov	sl, r0
 800eddc:	468b      	mov	fp, r1
 800edde:	f034 040f 	bics.w	r4, r4, #15
 800ede2:	d073      	beq.n	800eecc <_strtod_l+0x51c>
 800ede4:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ede8:	dd48      	ble.n	800ee7c <_strtod_l+0x4cc>
 800edea:	2400      	movs	r4, #0
 800edec:	46a0      	mov	r8, r4
 800edee:	46a1      	mov	r9, r4
 800edf0:	940a      	str	r4, [sp, #40]	@ 0x28
 800edf2:	2322      	movs	r3, #34	@ 0x22
 800edf4:	9a05      	ldr	r2, [sp, #20]
 800edf6:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800ef4c <_strtod_l+0x59c>
 800edfa:	f04f 0a00 	mov.w	sl, #0
 800edfe:	6013      	str	r3, [r2, #0]
 800ee00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	f43f ae0d 	beq.w	800ea22 <_strtod_l+0x72>
 800ee08:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ee0a:	9805      	ldr	r0, [sp, #20]
 800ee0c:	f7ff f936 	bl	800e07c <_Bfree>
 800ee10:	4649      	mov	r1, r9
 800ee12:	9805      	ldr	r0, [sp, #20]
 800ee14:	f7ff f932 	bl	800e07c <_Bfree>
 800ee18:	4641      	mov	r1, r8
 800ee1a:	9805      	ldr	r0, [sp, #20]
 800ee1c:	f7ff f92e 	bl	800e07c <_Bfree>
 800ee20:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ee22:	9805      	ldr	r0, [sp, #20]
 800ee24:	f7ff f92a 	bl	800e07c <_Bfree>
 800ee28:	4621      	mov	r1, r4
 800ee2a:	9805      	ldr	r0, [sp, #20]
 800ee2c:	f7ff f926 	bl	800e07c <_Bfree>
 800ee30:	e5f7      	b.n	800ea22 <_strtod_l+0x72>
 800ee32:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ee36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ee38:	4293      	cmp	r3, r2
 800ee3a:	dbbc      	blt.n	800edb6 <_strtod_l+0x406>
 800ee3c:	f1c5 050f 	rsb	r5, r5, #15
 800ee40:	4c40      	ldr	r4, [pc, #256]	@ (800ef44 <_strtod_l+0x594>)
 800ee42:	4652      	mov	r2, sl
 800ee44:	465b      	mov	r3, fp
 800ee46:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ee4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee4e:	f7f1 fbe3 	bl	8000618 <__aeabi_dmul>
 800ee52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee54:	1b5d      	subs	r5, r3, r5
 800ee56:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ee5a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ee5e:	e78f      	b.n	800ed80 <_strtod_l+0x3d0>
 800ee60:	3316      	adds	r3, #22
 800ee62:	dba8      	blt.n	800edb6 <_strtod_l+0x406>
 800ee64:	eba9 0808 	sub.w	r8, r9, r8
 800ee68:	4b36      	ldr	r3, [pc, #216]	@ (800ef44 <_strtod_l+0x594>)
 800ee6a:	4650      	mov	r0, sl
 800ee6c:	4659      	mov	r1, fp
 800ee6e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ee72:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ee76:	f7f1 fcf9 	bl	800086c <__aeabi_ddiv>
 800ee7a:	e783      	b.n	800ed84 <_strtod_l+0x3d4>
 800ee7c:	4b32      	ldr	r3, [pc, #200]	@ (800ef48 <_strtod_l+0x598>)
 800ee7e:	1124      	asrs	r4, r4, #4
 800ee80:	4650      	mov	r0, sl
 800ee82:	4659      	mov	r1, fp
 800ee84:	9308      	str	r3, [sp, #32]
 800ee86:	2300      	movs	r3, #0
 800ee88:	461e      	mov	r6, r3
 800ee8a:	2c01      	cmp	r4, #1
 800ee8c:	dc21      	bgt.n	800eed2 <_strtod_l+0x522>
 800ee8e:	b10b      	cbz	r3, 800ee94 <_strtod_l+0x4e4>
 800ee90:	4682      	mov	sl, r0
 800ee92:	468b      	mov	fp, r1
 800ee94:	492c      	ldr	r1, [pc, #176]	@ (800ef48 <_strtod_l+0x598>)
 800ee96:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ee9a:	4652      	mov	r2, sl
 800ee9c:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800eea0:	465b      	mov	r3, fp
 800eea2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eea6:	f7f1 fbb7 	bl	8000618 <__aeabi_dmul>
 800eeaa:	4b28      	ldr	r3, [pc, #160]	@ (800ef4c <_strtod_l+0x59c>)
 800eeac:	460a      	mov	r2, r1
 800eeae:	4682      	mov	sl, r0
 800eeb0:	400b      	ands	r3, r1
 800eeb2:	4927      	ldr	r1, [pc, #156]	@ (800ef50 <_strtod_l+0x5a0>)
 800eeb4:	428b      	cmp	r3, r1
 800eeb6:	d898      	bhi.n	800edea <_strtod_l+0x43a>
 800eeb8:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800eebc:	428b      	cmp	r3, r1
 800eebe:	bf86      	itte	hi
 800eec0:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800ef54 <_strtod_l+0x5a4>
 800eec4:	f04f 3aff 	movhi.w	sl, #4294967295
 800eec8:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800eecc:	2300      	movs	r3, #0
 800eece:	9308      	str	r3, [sp, #32]
 800eed0:	e07a      	b.n	800efc8 <_strtod_l+0x618>
 800eed2:	07e2      	lsls	r2, r4, #31
 800eed4:	d505      	bpl.n	800eee2 <_strtod_l+0x532>
 800eed6:	9b08      	ldr	r3, [sp, #32]
 800eed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eedc:	f7f1 fb9c 	bl	8000618 <__aeabi_dmul>
 800eee0:	2301      	movs	r3, #1
 800eee2:	9a08      	ldr	r2, [sp, #32]
 800eee4:	3601      	adds	r6, #1
 800eee6:	1064      	asrs	r4, r4, #1
 800eee8:	3208      	adds	r2, #8
 800eeea:	9208      	str	r2, [sp, #32]
 800eeec:	e7cd      	b.n	800ee8a <_strtod_l+0x4da>
 800eeee:	d0ed      	beq.n	800eecc <_strtod_l+0x51c>
 800eef0:	4264      	negs	r4, r4
 800eef2:	f014 020f 	ands.w	r2, r4, #15
 800eef6:	d00a      	beq.n	800ef0e <_strtod_l+0x55e>
 800eef8:	4b12      	ldr	r3, [pc, #72]	@ (800ef44 <_strtod_l+0x594>)
 800eefa:	4650      	mov	r0, sl
 800eefc:	4659      	mov	r1, fp
 800eefe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ef02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef06:	f7f1 fcb1 	bl	800086c <__aeabi_ddiv>
 800ef0a:	4682      	mov	sl, r0
 800ef0c:	468b      	mov	fp, r1
 800ef0e:	1124      	asrs	r4, r4, #4
 800ef10:	d0dc      	beq.n	800eecc <_strtod_l+0x51c>
 800ef12:	2c1f      	cmp	r4, #31
 800ef14:	dd20      	ble.n	800ef58 <_strtod_l+0x5a8>
 800ef16:	2400      	movs	r4, #0
 800ef18:	46a0      	mov	r8, r4
 800ef1a:	46a1      	mov	r9, r4
 800ef1c:	940a      	str	r4, [sp, #40]	@ 0x28
 800ef1e:	2322      	movs	r3, #34	@ 0x22
 800ef20:	9a05      	ldr	r2, [sp, #20]
 800ef22:	f04f 0a00 	mov.w	sl, #0
 800ef26:	f04f 0b00 	mov.w	fp, #0
 800ef2a:	6013      	str	r3, [r2, #0]
 800ef2c:	e768      	b.n	800ee00 <_strtod_l+0x450>
 800ef2e:	bf00      	nop
 800ef30:	08010aa9 	.word	0x08010aa9
 800ef34:	08010cbc 	.word	0x08010cbc
 800ef38:	08010aa1 	.word	0x08010aa1
 800ef3c:	08010ad8 	.word	0x08010ad8
 800ef40:	08010e65 	.word	0x08010e65
 800ef44:	08010bf0 	.word	0x08010bf0
 800ef48:	08010bc8 	.word	0x08010bc8
 800ef4c:	7ff00000 	.word	0x7ff00000
 800ef50:	7ca00000 	.word	0x7ca00000
 800ef54:	7fefffff 	.word	0x7fefffff
 800ef58:	f014 0310 	ands.w	r3, r4, #16
 800ef5c:	4650      	mov	r0, sl
 800ef5e:	4659      	mov	r1, fp
 800ef60:	4ea9      	ldr	r6, [pc, #676]	@ (800f208 <_strtod_l+0x858>)
 800ef62:	bf18      	it	ne
 800ef64:	236a      	movne	r3, #106	@ 0x6a
 800ef66:	9308      	str	r3, [sp, #32]
 800ef68:	2300      	movs	r3, #0
 800ef6a:	07e2      	lsls	r2, r4, #31
 800ef6c:	d504      	bpl.n	800ef78 <_strtod_l+0x5c8>
 800ef6e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ef72:	f7f1 fb51 	bl	8000618 <__aeabi_dmul>
 800ef76:	2301      	movs	r3, #1
 800ef78:	1064      	asrs	r4, r4, #1
 800ef7a:	f106 0608 	add.w	r6, r6, #8
 800ef7e:	d1f4      	bne.n	800ef6a <_strtod_l+0x5ba>
 800ef80:	b10b      	cbz	r3, 800ef86 <_strtod_l+0x5d6>
 800ef82:	4682      	mov	sl, r0
 800ef84:	468b      	mov	fp, r1
 800ef86:	9b08      	ldr	r3, [sp, #32]
 800ef88:	b1b3      	cbz	r3, 800efb8 <_strtod_l+0x608>
 800ef8a:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ef8e:	4659      	mov	r1, fp
 800ef90:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	dd0f      	ble.n	800efb8 <_strtod_l+0x608>
 800ef98:	2b1f      	cmp	r3, #31
 800ef9a:	dd55      	ble.n	800f048 <_strtod_l+0x698>
 800ef9c:	2b34      	cmp	r3, #52	@ 0x34
 800ef9e:	f04f 0a00 	mov.w	sl, #0
 800efa2:	bfdb      	ittet	le
 800efa4:	f04f 33ff 	movle.w	r3, #4294967295
 800efa8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800efac:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800efb0:	4093      	lslle	r3, r2
 800efb2:	bfd8      	it	le
 800efb4:	ea03 0b01 	andle.w	fp, r3, r1
 800efb8:	2200      	movs	r2, #0
 800efba:	2300      	movs	r3, #0
 800efbc:	4650      	mov	r0, sl
 800efbe:	4659      	mov	r1, fp
 800efc0:	f7f1 fd92 	bl	8000ae8 <__aeabi_dcmpeq>
 800efc4:	2800      	cmp	r0, #0
 800efc6:	d1a6      	bne.n	800ef16 <_strtod_l+0x566>
 800efc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800efca:	463a      	mov	r2, r7
 800efcc:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800efce:	9300      	str	r3, [sp, #0]
 800efd0:	462b      	mov	r3, r5
 800efd2:	9805      	ldr	r0, [sp, #20]
 800efd4:	f7ff f8bc 	bl	800e150 <__s2b>
 800efd8:	900a      	str	r0, [sp, #40]	@ 0x28
 800efda:	2800      	cmp	r0, #0
 800efdc:	f43f af05 	beq.w	800edea <_strtod_l+0x43a>
 800efe0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800efe2:	eba9 0308 	sub.w	r3, r9, r8
 800efe6:	2400      	movs	r4, #0
 800efe8:	2a00      	cmp	r2, #0
 800efea:	46a0      	mov	r8, r4
 800efec:	bfa8      	it	ge
 800efee:	2300      	movge	r3, #0
 800eff0:	9312      	str	r3, [sp, #72]	@ 0x48
 800eff2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800eff6:	9316      	str	r3, [sp, #88]	@ 0x58
 800eff8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800effa:	9805      	ldr	r0, [sp, #20]
 800effc:	6859      	ldr	r1, [r3, #4]
 800effe:	f7fe fffd 	bl	800dffc <_Balloc>
 800f002:	4681      	mov	r9, r0
 800f004:	2800      	cmp	r0, #0
 800f006:	f43f aef4 	beq.w	800edf2 <_strtod_l+0x442>
 800f00a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f00c:	300c      	adds	r0, #12
 800f00e:	691a      	ldr	r2, [r3, #16]
 800f010:	f103 010c 	add.w	r1, r3, #12
 800f014:	3202      	adds	r2, #2
 800f016:	0092      	lsls	r2, r2, #2
 800f018:	f7fe f941 	bl	800d29e <memcpy>
 800f01c:	aa1c      	add	r2, sp, #112	@ 0x70
 800f01e:	a91b      	add	r1, sp, #108	@ 0x6c
 800f020:	9805      	ldr	r0, [sp, #20]
 800f022:	ec4b ab10 	vmov	d0, sl, fp
 800f026:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f02a:	f7ff fbd5 	bl	800e7d8 <__d2b>
 800f02e:	901a      	str	r0, [sp, #104]	@ 0x68
 800f030:	2800      	cmp	r0, #0
 800f032:	f43f aede 	beq.w	800edf2 <_strtod_l+0x442>
 800f036:	2101      	movs	r1, #1
 800f038:	9805      	ldr	r0, [sp, #20]
 800f03a:	f7ff f91f 	bl	800e27c <__i2b>
 800f03e:	4680      	mov	r8, r0
 800f040:	b948      	cbnz	r0, 800f056 <_strtod_l+0x6a6>
 800f042:	f04f 0800 	mov.w	r8, #0
 800f046:	e6d4      	b.n	800edf2 <_strtod_l+0x442>
 800f048:	f04f 32ff 	mov.w	r2, #4294967295
 800f04c:	fa02 f303 	lsl.w	r3, r2, r3
 800f050:	ea03 0a0a 	and.w	sl, r3, sl
 800f054:	e7b0      	b.n	800efb8 <_strtod_l+0x608>
 800f056:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f058:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f05a:	2d00      	cmp	r5, #0
 800f05c:	bfa9      	itett	ge
 800f05e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f060:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f062:	18ef      	addge	r7, r5, r3
 800f064:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f066:	bfb8      	it	lt
 800f068:	1b5e      	sublt	r6, r3, r5
 800f06a:	9b08      	ldr	r3, [sp, #32]
 800f06c:	bfb8      	it	lt
 800f06e:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f070:	1aed      	subs	r5, r5, r3
 800f072:	4b66      	ldr	r3, [pc, #408]	@ (800f20c <_strtod_l+0x85c>)
 800f074:	4415      	add	r5, r2
 800f076:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f07a:	3d01      	subs	r5, #1
 800f07c:	429d      	cmp	r5, r3
 800f07e:	da4f      	bge.n	800f120 <_strtod_l+0x770>
 800f080:	1b5b      	subs	r3, r3, r5
 800f082:	2101      	movs	r1, #1
 800f084:	2b1f      	cmp	r3, #31
 800f086:	eba2 0203 	sub.w	r2, r2, r3
 800f08a:	dc3d      	bgt.n	800f108 <_strtod_l+0x758>
 800f08c:	fa01 f303 	lsl.w	r3, r1, r3
 800f090:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f092:	2300      	movs	r3, #0
 800f094:	9310      	str	r3, [sp, #64]	@ 0x40
 800f096:	18bd      	adds	r5, r7, r2
 800f098:	9b08      	ldr	r3, [sp, #32]
 800f09a:	4416      	add	r6, r2
 800f09c:	42af      	cmp	r7, r5
 800f09e:	441e      	add	r6, r3
 800f0a0:	463b      	mov	r3, r7
 800f0a2:	bfa8      	it	ge
 800f0a4:	462b      	movge	r3, r5
 800f0a6:	42b3      	cmp	r3, r6
 800f0a8:	bfa8      	it	ge
 800f0aa:	4633      	movge	r3, r6
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	bfc2      	ittt	gt
 800f0b0:	1aed      	subgt	r5, r5, r3
 800f0b2:	1af6      	subgt	r6, r6, r3
 800f0b4:	1aff      	subgt	r7, r7, r3
 800f0b6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	dd16      	ble.n	800f0ea <_strtod_l+0x73a>
 800f0bc:	4641      	mov	r1, r8
 800f0be:	461a      	mov	r2, r3
 800f0c0:	9805      	ldr	r0, [sp, #20]
 800f0c2:	f7ff f99b 	bl	800e3fc <__pow5mult>
 800f0c6:	4680      	mov	r8, r0
 800f0c8:	2800      	cmp	r0, #0
 800f0ca:	d0ba      	beq.n	800f042 <_strtod_l+0x692>
 800f0cc:	4601      	mov	r1, r0
 800f0ce:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f0d0:	9805      	ldr	r0, [sp, #20]
 800f0d2:	f7ff f8e9 	bl	800e2a8 <__multiply>
 800f0d6:	900e      	str	r0, [sp, #56]	@ 0x38
 800f0d8:	2800      	cmp	r0, #0
 800f0da:	f43f ae8a 	beq.w	800edf2 <_strtod_l+0x442>
 800f0de:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f0e0:	9805      	ldr	r0, [sp, #20]
 800f0e2:	f7fe ffcb 	bl	800e07c <_Bfree>
 800f0e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f0e8:	931a      	str	r3, [sp, #104]	@ 0x68
 800f0ea:	2d00      	cmp	r5, #0
 800f0ec:	dc1d      	bgt.n	800f12a <_strtod_l+0x77a>
 800f0ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	dd23      	ble.n	800f13c <_strtod_l+0x78c>
 800f0f4:	4649      	mov	r1, r9
 800f0f6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f0f8:	9805      	ldr	r0, [sp, #20]
 800f0fa:	f7ff f97f 	bl	800e3fc <__pow5mult>
 800f0fe:	4681      	mov	r9, r0
 800f100:	b9e0      	cbnz	r0, 800f13c <_strtod_l+0x78c>
 800f102:	f04f 0900 	mov.w	r9, #0
 800f106:	e674      	b.n	800edf2 <_strtod_l+0x442>
 800f108:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f10c:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f10e:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f112:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f116:	35e2      	adds	r5, #226	@ 0xe2
 800f118:	fa01 f305 	lsl.w	r3, r1, r5
 800f11c:	9310      	str	r3, [sp, #64]	@ 0x40
 800f11e:	e7ba      	b.n	800f096 <_strtod_l+0x6e6>
 800f120:	2300      	movs	r3, #0
 800f122:	9310      	str	r3, [sp, #64]	@ 0x40
 800f124:	2301      	movs	r3, #1
 800f126:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f128:	e7b5      	b.n	800f096 <_strtod_l+0x6e6>
 800f12a:	462a      	mov	r2, r5
 800f12c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f12e:	9805      	ldr	r0, [sp, #20]
 800f130:	f7ff f9be 	bl	800e4b0 <__lshift>
 800f134:	901a      	str	r0, [sp, #104]	@ 0x68
 800f136:	2800      	cmp	r0, #0
 800f138:	d1d9      	bne.n	800f0ee <_strtod_l+0x73e>
 800f13a:	e65a      	b.n	800edf2 <_strtod_l+0x442>
 800f13c:	2e00      	cmp	r6, #0
 800f13e:	dd07      	ble.n	800f150 <_strtod_l+0x7a0>
 800f140:	4649      	mov	r1, r9
 800f142:	4632      	mov	r2, r6
 800f144:	9805      	ldr	r0, [sp, #20]
 800f146:	f7ff f9b3 	bl	800e4b0 <__lshift>
 800f14a:	4681      	mov	r9, r0
 800f14c:	2800      	cmp	r0, #0
 800f14e:	d0d8      	beq.n	800f102 <_strtod_l+0x752>
 800f150:	2f00      	cmp	r7, #0
 800f152:	dd08      	ble.n	800f166 <_strtod_l+0x7b6>
 800f154:	4641      	mov	r1, r8
 800f156:	463a      	mov	r2, r7
 800f158:	9805      	ldr	r0, [sp, #20]
 800f15a:	f7ff f9a9 	bl	800e4b0 <__lshift>
 800f15e:	4680      	mov	r8, r0
 800f160:	2800      	cmp	r0, #0
 800f162:	f43f ae46 	beq.w	800edf2 <_strtod_l+0x442>
 800f166:	464a      	mov	r2, r9
 800f168:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f16a:	9805      	ldr	r0, [sp, #20]
 800f16c:	f7ff fa28 	bl	800e5c0 <__mdiff>
 800f170:	4604      	mov	r4, r0
 800f172:	2800      	cmp	r0, #0
 800f174:	f43f ae3d 	beq.w	800edf2 <_strtod_l+0x442>
 800f178:	68c3      	ldr	r3, [r0, #12]
 800f17a:	4641      	mov	r1, r8
 800f17c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f17e:	2300      	movs	r3, #0
 800f180:	60c3      	str	r3, [r0, #12]
 800f182:	f7ff fa01 	bl	800e588 <__mcmp>
 800f186:	2800      	cmp	r0, #0
 800f188:	da46      	bge.n	800f218 <_strtod_l+0x868>
 800f18a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f18c:	ea53 030a 	orrs.w	r3, r3, sl
 800f190:	d16c      	bne.n	800f26c <_strtod_l+0x8bc>
 800f192:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f196:	2b00      	cmp	r3, #0
 800f198:	d168      	bne.n	800f26c <_strtod_l+0x8bc>
 800f19a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f19e:	0d1b      	lsrs	r3, r3, #20
 800f1a0:	051b      	lsls	r3, r3, #20
 800f1a2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f1a6:	d961      	bls.n	800f26c <_strtod_l+0x8bc>
 800f1a8:	6963      	ldr	r3, [r4, #20]
 800f1aa:	b913      	cbnz	r3, 800f1b2 <_strtod_l+0x802>
 800f1ac:	6923      	ldr	r3, [r4, #16]
 800f1ae:	2b01      	cmp	r3, #1
 800f1b0:	dd5c      	ble.n	800f26c <_strtod_l+0x8bc>
 800f1b2:	4621      	mov	r1, r4
 800f1b4:	2201      	movs	r2, #1
 800f1b6:	9805      	ldr	r0, [sp, #20]
 800f1b8:	f7ff f97a 	bl	800e4b0 <__lshift>
 800f1bc:	4641      	mov	r1, r8
 800f1be:	4604      	mov	r4, r0
 800f1c0:	f7ff f9e2 	bl	800e588 <__mcmp>
 800f1c4:	2800      	cmp	r0, #0
 800f1c6:	dd51      	ble.n	800f26c <_strtod_l+0x8bc>
 800f1c8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f1cc:	9a08      	ldr	r2, [sp, #32]
 800f1ce:	0d1b      	lsrs	r3, r3, #20
 800f1d0:	051b      	lsls	r3, r3, #20
 800f1d2:	2a00      	cmp	r2, #0
 800f1d4:	d06b      	beq.n	800f2ae <_strtod_l+0x8fe>
 800f1d6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f1da:	d868      	bhi.n	800f2ae <_strtod_l+0x8fe>
 800f1dc:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f1e0:	f67f ae9d 	bls.w	800ef1e <_strtod_l+0x56e>
 800f1e4:	4b0a      	ldr	r3, [pc, #40]	@ (800f210 <_strtod_l+0x860>)
 800f1e6:	4650      	mov	r0, sl
 800f1e8:	4659      	mov	r1, fp
 800f1ea:	2200      	movs	r2, #0
 800f1ec:	f7f1 fa14 	bl	8000618 <__aeabi_dmul>
 800f1f0:	4b08      	ldr	r3, [pc, #32]	@ (800f214 <_strtod_l+0x864>)
 800f1f2:	4682      	mov	sl, r0
 800f1f4:	468b      	mov	fp, r1
 800f1f6:	400b      	ands	r3, r1
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	f47f ae05 	bne.w	800ee08 <_strtod_l+0x458>
 800f1fe:	2322      	movs	r3, #34	@ 0x22
 800f200:	9a05      	ldr	r2, [sp, #20]
 800f202:	6013      	str	r3, [r2, #0]
 800f204:	e600      	b.n	800ee08 <_strtod_l+0x458>
 800f206:	bf00      	nop
 800f208:	08010ce8 	.word	0x08010ce8
 800f20c:	fffffc02 	.word	0xfffffc02
 800f210:	39500000 	.word	0x39500000
 800f214:	7ff00000 	.word	0x7ff00000
 800f218:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800f21c:	d165      	bne.n	800f2ea <_strtod_l+0x93a>
 800f21e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f220:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f224:	b35a      	cbz	r2, 800f27e <_strtod_l+0x8ce>
 800f226:	4a9e      	ldr	r2, [pc, #632]	@ (800f4a0 <_strtod_l+0xaf0>)
 800f228:	4293      	cmp	r3, r2
 800f22a:	d12b      	bne.n	800f284 <_strtod_l+0x8d4>
 800f22c:	9b08      	ldr	r3, [sp, #32]
 800f22e:	4651      	mov	r1, sl
 800f230:	b303      	cbz	r3, 800f274 <_strtod_l+0x8c4>
 800f232:	465a      	mov	r2, fp
 800f234:	4b9b      	ldr	r3, [pc, #620]	@ (800f4a4 <_strtod_l+0xaf4>)
 800f236:	4013      	ands	r3, r2
 800f238:	f04f 32ff 	mov.w	r2, #4294967295
 800f23c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f240:	d81b      	bhi.n	800f27a <_strtod_l+0x8ca>
 800f242:	0d1b      	lsrs	r3, r3, #20
 800f244:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f248:	fa02 f303 	lsl.w	r3, r2, r3
 800f24c:	4299      	cmp	r1, r3
 800f24e:	d119      	bne.n	800f284 <_strtod_l+0x8d4>
 800f250:	4b95      	ldr	r3, [pc, #596]	@ (800f4a8 <_strtod_l+0xaf8>)
 800f252:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f254:	429a      	cmp	r2, r3
 800f256:	d102      	bne.n	800f25e <_strtod_l+0x8ae>
 800f258:	3101      	adds	r1, #1
 800f25a:	f43f adca 	beq.w	800edf2 <_strtod_l+0x442>
 800f25e:	4b91      	ldr	r3, [pc, #580]	@ (800f4a4 <_strtod_l+0xaf4>)
 800f260:	f04f 0a00 	mov.w	sl, #0
 800f264:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f266:	401a      	ands	r2, r3
 800f268:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800f26c:	9b08      	ldr	r3, [sp, #32]
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d1b8      	bne.n	800f1e4 <_strtod_l+0x834>
 800f272:	e5c9      	b.n	800ee08 <_strtod_l+0x458>
 800f274:	f04f 33ff 	mov.w	r3, #4294967295
 800f278:	e7e8      	b.n	800f24c <_strtod_l+0x89c>
 800f27a:	4613      	mov	r3, r2
 800f27c:	e7e6      	b.n	800f24c <_strtod_l+0x89c>
 800f27e:	ea53 030a 	orrs.w	r3, r3, sl
 800f282:	d0a1      	beq.n	800f1c8 <_strtod_l+0x818>
 800f284:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f286:	b1db      	cbz	r3, 800f2c0 <_strtod_l+0x910>
 800f288:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f28a:	4213      	tst	r3, r2
 800f28c:	d0ee      	beq.n	800f26c <_strtod_l+0x8bc>
 800f28e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f290:	4650      	mov	r0, sl
 800f292:	9a08      	ldr	r2, [sp, #32]
 800f294:	4659      	mov	r1, fp
 800f296:	b1bb      	cbz	r3, 800f2c8 <_strtod_l+0x918>
 800f298:	f7ff fb6c 	bl	800e974 <sulp>
 800f29c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f2a0:	ec53 2b10 	vmov	r2, r3, d0
 800f2a4:	f7f1 f802 	bl	80002ac <__adddf3>
 800f2a8:	4682      	mov	sl, r0
 800f2aa:	468b      	mov	fp, r1
 800f2ac:	e7de      	b.n	800f26c <_strtod_l+0x8bc>
 800f2ae:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f2b2:	f04f 3aff 	mov.w	sl, #4294967295
 800f2b6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f2ba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f2be:	e7d5      	b.n	800f26c <_strtod_l+0x8bc>
 800f2c0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f2c2:	ea13 0f0a 	tst.w	r3, sl
 800f2c6:	e7e1      	b.n	800f28c <_strtod_l+0x8dc>
 800f2c8:	f7ff fb54 	bl	800e974 <sulp>
 800f2cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f2d0:	ec53 2b10 	vmov	r2, r3, d0
 800f2d4:	f7f0 ffe8 	bl	80002a8 <__aeabi_dsub>
 800f2d8:	2200      	movs	r2, #0
 800f2da:	2300      	movs	r3, #0
 800f2dc:	4682      	mov	sl, r0
 800f2de:	468b      	mov	fp, r1
 800f2e0:	f7f1 fc02 	bl	8000ae8 <__aeabi_dcmpeq>
 800f2e4:	2800      	cmp	r0, #0
 800f2e6:	d0c1      	beq.n	800f26c <_strtod_l+0x8bc>
 800f2e8:	e619      	b.n	800ef1e <_strtod_l+0x56e>
 800f2ea:	4641      	mov	r1, r8
 800f2ec:	4620      	mov	r0, r4
 800f2ee:	f7ff facb 	bl	800e888 <__ratio>
 800f2f2:	2200      	movs	r2, #0
 800f2f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f2f8:	ec57 6b10 	vmov	r6, r7, d0
 800f2fc:	4630      	mov	r0, r6
 800f2fe:	4639      	mov	r1, r7
 800f300:	f7f1 fc06 	bl	8000b10 <__aeabi_dcmple>
 800f304:	2800      	cmp	r0, #0
 800f306:	d06f      	beq.n	800f3e8 <_strtod_l+0xa38>
 800f308:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d17a      	bne.n	800f404 <_strtod_l+0xa54>
 800f30e:	f1ba 0f00 	cmp.w	sl, #0
 800f312:	d158      	bne.n	800f3c6 <_strtod_l+0xa16>
 800f314:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f316:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d15a      	bne.n	800f3d4 <_strtod_l+0xa24>
 800f31e:	2200      	movs	r2, #0
 800f320:	4b62      	ldr	r3, [pc, #392]	@ (800f4ac <_strtod_l+0xafc>)
 800f322:	4630      	mov	r0, r6
 800f324:	4639      	mov	r1, r7
 800f326:	f7f1 fbe9 	bl	8000afc <__aeabi_dcmplt>
 800f32a:	2800      	cmp	r0, #0
 800f32c:	d159      	bne.n	800f3e2 <_strtod_l+0xa32>
 800f32e:	4630      	mov	r0, r6
 800f330:	4639      	mov	r1, r7
 800f332:	2200      	movs	r2, #0
 800f334:	4b5e      	ldr	r3, [pc, #376]	@ (800f4b0 <_strtod_l+0xb00>)
 800f336:	f7f1 f96f 	bl	8000618 <__aeabi_dmul>
 800f33a:	4606      	mov	r6, r0
 800f33c:	460f      	mov	r7, r1
 800f33e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800f342:	9606      	str	r6, [sp, #24]
 800f344:	9307      	str	r3, [sp, #28]
 800f346:	4d57      	ldr	r5, [pc, #348]	@ (800f4a4 <_strtod_l+0xaf4>)
 800f348:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f34c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f350:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f352:	401d      	ands	r5, r3
 800f354:	4b57      	ldr	r3, [pc, #348]	@ (800f4b4 <_strtod_l+0xb04>)
 800f356:	429d      	cmp	r5, r3
 800f358:	f040 80b0 	bne.w	800f4bc <_strtod_l+0xb0c>
 800f35c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f35e:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800f362:	ec4b ab10 	vmov	d0, sl, fp
 800f366:	f7ff f9c3 	bl	800e6f0 <__ulp>
 800f36a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f36e:	ec51 0b10 	vmov	r0, r1, d0
 800f372:	f7f1 f951 	bl	8000618 <__aeabi_dmul>
 800f376:	4652      	mov	r2, sl
 800f378:	465b      	mov	r3, fp
 800f37a:	f7f0 ff97 	bl	80002ac <__adddf3>
 800f37e:	460b      	mov	r3, r1
 800f380:	4948      	ldr	r1, [pc, #288]	@ (800f4a4 <_strtod_l+0xaf4>)
 800f382:	4682      	mov	sl, r0
 800f384:	4a4c      	ldr	r2, [pc, #304]	@ (800f4b8 <_strtod_l+0xb08>)
 800f386:	4019      	ands	r1, r3
 800f388:	4291      	cmp	r1, r2
 800f38a:	d942      	bls.n	800f412 <_strtod_l+0xa62>
 800f38c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f38e:	4b46      	ldr	r3, [pc, #280]	@ (800f4a8 <_strtod_l+0xaf8>)
 800f390:	429a      	cmp	r2, r3
 800f392:	d103      	bne.n	800f39c <_strtod_l+0x9ec>
 800f394:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f396:	3301      	adds	r3, #1
 800f398:	f43f ad2b 	beq.w	800edf2 <_strtod_l+0x442>
 800f39c:	f8df b108 	ldr.w	fp, [pc, #264]	@ 800f4a8 <_strtod_l+0xaf8>
 800f3a0:	f04f 3aff 	mov.w	sl, #4294967295
 800f3a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f3a6:	9805      	ldr	r0, [sp, #20]
 800f3a8:	f7fe fe68 	bl	800e07c <_Bfree>
 800f3ac:	4649      	mov	r1, r9
 800f3ae:	9805      	ldr	r0, [sp, #20]
 800f3b0:	f7fe fe64 	bl	800e07c <_Bfree>
 800f3b4:	4641      	mov	r1, r8
 800f3b6:	9805      	ldr	r0, [sp, #20]
 800f3b8:	f7fe fe60 	bl	800e07c <_Bfree>
 800f3bc:	4621      	mov	r1, r4
 800f3be:	9805      	ldr	r0, [sp, #20]
 800f3c0:	f7fe fe5c 	bl	800e07c <_Bfree>
 800f3c4:	e618      	b.n	800eff8 <_strtod_l+0x648>
 800f3c6:	f1ba 0f01 	cmp.w	sl, #1
 800f3ca:	d103      	bne.n	800f3d4 <_strtod_l+0xa24>
 800f3cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	f43f ada5 	beq.w	800ef1e <_strtod_l+0x56e>
 800f3d4:	2600      	movs	r6, #0
 800f3d6:	4f35      	ldr	r7, [pc, #212]	@ (800f4ac <_strtod_l+0xafc>)
 800f3d8:	ed9f 7b29 	vldr	d7, [pc, #164]	@ 800f480 <_strtod_l+0xad0>
 800f3dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f3e0:	e7b1      	b.n	800f346 <_strtod_l+0x996>
 800f3e2:	2600      	movs	r6, #0
 800f3e4:	4f32      	ldr	r7, [pc, #200]	@ (800f4b0 <_strtod_l+0xb00>)
 800f3e6:	e7aa      	b.n	800f33e <_strtod_l+0x98e>
 800f3e8:	4b31      	ldr	r3, [pc, #196]	@ (800f4b0 <_strtod_l+0xb00>)
 800f3ea:	4630      	mov	r0, r6
 800f3ec:	4639      	mov	r1, r7
 800f3ee:	2200      	movs	r2, #0
 800f3f0:	f7f1 f912 	bl	8000618 <__aeabi_dmul>
 800f3f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f3f6:	4606      	mov	r6, r0
 800f3f8:	460f      	mov	r7, r1
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d09f      	beq.n	800f33e <_strtod_l+0x98e>
 800f3fe:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800f402:	e7a0      	b.n	800f346 <_strtod_l+0x996>
 800f404:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 800f488 <_strtod_l+0xad8>
 800f408:	ec57 6b17 	vmov	r6, r7, d7
 800f40c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f410:	e799      	b.n	800f346 <_strtod_l+0x996>
 800f412:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f416:	9b08      	ldr	r3, [sp, #32]
 800f418:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d1c1      	bne.n	800f3a4 <_strtod_l+0x9f4>
 800f420:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f424:	0d1b      	lsrs	r3, r3, #20
 800f426:	051b      	lsls	r3, r3, #20
 800f428:	429d      	cmp	r5, r3
 800f42a:	d1bb      	bne.n	800f3a4 <_strtod_l+0x9f4>
 800f42c:	4630      	mov	r0, r6
 800f42e:	4639      	mov	r1, r7
 800f430:	f7f1 fc52 	bl	8000cd8 <__aeabi_d2lz>
 800f434:	f7f1 f8c2 	bl	80005bc <__aeabi_l2d>
 800f438:	4602      	mov	r2, r0
 800f43a:	460b      	mov	r3, r1
 800f43c:	4630      	mov	r0, r6
 800f43e:	4639      	mov	r1, r7
 800f440:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f444:	f7f0 ff30 	bl	80002a8 <__aeabi_dsub>
 800f448:	460b      	mov	r3, r1
 800f44a:	4602      	mov	r2, r0
 800f44c:	ea46 060a 	orr.w	r6, r6, sl
 800f450:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f454:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f456:	431e      	orrs	r6, r3
 800f458:	d06d      	beq.n	800f536 <_strtod_l+0xb86>
 800f45a:	a30d      	add	r3, pc, #52	@ (adr r3, 800f490 <_strtod_l+0xae0>)
 800f45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f460:	f7f1 fb4c 	bl	8000afc <__aeabi_dcmplt>
 800f464:	2800      	cmp	r0, #0
 800f466:	f47f accf 	bne.w	800ee08 <_strtod_l+0x458>
 800f46a:	a30b      	add	r3, pc, #44	@ (adr r3, 800f498 <_strtod_l+0xae8>)
 800f46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f470:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f474:	f7f1 fb60 	bl	8000b38 <__aeabi_dcmpgt>
 800f478:	2800      	cmp	r0, #0
 800f47a:	d093      	beq.n	800f3a4 <_strtod_l+0x9f4>
 800f47c:	e4c4      	b.n	800ee08 <_strtod_l+0x458>
 800f47e:	bf00      	nop
 800f480:	00000000 	.word	0x00000000
 800f484:	bff00000 	.word	0xbff00000
 800f488:	00000000 	.word	0x00000000
 800f48c:	3ff00000 	.word	0x3ff00000
 800f490:	94a03595 	.word	0x94a03595
 800f494:	3fdfffff 	.word	0x3fdfffff
 800f498:	35afe535 	.word	0x35afe535
 800f49c:	3fe00000 	.word	0x3fe00000
 800f4a0:	000fffff 	.word	0x000fffff
 800f4a4:	7ff00000 	.word	0x7ff00000
 800f4a8:	7fefffff 	.word	0x7fefffff
 800f4ac:	3ff00000 	.word	0x3ff00000
 800f4b0:	3fe00000 	.word	0x3fe00000
 800f4b4:	7fe00000 	.word	0x7fe00000
 800f4b8:	7c9fffff 	.word	0x7c9fffff
 800f4bc:	9b08      	ldr	r3, [sp, #32]
 800f4be:	b323      	cbz	r3, 800f50a <_strtod_l+0xb5a>
 800f4c0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f4c4:	d821      	bhi.n	800f50a <_strtod_l+0xb5a>
 800f4c6:	4630      	mov	r0, r6
 800f4c8:	4639      	mov	r1, r7
 800f4ca:	a327      	add	r3, pc, #156	@ (adr r3, 800f568 <_strtod_l+0xbb8>)
 800f4cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4d0:	f7f1 fb1e 	bl	8000b10 <__aeabi_dcmple>
 800f4d4:	b1a0      	cbz	r0, 800f500 <_strtod_l+0xb50>
 800f4d6:	4639      	mov	r1, r7
 800f4d8:	4630      	mov	r0, r6
 800f4da:	f7f1 fb75 	bl	8000bc8 <__aeabi_d2uiz>
 800f4de:	2801      	cmp	r0, #1
 800f4e0:	bf38      	it	cc
 800f4e2:	2001      	movcc	r0, #1
 800f4e4:	f7f1 f81e 	bl	8000524 <__aeabi_ui2d>
 800f4e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f4ea:	4606      	mov	r6, r0
 800f4ec:	460f      	mov	r7, r1
 800f4ee:	b9fb      	cbnz	r3, 800f530 <_strtod_l+0xb80>
 800f4f0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f4f4:	9014      	str	r0, [sp, #80]	@ 0x50
 800f4f6:	9315      	str	r3, [sp, #84]	@ 0x54
 800f4f8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f4fc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f500:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f502:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f506:	1b5b      	subs	r3, r3, r5
 800f508:	9311      	str	r3, [sp, #68]	@ 0x44
 800f50a:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f50e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f512:	f7ff f8ed 	bl	800e6f0 <__ulp>
 800f516:	4650      	mov	r0, sl
 800f518:	4659      	mov	r1, fp
 800f51a:	ec53 2b10 	vmov	r2, r3, d0
 800f51e:	f7f1 f87b 	bl	8000618 <__aeabi_dmul>
 800f522:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f526:	f7f0 fec1 	bl	80002ac <__adddf3>
 800f52a:	4682      	mov	sl, r0
 800f52c:	468b      	mov	fp, r1
 800f52e:	e772      	b.n	800f416 <_strtod_l+0xa66>
 800f530:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f534:	e7e0      	b.n	800f4f8 <_strtod_l+0xb48>
 800f536:	a30e      	add	r3, pc, #56	@ (adr r3, 800f570 <_strtod_l+0xbc0>)
 800f538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f53c:	f7f1 fade 	bl	8000afc <__aeabi_dcmplt>
 800f540:	e79a      	b.n	800f478 <_strtod_l+0xac8>
 800f542:	2300      	movs	r3, #0
 800f544:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f546:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f548:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800f54a:	6013      	str	r3, [r2, #0]
 800f54c:	f7ff ba6d 	b.w	800ea2a <_strtod_l+0x7a>
 800f550:	2a65      	cmp	r2, #101	@ 0x65
 800f552:	f43f ab67 	beq.w	800ec24 <_strtod_l+0x274>
 800f556:	2a45      	cmp	r2, #69	@ 0x45
 800f558:	f43f ab64 	beq.w	800ec24 <_strtod_l+0x274>
 800f55c:	2301      	movs	r3, #1
 800f55e:	f7ff bba0 	b.w	800eca2 <_strtod_l+0x2f2>
 800f562:	bf00      	nop
 800f564:	f3af 8000 	nop.w
 800f568:	ffc00000 	.word	0xffc00000
 800f56c:	41dfffff 	.word	0x41dfffff
 800f570:	94a03595 	.word	0x94a03595
 800f574:	3fcfffff 	.word	0x3fcfffff

0800f578 <_strtod_r>:
 800f578:	4b01      	ldr	r3, [pc, #4]	@ (800f580 <_strtod_r+0x8>)
 800f57a:	f7ff ba19 	b.w	800e9b0 <_strtod_l>
 800f57e:	bf00      	nop
 800f580:	200000dc 	.word	0x200000dc

0800f584 <_strtol_l.constprop.0>:
 800f584:	2b24      	cmp	r3, #36	@ 0x24
 800f586:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f58a:	4686      	mov	lr, r0
 800f58c:	4690      	mov	r8, r2
 800f58e:	d801      	bhi.n	800f594 <_strtol_l.constprop.0+0x10>
 800f590:	2b01      	cmp	r3, #1
 800f592:	d106      	bne.n	800f5a2 <_strtol_l.constprop.0+0x1e>
 800f594:	f7fd fe48 	bl	800d228 <__errno>
 800f598:	2316      	movs	r3, #22
 800f59a:	6003      	str	r3, [r0, #0]
 800f59c:	2000      	movs	r0, #0
 800f59e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5a2:	460d      	mov	r5, r1
 800f5a4:	4833      	ldr	r0, [pc, #204]	@ (800f674 <_strtol_l.constprop.0+0xf0>)
 800f5a6:	462a      	mov	r2, r5
 800f5a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f5ac:	5d06      	ldrb	r6, [r0, r4]
 800f5ae:	f016 0608 	ands.w	r6, r6, #8
 800f5b2:	d1f8      	bne.n	800f5a6 <_strtol_l.constprop.0+0x22>
 800f5b4:	2c2d      	cmp	r4, #45	@ 0x2d
 800f5b6:	d12d      	bne.n	800f614 <_strtol_l.constprop.0+0x90>
 800f5b8:	782c      	ldrb	r4, [r5, #0]
 800f5ba:	2601      	movs	r6, #1
 800f5bc:	1c95      	adds	r5, r2, #2
 800f5be:	f033 0210 	bics.w	r2, r3, #16
 800f5c2:	d109      	bne.n	800f5d8 <_strtol_l.constprop.0+0x54>
 800f5c4:	2c30      	cmp	r4, #48	@ 0x30
 800f5c6:	d12a      	bne.n	800f61e <_strtol_l.constprop.0+0x9a>
 800f5c8:	782a      	ldrb	r2, [r5, #0]
 800f5ca:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f5ce:	2a58      	cmp	r2, #88	@ 0x58
 800f5d0:	d125      	bne.n	800f61e <_strtol_l.constprop.0+0x9a>
 800f5d2:	786c      	ldrb	r4, [r5, #1]
 800f5d4:	2310      	movs	r3, #16
 800f5d6:	3502      	adds	r5, #2
 800f5d8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f5dc:	2200      	movs	r2, #0
 800f5de:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f5e2:	4610      	mov	r0, r2
 800f5e4:	fbbc f9f3 	udiv	r9, ip, r3
 800f5e8:	fb03 ca19 	mls	sl, r3, r9, ip
 800f5ec:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800f5f0:	2f09      	cmp	r7, #9
 800f5f2:	d81b      	bhi.n	800f62c <_strtol_l.constprop.0+0xa8>
 800f5f4:	463c      	mov	r4, r7
 800f5f6:	42a3      	cmp	r3, r4
 800f5f8:	dd27      	ble.n	800f64a <_strtol_l.constprop.0+0xc6>
 800f5fa:	1c57      	adds	r7, r2, #1
 800f5fc:	d007      	beq.n	800f60e <_strtol_l.constprop.0+0x8a>
 800f5fe:	4581      	cmp	r9, r0
 800f600:	d320      	bcc.n	800f644 <_strtol_l.constprop.0+0xc0>
 800f602:	d101      	bne.n	800f608 <_strtol_l.constprop.0+0x84>
 800f604:	45a2      	cmp	sl, r4
 800f606:	db1d      	blt.n	800f644 <_strtol_l.constprop.0+0xc0>
 800f608:	fb00 4003 	mla	r0, r0, r3, r4
 800f60c:	2201      	movs	r2, #1
 800f60e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f612:	e7eb      	b.n	800f5ec <_strtol_l.constprop.0+0x68>
 800f614:	2c2b      	cmp	r4, #43	@ 0x2b
 800f616:	bf04      	itt	eq
 800f618:	782c      	ldrbeq	r4, [r5, #0]
 800f61a:	1c95      	addeq	r5, r2, #2
 800f61c:	e7cf      	b.n	800f5be <_strtol_l.constprop.0+0x3a>
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d1da      	bne.n	800f5d8 <_strtol_l.constprop.0+0x54>
 800f622:	2c30      	cmp	r4, #48	@ 0x30
 800f624:	bf0c      	ite	eq
 800f626:	2308      	moveq	r3, #8
 800f628:	230a      	movne	r3, #10
 800f62a:	e7d5      	b.n	800f5d8 <_strtol_l.constprop.0+0x54>
 800f62c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800f630:	2f19      	cmp	r7, #25
 800f632:	d801      	bhi.n	800f638 <_strtol_l.constprop.0+0xb4>
 800f634:	3c37      	subs	r4, #55	@ 0x37
 800f636:	e7de      	b.n	800f5f6 <_strtol_l.constprop.0+0x72>
 800f638:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800f63c:	2f19      	cmp	r7, #25
 800f63e:	d804      	bhi.n	800f64a <_strtol_l.constprop.0+0xc6>
 800f640:	3c57      	subs	r4, #87	@ 0x57
 800f642:	e7d8      	b.n	800f5f6 <_strtol_l.constprop.0+0x72>
 800f644:	f04f 32ff 	mov.w	r2, #4294967295
 800f648:	e7e1      	b.n	800f60e <_strtol_l.constprop.0+0x8a>
 800f64a:	1c53      	adds	r3, r2, #1
 800f64c:	d108      	bne.n	800f660 <_strtol_l.constprop.0+0xdc>
 800f64e:	2322      	movs	r3, #34	@ 0x22
 800f650:	4660      	mov	r0, ip
 800f652:	f8ce 3000 	str.w	r3, [lr]
 800f656:	f1b8 0f00 	cmp.w	r8, #0
 800f65a:	d0a0      	beq.n	800f59e <_strtol_l.constprop.0+0x1a>
 800f65c:	1e69      	subs	r1, r5, #1
 800f65e:	e006      	b.n	800f66e <_strtol_l.constprop.0+0xea>
 800f660:	b106      	cbz	r6, 800f664 <_strtol_l.constprop.0+0xe0>
 800f662:	4240      	negs	r0, r0
 800f664:	f1b8 0f00 	cmp.w	r8, #0
 800f668:	d099      	beq.n	800f59e <_strtol_l.constprop.0+0x1a>
 800f66a:	2a00      	cmp	r2, #0
 800f66c:	d1f6      	bne.n	800f65c <_strtol_l.constprop.0+0xd8>
 800f66e:	f8c8 1000 	str.w	r1, [r8]
 800f672:	e794      	b.n	800f59e <_strtol_l.constprop.0+0x1a>
 800f674:	08010d11 	.word	0x08010d11

0800f678 <_strtol_r>:
 800f678:	f7ff bf84 	b.w	800f584 <_strtol_l.constprop.0>

0800f67c <__ssputs_r>:
 800f67c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f680:	461f      	mov	r7, r3
 800f682:	688e      	ldr	r6, [r1, #8]
 800f684:	4682      	mov	sl, r0
 800f686:	460c      	mov	r4, r1
 800f688:	42be      	cmp	r6, r7
 800f68a:	4690      	mov	r8, r2
 800f68c:	680b      	ldr	r3, [r1, #0]
 800f68e:	d82d      	bhi.n	800f6ec <__ssputs_r+0x70>
 800f690:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f694:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f698:	d026      	beq.n	800f6e8 <__ssputs_r+0x6c>
 800f69a:	6965      	ldr	r5, [r4, #20]
 800f69c:	6909      	ldr	r1, [r1, #16]
 800f69e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f6a2:	eba3 0901 	sub.w	r9, r3, r1
 800f6a6:	1c7b      	adds	r3, r7, #1
 800f6a8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f6ac:	444b      	add	r3, r9
 800f6ae:	106d      	asrs	r5, r5, #1
 800f6b0:	429d      	cmp	r5, r3
 800f6b2:	bf38      	it	cc
 800f6b4:	461d      	movcc	r5, r3
 800f6b6:	0553      	lsls	r3, r2, #21
 800f6b8:	d527      	bpl.n	800f70a <__ssputs_r+0x8e>
 800f6ba:	4629      	mov	r1, r5
 800f6bc:	f7fc fc20 	bl	800bf00 <_malloc_r>
 800f6c0:	4606      	mov	r6, r0
 800f6c2:	b360      	cbz	r0, 800f71e <__ssputs_r+0xa2>
 800f6c4:	464a      	mov	r2, r9
 800f6c6:	6921      	ldr	r1, [r4, #16]
 800f6c8:	f7fd fde9 	bl	800d29e <memcpy>
 800f6cc:	89a3      	ldrh	r3, [r4, #12]
 800f6ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f6d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f6d6:	81a3      	strh	r3, [r4, #12]
 800f6d8:	6126      	str	r6, [r4, #16]
 800f6da:	444e      	add	r6, r9
 800f6dc:	6165      	str	r5, [r4, #20]
 800f6de:	eba5 0509 	sub.w	r5, r5, r9
 800f6e2:	6026      	str	r6, [r4, #0]
 800f6e4:	463e      	mov	r6, r7
 800f6e6:	60a5      	str	r5, [r4, #8]
 800f6e8:	42be      	cmp	r6, r7
 800f6ea:	d900      	bls.n	800f6ee <__ssputs_r+0x72>
 800f6ec:	463e      	mov	r6, r7
 800f6ee:	4632      	mov	r2, r6
 800f6f0:	4641      	mov	r1, r8
 800f6f2:	6820      	ldr	r0, [r4, #0]
 800f6f4:	f000 fb69 	bl	800fdca <memmove>
 800f6f8:	68a3      	ldr	r3, [r4, #8]
 800f6fa:	2000      	movs	r0, #0
 800f6fc:	1b9b      	subs	r3, r3, r6
 800f6fe:	60a3      	str	r3, [r4, #8]
 800f700:	6823      	ldr	r3, [r4, #0]
 800f702:	4433      	add	r3, r6
 800f704:	6023      	str	r3, [r4, #0]
 800f706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f70a:	462a      	mov	r2, r5
 800f70c:	f000 ff2d 	bl	801056a <_realloc_r>
 800f710:	4606      	mov	r6, r0
 800f712:	2800      	cmp	r0, #0
 800f714:	d1e0      	bne.n	800f6d8 <__ssputs_r+0x5c>
 800f716:	6921      	ldr	r1, [r4, #16]
 800f718:	4650      	mov	r0, sl
 800f71a:	f7fe fc25 	bl	800df68 <_free_r>
 800f71e:	230c      	movs	r3, #12
 800f720:	f04f 30ff 	mov.w	r0, #4294967295
 800f724:	f8ca 3000 	str.w	r3, [sl]
 800f728:	89a3      	ldrh	r3, [r4, #12]
 800f72a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f72e:	81a3      	strh	r3, [r4, #12]
 800f730:	e7e9      	b.n	800f706 <__ssputs_r+0x8a>
	...

0800f734 <_svfiprintf_r>:
 800f734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f738:	4698      	mov	r8, r3
 800f73a:	898b      	ldrh	r3, [r1, #12]
 800f73c:	b09d      	sub	sp, #116	@ 0x74
 800f73e:	4607      	mov	r7, r0
 800f740:	061b      	lsls	r3, r3, #24
 800f742:	460d      	mov	r5, r1
 800f744:	4614      	mov	r4, r2
 800f746:	d510      	bpl.n	800f76a <_svfiprintf_r+0x36>
 800f748:	690b      	ldr	r3, [r1, #16]
 800f74a:	b973      	cbnz	r3, 800f76a <_svfiprintf_r+0x36>
 800f74c:	2140      	movs	r1, #64	@ 0x40
 800f74e:	f7fc fbd7 	bl	800bf00 <_malloc_r>
 800f752:	6028      	str	r0, [r5, #0]
 800f754:	6128      	str	r0, [r5, #16]
 800f756:	b930      	cbnz	r0, 800f766 <_svfiprintf_r+0x32>
 800f758:	230c      	movs	r3, #12
 800f75a:	603b      	str	r3, [r7, #0]
 800f75c:	f04f 30ff 	mov.w	r0, #4294967295
 800f760:	b01d      	add	sp, #116	@ 0x74
 800f762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f766:	2340      	movs	r3, #64	@ 0x40
 800f768:	616b      	str	r3, [r5, #20]
 800f76a:	2300      	movs	r3, #0
 800f76c:	f8cd 800c 	str.w	r8, [sp, #12]
 800f770:	f04f 0901 	mov.w	r9, #1
 800f774:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800f918 <_svfiprintf_r+0x1e4>
 800f778:	9309      	str	r3, [sp, #36]	@ 0x24
 800f77a:	2320      	movs	r3, #32
 800f77c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f780:	2330      	movs	r3, #48	@ 0x30
 800f782:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f786:	4623      	mov	r3, r4
 800f788:	469a      	mov	sl, r3
 800f78a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f78e:	b10a      	cbz	r2, 800f794 <_svfiprintf_r+0x60>
 800f790:	2a25      	cmp	r2, #37	@ 0x25
 800f792:	d1f9      	bne.n	800f788 <_svfiprintf_r+0x54>
 800f794:	ebba 0b04 	subs.w	fp, sl, r4
 800f798:	d00b      	beq.n	800f7b2 <_svfiprintf_r+0x7e>
 800f79a:	465b      	mov	r3, fp
 800f79c:	4622      	mov	r2, r4
 800f79e:	4629      	mov	r1, r5
 800f7a0:	4638      	mov	r0, r7
 800f7a2:	f7ff ff6b 	bl	800f67c <__ssputs_r>
 800f7a6:	3001      	adds	r0, #1
 800f7a8:	f000 80a7 	beq.w	800f8fa <_svfiprintf_r+0x1c6>
 800f7ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f7ae:	445a      	add	r2, fp
 800f7b0:	9209      	str	r2, [sp, #36]	@ 0x24
 800f7b2:	f89a 3000 	ldrb.w	r3, [sl]
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	f000 809f 	beq.w	800f8fa <_svfiprintf_r+0x1c6>
 800f7bc:	2300      	movs	r3, #0
 800f7be:	f04f 32ff 	mov.w	r2, #4294967295
 800f7c2:	f10a 0a01 	add.w	sl, sl, #1
 800f7c6:	9304      	str	r3, [sp, #16]
 800f7c8:	9307      	str	r3, [sp, #28]
 800f7ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f7ce:	931a      	str	r3, [sp, #104]	@ 0x68
 800f7d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f7d4:	4654      	mov	r4, sl
 800f7d6:	2205      	movs	r2, #5
 800f7d8:	484f      	ldr	r0, [pc, #316]	@ (800f918 <_svfiprintf_r+0x1e4>)
 800f7da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7de:	f7fd fd50 	bl	800d282 <memchr>
 800f7e2:	9a04      	ldr	r2, [sp, #16]
 800f7e4:	b9d8      	cbnz	r0, 800f81e <_svfiprintf_r+0xea>
 800f7e6:	06d0      	lsls	r0, r2, #27
 800f7e8:	bf44      	itt	mi
 800f7ea:	2320      	movmi	r3, #32
 800f7ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f7f0:	0711      	lsls	r1, r2, #28
 800f7f2:	bf44      	itt	mi
 800f7f4:	232b      	movmi	r3, #43	@ 0x2b
 800f7f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f7fa:	f89a 3000 	ldrb.w	r3, [sl]
 800f7fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800f800:	d015      	beq.n	800f82e <_svfiprintf_r+0xfa>
 800f802:	9a07      	ldr	r2, [sp, #28]
 800f804:	4654      	mov	r4, sl
 800f806:	2000      	movs	r0, #0
 800f808:	f04f 0c0a 	mov.w	ip, #10
 800f80c:	4621      	mov	r1, r4
 800f80e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f812:	3b30      	subs	r3, #48	@ 0x30
 800f814:	2b09      	cmp	r3, #9
 800f816:	d94b      	bls.n	800f8b0 <_svfiprintf_r+0x17c>
 800f818:	b1b0      	cbz	r0, 800f848 <_svfiprintf_r+0x114>
 800f81a:	9207      	str	r2, [sp, #28]
 800f81c:	e014      	b.n	800f848 <_svfiprintf_r+0x114>
 800f81e:	eba0 0308 	sub.w	r3, r0, r8
 800f822:	46a2      	mov	sl, r4
 800f824:	fa09 f303 	lsl.w	r3, r9, r3
 800f828:	4313      	orrs	r3, r2
 800f82a:	9304      	str	r3, [sp, #16]
 800f82c:	e7d2      	b.n	800f7d4 <_svfiprintf_r+0xa0>
 800f82e:	9b03      	ldr	r3, [sp, #12]
 800f830:	1d19      	adds	r1, r3, #4
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	2b00      	cmp	r3, #0
 800f836:	9103      	str	r1, [sp, #12]
 800f838:	bfbb      	ittet	lt
 800f83a:	425b      	neglt	r3, r3
 800f83c:	f042 0202 	orrlt.w	r2, r2, #2
 800f840:	9307      	strge	r3, [sp, #28]
 800f842:	9307      	strlt	r3, [sp, #28]
 800f844:	bfb8      	it	lt
 800f846:	9204      	strlt	r2, [sp, #16]
 800f848:	7823      	ldrb	r3, [r4, #0]
 800f84a:	2b2e      	cmp	r3, #46	@ 0x2e
 800f84c:	d10a      	bne.n	800f864 <_svfiprintf_r+0x130>
 800f84e:	7863      	ldrb	r3, [r4, #1]
 800f850:	2b2a      	cmp	r3, #42	@ 0x2a
 800f852:	d132      	bne.n	800f8ba <_svfiprintf_r+0x186>
 800f854:	9b03      	ldr	r3, [sp, #12]
 800f856:	3402      	adds	r4, #2
 800f858:	1d1a      	adds	r2, r3, #4
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f860:	9203      	str	r2, [sp, #12]
 800f862:	9305      	str	r3, [sp, #20]
 800f864:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f928 <_svfiprintf_r+0x1f4>
 800f868:	2203      	movs	r2, #3
 800f86a:	7821      	ldrb	r1, [r4, #0]
 800f86c:	4650      	mov	r0, sl
 800f86e:	f7fd fd08 	bl	800d282 <memchr>
 800f872:	b138      	cbz	r0, 800f884 <_svfiprintf_r+0x150>
 800f874:	eba0 000a 	sub.w	r0, r0, sl
 800f878:	2240      	movs	r2, #64	@ 0x40
 800f87a:	9b04      	ldr	r3, [sp, #16]
 800f87c:	3401      	adds	r4, #1
 800f87e:	4082      	lsls	r2, r0
 800f880:	4313      	orrs	r3, r2
 800f882:	9304      	str	r3, [sp, #16]
 800f884:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f888:	2206      	movs	r2, #6
 800f88a:	4824      	ldr	r0, [pc, #144]	@ (800f91c <_svfiprintf_r+0x1e8>)
 800f88c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f890:	f7fd fcf7 	bl	800d282 <memchr>
 800f894:	2800      	cmp	r0, #0
 800f896:	d036      	beq.n	800f906 <_svfiprintf_r+0x1d2>
 800f898:	4b21      	ldr	r3, [pc, #132]	@ (800f920 <_svfiprintf_r+0x1ec>)
 800f89a:	bb1b      	cbnz	r3, 800f8e4 <_svfiprintf_r+0x1b0>
 800f89c:	9b03      	ldr	r3, [sp, #12]
 800f89e:	3307      	adds	r3, #7
 800f8a0:	f023 0307 	bic.w	r3, r3, #7
 800f8a4:	3308      	adds	r3, #8
 800f8a6:	9303      	str	r3, [sp, #12]
 800f8a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f8aa:	4433      	add	r3, r6
 800f8ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800f8ae:	e76a      	b.n	800f786 <_svfiprintf_r+0x52>
 800f8b0:	fb0c 3202 	mla	r2, ip, r2, r3
 800f8b4:	460c      	mov	r4, r1
 800f8b6:	2001      	movs	r0, #1
 800f8b8:	e7a8      	b.n	800f80c <_svfiprintf_r+0xd8>
 800f8ba:	2300      	movs	r3, #0
 800f8bc:	3401      	adds	r4, #1
 800f8be:	f04f 0c0a 	mov.w	ip, #10
 800f8c2:	4619      	mov	r1, r3
 800f8c4:	9305      	str	r3, [sp, #20]
 800f8c6:	4620      	mov	r0, r4
 800f8c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f8cc:	3a30      	subs	r2, #48	@ 0x30
 800f8ce:	2a09      	cmp	r2, #9
 800f8d0:	d903      	bls.n	800f8da <_svfiprintf_r+0x1a6>
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d0c6      	beq.n	800f864 <_svfiprintf_r+0x130>
 800f8d6:	9105      	str	r1, [sp, #20]
 800f8d8:	e7c4      	b.n	800f864 <_svfiprintf_r+0x130>
 800f8da:	fb0c 2101 	mla	r1, ip, r1, r2
 800f8de:	4604      	mov	r4, r0
 800f8e0:	2301      	movs	r3, #1
 800f8e2:	e7f0      	b.n	800f8c6 <_svfiprintf_r+0x192>
 800f8e4:	ab03      	add	r3, sp, #12
 800f8e6:	462a      	mov	r2, r5
 800f8e8:	a904      	add	r1, sp, #16
 800f8ea:	4638      	mov	r0, r7
 800f8ec:	9300      	str	r3, [sp, #0]
 800f8ee:	4b0d      	ldr	r3, [pc, #52]	@ (800f924 <_svfiprintf_r+0x1f0>)
 800f8f0:	f7fc fc30 	bl	800c154 <_printf_float>
 800f8f4:	1c42      	adds	r2, r0, #1
 800f8f6:	4606      	mov	r6, r0
 800f8f8:	d1d6      	bne.n	800f8a8 <_svfiprintf_r+0x174>
 800f8fa:	89ab      	ldrh	r3, [r5, #12]
 800f8fc:	065b      	lsls	r3, r3, #25
 800f8fe:	f53f af2d 	bmi.w	800f75c <_svfiprintf_r+0x28>
 800f902:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f904:	e72c      	b.n	800f760 <_svfiprintf_r+0x2c>
 800f906:	ab03      	add	r3, sp, #12
 800f908:	462a      	mov	r2, r5
 800f90a:	a904      	add	r1, sp, #16
 800f90c:	4638      	mov	r0, r7
 800f90e:	9300      	str	r3, [sp, #0]
 800f910:	4b04      	ldr	r3, [pc, #16]	@ (800f924 <_svfiprintf_r+0x1f0>)
 800f912:	f7fc febb 	bl	800c68c <_printf_i>
 800f916:	e7ed      	b.n	800f8f4 <_svfiprintf_r+0x1c0>
 800f918:	08010e11 	.word	0x08010e11
 800f91c:	08010e1b 	.word	0x08010e1b
 800f920:	0800c155 	.word	0x0800c155
 800f924:	0800f67d 	.word	0x0800f67d
 800f928:	08010e17 	.word	0x08010e17

0800f92c <__sfputc_r>:
 800f92c:	6893      	ldr	r3, [r2, #8]
 800f92e:	3b01      	subs	r3, #1
 800f930:	2b00      	cmp	r3, #0
 800f932:	6093      	str	r3, [r2, #8]
 800f934:	b410      	push	{r4}
 800f936:	da08      	bge.n	800f94a <__sfputc_r+0x1e>
 800f938:	6994      	ldr	r4, [r2, #24]
 800f93a:	42a3      	cmp	r3, r4
 800f93c:	db01      	blt.n	800f942 <__sfputc_r+0x16>
 800f93e:	290a      	cmp	r1, #10
 800f940:	d103      	bne.n	800f94a <__sfputc_r+0x1e>
 800f942:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f946:	f7fd bb68 	b.w	800d01a <__swbuf_r>
 800f94a:	6813      	ldr	r3, [r2, #0]
 800f94c:	1c58      	adds	r0, r3, #1
 800f94e:	6010      	str	r0, [r2, #0]
 800f950:	4608      	mov	r0, r1
 800f952:	7019      	strb	r1, [r3, #0]
 800f954:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f958:	4770      	bx	lr

0800f95a <__sfputs_r>:
 800f95a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f95c:	4606      	mov	r6, r0
 800f95e:	460f      	mov	r7, r1
 800f960:	4614      	mov	r4, r2
 800f962:	18d5      	adds	r5, r2, r3
 800f964:	42ac      	cmp	r4, r5
 800f966:	d101      	bne.n	800f96c <__sfputs_r+0x12>
 800f968:	2000      	movs	r0, #0
 800f96a:	e007      	b.n	800f97c <__sfputs_r+0x22>
 800f96c:	463a      	mov	r2, r7
 800f96e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f972:	4630      	mov	r0, r6
 800f974:	f7ff ffda 	bl	800f92c <__sfputc_r>
 800f978:	1c43      	adds	r3, r0, #1
 800f97a:	d1f3      	bne.n	800f964 <__sfputs_r+0xa>
 800f97c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f980 <_vfiprintf_r>:
 800f980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f984:	460d      	mov	r5, r1
 800f986:	b09d      	sub	sp, #116	@ 0x74
 800f988:	4614      	mov	r4, r2
 800f98a:	4698      	mov	r8, r3
 800f98c:	4606      	mov	r6, r0
 800f98e:	b118      	cbz	r0, 800f998 <_vfiprintf_r+0x18>
 800f990:	6a03      	ldr	r3, [r0, #32]
 800f992:	b90b      	cbnz	r3, 800f998 <_vfiprintf_r+0x18>
 800f994:	f7fd fa38 	bl	800ce08 <__sinit>
 800f998:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f99a:	07d9      	lsls	r1, r3, #31
 800f99c:	d405      	bmi.n	800f9aa <_vfiprintf_r+0x2a>
 800f99e:	89ab      	ldrh	r3, [r5, #12]
 800f9a0:	059a      	lsls	r2, r3, #22
 800f9a2:	d402      	bmi.n	800f9aa <_vfiprintf_r+0x2a>
 800f9a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f9a6:	f7fd fc6a 	bl	800d27e <__retarget_lock_acquire_recursive>
 800f9aa:	89ab      	ldrh	r3, [r5, #12]
 800f9ac:	071b      	lsls	r3, r3, #28
 800f9ae:	d501      	bpl.n	800f9b4 <_vfiprintf_r+0x34>
 800f9b0:	692b      	ldr	r3, [r5, #16]
 800f9b2:	b99b      	cbnz	r3, 800f9dc <_vfiprintf_r+0x5c>
 800f9b4:	4629      	mov	r1, r5
 800f9b6:	4630      	mov	r0, r6
 800f9b8:	f7fd fb6e 	bl	800d098 <__swsetup_r>
 800f9bc:	b170      	cbz	r0, 800f9dc <_vfiprintf_r+0x5c>
 800f9be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f9c0:	07dc      	lsls	r4, r3, #31
 800f9c2:	d504      	bpl.n	800f9ce <_vfiprintf_r+0x4e>
 800f9c4:	f04f 30ff 	mov.w	r0, #4294967295
 800f9c8:	b01d      	add	sp, #116	@ 0x74
 800f9ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9ce:	89ab      	ldrh	r3, [r5, #12]
 800f9d0:	0598      	lsls	r0, r3, #22
 800f9d2:	d4f7      	bmi.n	800f9c4 <_vfiprintf_r+0x44>
 800f9d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f9d6:	f7fd fc53 	bl	800d280 <__retarget_lock_release_recursive>
 800f9da:	e7f3      	b.n	800f9c4 <_vfiprintf_r+0x44>
 800f9dc:	2300      	movs	r3, #0
 800f9de:	f8cd 800c 	str.w	r8, [sp, #12]
 800f9e2:	f04f 0901 	mov.w	r9, #1
 800f9e6:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800fb9c <_vfiprintf_r+0x21c>
 800f9ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800f9ec:	2320      	movs	r3, #32
 800f9ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f9f2:	2330      	movs	r3, #48	@ 0x30
 800f9f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f9f8:	4623      	mov	r3, r4
 800f9fa:	469a      	mov	sl, r3
 800f9fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fa00:	b10a      	cbz	r2, 800fa06 <_vfiprintf_r+0x86>
 800fa02:	2a25      	cmp	r2, #37	@ 0x25
 800fa04:	d1f9      	bne.n	800f9fa <_vfiprintf_r+0x7a>
 800fa06:	ebba 0b04 	subs.w	fp, sl, r4
 800fa0a:	d00b      	beq.n	800fa24 <_vfiprintf_r+0xa4>
 800fa0c:	465b      	mov	r3, fp
 800fa0e:	4622      	mov	r2, r4
 800fa10:	4629      	mov	r1, r5
 800fa12:	4630      	mov	r0, r6
 800fa14:	f7ff ffa1 	bl	800f95a <__sfputs_r>
 800fa18:	3001      	adds	r0, #1
 800fa1a:	f000 80a7 	beq.w	800fb6c <_vfiprintf_r+0x1ec>
 800fa1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fa20:	445a      	add	r2, fp
 800fa22:	9209      	str	r2, [sp, #36]	@ 0x24
 800fa24:	f89a 3000 	ldrb.w	r3, [sl]
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	f000 809f 	beq.w	800fb6c <_vfiprintf_r+0x1ec>
 800fa2e:	2300      	movs	r3, #0
 800fa30:	f04f 32ff 	mov.w	r2, #4294967295
 800fa34:	f10a 0a01 	add.w	sl, sl, #1
 800fa38:	9304      	str	r3, [sp, #16]
 800fa3a:	9307      	str	r3, [sp, #28]
 800fa3c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fa40:	931a      	str	r3, [sp, #104]	@ 0x68
 800fa42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fa46:	4654      	mov	r4, sl
 800fa48:	2205      	movs	r2, #5
 800fa4a:	4854      	ldr	r0, [pc, #336]	@ (800fb9c <_vfiprintf_r+0x21c>)
 800fa4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa50:	f7fd fc17 	bl	800d282 <memchr>
 800fa54:	9a04      	ldr	r2, [sp, #16]
 800fa56:	b9d8      	cbnz	r0, 800fa90 <_vfiprintf_r+0x110>
 800fa58:	06d1      	lsls	r1, r2, #27
 800fa5a:	bf44      	itt	mi
 800fa5c:	2320      	movmi	r3, #32
 800fa5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fa62:	0713      	lsls	r3, r2, #28
 800fa64:	bf44      	itt	mi
 800fa66:	232b      	movmi	r3, #43	@ 0x2b
 800fa68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fa6c:	f89a 3000 	ldrb.w	r3, [sl]
 800fa70:	2b2a      	cmp	r3, #42	@ 0x2a
 800fa72:	d015      	beq.n	800faa0 <_vfiprintf_r+0x120>
 800fa74:	9a07      	ldr	r2, [sp, #28]
 800fa76:	4654      	mov	r4, sl
 800fa78:	2000      	movs	r0, #0
 800fa7a:	f04f 0c0a 	mov.w	ip, #10
 800fa7e:	4621      	mov	r1, r4
 800fa80:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fa84:	3b30      	subs	r3, #48	@ 0x30
 800fa86:	2b09      	cmp	r3, #9
 800fa88:	d94b      	bls.n	800fb22 <_vfiprintf_r+0x1a2>
 800fa8a:	b1b0      	cbz	r0, 800faba <_vfiprintf_r+0x13a>
 800fa8c:	9207      	str	r2, [sp, #28]
 800fa8e:	e014      	b.n	800faba <_vfiprintf_r+0x13a>
 800fa90:	eba0 0308 	sub.w	r3, r0, r8
 800fa94:	46a2      	mov	sl, r4
 800fa96:	fa09 f303 	lsl.w	r3, r9, r3
 800fa9a:	4313      	orrs	r3, r2
 800fa9c:	9304      	str	r3, [sp, #16]
 800fa9e:	e7d2      	b.n	800fa46 <_vfiprintf_r+0xc6>
 800faa0:	9b03      	ldr	r3, [sp, #12]
 800faa2:	1d19      	adds	r1, r3, #4
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	9103      	str	r1, [sp, #12]
 800faaa:	bfbb      	ittet	lt
 800faac:	425b      	neglt	r3, r3
 800faae:	f042 0202 	orrlt.w	r2, r2, #2
 800fab2:	9307      	strge	r3, [sp, #28]
 800fab4:	9307      	strlt	r3, [sp, #28]
 800fab6:	bfb8      	it	lt
 800fab8:	9204      	strlt	r2, [sp, #16]
 800faba:	7823      	ldrb	r3, [r4, #0]
 800fabc:	2b2e      	cmp	r3, #46	@ 0x2e
 800fabe:	d10a      	bne.n	800fad6 <_vfiprintf_r+0x156>
 800fac0:	7863      	ldrb	r3, [r4, #1]
 800fac2:	2b2a      	cmp	r3, #42	@ 0x2a
 800fac4:	d132      	bne.n	800fb2c <_vfiprintf_r+0x1ac>
 800fac6:	9b03      	ldr	r3, [sp, #12]
 800fac8:	3402      	adds	r4, #2
 800faca:	1d1a      	adds	r2, r3, #4
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fad2:	9203      	str	r2, [sp, #12]
 800fad4:	9305      	str	r3, [sp, #20]
 800fad6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fbac <_vfiprintf_r+0x22c>
 800fada:	2203      	movs	r2, #3
 800fadc:	7821      	ldrb	r1, [r4, #0]
 800fade:	4650      	mov	r0, sl
 800fae0:	f7fd fbcf 	bl	800d282 <memchr>
 800fae4:	b138      	cbz	r0, 800faf6 <_vfiprintf_r+0x176>
 800fae6:	eba0 000a 	sub.w	r0, r0, sl
 800faea:	2240      	movs	r2, #64	@ 0x40
 800faec:	9b04      	ldr	r3, [sp, #16]
 800faee:	3401      	adds	r4, #1
 800faf0:	4082      	lsls	r2, r0
 800faf2:	4313      	orrs	r3, r2
 800faf4:	9304      	str	r3, [sp, #16]
 800faf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fafa:	2206      	movs	r2, #6
 800fafc:	4828      	ldr	r0, [pc, #160]	@ (800fba0 <_vfiprintf_r+0x220>)
 800fafe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fb02:	f7fd fbbe 	bl	800d282 <memchr>
 800fb06:	2800      	cmp	r0, #0
 800fb08:	d03f      	beq.n	800fb8a <_vfiprintf_r+0x20a>
 800fb0a:	4b26      	ldr	r3, [pc, #152]	@ (800fba4 <_vfiprintf_r+0x224>)
 800fb0c:	bb1b      	cbnz	r3, 800fb56 <_vfiprintf_r+0x1d6>
 800fb0e:	9b03      	ldr	r3, [sp, #12]
 800fb10:	3307      	adds	r3, #7
 800fb12:	f023 0307 	bic.w	r3, r3, #7
 800fb16:	3308      	adds	r3, #8
 800fb18:	9303      	str	r3, [sp, #12]
 800fb1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb1c:	443b      	add	r3, r7
 800fb1e:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb20:	e76a      	b.n	800f9f8 <_vfiprintf_r+0x78>
 800fb22:	fb0c 3202 	mla	r2, ip, r2, r3
 800fb26:	460c      	mov	r4, r1
 800fb28:	2001      	movs	r0, #1
 800fb2a:	e7a8      	b.n	800fa7e <_vfiprintf_r+0xfe>
 800fb2c:	2300      	movs	r3, #0
 800fb2e:	3401      	adds	r4, #1
 800fb30:	f04f 0c0a 	mov.w	ip, #10
 800fb34:	4619      	mov	r1, r3
 800fb36:	9305      	str	r3, [sp, #20]
 800fb38:	4620      	mov	r0, r4
 800fb3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fb3e:	3a30      	subs	r2, #48	@ 0x30
 800fb40:	2a09      	cmp	r2, #9
 800fb42:	d903      	bls.n	800fb4c <_vfiprintf_r+0x1cc>
 800fb44:	2b00      	cmp	r3, #0
 800fb46:	d0c6      	beq.n	800fad6 <_vfiprintf_r+0x156>
 800fb48:	9105      	str	r1, [sp, #20]
 800fb4a:	e7c4      	b.n	800fad6 <_vfiprintf_r+0x156>
 800fb4c:	fb0c 2101 	mla	r1, ip, r1, r2
 800fb50:	4604      	mov	r4, r0
 800fb52:	2301      	movs	r3, #1
 800fb54:	e7f0      	b.n	800fb38 <_vfiprintf_r+0x1b8>
 800fb56:	ab03      	add	r3, sp, #12
 800fb58:	462a      	mov	r2, r5
 800fb5a:	a904      	add	r1, sp, #16
 800fb5c:	4630      	mov	r0, r6
 800fb5e:	9300      	str	r3, [sp, #0]
 800fb60:	4b11      	ldr	r3, [pc, #68]	@ (800fba8 <_vfiprintf_r+0x228>)
 800fb62:	f7fc faf7 	bl	800c154 <_printf_float>
 800fb66:	4607      	mov	r7, r0
 800fb68:	1c78      	adds	r0, r7, #1
 800fb6a:	d1d6      	bne.n	800fb1a <_vfiprintf_r+0x19a>
 800fb6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fb6e:	07d9      	lsls	r1, r3, #31
 800fb70:	d405      	bmi.n	800fb7e <_vfiprintf_r+0x1fe>
 800fb72:	89ab      	ldrh	r3, [r5, #12]
 800fb74:	059a      	lsls	r2, r3, #22
 800fb76:	d402      	bmi.n	800fb7e <_vfiprintf_r+0x1fe>
 800fb78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fb7a:	f7fd fb81 	bl	800d280 <__retarget_lock_release_recursive>
 800fb7e:	89ab      	ldrh	r3, [r5, #12]
 800fb80:	065b      	lsls	r3, r3, #25
 800fb82:	f53f af1f 	bmi.w	800f9c4 <_vfiprintf_r+0x44>
 800fb86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fb88:	e71e      	b.n	800f9c8 <_vfiprintf_r+0x48>
 800fb8a:	ab03      	add	r3, sp, #12
 800fb8c:	462a      	mov	r2, r5
 800fb8e:	a904      	add	r1, sp, #16
 800fb90:	4630      	mov	r0, r6
 800fb92:	9300      	str	r3, [sp, #0]
 800fb94:	4b04      	ldr	r3, [pc, #16]	@ (800fba8 <_vfiprintf_r+0x228>)
 800fb96:	f7fc fd79 	bl	800c68c <_printf_i>
 800fb9a:	e7e4      	b.n	800fb66 <_vfiprintf_r+0x1e6>
 800fb9c:	08010e11 	.word	0x08010e11
 800fba0:	08010e1b 	.word	0x08010e1b
 800fba4:	0800c155 	.word	0x0800c155
 800fba8:	0800f95b 	.word	0x0800f95b
 800fbac:	08010e17 	.word	0x08010e17

0800fbb0 <__sflush_r>:
 800fbb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fbb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbb8:	0716      	lsls	r6, r2, #28
 800fbba:	4605      	mov	r5, r0
 800fbbc:	460c      	mov	r4, r1
 800fbbe:	d454      	bmi.n	800fc6a <__sflush_r+0xba>
 800fbc0:	684b      	ldr	r3, [r1, #4]
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	dc02      	bgt.n	800fbcc <__sflush_r+0x1c>
 800fbc6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	dd48      	ble.n	800fc5e <__sflush_r+0xae>
 800fbcc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fbce:	2e00      	cmp	r6, #0
 800fbd0:	d045      	beq.n	800fc5e <__sflush_r+0xae>
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800fbd8:	682f      	ldr	r7, [r5, #0]
 800fbda:	6a21      	ldr	r1, [r4, #32]
 800fbdc:	602b      	str	r3, [r5, #0]
 800fbde:	d030      	beq.n	800fc42 <__sflush_r+0x92>
 800fbe0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800fbe2:	89a3      	ldrh	r3, [r4, #12]
 800fbe4:	0759      	lsls	r1, r3, #29
 800fbe6:	d505      	bpl.n	800fbf4 <__sflush_r+0x44>
 800fbe8:	6863      	ldr	r3, [r4, #4]
 800fbea:	1ad2      	subs	r2, r2, r3
 800fbec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fbee:	b10b      	cbz	r3, 800fbf4 <__sflush_r+0x44>
 800fbf0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fbf2:	1ad2      	subs	r2, r2, r3
 800fbf4:	2300      	movs	r3, #0
 800fbf6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fbf8:	6a21      	ldr	r1, [r4, #32]
 800fbfa:	4628      	mov	r0, r5
 800fbfc:	47b0      	blx	r6
 800fbfe:	1c43      	adds	r3, r0, #1
 800fc00:	89a3      	ldrh	r3, [r4, #12]
 800fc02:	d106      	bne.n	800fc12 <__sflush_r+0x62>
 800fc04:	6829      	ldr	r1, [r5, #0]
 800fc06:	291d      	cmp	r1, #29
 800fc08:	d82b      	bhi.n	800fc62 <__sflush_r+0xb2>
 800fc0a:	4a2a      	ldr	r2, [pc, #168]	@ (800fcb4 <__sflush_r+0x104>)
 800fc0c:	410a      	asrs	r2, r1
 800fc0e:	07d6      	lsls	r6, r2, #31
 800fc10:	d427      	bmi.n	800fc62 <__sflush_r+0xb2>
 800fc12:	2200      	movs	r2, #0
 800fc14:	04d9      	lsls	r1, r3, #19
 800fc16:	6062      	str	r2, [r4, #4]
 800fc18:	6922      	ldr	r2, [r4, #16]
 800fc1a:	6022      	str	r2, [r4, #0]
 800fc1c:	d504      	bpl.n	800fc28 <__sflush_r+0x78>
 800fc1e:	1c42      	adds	r2, r0, #1
 800fc20:	d101      	bne.n	800fc26 <__sflush_r+0x76>
 800fc22:	682b      	ldr	r3, [r5, #0]
 800fc24:	b903      	cbnz	r3, 800fc28 <__sflush_r+0x78>
 800fc26:	6560      	str	r0, [r4, #84]	@ 0x54
 800fc28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fc2a:	602f      	str	r7, [r5, #0]
 800fc2c:	b1b9      	cbz	r1, 800fc5e <__sflush_r+0xae>
 800fc2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fc32:	4299      	cmp	r1, r3
 800fc34:	d002      	beq.n	800fc3c <__sflush_r+0x8c>
 800fc36:	4628      	mov	r0, r5
 800fc38:	f7fe f996 	bl	800df68 <_free_r>
 800fc3c:	2300      	movs	r3, #0
 800fc3e:	6363      	str	r3, [r4, #52]	@ 0x34
 800fc40:	e00d      	b.n	800fc5e <__sflush_r+0xae>
 800fc42:	2301      	movs	r3, #1
 800fc44:	4628      	mov	r0, r5
 800fc46:	47b0      	blx	r6
 800fc48:	4602      	mov	r2, r0
 800fc4a:	1c50      	adds	r0, r2, #1
 800fc4c:	d1c9      	bne.n	800fbe2 <__sflush_r+0x32>
 800fc4e:	682b      	ldr	r3, [r5, #0]
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d0c6      	beq.n	800fbe2 <__sflush_r+0x32>
 800fc54:	2b1d      	cmp	r3, #29
 800fc56:	d001      	beq.n	800fc5c <__sflush_r+0xac>
 800fc58:	2b16      	cmp	r3, #22
 800fc5a:	d11d      	bne.n	800fc98 <__sflush_r+0xe8>
 800fc5c:	602f      	str	r7, [r5, #0]
 800fc5e:	2000      	movs	r0, #0
 800fc60:	e021      	b.n	800fca6 <__sflush_r+0xf6>
 800fc62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fc66:	b21b      	sxth	r3, r3
 800fc68:	e01a      	b.n	800fca0 <__sflush_r+0xf0>
 800fc6a:	690f      	ldr	r7, [r1, #16]
 800fc6c:	2f00      	cmp	r7, #0
 800fc6e:	d0f6      	beq.n	800fc5e <__sflush_r+0xae>
 800fc70:	0793      	lsls	r3, r2, #30
 800fc72:	680e      	ldr	r6, [r1, #0]
 800fc74:	600f      	str	r7, [r1, #0]
 800fc76:	bf0c      	ite	eq
 800fc78:	694b      	ldreq	r3, [r1, #20]
 800fc7a:	2300      	movne	r3, #0
 800fc7c:	eba6 0807 	sub.w	r8, r6, r7
 800fc80:	608b      	str	r3, [r1, #8]
 800fc82:	f1b8 0f00 	cmp.w	r8, #0
 800fc86:	ddea      	ble.n	800fc5e <__sflush_r+0xae>
 800fc88:	4643      	mov	r3, r8
 800fc8a:	463a      	mov	r2, r7
 800fc8c:	6a21      	ldr	r1, [r4, #32]
 800fc8e:	4628      	mov	r0, r5
 800fc90:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800fc92:	47b0      	blx	r6
 800fc94:	2800      	cmp	r0, #0
 800fc96:	dc08      	bgt.n	800fcaa <__sflush_r+0xfa>
 800fc98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fca0:	f04f 30ff 	mov.w	r0, #4294967295
 800fca4:	81a3      	strh	r3, [r4, #12]
 800fca6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcaa:	4407      	add	r7, r0
 800fcac:	eba8 0800 	sub.w	r8, r8, r0
 800fcb0:	e7e7      	b.n	800fc82 <__sflush_r+0xd2>
 800fcb2:	bf00      	nop
 800fcb4:	dfbffffe 	.word	0xdfbffffe

0800fcb8 <_fflush_r>:
 800fcb8:	b538      	push	{r3, r4, r5, lr}
 800fcba:	690b      	ldr	r3, [r1, #16]
 800fcbc:	4605      	mov	r5, r0
 800fcbe:	460c      	mov	r4, r1
 800fcc0:	b913      	cbnz	r3, 800fcc8 <_fflush_r+0x10>
 800fcc2:	2500      	movs	r5, #0
 800fcc4:	4628      	mov	r0, r5
 800fcc6:	bd38      	pop	{r3, r4, r5, pc}
 800fcc8:	b118      	cbz	r0, 800fcd2 <_fflush_r+0x1a>
 800fcca:	6a03      	ldr	r3, [r0, #32]
 800fccc:	b90b      	cbnz	r3, 800fcd2 <_fflush_r+0x1a>
 800fcce:	f7fd f89b 	bl	800ce08 <__sinit>
 800fcd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d0f3      	beq.n	800fcc2 <_fflush_r+0xa>
 800fcda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fcdc:	07d0      	lsls	r0, r2, #31
 800fcde:	d404      	bmi.n	800fcea <_fflush_r+0x32>
 800fce0:	0599      	lsls	r1, r3, #22
 800fce2:	d402      	bmi.n	800fcea <_fflush_r+0x32>
 800fce4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fce6:	f7fd faca 	bl	800d27e <__retarget_lock_acquire_recursive>
 800fcea:	4628      	mov	r0, r5
 800fcec:	4621      	mov	r1, r4
 800fcee:	f7ff ff5f 	bl	800fbb0 <__sflush_r>
 800fcf2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fcf4:	4605      	mov	r5, r0
 800fcf6:	07da      	lsls	r2, r3, #31
 800fcf8:	d4e4      	bmi.n	800fcc4 <_fflush_r+0xc>
 800fcfa:	89a3      	ldrh	r3, [r4, #12]
 800fcfc:	059b      	lsls	r3, r3, #22
 800fcfe:	d4e1      	bmi.n	800fcc4 <_fflush_r+0xc>
 800fd00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fd02:	f7fd fabd 	bl	800d280 <__retarget_lock_release_recursive>
 800fd06:	e7dd      	b.n	800fcc4 <_fflush_r+0xc>

0800fd08 <__swhatbuf_r>:
 800fd08:	b570      	push	{r4, r5, r6, lr}
 800fd0a:	460c      	mov	r4, r1
 800fd0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd10:	b096      	sub	sp, #88	@ 0x58
 800fd12:	4615      	mov	r5, r2
 800fd14:	2900      	cmp	r1, #0
 800fd16:	461e      	mov	r6, r3
 800fd18:	da0c      	bge.n	800fd34 <__swhatbuf_r+0x2c>
 800fd1a:	89a3      	ldrh	r3, [r4, #12]
 800fd1c:	2100      	movs	r1, #0
 800fd1e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fd22:	bf14      	ite	ne
 800fd24:	2340      	movne	r3, #64	@ 0x40
 800fd26:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fd2a:	2000      	movs	r0, #0
 800fd2c:	6031      	str	r1, [r6, #0]
 800fd2e:	602b      	str	r3, [r5, #0]
 800fd30:	b016      	add	sp, #88	@ 0x58
 800fd32:	bd70      	pop	{r4, r5, r6, pc}
 800fd34:	466a      	mov	r2, sp
 800fd36:	f000 f875 	bl	800fe24 <_fstat_r>
 800fd3a:	2800      	cmp	r0, #0
 800fd3c:	dbed      	blt.n	800fd1a <__swhatbuf_r+0x12>
 800fd3e:	9901      	ldr	r1, [sp, #4]
 800fd40:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fd44:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fd48:	4259      	negs	r1, r3
 800fd4a:	4159      	adcs	r1, r3
 800fd4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fd50:	e7eb      	b.n	800fd2a <__swhatbuf_r+0x22>

0800fd52 <__smakebuf_r>:
 800fd52:	898b      	ldrh	r3, [r1, #12]
 800fd54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fd56:	079d      	lsls	r5, r3, #30
 800fd58:	4606      	mov	r6, r0
 800fd5a:	460c      	mov	r4, r1
 800fd5c:	d507      	bpl.n	800fd6e <__smakebuf_r+0x1c>
 800fd5e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fd62:	6023      	str	r3, [r4, #0]
 800fd64:	6123      	str	r3, [r4, #16]
 800fd66:	2301      	movs	r3, #1
 800fd68:	6163      	str	r3, [r4, #20]
 800fd6a:	b003      	add	sp, #12
 800fd6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd6e:	ab01      	add	r3, sp, #4
 800fd70:	466a      	mov	r2, sp
 800fd72:	f7ff ffc9 	bl	800fd08 <__swhatbuf_r>
 800fd76:	9f00      	ldr	r7, [sp, #0]
 800fd78:	4605      	mov	r5, r0
 800fd7a:	4630      	mov	r0, r6
 800fd7c:	4639      	mov	r1, r7
 800fd7e:	f7fc f8bf 	bl	800bf00 <_malloc_r>
 800fd82:	b948      	cbnz	r0, 800fd98 <__smakebuf_r+0x46>
 800fd84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fd88:	059a      	lsls	r2, r3, #22
 800fd8a:	d4ee      	bmi.n	800fd6a <__smakebuf_r+0x18>
 800fd8c:	f023 0303 	bic.w	r3, r3, #3
 800fd90:	f043 0302 	orr.w	r3, r3, #2
 800fd94:	81a3      	strh	r3, [r4, #12]
 800fd96:	e7e2      	b.n	800fd5e <__smakebuf_r+0xc>
 800fd98:	89a3      	ldrh	r3, [r4, #12]
 800fd9a:	6020      	str	r0, [r4, #0]
 800fd9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fda0:	81a3      	strh	r3, [r4, #12]
 800fda2:	9b01      	ldr	r3, [sp, #4]
 800fda4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fda8:	b15b      	cbz	r3, 800fdc2 <__smakebuf_r+0x70>
 800fdaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fdae:	4630      	mov	r0, r6
 800fdb0:	f000 f84a 	bl	800fe48 <_isatty_r>
 800fdb4:	b128      	cbz	r0, 800fdc2 <__smakebuf_r+0x70>
 800fdb6:	89a3      	ldrh	r3, [r4, #12]
 800fdb8:	f023 0303 	bic.w	r3, r3, #3
 800fdbc:	f043 0301 	orr.w	r3, r3, #1
 800fdc0:	81a3      	strh	r3, [r4, #12]
 800fdc2:	89a3      	ldrh	r3, [r4, #12]
 800fdc4:	431d      	orrs	r5, r3
 800fdc6:	81a5      	strh	r5, [r4, #12]
 800fdc8:	e7cf      	b.n	800fd6a <__smakebuf_r+0x18>

0800fdca <memmove>:
 800fdca:	4288      	cmp	r0, r1
 800fdcc:	b510      	push	{r4, lr}
 800fdce:	eb01 0402 	add.w	r4, r1, r2
 800fdd2:	d902      	bls.n	800fdda <memmove+0x10>
 800fdd4:	4284      	cmp	r4, r0
 800fdd6:	4623      	mov	r3, r4
 800fdd8:	d807      	bhi.n	800fdea <memmove+0x20>
 800fdda:	1e43      	subs	r3, r0, #1
 800fddc:	42a1      	cmp	r1, r4
 800fdde:	d008      	beq.n	800fdf2 <memmove+0x28>
 800fde0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fde4:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fde8:	e7f8      	b.n	800fddc <memmove+0x12>
 800fdea:	4402      	add	r2, r0
 800fdec:	4601      	mov	r1, r0
 800fdee:	428a      	cmp	r2, r1
 800fdf0:	d100      	bne.n	800fdf4 <memmove+0x2a>
 800fdf2:	bd10      	pop	{r4, pc}
 800fdf4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fdf8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fdfc:	e7f7      	b.n	800fdee <memmove+0x24>

0800fdfe <strncmp>:
 800fdfe:	b510      	push	{r4, lr}
 800fe00:	b16a      	cbz	r2, 800fe1e <strncmp+0x20>
 800fe02:	3901      	subs	r1, #1
 800fe04:	1884      	adds	r4, r0, r2
 800fe06:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fe0a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800fe0e:	429a      	cmp	r2, r3
 800fe10:	d103      	bne.n	800fe1a <strncmp+0x1c>
 800fe12:	42a0      	cmp	r0, r4
 800fe14:	d001      	beq.n	800fe1a <strncmp+0x1c>
 800fe16:	2a00      	cmp	r2, #0
 800fe18:	d1f5      	bne.n	800fe06 <strncmp+0x8>
 800fe1a:	1ad0      	subs	r0, r2, r3
 800fe1c:	bd10      	pop	{r4, pc}
 800fe1e:	4610      	mov	r0, r2
 800fe20:	e7fc      	b.n	800fe1c <strncmp+0x1e>
	...

0800fe24 <_fstat_r>:
 800fe24:	b538      	push	{r3, r4, r5, lr}
 800fe26:	2300      	movs	r3, #0
 800fe28:	4d06      	ldr	r5, [pc, #24]	@ (800fe44 <_fstat_r+0x20>)
 800fe2a:	4604      	mov	r4, r0
 800fe2c:	4608      	mov	r0, r1
 800fe2e:	4611      	mov	r1, r2
 800fe30:	602b      	str	r3, [r5, #0]
 800fe32:	f7f4 fc35 	bl	80046a0 <_fstat>
 800fe36:	1c43      	adds	r3, r0, #1
 800fe38:	d102      	bne.n	800fe40 <_fstat_r+0x1c>
 800fe3a:	682b      	ldr	r3, [r5, #0]
 800fe3c:	b103      	cbz	r3, 800fe40 <_fstat_r+0x1c>
 800fe3e:	6023      	str	r3, [r4, #0]
 800fe40:	bd38      	pop	{r3, r4, r5, pc}
 800fe42:	bf00      	nop
 800fe44:	20000720 	.word	0x20000720

0800fe48 <_isatty_r>:
 800fe48:	b538      	push	{r3, r4, r5, lr}
 800fe4a:	2300      	movs	r3, #0
 800fe4c:	4d05      	ldr	r5, [pc, #20]	@ (800fe64 <_isatty_r+0x1c>)
 800fe4e:	4604      	mov	r4, r0
 800fe50:	4608      	mov	r0, r1
 800fe52:	602b      	str	r3, [r5, #0]
 800fe54:	f7f4 fc34 	bl	80046c0 <_isatty>
 800fe58:	1c43      	adds	r3, r0, #1
 800fe5a:	d102      	bne.n	800fe62 <_isatty_r+0x1a>
 800fe5c:	682b      	ldr	r3, [r5, #0]
 800fe5e:	b103      	cbz	r3, 800fe62 <_isatty_r+0x1a>
 800fe60:	6023      	str	r3, [r4, #0]
 800fe62:	bd38      	pop	{r3, r4, r5, pc}
 800fe64:	20000720 	.word	0x20000720

0800fe68 <nan>:
 800fe68:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800fe70 <nan+0x8>
 800fe6c:	4770      	bx	lr
 800fe6e:	bf00      	nop
 800fe70:	00000000 	.word	0x00000000
 800fe74:	7ff80000 	.word	0x7ff80000

0800fe78 <__assert_func>:
 800fe78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fe7a:	4614      	mov	r4, r2
 800fe7c:	461a      	mov	r2, r3
 800fe7e:	4b09      	ldr	r3, [pc, #36]	@ (800fea4 <__assert_func+0x2c>)
 800fe80:	4605      	mov	r5, r0
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	68d8      	ldr	r0, [r3, #12]
 800fe86:	b954      	cbnz	r4, 800fe9e <__assert_func+0x26>
 800fe88:	4b07      	ldr	r3, [pc, #28]	@ (800fea8 <__assert_func+0x30>)
 800fe8a:	461c      	mov	r4, r3
 800fe8c:	9100      	str	r1, [sp, #0]
 800fe8e:	4907      	ldr	r1, [pc, #28]	@ (800feac <__assert_func+0x34>)
 800fe90:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fe94:	462b      	mov	r3, r5
 800fe96:	f000 fba3 	bl	80105e0 <fiprintf>
 800fe9a:	f000 fbb3 	bl	8010604 <abort>
 800fe9e:	4b04      	ldr	r3, [pc, #16]	@ (800feb0 <__assert_func+0x38>)
 800fea0:	e7f4      	b.n	800fe8c <__assert_func+0x14>
 800fea2:	bf00      	nop
 800fea4:	2000008c 	.word	0x2000008c
 800fea8:	08010e65 	.word	0x08010e65
 800feac:	08010e37 	.word	0x08010e37
 800feb0:	08010e2a 	.word	0x08010e2a

0800feb4 <_calloc_r>:
 800feb4:	b570      	push	{r4, r5, r6, lr}
 800feb6:	fba1 5402 	umull	r5, r4, r1, r2
 800feba:	b93c      	cbnz	r4, 800fecc <_calloc_r+0x18>
 800febc:	4629      	mov	r1, r5
 800febe:	f7fc f81f 	bl	800bf00 <_malloc_r>
 800fec2:	4606      	mov	r6, r0
 800fec4:	b928      	cbnz	r0, 800fed2 <_calloc_r+0x1e>
 800fec6:	2600      	movs	r6, #0
 800fec8:	4630      	mov	r0, r6
 800feca:	bd70      	pop	{r4, r5, r6, pc}
 800fecc:	220c      	movs	r2, #12
 800fece:	6002      	str	r2, [r0, #0]
 800fed0:	e7f9      	b.n	800fec6 <_calloc_r+0x12>
 800fed2:	462a      	mov	r2, r5
 800fed4:	4621      	mov	r1, r4
 800fed6:	f7fd f945 	bl	800d164 <memset>
 800feda:	e7f5      	b.n	800fec8 <_calloc_r+0x14>

0800fedc <rshift>:
 800fedc:	6903      	ldr	r3, [r0, #16]
 800fede:	114a      	asrs	r2, r1, #5
 800fee0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800fee4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fee8:	f100 0414 	add.w	r4, r0, #20
 800feec:	dd45      	ble.n	800ff7a <rshift+0x9e>
 800feee:	f011 011f 	ands.w	r1, r1, #31
 800fef2:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800fef6:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800fefa:	d10c      	bne.n	800ff16 <rshift+0x3a>
 800fefc:	f100 0710 	add.w	r7, r0, #16
 800ff00:	4629      	mov	r1, r5
 800ff02:	42b1      	cmp	r1, r6
 800ff04:	d334      	bcc.n	800ff70 <rshift+0x94>
 800ff06:	1a9b      	subs	r3, r3, r2
 800ff08:	1eea      	subs	r2, r5, #3
 800ff0a:	009b      	lsls	r3, r3, #2
 800ff0c:	4296      	cmp	r6, r2
 800ff0e:	bf38      	it	cc
 800ff10:	2300      	movcc	r3, #0
 800ff12:	4423      	add	r3, r4
 800ff14:	e015      	b.n	800ff42 <rshift+0x66>
 800ff16:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ff1a:	f1c1 0820 	rsb	r8, r1, #32
 800ff1e:	f105 0e04 	add.w	lr, r5, #4
 800ff22:	46a1      	mov	r9, r4
 800ff24:	40cf      	lsrs	r7, r1
 800ff26:	4576      	cmp	r6, lr
 800ff28:	46f4      	mov	ip, lr
 800ff2a:	d815      	bhi.n	800ff58 <rshift+0x7c>
 800ff2c:	1a9a      	subs	r2, r3, r2
 800ff2e:	3501      	adds	r5, #1
 800ff30:	0092      	lsls	r2, r2, #2
 800ff32:	3a04      	subs	r2, #4
 800ff34:	42ae      	cmp	r6, r5
 800ff36:	bf38      	it	cc
 800ff38:	2200      	movcc	r2, #0
 800ff3a:	18a3      	adds	r3, r4, r2
 800ff3c:	50a7      	str	r7, [r4, r2]
 800ff3e:	b107      	cbz	r7, 800ff42 <rshift+0x66>
 800ff40:	3304      	adds	r3, #4
 800ff42:	1b1a      	subs	r2, r3, r4
 800ff44:	42a3      	cmp	r3, r4
 800ff46:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ff4a:	bf08      	it	eq
 800ff4c:	2300      	moveq	r3, #0
 800ff4e:	6102      	str	r2, [r0, #16]
 800ff50:	bf08      	it	eq
 800ff52:	6143      	streq	r3, [r0, #20]
 800ff54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ff58:	f8dc c000 	ldr.w	ip, [ip]
 800ff5c:	fa0c fc08 	lsl.w	ip, ip, r8
 800ff60:	ea4c 0707 	orr.w	r7, ip, r7
 800ff64:	f849 7b04 	str.w	r7, [r9], #4
 800ff68:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ff6c:	40cf      	lsrs	r7, r1
 800ff6e:	e7da      	b.n	800ff26 <rshift+0x4a>
 800ff70:	f851 cb04 	ldr.w	ip, [r1], #4
 800ff74:	f847 cf04 	str.w	ip, [r7, #4]!
 800ff78:	e7c3      	b.n	800ff02 <rshift+0x26>
 800ff7a:	4623      	mov	r3, r4
 800ff7c:	e7e1      	b.n	800ff42 <rshift+0x66>

0800ff7e <__hexdig_fun>:
 800ff7e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ff82:	2b09      	cmp	r3, #9
 800ff84:	d802      	bhi.n	800ff8c <__hexdig_fun+0xe>
 800ff86:	3820      	subs	r0, #32
 800ff88:	b2c0      	uxtb	r0, r0
 800ff8a:	4770      	bx	lr
 800ff8c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ff90:	2b05      	cmp	r3, #5
 800ff92:	d801      	bhi.n	800ff98 <__hexdig_fun+0x1a>
 800ff94:	3847      	subs	r0, #71	@ 0x47
 800ff96:	e7f7      	b.n	800ff88 <__hexdig_fun+0xa>
 800ff98:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ff9c:	2b05      	cmp	r3, #5
 800ff9e:	d801      	bhi.n	800ffa4 <__hexdig_fun+0x26>
 800ffa0:	3827      	subs	r0, #39	@ 0x27
 800ffa2:	e7f1      	b.n	800ff88 <__hexdig_fun+0xa>
 800ffa4:	2000      	movs	r0, #0
 800ffa6:	4770      	bx	lr

0800ffa8 <__gethex>:
 800ffa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffac:	b085      	sub	sp, #20
 800ffae:	468a      	mov	sl, r1
 800ffb0:	4690      	mov	r8, r2
 800ffb2:	9302      	str	r3, [sp, #8]
 800ffb4:	680b      	ldr	r3, [r1, #0]
 800ffb6:	9001      	str	r0, [sp, #4]
 800ffb8:	1c9c      	adds	r4, r3, #2
 800ffba:	46a1      	mov	r9, r4
 800ffbc:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ffc0:	2830      	cmp	r0, #48	@ 0x30
 800ffc2:	d0fa      	beq.n	800ffba <__gethex+0x12>
 800ffc4:	eba9 0303 	sub.w	r3, r9, r3
 800ffc8:	f1a3 0b02 	sub.w	fp, r3, #2
 800ffcc:	f7ff ffd7 	bl	800ff7e <__hexdig_fun>
 800ffd0:	4605      	mov	r5, r0
 800ffd2:	2800      	cmp	r0, #0
 800ffd4:	d166      	bne.n	80100a4 <__gethex+0xfc>
 800ffd6:	2201      	movs	r2, #1
 800ffd8:	499e      	ldr	r1, [pc, #632]	@ (8010254 <__gethex+0x2ac>)
 800ffda:	4648      	mov	r0, r9
 800ffdc:	f7ff ff0f 	bl	800fdfe <strncmp>
 800ffe0:	4607      	mov	r7, r0
 800ffe2:	2800      	cmp	r0, #0
 800ffe4:	d165      	bne.n	80100b2 <__gethex+0x10a>
 800ffe6:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ffea:	4626      	mov	r6, r4
 800ffec:	f7ff ffc7 	bl	800ff7e <__hexdig_fun>
 800fff0:	2800      	cmp	r0, #0
 800fff2:	d060      	beq.n	80100b6 <__gethex+0x10e>
 800fff4:	4623      	mov	r3, r4
 800fff6:	7818      	ldrb	r0, [r3, #0]
 800fff8:	4699      	mov	r9, r3
 800fffa:	3301      	adds	r3, #1
 800fffc:	2830      	cmp	r0, #48	@ 0x30
 800fffe:	d0fa      	beq.n	800fff6 <__gethex+0x4e>
 8010000:	f7ff ffbd 	bl	800ff7e <__hexdig_fun>
 8010004:	fab0 f580 	clz	r5, r0
 8010008:	f04f 0b01 	mov.w	fp, #1
 801000c:	096d      	lsrs	r5, r5, #5
 801000e:	464a      	mov	r2, r9
 8010010:	4616      	mov	r6, r2
 8010012:	3201      	adds	r2, #1
 8010014:	7830      	ldrb	r0, [r6, #0]
 8010016:	f7ff ffb2 	bl	800ff7e <__hexdig_fun>
 801001a:	2800      	cmp	r0, #0
 801001c:	d1f8      	bne.n	8010010 <__gethex+0x68>
 801001e:	2201      	movs	r2, #1
 8010020:	498c      	ldr	r1, [pc, #560]	@ (8010254 <__gethex+0x2ac>)
 8010022:	4630      	mov	r0, r6
 8010024:	f7ff feeb 	bl	800fdfe <strncmp>
 8010028:	2800      	cmp	r0, #0
 801002a:	d13e      	bne.n	80100aa <__gethex+0x102>
 801002c:	b944      	cbnz	r4, 8010040 <__gethex+0x98>
 801002e:	1c74      	adds	r4, r6, #1
 8010030:	4622      	mov	r2, r4
 8010032:	4616      	mov	r6, r2
 8010034:	3201      	adds	r2, #1
 8010036:	7830      	ldrb	r0, [r6, #0]
 8010038:	f7ff ffa1 	bl	800ff7e <__hexdig_fun>
 801003c:	2800      	cmp	r0, #0
 801003e:	d1f8      	bne.n	8010032 <__gethex+0x8a>
 8010040:	1ba4      	subs	r4, r4, r6
 8010042:	00a7      	lsls	r7, r4, #2
 8010044:	7833      	ldrb	r3, [r6, #0]
 8010046:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801004a:	2b50      	cmp	r3, #80	@ 0x50
 801004c:	d13d      	bne.n	80100ca <__gethex+0x122>
 801004e:	7873      	ldrb	r3, [r6, #1]
 8010050:	2b2b      	cmp	r3, #43	@ 0x2b
 8010052:	d032      	beq.n	80100ba <__gethex+0x112>
 8010054:	2b2d      	cmp	r3, #45	@ 0x2d
 8010056:	d033      	beq.n	80100c0 <__gethex+0x118>
 8010058:	1c71      	adds	r1, r6, #1
 801005a:	2400      	movs	r4, #0
 801005c:	7808      	ldrb	r0, [r1, #0]
 801005e:	f7ff ff8e 	bl	800ff7e <__hexdig_fun>
 8010062:	1e43      	subs	r3, r0, #1
 8010064:	b2db      	uxtb	r3, r3
 8010066:	2b18      	cmp	r3, #24
 8010068:	d82f      	bhi.n	80100ca <__gethex+0x122>
 801006a:	f1a0 0210 	sub.w	r2, r0, #16
 801006e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010072:	f7ff ff84 	bl	800ff7e <__hexdig_fun>
 8010076:	f100 3cff 	add.w	ip, r0, #4294967295
 801007a:	230a      	movs	r3, #10
 801007c:	fa5f fc8c 	uxtb.w	ip, ip
 8010080:	f1bc 0f18 	cmp.w	ip, #24
 8010084:	d91e      	bls.n	80100c4 <__gethex+0x11c>
 8010086:	b104      	cbz	r4, 801008a <__gethex+0xe2>
 8010088:	4252      	negs	r2, r2
 801008a:	4417      	add	r7, r2
 801008c:	f8ca 1000 	str.w	r1, [sl]
 8010090:	b1ed      	cbz	r5, 80100ce <__gethex+0x126>
 8010092:	f1bb 0f00 	cmp.w	fp, #0
 8010096:	bf0c      	ite	eq
 8010098:	2506      	moveq	r5, #6
 801009a:	2500      	movne	r5, #0
 801009c:	4628      	mov	r0, r5
 801009e:	b005      	add	sp, #20
 80100a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100a4:	2500      	movs	r5, #0
 80100a6:	462c      	mov	r4, r5
 80100a8:	e7b1      	b.n	801000e <__gethex+0x66>
 80100aa:	2c00      	cmp	r4, #0
 80100ac:	d1c8      	bne.n	8010040 <__gethex+0x98>
 80100ae:	4627      	mov	r7, r4
 80100b0:	e7c8      	b.n	8010044 <__gethex+0x9c>
 80100b2:	464e      	mov	r6, r9
 80100b4:	462f      	mov	r7, r5
 80100b6:	2501      	movs	r5, #1
 80100b8:	e7c4      	b.n	8010044 <__gethex+0x9c>
 80100ba:	2400      	movs	r4, #0
 80100bc:	1cb1      	adds	r1, r6, #2
 80100be:	e7cd      	b.n	801005c <__gethex+0xb4>
 80100c0:	2401      	movs	r4, #1
 80100c2:	e7fb      	b.n	80100bc <__gethex+0x114>
 80100c4:	fb03 0002 	mla	r0, r3, r2, r0
 80100c8:	e7cf      	b.n	801006a <__gethex+0xc2>
 80100ca:	4631      	mov	r1, r6
 80100cc:	e7de      	b.n	801008c <__gethex+0xe4>
 80100ce:	eba6 0309 	sub.w	r3, r6, r9
 80100d2:	4629      	mov	r1, r5
 80100d4:	3b01      	subs	r3, #1
 80100d6:	2b07      	cmp	r3, #7
 80100d8:	dc0a      	bgt.n	80100f0 <__gethex+0x148>
 80100da:	9801      	ldr	r0, [sp, #4]
 80100dc:	f7fd ff8e 	bl	800dffc <_Balloc>
 80100e0:	4604      	mov	r4, r0
 80100e2:	b940      	cbnz	r0, 80100f6 <__gethex+0x14e>
 80100e4:	4b5c      	ldr	r3, [pc, #368]	@ (8010258 <__gethex+0x2b0>)
 80100e6:	4602      	mov	r2, r0
 80100e8:	21e4      	movs	r1, #228	@ 0xe4
 80100ea:	485c      	ldr	r0, [pc, #368]	@ (801025c <__gethex+0x2b4>)
 80100ec:	f7ff fec4 	bl	800fe78 <__assert_func>
 80100f0:	3101      	adds	r1, #1
 80100f2:	105b      	asrs	r3, r3, #1
 80100f4:	e7ef      	b.n	80100d6 <__gethex+0x12e>
 80100f6:	f100 0a14 	add.w	sl, r0, #20
 80100fa:	2300      	movs	r3, #0
 80100fc:	4655      	mov	r5, sl
 80100fe:	469b      	mov	fp, r3
 8010100:	45b1      	cmp	r9, r6
 8010102:	d337      	bcc.n	8010174 <__gethex+0x1cc>
 8010104:	f845 bb04 	str.w	fp, [r5], #4
 8010108:	eba5 050a 	sub.w	r5, r5, sl
 801010c:	4658      	mov	r0, fp
 801010e:	10ad      	asrs	r5, r5, #2
 8010110:	6125      	str	r5, [r4, #16]
 8010112:	016d      	lsls	r5, r5, #5
 8010114:	f7fe f866 	bl	800e1e4 <__hi0bits>
 8010118:	f8d8 6000 	ldr.w	r6, [r8]
 801011c:	1a2d      	subs	r5, r5, r0
 801011e:	42b5      	cmp	r5, r6
 8010120:	dd54      	ble.n	80101cc <__gethex+0x224>
 8010122:	1bad      	subs	r5, r5, r6
 8010124:	4620      	mov	r0, r4
 8010126:	4629      	mov	r1, r5
 8010128:	f7fe fc03 	bl	800e932 <__any_on>
 801012c:	4681      	mov	r9, r0
 801012e:	b178      	cbz	r0, 8010150 <__gethex+0x1a8>
 8010130:	1e6b      	subs	r3, r5, #1
 8010132:	f04f 0901 	mov.w	r9, #1
 8010136:	1159      	asrs	r1, r3, #5
 8010138:	f003 021f 	and.w	r2, r3, #31
 801013c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010140:	fa09 f202 	lsl.w	r2, r9, r2
 8010144:	420a      	tst	r2, r1
 8010146:	d003      	beq.n	8010150 <__gethex+0x1a8>
 8010148:	454b      	cmp	r3, r9
 801014a:	dc36      	bgt.n	80101ba <__gethex+0x212>
 801014c:	f04f 0902 	mov.w	r9, #2
 8010150:	442f      	add	r7, r5
 8010152:	4629      	mov	r1, r5
 8010154:	4620      	mov	r0, r4
 8010156:	f7ff fec1 	bl	800fedc <rshift>
 801015a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801015e:	42bb      	cmp	r3, r7
 8010160:	da42      	bge.n	80101e8 <__gethex+0x240>
 8010162:	4621      	mov	r1, r4
 8010164:	9801      	ldr	r0, [sp, #4]
 8010166:	f7fd ff89 	bl	800e07c <_Bfree>
 801016a:	2300      	movs	r3, #0
 801016c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801016e:	25a3      	movs	r5, #163	@ 0xa3
 8010170:	6013      	str	r3, [r2, #0]
 8010172:	e793      	b.n	801009c <__gethex+0xf4>
 8010174:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010178:	2a2e      	cmp	r2, #46	@ 0x2e
 801017a:	d012      	beq.n	80101a2 <__gethex+0x1fa>
 801017c:	2b20      	cmp	r3, #32
 801017e:	d104      	bne.n	801018a <__gethex+0x1e2>
 8010180:	f845 bb04 	str.w	fp, [r5], #4
 8010184:	f04f 0b00 	mov.w	fp, #0
 8010188:	465b      	mov	r3, fp
 801018a:	7830      	ldrb	r0, [r6, #0]
 801018c:	9303      	str	r3, [sp, #12]
 801018e:	f7ff fef6 	bl	800ff7e <__hexdig_fun>
 8010192:	9b03      	ldr	r3, [sp, #12]
 8010194:	f000 000f 	and.w	r0, r0, #15
 8010198:	4098      	lsls	r0, r3
 801019a:	3304      	adds	r3, #4
 801019c:	ea4b 0b00 	orr.w	fp, fp, r0
 80101a0:	e7ae      	b.n	8010100 <__gethex+0x158>
 80101a2:	45b1      	cmp	r9, r6
 80101a4:	d8ea      	bhi.n	801017c <__gethex+0x1d4>
 80101a6:	2201      	movs	r2, #1
 80101a8:	492a      	ldr	r1, [pc, #168]	@ (8010254 <__gethex+0x2ac>)
 80101aa:	4630      	mov	r0, r6
 80101ac:	9303      	str	r3, [sp, #12]
 80101ae:	f7ff fe26 	bl	800fdfe <strncmp>
 80101b2:	9b03      	ldr	r3, [sp, #12]
 80101b4:	2800      	cmp	r0, #0
 80101b6:	d1e1      	bne.n	801017c <__gethex+0x1d4>
 80101b8:	e7a2      	b.n	8010100 <__gethex+0x158>
 80101ba:	1ea9      	subs	r1, r5, #2
 80101bc:	4620      	mov	r0, r4
 80101be:	f7fe fbb8 	bl	800e932 <__any_on>
 80101c2:	2800      	cmp	r0, #0
 80101c4:	d0c2      	beq.n	801014c <__gethex+0x1a4>
 80101c6:	f04f 0903 	mov.w	r9, #3
 80101ca:	e7c1      	b.n	8010150 <__gethex+0x1a8>
 80101cc:	da09      	bge.n	80101e2 <__gethex+0x23a>
 80101ce:	1b75      	subs	r5, r6, r5
 80101d0:	4621      	mov	r1, r4
 80101d2:	9801      	ldr	r0, [sp, #4]
 80101d4:	462a      	mov	r2, r5
 80101d6:	1b7f      	subs	r7, r7, r5
 80101d8:	f7fe f96a 	bl	800e4b0 <__lshift>
 80101dc:	4604      	mov	r4, r0
 80101de:	f100 0a14 	add.w	sl, r0, #20
 80101e2:	f04f 0900 	mov.w	r9, #0
 80101e6:	e7b8      	b.n	801015a <__gethex+0x1b2>
 80101e8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80101ec:	42bd      	cmp	r5, r7
 80101ee:	dd6f      	ble.n	80102d0 <__gethex+0x328>
 80101f0:	1bed      	subs	r5, r5, r7
 80101f2:	42ae      	cmp	r6, r5
 80101f4:	dc34      	bgt.n	8010260 <__gethex+0x2b8>
 80101f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80101fa:	2b02      	cmp	r3, #2
 80101fc:	d022      	beq.n	8010244 <__gethex+0x29c>
 80101fe:	2b03      	cmp	r3, #3
 8010200:	d024      	beq.n	801024c <__gethex+0x2a4>
 8010202:	2b01      	cmp	r3, #1
 8010204:	d115      	bne.n	8010232 <__gethex+0x28a>
 8010206:	42ae      	cmp	r6, r5
 8010208:	d113      	bne.n	8010232 <__gethex+0x28a>
 801020a:	2e01      	cmp	r6, #1
 801020c:	d10b      	bne.n	8010226 <__gethex+0x27e>
 801020e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010212:	2562      	movs	r5, #98	@ 0x62
 8010214:	9a02      	ldr	r2, [sp, #8]
 8010216:	6013      	str	r3, [r2, #0]
 8010218:	2301      	movs	r3, #1
 801021a:	6123      	str	r3, [r4, #16]
 801021c:	f8ca 3000 	str.w	r3, [sl]
 8010220:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010222:	601c      	str	r4, [r3, #0]
 8010224:	e73a      	b.n	801009c <__gethex+0xf4>
 8010226:	1e71      	subs	r1, r6, #1
 8010228:	4620      	mov	r0, r4
 801022a:	f7fe fb82 	bl	800e932 <__any_on>
 801022e:	2800      	cmp	r0, #0
 8010230:	d1ed      	bne.n	801020e <__gethex+0x266>
 8010232:	4621      	mov	r1, r4
 8010234:	9801      	ldr	r0, [sp, #4]
 8010236:	f7fd ff21 	bl	800e07c <_Bfree>
 801023a:	2300      	movs	r3, #0
 801023c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801023e:	2550      	movs	r5, #80	@ 0x50
 8010240:	6013      	str	r3, [r2, #0]
 8010242:	e72b      	b.n	801009c <__gethex+0xf4>
 8010244:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010246:	2b00      	cmp	r3, #0
 8010248:	d1f3      	bne.n	8010232 <__gethex+0x28a>
 801024a:	e7e0      	b.n	801020e <__gethex+0x266>
 801024c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801024e:	2b00      	cmp	r3, #0
 8010250:	d1dd      	bne.n	801020e <__gethex+0x266>
 8010252:	e7ee      	b.n	8010232 <__gethex+0x28a>
 8010254:	08010cb8 	.word	0x08010cb8
 8010258:	08010b51 	.word	0x08010b51
 801025c:	08010e66 	.word	0x08010e66
 8010260:	1e6f      	subs	r7, r5, #1
 8010262:	f1b9 0f00 	cmp.w	r9, #0
 8010266:	d130      	bne.n	80102ca <__gethex+0x322>
 8010268:	b127      	cbz	r7, 8010274 <__gethex+0x2cc>
 801026a:	4639      	mov	r1, r7
 801026c:	4620      	mov	r0, r4
 801026e:	f7fe fb60 	bl	800e932 <__any_on>
 8010272:	4681      	mov	r9, r0
 8010274:	117a      	asrs	r2, r7, #5
 8010276:	2301      	movs	r3, #1
 8010278:	f007 071f 	and.w	r7, r7, #31
 801027c:	4629      	mov	r1, r5
 801027e:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010282:	4620      	mov	r0, r4
 8010284:	40bb      	lsls	r3, r7
 8010286:	1b76      	subs	r6, r6, r5
 8010288:	2502      	movs	r5, #2
 801028a:	4213      	tst	r3, r2
 801028c:	bf18      	it	ne
 801028e:	f049 0902 	orrne.w	r9, r9, #2
 8010292:	f7ff fe23 	bl	800fedc <rshift>
 8010296:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801029a:	f1b9 0f00 	cmp.w	r9, #0
 801029e:	d047      	beq.n	8010330 <__gethex+0x388>
 80102a0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80102a4:	2b02      	cmp	r3, #2
 80102a6:	d015      	beq.n	80102d4 <__gethex+0x32c>
 80102a8:	2b03      	cmp	r3, #3
 80102aa:	d017      	beq.n	80102dc <__gethex+0x334>
 80102ac:	2b01      	cmp	r3, #1
 80102ae:	d109      	bne.n	80102c4 <__gethex+0x31c>
 80102b0:	f019 0f02 	tst.w	r9, #2
 80102b4:	d006      	beq.n	80102c4 <__gethex+0x31c>
 80102b6:	f8da 3000 	ldr.w	r3, [sl]
 80102ba:	ea49 0903 	orr.w	r9, r9, r3
 80102be:	f019 0f01 	tst.w	r9, #1
 80102c2:	d10e      	bne.n	80102e2 <__gethex+0x33a>
 80102c4:	f045 0510 	orr.w	r5, r5, #16
 80102c8:	e032      	b.n	8010330 <__gethex+0x388>
 80102ca:	f04f 0901 	mov.w	r9, #1
 80102ce:	e7d1      	b.n	8010274 <__gethex+0x2cc>
 80102d0:	2501      	movs	r5, #1
 80102d2:	e7e2      	b.n	801029a <__gethex+0x2f2>
 80102d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80102d6:	f1c3 0301 	rsb	r3, r3, #1
 80102da:	930f      	str	r3, [sp, #60]	@ 0x3c
 80102dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80102de:	2b00      	cmp	r3, #0
 80102e0:	d0f0      	beq.n	80102c4 <__gethex+0x31c>
 80102e2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80102e6:	f104 0314 	add.w	r3, r4, #20
 80102ea:	f04f 0c00 	mov.w	ip, #0
 80102ee:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80102f2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80102f6:	4618      	mov	r0, r3
 80102f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80102fc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010300:	d01b      	beq.n	801033a <__gethex+0x392>
 8010302:	3201      	adds	r2, #1
 8010304:	6002      	str	r2, [r0, #0]
 8010306:	2d02      	cmp	r5, #2
 8010308:	f104 0314 	add.w	r3, r4, #20
 801030c:	d13c      	bne.n	8010388 <__gethex+0x3e0>
 801030e:	f8d8 2000 	ldr.w	r2, [r8]
 8010312:	3a01      	subs	r2, #1
 8010314:	42b2      	cmp	r2, r6
 8010316:	d109      	bne.n	801032c <__gethex+0x384>
 8010318:	1171      	asrs	r1, r6, #5
 801031a:	2201      	movs	r2, #1
 801031c:	f006 061f 	and.w	r6, r6, #31
 8010320:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010324:	fa02 f606 	lsl.w	r6, r2, r6
 8010328:	421e      	tst	r6, r3
 801032a:	d13a      	bne.n	80103a2 <__gethex+0x3fa>
 801032c:	f045 0520 	orr.w	r5, r5, #32
 8010330:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010332:	601c      	str	r4, [r3, #0]
 8010334:	9b02      	ldr	r3, [sp, #8]
 8010336:	601f      	str	r7, [r3, #0]
 8010338:	e6b0      	b.n	801009c <__gethex+0xf4>
 801033a:	4299      	cmp	r1, r3
 801033c:	f843 cc04 	str.w	ip, [r3, #-4]
 8010340:	d8d9      	bhi.n	80102f6 <__gethex+0x34e>
 8010342:	68a3      	ldr	r3, [r4, #8]
 8010344:	459b      	cmp	fp, r3
 8010346:	db17      	blt.n	8010378 <__gethex+0x3d0>
 8010348:	6861      	ldr	r1, [r4, #4]
 801034a:	9801      	ldr	r0, [sp, #4]
 801034c:	3101      	adds	r1, #1
 801034e:	f7fd fe55 	bl	800dffc <_Balloc>
 8010352:	4681      	mov	r9, r0
 8010354:	b918      	cbnz	r0, 801035e <__gethex+0x3b6>
 8010356:	4b1a      	ldr	r3, [pc, #104]	@ (80103c0 <__gethex+0x418>)
 8010358:	4602      	mov	r2, r0
 801035a:	2184      	movs	r1, #132	@ 0x84
 801035c:	e6c5      	b.n	80100ea <__gethex+0x142>
 801035e:	6922      	ldr	r2, [r4, #16]
 8010360:	f104 010c 	add.w	r1, r4, #12
 8010364:	300c      	adds	r0, #12
 8010366:	3202      	adds	r2, #2
 8010368:	0092      	lsls	r2, r2, #2
 801036a:	f7fc ff98 	bl	800d29e <memcpy>
 801036e:	4621      	mov	r1, r4
 8010370:	464c      	mov	r4, r9
 8010372:	9801      	ldr	r0, [sp, #4]
 8010374:	f7fd fe82 	bl	800e07c <_Bfree>
 8010378:	6923      	ldr	r3, [r4, #16]
 801037a:	1c5a      	adds	r2, r3, #1
 801037c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010380:	6122      	str	r2, [r4, #16]
 8010382:	2201      	movs	r2, #1
 8010384:	615a      	str	r2, [r3, #20]
 8010386:	e7be      	b.n	8010306 <__gethex+0x35e>
 8010388:	6922      	ldr	r2, [r4, #16]
 801038a:	455a      	cmp	r2, fp
 801038c:	dd0b      	ble.n	80103a6 <__gethex+0x3fe>
 801038e:	2101      	movs	r1, #1
 8010390:	4620      	mov	r0, r4
 8010392:	f7ff fda3 	bl	800fedc <rshift>
 8010396:	3701      	adds	r7, #1
 8010398:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801039c:	42bb      	cmp	r3, r7
 801039e:	f6ff aee0 	blt.w	8010162 <__gethex+0x1ba>
 80103a2:	2501      	movs	r5, #1
 80103a4:	e7c2      	b.n	801032c <__gethex+0x384>
 80103a6:	f016 061f 	ands.w	r6, r6, #31
 80103aa:	d0fa      	beq.n	80103a2 <__gethex+0x3fa>
 80103ac:	4453      	add	r3, sl
 80103ae:	f1c6 0620 	rsb	r6, r6, #32
 80103b2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80103b6:	f7fd ff15 	bl	800e1e4 <__hi0bits>
 80103ba:	42b0      	cmp	r0, r6
 80103bc:	dbe7      	blt.n	801038e <__gethex+0x3e6>
 80103be:	e7f0      	b.n	80103a2 <__gethex+0x3fa>
 80103c0:	08010b51 	.word	0x08010b51

080103c4 <L_shift>:
 80103c4:	f1c2 0208 	rsb	r2, r2, #8
 80103c8:	0092      	lsls	r2, r2, #2
 80103ca:	b570      	push	{r4, r5, r6, lr}
 80103cc:	f1c2 0620 	rsb	r6, r2, #32
 80103d0:	6843      	ldr	r3, [r0, #4]
 80103d2:	6804      	ldr	r4, [r0, #0]
 80103d4:	fa03 f506 	lsl.w	r5, r3, r6
 80103d8:	40d3      	lsrs	r3, r2
 80103da:	432c      	orrs	r4, r5
 80103dc:	6004      	str	r4, [r0, #0]
 80103de:	f840 3f04 	str.w	r3, [r0, #4]!
 80103e2:	4288      	cmp	r0, r1
 80103e4:	d3f4      	bcc.n	80103d0 <L_shift+0xc>
 80103e6:	bd70      	pop	{r4, r5, r6, pc}

080103e8 <__match>:
 80103e8:	6803      	ldr	r3, [r0, #0]
 80103ea:	3301      	adds	r3, #1
 80103ec:	b530      	push	{r4, r5, lr}
 80103ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80103f2:	b914      	cbnz	r4, 80103fa <__match+0x12>
 80103f4:	6003      	str	r3, [r0, #0]
 80103f6:	2001      	movs	r0, #1
 80103f8:	bd30      	pop	{r4, r5, pc}
 80103fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80103fe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8010402:	2d19      	cmp	r5, #25
 8010404:	bf98      	it	ls
 8010406:	3220      	addls	r2, #32
 8010408:	42a2      	cmp	r2, r4
 801040a:	d0f0      	beq.n	80103ee <__match+0x6>
 801040c:	2000      	movs	r0, #0
 801040e:	e7f3      	b.n	80103f8 <__match+0x10>

08010410 <__hexnan>:
 8010410:	680b      	ldr	r3, [r1, #0]
 8010412:	6801      	ldr	r1, [r0, #0]
 8010414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010418:	115e      	asrs	r6, r3, #5
 801041a:	f013 031f 	ands.w	r3, r3, #31
 801041e:	f04f 0500 	mov.w	r5, #0
 8010422:	b087      	sub	sp, #28
 8010424:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010428:	4682      	mov	sl, r0
 801042a:	4690      	mov	r8, r2
 801042c:	46ab      	mov	fp, r5
 801042e:	bf18      	it	ne
 8010430:	3604      	addne	r6, #4
 8010432:	9301      	str	r3, [sp, #4]
 8010434:	9502      	str	r5, [sp, #8]
 8010436:	1f37      	subs	r7, r6, #4
 8010438:	f846 5c04 	str.w	r5, [r6, #-4]
 801043c:	46b9      	mov	r9, r7
 801043e:	463c      	mov	r4, r7
 8010440:	1c4b      	adds	r3, r1, #1
 8010442:	784a      	ldrb	r2, [r1, #1]
 8010444:	9303      	str	r3, [sp, #12]
 8010446:	b342      	cbz	r2, 801049a <__hexnan+0x8a>
 8010448:	4610      	mov	r0, r2
 801044a:	9105      	str	r1, [sp, #20]
 801044c:	9204      	str	r2, [sp, #16]
 801044e:	f7ff fd96 	bl	800ff7e <__hexdig_fun>
 8010452:	2800      	cmp	r0, #0
 8010454:	d151      	bne.n	80104fa <__hexnan+0xea>
 8010456:	9a04      	ldr	r2, [sp, #16]
 8010458:	9905      	ldr	r1, [sp, #20]
 801045a:	2a20      	cmp	r2, #32
 801045c:	d818      	bhi.n	8010490 <__hexnan+0x80>
 801045e:	9b02      	ldr	r3, [sp, #8]
 8010460:	459b      	cmp	fp, r3
 8010462:	dd13      	ble.n	801048c <__hexnan+0x7c>
 8010464:	454c      	cmp	r4, r9
 8010466:	d206      	bcs.n	8010476 <__hexnan+0x66>
 8010468:	2d07      	cmp	r5, #7
 801046a:	dc04      	bgt.n	8010476 <__hexnan+0x66>
 801046c:	462a      	mov	r2, r5
 801046e:	4649      	mov	r1, r9
 8010470:	4620      	mov	r0, r4
 8010472:	f7ff ffa7 	bl	80103c4 <L_shift>
 8010476:	4544      	cmp	r4, r8
 8010478:	d951      	bls.n	801051e <__hexnan+0x10e>
 801047a:	2300      	movs	r3, #0
 801047c:	f1a4 0904 	sub.w	r9, r4, #4
 8010480:	f8cd b008 	str.w	fp, [sp, #8]
 8010484:	f844 3c04 	str.w	r3, [r4, #-4]
 8010488:	461d      	mov	r5, r3
 801048a:	464c      	mov	r4, r9
 801048c:	9903      	ldr	r1, [sp, #12]
 801048e:	e7d7      	b.n	8010440 <__hexnan+0x30>
 8010490:	2a29      	cmp	r2, #41	@ 0x29
 8010492:	d156      	bne.n	8010542 <__hexnan+0x132>
 8010494:	3102      	adds	r1, #2
 8010496:	f8ca 1000 	str.w	r1, [sl]
 801049a:	f1bb 0f00 	cmp.w	fp, #0
 801049e:	d050      	beq.n	8010542 <__hexnan+0x132>
 80104a0:	454c      	cmp	r4, r9
 80104a2:	d206      	bcs.n	80104b2 <__hexnan+0xa2>
 80104a4:	2d07      	cmp	r5, #7
 80104a6:	dc04      	bgt.n	80104b2 <__hexnan+0xa2>
 80104a8:	462a      	mov	r2, r5
 80104aa:	4649      	mov	r1, r9
 80104ac:	4620      	mov	r0, r4
 80104ae:	f7ff ff89 	bl	80103c4 <L_shift>
 80104b2:	4544      	cmp	r4, r8
 80104b4:	d935      	bls.n	8010522 <__hexnan+0x112>
 80104b6:	f1a8 0204 	sub.w	r2, r8, #4
 80104ba:	4623      	mov	r3, r4
 80104bc:	f853 1b04 	ldr.w	r1, [r3], #4
 80104c0:	429f      	cmp	r7, r3
 80104c2:	f842 1f04 	str.w	r1, [r2, #4]!
 80104c6:	d2f9      	bcs.n	80104bc <__hexnan+0xac>
 80104c8:	1b3b      	subs	r3, r7, r4
 80104ca:	3e03      	subs	r6, #3
 80104cc:	3401      	adds	r4, #1
 80104ce:	2200      	movs	r2, #0
 80104d0:	f023 0303 	bic.w	r3, r3, #3
 80104d4:	3304      	adds	r3, #4
 80104d6:	42b4      	cmp	r4, r6
 80104d8:	bf88      	it	hi
 80104da:	2304      	movhi	r3, #4
 80104dc:	4443      	add	r3, r8
 80104de:	f843 2b04 	str.w	r2, [r3], #4
 80104e2:	429f      	cmp	r7, r3
 80104e4:	d2fb      	bcs.n	80104de <__hexnan+0xce>
 80104e6:	683b      	ldr	r3, [r7, #0]
 80104e8:	b91b      	cbnz	r3, 80104f2 <__hexnan+0xe2>
 80104ea:	4547      	cmp	r7, r8
 80104ec:	d127      	bne.n	801053e <__hexnan+0x12e>
 80104ee:	2301      	movs	r3, #1
 80104f0:	603b      	str	r3, [r7, #0]
 80104f2:	2005      	movs	r0, #5
 80104f4:	b007      	add	sp, #28
 80104f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104fa:	3501      	adds	r5, #1
 80104fc:	f10b 0b01 	add.w	fp, fp, #1
 8010500:	2d08      	cmp	r5, #8
 8010502:	dd05      	ble.n	8010510 <__hexnan+0x100>
 8010504:	4544      	cmp	r4, r8
 8010506:	d9c1      	bls.n	801048c <__hexnan+0x7c>
 8010508:	2300      	movs	r3, #0
 801050a:	3c04      	subs	r4, #4
 801050c:	2501      	movs	r5, #1
 801050e:	6023      	str	r3, [r4, #0]
 8010510:	6822      	ldr	r2, [r4, #0]
 8010512:	f000 000f 	and.w	r0, r0, #15
 8010516:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801051a:	6020      	str	r0, [r4, #0]
 801051c:	e7b6      	b.n	801048c <__hexnan+0x7c>
 801051e:	2508      	movs	r5, #8
 8010520:	e7b4      	b.n	801048c <__hexnan+0x7c>
 8010522:	9b01      	ldr	r3, [sp, #4]
 8010524:	2b00      	cmp	r3, #0
 8010526:	d0de      	beq.n	80104e6 <__hexnan+0xd6>
 8010528:	f1c3 0320 	rsb	r3, r3, #32
 801052c:	f04f 32ff 	mov.w	r2, #4294967295
 8010530:	40da      	lsrs	r2, r3
 8010532:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010536:	4013      	ands	r3, r2
 8010538:	f846 3c04 	str.w	r3, [r6, #-4]
 801053c:	e7d3      	b.n	80104e6 <__hexnan+0xd6>
 801053e:	3f04      	subs	r7, #4
 8010540:	e7d1      	b.n	80104e6 <__hexnan+0xd6>
 8010542:	2004      	movs	r0, #4
 8010544:	e7d6      	b.n	80104f4 <__hexnan+0xe4>

08010546 <__ascii_mbtowc>:
 8010546:	b082      	sub	sp, #8
 8010548:	b901      	cbnz	r1, 801054c <__ascii_mbtowc+0x6>
 801054a:	a901      	add	r1, sp, #4
 801054c:	b142      	cbz	r2, 8010560 <__ascii_mbtowc+0x1a>
 801054e:	b14b      	cbz	r3, 8010564 <__ascii_mbtowc+0x1e>
 8010550:	7813      	ldrb	r3, [r2, #0]
 8010552:	600b      	str	r3, [r1, #0]
 8010554:	7812      	ldrb	r2, [r2, #0]
 8010556:	1e10      	subs	r0, r2, #0
 8010558:	bf18      	it	ne
 801055a:	2001      	movne	r0, #1
 801055c:	b002      	add	sp, #8
 801055e:	4770      	bx	lr
 8010560:	4610      	mov	r0, r2
 8010562:	e7fb      	b.n	801055c <__ascii_mbtowc+0x16>
 8010564:	f06f 0001 	mvn.w	r0, #1
 8010568:	e7f8      	b.n	801055c <__ascii_mbtowc+0x16>

0801056a <_realloc_r>:
 801056a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801056e:	4680      	mov	r8, r0
 8010570:	4615      	mov	r5, r2
 8010572:	460c      	mov	r4, r1
 8010574:	b921      	cbnz	r1, 8010580 <_realloc_r+0x16>
 8010576:	4611      	mov	r1, r2
 8010578:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801057c:	f7fb bcc0 	b.w	800bf00 <_malloc_r>
 8010580:	b92a      	cbnz	r2, 801058e <_realloc_r+0x24>
 8010582:	f7fd fcf1 	bl	800df68 <_free_r>
 8010586:	2400      	movs	r4, #0
 8010588:	4620      	mov	r0, r4
 801058a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801058e:	f000 f840 	bl	8010612 <_malloc_usable_size_r>
 8010592:	4285      	cmp	r5, r0
 8010594:	4606      	mov	r6, r0
 8010596:	d802      	bhi.n	801059e <_realloc_r+0x34>
 8010598:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801059c:	d8f4      	bhi.n	8010588 <_realloc_r+0x1e>
 801059e:	4629      	mov	r1, r5
 80105a0:	4640      	mov	r0, r8
 80105a2:	f7fb fcad 	bl	800bf00 <_malloc_r>
 80105a6:	4607      	mov	r7, r0
 80105a8:	2800      	cmp	r0, #0
 80105aa:	d0ec      	beq.n	8010586 <_realloc_r+0x1c>
 80105ac:	42b5      	cmp	r5, r6
 80105ae:	462a      	mov	r2, r5
 80105b0:	4621      	mov	r1, r4
 80105b2:	bf28      	it	cs
 80105b4:	4632      	movcs	r2, r6
 80105b6:	f7fc fe72 	bl	800d29e <memcpy>
 80105ba:	4621      	mov	r1, r4
 80105bc:	4640      	mov	r0, r8
 80105be:	463c      	mov	r4, r7
 80105c0:	f7fd fcd2 	bl	800df68 <_free_r>
 80105c4:	e7e0      	b.n	8010588 <_realloc_r+0x1e>

080105c6 <__ascii_wctomb>:
 80105c6:	4603      	mov	r3, r0
 80105c8:	4608      	mov	r0, r1
 80105ca:	b141      	cbz	r1, 80105de <__ascii_wctomb+0x18>
 80105cc:	2aff      	cmp	r2, #255	@ 0xff
 80105ce:	d904      	bls.n	80105da <__ascii_wctomb+0x14>
 80105d0:	228a      	movs	r2, #138	@ 0x8a
 80105d2:	f04f 30ff 	mov.w	r0, #4294967295
 80105d6:	601a      	str	r2, [r3, #0]
 80105d8:	4770      	bx	lr
 80105da:	2001      	movs	r0, #1
 80105dc:	700a      	strb	r2, [r1, #0]
 80105de:	4770      	bx	lr

080105e0 <fiprintf>:
 80105e0:	b40e      	push	{r1, r2, r3}
 80105e2:	b503      	push	{r0, r1, lr}
 80105e4:	ab03      	add	r3, sp, #12
 80105e6:	4601      	mov	r1, r0
 80105e8:	4805      	ldr	r0, [pc, #20]	@ (8010600 <fiprintf+0x20>)
 80105ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80105ee:	6800      	ldr	r0, [r0, #0]
 80105f0:	9301      	str	r3, [sp, #4]
 80105f2:	f7ff f9c5 	bl	800f980 <_vfiprintf_r>
 80105f6:	b002      	add	sp, #8
 80105f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80105fc:	b003      	add	sp, #12
 80105fe:	4770      	bx	lr
 8010600:	2000008c 	.word	0x2000008c

08010604 <abort>:
 8010604:	2006      	movs	r0, #6
 8010606:	b508      	push	{r3, lr}
 8010608:	f000 f834 	bl	8010674 <raise>
 801060c:	2001      	movs	r0, #1
 801060e:	f7f3 fff7 	bl	8004600 <_exit>

08010612 <_malloc_usable_size_r>:
 8010612:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010616:	1f18      	subs	r0, r3, #4
 8010618:	2b00      	cmp	r3, #0
 801061a:	bfbc      	itt	lt
 801061c:	580b      	ldrlt	r3, [r1, r0]
 801061e:	18c0      	addlt	r0, r0, r3
 8010620:	4770      	bx	lr

08010622 <_raise_r>:
 8010622:	291f      	cmp	r1, #31
 8010624:	b538      	push	{r3, r4, r5, lr}
 8010626:	4605      	mov	r5, r0
 8010628:	460c      	mov	r4, r1
 801062a:	d904      	bls.n	8010636 <_raise_r+0x14>
 801062c:	2316      	movs	r3, #22
 801062e:	6003      	str	r3, [r0, #0]
 8010630:	f04f 30ff 	mov.w	r0, #4294967295
 8010634:	bd38      	pop	{r3, r4, r5, pc}
 8010636:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010638:	b112      	cbz	r2, 8010640 <_raise_r+0x1e>
 801063a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801063e:	b94b      	cbnz	r3, 8010654 <_raise_r+0x32>
 8010640:	4628      	mov	r0, r5
 8010642:	f000 f831 	bl	80106a8 <_getpid_r>
 8010646:	4622      	mov	r2, r4
 8010648:	4601      	mov	r1, r0
 801064a:	4628      	mov	r0, r5
 801064c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010650:	f000 b818 	b.w	8010684 <_kill_r>
 8010654:	2b01      	cmp	r3, #1
 8010656:	d00a      	beq.n	801066e <_raise_r+0x4c>
 8010658:	1c59      	adds	r1, r3, #1
 801065a:	d103      	bne.n	8010664 <_raise_r+0x42>
 801065c:	2316      	movs	r3, #22
 801065e:	6003      	str	r3, [r0, #0]
 8010660:	2001      	movs	r0, #1
 8010662:	e7e7      	b.n	8010634 <_raise_r+0x12>
 8010664:	2100      	movs	r1, #0
 8010666:	4620      	mov	r0, r4
 8010668:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801066c:	4798      	blx	r3
 801066e:	2000      	movs	r0, #0
 8010670:	e7e0      	b.n	8010634 <_raise_r+0x12>
	...

08010674 <raise>:
 8010674:	4b02      	ldr	r3, [pc, #8]	@ (8010680 <raise+0xc>)
 8010676:	4601      	mov	r1, r0
 8010678:	6818      	ldr	r0, [r3, #0]
 801067a:	f7ff bfd2 	b.w	8010622 <_raise_r>
 801067e:	bf00      	nop
 8010680:	2000008c 	.word	0x2000008c

08010684 <_kill_r>:
 8010684:	b538      	push	{r3, r4, r5, lr}
 8010686:	2300      	movs	r3, #0
 8010688:	4d06      	ldr	r5, [pc, #24]	@ (80106a4 <_kill_r+0x20>)
 801068a:	4604      	mov	r4, r0
 801068c:	4608      	mov	r0, r1
 801068e:	4611      	mov	r1, r2
 8010690:	602b      	str	r3, [r5, #0]
 8010692:	f7f3 ffa5 	bl	80045e0 <_kill>
 8010696:	1c43      	adds	r3, r0, #1
 8010698:	d102      	bne.n	80106a0 <_kill_r+0x1c>
 801069a:	682b      	ldr	r3, [r5, #0]
 801069c:	b103      	cbz	r3, 80106a0 <_kill_r+0x1c>
 801069e:	6023      	str	r3, [r4, #0]
 80106a0:	bd38      	pop	{r3, r4, r5, pc}
 80106a2:	bf00      	nop
 80106a4:	20000720 	.word	0x20000720

080106a8 <_getpid_r>:
 80106a8:	f7f3 bf92 	b.w	80045d0 <_getpid>

080106ac <_init>:
 80106ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106ae:	bf00      	nop
 80106b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80106b2:	bc08      	pop	{r3}
 80106b4:	469e      	mov	lr, r3
 80106b6:	4770      	bx	lr

080106b8 <_fini>:
 80106b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106ba:	bf00      	nop
 80106bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80106be:	bc08      	pop	{r3}
 80106c0:	469e      	mov	lr, r3
 80106c2:	4770      	bx	lr
