Analysis for QUEUE_SIZE = 7, ENQ_ENA = 1

Frequency: 100 MHz -> Synthesis: 10s -> 10s
Frequency: 100 MHz -> Implementation: 37s -> 37s
Frequency: 100 MHz -> Power: 0.457 W
Frequency: 100 MHz -> CLB LUTs Used: 176
Frequency: 100 MHz -> CLB LUTs Util%: 0.12 %
Frequency: 100 MHz -> CLB Registers Used: 116
Frequency: 100 MHz -> CLB Registers Util%: 0.04 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 7.380 ns
Frequency: 100 MHz -> Achieved Frequency: 381.679 MHz


Frequency: 150 MHz -> Synthesis: 6s -> 6s
Frequency: 150 MHz -> Implementation: 37s -> 37s
Frequency: 150 MHz -> Power: 0.460 W
Frequency: 150 MHz -> CLB LUTs Used: 176
Frequency: 150 MHz -> CLB LUTs Util%: 0.12 %
Frequency: 150 MHz -> CLB Registers Used: 116
Frequency: 150 MHz -> CLB Registers Util%: 0.04 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 4.014 ns
Frequency: 150 MHz -> Achieved Frequency: 376.979 MHz


Frequency: 200 MHz -> Synthesis: 8s -> 8s
Frequency: 200 MHz -> Implementation: 36s -> 36s
Frequency: 200 MHz -> Power: 0.464 W
Frequency: 200 MHz -> CLB LUTs Used: 176
Frequency: 200 MHz -> CLB LUTs Util%: 0.12 %
Frequency: 200 MHz -> CLB Registers Used: 116
Frequency: 200 MHz -> CLB Registers Util%: 0.04 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 2.576 ns
Frequency: 200 MHz -> Achieved Frequency: 412.541 MHz


Frequency: 250 MHz -> Synthesis: 7s -> 7s
Frequency: 250 MHz -> Implementation: 37s -> 37s
Frequency: 250 MHz -> Power: 0.467 W
Frequency: 250 MHz -> CLB LUTs Used: 176
Frequency: 250 MHz -> CLB LUTs Util%: 0.12 %
Frequency: 250 MHz -> CLB Registers Used: 116
Frequency: 250 MHz -> CLB Registers Util%: 0.04 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 1.716 ns
Frequency: 250 MHz -> Achieved Frequency: 437.828 MHz


Frequency: 300 MHz -> Synthesis: 7s -> 7s
Frequency: 300 MHz -> Implementation: 37s -> 37s
Frequency: 300 MHz -> Power: 0.470 W
Frequency: 300 MHz -> CLB LUTs Used: 176
Frequency: 300 MHz -> CLB LUTs Util%: 0.12 %
Frequency: 300 MHz -> CLB Registers Used: 116
Frequency: 300 MHz -> CLB Registers Util%: 0.04 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 1.114 ns
Frequency: 300 MHz -> Achieved Frequency: 450.586 MHz


Frequency: 350 MHz -> Synthesis: 8s -> 8s
Frequency: 350 MHz -> Implementation: 36s -> 36s
Frequency: 350 MHz -> Power: 0.473 W
Frequency: 350 MHz -> CLB LUTs Used: 176
Frequency: 350 MHz -> CLB LUTs Util%: 0.12 %
Frequency: 350 MHz -> CLB Registers Used: 116
Frequency: 350 MHz -> CLB Registers Util%: 0.04 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.781 ns
Frequency: 350 MHz -> Achieved Frequency: 481.662 MHz


Frequency: 400 MHz -> Synthesis: 8s -> 8s
Frequency: 400 MHz -> Implementation: 35s -> 35s
Frequency: 400 MHz -> Power: 0.477 W
Frequency: 400 MHz -> CLB LUTs Used: 177
Frequency: 400 MHz -> CLB LUTs Util%: 0.13 %
Frequency: 400 MHz -> CLB Registers Used: 116
Frequency: 400 MHz -> CLB Registers Util%: 0.04 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.377 ns
Frequency: 400 MHz -> Achieved Frequency: 471.032 MHz


Frequency: 450 MHz -> Synthesis: 8s -> 8s
Frequency: 450 MHz -> Implementation: 38s -> 38s
Frequency: 450 MHz -> Power: 0.480 W
Frequency: 450 MHz -> CLB LUTs Used: 179
Frequency: 450 MHz -> CLB LUTs Util%: 0.13 %
Frequency: 450 MHz -> CLB Registers Used: 116
Frequency: 450 MHz -> CLB Registers Util%: 0.04 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.434 ns
Frequency: 450 MHz -> Achieved Frequency: 559.215 MHz


Frequency: 500 MHz -> Synthesis: 8s -> 8s
Frequency: 500 MHz -> Implementation: 44s -> 44s
Frequency: 500 MHz -> Power: 0.482 W
Frequency: 500 MHz -> CLB LUTs Used: 179
Frequency: 500 MHz -> CLB LUTs Util%: 0.13 %
Frequency: 500 MHz -> CLB Registers Used: 116
Frequency: 500 MHz -> CLB Registers Util%: 0.04 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.173 ns
Frequency: 500 MHz -> Achieved Frequency: 547.345 MHz


Frequency: 550 MHz -> Synthesis: 8s -> 8s
Frequency: 550 MHz -> Implementation: 48s -> 48s
Frequency: 550 MHz -> Power: 0.486 W
Frequency: 550 MHz -> CLB LUTs Used: 179
Frequency: 550 MHz -> CLB LUTs Util%: 0.13 %
Frequency: 550 MHz -> CLB Registers Used: 116
Frequency: 550 MHz -> CLB Registers Util%: 0.04 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: 0.126 ns
Frequency: 550 MHz -> Achieved Frequency: 590.953 MHz


Frequency: 600 MHz -> Synthesis: 7s -> 7s
Frequency: 600 MHz -> Implementation: 46s -> 46s
Frequency: 600 MHz -> Power: 0.486 W
Frequency: 600 MHz -> CLB LUTs Used: 179
Frequency: 600 MHz -> CLB LUTs Util%: 0.13 %
Frequency: 600 MHz -> CLB Registers Used: 116
Frequency: 600 MHz -> CLB Registers Util%: 0.04 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: 0.000 ns
Frequency: 600 MHz -> Achieved Frequency: 600.000 MHz


Frequency: 650 MHz -> Synthesis: 8s -> 8s
Frequency: 650 MHz -> Implementation: 57s -> 57s
Frequency: 650 MHz -> Power: 0.490 W
Frequency: 650 MHz -> CLB LUTs Used: 180
Frequency: 650 MHz -> CLB LUTs Util%: 0.13 %
Frequency: 650 MHz -> CLB Registers Used: 116
Frequency: 650 MHz -> CLB Registers Util%: 0.04 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -0.136 ns
Frequency: 650 MHz -> Achieved Frequency: 597.207 MHz


Frequency: 700 MHz -> Synthesis: 8s -> 8s
Frequency: 700 MHz -> Implementation: 60s -> 60s
Frequency: 700 MHz -> Power: 0.493 W
Frequency: 700 MHz -> CLB LUTs Used: 179
Frequency: 700 MHz -> CLB LUTs Util%: 0.13 %
Frequency: 700 MHz -> CLB Registers Used: 116
Frequency: 700 MHz -> CLB Registers Util%: 0.04 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: -0.289 ns
Frequency: 700 MHz -> Achieved Frequency: 582.217 MHz


Frequency: 750 MHz -> Synthesis: 8s -> 8s
Frequency: 750 MHz -> Implementation: 58s -> 58s
Frequency: 750 MHz -> Power: 0.496 W
Frequency: 750 MHz -> CLB LUTs Used: 179
Frequency: 750 MHz -> CLB LUTs Util%: 0.13 %
Frequency: 750 MHz -> CLB Registers Used: 116
Frequency: 750 MHz -> CLB Registers Util%: 0.04 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.290 ns
Frequency: 750 MHz -> Achieved Frequency: 616.016 MHz


Frequency: 800 MHz -> Synthesis: 8s -> 8s
Frequency: 800 MHz -> Implementation: 1m 3s -> 63s
Frequency: 800 MHz -> Power: 0.498 W
Frequency: 800 MHz -> CLB LUTs Used: 179
Frequency: 800 MHz -> CLB LUTs Util%: 0.13 %
Frequency: 800 MHz -> CLB Registers Used: 116
Frequency: 800 MHz -> CLB Registers Util%: 0.04 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.360 ns
Frequency: 800 MHz -> Achieved Frequency: 621.118 MHz


