[p GLOBOPT AUTOSTATIC IEEE_DBL IEEE_FLT PIC14 PIC14E ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F15244 ]
[d frameptr 6 ]
"77 /Users/jgarc609/github/test_nano/mcc_generated_files/spi1.c
[e E355 . `uc
SPI1_DEFAULT 0
]
"90 /Users/jgarc609/github/test_nano/mcc_generated_files/adc.c
[e E3533 . `uc
channel_ANA0 0
channel_AVSS 27
channel_FVR_BUF1 30
]
"88 /Users/jgarc609/github/test_nano/mcc_generated_files/tmr2.c
[e E3528 . `uc
TMR2_ROP_STARTS_TMRON 0
TMR2_ROP_STARTS_TMRON_ERSHIGH 1
TMR2_ROP_STARTS_TMRON_ERSLOW 2
TMR2_ROP_RESETS_ERSBOTHEDGE 3
TMR2_ROP_RESETS_ERSRISINGEDGE 4
TMR2_ROP_RESETS_ERSFALLINGEDGE 5
TMR2_ROP_RESETS_ERSLOW 6
TMR2_ROP_RESETS_ERSHIGH 7
TMR2_OS_STARTS_TMRON 8
TMR2_OS_STARTS_ERSRISINGEDGE 9
TMR2_OS_STARTS_ERSFALLINGEDGE 10
TMR2_OS_STARTS_ERSBOTHEDGE 11
TMR2_OS_STARTS_ERSFIRSTRISINGEDGE 12
TMR2_OS_STARTS_ERSFIRSTFALLINGEDGE 13
TMR2_OS_STARTS_ERSRISINGEDGEDETECT 14
TMR2_OS_STARTS_ERSFALLINGEDGEDETECT 15
TMR2_OS_STARTS_TMRON_ERSHIGH 22
TMR2_OS_STARTS_TMRON_ERSLOW 23
TMR2_MS_STARTS_TMRON_ERSRISINGEDGEDETECT 17
TMR2_MS_STARTS_TMRON_ERSFALLINGEDGEDETECT 18
TMR2_MS_STARTS_TMRON_ERSBOTHEDGE 19
]
"94
[e E3551 . `uc
TMR2_T2INPPS 0
TMR2_CCP1_OUT 1
TMR2_CCP2_OUT 2
TMR2_PWM3_OUT 3
TMR2_PWM4_OUT 4
]
"692 /Applications/microchip/xc8/v2.32/pic/sources/c99/common/doprnt.c
[v _vfpfcnvrt vfpfcnvrt `(i  1 s 2 vfpfcnvrt ]
"1390
[v _vfprintf vfprintf `(i  1 e 2 0 ]
"8 /Applications/microchip/xc8/v2.32/pic/sources/c99/common/nf_fputc.c
[v _fputc fputc `(i  1 e 2 0 ]
"8 /Applications/microchip/xc8/v2.32/pic/sources/c99/common/nf_fputs.c
[v _fputs fputs `(i  1 e 2 0 ]
"5 /Applications/microchip/xc8/v2.32/pic/sources/c99/common/printf.c
[v _printf printf `(i  1 e 2 0 ]
"10 /Applications/microchip/xc8/v2.32/pic/sources/c99/common/sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"5 /Applications/microchip/xc8/v2.32/pic/sources/c99/common/strlen.c
[v _strlen strlen `(ui  1 e 2 0 ]
"4 /Applications/microchip/xc8/v2.32/pic/sources/c99/common/Umul8_16.c
[v __Umul8_16 _Umul8_16 `(ui  1 e 2 0 ]
"50 /Users/jgarc609/github/test_nano/main.c
[v _main main `(v  1 e 1 0 ]
"67 /Users/jgarc609/github/test_nano/mcc_generated_files/adc.c
[v _ADC_Initialize ADC_Initialize `(v  1 e 1 0 ]
"145
[v _ADC_ISR ADC_ISR `(v  1 e 1 0 ]
"156
[v _ADC_SetInterruptHandler ADC_SetInterruptHandler `(v  1 e 1 0 ]
"160
[v _ADC_DefaultInterruptHandler ADC_DefaultInterruptHandler `(v  1 e 1 0 ]
"83 /Users/jgarc609/github/test_nano/mcc_generated_files/eusart1.c
[v _EUSART1_Initialize EUSART1_Initialize `(v  1 e 1 0 ]
"140
[v _EUSART1_Read EUSART1_Read `(uc  1 e 1 0 ]
"162
[v _EUSART1_Write EUSART1_Write `(v  1 e 1 0 ]
"176
[v _putch putch `(v  1 e 1 0 ]
"182
[v _EUSART1_Receive_ISR EUSART1_Receive_ISR `(v  1 e 1 0 ]
"206
[v _EUSART1_RxDataHandler EUSART1_RxDataHandler `(v  1 e 1 0 ]
"216
[v _EUSART1_DefaultFramingErrorHandler EUSART1_DefaultFramingErrorHandler `(v  1 e 1 0 ]
"218
[v _EUSART1_DefaultOverrunErrorHandler EUSART1_DefaultOverrunErrorHandler `(v  1 e 1 0 ]
"226
[v _EUSART1_DefaultErrorHandler EUSART1_DefaultErrorHandler `(v  1 e 1 0 ]
"230
[v _EUSART1_SetFramingErrorHandler EUSART1_SetFramingErrorHandler `(v  1 e 1 0 ]
"234
[v _EUSART1_SetOverrunErrorHandler EUSART1_SetOverrunErrorHandler `(v  1 e 1 0 ]
"238
[v _EUSART1_SetErrorHandler EUSART1_SetErrorHandler `(v  1 e 1 0 ]
"243
[v _EUSART1_SetRxInterruptHandler EUSART1_SetRxInterruptHandler `(v  1 e 1 0 ]
"52 /Users/jgarc609/github/test_nano/mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `II(v  1 e 1 0 ]
"50 /Users/jgarc609/github/test_nano/mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"65
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"75
[v _WDT_Initialize WDT_Initialize `(v  1 e 1 0 ]
"57 /Users/jgarc609/github/test_nano/mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
"137
[v _PIN_MANAGER_IOC PIN_MANAGER_IOC `(v  1 e 1 0 ]
"147
[v _IOCCF2_ISR IOCCF2_ISR `(v  1 e 1 0 ]
"161
[v _IOCCF2_SetInterruptHandler IOCCF2_SetInterruptHandler `(v  1 e 1 0 ]
"168
[v _IOCCF2_DefaultInterruptHandler IOCCF2_DefaultInterruptHandler `(v  1 e 1 0 ]
"58 /Users/jgarc609/github/test_nano/mcc_generated_files/pwm3.c
[v _PWM3_Initialize PWM3_Initialize `(v  1 e 1 0 ]
"62 /Users/jgarc609/github/test_nano/mcc_generated_files/spi1.c
[v _SPI1_Initialize SPI1_Initialize `(v  1 e 1 0 ]
"97
[v _SPI1_ExchangeByte SPI1_ExchangeByte `(uc  1 e 1 0 ]
"61 /Users/jgarc609/github/test_nano/mcc_generated_files/tmr0.c
[v _TMR0_Initialize TMR0_Initialize `(v  1 e 1 0 ]
"121
[v _TMR0_ISR TMR0_ISR `(v  1 e 1 0 ]
"140
[v _TMR0_CallBack TMR0_CallBack `(v  1 e 1 0 ]
"150
[v _TMR0_SetInterruptHandler TMR0_SetInterruptHandler `(v  1 e 1 0 ]
"154
[v _TMR0_DefaultInterruptHandler TMR0_DefaultInterruptHandler `(v  1 e 1 0 ]
"63 /Users/jgarc609/github/test_nano/mcc_generated_files/tmr1.c
[v _TMR1_Initialize TMR1_Initialize `(v  1 e 1 0 ]
"120
[v _TMR1_WriteTimer TMR1_WriteTimer `(v  1 e 1 0 ]
"62 /Users/jgarc609/github/test_nano/mcc_generated_files/tmr2.c
[v _TMR2_Initialize TMR2_Initialize `(v  1 e 1 0 ]
"100
[v _TMR2_Start TMR2_Start `(v  1 e 1 0 ]
"111
[v _TMR2_Stop TMR2_Stop `(v  1 e 1 0 ]
"122
[v _TMR2_Counter8BitGet TMR2_Counter8BitGet `(uc  1 e 1 0 ]
"136
[v _TMR2_Counter8BitSet TMR2_Counter8BitSet `(v  1 e 1 0 ]
"147
[v _TMR2_Period8BitSet TMR2_Period8BitSet `(v  1 e 1 0 ]
[s S198 . 1 `uc 1 SPI_READ 1 0 :1:0 
`uc 1 DISPLAY_READING 1 0 :1:1 
`uc 1 PUSH_HANDLER 1 0 :1:2 
`uc 1 UART_RECEIVED 1 0 :1:3 
`uc 1 TIMER_TICK 1 0 :1:4 
]
"34 /Users/jgarc609/github/test_nano/main.h
[u S204 . 1 `uc 1 byte 1 0 `S198 1 bits 1 0 ]
[v _FLAGS FLAGS `S204  1 e 1 0 ]
[s S56 . 1 `uc 1 INTEDG 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
"427 /Applications/microchip/mplabx/v5.45/packs/Microchip/PIC16F1xxxx_DFP/1.5.133/xc8/pic/include/proc/pic16f15244.h
[u S61 . 1 `S56 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES61  1 e 1 @11 ]
"598
[v _TRISA TRISA `VEuc  1 e 1 @18 ]
"648
[v _TRISB TRISB `VEuc  1 e 1 @19 ]
"687
[v _TRISC TRISC `VEuc  1 e 1 @20 ]
[s S593 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"704
[u S602 . 1 `S593 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES602  1 e 1 @20 ]
"749
[v _LATA LATA `VEuc  1 e 1 @24 ]
[s S1320 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
]
"764
[u S1327 . 1 `S1320 1 . 1 0 ]
[v _LATAbits LATAbits `VES1327  1 e 1 @24 ]
"799
[v _LATB LATB `VEuc  1 e 1 @25 ]
"838
[v _LATC LATC `VEuc  1 e 1 @26 ]
"940
[v _ADRESL ADRESL `VEuc  1 e 1 @155 ]
"960
[v _ADRESH ADRESH `VEuc  1 e 1 @156 ]
"980
[v _ADCON0 ADCON0 `VEuc  1 e 1 @157 ]
[s S746 . 1 `uc 1 ON 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS 1 0 :6:2 
]
"1001
[s S750 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 ADCHS 1 0 :6:2 
]
[s S754 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
]
[u S757 . 1 `S746 1 . 1 0 `S750 1 . 1 0 `S754 1 . 1 0 ]
[v _ADCON0bits ADCON0bits `VES757  1 e 1 @157 ]
"1041
[v _ADCON1 ADCON1 `VEuc  1 e 1 @158 ]
"1189
[v _RC1REG RC1REG `VEuc  1 e 1 @281 ]
"1209
[v _TX1REG TX1REG `VEuc  1 e 1 @282 ]
"1236
[v _SP1BRGL SP1BRGL `VEuc  1 e 1 @283 ]
"1256
[v _SP1BRGH SP1BRGH `VEuc  1 e 1 @284 ]
"1276
[v _RC1STA RC1STA `VEuc  1 e 1 @285 ]
[s S480 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"1293
[u S489 . 1 `S480 1 . 1 0 ]
[v _RC1STAbits RC1STAbits `VES489  1 e 1 @285 ]
"1338
[v _TX1STA TX1STA `VEuc  1 e 1 @286 ]
[s S458 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"1355
[u S467 . 1 `S458 1 . 1 0 ]
[v _TX1STAbits TX1STAbits `VES467  1 e 1 @286 ]
"1400
[v _BAUD1CON BAUD1CON `VEuc  1 e 1 @287 ]
"1452
[v _SSP1BUF SSP1BUF `VEuc  1 e 1 @396 ]
"1472
[v _SSP1ADD SSP1ADD `VEuc  1 e 1 @397 ]
"1662
[v _SSP1STAT SSP1STAT `VEuc  1 e 1 @399 ]
"2026
[v _SSP1CON1 SSP1CON1 `VEuc  1 e 1 @400 ]
[s S614 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
"2056
[s S620 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S625 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S634 . 1 `S614 1 . 1 0 `S620 1 . 1 0 `S625 1 . 1 0 ]
[v _SSP1CON1bits SSP1CON1bits `VES634  1 e 1 @400 ]
"2146
[v _SSP1CON2 SSP1CON2 `VEuc  1 e 1 @401 ]
"2395
[v _TMR1L TMR1L `VEuc  1 e 1 @524 ]
"2465
[v _TMR1H TMR1H `VEuc  1 e 1 @525 ]
"2535
[v _T1CON T1CON `VEuc  1 e 1 @526 ]
[s S1061 . 1 `uc 1 ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 NOT_SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 CKPS 1 0 :2:4 
]
"2571
[s S1067 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 T1RD16 1 0 :1:1 
`uc 1 NOT_T1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S1074 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
]
[s S1078 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD161 1 0 :1:1 
]
[u S1081 . 1 `S1061 1 . 1 0 `S1067 1 . 1 0 `S1074 1 . 1 0 `S1078 1 . 1 0 ]
[v _T1CONbits T1CONbits `VES1081  1 e 1 @526 ]
"2725
[v _T1GCON T1GCON `VEuc  1 e 1 @527 ]
[s S1107 . 1 `uc 1 . 1 0 :2:0 
`uc 1 GVAL 1 0 :1:2 
`uc 1 GGO 1 0 :1:3 
`uc 1 GSPM 1 0 :1:4 
`uc 1 GTM 1 0 :1:5 
`uc 1 GPOL 1 0 :1:6 
`uc 1 GE 1 0 :1:7 
]
"2763
[s S1115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 T1GE 1 0 :1:7 
]
[s S1123 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_DONE 1 0 :1:3 
]
[s S1126 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_T1DONE 1 0 :1:3 
]
[u S1129 . 1 `S1107 1 . 1 0 `S1115 1 . 1 0 `S1123 1 . 1 0 `S1126 1 . 1 0 ]
[v _T1GCONbits T1GCONbits `VES1129  1 e 1 @527 ]
"2939
[v _T1GATE T1GATE `VEuc  1 e 1 @528 ]
"3105
[v _T1CLK T1CLK `VEuc  1 e 1 @529 ]
"3247
[v _T2TMR T2TMR `VEuc  1 e 1 @652 ]
"3252
[v _TMR2 TMR2 `VEuc  1 e 1 @652 ]
"3301
[v _T2PR T2PR `VEuc  1 e 1 @653 ]
"3306
[v _PR2 PR2 `VEuc  1 e 1 @653 ]
"3355
[v _T2CON T2CON `VEuc  1 e 1 @654 ]
[s S945 . 1 `uc 1 OUTPS 1 0 :4:0 
`uc 1 CKPS 1 0 :3:4 
`uc 1 ON 1 0 :1:7 
]
"3391
[s S949 . 1 `uc 1 OUTPS0 1 0 :1:0 
`uc 1 OUTPS1 1 0 :1:1 
`uc 1 OUTPS2 1 0 :1:2 
`uc 1 OUTPS3 1 0 :1:3 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
`uc 1 CKPS2 1 0 :1:6 
]
[s S957 . 1 `uc 1 T2OUTPS 1 0 :4:0 
`uc 1 T2CKPS 1 0 :3:4 
`uc 1 T2ON 1 0 :1:7 
]
[s S961 . 1 `uc 1 T2OUTPS0 1 0 :1:0 
`uc 1 T2OUTPS1 1 0 :1:1 
`uc 1 T2OUTPS2 1 0 :1:2 
`uc 1 T2OUTPS3 1 0 :1:3 
`uc 1 T2CKPS0 1 0 :1:4 
`uc 1 T2CKPS1 1 0 :1:5 
`uc 1 T2CKPS2 1 0 :1:6 
`uc 1 TMR2ON 1 0 :1:7 
]
[u S970 . 1 `S945 1 . 1 0 `S949 1 . 1 0 `S957 1 . 1 0 `S961 1 . 1 0 ]
[v _T2CONbits T2CONbits `VES970  1 e 1 @654 ]
"3501
[v _T2HLT T2HLT `VEuc  1 e 1 @655 ]
[s S855 . 1 `uc 1 MODE 1 0 :5:0 
`uc 1 CKSYNC 1 0 :1:5 
`uc 1 CKPOL 1 0 :1:6 
`uc 1 PSYNC 1 0 :1:7 
]
"3534
[s S860 . 1 `uc 1 MODE0 1 0 :1:0 
`uc 1 MODE1 1 0 :1:1 
`uc 1 MODE2 1 0 :1:2 
`uc 1 MODE3 1 0 :1:3 
`uc 1 MODE4 1 0 :1:4 
]
[s S866 . 1 `uc 1 T2MODE 1 0 :5:0 
`uc 1 T2CKSYNC 1 0 :1:5 
`uc 1 T2CKPOL 1 0 :1:6 
`uc 1 T2PSYNC 1 0 :1:7 
]
[s S871 . 1 `uc 1 T2MODE0 1 0 :1:0 
`uc 1 T2MODE1 1 0 :1:1 
`uc 1 T2MODE2 1 0 :1:2 
`uc 1 T2MODE3 1 0 :1:3 
`uc 1 T2MODE4 1 0 :1:4 
]
[u S877 . 1 `S855 1 . 1 0 `S860 1 . 1 0 `S866 1 . 1 0 `S871 1 . 1 0 ]
[v _T2HLTbits T2HLTbits `VES877  1 e 1 @655 ]
"3629
[v _T2CLKCON T2CLKCON `VEuc  1 e 1 @656 ]
"3709
[v _T2RST T2RST `VEuc  1 e 1 @657 ]
[s S911 . 1 `uc 1 RSEL 1 0 :5:0 
]
"3734
[s S913 . 1 `uc 1 RSEL0 1 0 :1:0 
`uc 1 RSEL1 1 0 :1:1 
`uc 1 RSEL2 1 0 :1:2 
`uc 1 RSEL3 1 0 :1:3 
]
[s S918 . 1 `uc 1 T2RSEL 1 0 :5:0 
]
[s S920 . 1 `uc 1 T2RSEL0 1 0 :1:0 
`uc 1 T2RSEL1 1 0 :1:1 
`uc 1 T2RSEL2 1 0 :1:2 
`uc 1 T2RSEL3 1 0 :1:3 
]
[u S925 . 1 `S911 1 . 1 0 `S913 1 . 1 0 `S918 1 . 1 0 `S920 1 . 1 0 ]
[v _T2RSTbits T2RSTbits `VES925  1 e 1 @657 ]
"4256
[v _PWM3DCL PWM3DCL `VEuc  1 e 1 @788 ]
"4277
[v _PWM3DCH PWM3DCH `VEuc  1 e 1 @789 ]
"4297
[v _PWM3CON PWM3CON `VEuc  1 e 1 @790 ]
"4457
[v _TMR0L TMR0L `VEuc  1 e 1 @1436 ]
"4595
[v _TMR0H TMR0H `VEuc  1 e 1 @1437 ]
"4849
[v _T0CON0 T0CON0 `VEuc  1 e 1 @1438 ]
[s S1221 . 1 `uc 1 OUTPS 1 0 :4:0 
`uc 1 MD16 1 0 :1:4 
`uc 1 OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 EN 1 0 :1:7 
]
"4877
[s S1227 . 1 `uc 1 T0OUTPS 1 0 :4:0 
`uc 1 T0MD16 1 0 :1:4 
`uc 1 T0OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 T0EN 1 0 :1:7 
]
[s S1233 . 1 `uc 1 OUTPS0 1 0 :1:0 
`uc 1 OUTPS1 1 0 :1:1 
`uc 1 OUTPS2 1 0 :1:2 
`uc 1 OUTPS3 1 0 :1:3 
`uc 1 T016BIT 1 0 :1:4 
]
[u S1239 . 1 `S1221 1 . 1 0 `S1227 1 . 1 0 `S1233 1 . 1 0 ]
[v _T0CON0bits T0CON0bits `VES1239  1 e 1 @1438 ]
"4947
[v _T0CON1 T0CON1 `VEuc  1 e 1 @1439 ]
[s S35 . 1 `uc 1 INTF 1 0 :1:0 
`uc 1 . 1 0 :3:1 
`uc 1 IOCIF 1 0 :1:4 
`uc 1 TMR0IF 1 0 :1:5 
]
"5102
[u S40 . 1 `S35 1 . 1 0 ]
[v _PIR0bits PIR0bits `VES40  1 e 1 @1804 ]
[s S90 . 1 `uc 1 ADIF 1 0 :1:0 
`uc 1 SSP1IF 1 0 :1:1 
`uc 1 BCL1IF 1 0 :1:2 
`uc 1 TX1IF 1 0 :1:3 
`uc 1 RC1IF 1 0 :1:4 
`uc 1 TMR1IF 1 0 :1:5 
`uc 1 TMR2IF 1 0 :1:6 
`uc 1 CCP1IF 1 0 :1:7 
]
"5139
[u S99 . 1 `S90 1 . 1 0 ]
[v _PIR1bits PIR1bits `VES99  1 e 1 @1805 ]
[s S22 . 1 `uc 1 INTE 1 0 :1:0 
`uc 1 . 1 0 :3:1 
`uc 1 IOCIE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
"5230
[u S27 . 1 `S22 1 . 1 0 ]
[v _PIE0bits PIE0bits `VES27  1 e 1 @1814 ]
[s S69 . 1 `uc 1 ADIE 1 0 :1:0 
`uc 1 SSP1IE 1 0 :1:1 
`uc 1 BCL1IE 1 0 :1:2 
`uc 1 TX1IE 1 0 :1:3 
`uc 1 RC1IE 1 0 :1:4 
`uc 1 TMR1IE 1 0 :1:5 
`uc 1 TMR2IE 1 0 :1:6 
`uc 1 CCP1IE 1 0 :1:7 
]
"5267
[u S78 . 1 `S69 1 . 1 0 ]
[v _PIE1bits PIE1bits `VES78  1 e 1 @1815 ]
"5345
[v _WDTCON WDTCON `VEuc  1 e 1 @2060 ]
"5793
[v _OSCEN OSCEN `VEuc  1 e 1 @2193 ]
"5833
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @2194 ]
"5891
[v _OSCFRQ OSCFRQ `VEuc  1 e 1 @2195 ]
"6130
[v _T1CKIPPS T1CKIPPS `VEuc  1 e 1 @7826 ]
"6460
[v _ADACTPPS ADACTPPS `VEuc  1 e 1 @7875 ]
"6526
[v _SSP1CLKPPS SSP1CLKPPS `VEuc  1 e 1 @7877 ]
"6592
[v _SSP1DATPPS SSP1DATPPS `VEuc  1 e 1 @7878 ]
"6724
[v _RX1PPS RX1PPS `VEuc  1 e 1 @7883 ]
"7572
[v _RB7PPS RB7PPS `VEuc  1 e 1 @7967 ]
"7862
[v _RC4PPS RC4PPS `VEuc  1 e 1 @7972 ]
"7978
[v _RC6PPS RC6PPS `VEuc  1 e 1 @7974 ]
"8094
[v _ANSELA ANSELA `VEuc  1 e 1 @7992 ]
"8139
[v _WPUA WPUA `VEuc  1 e 1 @7993 ]
"8189
[v _ODCONA ODCONA `VEuc  1 e 1 @7994 ]
"8234
[v _SLRCONA SLRCONA `VEuc  1 e 1 @7995 ]
"8279
[v _INLVLA INLVLA `VEuc  1 e 1 @7996 ]
"8479
[v _ANSELB ANSELB `VEuc  1 e 1 @8003 ]
"8518
[v _WPUB WPUB `VEuc  1 e 1 @8004 ]
"8557
[v _ODCONB ODCONB `VEuc  1 e 1 @8005 ]
"8596
[v _SLRCONB SLRCONB `VEuc  1 e 1 @8006 ]
"8635
[v _INLVLB INLVLB `VEuc  1 e 1 @8007 ]
"8791
[v _ANSELC ANSELC `VEuc  1 e 1 @8014 ]
"8853
[v _WPUC WPUC `VEuc  1 e 1 @8015 ]
"8915
[v _ODCONC ODCONC `VEuc  1 e 1 @8016 ]
"8977
[v _SLRCONC SLRCONC `VEuc  1 e 1 @8017 ]
"9039
[v _INLVLC INLVLC `VEuc  1 e 1 @8018 ]
[s S271 . 1 `uc 1 IOCCP0 1 0 :1:0 
`uc 1 IOCCP1 1 0 :1:1 
`uc 1 IOCCP2 1 0 :1:2 
`uc 1 IOCCP3 1 0 :1:3 
`uc 1 IOCCP4 1 0 :1:4 
`uc 1 IOCCP5 1 0 :1:5 
`uc 1 IOCCP6 1 0 :1:6 
`uc 1 IOCCP7 1 0 :1:7 
]
"9118
[u S280 . 1 `S271 1 . 1 0 ]
[v _IOCCPbits IOCCPbits `VES280  1 e 1 @8019 ]
[s S250 . 1 `uc 1 IOCCN0 1 0 :1:0 
`uc 1 IOCCN1 1 0 :1:1 
`uc 1 IOCCN2 1 0 :1:2 
`uc 1 IOCCN3 1 0 :1:3 
`uc 1 IOCCN4 1 0 :1:4 
`uc 1 IOCCN5 1 0 :1:5 
`uc 1 IOCCN6 1 0 :1:6 
`uc 1 IOCCN7 1 0 :1:7 
]
"9180
[u S259 . 1 `S250 1 . 1 0 ]
[v _IOCCNbits IOCCNbits `VES259  1 e 1 @8020 ]
[s S229 . 1 `uc 1 IOCCF0 1 0 :1:0 
`uc 1 IOCCF1 1 0 :1:1 
`uc 1 IOCCF2 1 0 :1:2 
`uc 1 IOCCF3 1 0 :1:3 
`uc 1 IOCCF4 1 0 :1:4 
`uc 1 IOCCF5 1 0 :1:5 
`uc 1 IOCCF6 1 0 :1:6 
`uc 1 IOCCF7 1 0 :1:7 
]
"9242
[u S238 . 1 `S229 1 . 1 0 ]
[v _IOCCFbits IOCCFbits `VES238  1 e 1 @8021 ]
"55 /Applications/microchip/xc8/v2.32/pic/sources/c99/common/doprnt.c
[v _flags flags `i  1 s 2 flags ]
[v _prec prec `i  1 s 2 prec ]
[v _width width `i  1 s 2 width ]
"69
[v _nout nout `i  1 s 2 nout ]
"61 /Users/jgarc609/github/test_nano/mcc_generated_files/adc.c
[v _ADC_InterruptHandler ADC_InterruptHandler `*.37(v  1 e 2 0 ]
"63 /Users/jgarc609/github/test_nano/mcc_generated_files/eusart1.c
[v _eusart1RxHead eusart1RxHead `VEuc  1 e 1 0 ]
"64
[v _eusart1RxTail eusart1RxTail `VEuc  1 e 1 0 ]
"65
[v _eusart1RxBuffer eusart1RxBuffer `VE[8]uc  1 e 8 0 ]
[s S377 . 1 `uc 1 perr 1 0 :1:0 
`uc 1 ferr 1 0 :1:1 
`uc 1 oerr 1 0 :1:2 
`uc 1 reserved 1 0 :5:3 
]
"66
[u S382 . 1 `S377 1 . 1 0 `uc 1 status 1 0 ]
[v _eusart1RxStatusBuffer eusart1RxStatusBuffer `VE[8]S382  1 e 8 0 ]
"67
[v _eusart1RxCount eusart1RxCount `VEuc  1 e 1 0 ]
"68
[v _eusart1RxLastError eusart1RxLastError `VES382  1 e 1 0 ]
"73
[v _EUSART1_RxDefaultInterruptHandler EUSART1_RxDefaultInterruptHandler `*.37(v  1 e 2 0 ]
"75
[v _EUSART1_FramingErrorHandler EUSART1_FramingErrorHandler `*.37(v  1 e 2 0 ]
"76
[v _EUSART1_OverrunErrorHandler EUSART1_OverrunErrorHandler `*.37(v  1 e 2 0 ]
"77
[v _EUSART1_ErrorHandler EUSART1_ErrorHandler `*.37(v  1 e 2 0 ]
"55 /Users/jgarc609/github/test_nano/mcc_generated_files/pin_manager.c
[v _IOCCF2_InterruptHandler IOCCF2_InterruptHandler `*.37(v  1 e 2 0 ]
[s S581 . 4 `uc 1 con1 1 0 `uc 1 stat 1 1 `uc 1 add 1 2 `uc 1 operation 1 3 ]
"58 /Users/jgarc609/github/test_nano/mcc_generated_files/spi1.c
[v _spi1_configuration spi1_configuration `DC[1]S581  1 s 4 spi1_configuration ]
"59 /Users/jgarc609/github/test_nano/mcc_generated_files/tmr0.c
[v _TMR0_InterruptHandler TMR0_InterruptHandler `*.37(v  1 e 2 0 ]
"57 /Users/jgarc609/github/test_nano/mcc_generated_files/tmr1.c
[v _timer1ReloadVal timer1ReloadVal `VEus  1 e 2 0 ]
"50 /Users/jgarc609/github/test_nano/main.c
[v _main main `(v  1 e 1 0 ]
{
"82
} 0
"5 /Applications/microchip/xc8/v2.32/pic/sources/c99/common/printf.c
[v _printf printf `(i  1 e 2 0 ]
{
"8
[v printf@ap ap `[1]*.4v  1 a 1 18 ]
"5
[v printf@fmt fmt `*.25DCuc  1 p 2 15 ]
"13
} 0
"1390 /Applications/microchip/xc8/v2.32/pic/sources/c99/common/doprnt.c
[v _vfprintf vfprintf `(i  1 e 2 0 ]
{
[s S1692 _IO_FILE 0 ]
[v vfprintf@fp fp `*.1S1692  1 a 1 wreg ]
"1393
[v vfprintf@cfmt cfmt `*.25uc  1 a 2 13 ]
"1390
[v vfprintf@fp fp `*.1S1692  1 a 1 wreg ]
[v vfprintf@fmt fmt `*.25DCuc  1 p 2 7 ]
[v vfprintf@ap ap `*.4*.4v  1 p 1 9 ]
"1395
"1390
[v vfprintf@fp fp `*.1S1692  1 a 1 12 ]
"1404
} 0
"692
[v _vfpfcnvrt vfpfcnvrt `(i  1 s 2 vfpfcnvrt ]
{
[s S1692 _IO_FILE 0 ]
[v vfpfcnvrt@fp fp `*.1S1692  1 a 1 wreg ]
[v vfpfcnvrt@fp fp `*.1S1692  1 a 1 wreg ]
[v vfpfcnvrt@fmt fmt `*.4*.25uc  1 p 1 0 ]
[v vfpfcnvrt@ap ap `*.4*.4v  1 p 1 1 ]
"702
"692
[v vfpfcnvrt@fp fp `*.1S1692  1 a 1 11 ]
"1387
} 0
"8 /Applications/microchip/xc8/v2.32/pic/sources/c99/common/nf_fputc.c
[v _fputc fputc `(i  1 e 2 0 ]
{
[v fputc@c c `i  1 p 2 3 ]
[s S1675 _IO_FILE 5 `*.1uc 1 buffer 1 0 `i 1 count 2 1 `i 1 limit 2 3 ]
[v fputc@fp fp `*.1S1675  1 p 1 5 ]
"24
} 0
"176 /Users/jgarc609/github/test_nano/mcc_generated_files/eusart1.c
[v _putch putch `(v  1 e 1 0 ]
{
[v putch@txData txData `uc  1 a 1 wreg ]
[v putch@txData txData `uc  1 a 1 wreg ]
"178
[v putch@txData txData `uc  1 a 1 2 ]
"179
} 0
"162
[v _EUSART1_Write EUSART1_Write `(v  1 e 1 0 ]
{
[v EUSART1_Write@txData txData `uc  1 a 1 wreg ]
[v EUSART1_Write@txData txData `uc  1 a 1 wreg ]
[v EUSART1_Write@txData txData `uc  1 a 1 1 ]
"169
} 0
"50 /Users/jgarc609/github/test_nano/mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"63
} 0
"75
[v _WDT_Initialize WDT_Initialize `(v  1 e 1 0 ]
{
"79
} 0
"62 /Users/jgarc609/github/test_nano/mcc_generated_files/tmr2.c
[v _TMR2_Initialize TMR2_Initialize `(v  1 e 1 0 ]
{
"86
} 0
"63 /Users/jgarc609/github/test_nano/mcc_generated_files/tmr1.c
[v _TMR1_Initialize TMR1_Initialize `(v  1 e 1 0 ]
{
"90
} 0
"61 /Users/jgarc609/github/test_nano/mcc_generated_files/tmr0.c
[v _TMR0_Initialize TMR0_Initialize `(v  1 e 1 0 ]
{
"85
} 0
"150
[v _TMR0_SetInterruptHandler TMR0_SetInterruptHandler `(v  1 e 1 0 ]
{
[v TMR0_SetInterruptHandler@InterruptHandler InterruptHandler `*.37(v  1 p 2 1 ]
"152
} 0
"62 /Users/jgarc609/github/test_nano/mcc_generated_files/spi1.c
[v _SPI1_Initialize SPI1_Initialize `(v  1 e 1 0 ]
{
"75
} 0
"58 /Users/jgarc609/github/test_nano/mcc_generated_files/pwm3.c
[v _PWM3_Initialize PWM3_Initialize `(v  1 e 1 0 ]
{
"70
} 0
"57 /Users/jgarc609/github/test_nano/mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"135
} 0
"161
[v _IOCCF2_SetInterruptHandler IOCCF2_SetInterruptHandler `(v  1 e 1 0 ]
{
[v IOCCF2_SetInterruptHandler@InterruptHandler InterruptHandler `*.37(v  1 p 2 1 ]
"163
} 0
"65 /Users/jgarc609/github/test_nano/mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
{
"73
} 0
"83 /Users/jgarc609/github/test_nano/mcc_generated_files/eusart1.c
[v _EUSART1_Initialize EUSART1_Initialize `(v  1 e 1 0 ]
{
"119
} 0
"243
[v _EUSART1_SetRxInterruptHandler EUSART1_SetRxInterruptHandler `(v  1 e 1 0 ]
{
[v EUSART1_SetRxInterruptHandler@interruptHandler interruptHandler `*.37(v  1 p 2 1 ]
"245
} 0
"234
[v _EUSART1_SetOverrunErrorHandler EUSART1_SetOverrunErrorHandler `(v  1 e 1 0 ]
{
[v EUSART1_SetOverrunErrorHandler@interruptHandler interruptHandler `*.37(v  1 p 2 1 ]
"236
} 0
"230
[v _EUSART1_SetFramingErrorHandler EUSART1_SetFramingErrorHandler `(v  1 e 1 0 ]
{
[v EUSART1_SetFramingErrorHandler@interruptHandler interruptHandler `*.37(v  1 p 2 1 ]
"232
} 0
"238
[v _EUSART1_SetErrorHandler EUSART1_SetErrorHandler `(v  1 e 1 0 ]
{
[v EUSART1_SetErrorHandler@interruptHandler interruptHandler `*.37(v  1 p 2 1 ]
"240
} 0
"67 /Users/jgarc609/github/test_nano/mcc_generated_files/adc.c
[v _ADC_Initialize ADC_Initialize `(v  1 e 1 0 ]
{
"88
} 0
"156
[v _ADC_SetInterruptHandler ADC_SetInterruptHandler `(v  1 e 1 0 ]
{
[v ADC_SetInterruptHandler@InterruptHandler InterruptHandler `*.37(v  1 p 2 1 ]
"158
} 0
"52 /Users/jgarc609/github/test_nano/mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `II(v  1 e 1 0 ]
{
"82
} 0
"121 /Users/jgarc609/github/test_nano/mcc_generated_files/tmr0.c
[v _TMR0_ISR TMR0_ISR `(v  1 e 1 0 ]
{
"123
[v TMR0_ISR@CountCallBack CountCallBack `VEus  1 s 2 CountCallBack ]
"138
} 0
"140
[v _TMR0_CallBack TMR0_CallBack `(v  1 e 1 0 ]
{
"148
} 0
"154
[v _TMR0_DefaultInterruptHandler TMR0_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"157
} 0
"137 /Users/jgarc609/github/test_nano/mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_IOC PIN_MANAGER_IOC `(v  1 e 1 0 ]
{
"142
} 0
"147
[v _IOCCF2_ISR IOCCF2_ISR `(v  1 e 1 0 ]
{
"156
} 0
"168
[v _IOCCF2_DefaultInterruptHandler IOCCF2_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"172
} 0
"182 /Users/jgarc609/github/test_nano/mcc_generated_files/eusart1.c
[v _EUSART1_Receive_ISR EUSART1_Receive_ISR `(v  1 e 1 0 ]
{
"204
} 0
"218
[v _EUSART1_DefaultOverrunErrorHandler EUSART1_DefaultOverrunErrorHandler `(v  1 e 1 0 ]
{
"224
} 0
"216
[v _EUSART1_DefaultFramingErrorHandler EUSART1_DefaultFramingErrorHandler `(v  1 e 1 0 ]
{
} 0
"226
[v _EUSART1_DefaultErrorHandler EUSART1_DefaultErrorHandler `(v  1 e 1 0 ]
{
"228
} 0
"206
[v _EUSART1_RxDataHandler EUSART1_RxDataHandler `(v  1 e 1 0 ]
{
"214
} 0
"145 /Users/jgarc609/github/test_nano/mcc_generated_files/adc.c
[v _ADC_ISR ADC_ISR `(v  1 e 1 0 ]
{
"154
} 0
"160
[v _ADC_DefaultInterruptHandler ADC_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"163
} 0
