<!DOCTYPE html>
<html>
 <head>
<style>
h1 {text-align: center;}

div {text-align: center;}
</style>
</head>
<body>
  <h1> Verilog </h1>
This repository contains some standalone verilog modules that can be reused and made a part of larger system and most of the modules are parameterised i.e, you can make a circuit of any bit_length by varying the parameter. All modules are synthesizable. In case you want to report any bug/ give suggestion or want help, feel free to mail me at rach1t.s1n9h@gmail.com 
<br> List of modules:
1. <a href="https://github.com/Rach1t/Verilog/tree/main/Basic%20Full%20Adder">Basic Full Adder</a>
2. <a href="https://github.com/Rach1t/Verilog/tree/main/IEEE-754%20Adder">IEEE-754 Adder</a>
3. <a href="https://github.com/Rach1t/Verilog/tree/main/IEEE-754%20Floating%20Point%20Divider">IEEE-754 Floating point divider</a>
4. <a href="https://github.com/Rach1t/Verilog/tree/main/Kogge%20Stone%20Adder">Kogge stone Adder</a>
5. <a href="https://github.com/Rach1t/Verilog/tree/main/Priority%20Encoder">Priority Encoder</a>
6. <a href="https://github.com/Rach1t/Verilog/tree/main/IEEE-754%20Multiplier">IEEE 754 multiplier</a>
7. <a href="https://github.com/Rach1t/Verilog/tree/main/Quick%20Sort">Quick Sort (hardware implementation of quick sort using verilog)</a>
</body>
</html>
