Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Sep 13 21:10:31 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_TEST/FSM_sequential_state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TEST/FSM_sequential_state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_FSM/state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_FSM/state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_FSM/state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.675        0.000                      0                  228        0.219        0.000                      0                  228        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.675        0.000                      0                  228        0.219        0.000                      0                  228        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_FSM/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.316ns (32.397%)  route 2.746ns (67.603%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.708     5.310    U_TRANSMITTER/U_FSM/CLK
    SLICE_X2Y107         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  U_TRANSMITTER/U_FSM/state_reg[0]/Q
                         net (fo=14, routed)          1.005     6.834    U_TRANSMITTER/U_FSM/Q[0]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.152     6.986 r  U_TRANSMITTER/U_FSM/txen_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.614     7.600    U_TRANSMITTER/U_BIT_COUNTER/txen_OBUF
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.320     7.920 r  U_TRANSMITTER/U_BIT_COUNTER/__1_i_1/O
                         net (fo=3, routed)           0.593     8.513    U_TEST/Q_reg[1]
    SLICE_X1Y104         LUT3 (Prop_lut3_I2_O)        0.326     8.839 r  U_TEST/__1/O
                         net (fo=5, routed)           0.533     9.372    U_TEST/byte_addr_enable
    SLICE_X1Y102         FDRE                                         r  U_TEST/byte_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.590    15.012    U_TEST/CLK
    SLICE_X1Y102         FDRE                                         r  U_TEST/byte_addr_reg[0]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y102         FDRE (Setup_fdre_C_CE)      -0.205    15.047    U_TEST/byte_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_FSM/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.316ns (32.397%)  route 2.746ns (67.603%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.708     5.310    U_TRANSMITTER/U_FSM/CLK
    SLICE_X2Y107         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  U_TRANSMITTER/U_FSM/state_reg[0]/Q
                         net (fo=14, routed)          1.005     6.834    U_TRANSMITTER/U_FSM/Q[0]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.152     6.986 r  U_TRANSMITTER/U_FSM/txen_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.614     7.600    U_TRANSMITTER/U_BIT_COUNTER/txen_OBUF
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.320     7.920 r  U_TRANSMITTER/U_BIT_COUNTER/__1_i_1/O
                         net (fo=3, routed)           0.593     8.513    U_TEST/Q_reg[1]
    SLICE_X1Y104         LUT3 (Prop_lut3_I2_O)        0.326     8.839 r  U_TEST/__1/O
                         net (fo=5, routed)           0.533     9.372    U_TEST/byte_addr_enable
    SLICE_X1Y102         FDRE                                         r  U_TEST/byte_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.590    15.012    U_TEST/CLK
    SLICE_X1Y102         FDRE                                         r  U_TEST/byte_addr_reg[1]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y102         FDRE (Setup_fdre_C_CE)      -0.205    15.047    U_TEST/byte_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_FSM/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.316ns (32.397%)  route 2.746ns (67.603%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.708     5.310    U_TRANSMITTER/U_FSM/CLK
    SLICE_X2Y107         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  U_TRANSMITTER/U_FSM/state_reg[0]/Q
                         net (fo=14, routed)          1.005     6.834    U_TRANSMITTER/U_FSM/Q[0]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.152     6.986 r  U_TRANSMITTER/U_FSM/txen_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.614     7.600    U_TRANSMITTER/U_BIT_COUNTER/txen_OBUF
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.320     7.920 r  U_TRANSMITTER/U_BIT_COUNTER/__1_i_1/O
                         net (fo=3, routed)           0.593     8.513    U_TEST/Q_reg[1]
    SLICE_X1Y104         LUT3 (Prop_lut3_I2_O)        0.326     8.839 r  U_TEST/__1/O
                         net (fo=5, routed)           0.533     9.372    U_TEST/byte_addr_enable
    SLICE_X1Y102         FDRE                                         r  U_TEST/byte_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.590    15.012    U_TEST/CLK
    SLICE_X1Y102         FDRE                                         r  U_TEST/byte_addr_reg[2]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y102         FDRE (Setup_fdre_C_CE)      -0.205    15.047    U_TEST/byte_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_FSM/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.316ns (32.397%)  route 2.746ns (67.603%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.708     5.310    U_TRANSMITTER/U_FSM/CLK
    SLICE_X2Y107         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  U_TRANSMITTER/U_FSM/state_reg[0]/Q
                         net (fo=14, routed)          1.005     6.834    U_TRANSMITTER/U_FSM/Q[0]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.152     6.986 r  U_TRANSMITTER/U_FSM/txen_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.614     7.600    U_TRANSMITTER/U_BIT_COUNTER/txen_OBUF
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.320     7.920 r  U_TRANSMITTER/U_BIT_COUNTER/__1_i_1/O
                         net (fo=3, routed)           0.593     8.513    U_TEST/Q_reg[1]
    SLICE_X1Y104         LUT3 (Prop_lut3_I2_O)        0.326     8.839 r  U_TEST/__1/O
                         net (fo=5, routed)           0.533     9.372    U_TEST/byte_addr_enable
    SLICE_X1Y102         FDRE                                         r  U_TEST/byte_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.590    15.012    U_TEST/CLK
    SLICE_X1Y102         FDRE                                         r  U_TEST/byte_addr_reg[4]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y102         FDRE (Setup_fdre_C_CE)      -0.205    15.047    U_TEST/byte_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_FSM/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 1.316ns (32.796%)  route 2.697ns (67.204%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.708     5.310    U_TRANSMITTER/U_FSM/CLK
    SLICE_X2Y107         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  U_TRANSMITTER/U_FSM/state_reg[0]/Q
                         net (fo=14, routed)          1.005     6.834    U_TRANSMITTER/U_FSM/Q[0]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.152     6.986 r  U_TRANSMITTER/U_FSM/txen_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.614     7.600    U_TRANSMITTER/U_BIT_COUNTER/txen_OBUF
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.320     7.920 r  U_TRANSMITTER/U_BIT_COUNTER/__1_i_1/O
                         net (fo=3, routed)           0.593     8.513    U_TEST/Q_reg[1]
    SLICE_X1Y104         LUT3 (Prop_lut3_I2_O)        0.326     8.839 r  U_TEST/__1/O
                         net (fo=5, routed)           0.484     9.323    U_TEST/byte_addr_enable
    SLICE_X1Y103         FDRE                                         r  U_TEST/byte_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.589    15.011    U_TEST/CLK
    SLICE_X1Y103         FDRE                                         r  U_TEST/byte_addr_reg[3]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X1Y103         FDRE (Setup_fdre_C_CE)      -0.205    15.046    U_TEST/byte_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.916ns (26.084%)  route 2.596ns (73.916%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.709     5.311    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X2Y106         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/Q
                         net (fo=9, routed)           1.056     6.885    U_TRANSMITTER/U_BIT_COUNTER/Q[2]
    SLICE_X2Y106         LUT4 (Prop_lut4_I0_O)        0.124     7.009 f  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_4__0/O
                         net (fo=3, routed)           0.449     7.458    U_TRANSMITTER/U_FSM/Q_reg[2]
    SLICE_X2Y107         LUT5 (Prop_lut5_I1_O)        0.124     7.582 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.586     8.168    U_TRANSMITTER/U_BAUD_2_PULSE/button_state_reg
    SLICE_X3Y106         LUT4 (Prop_lut4_I0_O)        0.150     8.318 r  U_TRANSMITTER/U_BAUD_2_PULSE/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.505     8.823    U_TRANSMITTER/U_WAIT_BIT_COUNTER/SR[0]
    SLICE_X5Y106         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.587    15.009    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X5Y106         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[0]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X5Y106         FDRE (Setup_fdre_C_R)       -0.631    14.602    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  5.779    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.916ns (26.084%)  route 2.596ns (73.916%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.709     5.311    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X2Y106         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/Q
                         net (fo=9, routed)           1.056     6.885    U_TRANSMITTER/U_BIT_COUNTER/Q[2]
    SLICE_X2Y106         LUT4 (Prop_lut4_I0_O)        0.124     7.009 f  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_4__0/O
                         net (fo=3, routed)           0.449     7.458    U_TRANSMITTER/U_FSM/Q_reg[2]
    SLICE_X2Y107         LUT5 (Prop_lut5_I1_O)        0.124     7.582 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.586     8.168    U_TRANSMITTER/U_BAUD_2_PULSE/button_state_reg
    SLICE_X3Y106         LUT4 (Prop_lut4_I0_O)        0.150     8.318 r  U_TRANSMITTER/U_BAUD_2_PULSE/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.505     8.823    U_TRANSMITTER/U_WAIT_BIT_COUNTER/SR[0]
    SLICE_X5Y106         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.587    15.009    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X5Y106         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X5Y106         FDRE (Setup_fdre_C_R)       -0.631    14.602    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  5.779    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.916ns (26.084%)  route 2.596ns (73.916%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.709     5.311    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X2Y106         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/Q
                         net (fo=9, routed)           1.056     6.885    U_TRANSMITTER/U_BIT_COUNTER/Q[2]
    SLICE_X2Y106         LUT4 (Prop_lut4_I0_O)        0.124     7.009 f  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_4__0/O
                         net (fo=3, routed)           0.449     7.458    U_TRANSMITTER/U_FSM/Q_reg[2]
    SLICE_X2Y107         LUT5 (Prop_lut5_I1_O)        0.124     7.582 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.586     8.168    U_TRANSMITTER/U_BAUD_2_PULSE/button_state_reg
    SLICE_X3Y106         LUT4 (Prop_lut4_I0_O)        0.150     8.318 r  U_TRANSMITTER/U_BAUD_2_PULSE/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.505     8.823    U_TRANSMITTER/U_WAIT_BIT_COUNTER/SR[0]
    SLICE_X5Y106         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.587    15.009    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X5Y106         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X5Y106         FDRE (Setup_fdre_C_R)       -0.631    14.602    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  5.779    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.916ns (26.084%)  route 2.596ns (73.916%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.709     5.311    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X2Y106         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/Q
                         net (fo=9, routed)           1.056     6.885    U_TRANSMITTER/U_BIT_COUNTER/Q[2]
    SLICE_X2Y106         LUT4 (Prop_lut4_I0_O)        0.124     7.009 f  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_4__0/O
                         net (fo=3, routed)           0.449     7.458    U_TRANSMITTER/U_FSM/Q_reg[2]
    SLICE_X2Y107         LUT5 (Prop_lut5_I1_O)        0.124     7.582 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.586     8.168    U_TRANSMITTER/U_BAUD_2_PULSE/button_state_reg
    SLICE_X3Y106         LUT4 (Prop_lut4_I0_O)        0.150     8.318 r  U_TRANSMITTER/U_BAUD_2_PULSE/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.505     8.823    U_TRANSMITTER/U_WAIT_BIT_COUNTER/SR[0]
    SLICE_X5Y106         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.587    15.009    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X5Y106         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X5Y106         FDRE (Setup_fdre_C_R)       -0.631    14.602    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  5.779    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.890ns (24.732%)  route 2.709ns (75.268%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.709     5.311    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X2Y106         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/Q
                         net (fo=9, routed)           1.056     6.885    U_TRANSMITTER/U_BIT_COUNTER/Q[2]
    SLICE_X2Y106         LUT4 (Prop_lut4_I0_O)        0.124     7.009 f  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_4__0/O
                         net (fo=3, routed)           0.449     7.458    U_TRANSMITTER/U_FSM/Q_reg[2]
    SLICE_X2Y107         LUT5 (Prop_lut5_I1_O)        0.124     7.582 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.817     8.399    U_TRANSMITTER/U_2_BIT_COUNTER/button_state_reg
    SLICE_X5Y107         LUT6 (Prop_lut6_I0_O)        0.124     8.523 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1/O
                         net (fo=4, routed)           0.387     8.910    U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1_n_0
    SLICE_X5Y107         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.586    15.008    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X5Y107         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X5Y107         FDRE (Setup_fdre_C_R)       -0.429    14.803    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  5.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_PULSE/dq2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.516    U_TRANSMITTER/U_BAUD_2_PULSE/CLK
    SLICE_X1Y108         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/Q
                         net (fo=4, routed)           0.165     1.823    U_TRANSMITTER/U_BAUD_2_PULSE/dq1
    SLICE_X3Y106         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.871     2.036    U_TRANSMITTER/U_BAUD_2_PULSE/CLK
    SLICE_X3Y106         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq2_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.070     1.603    U_TRANSMITTER/U_BAUD_2_PULSE/dq2_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.596     1.515    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X1Y111         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_TRANSMITTER/U_BAUD_RATE/q_reg[0]/Q
                         net (fo=8, routed)           0.141     1.798    U_TRANSMITTER/U_BAUD_RATE/q[0]
    SLICE_X0Y111         LUT4 (Prop_lut4_I1_O)        0.045     1.843 r  U_TRANSMITTER/U_BAUD_RATE/q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.843    U_TRANSMITTER/U_BAUD_RATE/q_0[3]
    SLICE_X0Y111         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.869     2.034    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X0Y111         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[3]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.091     1.619    U_TRANSMITTER/U_BAUD_RATE/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.596     1.515    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X1Y111         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_TRANSMITTER/U_BAUD_RATE/q_reg[0]/Q
                         net (fo=8, routed)           0.142     1.799    U_TRANSMITTER/U_BAUD_RATE/q[0]
    SLICE_X0Y111         LUT6 (Prop_lut6_I2_O)        0.045     1.844 r  U_TRANSMITTER/U_BAUD_RATE/q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.844    U_TRANSMITTER/U_BAUD_RATE/q_0[5]
    SLICE_X0Y111         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.869     2.034    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X0Y111         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.092     1.620    U_TRANSMITTER/U_BAUD_RATE/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.516    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X5Y106         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=4, routed)           0.168     1.826    U_TRANSMITTER/U_WAIT_BIT_COUNTER/wait_counter_out[1]
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.042     1.868 r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.868    U_TRANSMITTER/U_WAIT_BIT_COUNTER/p_0_in__1[2]
    SLICE_X5Y106         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.867     2.033    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X5Y106         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.107     1.623    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.451%)  route 0.169ns (47.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.516    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X0Y108         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/Q
                         net (fo=9, routed)           0.169     1.826    U_TRANSMITTER/U_BAUD_2_RATE/q_reg_n_0_[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.045     1.871 r  U_TRANSMITTER/U_BAUD_2_RATE/q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.871    U_TRANSMITTER/U_BAUD_2_RATE/q[6]
    SLICE_X0Y109         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.870     2.035    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X0Y109         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092     1.624    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_RATE/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.304%)  route 0.170ns (47.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.516    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X0Y108         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/Q
                         net (fo=9, routed)           0.170     1.827    U_TRANSMITTER/U_BAUD_2_RATE/q_reg_n_0_[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.045     1.872 r  U_TRANSMITTER/U_BAUD_2_RATE/q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.872    U_TRANSMITTER/U_BAUD_2_RATE/q[5]
    SLICE_X0Y109         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.870     2.035    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X0Y109         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[5]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.091     1.623    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.450%)  route 0.191ns (57.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.516    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X0Y108         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/Q
                         net (fo=1, routed)           0.191     1.849    U_TRANSMITTER/U_BAUD_2_PULSE/enb_reg
    SLICE_X1Y108         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.870     2.035    U_TRANSMITTER/U_BAUD_2_PULSE/CLK
    SLICE_X1Y108         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/C
                         clock pessimism             -0.505     1.529    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.070     1.599    U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.397%)  route 0.156ns (45.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.594     1.513    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X0Y113         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  U_TRANSMITTER/U_BAUD_RATE/q_reg[8]/Q
                         net (fo=6, routed)           0.156     1.810    U_TRANSMITTER/U_BAUD_RATE/q[8]
    SLICE_X0Y113         LUT6 (Prop_lut6_I2_O)        0.045     1.855 r  U_TRANSMITTER/U_BAUD_RATE/q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.855    U_TRANSMITTER/U_BAUD_RATE/q_0[4]
    SLICE_X0Y113         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.866     2.031    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X0Y113         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.091     1.604    U_TRANSMITTER/U_BAUD_RATE/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_TEST/byte_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.599     1.518    U_TEST/CLK
    SLICE_X1Y102         FDRE                                         r  U_TEST/byte_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U_TEST/byte_addr_reg[1]/Q
                         net (fo=12, routed)          0.180     1.840    U_TEST/byte_addr[1]
    SLICE_X1Y102         LUT3 (Prop_lut3_I2_O)        0.042     1.882 r  U_TEST/byte_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.882    U_TEST/byte_addr[2]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  U_TEST/byte_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.872     2.037    U_TEST/CLK
    SLICE_X1Y102         FDRE                                         r  U_TEST/byte_addr_reg[2]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.107     1.625    U_TEST/byte_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.516    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X5Y106         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=4, routed)           0.168     1.826    U_TRANSMITTER/U_WAIT_BIT_COUNTER/wait_counter_out[1]
    SLICE_X5Y106         LUT2 (Prop_lut2_I1_O)        0.045     1.871 r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.871    U_TRANSMITTER/U_WAIT_BIT_COUNTER/p_0_in__1[1]
    SLICE_X5Y106         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.867     2.033    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X5Y106         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.091     1.607    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y108    U_RESET_DEBOUNCE/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y108    U_RESET_DEBOUNCE/count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y110    U_RESET_DEBOUNCE/count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y110    U_RESET_DEBOUNCE/count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y110    U_RESET_DEBOUNCE/count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111    U_RESET_DEBOUNCE/count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111    U_RESET_DEBOUNCE/count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111    U_RESET_DEBOUNCE/count_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111    U_RESET_DEBOUNCE/count_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    U_RESET_DEBOUNCE/count_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    U_RESET_DEBOUNCE/count_reg_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    U_RESET_DEBOUNCE/count_reg_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    U_RESET_DEBOUNCE/count_reg_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    U_RESET_DEBOUNCE/count_reg_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    U_RESET_DEBOUNCE/count_reg_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    U_TRANSMITTER/U_BAUD_RATE/q_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    U_TRANSMITTER/U_BAUD_RATE/q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    U_RESET_DEBOUNCE/count_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    U_RESET_DEBOUNCE/count_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    U_RESET_DEBOUNCE/count_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    U_RESET_DEBOUNCE/count_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    U_TRANSMITTER/U_BAUD_RATE/enb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    U_TRANSMITTER/U_BAUD_RATE/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    U_TRANSMITTER/U_BAUD_RATE/q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108    U_RESET_DEBOUNCE/button_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108    U_RESET_DEBOUNCE/button_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y108    U_RESET_DEBOUNCE/count_reg_reg[0]/C



