[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MAX11661AUT+T production of MAXIM INTEGRATED from the text: _______________________________________________________________  Maxim Integrated Products   1\nFor pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, \nor visit Maxim’s website at www.maxim-ic.com.\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCs                      General Description\nThe   MAX11661−MAX11666 are 12-/10-/8-bit, compact, \nlow-power, successive approximation analog-to-digital \nconverters (ADCs). These high-performance ADCs include \na high-dynamic range sample-and-hold and a high-speed \nserial interface. These ADCs accept a full-scale input from \n0V to the power supply or to the reference voltage.\nThe MAX11662/MAX11664/MAX11666 feature dual, sin -\ngle-ended analog inputs connected to the ADC core \nusing a 2:1 MUX. The devices also include a separate \nsupply input for data interface and a dedicated input \nfor reference voltage. In contrast, the single-channel \ndevices generate the reference voltage internally from \nthe power supply.\nThese  ADCs  operate from a 2.2V to 3.6V supply and \nconsume only 3.3mW . The devices include full power-\ndown mode and fast wake-up for optimal power man -\nagement and a high-speed 3-wire serial interface. The \n3-wire serial interface directly connects to SPI, QSPI K, \nand MICROWIRE ® devices without external logic.\nExcellent dynamic performance, low voltage, low power, \nease of use, and small package size make these con -\nverters ideal for portable battery-powered data-acquisi -\ntion applications, and for other applications that demand \nlow-power consumption and minimal space.\nThese ADCs are available in a 10-pin FMAX ® package, \nand a 6-pin SOT23 package. These devices operate \nover the -40 NC to +125 NC temperature range.                                      Features\nS 500ksps Conversion Rate, No Pipeline Delay\nS 12-/10-/8-Bit Resolution\nS 1-/2-Channel, Single-Ended Analog Inputs\nS Low-Noise 73dB SNR\nS Variable I/O: 1.5V to 3.6V (Dual-Channel Only)  \n Allows the Serial Interface to Connect Directly  \n to 1.5V, 1.8V, 2.5V, or 3V Digital Systems\nS 2.2V to 3.6V Supply Voltage\nS Low Power  \n 3.3mW  \n Very Low Power Consumption at 8µA/ksps\nS External Reference Input (Dual-Channel Devices Only)\nS 1.3µA Power-Down Current\nS SPI-/QSPI-/MICROWIRE-Compatible Serial \nInterface\nS 10-Pin, 3mm x 5mm µMAX Package\nS 6-Pin, 2.8mm x 2.9mm SOT23 Package\nS Wide -40 NC to +125 NC Operation\n                                Applications\nData Acquisition\nPortable Data Logging\nMedical Instrumentation\nBattery-Operated Systems\nCommunication Systems\nAutomotive Systems19-5530; Rev 5; 4/12\nNote:  All devices are specified over the -40°C to +125°C operating temperature range.\n+Denotes a lead(Pb)-free/RoHS-compliant package.\n*EP = Exposed pad.\n/V denotes an automotive qualified part.                                                                            Ordering Information\nQSPI is a trademark of Motorola, Inc.  \nMICROWIRE is a registered trademark of National Semiconductor Corp.  \nµMAX is a registered trademark of Maxim Integrated Products, Inc.EVALUATION KIT\nAVAILABLE\nPART PIN-PACKAGE BITS NO. OF CHANNELS\nMAX11661 AUT+ 6 SOT23 8 1\nMAX11662 AUB+ 10 FMAX-EP* 8 2\nMAX11663 AUT+ 6 SOT23 10 1\nMAX11664 AUB+ 10 FMAX-EP* 10 2\nMAX11665 AUT+ 6 SOT23 12 1\nMAX11666 AUB+ 10 FMAX-EP* 12 2\nMAX11666AUB/V+ 10 FMAX-EP* 12 2\n2   ______________________________________________________________________________________\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsStresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional \noperation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute \nmaximum rating conditions for extended periods may affect device reliability.VDD to GND  ............................................................. -0.3V to +4V\nREF, OVDD, AIN1, AIN2, AIN to GND  ........ -0.3V to the lower of  \n                                                          (V DD + 0.3V) and +4V\nCS, SCLK, CHSEL, DOUT TO GND  ............ -0.3V to the lower of  \n                                                   (V OVDD  + 0.3V) and +4V\nAGND to GND  ...................................................... -0.3V to +0.3V\nInput/Output Current (all pins)  ........................................... 50mAContinuous Power Dissipation (T A = +70NC)\n   6-Pin SOT23 (derate 8.7mW/ NC above +70 NC) ......... ..696mW\n   10-Pin FMAX (derate 8.8mW/ NC above +70 NC)........707.3mW\nOperating Temperature Range  ....................... .-40NC to +125 NC\nJunction Temperature  ..................................................... +150NC\nStorage Temperature Range  ............................ -65NC to +150 NC\nLead Temperature (soldering, 10s)  ................................ +300NC\nSoldering Temperature (reflow)  ...................................... +260NC\nELECTRICAL CHARACTERISTICS (MAX11666)\n(VDD = 2.2V to 3.6V, V REF = V DD, VOVDD  = V DD. fSCLK  = 8MHz, 50% duty cycle, 500ksps. C DOUT  = 10pF, T A = -40NC to +125 NC, \nunless otherwise noted. Typical values are at T A = +25NC.) (Note 1)ABSOLUTE MAXIMUM RATINGS\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nDC ACCURACY\nResolution 12 Bits\nIntegral Nonlinearity INL Q1 LSB\nDifferential Nonlinearity DNL No missing codes Q1 LSB\nOffset Error OE Q0.3 Q4 LSB\nGain Error GE Excluding offset and reference errors Q1Q3 LSB\nTotal Unadjusted Error TUE Q1 LSB\nChannel-to-Channel Offset \nMatchingQ0.4 LSB\nChannel-to-Channel Gain \nMatchingQ0.05 LSB\nDYNAMIC PERFORMANCE (f AIN  = 250kHz)\nSignal-to-Noise and Distortion SINAD 70 72 dB\nSignal-to-Noise Ratio SNR 70.5 72.5 dB\nTotal Harmonic Distortion THD -85 -74.5 dB\nSpurious-Free Dynamic Range SFDR 75.5 85 dB\nIntermodulation Distortion IMD f1 = 239.8kHz, f 2 = 200.2kHz -84 dB\nFull-Power Bandwidth -3dB point 40 MHz\nFull-Linear Bandwidth SINAD > 68dB 2.5 MHz\nSmall-Signal Bandwidth 45 MHz\nCrosstalk -90 dB\n_______________________________________________________________________________________   3\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsELECTRICAL CHARACTERISTICS (MAX11666) (continued)\n(VDD = 2.2V to 3.6V, V REF = V DD, VOVDD  = V DD. fSCLK  = 8MHz, 50% duty cycle, 500ksps. C DOUT  = 10pF, T A = -40NC to +125 NC, \nunless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nCONVERSION RATE\nThroughput 5 500 ksps\nConversion Time 1.56 Fs\nAcquisition Time tACQ 52 ns\nAperture Delay From CS falling edge 4 ns\nAperture Jitter 15 ps\nSerial-Clock Frequency fCLK 0.08 8 MHz\nANALOG INPUT (AIN1, AIN2)\nInput Voltage Range VAIN_ 0 VREF V\nInput Leakage Current IILA 0.002 Q1FA\nInput Capacitance CAIN_Track 20pFHold 4\nEXTERNAL REFERENCE INPUT (REF)\nReference Input Voltage Range VREF 1VDD + \n0.05V\nReference Input Leakage \nCurrentIILR Conversion stopped 0.005 Q1FA\nReference Input Capacitance CREF 5 pF\nDIGITAL INPUTS (SCLK, CS, CHSEL) \nDigital Input High Voltage VIH0.75 x \nVOVDDV\nDigital Input Low Voltage VIL0.25 x \nVOVDDV\nDigital Input Hysteresis VHYST0.15 x \nVOVDDV\nDigital Input Leakage Current IIL Inputs at GND or V DD 0.001 Q1FA\nDigital Input Capacitance CIN 2 pF\nDIGITAL OUTPUT (DOUT) \nOutput High Voltage VOH ISOURCE  = 200FA0.85 x \nVOVDDV\nOutput Low Voltage VOL ISINK = 200FA0.15 x \nVOVDDV\nHigh-Impedance Leakage \nCurrentIOL Q1.0 FA\nHigh-Impedance Output \nCapacitanceCOUT 4 pF\n4   ______________________________________________________________________________________\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsELECTRICAL CHARACTERISTICS (MAX11666) (continued)\n(VDD = 2.2V to 3.6V, V REF = V DD, VOVDD  = V DD. fSCLK  = 8MHz, 50% duty cycle, 500ksps. C DOUT  = 10pF, T A = -40NC to +125 NC, \nunless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nELECTRICAL CHARACTERISTICS (MAX11665)\n(VDD = 2.2V to 3.6V, f SCLK  = 8MHz, 50% duty cycle, 500ksps, C DOUT  = 10pF,  TA = -40NC to +125 NC, unless otherwise noted. Typical \nvalues are at T A = +25NC.) (Note 1)PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nPOWER SUPPLY\nPositive Supply Voltage VDD 2.2 3.6 V\nDigital I/O Supply Voltage VOVDD 1.5 VDD V\nPositive Supply Current \n(Full-Power Mode)IVDD VAIN_ = VGND 1.67mAIOVDD VAIN_ = VGND 0.1\nPositive Supply Current (Full-\nPower Mode), No ClockIVDD 1.5 mA\nPower-Down Current IPD Leakage only 1.3 10 FA\nLine Rejection VDD = 2.2V to 3.6V, V REF = 2.2V 0.7 LSB/V\nTIMING CHARACTERISTICS (Note 2)\nQuiet Time tQ (Note 3) 4 ns\nCS Pulse Width t1 (Note 3) 10 ns\nCS Fall to SCLK Setup t2 (Note 3) 5 ns\nCS Falling Until DOUT High-\nImpedance Disabledt3 (Note 3) 1 ns\nData Access Time After SCLK \nFalling Edget4Figure 2, V OVDD = 2.2V to 3.6V 15nsFigure 2, V OVDD = 1.5V to 2.2V 16.5\nSCLK Pulse Width Low t5 Percentage of clock period (Note 3) 40 60 %\nSCLK Pulse Width High t6 Percentage of clock period (Note 3) 40 60 %\nData Hold Time From SCLK \nFalling Edget7 Figure 3 5 ns\nSCLK Falling Until DOUT High \nImpedancet8 Figure 4 (Note 3) 2.5 14 ns\nPower-Up Time Conversion cycle (Note 3) 1 Cycle\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nDC ACCURACY\nResolution 12 Bits\nIntegral Nonlinearity INL Q1 LSB\nDifferential Nonlinearity DNL No missing codes Q1 LSB\nOffset Error OE Q1.5 Q4 LSB\nGain Error GE Excluding offset and reference errors Q1Q3 LSB\nTotal Unadjusted Error TUE Q1.5 LSB\nDYNAMIC PERFORMANCE (f AIN  = 250kHz)\nSignal-to-Noise and Distortion SINAD 70 72.5 dB\nSignal-to-Noise Ratio SNR 70.5 73 dB\n_______________________________________________________________________________________   5\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsELECTRICAL CHARACTERISTICS (MAX11665) (continued)\n(VDD = 2.2V to 3.6V, f SCLK  = 8MHz, 50% duty cycle, 500ksps, C DOUT  = 10pF,  TA = -40NC to +125 NC, unless otherwise noted. Typical \nvalues are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nTotal Harmonic Distortion THD -85 -76 dB\nSpurious-Free Dynamic Range SFDR 77 85 dB\nIntermodulation Distortion IMD f1 = 239.8kHz, f 2 = 200.2kHz -84 dB\nFull-Power Bandwidth -3dB point 40 MHz\nFull-Linear Bandwidth SINAD > 68dB 2.5 MHz\nSmall-Signal Bandwidth 45 MHz\nCONVERSION RATE\nThroughput 5 500 ksps\nConversion Time 1.56 Fs\nAcquisition Time tACQ 52 ns\nAperture Delay From CS falling edge 4 ns\nAperture Jitter 15 ps\nSerial Clock Frequency fCLK 0.08 8 MHz\nANALOG INPUT \nInput Voltage Range VAIN 0 VDD V\nInput Leakage Current IILA 0.002 Q1FA\nInput Capacitance CAINTrack 20pFHold 4\nDIGITAL INPUTS (SCLK, CS, CHSEL) \nDigital Input High Voltage VIH0.75 x \nVVDDV\nDigital Input Low Voltage VIL0.25 x \nVVDDV\nDigital Input Hysteresis VHYST0.15 x \nVVDDV\nDigital Input Leakage Current IIL Inputs at GND or V DD 0.001 Q1FA\nDigital Input Capacitance CIN 2 pF\nDIGITAL OUTPUT (DOUT) \nOutput High Voltage VOH ISOURCE  = 200FA0.85 x \nVVDDV\nOutput Low Voltage VOL ISINK = 200FA0.15 x \nVVDDV\nHigh-Impedance Leakage \nCurrentIOL Q1.0 FA\nHigh-Impedance Output \nCapacitanceCOUT 4 pF\nPOWER SUPPLY\nPositive Supply Voltage VDD 2.2 3.6 V\nPositive Supply Current \n(Full-Power Mode)IVDD VAIN = VGND 1.76 mA\n6   ______________________________________________________________________________________\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsELECTRICAL CHARACTERISTICS (MAX11665) (continued)\n(VDD = 2.2V to 3.6V, f SCLK  = 8MHz, 50% duty cycle, 500ksps, C DOUT  = 10pF,  TA = -40NC to +125 NC, unless otherwise noted. Typical \nvalues are at T A = +25NC.) (Note 1)\nELECTRICAL CHARACTERISTICS (MAX11664)\n(VDD = 2.2V to 3.6V, V REF = V DD, VOVDD  = V DD, fSCLK  = 8MHz, 50% duty cycle, 500ksps; C DOUT  = 10pF,  TA = -40NC to +125 NC, \nunless otherwise noted. Typical values are at T A = +25NC.) (Note 1)PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nPositive Supply Current (Full-\nPower Mode), No ClockIVDD 1.48 mA\nPower-Down Current IPD Leakage only 1.3 10 FA\nLine Rejection VDD = 2.2V to 3.6V 0.7 LSB/V\nTIMING CHARACTERISTICS (Note 2)\nQuiet Time tQ (Note 3) 4 ns\nCS Pulse Width t1 (Note 3) 10 ns\nCS Fall to SCLK Setup t2 (Note 3) 5 ns\nCS Falling Until DOUT High-\nImpedance Disabledt3 (Note 3) 1 ns\nData Access Time After SCLK \nFalling Edget4 Figure 2, V DD = 2.2V to 3.6V 15 ns\nSCLK Pulse Width Low t5 Percentage of clock period (Note 3) 40 60 %\nSCLK Pulse Width High t6 Percentage of clock period (Note 3) 40 60 %\nData Hold Time From SCLK \nFalling Edget7 Figure 3 5 ns\nSCLK Falling Until DOUT High \nImpedancet8 Figure 4 (Note 3) 2.5 14 ns\nPower-Up Time Conversion cycle (Note 3) 1 Cycle\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nDC ACCURACY\nResolution 10 Bits\nIntegral Nonlinearity INL Q0.5 LSB\nDifferential Nonlinearity DNL No missing codes Q0.5 LSB\nOffset Error OE Q0.5Q1.3 LSB\nGain Error GE Excluding offset and reference errors 0Q1.3 LSB\nTotal Unadjusted Error TUE Q0.5 LSB\nChannel-to-Channel Offset \nMatchingQ0.1 LSB\nChannel-to-Channel Gain \nMatchingQ0.05 LSB\nDYNAMIC PERFORMANCE (f AIN  = 250kHz)\nSignal-to-Noise and Distortion SINAD 60.5 61.6 dB\nSignal-to-Noise Ratio SNR 60.5 61.6 dB\nTotal Harmonic Distortion THD -83 -73 dB\nSpurious-Free Dynamic Range SFDR 75 dB\n_______________________________________________________________________________________   7\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsELECTRICAL CHARACTERISTICS (MAX11664) (continued)\n(VDD = 2.2V to 3.6V, V REF = V DD, VOVDD  = V DD, fSCLK  = 8MHz, 50% duty cycle, 500ksps; C DOUT  = 10pF,  TA = -40NC to +125 NC, \nunless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nIntermodulation Distortion IMD f1 = 239.8kHz, f 2 = 200.2kHz -82 dB\nFull-Power Bandwidth -3dB point 40 MHz\nFull-Linear Bandwidth SINAD > 60dB 2.5 MHz\nSmall-Signal Bandwidth 45 MHz\nCrosstalk -90 dB\nCONVERSION RATE\nThroughput 5 500 ksps\nConversion Time 1.56 Fs\nAcquisition Time tACQ 52 ns\nAperture Delay From CS falling edge 4 ns\nAperture Jitter 15 ps\nSerial-Clock Frequency fCLK 0.08 8 MHz\nANALOG INPUT (AIN1, AIN2)\nInput Voltage Range VAIN_ 0 VREF V\nInput Leakage Current IILA 0.002 Q1FA\nInput Capacitance CAIN-_Track 20pFHold 4\nEXTERNAL REFERENCE INPUT (REF)\nReference Input Voltage Range VREF 1VDD + \n0.05V\nReference Input Leakage \nCurrentIILR Conversion stopped 0.005 Q1FA\nReference Input Capacitance CREF 5 pF\nDIGITAL INPUTS (SCLK, CS, CHSEL) \nDigital Input High Voltage VIH0.75 x \nVOVDDV\nDigital Input Low Voltage VIL0.25 x \nVOVDDV\nDigital Input Hysteresis VHYST0.15 x \nVOVDDV\nDigital Input Leakage Current IIL Inputs at GND or V DD 0.001 Q1FA\nDigital Input Capacitance CIN 2 pF\nDIGITAL OUTPUT (DOUT)\nOutput High Voltage VOH ISOURCE  = 200µA0.85 x \nVOVDDV\nOutput Low Voltage VOL ISINK = 200µA0.15 x \nVOVDDV\nHigh-Impedance Leakage \nCurrentIOL Q1.0 FA\nHigh-Impedance Output \nCapacitanceCOUT 4 pF\n8   ______________________________________________________________________________________\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsELECTRICAL CHARACTERISTICS (MAX11664) (continued)\n(VDD = 2.2V to 3.6V, V REF = V DD, VOVDD  = V DD, fSCLK  = 8MHz, 50% duty cycle, 500ksps; C DOUT  = 10pF,  TA = -40NC to +125 NC, \nunless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nELECTRICAL CHARACTERISTICS (MAX11663)\n(VDD = 2.2V to 3.6V. f SCLK  = 8MHz, 50% duty cycle, 500ksps. C DOUT  = 10pF,  TA = -40NC to +125 NC, unless otherwise noted. Typical \nvalues are at T A = +25NC.) (Note 1)PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nPOWER SUPPLY\nPositive Supply Voltage VDD 2.2 3.6 V\nDigital I/O Supply Voltage VOVDD 1.5 VDD V\nPositive Supply Current  \n(Full-Power Mode)IVDD VAIN_ = VGND 1.67mAIOVDD VAIN_ = VGND 0.1\nPositive Supply Current  \n(Full-Power Mode), No ClockIVDD 1.5 mA\nPower-Down Current IPD Leakage only 1.3 10 FA\nLine Rejection VDD = 2.2V to 3.6V, VREF = 2.2V 0.17 LSB/V\nTIMING CHARACTERISTICS (Note 2)\nQuiet Time tQ (Note 3) 4 ns\nCS Pulse Width t1 (Note 3) 10 ns\nCS Fall to SCLK Setup t2 (Note 3) 5 ns\nCS Falling Until DOUT High-\nImpedance Disabledt3 (Note 3) 1 ns\nData Access Time After SCLK \nFalling Edge (Figure 2) t4VOVDD  = 2.2V to 3.6V 15nsVOVDD  = 1.5V to 2.2V 16.5\nSCLK Pulse Width Low t5 Percentage of clock period (Note 3) 40 60 %\nSCLK Pulse Width High t6 Percentage of clock period (Note 3) 40 60 %\nData Hold Time From SCLK \nFalling Edget7 Figure 3 5 ns\nSCLK Falling Until DOUT High \nImpedancet8 Figure 4 (Note 3) 2.5 14 ns\nPower-Up Time Conversion cycle (Note 3) 1 Cycle\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nDC ACCURACY\nResolution 10 Bits\nIntegral Nonlinearity INL Q0.5 LSB\nDifferential Nonlinearity DNL No missing codes Q0.5 LSB\nOffset Error OE Q0.3Q1.3 LSB\nGain Error GE Excluding offset and reference errors Q0.15 Q1.3 LSB\nTotal Unadjusted Error TUE Q1 LSB\n_______________________________________________________________________________________   9\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsELECTRICAL CHARACTERISTICS (MAX11663) (continued)\n(VDD = 2.2V to 3.6V. f SCLK  = 8MHz, 50% duty cycle, 500ksps. C DOUT  = 10pF,  TA = -40NC to +125 NC, unless otherwise noted. Typical \nvalues are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nDYNAMIC PERFORMANCE  (fAIN = 250kHz)\nSignal-to-Noise and Distortion SINAD 60.5 61.5 dB\nSignal-to-Noise Ratio SNR 60.5 61.5 dB\nTotal Harmonic Distortion THD -85 -73 dB\nSpurious-Free Dynamic Range SFDR 75 dB\nIntermodulation Distortion IMD f1 = 239.8kHz, f 2 = 200.2kHz -82 dB\nFull-Power Bandwidth -3dB point 40 MHz\nFull-Linear Bandwidth SINAD > 60dB 2.5 MHz\nSmall-Signal Bandwidth 45 MHz\nCONVERSION RATE\nThroughput 5 500 ksps\nConversion Time 1.56 Fs\nAcquisition Time tACQ 52 ns\nAperture Delay From CS falling edge 4 ns\nAperture Jitter 15 ps\nSerial Clock Frequency fCLK 0.08 8 MHz\nANALOG INPUT (AIN)\nInput Voltage Range VAIN 0 VDD V\nInput Leakage Current IILA 0.002 Q1FA\nInput Capacitance CAINTrack 20pFHold 4\nDIGITAL INPUTS (SCLK, CS, CHSEL) \nDigital Input High Voltage VIH0.75 x \nVVDDV\nDigital Input Low Voltage VIL0.25 x \nVVDDV\nDigital Input Hysteresis VHYST0.15 x \nVVDDV\nDigital Input Leakage Current IIL Inputs at GND or V DD 0.001 Q1FA\nDigital Input Capacitance CIN 2 pF\n10   _____________________________________________________________________________________\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsELECTRICAL CHARACTERISTICS (MAX11663) (continued)\n(VDD = 2.2V to 3.6V. f SCLK  = 8MHz, 50% duty cycle, 500ksps. C DOUT  = 10pF,  TA = -40NC to +125 NC, unless otherwise noted. Typical \nvalues are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nDIGITAL OUTPUT (DOUT)\nOutput High Voltage VOH ISOURCE  = 200µA0.85 x \nVVDDV\nOutput Low Voltage VOL ISINK = 200µA0.15 x \nVVDDV\nHigh-Impedance Leakage \nCurrentIOL Q1.0 FA\nHigh-Impedance Output \nCapacitanceCOUT 4 pF\nPOWER SUPPLY\nPositive Supply Voltage VDD 2.2 3.6 V\nPositive Supply Current  \n(Full-Power Mode)IVDD VAIN = VGND 1.76 mA\nPositive Supply Current  \n(Full-Power Mode), No ClockIVDD 1.48 mA\nPower-Down Current IPD Leakage only 1.3 10 FA\nLine Rejection VDD = 2.2V to 3.6V 0.17 LSB/V\nTIMING CHARACTERISTICS (Note 2)\nQuiet Time tQ (Note 3) 4 ns\nCS Pulse Width t1 (Note 3) 10 ns\nCS Fall to SCLK Setup t2 (Note 3) 5 ns\nCS Falling Until DOUT High-\nImpedance Disabledt3 (Note 3) 1 ns\nData Access Time After SCLK \nFalling Edget4 Figure 2, VDD = 2.2V to 3.6V 15 ns\nSCLK Pulse Width Low t5 Percentage of clock period (Note 3) 40 60 %\nSCLK Pulse Width High t6 Percentage of clock period (Note 3) 40 60 %\nData Hold Time From SCLK \nFalling Edget7 Figure 3 5 ns\nSCLK Falling Until DOUT High \nImpedancet8 Figure 4 (Note 3) 2.5 14 ns\nPower-Up Time Conversion cycle (Note 3) 1 Cycle\n______________________________________________________________________________________   11\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsELECTRICAL CHARACTERISTICS (MAX11662)\n(VDD = 2.2V to 3.6V, V REF = V DD, VOVDD  = V DD, fSCLK  = 8MHz, 50% duty cycle, 500ksps, C DOUT  = 10pF,  TA = -40NC to +125 NC, \nunless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nDC ACCURACY\nResolution 8 Bits\nIntegral Nonlinearity INL Q0.25 LSB\nDifferential Nonlinearity DNL No missing codes Q0.25 LSB\nOffset Error OE 0.45 Q0.8 LSB\nGain Error GE Excluding offset and reference errors 0Q0.25 LSB\nTotal Unadjusted Error TUE 0.5 LSB\nChannel-to-Channel Offset \nMatching0.01 LSB\nChannel-to-Channel Gain \nMatching0.01 LSB\nDYNAMIC PERFORMANCE (f AIN  = 250kHz)\nSignal-to-Noise and Distortion SINAD 49 49.7 dB\nSignal-to-Noise Ratio SNR 49 49.7 dB\nTotal Harmonic Distortion THD -75 -67 dB\nSpurious-Free Dynamic Range SFDR 63 67 dB\nIntermodulation Distortion IMD f1 = 239.8kHz, f 2 = 200.2kHz -65 dB\nFull-Power Bandwidth -3dB point 40 MHz\nFull-Linear Bandwidth SINAD > 49dB 2.5 MHz\nSmall-Signal Bandwidth 45 MHz\nCrosstalk -90 dB\nCONVERSION RATE\nThroughput 5 500 ksps\nConversion Time 1.56 Fs\nAcquisition Time tACQ 52 ns\nAperture Delay From CS falling edge 4 ns\nAperture Jitter 15 ps\nSerial-Clock Frequency fCLK 0.08 8 MHz\nANALOG INPUT (AIN1, AIN2)\nInput Voltage Range VAIN_ 0 VREF V\nInput Leakage Current IILA 0.002 Q1FA\nInput Capacitance CAIN_Track 20pFHold 4\nEXTERNAL REFERENCE INPUT (REF)\nReference Input Voltage Range VREF 1VDD + \n0.05V\nReference Input Leakage Current IILR Conversion stopped 0.005 Q1FA\nReference Input Capacitance CREF 5 pF\n12   _____________________________________________________________________________________\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsELECTRICAL CHARACTERISTICS (MAX11662) (continued)\n(VDD = 2.2V to 3.6V, V REF = V DD, VOVDD  = V DD, fSCLK  = 8MHz, 50% duty cycle, 500ksps, C DOUT  = 10pF,  TA = -40NC to +125 NC, \nunless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nDIGITAL INPUTS (SCLK, CS)\nDigital Input High Voltage VIH0.75 x \nVOVDDV\nDigital Input Low Voltage VIL0.25 x \nVOVDDV\nDigital Input Hysteresis VHYST0.15 x \nVOVDDV\nDigital Input Leakage Current IIL Inputs at GND or V DD 0.001 Q1FA\nDigital Input Capacitance CIN 2 pF\nDIGITAL OUTPUT (DOUT)\nOutput High Voltage VOH ISOURCE  = 200µA (Note 3)0.85 x \nVOVDDV\nOutput Low Voltage VOL ISINK = 200µA (Note 3)0.15 x \nVOVDDV\nHigh-Impedance Leakage \nCurrentIOL Q1.0 FA\nHigh-Impedance Output \nCapacitanceCOUT 4 pF\nPOWER SUPPLY\nPositive Supply Voltage VDD 2.2 3.6 V\nDigital I/O Supply Voltage VOVDD 1.5 VDD V\nPositive Supply Current  \n(Full-Power Mode)IVDD VAIN_ = VGND 1.67mAIOVDD VAIN_ = VGND 0.1\nPositive Supply Current  \n(Full-Power Mode), No ClockIVDD 1.5 mA\nPower-Down Current IPD Leakage only 1.3 10 FA\nLine Rejection VDD = 2.2V to 3.6V, V REF = 2.2V 0.17 LSB/V\nTIMING CHARACTERISTICS (Note 2)\nQuiet Time tQ (Note 3) 4 ns\nCS Pulse Width t1 (Note 3) 10 ns\nCS Fall to SCLK Setup t2 (Note 3) 5 ns\nCS Falling Until DOUT High-\nImpedance Disabledt3 (Note 3) 1 ns\nData Access Time After SCLK \nFalling Edge (Figure 2)t4VOVDD = 2.2V to 3.6V (Note 3) 15nsVOVDD = 1.5V to 2.2V (Note 3) 16.5\nSCLK Pulse Width Low t5 Percentage of clock period 40 60 %\nSCLK Pulse Width High t6 Percentage of clock period 40 60 %\nData Hold Time From SCLK \nFalling Edget7 Figure 3 5 ns\nSCLK Falling Until DOUT High \nImpedancet8 Figure 4 (Note 3) 2.5 14 ns\nPower-Up Time Conversion cycle (Note 3) 1 Cycle\n______________________________________________________________________________________   13\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsELECTRICAL CHARACTERISTICS (MAX11661)\n(VDD = 2.2V to 3.6V. f SCLK  = 8MHz, 50% duty cycle, 500ksps. C DOUT  = 10pF,  TA = -40NC to +125 NC, unless otherwise noted. Typical \nvalues are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nDC ACCURACY\nResolution 8 Bits\nIntegral Nonlinearity INL Q0.25 LSB\nDifferential Nonlinearity DNL No missing codes Q0.25 LSB\nOffset Error OE Q0.45 Q0.8 LSB\nGain Error GE Excluding offset and reference errors Q0.04 Q0.5 LSB\nTotal Unadjusted Error TUE Q0.75 LSB\nDYNAMIC PERFORMANCE (f AIN = 250kHz)\nSignal-to-Noise and Distortion SINAD 49 49.5 dB\nSignal-to-Noise Ratio SNR 49 49.5 dB\nTotal Harmonic Distortion THD -70 -67 dB\nSpurious-Free Dynamic Range SFDR 63 66 dB\nIntermodulation Distortion IMD f1 = 239.8kHz, f 2 = 200.2kHz -65 dB\nFull-Power Bandwidth -3dB point 40 MHz\nFull-Linear Bandwidth SINAD > 49dB 2.5 MHz\nSmall-Signal Bandwidth 45 MHz\nCONVERSION RATE\nThroughput 5 500 ksps\nConversion Time 1.56 Fs\nAcquisition Time tACQ 52 ns\nAperture Delay From CS falling edge 4 ns\nAperture Jitter 15 ps\nSerial-Clock Frequency fCLK 0.08 8 MHz\nANALOG INPUT (AIN)\nInput Voltage Range VAIN 0 VDD V\nInput Leakage Current IILA 0.002 Q1FA\nInput Capacitance CAINTrack 20pFHold 4\nDIGITAL INPUTS (SCLK, CS)\nDigital Input High Voltage VIH0.75 x \nVVDDV\nDigital Input Low Voltage VIL0.25 x \nVVDD V\nDigital Input Hysteresis VHYST0.15 \nVVDDV\nDigital Input Leakage Current IIL Inputs at GND or V DD 0.001 Q1FA\nDigital Input Capacitance CIN 2 pF\n14   _____________________________________________________________________________________\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsELECTRICAL CHARACTERISTICS (MAX11661) (continued)\n(VDD = 2.2V to 3.6V. f SCLK  = 8MHz, 50% duty cycle, 500ksps. C DOUT  = 10pF,  TA = -40NC to +125 NC, unless otherwise noted. Typical \nvalues are at T A = +25NC.) (Note 1)\nNote 1:  Limits at TA = -40NC are guaranteed by design and not production tested. \nNote 2:  All timing specifications given are with a 10pF capacitor.\nNote 3:  Guaranteed by design in characterization; not production tested.PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nDIGITAL OUTPUT (DOUT)\nOutput High Voltage VOH ISOURCE  = 200µA0.85 x \nVVDDV\nOutput Low Voltage VOL ISINK = 200µA0.15 x \nVVDDV\nHigh-Impedance Leakage \nCurrentIOL Q1.0 FA\nHigh-Impedance Output \nCapacitanceCOUT 4 pF\nPOWER SUPPLY\nPositive Supply Voltage VDD 2.2 3.6 V\nPositive Supply Current  \n(Full-Power Mode)IVDD VAIN = VGND 1.76 mA\nPositive Supply Current  \n(Full-Power Mode), No ClockIVDD 1.48 mA\nPower-Down Current IPD Leakage only 1.3 10 FA\nLine Rejection VDD = 2.2V to 3.6V 0.17 LSB/V\nTIMING CHARACTERISTICS (Note 2)\nQuiet Time tQ (Note 3) 4 ns\nCS Pulse Width t1 (Note 3) 10 ns\nCS Fall to SCLK Setup t2 (Note 3) 5 ns\nCS Falling Until DOUT High-\nImpedance Disabledt3 (Note 3) 1 ns\nData Access Time After SCLK \nFalling Edget4 Figure 2, VDD = 2.2V to 3.6V 15 ns\nSCLK Pulse Width Low t5 Percentage of clock period (Note 3) 40 60 %\nSCLK Pulse Width High t6 Percentage of clock period (Note 3) 40 60 %\nData Hold Time From SCLK \nFalling Edget7 Figure 3 5 ns\nSCLK Falling Until DOUT High \nImpedancet8 Figure 4 (Note 3) 2.5 14 ns\nPower-Up Time Conversion cycle (Note 3) 1 Cycle\n______________________________________________________________________________________   15\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsFigure 1. Interface Signals for Maximum Throughput, 12-Bit Devices\nFigure 2. Setup Time After SCLK Falling Edge Figure 3. Hold Time After SCLK Falling Edge\nFigure 4. SCLK Falling Edge DOUT Three-State12 3 45 67 89 10 11 12 13 14 15 16 16 1\nD11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nDOUTSCLK\nHIGH\nIMPEDANCEt6\nt2t5t1\n0SAMPLE SAMPLE\n00\n(MSB)\nt3 t4 t7 t8tQUIET\ntCONVERT\n1/fSAMPLEtACQCS\nHIGH\nIMPEDANCE\nVIH\nVILNEW DATA OLD DATA DOUTSCLKt4\nVIH\nVILOLD DATA NEW DATA DOUTSCLKt7\nHIGH IMPEDANCEDOUTSCLKt8\n16   _____________________________________________________________________________________\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCs                                                               Typical Operating Characteristics\n(MAX11665AUT+, T A = +25°C, unless otherwise noted.)\nSOT23 TYPICAL OPERATING CHARACTERISTICS\nDIFFERENTIAL NONLINEARITY (DNL) \nvs. OUTPUT CODE\nMAX11661 toc02\nDIGITAL OUTPUT CODE (DECIMAL)DNL (LSB)\n3000 2000 1000-0.500.51.0\n-1.0\n0 4000OFFSET ERROR vs. TEMPERATURE\nMAX11661 toc03\nTEMPERATURE (°C)OFFSET ERROR (LSB)\n1109580655035205 -10-25123\n0\n-40 125INTEGRAL NONLINEARITY (INL) \nvs. OUTPUT CODE\nMAX11661 toc01\nDIGITAL OUTPUT CODE (DECIMAL)INL (LSB)\n3000 2000 1000-0.500.51.0\n-1.0\n0 4000\nTHD vs. ANALOG INPUT FREQUENCY\nMAX11661 toc06\nfIN (kHz)THD (dB)\n200 150 100 50-90-80-70\n-100\n0 250GAIN ERROR vs. TEMPERATURE\nMAX11661 toc04\nTEMPERATURE (°C)GAIN ERROR (LSB)\n1109580655035205 -10-25-1012\n-2\n-40 125\nSPURIOUS-FREE DYNAMIC RANGE (SFDR) \nvs. ANALOG INPUT FREQUENCY\nMAX11661 toc07\nfIN (kHz)SFDR (dB)\n200 150 100 508789919395\n85\n0 250SIGNAL-TO-NOISE RATIO (SNR) \nvs. ANALOG INPUT FREQUENCY\nMAX11661 toc05\nfIN (kHz)SNR (dB)\n200 150 100 50727476\n70\n0 250\n______________________________________________________________________________________   17\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCs                                             Typical Operating Characteristics (continued)\n(MAX11665AUT+, T A = +25°C, unless otherwise noted.)\nSOT23 TYPICAL OPERATING CHARACTERISTICS\nSUPPLY CURRENT vs. TEMPERATURE\nMAX11661 toc10\nTEMPERATURE (°C)IVDD (mA)\n1109580655035205 -10-251.31.41.51.6\nVDD = 3.6V\nVDD = 3V\nVDD = 2.2V\n1.2\n-40 125SIGNAL-TO-NOISE AND DISTORTION RATIO\n(SINAD) vs. ANALOG INPUT FREQUENCY \nMAX11661 toc08\nfIN (kHz)SINAD (dB)\n200 150 100 50727476\n70\n0 250\nHISTOGRAM FOR 30,000 CONVERSIONS\nMAX11661 toc12\nDIGITAL CODE OUTPUTCODE COUNT\n2050 2049 2048 2047500010,00015,00020,00025,00030,00035,000\n0\n2046SIGNAL-TO-NOISE RATIO (SNR) \nvs. SUPPLY VOLTAGE (V DD) \nMAX11661 toc11\nVDD (V) SNR (dB)\n3.4 3.2 3.0 2.8 2.6 2.472737475\n71\n2.2 3.6FREQUENCY (kHz)MAGNITUDE (dB)\n200 150 100 50-100-80-60-40\nAHD2 = - 88dB-200\n-120\n0 250100kHz SINE-WAVE INPUT\nMAX11661 toc09fIN = 99.4kHz\nfS = 500ksps\nVDD = 3V \nTHD vs. INPUT RESISTANCE\nMAX11661 toc13\nRIN (I)THD (dB)\n80 60 40 20-95-90-85-80-75\nfS = 500ksps\nfIN = 250kHz\n-100\n0 100\n18   _____________________________________________________________________________________\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCs                                                                                          Pin Description                                                                                           Pin Configurations\n*CONNECT EP TO GROUND PLANE. DEVICES DO NOT OPERATE WHEN EP IS NOT CONNECTED TO GROUND!EP*TOP VIEW\n+TOP VIEW\nGND\nSCLK AIN16 CS\n5DOUTVDD\nMAX11661\nMAX11663\nMAX11665\nSOT232\n34+\nµMAX29 DOUT AIN211 0 SCLK AIN1\nOVDD AGND 38\nCHSEL REF 7\nCS VDD 6MAX11662\nMAX11664\nMAX11666 4\n5\nPINNAME FUNCTIONµMAX SOT23\n1 — AIN1Analog Input Channel 1. Single-ended analog input with respect to AGND with range of 0V to \nVREF.\n2 — AIN2Analog Input Channel 2. Single-ended analog input with respect to AGND with range of 0V to \nVREF.\n— 3 AIN Analog Input Channel. Single-ended analog input with respect to GND with range of 0V to V DD.\n— 2 GND Ground. Connect GND to the GND ground plane.\n3 — AGND Analog Ground. Connect AGND directly the GND ground plane.\n4 — REFExternal Reference Input. REF defines the signal range of the input signal AIN1/AIN2: 0V to V REF. \nThe range of V REF is 1V to V DD. Bypass REF to AGND with 10 FF || 0.1FF capacitor.\n5 1 VDDPositive Supply Voltage. Bypass V DD with a 10 FF || 0.1FF capacitor to GND. V DD range is 2.2V \nto 3.6V. For the SOT23 package, V DD also defines the signal range of the input signal AIN: 0V to \nVDD.\n6 6 CSActive-Low Chip-Select Input. The falling edge of CS samples the analog input signal, starts a \nconversion, and frames the serial-data transfer.\n7 — CHSELChannel Select. Set CHSEL high to select AIN2 for conversion. Set CHSEL low to select AIN1 for \nconversion.\n8 — OVDDDigital Interface Supply for SCLK, CS, DOUT, and CHSEL. The OVDD range is 1.5V to V DD. \nBypass OVDD with a 10 FF || 0.1FF capacitor to GND.\n9 5 DOUTThree-State Serial-Data Output. ADC conversion results are clocked out on the falling edge of \nSCLK, MSB first. See Figure 1.\n10 4 SCLKSerial-Clock Input. SCLK drives the conversion process. DOUT is updated on the falling edge of \nSCLK. See Figures 2 and 3.\n— — EPExposed Pad (µMAX Only). Connect EP directly to a solid ground plane. Devices do not operate \nwhen EP is not connected to ground!\n______________________________________________________________________________________   19\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCs                                                                                    Functional Diagrams\n                                                                            Typical Operating CircuitCDAC MUX\nREFAIN2AIN1CHSELCONTROL\nLOGIC\nSAROUTPUT\nBUFFERSCLKCSVDD OVDD\nDOUTMAX11662\nMAX11664\nMAX11666\nCDACAINCONTROL\nLOGIC\nSAROUTPUT\nBUFFERSCLKCS\nDOUTVDD\nGNDVREF = VDDMAX11661\nMAX11663\nMAX11665\nGND (EP) AGND\nVDD OVDD\nSCLK\nCPU\nDOUT\nCS\nCHSELAIN1\nSCK\nMISOAIN2\nAGND\nREF+3V VOVDD\nANALOG\nINPUTS\n+2.5VSS\nVDD\nCPU\nAINGND+3V\nANALOG\nINPUTDOUT MISOSCLK SCK\nCS SSGND (EP)MAX11662\nMAX11664\nMAX11666\nMAX11661MAX11663\nMAX11665\n20   _____________________________________________________________________________________\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCs                     Detailed Description\nThe MAX11661–MAX11666 are fast, 12-/10-/8-bit, low-\npower, single-supply ADCs. The devices operate from \na 2.2V to 3.6V supply and consume only 2.98mW \n(VDD = 2.2V) or 4.37mW (V DD = 3V). These devices \nare capable of sampling at full rate when driven by \nan 8MHz clock. The dual-channel devices provide a \nseparate digital supply input (OVDD) to power the digi -\ntal interface enabling communication with 1.5V, 1.8V, \n2.5V, or 3V digital systems.\nThe conversion result appears at DOUT, MSB first, with a \nleading zero followed by the 12-bit, 10-bit, or 8-bit result. \nA 12-bit result is followed by two trailing zeros, a 10-bit \nresult is followed by four trailing zeros, and an 8-bit result \nis followed by six trailing zeros. See Figures 1 and 5.\nThe dual-channel devices feature a dedicated refer -\nence input (REF). The input signal range for AIN1/AIN2 \nis defined as 0V to V REF with respect to AGND. The \nsingle-channel devices use V DD as the reference. The \ninput signal range of AIN is defined as 0V to V DD with \nrespect to GND.\nThese ADCs include a power-down feature allowing \nminimized power consumption at 2.5 FA/ksps for lower throughput rates. The wake-up and power-down feature \nis controlled by using the SPI interface as described in \nthe Operating Modes  section.\nSerial Interface\nThe devices feature a 3-wire serial interface that directly \nconnects to SPI, QSPI, and MICROWIRE devices without \nexternal logic. Figures 1 and 5 show the interface sig -\nnals for a single conversion frame to achieve maximum \nthroughput.\nThe falling edge of CS defines the sampling instant. \nOnce CS transitions low, the external clock signal \n(SCLK) controls the conversion.\nThe SAR core successively extracts binary-weighted bits \nin every clock cycle. The MSB appears on the data bus \nduring the 2nd clock cycle with a delay outlined in the \ntiming specifications. All extracted data bits appear suc -\ncessively on the data bus with the LSB appearing during \nthe 13th/11th/9th clock cycle for 12-/10-/8-bit operation. \nThe serial data stream of conversion bits is preceded by \na leading “zero” and succeeded by trailing “zeros.” The \ndata output (DOUT) goes into a high-impedance state \nduring the 16th clock cycle.\nFigure 5. 10-/8-Bit Timing DiagramsSCLK 12 3 45 67 89 10 11 12 13 14 15 16 16 1SAMPLE SAMPLE\nCS\nDOUT\nHIGH\nIMPEDANCEHIGH\nIMPEDANCE\nHIGH\nIMPEDANCEHIGH\nIMPEDANCE0 00 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 00\nSAMPLE SAMPLE\nSCLKCS\n12 3 45 67 89 10 11 12 13 14 15 16 16 1\nDOUT 0 00 D7 D6 D5 D4 D3 D2 D1 D0 00 00\n______________________________________________________________________________________   21\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsTo sustain the maximum sample rate, all devices have to \nbe resampled immediately after the 16th clock cycle. For \nlower sample rates, the CS falling edge can be delayed \nleaving DOUT in a high-impedance condition. Pull CS \nhigh after the 10th SCLK falling edge (see the Operating \nModes section).\nAnalog Input\nThe devices produce a digital output that corresponds to \nthe analog input voltage within the specified operating \nrange of 0V to V REF for the dual-channel devices and 0V \nto VDD for the single-channel devices.\nFigure 6 shows an equivalent circuit for the analog input \nAIN (for single-channel devices) and AIN1/AIN2 (for \ndual-channel devices). Internal protection diodes D1/D2 \nconfine the analog input voltage within the power rails \n(VDD, GND). The analog input voltage can swing from \nGND - 0.3V to V DD + 0.3V without damaging the device. \nThe electric load presented to the external stage driv -\ning the analog input varies depending on which mode \nthe ADC is in: track mode vs. conversion mode. In track \nmode, the internal sampling capacitor C S (16pF) has to \nbe charged through the resistor R (R = 50 I) to the input \nvoltage. For faithful sampling of the input, the capacitor \nvoltage on C S has to settle to the required accuracy dur -\ning the track time. The source impedance of the external driving stage in \nconjunction with the sampling switch resistance affects \nthe settling performance. The THD vs. Input Resistance \ngraph in the Typical Operating Characteristics shows \nTHD sensitivity as a function of the signal source imped -\nance. Keep the source impedance at a minimum for \nhigh-dynamic-performance applications. Use a high-\nperformance op amp such as the MAX4430 to drive the \nanalog input, thereby decoupling the signal source and \nthe ADC.\nWhile the ADC is in conversion mode, the sampling \nswitch is open presenting a pin capacitance, C P (CP \n= 5pF), to the driving stage. See the Applications \nInformation  section for information on choosing an \nappropriate buffer for the ADC.\nADC Transfer Function\nThe output format is straight binary. The code transi -\ntions midway between successive integer LSB values \nsuch as 0.5 LSB, 1.5 LSB, etc. The LSB size for single-\nchannel devices is V DD/2n and for dual-channel devices \nis VREF/2n, where n is the resolution. The ideal transfer \ncharacteristic is shown in Figure 10.\nOperating Modes\nThe ICs offer two modes of operation: normal mode and \npower-down mode. The logic state of the CS signal \nduring a conversion activates these modes. The power-\ndown mode can be used to optimize power dissipation \nwith respect to sample rate.\nNormal Mode\nIn normal mode, the devices are powered up at all times, \nthereby achieving their maximum throughput rates. \nFigure 7 shows the timing diagram of these devices in \nnormal mode. The falling edge of CS samples the analog \ninput signal, starts a conversion, and frames the serial-\ndata transfer.\nFigure 6. Analog Input Circuit\nFigure 7. Normal ModeCPAIN1/AIN2VDD\nAIN\nD2D1\nRCSSWITCH CLOSED IN TRACK MODE\nSWITCH OPEN IN CONVERSION MODE\n12345678 91 01 11 21 31 41 51 6 SCLKPULL CS HIGH AFTER THE 10TH SCLK FALLING EDGE KEEP CS LOW UNTIL AFTER THE 10TH SCLK FALLING EDGE \nCS\nDOUT VALID DATAHIGH\nIMPEDANCEHIGH\nIMPEDANCE\n22   _____________________________________________________________________________________\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsTo remain in normal mode, keep CS low until the falling \nedge of the 10th SCLK cycle. Pulling CS high after the \n10th SCLK falling edge keeps the part in normal mode. However, pulling CS high before the 10th SCLK falling \nedge terminates the conversion, DOUT goes into high-\nimpedance mode, and the device enters power-down \nmode. See Figure 8.\nPower-Down Mode \nIn power-down mode, all bias circuitry is shut down \ndrawing typically only 1.3 FA of leakage current. To save \npower, put the device in power-down mode between \nconversions. Using the power-down mode between \nconversions is ideal for saving power when sampling the \nanalog input infrequently.\nEntering Power-Down Mode\nTo enter power-down mode, drive CS high between the \n2nd and 10th falling edges of SCLK (see Figure 8). By \npulling CS high, the current conversion terminates and \nDOUT enters high impedance.\nExiting Power-Down Mode\nTo exit power-down mode, implement one dummy con -\nversion by driving CS low for at least 10 clock cycles \n(see Figure 9). The data on DOUT is invalid during this \ndummy conversion. The first conversion following the \ndummy cycle contains a valid conversion result.\nThe power-up time equals the duration of the dummy \ncycle, and is dependent on the clock frequency. The \npower-up time for 500ksps operation (8MHz SCLK) is 2 Fs.Figure 8. Entering Power-Down Mode\nFigure 9. Exiting Power-Down Mode\nFigure 10. ADC Transfer Function12345678 91 01 11 21 31 41 51 6\nHIGH\nIMPEDANCE INVALID\nDATASCLKCS\nDOUT\nINVALID  DATA OR HIGH IMPEDANCE HIGH IMPEDANCEPULL CS HIGH AFTER THE 2ND AND BEFORE THE 10TH SCLK FALLING EDGE  \n12 34 56 78 91 01 11 21 31 41 51 6N 12 34 56 78 91 01 11 21 31 41 51 6\nHIGH\nIMPEDANCEHIGH\nIMPEDANCEHIGH\nIMPEDANCESCLKCS\nDOUT INVALID  DATA (DUMMY CONVERSION) VALID  DATA\nFS - 1.5 x LSBOUTPUT CODE\nANALOG\nINPUT (LSB)111...111\n111...110\n111...101\n0 123 2n-22n-12n000...000000...001000...010\nFULL SCALE (FS):\nAIN1/AIN2 = REF (TDFN, µMAX)\nAIN = V DD (SOT23)\nn = RESOLUTION\n______________________________________________________________________________________   23\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsSupply Current vs. Sampling Rate \nFor applications requiring lower throughput rates, the \nuser can reduce the clock frequency (f SCLK ) to lower \nthe sample rate. Figure 11 shows the typical supply \ncurrent (I VDD) as a function of sample rate (f S) for the \n500ksps devices. The part operates in normal mode and is never powered down. The user can also power down \nthe ADC between conversions by using the power-down \nmode. Figure 12 shows for the 500ksps device that as \nthe sample rate is reduced, the device remains in the \npower-down state longer and the average supply cur -\nrent (I VDD) drops accordingly. \nFigure 11. Supply Current vs. Sample Rate (Normal Operating \nMode)Figure 12. Supply Current vs. Sample Rate (Device Powered \nDown Between Conversions)SUPPLY CURRENT vs. SAMPLING RATE\nSAMPLING RATE (ksps)IVDD (mA)\n400 300 200 1000.51.01.52.0\nVDD = 3V\nfSCLK  = VARIABLE\n16 CYCLES/CONVERSIONS\n0\n0 500SUPPLY CURRENT vs. SAMPLING RATE\nSAMPLING RATE (ksps)IVDD (mA)\n140 120 100 80 60 40 200.51.01.5\nVDD = 3V\nfSCLK  = 8MHz\n0\n0 160\n24   _____________________________________________________________________________________\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsFigure 13. Channel Select Timing DiagramDual-Channel Operation\nThe MAX11662/MAX11664/MAX11666 feature dual-input \nchannels. These devices use a channel-select (CHSEL) \ninput to select between analog input AIN1 (CHSEL = 0) \nor AIN2 (CHSEL = 1). As shown in Figure 13, the CHSEL \nsignal is required to change between the 2nd and 12th \nclock cycle within a regular conversion to guarantee \nproper switching between channels.\n14-Cycle Conversion Mode\nThe ICs can operate with 14 cycles per conversion. \nFigure 14 shows the corresponding timing diagram. \nObserve that DOUT does not go into high-impedance \nmode. Also, observe that t ACQ needs to be sufficiently \nlong to guarantee proper settling of the analog input \nvoltage. See the Electrical Characteristics table for t ACQ \nrequirements and the Analog Input  section for a descrip -\ntion of the analog inputs.               Applications Information\nLayout, Grounding, and Bypassing\nFor best performance, use PCBs with a solid ground \nplane. Ensure that digital and analog signal lines are \nseparated from each other. Do not run analog and digital \n(especially clock) lines parallel to one another or digital \nlines underneath the ADC package. Noise in the V DD \npower supply, OVDD, and REF affects the ADC’s perfor -\nmance. Bypass the V DD, OVDD, and REF to ground with \n0.1FF and 10 FF bypass capacitors. Minimize capacitor \nlead and trace lengths for best supply-noise rejection.\nChoosing an Input Amplifier\nIt is important to match the settling time of the input \namplifier to the acquisition time of the ADC. The conver -\nsion results are accurate when the ADC samples the \ninput signal for an interval longer than the input signal’s \nworst-case settling time. By definition, settling time is \nthe interval between the application of an input voltage \nstep and the point at which the output signal reaches \nFigure 14. 14-Clock Cycle Operation1\nDATA CHANNEL AIN1 DATA CHANNEL AIN2SCLK\nCHSEL\nDOUTCS\n23456 78 91 01 11 21 31 41 51 6 123456 78 91 01 11 21 31 41 51 6\n1\nDOUTSCLK\n(MSB)SAMPLE SAMPLE\n1/fSAMPLEtACQ\ntCONVERTCS\n234\nD10 D1156 78 91 01 11 21 31 41\nD9 D8 D7 D6 D5 D4 D3 D2 D1 D0 00 0\n______________________________________________________________________________________   25\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCsand stays within a given error band centered on the \nresulting steady-state amplifier output level. The  ADC \ninput sampling capacitor charges during the sampling \ncycle, referred to as the acquisition period. During this \nacquisition period, the settling time is affected by the \ninput resistance and the input sampling capacitance. \nThis error can be estimated by looking at the settling of \nan RC time constant using the input capacitance and \nthe source impedance over the acquisition time period.\nFigure 15 shows a typical application circuit. The \nMAX4430, offering a settling time of 37ns at 16 bits, is \nan excellent choice for this application. See the THD \nvs. Input Resistance graph in the Typical Operating \nCharacteristics .Choosing a Reference\nFor devices using an external reference, the choice of \nthe reference determines the output accuracy of the \nADC. An ideal voltage reference provides a perfect initial \naccuracy and maintains the reference voltage indepen -\ndent of changes in load current, temperature, and time. \nConsiderations in selecting a reference include initial \nvoltage accuracy, temperature drift, current source, \nsink capability, quiescent current, and noise. Figure  15 \nshows a typical application circuit using the MAX6126 \nto provide the reference voltage. The MAX6033 and \nMAX6043 are also excellent choices.\nFigure 15. Typical Application CircuitMAX11662\nMAX11664\nMAX11666\nMAX6126OVDDVOVDD 3V\nSCLK\nCPUDOUT\nCHSELSCK\nMISO\nCS SS0.1µF\n1µF10µF\n0.1µFAGND\nAIN1AIN1\nVDC4\n15\n2\n23\nAIN2VDD\n72\n16\n4\n310µF\n0.1µF0.1µF0.1µF+5V\n-5V470pF\nC0G CAPACITOR10I500I\n470pF\nC0G CAPACITOR\n10µF\n+5V10µF\n0.1µF0.1µF 10µF\nREF\nOUTF IN\nNROUTS\nGNDS\nGNDEPMAX4430\nAIN2\nVDC4\n15\n30.1µF+5V\n-5V10I10µF\n0.1µF 10µFMAX4430500I500I\n500I100pF C0G\n100pF C0G\n26   _____________________________________________________________________________________\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCs                                    Definitions\nIntegral Nonlinearity\nIntegral nonlinearity (INL) is the deviation of the values \non an actual transfer function from a straight line. For \nthese devices, the straight line is a line drawn between \nthe end points of the transfer function after offset and \ngain errors are nulled. \nDifferential Nonlinearity\nDifferential nonlinearity (DNL) is the difference between \nan actual step width and the ideal value of 1 LSB. A DNL \nerror specification of ±1 LSB or less guarantees no mis-\nsing codes and a monotonic transfer function.\nOffset Error \nThe deviation of the first code transition (00 . . . 000) to \n(00 . . . 001) from the ideal, that is, AGND + 0.5 LSB. \nGain Error \nThe deviation of the last code transition (111 . . . 110) to \n(111 . . . 111) from the ideal after adjusting for the offset \nerror, that is, V REF - 1.5 LSB. \nAperture Jitter\nAperture jitter (t AJ) is the sample-to-sample variation in \nthe time between the samples.\nAperture Delay\nAperture delay (t AD) is the time between the falling edge \nof sampling clock and the instant when an actual sample \nis taken.\nSignal-to-Noise Ratio (SNR)\nSNR is a dynam ic figure  of merit that indicates the con -\nverter’s noise performance. For a waveform perfectly \nreconstructed from digital samples, the theoretical maxi -\nmum SNR is the ratio of the full-scale analog input (RMS \nvalue) to the RMS quantization error (residual error). \nThe ideal, theoretical minimum analog-to-digital noise \nis caused by quantization error only and results directly \nfrom the ADC’s resolution (N bits):\nSNR (dB) (MAX) = (6.02 x N + 1.76) (dB)\nIn reality, there are other noise sources such as thermal \nnoise, reference noise, and clock jitter that also degrade \nSNR. SNR is computed by taking the ratio of the RMS \nsignal to the RMS noise. RMS noise includes all spectral \ncomponents to the Nyquist frequency excluding the \nfundamental, the first five harmonics, and the DC offset.Signal-to-Noise Ratio and Distortion \n(SINAD)\nSINAD is a dynami c figure  of merit that indicates the \nconverter’s noise and distortion performance. SINAD \nis computed by taking the ratio of the RMS signal to \nthe RMS noise plus distortion. RMS noise plus distor -\ntion includes all spectral components to the Nyquist \nfrequency excluding the fundamental and the DC offset:\n.\n( )RMS\nRMSSIGNALSINAD(dB) 20 logNOISE DISTORTION\uf8ee\uf8f9\n= × \uf8ef\uf8fa+\uf8ef\uf8fa\uf8f0\uf8fb\nTotal Harmonic Distortion\nTotal harmonic distortion (THD) is the ratio of the RMS \nsum of the first five harmonics of the input signal to the \nfundamental itself. This is expressed as:\n2222\n2345\n1VVVVTHD 20 log\nV\uf8eb\uf8f6+++\uf8ec\uf8f7= ×\uf8ec\uf8f7\uf8ec\uf8f7\uf8ed\uf8f8\nwhere V 1 is the fundamental amplitude and V 2–V5 are \nthe amplitudes of the 2nd- through 5th-order harmonics.\nSpurious-Free Dynamic Range (SFDR)\nSFDR is a dynam ic figure of merit that indicates the low -\nest usable input signal amplitude. SFDR is the ratio of \nthe RMS amplitude of the fundamental (maximum signal \ncomponent) to the RMS value of the next largest spuri -\nous component, excluding DC offset. SFDR is specified \nin decibels with respect to the carrier (dBc).\nFull-Power Bandwidth\nFull-power bandwidth is the frequency at which the input \nsignal amplitude attenuates by 3dB for a full-scale input.\nFull-Linear Bandwidth\nFull-linear bandwidth is the frequency at which the \nsignal-to-noise ratio and distortion (SINAD) is equal to a \nspecified value.\nIntermodulation Distortion\nAny device with nonlinearities creates distortion prod -\nucts when two sine waves at two different frequencies \n(f1 and f 2) are applied into the device. Intermodulation \ndistortion (IMD) is the total power of the IM2 to IM5 inter -\nmodulation products to the Nyquist frequency relative to \nthe total input power of the two input tones, f 1 and f 2. The \nindividual input tone levels are at -6dBFS .\n______________________________________________________________________________________   27\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCs                          Chip Information\nPROCESS: CMOS                     Package Information\nFor the latest package outline information and land patterns \n(footprints), go to www.maxim-ic.com/packages . Note that a \n“+”, “#”, or “-” in the package code indicates RoHS status only. \nPackage drawings may show a different suffix character, but \nthe drawing pertains to the package regardless of RoHS status.\nPACKAGE \nTYPEPACKAGE \nCODEOUTLINE \nNO.LAND \nPATTERN \nNO.\n10 µMAX U10E+3 21-0109 90-0148\n6 SOT23 U6+1 21-0058 90-0175\nMaxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. \nMaxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical \nCharacteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.\n28                              Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA  94086 408-737-7600\n© 2012 Maxim Integrated Products  Maxim is a registered trademark of Maxim Integrated Products, Inc.\nMAX11661–MAX11666500ksps, Low-Power,  \nSerial 12-/10-/8-Bit ADCs                                                                                  Revision History\nREVISION\nNUMBERREVISION\nDATEDESCRIPTIONPAGES\nCHANGED\n0 11/10 Initial release —\n1 1/11 Released the MAX11663 and updated Figures 11 and 12. 1, 23\n2 6/11Released the MAX11662/MAX11664/MAX11666. Updated the Electrical \nCharacteristics .1–14\n3 11/11 Updated the Electrical Characteristics , Figures 13 and 15.4, 5, 6, 8, 10, \n12, 14, 24, 25\n4 1/12 Updated Ordering Information . 1\n5 4/12 Corrected the Aperture Delay in the Electrical Characteristics 3\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Analog Devices Inc.:   \n\xa0 MAX11661AUT+T\n'}]
!==============================================================================!
### Component Summary: MAX11661AUT+T

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (VDD): 2.2V to 3.6V
  - Digital I/O Supply Voltage (OVDD): 1.5V to VDD

- **Current Ratings:**
  - Supply Current (Full-Power Mode): 1.67 mA (typical)
  - Power-Down Current: 1.3 µA (typical)

- **Power Consumption:**
  - Power Consumption: 2.98 mW (at VDD = 2.2V) or 4.37 mW (at VDD = 3V)

- **Operating Temperature Range:**
  - -40°C to +125°C

- **Package Type:**
  - 6-Pin SOT23

- **Special Features or Notes:**
  - 8-bit resolution
  - 500 ksps conversion rate
  - SPI/QSPI/MICROWIRE-compatible serial interface
  - Power-down mode for low power consumption
  - External reference input for dual-channel devices

- **Moisture Sensitive Level (JEDEC J-STD-020E):**
  - Level 1 (not moisture sensitive)

### Description of the Component:
The MAX11661AUT+T is a low-power, 8-bit analog-to-digital converter (ADC) designed for high-speed data acquisition applications. It features a compact design and operates on a single supply voltage ranging from 2.2V to 3.6V. The device is capable of sampling at a rate of 500 ksps and includes a serial interface that allows direct connection to various digital systems without the need for additional logic.

### Typical Applications:
The MAX11661AUT+T is suitable for a variety of applications, including:
- **Data Acquisition:** Ideal for capturing analog signals in various systems.
- **Portable Data Logging:** Its low power consumption makes it suitable for battery-operated devices.
- **Medical Instrumentation:** Can be used in devices that require precise analog signal measurement.
- **Battery-Operated Systems:** Designed for applications where power efficiency is critical.
- **Communication Systems:** Useful in systems that require fast and accurate data conversion.

This ADC is particularly advantageous in scenarios where space is limited and power efficiency is paramount, making it a versatile choice for modern electronic designs.