Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr 22 21:59:37 2025
| Host         : RB17 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |              48 |            7 |
| No           | Yes                   | No                     |             178 |           31 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |             448 |           88 |
| Yes          | Yes                   | No                     |             128 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+---------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal             |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG | inst/Test_Block/Out/mux1_out[3]       |                     |                1 |              2 |
|  clk_IBUF_BUFG | inst/Test_Block/Out/mux1_out[1]       |                     |                1 |              2 |
|  clk_IBUF_BUFG | inst/Test_Block/Out/mux1_out[0]       |                     |                1 |              2 |
|  clk_IBUF_BUFG | inst/Test_Block/Out/mux1_out[2]       |                     |                1 |              2 |
|  clk_IBUF_BUFG |                                       |                     |                6 |             18 |
|  clk_IBUF_BUFG |                                       | inst/inst_reg/SR[0] |                5 |             36 |
| ~s_clk_BUFG    | inst/Data_Mem/data_mem                | inst/inst_reg/SR[0] |               11 |             64 |
| ~s_clk_BUFG    | inst/Data_Mem/data_mem[0][31]_i_1_n_0 | inst/inst_reg/SR[0] |               11 |             64 |
| ~s_clk_BUFG    | inst/inst_reg/regfile[11][31]_i_1_n_0 | inst/inst_reg/SR[0] |               17 |             64 |
| ~s_clk_BUFG    | inst/inst_reg/regfile[9][31]_i_1_n_0  | inst/inst_reg/SR[0] |               12 |             64 |
| ~s_clk_BUFG    | inst/inst_reg/regfile[8][31]_i_1_n_0  | inst/inst_reg/SR[0] |               12 |             64 |
| ~s_clk_BUFG    | inst/inst_reg/regfile[3][31]_i_1_n_0  | inst/inst_reg/SR[0] |                9 |             64 |
| ~s_clk_BUFG    | inst/inst_reg/regfile[2][31]_i_1_n_0  | inst/inst_reg/SR[0] |               11 |             64 |
| ~s_clk_BUFG    | inst/inst_reg/regfile[1][31]_i_1_n_0  | inst/inst_reg/SR[0] |                9 |             64 |
| ~s_clk_BUFG    | inst/inst_reg/regfile[10][31]_i_1_n_0 | inst/inst_reg/SR[0] |               18 |             64 |
|  s_clk_BUFG    |                                       | inst/inst_reg/SR[0] |               33 |            190 |
+----------------+---------------------------------------+---------------------+------------------+----------------+


