# ğŸŒ **Day 4 â€“ CMOS Inverter Noise Margin / Robustness Analysis (Sky130)**

---

## ğŸ§  **Introduction / Background**

In this experiment, we evaluate **noise margins (NML, NMH)** of a **CMOS inverter** using the **Sky130 PDK**.

Goals:

* Determine the inverter **logic levels**: VIL, VIH, VOL, VOH
* Compute **Noise Margins**:

  * NML = VIL âˆ’ VOL
  * NMH = VOH âˆ’ VIH
* Analyze **circuit robustness** under input variations
* Understand the relationship to **STA timing and reliability**

---

## âš™ï¸ **SPICE Netlist**

```spice
*******************************************************
* ğŸ“ File: inverter_noise_margin_day4.spice
* ğŸ“— Purpose: CMOS Inverter Noise Margin / Robustness Analysis
* ğŸ“š PDK: sky130_fd_pr (1.8 V devices)
*******************************************************

* === Model Description ===
.param temp=27

* === Include Sky130 model files ===
.lib "sky130_fd_pr/models/sky130.lib.spice" tt

* === Netlist Description ===
XM1 out in vdd vdd sky130_fd_pr__pfet_01v8 w=1 l=0.15
XM2 out in 0 0 sky130_fd_pr__nfet_01v8 w=0.36 l=0.15

Cload out 0 50fF

Vdd vdd 0 1.8V
Vin in 0 1.8V

* === Simulation Commands ===
.op
.dc Vin 0 1.8 0.01

.control
run
setplot dc1
display
.endc

.end
```

> ğŸ”¹ This DC sweep generates the **VTC (Vout vs Vin)** needed for noise margin extraction.

---

## ğŸ“Š **Plots & Figures**

* **Vout vs Vin** (VTC curve)
* Identify the points:

  * **VIL** â†’ Maximum input considered logic LOW (slope = âˆ’1 lower region)
  * **VIH** â†’ Minimum input considered logic HIGH (slope = âˆ’1 upper region)
  * **VOL** â†’ Output LOW at Vin = VIL
  * **VOH** â†’ Output HIGH at Vin = VIH

### ğŸ“ Annotated ngspice screenshot 
<img width="1920" height="1080" alt="day4_inv_noisemargin_wp1_wn036" src="https://github.com/user-attachments/assets/36fe65c0-2ed3-4ce4-9cba-9755b8f08f80" />
<img width="1754" height="1006" alt="day_4_inverter_noise_margin" src="https://github.com/user-attachments/assets/5e9c4d4f-39be-4418-b7ef-40a24fabb33d" />

---

## ğŸ“‹ **Tabulated Results**

| Parameter | Description        | Value          |
| --------- | ------------------ | -------------- |
| **VIL**   | Max input LOW      | [your value] V |
| **VIH**   | Min input HIGH     | [your value] V |
| **VOL**   | Output LOW at VIL  | [your value] V |
| **VOH**   | Output HIGH at VIH | [your value] V |
| **NML**   | Noise Margin Low   | [your value] V |
| **NMH**   | Noise Margin High  | [your value] V |

*(Replace `[your value]` with simulation results.)*

---

## ğŸ” **Observations / Analysis**

* NML and NMH quantify **logic robustness** against input noise.
* Larger noise margins â†’ **more tolerant inverter**, less prone to misinterpretation.
* **Transistor sizing (Wp/Wn)** affects Vm â†’ shifts VIH/VIL â†’ changes noise margins.
* Useful for **STA and design verification**, ensuring reliable operation under variations.

---

## ğŸ **Conclusions**

* Noise margins are key to **digital inverter reliability**.
* Proper VTC analysis ensures **robust logic levels** and **stable operation**.
* W/L ratio adjustments can improve **robustness** and help meet **STA timing and noise specifications**.

---

## ğŸ“š **References**

* Sky130 PDK Documentation
* CMOS & MOSFET textbooks
* GitHub: [Sky130CircuitDesignWorkshop](https://github.com/kunalg123/sky130CircuitDesignWorkshop)

---
