#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 22 18:31:45 2019
# Process ID: 29108
# Current directory: D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/FPGA/hand_G/BPNN_return/BPNN_return'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/hand_G/xy/vga640x480_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/hand_G/BPNN_return'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/hand_G/xy/VGA_IP/ip_repo/vga640x480_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 366.129 ; gain = 58.754
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 486.410 ; gain = 113.359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1295]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1296]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (8#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-6157] synthesizing module 'design_1_bpnn_0_1' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_bpnn_0_1/synth/design_1_bpnn_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'bpnn' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:12]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state26 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state27 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state28 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state29 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state30 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 27'b100000000000000000000000000 
	Parameter C_S_AXI_CTRLS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRLS_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRLS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:94]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:977]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:980]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:982]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:985]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:988]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:990]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:993]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'bpnn_iw_V_0' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_0.v:43]
	Parameter DataWidth bound to: 19 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_iw_V_0_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_0.v:9]
	Parameter DWIDTH bound to: 19 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_0.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_iw_V_0_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_iw_V_0_rom' (9#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_iw_V_0' (10#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_0.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_iw_V_1' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_1.v:43]
	Parameter DataWidth bound to: 19 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_iw_V_1_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_1.v:9]
	Parameter DWIDTH bound to: 19 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_1.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_iw_V_1_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_iw_V_1_rom' (11#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_iw_V_1' (12#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_iw_V_2' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_2.v:43]
	Parameter DataWidth bound to: 19 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_iw_V_2_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_2.v:9]
	Parameter DWIDTH bound to: 19 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_2.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_iw_V_2_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_iw_V_2_rom' (13#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_iw_V_2' (14#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_2.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_iw_V_3' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_3.v:43]
	Parameter DataWidth bound to: 19 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_iw_V_3_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_3.v:9]
	Parameter DWIDTH bound to: 19 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_3.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_iw_V_3_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_3.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_iw_V_3_rom' (15#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_iw_V_3' (16#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_3.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_iw_V_4' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_4.v:43]
	Parameter DataWidth bound to: 19 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_iw_V_4_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_4.v:9]
	Parameter DWIDTH bound to: 19 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_4.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_iw_V_4_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_iw_V_4_rom' (17#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_iw_V_4' (18#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_4.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_iw_V_5' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_5.v:43]
	Parameter DataWidth bound to: 19 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_iw_V_5_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_5.v:9]
	Parameter DWIDTH bound to: 19 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_5.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_iw_V_5_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_5.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_iw_V_5_rom' (19#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_iw_V_5' (20#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_5.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_iw_V_6' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_6.v:43]
	Parameter DataWidth bound to: 19 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_iw_V_6_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_6.v:9]
	Parameter DWIDTH bound to: 19 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_6.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_iw_V_6_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_6.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_iw_V_6_rom' (21#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_iw_V_6' (22#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_6.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_iw_V_7' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_7.v:43]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_iw_V_7_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_7.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_7.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_iw_V_7_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_7.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_iw_V_7_rom' (23#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_iw_V_7' (24#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_7.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_hid1_b_V' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_hid1_b_V.v:43]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_hid1_b_V_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_hid1_b_V.v:9]
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_hid1_b_V.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_hid1_b_V_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_hid1_b_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_hid1_b_V_rom' (25#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_hid1_b_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_hid1_b_V' (26#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_hid1_b_V.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_0' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_0.v:43]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_0_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_0.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_0.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_0_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_0_rom' (27#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_0' (28#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_0.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_1' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_1.v:43]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_1_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_1.v:9]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_1.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_1_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_1_rom' (29#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_1' (30#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_2' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_2.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_2_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_2.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_2.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_2_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_2_rom' (31#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_2' (32#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_2.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_3' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_3.v:43]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_3_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_3.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_3.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_3_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_3.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_3_rom' (33#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_3' (34#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_3.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_4' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_4.v:43]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_4_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_4.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_4.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_4_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_4_rom' (35#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_4' (36#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_4.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_5' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_5.v:43]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_5_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_5.v:9]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_5.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_5_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_5.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_5_rom' (37#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_5' (38#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_5.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_6' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_6.v:43]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_6_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_6.v:9]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_6.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_6_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_6.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_6_rom' (39#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_6' (40#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_6.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_7' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_7.v:43]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_7_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_7.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_7.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_7_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_7.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_7_rom' (41#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_7' (42#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_7.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_8' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_8.v:43]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_8_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_8.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_8.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_8_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_8.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_8_rom' (43#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_8' (44#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_8.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_9' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_9.v:43]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_9_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_9.v:9]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_9.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_9_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_9.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_9_rom' (45#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_9' (46#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_9.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_10' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_10.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_10_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_10.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_10.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_10_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_10.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_10_rom' (47#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_10.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_10' (48#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_10.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_11' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_11.v:43]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_11_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_11.v:9]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_11.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_11_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_11.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_11_rom' (49#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_11.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_11' (50#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_11.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_12' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_12.v:43]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_12_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_12.v:9]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_12.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_12_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_12.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_12_rom' (51#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_12.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_12' (52#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_12.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_13' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_13.v:43]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_13_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_13.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_13.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_13_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_13.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_13_rom' (53#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_13.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_13' (54#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_13.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_14' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_14.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_14_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_14.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_14.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_14_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_14.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_14_rom' (55#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_14.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_14' (56#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_14.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_15' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_15.v:43]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_15_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_15.v:9]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_15.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_15_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_15.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_15_rom' (57#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_15.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_15' (58#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_15.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_16' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_16.v:43]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_16_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_16.v:9]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_16.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_16_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_16.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_16_rom' (59#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_16.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_16' (60#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_16.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_17' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_17.v:43]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_17_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_17.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_17.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_17_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_17.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_17_rom' (61#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_17.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_17' (62#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_17.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_18' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_18.v:43]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_18_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_18.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_18.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_18_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_18.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_18_rom' (63#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_18.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_18' (64#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_18.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_19' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_19.v:43]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_lw_V_19_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_19.v:9]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_19.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_lw_V_19_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_19.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_19_rom' (65#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_19.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_lw_V_19' (66#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_19.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_output_b_V' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_output_b_V.v:43]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_output_b_V_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_output_b_V.v:9]
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_output_b_V.v:21]
INFO: [Synth 8-3876] $readmem data file './bpnn_output_b_V_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_output_b_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_output_b_V_rom' (67#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_output_b_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_output_b_V' (68#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_output_b_V.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_CTRLS_s_axi' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_CTRLS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_AP_RETURN_0 bound to: 7'b0010000 
	Parameter ADDR_THU_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_THU_CTRL bound to: 7'b0011100 
	Parameter ADDR_IND_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_IND_CTRL bound to: 7'b0100100 
	Parameter ADDR_MID_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_MID_CTRL bound to: 7'b0101100 
	Parameter ADDR_RIN_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_RIN_CTRL bound to: 7'b0110100 
	Parameter ADDR_LIT_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_LIT_CTRL bound to: 7'b0111100 
	Parameter ADDR_ACC_X_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_ACC_X_CTRL bound to: 7'b1000100 
	Parameter ADDR_ACC_Y_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_ACC_Y_CTRL bound to: 7'b1001100 
	Parameter ADDR_ACC_Z_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_ACC_Z_CTRL bound to: 7'b1010100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_CTRLS_s_axi.v:250]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_CTRLS_s_axi' (69#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_CTRLS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'bpnn_output_V' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_output_V.v:46]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_output_V_ram' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_output_V.v:9]
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_output_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_output_V_ram' (70#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_output_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_output_V' (71#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_output_V.v:46]
INFO: [Synth 8-6157] synthesizing module 'bpnn_hid1_trans_djbC' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_hid1_trans_djbC.v:62]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_hid1_trans_djbC_ram' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_hid1_trans_djbC.v:9]
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_hid1_trans_djbC.v:26]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_hid1_trans_djbC_ram' (72#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_hid1_trans_djbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_hid1_trans_djbC' (73#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_hid1_trans_djbC.v:62]
INFO: [Synth 8-6157] synthesizing module 'bpnn_out_trans_dikbM' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_out_trans_dikbM.v:62]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_out_trans_dikbM_ram' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_out_trans_dikbM.v:9]
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_out_trans_dikbM.v:26]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_out_trans_dikbM_ram' (74#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_out_trans_dikbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_out_trans_dikbM' (75#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_out_trans_dikbM.v:62]
INFO: [Synth 8-6157] synthesizing module 'bpnn_hid1_out_V' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_hid1_out_V.v:66]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_hid1_out_V_ram' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_hid1_out_V.v:9]
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_hid1_out_V.v:27]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_hid1_out_V_ram' (76#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_hid1_out_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_hid1_out_V' (77#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_hid1_out_V.v:66]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_f' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:36]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_f_poly_cobkb' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_cobkb.v:43]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sigmoid_f_poly_cobkb_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_cobkb.v:9]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_cobkb.v:21]
INFO: [Synth 8-3876] $readmem data file './sigmoid_f_poly_cobkb_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_cobkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_f_poly_cobkb_rom' (78#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_cobkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_f_poly_cobkb' (79#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_cobkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_f_poly_cocud' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_cocud.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sigmoid_f_poly_cocud_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_cocud.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_cocud.v:21]
INFO: [Synth 8-3876] $readmem data file './sigmoid_f_poly_cocud_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_cocud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_f_poly_cocud_rom' (80#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_cocud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_f_poly_cocud' (81#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_cocud.v:43]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_f_poly_codEe' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_codEe.v:43]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sigmoid_f_poly_codEe_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_codEe.v:9]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_codEe.v:21]
INFO: [Synth 8-3876] $readmem data file './sigmoid_f_poly_codEe_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_codEe.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_f_poly_codEe_rom' (82#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_codEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_f_poly_codEe' (83#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_codEe.v:43]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_f_poly_coeOg' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_coeOg.v:43]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sigmoid_f_poly_coeOg_rom' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_coeOg.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_coeOg.v:21]
INFO: [Synth 8-3876] $readmem data file './sigmoid_f_poly_coeOg_rom.dat' is read successfully [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_coeOg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_f_poly_coeOg_rom' (84#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_coeOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_f_poly_coeOg' (85#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_coeOg.v:43]
INFO: [Synth 8-6157] synthesizing module 'bpnn_mul_48s_18nsfYi' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_48s_18nsfYi.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 48 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_mul_48s_18nsfYi_MulnS_0' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_48s_18nsfYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mul_48s_18nsfYi_MulnS_0' (86#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_48s_18nsfYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mul_48s_18nsfYi' (87#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_48s_18nsfYi.v:29]
INFO: [Synth 8-6157] synthesizing module 'bpnn_mul_mul_18nsg8j' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_18nsg8j.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_mul_mul_18nsg8j_DSP48_0' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_18nsg8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mul_mul_18nsg8j_DSP48_0' (88#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_18nsg8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mul_mul_18nsg8j' (89#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_18nsg8j.v:14]
INFO: [Synth 8-6157] synthesizing module 'bpnn_mul_mul_16s_hbi' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_16s_hbi.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_mul_mul_16s_hbi_DSP48_1' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_16s_hbi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mul_mul_16s_hbi_DSP48_1' (90#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_16s_hbi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mul_mul_16s_hbi' (91#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_16s_hbi.v:14]
INFO: [Synth 8-6157] synthesizing module 'bpnn_mul_mul_17nsibs' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_17nsibs.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_mul_mul_17nsibs_DSP48_2' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_17nsibs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mul_mul_17nsibs_DSP48_2' (92#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_17nsibs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mul_mul_17nsibs' (93#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_17nsibs.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:781]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_f' (94#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:10]
INFO: [Synth 8-6157] synthesizing module 'bpnn_fpext_32ns_6lbW' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_fpext_32ns_6lbW.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bpnn_ap_fpext_0_no_dsp_32' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/ip/bpnn_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'd:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/ip/bpnn_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'bpnn_ap_fpext_0_no_dsp_32' (105#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/ip/bpnn_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_fpext_32ns_6lbW' (106#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_fpext_32ns_6lbW.v:11]
INFO: [Synth 8-6157] synthesizing module 'bpnn_mul_mul_20s_mb6' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_mul_mul_20s_mb6_DSP48_3' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mul_mul_20s_mb6_DSP48_3' (107#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mul_mul_20s_mb6' (108#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:14]
INFO: [Synth 8-6157] synthesizing module 'bpnn_mac_muladd_2ncg' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mac_muladd_2ncg.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 37 - type: integer 
	Parameter dout_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_mac_muladd_2ncg_DSP48_4' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mac_muladd_2ncg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mac_muladd_2ncg_DSP48_4' (109#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mac_muladd_2ncg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mac_muladd_2ncg' (110#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mac_muladd_2ncg.v:34]
INFO: [Synth 8-6157] synthesizing module 'bpnn_mac_muladd_1ocq' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mac_muladd_1ocq.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 39 - type: integer 
	Parameter dout_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_mac_muladd_1ocq_DSP48_5' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mac_muladd_1ocq.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mac_muladd_1ocq_DSP48_5' (111#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mac_muladd_1ocq.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mac_muladd_1ocq' (112#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mac_muladd_1ocq.v:34]
INFO: [Synth 8-6157] synthesizing module 'bpnn_mac_muladd_1pcA' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mac_muladd_1pcA.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 39 - type: integer 
	Parameter dout_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bpnn_mac_muladd_1pcA_DSP48_6' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mac_muladd_1pcA.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mac_muladd_1pcA_DSP48_6' (113#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mac_muladd_1pcA.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mac_muladd_1pcA' (114#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mac_muladd_1pcA.v:34]
INFO: [Synth 8-6157] synthesizing module 'bpnn_mac_muladd_1qcK' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mac_muladd_1qcK.v:34]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 39 - type: integer 
	Parameter dout_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mac_muladd_1qcK_DSP48_7' (115#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mac_muladd_1qcK.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bpnn_mac_muladd_1qcK' (116#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mac_muladd_1qcK.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:3918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:3920]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:3922]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:3924]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:3926]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:3928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:3930]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:3932]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:3934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4010]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4014]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4018]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4034]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4038]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4040]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4042]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4044]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4048]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4050]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4054]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4056]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4058]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4060]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4062]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4064]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4066]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4068]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4070]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4072]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4074]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4076]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4080]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4082]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4084]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4086]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4088]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4368]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4372]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4376]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4380]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4384]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4392]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4396]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4424]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4456]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:4756]
INFO: [Synth 8-6155] done synthesizing module 'bpnn' (117#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_bpnn_0_1' (118#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_bpnn_0_1/synth/design_1_bpnn_0_1.v:57]
WARNING: [Synth 8-350] instance 'bpnn_0' of module 'design_1_bpnn_0_1' requires 20 connections, but only 19 given [D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:232]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (119#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:320]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
	Parameter P_M_AXILITE_MASK bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (9) of module 'design_1_xbar_0' [D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (9) of module 'design_1_xbar_0' [D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1132]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (160#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (161#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (162#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (163#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (164#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (165#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:422]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/58e3/hdl/vga640x480_v1_0_S00_AXI.v:233]
INFO: [Synth 8-226] default block is never used [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/58e3/hdl/vga640x480_v1_0_S00_AXI.v:374]
INFO: [Synth 8-638] synthesizing module 'vga_buffer_blk_mem_gen_0_0' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_vga640x480_v1_1_0_0/bd/vga_buffer/ip/vga_buffer_blk_mem_gen_0_0/synth/vga_buffer_blk_mem_gen_0_0.vhd:73]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: vga_buffer_blk_mem_gen_0_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 307200 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 307200 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 307200 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 307200 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 103 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     16.887376 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'd:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_vga640x480_v1_1_0_0/bd/vga_buffer/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_vga640x480_v1_1_0_0/bd/vga_buffer/ip/vga_buffer_blk_mem_gen_0_0/synth/vga_buffer_blk_mem_gen_0_0.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'vga_buffer_blk_mem_gen_0_0' (176#1) [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_vga640x480_v1_1_0_0/bd/vga_buffer/ip/vga_buffer_blk_mem_gen_0_0/synth/vga_buffer_blk_mem_gen_0_0.vhd:73]
WARNING: [Synth 8-689] width (11) of port connection 'line_count' does not match port width (12) of module 'my_vga' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/58e3/hdl/vga_drv.v:78]
WARNING: [Synth 8-689] width (11) of port connection 'pixel_count' does not match port width (12) of module 'my_vga' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/58e3/hdl/vga_drv.v:79]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_addr_reg' and it is trimmed from '32' to '19' bits. [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/58e3/hdl/vga_drv.v:42]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1535]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1534]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1533]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1532]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1531]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1530]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1529]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1528]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1527]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1526]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1525]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1524]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1523]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1522]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1521]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1520]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1519]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1518]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1517]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1516]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1515]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1514]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1513]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1512]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1511]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1510]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1509]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1508]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1507]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1506]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1505]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1504]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1503]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1502]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1501]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1500]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1499]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1498]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1497]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1496]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1495]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1494]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1493]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1492]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1491]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1490]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1489]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1488]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1487]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1486]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1485]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1484]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1483]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1482]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1481]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1480]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1479]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1478]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1477]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1476]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1475]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1474]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1473]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1472]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1471]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1470]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1469]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1468]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1467]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1466]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1465]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1464]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1463]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1462]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1461]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:37 ; elapsed = 00:05:44 . Memory (MB): peak = 1228.813 ; gain = 855.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:39 ; elapsed = 00:05:46 . Memory (MB): peak = 1228.813 ; gain = 855.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:39 ; elapsed = 00:05:46 . Memory (MB): peak = 1228.813 ; gain = 855.762
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  FDR => FDRE: 24 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1228.813 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:01 ; elapsed = 00:06:10 . Memory (MB): peak = 1228.813 ; gain = 855.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:01 ; elapsed = 00:06:10 . Memory (MB): peak = 1228.813 ; gain = 855.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vga640x480_v1_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bpnn_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0/U0. (constraint file  D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M/U0. (constraint file  D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/synth_1/dont_touch.xdc, line 63).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:02 ; elapsed = 00:06:11 . Memory (MB): peak = 1228.813 ; gain = 855.762
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'bpnn_CTRLS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'bpnn_CTRLS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_2_reg_694_reg' and it is trimmed from '65' to '62' bits. [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:514]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_s_reg_684_reg' and it is trimmed from '65' to '62' bits. [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:508]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_1_reg_689_reg' and it is trimmed from '50' to '48' bits. [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:507]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_3415_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_3723_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_4202_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_101_fu_1549_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_116_fu_1585_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_24_fu_1369_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_40_fu_1405_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_54_fu_1441_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_70_fu_1477_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_85_fu_1513_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_9_fu_1333_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_106_fu_2064_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_121_fu_2133_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_13_fu_1650_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_1719_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_44_fu_1788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_59_fu_1857_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_fu_1926_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_90_fu_1995_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_3415_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_3723_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_4202_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_101_fu_1549_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_116_fu_1585_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_24_fu_1369_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_40_fu_1405_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_54_fu_1441_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_70_fu_1477_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_85_fu_1513_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_9_fu_1333_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_106_fu_2064_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_121_fu_2133_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_13_fu_1650_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_1719_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_44_fu_1788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_59_fu_1857_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_fu_1926_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_90_fu_1995_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "hid1_out_V_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_trans_din_V_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "index_2_i_index_i_fu_4243_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hid1_out_V_address0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
WARNING: [Synth 8-6014] Unused sequential element gen_axilite.s_axi_wready_i_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5546] ROM "line_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_synch" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'bpnn_CTRLS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'bpnn_CTRLS_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm', re-encoding will not be performed
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:10 ; elapsed = 00:06:22 . Memory (MB): peak = 1228.813 ; gain = 855.762
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'bpnn_fpext_32ns_6lbW:/bpnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_6_delay__parameterized2) to 'bpnn_fpext_32ns_6lbW:/bpnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'bpnn_fpext_32ns_6lbW:/bpnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_6_delay__parameterized2) to 'bpnn_fpext_32ns_6lbW:/bpnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'bpnn_fpext_32ns_6lbW:/bpnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_6_delay__parameterized2) to 'bpnn_fpext_32ns_6lbW:/bpnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-3936] Found unconnected internal register 'bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg' and it is trimmed from '65' to '62' bits. [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_48s_18nsfYi.v:23]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:789]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_48s_18nsfYi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:749]
WARNING: [Synth 8-6014] Unused sequential element bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_48s_18nsfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_1_reg_689_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:507]
WARNING: [Synth 8-6014] Unused sequential element r_V_1_reg_659_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:270]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_3_reg_679_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:520]
WARNING: [Synth 8-6014] Unused sequential element poly_coe_V_0_U/sigmoid_f_poly_cobkb_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f_poly_cobkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element poly_din_abs_V_reg_625_pp0_iter3_reg_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:489]
WARNING: [Synth 8-6014] Unused sequential element poly_din_abs_V_reg_625_pp0_iter4_reg_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:490]
WARNING: [Synth 8-6014] Unused sequential element poly_coe_V_1_load_reg_639_pp0_iter2_reg_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:484]
WARNING: [Synth 8-6014] Unused sequential element poly_coe_V_1_load_reg_639_pp0_iter3_reg_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:295]
WARNING: [Synth 8-6014] Unused sequential element poly_coe_V_2_load_reg_644_pp0_iter2_reg_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:486]
WARNING: [Synth 8-6014] Unused sequential element poly_coe_V_2_load_reg_644_pp0_iter3_reg_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:487]
WARNING: [Synth 8-6014] Unused sequential element poly_coe_V_0_load_reg_634_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:284]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_18nsg8j.v:9]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:789]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:789]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:270]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:270]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_48s_18nsfYi.v:20]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_48s_18nsfYi.v:20]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_48s_18nsfYi.v:20]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_48s_18nsfYi.v:20]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_48s_18nsfYi.v:20]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_48s_18nsfYi.v:20]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_48s_18nsfYi.v:20]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_16s_hbi.v:9]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_16s_hbi.v:9]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:749]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:749]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:507]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/sigmoid_f.v:507]
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_116_fu_1585_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_121_fu_2133_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_101_fu_1549_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_106_fu_2064_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_85_fu_1513_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_90_fu_1995_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_70_fu_1477_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_75_fu_1926_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_54_fu_1441_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_59_fu_1857_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_40_fu_1405_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_44_fu_1788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_24_fu_1369_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_28_fu_1719_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_13_fu_1650_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_9_fu_1333_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element iw_V_7_U/bpnn_iw_V_7_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_iw_V_7.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_0_U/bpnn_lw_V_0_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_0.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_1_U/bpnn_lw_V_1_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_1.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_2_U/bpnn_lw_V_2_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_2.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_3_U/bpnn_lw_V_3_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_3.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_4_U/bpnn_lw_V_4_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_4.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_5_U/bpnn_lw_V_5_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_5.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_6_U/bpnn_lw_V_6_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_6.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_7_U/bpnn_lw_V_7_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_7.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_8_U/bpnn_lw_V_8_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_8.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_9_U/bpnn_lw_V_9_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_9.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_10_U/bpnn_lw_V_10_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_10.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_11_U/bpnn_lw_V_11_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_11.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_12_U/bpnn_lw_V_12_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_12.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_13_U/bpnn_lw_V_13_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_13.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_14_U/bpnn_lw_V_14_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_14.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_15_U/bpnn_lw_V_15_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_15.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_16_U/bpnn_lw_V_16_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_16.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_17_U/bpnn_lw_V_17_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_17.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_18_U/bpnn_lw_V_18_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_18.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_19_U/bpnn_lw_V_19_rom_U/q0_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_lw_V_19.v:33]
WARNING: [Synth 8-6014] Unused sequential element lw_V_19_load_reg_5689_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2063]
WARNING: [Synth 8-6014] Unused sequential element OP1_V_6_18_cast_cast_reg_5404_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2461]
WARNING: [Synth 8-6014] Unused sequential element tmp_168_reg_5694_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2759]
WARNING: [Synth 8-6014] Unused sequential element lw_V_18_load_reg_5674_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2049]
WARNING: [Synth 8-6014] Unused sequential element OP1_V_6_17_cast_cast_reg_5399_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2460]
WARNING: [Synth 8-6014] Unused sequential element tmp_167_reg_5679_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2752]
WARNING: [Synth 8-6014] Unused sequential element lw_V_17_load_reg_5664_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2035]
WARNING: [Synth 8-6014] Unused sequential element hid1_out_V_load_17_reg_5304_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2626]
WARNING: [Synth 8-6014] Unused sequential element OP1_V_6_16_cast_cast_reg_5394_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2459]
WARNING: [Synth 8-6014] Unused sequential element OP1_V_7_cast_reg_5046_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2445]
WARNING: [Synth 8-6014] Unused sequential element iw_V_7_load_reg_5199_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:1784]
WARNING: [Synth 8-6014] Unused sequential element lw_V_16_load_reg_5654_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2021]
WARNING: [Synth 8-6014] Unused sequential element hid1_out_V_load_16_reg_5299_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2625]
WARNING: [Synth 8-6014] Unused sequential element OP1_V_6_15_cast_cast_reg_5389_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2458]
WARNING: [Synth 8-6014] Unused sequential element tmp_165_reg_5659_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2745]
WARNING: [Synth 8-6014] Unused sequential element lw_V_15_load_reg_5639_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2007]
WARNING: [Synth 8-6014] Unused sequential element hid1_out_V_load_15_reg_5294_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2619]
WARNING: [Synth 8-6014] Unused sequential element OP1_V_6_14_cast_cast_reg_5384_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2457]
WARNING: [Synth 8-6014] Unused sequential element lw_V_14_load_reg_5629_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:1993]
WARNING: [Synth 8-6014] Unused sequential element hid1_out_V_load_14_reg_5289_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2618]
WARNING: [Synth 8-6014] Unused sequential element OP1_V_6_13_cast_cast_reg_5379_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2456]
WARNING: [Synth 8-6014] Unused sequential element tmp_163_reg_5634_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2737]
WARNING: [Synth 8-6014] Unused sequential element lw_V_13_load_reg_5614_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:1979]
WARNING: [Synth 8-6014] Unused sequential element hid1_out_V_load_13_reg_5284_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2612]
WARNING: [Synth 8-6014] Unused sequential element OP1_V_6_12_cast_cast_reg_5374_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2455]
WARNING: [Synth 8-6014] Unused sequential element lw_V_12_load_reg_5604_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:1965]
WARNING: [Synth 8-6014] Unused sequential element hid1_out_V_load_12_reg_5279_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2611]
WARNING: [Synth 8-6014] Unused sequential element OP1_V_6_11_cast_cast_reg_5369_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2454]
WARNING: [Synth 8-6014] Unused sequential element tmp_161_reg_5609_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2729]
WARNING: [Synth 8-6014] Unused sequential element lw_V_11_load_reg_5589_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:1951]
WARNING: [Synth 8-6014] Unused sequential element hid1_out_V_load_11_reg_5274_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2605]
WARNING: [Synth 8-6014] Unused sequential element OP1_V_6_10_cast_cast_reg_5364_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2453]
WARNING: [Synth 8-6014] Unused sequential element lw_V_10_load_reg_5579_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:1937]
WARNING: [Synth 8-6014] Unused sequential element hid1_out_V_load_10_reg_5269_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2604]
WARNING: [Synth 8-6014] Unused sequential element OP1_V_6_cast_cast_16_reg_5359_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2471]
WARNING: [Synth 8-6014] Unused sequential element tmp_159_reg_5584_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2721]
WARNING: [Synth 8-6014] Unused sequential element lw_V_9_load_reg_5564_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:1923]
WARNING: [Synth 8-6014] Unused sequential element hid1_out_V_load_9_reg_5264_reg was removed.  [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn.v:2661]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-5546] ROM "inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/h_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/h_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/v_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/v_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/h_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/v_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/v_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal hid1_trans_din_V_U/bpnn_hid1_trans_djbC_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal out_trans_din_V_U/bpnn_out_trans_dikbM_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal hid1_out_V_U/bpnn_hid1_out_V_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]' (FDRE) to 'design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[20]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[21]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[22]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[23]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[24]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[25]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[26]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[27]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[28]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[0]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[1]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[2]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[3]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[4]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[5]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[6]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[7]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[8]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[9]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[10]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[11]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[12]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[13]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[14]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[15]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[16]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[17]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[18]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_23_reg_4576_reg[19]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/exp_tmp_V_reg_4571_reg[9]' (FDE) to 'design_1_i/bpnn_0/inst/exp_tmp_V_reg_4571_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/exp_tmp_V_reg_4571_reg[8]' (FDE) to 'design_1_i/bpnn_0/inst/exp_tmp_V_reg_4571_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_55_reg_4598_reg[20]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_55_reg_4598_reg[21]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_55_reg_4598_reg[22]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_55_reg_4598_reg[23]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_55_reg_4598_reg[24]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_55_reg_4598_reg[25]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_55_reg_4598_reg[26]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_55_reg_4598_reg[27]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_55_reg_4598_reg[28]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_55_reg_4598_reg[0]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/bpnn_0/inst/tmp_55_reg_4598_reg[1]' (FDE) to 'design_1_i/bpnn_0/inst/tmp_196_reg_4730_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/\tmp_196_reg_4730_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\poly_coe_V_3_U/sigmoid_f_poly_coeOg_rom_U/q0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\ap_phi_reg_pp0_iter1_agg_result_V_reg_210_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\poly_coe_V_1_U/sigmoid_f_poly_cocud_rom_U/q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/\index_reg_1253_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/\tmp_197_reg_4985_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\p_Val2_5_reg_649_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\ap_phi_reg_pp0_iter2_agg_result_V_reg_210_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\poly_coe_V_1_load_reg_639_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/\ap_return_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\p_Val2_5_reg_649_pp0_iter2_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\ap_phi_reg_pp0_iter3_agg_result_V_reg_210_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\p_Val2_5_reg_649_pp0_iter2_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\ap_phi_reg_pp0_iter4_agg_result_V_reg_210_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\p_Val2_5_reg_649_pp0_iter2_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\ap_phi_reg_pp0_iter5_agg_result_V_reg_210_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\p_Val2_5_reg_649_pp0_iter2_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\ap_phi_reg_pp0_iter6_agg_result_V_reg_210_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\p_Val2_5_reg_649_pp0_iter2_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\ap_phi_reg_pp0_iter7_agg_result_V_reg_210_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/\ap_phi_reg_pp0_iter8_agg_result_V_reg_210_reg[19] )
WARNING: [Synth 8-3332] Sequential element (int_ap_return_reg[31]) is unused and will be removed from module bpnn_CTRLS_s_axi.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter1_agg_result_V_reg_210_reg[19]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter2_agg_result_V_reg_210_reg[19]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter3_agg_result_V_reg_210_reg[19]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter4_agg_result_V_reg_210_reg[19]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter5_agg_result_V_reg_210_reg[19]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter6_agg_result_V_reg_210_reg[19]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter7_agg_result_V_reg_210_reg[19]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter8_agg_result_V_reg_210_reg[19]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[47]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[46]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[45]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[44]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[43]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[42]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[41]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[40]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[39]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[38]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[37]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[36]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[35]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[34]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[33]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[32]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[31]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[30]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[29]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[28]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[27]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[26]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[25]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[24]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[23]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[22]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[21]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[20]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[19]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[18]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[17]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[16]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[15]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[14]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[13]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[12]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[11]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[10]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[9]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[8]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[7]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[6]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[5]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[4]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[3]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[2]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[1]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_659_reg[0]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[47]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[46]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[45]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[44]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[43]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[42]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[41]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[40]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[39]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[38]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[37]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[36]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[35]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[34]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[33]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[32]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[31]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[30]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[29]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[28]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[27]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[26]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[25]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[24]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[23]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[22]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[21]) is unused and will be removed from module sigmoid_f.
WARNING: [Synth 8-3332] Sequential element (bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg[20]) is unused and will be removed from module sigmoid_f.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/vga640x480_v1_1_0/\inst/vga640x480_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/vga640x480_v1_1_0/\inst/vga640x480_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bpnn_0/inst/\tmp_197_reg_4985_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:43 ; elapsed = 00:06:55 . Memory (MB): peak = 1228.813 ; gain = 855.762
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance design_1_i/bpnn_0/inst/i_4_0/hid1_trans_din_V_U/bpnn_hid1_trans_djbC_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/bpnn_0/inst/i_4_2/out_trans_din_V_U/bpnn_out_trans_dikbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/bpnn_0/inst/i_4_3/hid1_out_V_U/bpnn_hid1_out_V_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/bpnn_0/inst/i_4_3/hid1_out_V_U/bpnn_hid1_out_V_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:9]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:02 ; elapsed = 00:07:16 . Memory (MB): peak = 1416.766 ; gain = 1043.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:10 ; elapsed = 00:07:24 . Memory (MB): peak = 1509.324 ; gain = 1136.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9232/hdl/verilog/bpnn_mul_mul_20s_mb6.v:9]
INFO: [Synth 8-4480] The timing for the instance design_1_i/bpnn_0/inst/hid1_trans_din_V_U/bpnn_hid1_trans_djbC_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/bpnn_0/inst/out_trans_din_V_U/bpnn_out_trans_dikbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/bpnn_0/inst/hid1_out_V_U/bpnn_hid1_out_V_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/bpnn_0/inst/hid1_out_V_U/bpnn_hid1_out_V_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:18 ; elapsed = 00:07:33 . Memory (MB): peak = 1537.211 ; gain = 1164.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 23 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:21 ; elapsed = 00:07:35 . Memory (MB): peak = 1537.211 ; gain = 1164.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:21 ; elapsed = 00:07:35 . Memory (MB): peak = 1537.211 ; gain = 1164.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:24 ; elapsed = 00:07:38 . Memory (MB): peak = 1537.211 ; gain = 1164.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:24 ; elapsed = 00:07:38 . Memory (MB): peak = 1537.211 ; gain = 1164.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:24 ; elapsed = 00:07:38 . Memory (MB): peak = 1537.211 ; gain = 1164.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:24 ; elapsed = 00:07:38 . Memory (MB): peak = 1537.211 ; gain = 1164.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |BIBUF        |   130|
|2     |BUFG         |     3|
|3     |CARRY4       |   230|
|4     |DSP48E1_1    |     2|
|5     |DSP48E1_10   |    10|
|6     |DSP48E1_11   |     2|
|7     |DSP48E1_12   |     1|
|8     |DSP48E1_13   |    10|
|9     |DSP48E1_14   |     1|
|10    |DSP48E1_15   |     1|
|11    |DSP48E1_2    |     3|
|12    |DSP48E1_4    |     1|
|13    |DSP48E1_6    |     1|
|14    |DSP48E1_7    |     7|
|15    |LUT1         |   395|
|16    |LUT2         |   566|
|17    |LUT3         |   926|
|18    |LUT4         |   788|
|19    |LUT5         |  1181|
|20    |LUT6         |  1199|
|21    |MMCME2_ADV   |     1|
|22    |MUXCY        |    32|
|23    |MUXF7        |   141|
|24    |MUXF8        |    36|
|25    |PS7          |     1|
|26    |RAM16X1S     |    19|
|27    |RAMB18E1     |     1|
|28    |RAMB36E1     |     2|
|29    |RAMB36E1_1   |     1|
|30    |RAMB36E1_10  |     1|
|31    |RAMB36E1_100 |     1|
|32    |RAMB36E1_101 |     1|
|33    |RAMB36E1_102 |     1|
|34    |RAMB36E1_103 |     1|
|35    |RAMB36E1_104 |     1|
|36    |RAMB36E1_11  |     1|
|37    |RAMB36E1_12  |     1|
|38    |RAMB36E1_13  |     1|
|39    |RAMB36E1_14  |     1|
|40    |RAMB36E1_15  |     1|
|41    |RAMB36E1_16  |     1|
|42    |RAMB36E1_17  |     1|
|43    |RAMB36E1_18  |     1|
|44    |RAMB36E1_19  |     1|
|45    |RAMB36E1_2   |     1|
|46    |RAMB36E1_20  |     1|
|47    |RAMB36E1_21  |     1|
|48    |RAMB36E1_22  |     1|
|49    |RAMB36E1_23  |     1|
|50    |RAMB36E1_24  |     1|
|51    |RAMB36E1_25  |     1|
|52    |RAMB36E1_26  |     1|
|53    |RAMB36E1_27  |     1|
|54    |RAMB36E1_28  |     1|
|55    |RAMB36E1_29  |     1|
|56    |RAMB36E1_3   |     1|
|57    |RAMB36E1_30  |     1|
|58    |RAMB36E1_31  |     1|
|59    |RAMB36E1_32  |     1|
|60    |RAMB36E1_33  |     1|
|61    |RAMB36E1_34  |     1|
|62    |RAMB36E1_35  |     1|
|63    |RAMB36E1_36  |     1|
|64    |RAMB36E1_37  |     1|
|65    |RAMB36E1_38  |     1|
|66    |RAMB36E1_39  |     1|
|67    |RAMB36E1_4   |     1|
|68    |RAMB36E1_40  |     1|
|69    |RAMB36E1_41  |     1|
|70    |RAMB36E1_42  |     1|
|71    |RAMB36E1_43  |     1|
|72    |RAMB36E1_44  |     1|
|73    |RAMB36E1_45  |     1|
|74    |RAMB36E1_46  |     1|
|75    |RAMB36E1_47  |     1|
|76    |RAMB36E1_48  |     1|
|77    |RAMB36E1_49  |     1|
|78    |RAMB36E1_5   |     1|
|79    |RAMB36E1_50  |     1|
|80    |RAMB36E1_51  |     1|
|81    |RAMB36E1_52  |     1|
|82    |RAMB36E1_53  |     1|
|83    |RAMB36E1_54  |     1|
|84    |RAMB36E1_55  |     1|
|85    |RAMB36E1_56  |     1|
|86    |RAMB36E1_57  |     1|
|87    |RAMB36E1_58  |     1|
|88    |RAMB36E1_59  |     1|
|89    |RAMB36E1_6   |     1|
|90    |RAMB36E1_60  |     1|
|91    |RAMB36E1_61  |     1|
|92    |RAMB36E1_62  |     1|
|93    |RAMB36E1_63  |     1|
|94    |RAMB36E1_64  |     1|
|95    |RAMB36E1_65  |     1|
|96    |RAMB36E1_66  |     1|
|97    |RAMB36E1_67  |     1|
|98    |RAMB36E1_68  |     1|
|99    |RAMB36E1_69  |     1|
|100   |RAMB36E1_7   |     1|
|101   |RAMB36E1_70  |     1|
|102   |RAMB36E1_71  |     1|
|103   |RAMB36E1_72  |     1|
|104   |RAMB36E1_73  |     1|
|105   |RAMB36E1_74  |     1|
|106   |RAMB36E1_75  |     1|
|107   |RAMB36E1_76  |     1|
|108   |RAMB36E1_77  |     1|
|109   |RAMB36E1_78  |     1|
|110   |RAMB36E1_79  |     1|
|111   |RAMB36E1_8   |     1|
|112   |RAMB36E1_80  |     1|
|113   |RAMB36E1_81  |     1|
|114   |RAMB36E1_82  |     1|
|115   |RAMB36E1_83  |     1|
|116   |RAMB36E1_84  |     1|
|117   |RAMB36E1_85  |     1|
|118   |RAMB36E1_86  |     1|
|119   |RAMB36E1_87  |     1|
|120   |RAMB36E1_88  |     1|
|121   |RAMB36E1_89  |     1|
|122   |RAMB36E1_9   |     1|
|123   |RAMB36E1_90  |     1|
|124   |RAMB36E1_91  |     1|
|125   |RAMB36E1_92  |     1|
|126   |RAMB36E1_93  |     1|
|127   |RAMB36E1_94  |     1|
|128   |RAMB36E1_95  |     1|
|129   |RAMB36E1_96  |     1|
|130   |RAMB36E1_97  |     1|
|131   |RAMB36E1_98  |     1|
|132   |RAMB36E1_99  |     1|
|133   |SRL16        |     1|
|134   |SRL16E       |    51|
|135   |SRLC32E      |    47|
|136   |FDR          |    16|
|137   |FDRE         |  3190|
|138   |FDSE         |    63|
|139   |IBUF         |     4|
|140   |OBUF         |    15|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:24 ; elapsed = 00:07:38 . Memory (MB): peak = 1537.211 ; gain = 1164.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8060 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:07:17 . Memory (MB): peak = 1537.211 ; gain = 1164.160
Synthesis Optimization Complete : Time (s): cpu = 00:07:24 ; elapsed = 00:07:39 . Memory (MB): peak = 1537.211 ; gain = 1164.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 626 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances
  FDR => FDRE: 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 19 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
757 Infos, 370 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:32 ; elapsed = 00:07:47 . Memory (MB): peak = 1537.211 ; gain = 1171.082
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1537.211 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 22 18:39:45 2019...
