Register Name,Address Offset,Type,Reset Value,Description,,,
General Config and Status,,,,,,,
BRIDGE_IDENTIFICATION_REG,0x0,ro,0xC3A89FE1,To indicate a unique number at BAR 0 + 0x0 location for Bridge Discovery,,,
LAST_BRIDGE_REG,0x4,ro,0x0,To Indicate that this is the Last bridge in the design for Bridge Discovery,,,
VERSION_REG,0x20,ro,0x0100,Bridge IP version,,,
BRIDGE_TYPE_REG,0x24,ro,0xA,Type of Bridge ,,,
MODE_SELECT_REG,0x38,rw,0x0,Mode Selection,,,
RESET_REG,0x3C,rw,0xFFFFFFFF,Reset Register,,,
H2C_INTR_0_REG,0x40,rw,0x0,Host to Card Interrupt Generation,,,
H2C_INTR_1_REG,0x44,rw,0x0,Host to Card Interrupt Generation,,,
H2C_INTR_2_REG,0x48,rw,0x0,Host to Card Interrupt Generation,,,
H2C_INTR_3_REG,0x4C,rw,0x0,Host to Card Interrupt Generation, ,,
C2H_INTR_STATUS_0_REG,0x60,ro,0x0,Card to Host Interrupt Status Register,,,
INTR_C2H_TOGGLE_STATUS_0_REG,0x64,ro,0x0,Card to Host Toggle Status Register, ,,
INTR_C2H_TOGGLE_CLEAR_0_REG,0x68,w1sraz,0x0,C2H Toggle Clear Register,,,
INTR_C2H_TOGGLE_ENABLE_0_REG,0x6C,rw,0x0,C2H Toggle Enable Register,,,
C2H_INTR_STATUS_1_REG,0x70,ro,0x0,Card to Host Interrupt Status Register,,,
INTR_C2H_TOGGLE_STATUS_1_REG,0x74,w1sraz,0x0,Card to Host Toggle Status Register,,,
INTR_C2H_TOGGLE_CLEAR_1_REG,0x78,rw,0x0,C2H Toggle Clear Register,,,
INTR_C2H_TOGGLE_ENABLE_1_REG,0x7C,rw,0x0,C2H Toggle Enable Register,,,
C2H_GPIO_0_REG,0x80,ro,0x0,To monitor 32-bit GPIO from FPGA,,,
C2H_GPIO_1_REG,0x84,ro,0x0,To monitor 32-bit GPIO from FPGA,,,
C2H_GPIO_1_REG,0x88,ro, 0x0,To monitor 32-bit GPIO from FPGA, ,,
C2H_GPIO_2_REG,0x8C,ro,0x0,To monitor 32-bit GPIO from FPGA,,,
C2H_GPIO_3_REG,0x90,ro,0x0,To monitor 32-bit GPIO from FPGA,,,
C2H_GPIO_4_REG,0x94,ro,0x0,To monitor 32-bit GPIO from FPGA,,,
C2H_GPIO_5_REG,0x98,ro,0x0,To monitor 32-bit GPIO from FPGA,,,
C2H_GPIO_6_REG,0x9C,ro,0x0,To monitor 32-bit GPIO from FPGA,,,
C2H_GPIO_7_REG,0xA0,ro,0x0,To monitor 32-bit GPIO from FPGA,,,
H2C_GPIO_0_REG,0xC0,rw,0x0,To send 32-bit GPIO to FPGA,,,
H2C_GPIO_1_REG,0xC4,rw,0x0,To send 32-bit GPIO to FPGA,,,
H2C_GPIO_2_REG,0xC8,rw,0x0,To send 32-bit GPIO to FPGA,,,
H2C_GPIO_3_REG,0xCC,rw,0x0,To send 32-bit GPIO to FPGA,,,
H2C_GPIO_4_REG,0xD0,rw,0x0,To send 32-bit GPIO to FPGA,,,
H2C_GPIO_5_REG,0xD4,rw,0x0,To send 32-bit GPIO to FPGA,,,
H2C_GPIO_6_REG,0xD8,rw,0x0,To send 32-bit GPIO to FPGA,,,
H2C_GPIO_7_REG,0xDC,rw,0x0,To send 32-bit GPIO to FPGA,,,
Protocol Specific Registers,,,,,,,
RESERVED UNUSED,0x200,ro,0x0,,,,
RESERVED UNUSED,0x204,ro,0x0,,,,
INTR_STATUS_REG,0x208,ro,0x0,Interrupt Status Register,,,
INTR_ERROR_STATUS_REG,0x20C,ro,0x0,Bridge error Interrupt Status,,,
INTR_ERROR_CLEAR_REG,0x210,wo,0x0,Bridge error Interrupt Clear,,,
INTR_ERROR_ENABLE_REG,0x214,rw,0x0,Bridge error Interrupt Enable,,,
CHI_BRIDGE_FLIT_CONFIG_REG,0x300,ro,0x00320307,Flit configuration register,,,
CHI_BRIDGE_FEATURE_EN_REG,0x304,ro,0x0,CHI Feature Enable Register,,,
CHI_BRIDGE_CONFIGURE_REG,0x308,rw,0x0,Bridge Configure Register,,,
CHI_BRIDGE_RXSNP_REFILL_CREDITS_REG,0X30C,rw,0xF,RXSNP Credits refill register ,,,
CHI_BRIDGE_RXRSP_REFILL_CREDITS_REG,0X310,rw,0xF,RXRSP Credits refill register,,,
CHI_BRIDGE_RXDAT_REFILL_CREDITS_REG,0X314,rw,0xF,RXDAT Crdits refill register,,,
CHI_BRIDGE_LOW_POWER_REG,0x318,rw,0x0,CHI Low Power Register,,,
CHI_BRIDGE_COHERENT_REQUEST_REG,0x31c,rw,0x0,CHI Coherent Request Register(valid for RN_F Bridge),,,
CHI_BRIDGE_CHN_TX_STS_REG,0x330,ro,0x0,Transmit Channel Status Register,,,
CHI_BRIDGE_CHN_RX_STS_REG,0x334,ro,0x0,CHI Bridge Receive Channel Status Register,,,
TXREQ_OWNERSHIP_REG,0x338,ro,0x0,TXSNP Channel Ownership Register,,,
TXRSP_OWNERSHIP_REG,0x33C,ro,0x0,TXRSP Channel Ownership Register,,,
TXDAT_OWNERSHIP_REG,0x340,ro,0x0,TXDAT Channel Ownership Register,,,
TXREQ_OWNERSHIP_FLIP_REG,0x344,w1sraz,0x0,TXSNP Channel Ownership Flip Register,,,
TXRSP_OWNERSHIP_FLIP_REG,0x348,w1sraz,0x0,TXRSP Channel Ownership Flip Register, ,,
TXDAT_OWNERSHIP_FLIP_REG,0x34C,w1sraz,0x0,TXDAT Channel Ownership Flip Register,,,
RXSNP_OWNERSHIP_REG,0x350,ro,0x0,RXSNP Channel Ownership  Register,,,
RXRSP_OWNERSHIP_REG,0x354,ro,0x0,RXRSP Channel Ownership Register,,,
RXDAT_OWNERSHIP_REG,0x358,ro,0x0,RXDAT Channel Ownership Register,,,
RXSNP_OWNERSHIP_FLIP_REG,0x35C,w1sraz,0x0,RXSNP Channel Ownership Flip Register,,,
RXRSP_OWNERSHIP_FLIP_REG,0x360,w1sraz,0x0,RXRSP Channel Ownership Flip Register,,,
RXDAT_OWNERSHIP_FLIP_REG,0x364,w1sraz,0x0,RXDAT Channel Ownership Flip Register,,,
CHI_RXSNP_CURRENT_CREDIT_REG,0x374,ro,0x0,RXSNP Current Credit Register,,,
CHI_RXRSP_CURRENT_CREDIT_REG,0x378,ro,0x0,RXDAT Current Credit Register,,,
CHI_RXDAT_CURRENT_CREDIT_REG,0x37c,ro,0x0,RXRSP Current Credit Register,,,
CHI_TXSNP_CURRENT_CREDIT_REG,0x380,ro,0x0,TXSNP Current Credit Register,,,
CHI_TXRSP_CURRENT_CREDIT_REG,0x384,ro,0x0,TXRSP Current Credit Register,,,
CHI_TXDAT_CURRENT_CREDIT_REG,0x384,ro,0x0,TXDAT Current Credit Register,,,
INTR_FLIT_TXN_STATUS_REG,0x3A0,ro,0x0, Flit Transaction Status Register, ,,
INTR_FLIT_TXN_CLEAR_REG,0x3A4,w1sraz,0x0,Flit Transaction Clear Register,,,
INTR_FLIT_TXN_ENABLE_REG,0x3A8,rw,0x0,Flit Transaction Interrupt Enable,,, 
,,,,,,,
RXSNP_BASE_FLIT_X_LSW_Y,0x3100 + ( X * 0x10 ) + ( Y * 0x4 ),ro,,"read memory from axi4 side. X = Flit Index, Y = Offset within Flit  ",,,
,,,,,,,
RXRSP_BASE_FLIT_X_LSW_Y,0x3400 + ( X * 0x8 ) + ( Y * 0x4 ),ro,,"read memory from axi4 side. X = Flit Index, Y = Offset within Flit  ",,,
,,,,,,,
RXDAT_BASE_FLIT_X_LSW_Y,0x3600 + ( X * 0x60 ) + ( Y * 0x4 ),ro,,"read memory from axi4 side. X = Flit Index, Y = Offset within Flit  ",,,
,,,,,,,
TXREQ_BASE_FLIT_X_LSW_Y,0x4100 + ( X * 0x10 ) + ( Y * 0x4 ),wo,,"write memory from axi4 side.  X = Flit Index, Y = Offset within Flit  ",,,
,,,,,,,
TXRSP_BASE_FLIT_X_LSW_Y,0x4200 +  (X * 0x8 ) + ( Y * 0x4 ),wo,,"write memory from axi4 side. X = Flit Index, Y = Offset within Flit",,,
,,,,,,,
TXDAT_BASE_FLIT_X_LSW_Y,0x4400 + ( X * 0x60 ) + ( Y * 0x4 ),wo,,"write memory from axi4 side. X = Flit Index, Y = Offset within Flit",,,
,,,,,,,
,,,,,,,
 ,,,,,,,
,,,,,,,
,,,,,,,
,,,,,,,
,,,,,,,
,,,,,,,
,,,,,,,
,,,,,,,
,,,,,,,
,,,,,,,
,,,,,,,
,,,,,,,
, ,,,,,,
