// Seed: 1908856337
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    output id_7
);
  assign id_7[1] = id_6;
  assign id_7[1] = id_4 ? id_6 : 1 ? {id_0} : 1 ? 1 : 0;
  logic id_8;
endmodule
