 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sat Aug 17 17:52:19 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     10
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      6

Cells                                                              12
    Cells do not drive (LINT-1)                                    12
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv_RATIO_WD8', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C341' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C369' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C371' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C373' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_pointer_width4', cell 'C71' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_pointer_width4', cell 'C66' does not drive any nets. (LINT-1)
Warning: In design 'RX_edge_bit_cnt', cell 'C196' does not drive any nets. (LINT-1)
Warning: In design 'TX_serializer_datawidth8', cell 'C100' does not drive any nets. (LINT-1)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'sys_ctrl', output port 'CLK_EN' is connected directly to output port 'CLKDIV_EN'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_ctrl', output port 'CLK_EN' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'sys_ctrl', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sat Aug 17 17:58:23 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     10
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      6

Cells                                                              12
    Cells do not drive (LINT-1)                                    12
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv_RATIO_WD8', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C341' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C369' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C371' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C373' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_pointer_width4', cell 'C71' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_pointer_width4', cell 'C66' does not drive any nets. (LINT-1)
Warning: In design 'RX_edge_bit_cnt', cell 'C196' does not drive any nets. (LINT-1)
Warning: In design 'TX_serializer_datawidth8', cell 'C100' does not drive any nets. (LINT-1)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'sys_ctrl', output port 'CLK_EN' is connected directly to output port 'CLKDIV_EN'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_ctrl', output port 'CLK_EN' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'sys_ctrl', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Aug 18 21:15:33 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     10
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      6

Cells                                                              12
    Cells do not drive (LINT-1)                                    12
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv_RATIO_WD8', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C341' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C369' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C371' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C373' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_pointer_width4', cell 'C71' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_pointer_width4', cell 'C66' does not drive any nets. (LINT-1)
Warning: In design 'RX_edge_bit_cnt', cell 'C196' does not drive any nets. (LINT-1)
Warning: In design 'TX_serializer_datawidth8', cell 'C100' does not drive any nets. (LINT-1)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'sys_ctrl', output port 'CLK_EN' is connected directly to output port 'CLKDIV_EN'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_ctrl', output port 'CLK_EN' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'sys_ctrl', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Aug 19 01:26:27 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     10
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      6

Cells                                                              12
    Cells do not drive (LINT-1)                                    12
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv_RATIO_WD8', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C341' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C369' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C371' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C373' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_pointer_width4', cell 'C71' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_pointer_width4', cell 'C66' does not drive any nets. (LINT-1)
Warning: In design 'RX_edge_bit_cnt', cell 'C196' does not drive any nets. (LINT-1)
Warning: In design 'TX_serializer_datawidth8', cell 'C100' does not drive any nets. (LINT-1)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'sys_ctrl', output port 'CLK_EN' is connected directly to output port 'CLKDIV_EN'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_ctrl', output port 'CLK_EN' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'sys_ctrl', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Aug 19 01:32:04 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     10
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      6

Cells                                                              12
    Cells do not drive (LINT-1)                                    12
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv_RATIO_WD8', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C341' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C369' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C371' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C373' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_pointer_width4', cell 'C71' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_pointer_width4', cell 'C66' does not drive any nets. (LINT-1)
Warning: In design 'RX_edge_bit_cnt', cell 'C196' does not drive any nets. (LINT-1)
Warning: In design 'TX_serializer_datawidth8', cell 'C100' does not drive any nets. (LINT-1)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'sys_ctrl', output port 'CLK_EN' is connected directly to output port 'CLKDIV_EN'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_ctrl', output port 'CLK_EN' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'sys_ctrl', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Aug 19 01:37:19 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     10
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      6

Cells                                                              12
    Cells do not drive (LINT-1)                                    12
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv_RATIO_WD8', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C341' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C369' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C371' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C373' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_pointer_width4', cell 'C71' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_pointer_width4', cell 'C66' does not drive any nets. (LINT-1)
Warning: In design 'RX_edge_bit_cnt', cell 'C196' does not drive any nets. (LINT-1)
Warning: In design 'TX_serializer_datawidth8', cell 'C100' does not drive any nets. (LINT-1)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'sys_ctrl', output port 'CLK_EN' is connected directly to output port 'CLKDIV_EN'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_ctrl', output port 'CLK_EN' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'sys_ctrl', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Aug 19 01:44:19 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     10
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      6

Cells                                                              12
    Cells do not drive (LINT-1)                                    12
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv_RATIO_WD8', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C341' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C369' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C371' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C373' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_pointer_width4', cell 'C71' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_pointer_width4', cell 'C66' does not drive any nets. (LINT-1)
Warning: In design 'RX_edge_bit_cnt', cell 'C196' does not drive any nets. (LINT-1)
Warning: In design 'TX_serializer_datawidth8', cell 'C100' does not drive any nets. (LINT-1)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'sys_ctrl', output port 'CLK_EN' is connected directly to output port 'CLKDIV_EN'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_ctrl', output port 'CLK_EN' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'sys_ctrl', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
