P. Bai, C. Auth, S. Balakrishnan, M. Bost, R. Brain, et al. 2004. A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 μ m2 SRAM cell. In Proceedings of the IEEE International Electron Devices Meeting Technical Digest (IEDM'04). 657--660.
C. Bencher, H. Dai, and Y. Chen. 2009. Gridded design rule scaling: Taking the CPU toward the 16nm node. Proc. SPIE Optic. Microlithograph. 7274, 22.
L. Burn. 2010. Lithography candidates for the 16nm, 11nm, and 8nm logic nodes. http://www.semi.org.cn/DownLoad/DownLoading.aspx?flag=videoPPT&fileName;=201009181155305000.pdf.
X. Chen, S. Samavedam, V. Narayanan, K. Stein, C. Hobbs, et al. 2008. A cost effective 32nm high-K/metal gate CMOS technology for low power applications with single-metal/gate-first process. In Proceedings of the Symposium on VLSI Technology (VLSIT'08). 88--89.
K.-L. Cheng, C. C. Wu, Y. P. Wang, D.-W. Lin, C. M. Chu, and Y. Y. Tarng. 2007. A highly scaled, high performance 45nm bulk logic CMOS technology with 0.242 μ m2 SRAM cell. In IEEE International Electronic Devices Meeting Technical Digest (IEDM'07). 243--246.
C. H. Diaz, K. Goto, H. T. Huang, Y. Yasuda, C. P. Tsao, et al. 2008. 32nm gate-first high-k/metal-gate technology for high performance low power applications. In IEEE International Electronic Devices Meeting Technical Digest (IEDM'08). 1--4.
B. Greene, Q. Liang, K. Amarnath, Y. Wang, J. Schaeffer, and M. Cai. 2009. High performance 32nm SOI CMOS with high-k/metal gate and 0.149μ m2 SRAM and ultra low-k back end with eleven levels of copper. In Proceedings of the Symposium on VLSI Technology (VLSIT'09). 140--141.
R. T. Greenway, R. Hendel, K. Jeong, A. B. Kahng, J. S. Petersen, Z. Rao, and M. C. Smayling. 2009. Nanowire volatile RAM as an alternative to SRAM interference assisted lithography for patterning of 1D gridded design. Proc. SPIE Alternat. Lithograph. Technol. 7271.
J. R. Heath. 2008. Superlattice nanowire pattern transfer (SNAP). Accounts Chem. Res. 41, 12, 1609--1617.
C.-H. Jan, P. Bai, J. Choi, G. Curello, S. Jacobs, et al. 2005. A 65nm ultra low power logic platform technology using uni-axial strained silicon transistors. In IEEE International Electronic Devices Meeting Technical Digest (IEDM'05). 60--63.
B. Keeth, R. J. Baker, B. Johnson, and F. Lin. 2008. Introduction to DRAM. In DRAM Circuit Design: Fundamental and High-Speed Topics. Wiley, 1--31.
E. Leobandung, H. Nayakama, D. Mocuta, K. Miyamoto, M. Angyal, et al. 2005. High performance 65 nm SOI technology with dual stress liner and low capacitance SRAM cell. In Symposium on VLSI Technology Digest of Technical Papers (VLSIT'05). 126--127.
T. Martensson, P. Carlberg, M. Borgstrom, L. Montelius, W. Seifert, and L. Samuelson. 2004. Nanowire arrays defined by nanoimprint lithography. Nano Lett. 4, 4, 699--702.
K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom, et al. 2007. A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100&percnt; Pb-free packaging. In IEEE International Electronic Devices Meeting Technical Digest (IEDM'07). 247--250.
S. Narasimha, K. Onishi, H. M. Nayfeh, A. Waite, M. Weybright, and J. Johnson. 2006. High performance 45-nm SOI technology with enhanced strain, porous low-k BEOL, and immersion lithography. In IEEE International Electronic Devices Meeting Technical Digest (IEDM'06). 1--4.
Pritish Narayanan , Jorge Kina , Pavan Panchapakeshan , Chi On Chui , Csaba Andras Moritz, Integrated Device–Fabric Explorations and Noise Mitigation in Nanoscale Fabrics, IEEE Transactions on Nanotechnology, v.11 n.4, p.687-700, July 2012[doi>10.1109/TNANO.2012.2189413]
S. Natarajan, M. Armstrong, M. Bost, R. Brain, M. Brazier, and C.-H. Chang. 2008. A 32nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171μ m2 SRAM cell size in a 291Mb array. In IEEE International Electronic Devices Meeting Technical Digest (IEDM'08). 1--3.
Pavan Panchapakeshan , Pritish Narayanan , Csaba Andras Moritz, N3ASICs: Designing nanofabrics with fine-grained CMOS integration, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.196-202, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941504]
P. Panchapakeshan, P. Vijayakumar, P. Narayanan, C. O. Chui, and C. A. Moritz. 2011b. 3-D integration requirements for hybrid nanoscale-CMOS fabrics. In Proceedings of the IEEE International Conference on Nanotechnology (NANO'11). 849--853.
Predictive Technology Model. 2012. PTM. www.eas.asu.edu/∼ptm/.
M. Rahman, P. Narayanan, and C. A. Moritz. 2011. N<sup>3</sup>ASIC based nanowire volatile RAM. In Proceedings of the IEEE International Conference on Nanotechnology (NANO'11). 1097--1101.
Mostafizur Rahman , Pritish Narayanan , Santosh Khasanvis , John Nicholson , Csaba Andras Moritz, Experimental prototyping of beyond-CMOS nanowire computing fabrics, Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, July 15-17, 2013, New York, New York
A. Steegen, R. Mo, R. Mann, M.-C. Sun, M. Eller, et al. 2005. 65nm cmos technology for low power applications. In IEEE International Electronic Devices Meeting Technical Digest (IEDM'05). 64--67.
Synopsys Inc. 2009. Sentaurus device users' manual, version C-2009. http://www.synopsys.com/home.aspx.
J. Vounckx, N. Azemard, and P. Maurine. 2006. Power and timing modeling, optimization and simulation. In Integrated Circuit and System Design, Springer, 25--28.
D. Wang, B. A. Sheriff, M. Mcalpine, and J. R. Heath. 2008. Development of high density silicon nanowire arrays for electronics applications. Nano Res. 1, 1, 9--21.
