@W: MT530 :"e:\3122008883\j3122008883_slc\hdl\cyq_slc.v":37:6:37:11|Found inferred clock cyq_74HC194|clk which controls 4 sequential elements including Q[0:3]. This clock has no specified timing constraint which may adversely impact design performance. 
